
Temperatur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b468  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a4  0800b5f8  0800b5f8  0000c5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc9c  0800bc9c  0000d210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bc9c  0800bc9c  0000cc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bca4  0800bca4  0000d210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bca4  0800bca4  0000cca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bca8  0800bca8  0000cca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800bcac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000141c  20000210  0800bebc  0000d210  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000162c  0800bebc  0000d62c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016361  00000000  00000000  0000d240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de2  00000000  00000000  000235a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  00027388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d88  00000000  00000000  00028508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024727  00000000  00000000  00029290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161a9  00000000  00000000  0004d9b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3d72  00000000  00000000  00063b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001378d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005880  00000000  00000000  00137918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0013d198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5e0 	.word	0x0800b5e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800b5e0 	.word	0x0800b5e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eda:	463b      	mov	r3, r7
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
 8000ee8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000eea:	4b29      	ldr	r3, [pc, #164]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000eec:	4a29      	ldr	r2, [pc, #164]	@ (8000f94 <MX_ADC1_Init+0xc0>)
 8000eee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 8000ef0:	4b27      	ldr	r3, [pc, #156]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000ef2:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 8000ef6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef8:	4b25      	ldr	r3, [pc, #148]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000efe:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f04:	4b22      	ldr	r3, [pc, #136]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f0c:	2204      	movs	r2, #4
 8000f0e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f10:	4b1f      	ldr	r3, [pc, #124]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f22:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f2a:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f30:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f36:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f44:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f4c:	4810      	ldr	r0, [pc, #64]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f4e:	f002 fd2f 	bl	80039b0 <HAL_ADC_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000f58:	f001 fb88 	bl	800266c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <MX_ADC1_Init+0xc4>)
 8000f5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f60:	2306      	movs	r3, #6
 8000f62:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f68:	237f      	movs	r3, #127	@ 0x7f
 8000f6a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f74:	463b      	mov	r3, r7
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f7a:	f002 ff8d 	bl	8003e98 <HAL_ADC_ConfigChannel>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000f84:	f001 fb72 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	2000022c 	.word	0x2000022c
 8000f94:	50040000 	.word	0x50040000
 8000f98:	25b00200 	.word	0x25b00200

08000f9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b09e      	sub	sp, #120	@ 0x78
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	2254      	movs	r2, #84	@ 0x54
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f008 fa83 	bl	80094c8 <memset>
  if(adcHandle->Instance==ADC1)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a25      	ldr	r2, [pc, #148]	@ (800105c <HAL_ADC_MspInit+0xc0>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d143      	bne.n	8001054 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fcc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fd0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fd2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fd6:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 8;
 8000fdc:	2308      	movs	r3, #8
 8000fde:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000fe0:	2310      	movs	r3, #16
 8000fe2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000fe4:	2307      	movs	r3, #7
 8000fe6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000ff0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f005 fb90 	bl	8006720 <HAL_RCCEx_PeriphCLKConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001006:	f001 fb31 	bl	800266c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100e:	4a14      	ldr	r2, [pc, #80]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001010:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001014:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001016:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	4a0e      	ldr	r2, [pc, #56]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800103a:	2310      	movs	r3, #16
 800103c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800103e:	230b      	movs	r3, #11
 8001040:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001050:	f004 fb30 	bl	80056b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001054:	bf00      	nop
 8001056:	3778      	adds	r7, #120	@ 0x78
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	50040000 	.word	0x50040000
 8001060:	40021000 	.word	0x40021000

08001064 <ADCx_GPIO_Init>:
  }
}

/* USER CODE BEGIN 1 */
static void ADCx_GPIO_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <ADCx_GPIO_Init+0x4c>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106e:	4a10      	ldr	r2, [pc, #64]	@ (80010b0 <ADCx_GPIO_Init+0x4c>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001076:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <ADCx_GPIO_Init+0x4c>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	603b      	str	r3, [r7, #0]
 8001080:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = ADCx_GPIO_PIN;
 8001090:	2310      	movs	r3, #16
 8001092:	607b      	str	r3, [r7, #4]
#if defined(GPIO_MODE_ANALOG_ADC_CONTROL)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL; // L4 low-power analog
 8001094:	230b      	movs	r3, #11
 8001096:	60bb      	str	r3, [r7, #8]
#else
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
#endif
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(ADCx_GPIO_PORT, &GPIO_InitStruct);
 800109c:	1d3b      	adds	r3, r7, #4
 800109e:	4619      	mov	r1, r3
 80010a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a4:	f004 fb06 	bl	80056b4 <HAL_GPIO_Init>
}
 80010a8:	bf00      	nop
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40021000 	.word	0x40021000

080010b4 <ADC1_PA4_Init>:

void ADC1_PA4_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 80010ba:	4b39      	ldr	r3, [pc, #228]	@ (80011a0 <ADC1_PA4_Init+0xec>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010be:	4a38      	ldr	r2, [pc, #224]	@ (80011a0 <ADC1_PA4_Init+0xec>)
 80010c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c6:	4b36      	ldr	r3, [pc, #216]	@ (80011a0 <ADC1_PA4_Init+0xec>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
    ADCx_GPIO_Init();
 80010d2:	f7ff ffc7 	bl	8001064 <ADCx_GPIO_Init>

    hadc1.Instance = ADCx;
 80010d6:	4b33      	ldr	r3, [pc, #204]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010d8:	4a33      	ldr	r2, [pc, #204]	@ (80011a8 <ADC1_PA4_Init+0xf4>)
 80010da:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler        = ADC_CLOCK_ASYNC_DIV1;
 80010dc:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution            = ADC_RESOLUTION_12B;
 80010e2:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 80010e8:	4b2e      	ldr	r3, [pc, #184]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode          = ADC_SCAN_DISABLE;
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 80010f4:	4b2b      	ldr	r3, [pc, #172]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010f6:	2204      	movs	r2, #4
 80010f8:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait      = DISABLE;
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode    = DISABLE;
 8001100:	4b28      	ldr	r3, [pc, #160]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001102:	2200      	movs	r2, #0
 8001104:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion       = 1;
 8001106:	4b27      	ldr	r3, [pc, #156]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001108:	2201      	movs	r2, #1
 800110a:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800110c:	4b25      	ldr	r3, [pc, #148]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 800110e:	2200      	movs	r2, #0
 8001110:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 8001114:	4b23      	ldr	r3, [pc, #140]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001116:	2200      	movs	r2, #0
 8001118:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800111a:	4b22      	ldr	r3, [pc, #136]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 800111c:	2200      	movs	r2, #0
 800111e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001120:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001122:	2200      	movs	r2, #0
 8001124:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun               = ADC_OVR_DATA_PRESERVED;
 8001128:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 800112a:	2200      	movs	r2, #0
 800112c:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode      = DISABLE;
 800112e:	4b1d      	ldr	r3, [pc, #116]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001130:	2200      	movs	r2, #0
 8001132:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001136:	481b      	ldr	r0, [pc, #108]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001138:	f002 fc3a 	bl	80039b0 <HAL_ADC_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <ADC1_PA4_Init+0x92>
        Error_Handler();
 8001142:	f001 fa93 	bl	800266c <Error_Handler>
    }

    ADC_ChannelConfTypeDef sConfig = {0};
 8001146:	f107 0308 	add.w	r3, r7, #8
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]
 8001156:	615a      	str	r2, [r3, #20]
    sConfig.Channel      = ADCx_CHANNEL;
 8001158:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <ADC1_PA4_Init+0xf8>)
 800115a:	60bb      	str	r3, [r7, #8]
    sConfig.Rank         = ADC_REGULAR_RANK_1;
 800115c:	2306      	movs	r3, #6
 800115e:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5; // ggf. 92.5/247.5 bei hochohmiger Quelle
 8001160:	2305      	movs	r3, #5
 8001162:	613b      	str	r3, [r7, #16]

#if defined(ADC_SINGLE_ENDED)
    sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 8001164:	237f      	movs	r3, #127	@ 0x7f
 8001166:	617b      	str	r3, [r7, #20]
#endif
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001168:	2304      	movs	r3, #4
 800116a:	61bb      	str	r3, [r7, #24]
    sConfig.Offset       = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	4619      	mov	r1, r3
 8001176:	480b      	ldr	r0, [pc, #44]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 8001178:	f002 fe8e 	bl	8003e98 <HAL_ADC_ConfigChannel>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <ADC1_PA4_Init+0xd2>
        Error_Handler();
 8001182:	f001 fa73 	bl	800266c <Error_Handler>
    }

    // Kalibrieren (empfohlen auf L4)
#if defined(ADC_SINGLE_ENDED)
    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8001186:	217f      	movs	r1, #127	@ 0x7f
 8001188:	4806      	ldr	r0, [pc, #24]	@ (80011a4 <ADC1_PA4_Init+0xf0>)
 800118a:	f003 fc35 	bl	80049f8 <HAL_ADCEx_Calibration_Start>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <ADC1_PA4_Init+0xe4>
        Error_Handler();
 8001194:	f001 fa6a 	bl	800266c <Error_Handler>
#else
    if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK) {
        Error_Handler();
    }
#endif
}
 8001198:	bf00      	nop
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	2000022c 	.word	0x2000022c
 80011a8:	50040000 	.word	0x50040000
 80011ac:	25b00200 	.word	0x25b00200

080011b0 <ADC1_ReadRaw>:

HAL_StatusTypeDef ADC1_ReadRaw(uint32_t* out_raw)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    if (!out_raw) return HAL_ERROR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <ADC1_ReadRaw+0x12>
 80011be:	2301      	movs	r3, #1
 80011c0:	e021      	b.n	8001206 <ADC1_ReadRaw+0x56>

    HAL_StatusTypeDef st = HAL_ADC_Start(&hadc1);
 80011c2:	4813      	ldr	r0, [pc, #76]	@ (8001210 <ADC1_ReadRaw+0x60>)
 80011c4:	f002 fd36 	bl	8003c34 <HAL_ADC_Start>
 80011c8:	4603      	mov	r3, r0
 80011ca:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <ADC1_ReadRaw+0x26>
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	e017      	b.n	8001206 <ADC1_ReadRaw+0x56>

    st = HAL_ADC_PollForConversion(&hadc1, 100); // Timeout ruhig 20 ms
 80011d6:	2164      	movs	r1, #100	@ 0x64
 80011d8:	480d      	ldr	r0, [pc, #52]	@ (8001210 <ADC1_ReadRaw+0x60>)
 80011da:	f002 fdc1 	bl	8003d60 <HAL_ADC_PollForConversion>
 80011de:	4603      	mov	r3, r0
 80011e0:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d004      	beq.n	80011f2 <ADC1_ReadRaw+0x42>
        HAL_ADC_Stop(&hadc1);
 80011e8:	4809      	ldr	r0, [pc, #36]	@ (8001210 <ADC1_ReadRaw+0x60>)
 80011ea:	f002 fd86 	bl	8003cfa <HAL_ADC_Stop>
        return st;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	e009      	b.n	8001206 <ADC1_ReadRaw+0x56>
    }

    *out_raw = HAL_ADC_GetValue(&hadc1);
 80011f2:	4807      	ldr	r0, [pc, #28]	@ (8001210 <ADC1_ReadRaw+0x60>)
 80011f4:	f002 fe43 	bl	8003e7e <HAL_ADC_GetValue>
 80011f8:	4602      	mov	r2, r0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 80011fe:	4804      	ldr	r0, [pc, #16]	@ (8001210 <ADC1_ReadRaw+0x60>)
 8001200:	f002 fd7b 	bl	8003cfa <HAL_ADC_Stop>
    return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000022c 	.word	0x2000022c

08001214 <ADC1_ReadRawAveraged>:
    *out_v = ((float)raw * vdda) / 4095.0f;
    return HAL_OK;
}

HAL_StatusTypeDef ADC1_ReadRawAveraged(uint32_t* out_avg, uint16_t samples)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	807b      	strh	r3, [r7, #2]
    if (!out_avg || samples == 0) return HAL_ERROR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d002      	beq.n	800122c <ADC1_ReadRawAveraged+0x18>
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d101      	bne.n	8001230 <ADC1_ReadRawAveraged+0x1c>
 800122c:	2301      	movs	r3, #1
 800122e:	e029      	b.n	8001284 <ADC1_ReadRawAveraged+0x70>
    uint32_t sum = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < samples; ++i) {
 8001234:	2300      	movs	r3, #0
 8001236:	827b      	strh	r3, [r7, #18]
 8001238:	e014      	b.n	8001264 <ADC1_ReadRawAveraged+0x50>
        uint32_t v = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
        HAL_StatusTypeDef st = ADC1_ReadRaw(&v);
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ffb4 	bl	80011b0 <ADC1_ReadRaw>
 8001248:	4603      	mov	r3, r0
 800124a:	747b      	strb	r3, [r7, #17]
        if (st != HAL_OK) return st;
 800124c:	7c7b      	ldrb	r3, [r7, #17]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <ADC1_ReadRawAveraged+0x42>
 8001252:	7c7b      	ldrb	r3, [r7, #17]
 8001254:	e016      	b.n	8001284 <ADC1_ReadRawAveraged+0x70>
        sum += v;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	697a      	ldr	r2, [r7, #20]
 800125a:	4413      	add	r3, r2
 800125c:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < samples; ++i) {
 800125e:	8a7b      	ldrh	r3, [r7, #18]
 8001260:	3301      	adds	r3, #1
 8001262:	827b      	strh	r3, [r7, #18]
 8001264:	8a7a      	ldrh	r2, [r7, #18]
 8001266:	887b      	ldrh	r3, [r7, #2]
 8001268:	429a      	cmp	r2, r3
 800126a:	d3e6      	bcc.n	800123a <ADC1_ReadRawAveraged+0x26>
    }
    *out_avg = (sum + (samples/2u)) / samples; // gerundet
 800126c:	887b      	ldrh	r3, [r7, #2]
 800126e:	085b      	lsrs	r3, r3, #1
 8001270:	b29b      	uxth	r3, r3
 8001272:	461a      	mov	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	441a      	add	r2, r3
 8001278:	887b      	ldrh	r3, [r7, #2]
 800127a:	fbb2 f2f3 	udiv	r2, r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <Ausgabe_Init>:

volatile uint8_t ausgabe_aktiv = 0;

/* ---------- Initialisierung ---------- */
void Ausgabe_Init(UART_HandleTypeDef *huart1)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    g_huart1 = huart1;
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <Ausgabe_Init+0x40>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6013      	str	r3, [r2, #0]
    rx_index = 0;
 800129a:	4b0d      	ldr	r3, [pc, #52]	@ (80012d0 <Ausgabe_Init+0x44>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
    cmd_received = 0;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <Ausgabe_Init+0x48>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
    dma_busy = 0;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <Ausgabe_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	701a      	strb	r2, [r3, #0]
    memset(rx_buf, 0, sizeof(rx_buf));
 80012ac:	2220      	movs	r2, #32
 80012ae:	2100      	movs	r1, #0
 80012b0:	480a      	ldr	r0, [pc, #40]	@ (80012dc <Ausgabe_Init+0x50>)
 80012b2:	f008 f909 	bl	80094c8 <memset>

    HAL_UART_Receive_IT(g_huart1, &rx_byte, 1);
 80012b6:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <Ausgabe_Init+0x40>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2201      	movs	r2, #1
 80012bc:	4908      	ldr	r1, [pc, #32]	@ (80012e0 <Ausgabe_Init+0x54>)
 80012be:	4618      	mov	r0, r3
 80012c0:	f005 fdee 	bl	8006ea0 <HAL_UART_Receive_IT>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000290 	.word	0x20000290
 80012d0:	200002b4 	.word	0x200002b4
 80012d4:	200002b6 	.word	0x200002b6
 80012d8:	20000338 	.word	0x20000338
 80012dc:	20000294 	.word	0x20000294
 80012e0:	200002b5 	.word	0x200002b5

080012e4 <Ausgabe_RxCpltCallback>:

/* ---------- RX Callback ---------- */
void Ausgabe_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80012e4:	b590      	push	{r4, r7, lr}
 80012e6:	b095      	sub	sp, #84	@ 0x54
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    if (huart != g_huart1) return;
 80012ec:	4b38      	ldr	r3, [pc, #224]	@ (80013d0 <Ausgabe_RxCpltCallback+0xec>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d167      	bne.n	80013c6 <Ausgabe_RxCpltCallback+0xe2>

    // Debug optional  zeig empfangene Zeichen
    HAL_UART_Transmit(g_huart1, &rx_byte, 1, 10);
 80012f6:	4b36      	ldr	r3, [pc, #216]	@ (80013d0 <Ausgabe_RxCpltCallback+0xec>)
 80012f8:	6818      	ldr	r0, [r3, #0]
 80012fa:	230a      	movs	r3, #10
 80012fc:	2201      	movs	r2, #1
 80012fe:	4935      	ldr	r1, [pc, #212]	@ (80013d4 <Ausgabe_RxCpltCallback+0xf0>)
 8001300:	f005 fd44 	bl	8006d8c <HAL_UART_Transmit>

    if (rx_byte == '\r' || rx_byte == '\n')
 8001304:	4b33      	ldr	r3, [pc, #204]	@ (80013d4 <Ausgabe_RxCpltCallback+0xf0>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b0d      	cmp	r3, #13
 800130a:	d003      	beq.n	8001314 <Ausgabe_RxCpltCallback+0x30>
 800130c:	4b31      	ldr	r3, [pc, #196]	@ (80013d4 <Ausgabe_RxCpltCallback+0xf0>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b0a      	cmp	r3, #10
 8001312:	d141      	bne.n	8001398 <Ausgabe_RxCpltCallback+0xb4>
    {
        if (rx_index > 0)
 8001314:	4b30      	ldr	r3, [pc, #192]	@ (80013d8 <Ausgabe_RxCpltCallback+0xf4>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d04c      	beq.n	80013b6 <Ausgabe_RxCpltCallback+0xd2>
        {
            rx_buf[rx_index] = 0;
 800131c:	4b2e      	ldr	r3, [pc, #184]	@ (80013d8 <Ausgabe_RxCpltCallback+0xf4>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	461a      	mov	r2, r3
 8001322:	4b2e      	ldr	r3, [pc, #184]	@ (80013dc <Ausgabe_RxCpltCallback+0xf8>)
 8001324:	2100      	movs	r1, #0
 8001326:	5499      	strb	r1, [r3, r2]

            if (strcasecmp((char*)rx_buf, CMD_KEYWORD) == 0) {
 8001328:	492d      	ldr	r1, [pc, #180]	@ (80013e0 <Ausgabe_RxCpltCallback+0xfc>)
 800132a:	482c      	ldr	r0, [pc, #176]	@ (80013dc <Ausgabe_RxCpltCallback+0xf8>)
 800132c:	f008 f8d4 	bl	80094d8 <strcasecmp>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d111      	bne.n	800135a <Ausgabe_RxCpltCallback+0x76>
                cmd_received = 1;
 8001336:	4b2b      	ldr	r3, [pc, #172]	@ (80013e4 <Ausgabe_RxCpltCallback+0x100>)
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]
                const char *ack = "\r\nKommando erkannt: save\r\n";
 800133c:	4b2a      	ldr	r3, [pc, #168]	@ (80013e8 <Ausgabe_RxCpltCallback+0x104>)
 800133e:	64fb      	str	r3, [r7, #76]	@ 0x4c
                HAL_UART_Transmit(g_huart1, (uint8_t*)ack, strlen(ack), 100);
 8001340:	4b23      	ldr	r3, [pc, #140]	@ (80013d0 <Ausgabe_RxCpltCallback+0xec>)
 8001342:	681c      	ldr	r4, [r3, #0]
 8001344:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001346:	f7fe ff93 	bl	8000270 <strlen>
 800134a:	4603      	mov	r3, r0
 800134c:	b29a      	uxth	r2, r3
 800134e:	2364      	movs	r3, #100	@ 0x64
 8001350:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001352:	4620      	mov	r0, r4
 8001354:	f005 fd1a 	bl	8006d8c <HAL_UART_Transmit>
 8001358:	e015      	b.n	8001386 <Ausgabe_RxCpltCallback+0xa2>
            } else {
                char msg[64];
                snprintf(msg, sizeof(msg),
 800135a:	f107 000c 	add.w	r0, r7, #12
 800135e:	4b1f      	ldr	r3, [pc, #124]	@ (80013dc <Ausgabe_RxCpltCallback+0xf8>)
 8001360:	4a22      	ldr	r2, [pc, #136]	@ (80013ec <Ausgabe_RxCpltCallback+0x108>)
 8001362:	2140      	movs	r1, #64	@ 0x40
 8001364:	f007 ffa2 	bl	80092ac <sniprintf>
                         "\r\nUnbekanntes Kommando: \"%s\"\r\n", rx_buf);
                HAL_UART_Transmit(g_huart1, (uint8_t*)msg, strlen(msg), 100);
 8001368:	4b19      	ldr	r3, [pc, #100]	@ (80013d0 <Ausgabe_RxCpltCallback+0xec>)
 800136a:	681c      	ldr	r4, [r3, #0]
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4618      	mov	r0, r3
 8001372:	f7fe ff7d 	bl	8000270 <strlen>
 8001376:	4603      	mov	r3, r0
 8001378:	b29a      	uxth	r2, r3
 800137a:	f107 010c 	add.w	r1, r7, #12
 800137e:	2364      	movs	r3, #100	@ 0x64
 8001380:	4620      	mov	r0, r4
 8001382:	f005 fd03 	bl	8006d8c <HAL_UART_Transmit>
            }

            rx_index = 0;
 8001386:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <Ausgabe_RxCpltCallback+0xf4>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
            memset(rx_buf, 0, sizeof(rx_buf));
 800138c:	2220      	movs	r2, #32
 800138e:	2100      	movs	r1, #0
 8001390:	4812      	ldr	r0, [pc, #72]	@ (80013dc <Ausgabe_RxCpltCallback+0xf8>)
 8001392:	f008 f899 	bl	80094c8 <memset>
        if (rx_index > 0)
 8001396:	e00e      	b.n	80013b6 <Ausgabe_RxCpltCallback+0xd2>
        }
    }
    else
    {
        if (rx_index < RX_BUFFER_LEN - 1)
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <Ausgabe_RxCpltCallback+0xf4>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b1e      	cmp	r3, #30
 800139e:	d80a      	bhi.n	80013b6 <Ausgabe_RxCpltCallback+0xd2>
            rx_buf[rx_index++] = rx_byte;
 80013a0:	4b0d      	ldr	r3, [pc, #52]	@ (80013d8 <Ausgabe_RxCpltCallback+0xf4>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	b2d1      	uxtb	r1, r2
 80013a8:	4a0b      	ldr	r2, [pc, #44]	@ (80013d8 <Ausgabe_RxCpltCallback+0xf4>)
 80013aa:	7011      	strb	r1, [r2, #0]
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <Ausgabe_RxCpltCallback+0xf0>)
 80013b0:	7819      	ldrb	r1, [r3, #0]
 80013b2:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <Ausgabe_RxCpltCallback+0xf8>)
 80013b4:	5499      	strb	r1, [r3, r2]
    }

    HAL_UART_Receive_IT(g_huart1, &rx_byte, 1);
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <Ausgabe_RxCpltCallback+0xec>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2201      	movs	r2, #1
 80013bc:	4905      	ldr	r1, [pc, #20]	@ (80013d4 <Ausgabe_RxCpltCallback+0xf0>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f005 fd6e 	bl	8006ea0 <HAL_UART_Receive_IT>
 80013c4:	e000      	b.n	80013c8 <Ausgabe_RxCpltCallback+0xe4>
    if (huart != g_huart1) return;
 80013c6:	bf00      	nop
}
 80013c8:	3754      	adds	r7, #84	@ 0x54
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd90      	pop	{r4, r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000290 	.word	0x20000290
 80013d4:	200002b5 	.word	0x200002b5
 80013d8:	200002b4 	.word	0x200002b4
 80013dc:	20000294 	.word	0x20000294
 80013e0:	0800b5f8 	.word	0x0800b5f8
 80013e4:	200002b6 	.word	0x200002b6
 80013e8:	0800b600 	.word	0x0800b600
 80013ec:	0800b61c 	.word	0x0800b61c

080013f0 <Ausgabe_TxCpltCallback>:

/* ---------- TX Callback ---------- */
void Ausgabe_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
    if (huart != g_huart1) return;
 80013f8:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <Ausgabe_TxCpltCallback+0x28>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d103      	bne.n	800140a <Ausgabe_TxCpltCallback+0x1a>
    dma_busy = 0;
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <Ausgabe_TxCpltCallback+0x2c>)
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	e000      	b.n	800140c <Ausgabe_TxCpltCallback+0x1c>
    if (huart != g_huart1) return;
 800140a:	bf00      	nop
}
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20000290 	.word	0x20000290
 800141c:	20000338 	.word	0x20000338

08001420 <uart1_send_dma>:

/* ---------- DMA Send Helper ---------- */
static void uart1_send_dma(const char *text)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    if (!text || dma_busy) return;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d016      	beq.n	800145c <uart1_send_dma+0x3c>
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <uart1_send_dma+0x48>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d112      	bne.n	800145c <uart1_send_dma+0x3c>
    size_t len = strlen(text);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7fe ff1a 	bl	8000270 <strlen>
 800143c:	60f8      	str	r0, [r7, #12]
    if (len == 0) return;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d00d      	beq.n	8001460 <uart1_send_dma+0x40>

    dma_busy = 1;
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <uart1_send_dma+0x48>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(g_huart1, (uint8_t*)text, len);
 800144a:	4b08      	ldr	r3, [pc, #32]	@ (800146c <uart1_send_dma+0x4c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	b292      	uxth	r2, r2
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	4618      	mov	r0, r3
 8001456:	f005 fd6f 	bl	8006f38 <HAL_UART_Transmit_DMA>
 800145a:	e002      	b.n	8001462 <uart1_send_dma+0x42>
    if (!text || dma_busy) return;
 800145c:	bf00      	nop
 800145e:	e000      	b.n	8001462 <uart1_send_dma+0x42>
    if (len == 0) return;
 8001460:	bf00      	nop
}
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000338 	.word	0x20000338
 800146c:	20000290 	.word	0x20000290

08001470 <Ausgabe_Process>:

/* ---------- Hauptprozess ---------- */
void Ausgabe_Process(void)
{
 8001470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001472:	b0b1      	sub	sp, #196	@ 0xc4
 8001474:	af0e      	add	r7, sp, #56	@ 0x38
    static uint32_t start_page = 0;          // lteste Page der Session
    static uint32_t pages_visited = 0;       // wie viele Pages wir schon angesehen haben



    if (cmd_received && state == IDLE)
 8001476:	4ba3      	ldr	r3, [pc, #652]	@ (8001704 <Ausgabe_Process+0x294>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	f000 80aa 	beq.w	80015d4 <Ausgabe_Process+0x164>
 8001480:	4ba1      	ldr	r3, [pc, #644]	@ (8001708 <Ausgabe_Process+0x298>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	f040 80a5 	bne.w	80015d4 <Ausgabe_Process+0x164>
    {
    	pages_visited = 0;
 800148a:	4ba0      	ldr	r3, [pc, #640]	@ (800170c <Ausgabe_Process+0x29c>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
        cmd_received = 0;
 8001490:	4b9c      	ldr	r3, [pc, #624]	@ (8001704 <Ausgabe_Process+0x294>)
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
        Save_Flush();//Alles wegspeichern was im Ram ist
 8001496:	f001 fb27 	bl	8002ae8 <Save_Flush>
        cur_page = Save_GetStartPageIndex();
 800149a:	f001 fb41 	bl	8002b20 <Save_GetStartPageIndex>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b9b      	ldr	r3, [pc, #620]	@ (8001710 <Ausgabe_Process+0x2a0>)
 80014a4:	601a      	str	r2, [r3, #0]
        start_page= cur_page;
 80014a6:	4b9a      	ldr	r3, [pc, #616]	@ (8001710 <Ausgabe_Process+0x2a0>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a9a      	ldr	r2, [pc, #616]	@ (8001714 <Ausgabe_Process+0x2a4>)
 80014ac:	6013      	str	r3, [r2, #0]
        cur_rec  = 0;
 80014ae:	4b9a      	ldr	r3, [pc, #616]	@ (8001718 <Ausgabe_Process+0x2a8>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
        ausgabe_aktiv = 1;
 80014b4:	4b99      	ldr	r3, [pc, #612]	@ (800171c <Ausgabe_Process+0x2ac>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]

        /* Aktuelle Session-Flag und Gesamtzahl zhlen */
        uint16_t flag = Save_GetSessionFlag();
 80014ba:	f001 fb25 	bl	8002b08 <Save_GetSessionFlag>
 80014be:	4603      	mov	r3, r0
 80014c0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
        uint32_t num_pages = Save_GetNumPages();
 80014c4:	f001 fb38 	bl	8002b38 <Save_GetNumPages>
 80014c8:	4603      	mov	r3, r0
 80014ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
        uint32_t total_records = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        uint8_t saw_any = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
        const uint32_t recs_per_page = Save_GetRecordsPerPage();
 80014d8:	f001 fb36 	bl	8002b48 <Save_GetRecordsPerPage>
 80014dc:	4603      	mov	r3, r0
 80014de:	66bb      	str	r3, [r7, #104]	@ 0x68


        for (uint32_t i = 0; i < num_pages; i++) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014e4:	e057      	b.n	8001596 <Ausgabe_Process+0x126>
            uint32_t p = (start_page + i) % num_pages;  // Round-Robin Reihenfolge
 80014e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001714 <Ausgabe_Process+0x2a4>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80014ec:	4413      	add	r3, r2
 80014ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80014f0:	fbb3 f2f2 	udiv	r2, r3, r2
 80014f4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80014f6:	fb01 f202 	mul.w	r2, r1, r2
 80014fa:	1a9b      	subs	r3, r3, r2
 80014fc:	667b      	str	r3, [r7, #100]	@ 0x64
            uint16_t magic = 0, f = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8001504:	2300      	movs	r3, #0
 8001506:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            Save_ReadPageHeader(p, &magic, &f);
 800150a:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800150e:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8001512:	4619      	mov	r1, r3
 8001514:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001516:	f001 fb1f 	bl	8002b58 <Save_ReadPageHeader>

            if (magic == 0xA55A && f == flag) {
 800151a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800151e:	f24a 525a 	movw	r2, #42330	@ 0xa55a
 8001522:	4293      	cmp	r3, r2
 8001524:	d12f      	bne.n	8001586 <Ausgabe_Process+0x116>
 8001526:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800152a:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 800152e:	429a      	cmp	r2, r3
 8001530:	d129      	bne.n	8001586 <Ausgabe_Process+0x116>
                saw_any = 1;
 8001532:	2301      	movs	r3, #1
 8001534:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
                for (uint32_t r = 0; r < recs_per_page; r++) {
 8001538:	2300      	movs	r3, #0
 800153a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800153c:	e01e      	b.n	800157c <Ausgabe_Process+0x10c>
                    DataRecord rec;
                    if (Save_ReadRecord(p, r, &rec) != 0) break;
 800153e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001542:	461a      	mov	r2, r3
 8001544:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8001546:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001548:	f001 fb2c 	bl	8002ba4 <Save_ReadRecord>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d110      	bne.n	8001574 <Ausgabe_Process+0x104>
                    if (Save_RecordIsEmpty(&rec)) break;
 8001552:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001556:	4618      	mov	r0, r3
 8001558:	f001 fb4a 	bl	8002bf0 <Save_RecordIsEmpty>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d10a      	bne.n	8001578 <Ausgabe_Process+0x108>
                    total_records++;
 8001562:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001566:	3301      	adds	r3, #1
 8001568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                for (uint32_t r = 0; r < recs_per_page; r++) {
 800156c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800156e:	3301      	adds	r3, #1
 8001570:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001572:	e003      	b.n	800157c <Ausgabe_Process+0x10c>
                    if (Save_ReadRecord(p, r, &rec) != 0) break;
 8001574:	bf00      	nop
 8001576:	e00b      	b.n	8001590 <Ausgabe_Process+0x120>
                    if (Save_RecordIsEmpty(&rec)) break;
 8001578:	bf00      	nop
                for (uint32_t r = 0; r < recs_per_page; r++) {
 800157a:	e009      	b.n	8001590 <Ausgabe_Process+0x120>
 800157c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800157e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001580:	429a      	cmp	r2, r3
 8001582:	d3dc      	bcc.n	800153e <Ausgabe_Process+0xce>
 8001584:	e004      	b.n	8001590 <Ausgabe_Process+0x120>
                }
            }
            else if (saw_any) {
 8001586:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800158a:	2b00      	cmp	r3, #0
 800158c:	d108      	bne.n	80015a0 <Ausgabe_Process+0x130>
                // Erste Page gefunden, danach eine andere oder leere -> Ende des Blocks
                break;
            }
            else {
                // Noch keine gltige Page, weitersuchen
                continue;
 800158e:	bf00      	nop
        for (uint32_t i = 0; i < num_pages; i++) {
 8001590:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001592:	3301      	adds	r3, #1
 8001594:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001596:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001598:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800159a:	429a      	cmp	r2, r3
 800159c:	d3a3      	bcc.n	80014e6 <Ausgabe_Process+0x76>
 800159e:	e000      	b.n	80015a2 <Ausgabe_Process+0x132>
                break;
 80015a0:	bf00      	nop
            }
        }

        int n = snprintf(tx_buf, sizeof(tx_buf),
 80015a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80015a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001720 <Ausgabe_Process+0x2b0>)
 80015a8:	2180      	movs	r1, #128	@ 0x80
 80015aa:	485e      	ldr	r0, [pc, #376]	@ (8001724 <Ausgabe_Process+0x2b4>)
 80015ac:	f007 fe7e 	bl	80092ac <sniprintf>
 80015b0:	6778      	str	r0, [r7, #116]	@ 0x74
            "Datensaetze im Speicher: %lu\r\n"
            "--- CSV Dump ---\r\n"
            "timestamp,t in s,t1,t2,t3,h1,h2,h3,adc,sb0,sb1,sb2,sb3\r\n",
            (unsigned long)total_records);

        if (n < 0) n = 0;
 80015b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	da01      	bge.n	80015bc <Ausgabe_Process+0x14c>
 80015b8:	2300      	movs	r3, #0
 80015ba:	677b      	str	r3, [r7, #116]	@ 0x74
        if ((size_t)n > sizeof(tx_buf)) n = sizeof(tx_buf);
 80015bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80015be:	2b80      	cmp	r3, #128	@ 0x80
 80015c0:	d901      	bls.n	80015c6 <Ausgabe_Process+0x156>
 80015c2:	2380      	movs	r3, #128	@ 0x80
 80015c4:	677b      	str	r3, [r7, #116]	@ 0x74
        uart1_send_dma(tx_buf);
 80015c6:	4857      	ldr	r0, [pc, #348]	@ (8001724 <Ausgabe_Process+0x2b4>)
 80015c8:	f7ff ff2a 	bl	8001420 <uart1_send_dma>
        state = WAIT_HEADER;
 80015cc:	4b4e      	ldr	r3, [pc, #312]	@ (8001708 <Ausgabe_Process+0x298>)
 80015ce:	2202      	movs	r2, #2
 80015d0:	701a      	strb	r2, [r3, #0]
        return;
 80015d2:	e167      	b.n	80018a4 <Ausgabe_Process+0x434>
    }

    if (state == WAIT_HEADER) {
 80015d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <Ausgabe_Process+0x298>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d107      	bne.n	80015ec <Ausgabe_Process+0x17c>
        if (!dma_busy) state = DUMPING;
 80015dc:	4b52      	ldr	r3, [pc, #328]	@ (8001728 <Ausgabe_Process+0x2b8>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f040 815c 	bne.w	800189e <Ausgabe_Process+0x42e>
 80015e6:	4b48      	ldr	r3, [pc, #288]	@ (8001708 <Ausgabe_Process+0x298>)
 80015e8:	2203      	movs	r2, #3
 80015ea:	701a      	strb	r2, [r3, #0]
        else return;
    }

    if (dma_busy) return;
 80015ec:	4b4e      	ldr	r3, [pc, #312]	@ (8001728 <Ausgabe_Process+0x2b8>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f040 8156 	bne.w	80018a2 <Ausgabe_Process+0x432>

    switch (state)
 80015f6:	4b44      	ldr	r3, [pc, #272]	@ (8001708 <Ausgabe_Process+0x298>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d003      	beq.n	8001606 <Ausgabe_Process+0x196>
 80015fe:	2b04      	cmp	r3, #4
 8001600:	f000 8143 	beq.w	800188a <Ausgabe_Process+0x41a>
            state = IDLE;
            ausgabe_aktiv = 0;
            break;

        default:
            break;
 8001604:	e14e      	b.n	80018a4 <Ausgabe_Process+0x434>
            const uint16_t flag = Save_GetSessionFlag();
 8001606:	f001 fa7f 	bl	8002b08 <Save_GetSessionFlag>
 800160a:	4603      	mov	r3, r0
 800160c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
            const uint32_t num_pages = Save_GetNumPages();
 8001610:	f001 fa92 	bl	8002b38 <Save_GetNumPages>
 8001614:	4603      	mov	r3, r0
 8001616:	65fb      	str	r3, [r7, #92]	@ 0x5c
            const uint32_t recs_per_page = Save_GetRecordsPerPage();
 8001618:	f001 fa96 	bl	8002b48 <Save_GetRecordsPerPage>
 800161c:	4603      	mov	r3, r0
 800161e:	65bb      	str	r3, [r7, #88]	@ 0x58
            while (pages_visited < num_pages) {
 8001620:	e123      	b.n	800186a <Ausgabe_Process+0x3fa>
                uint32_t p=(start_page+pages_visited)%num_pages;
 8001622:	4b3c      	ldr	r3, [pc, #240]	@ (8001714 <Ausgabe_Process+0x2a4>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	4b39      	ldr	r3, [pc, #228]	@ (800170c <Ausgabe_Process+0x29c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800162e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001632:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001634:	fb01 f202 	mul.w	r2, r1, r2
 8001638:	1a9b      	subs	r3, r3, r2
 800163a:	657b      	str	r3, [r7, #84]	@ 0x54
                uint16_t magic = 0, f = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001640:	2300      	movs	r3, #0
 8001642:	863b      	strh	r3, [r7, #48]	@ 0x30
                Save_ReadPageHeader(p, &magic, &f);
 8001644:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001648:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800164c:	4619      	mov	r1, r3
 800164e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001650:	f001 fa82 	bl	8002b58 <Save_ReadPageHeader>
                if (!(magic == 0xA55A && f == flag)) {
 8001654:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001656:	f24a 525a 	movw	r2, #42330	@ 0xa55a
 800165a:	4293      	cmp	r3, r2
 800165c:	d104      	bne.n	8001668 <Ausgabe_Process+0x1f8>
 800165e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001660:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8001664:	429a      	cmp	r2, r3
 8001666:	d019      	beq.n	800169c <Ausgabe_Process+0x22c>
                    if (pages_visited > 0) {
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <Ausgabe_Process+0x29c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <Ausgabe_Process+0x208>
                        state = FOOTER;
 8001670:	4b25      	ldr	r3, [pc, #148]	@ (8001708 <Ausgabe_Process+0x298>)
 8001672:	2204      	movs	r2, #4
 8001674:	701a      	strb	r2, [r3, #0]
                        break;
 8001676:	e0fe      	b.n	8001876 <Ausgabe_Process+0x406>
                    if (++pages_visited >= num_pages) {
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <Ausgabe_Process+0x29c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	4a23      	ldr	r2, [pc, #140]	@ (800170c <Ausgabe_Process+0x29c>)
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b22      	ldr	r3, [pc, #136]	@ (800170c <Ausgabe_Process+0x29c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001688:	429a      	cmp	r2, r3
 800168a:	d803      	bhi.n	8001694 <Ausgabe_Process+0x224>
                        state = FOOTER;
 800168c:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <Ausgabe_Process+0x298>)
 800168e:	2204      	movs	r2, #4
 8001690:	701a      	strb	r2, [r3, #0]
                        break;
 8001692:	e0f0      	b.n	8001876 <Ausgabe_Process+0x406>
                    cur_rec = 0;
 8001694:	4b20      	ldr	r3, [pc, #128]	@ (8001718 <Ausgabe_Process+0x2a8>)
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
                    continue;
 800169a:	e0e6      	b.n	800186a <Ausgabe_Process+0x3fa>
                if (cur_rec >= recs_per_page) {
 800169c:	4b1e      	ldr	r3, [pc, #120]	@ (8001718 <Ausgabe_Process+0x2a8>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d811      	bhi.n	80016ca <Ausgabe_Process+0x25a>
                    cur_rec = 0;
 80016a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001718 <Ausgabe_Process+0x2a8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
                    if (++pages_visited >= num_pages) {
 80016ac:	4b17      	ldr	r3, [pc, #92]	@ (800170c <Ausgabe_Process+0x29c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	3301      	adds	r3, #1
 80016b2:	4a16      	ldr	r2, [pc, #88]	@ (800170c <Ausgabe_Process+0x29c>)
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <Ausgabe_Process+0x29c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80016bc:	429a      	cmp	r2, r3
 80016be:	f200 80cf 	bhi.w	8001860 <Ausgabe_Process+0x3f0>
                        state = FOOTER;
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <Ausgabe_Process+0x298>)
 80016c4:	2204      	movs	r2, #4
 80016c6:	701a      	strb	r2, [r3, #0]
                        break;
 80016c8:	e0d5      	b.n	8001876 <Ausgabe_Process+0x406>
                if (Save_ReadRecord(p, cur_rec, &rec) != 0) {
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <Ausgabe_Process+0x2a8>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80016d2:	4619      	mov	r1, r3
 80016d4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80016d6:	f001 fa65 	bl	8002ba4 <Save_ReadRecord>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d025      	beq.n	800172c <Ausgabe_Process+0x2bc>
                    cur_rec = 0;
 80016e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <Ausgabe_Process+0x2a8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
                    if (++pages_visited >= num_pages) {
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <Ausgabe_Process+0x29c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	3301      	adds	r3, #1
 80016ec:	4a07      	ldr	r2, [pc, #28]	@ (800170c <Ausgabe_Process+0x29c>)
 80016ee:	6013      	str	r3, [r2, #0]
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <Ausgabe_Process+0x29c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80016f6:	429a      	cmp	r2, r3
 80016f8:	f200 80b4 	bhi.w	8001864 <Ausgabe_Process+0x3f4>
                        state = FOOTER;
 80016fc:	4b02      	ldr	r3, [pc, #8]	@ (8001708 <Ausgabe_Process+0x298>)
 80016fe:	2204      	movs	r2, #4
 8001700:	701a      	strb	r2, [r3, #0]
                        break;
 8001702:	e0b8      	b.n	8001876 <Ausgabe_Process+0x406>
 8001704:	200002b6 	.word	0x200002b6
 8001708:	20000345 	.word	0x20000345
 800170c:	20000348 	.word	0x20000348
 8001710:	2000033c 	.word	0x2000033c
 8001714:	2000034c 	.word	0x2000034c
 8001718:	20000340 	.word	0x20000340
 800171c:	20000344 	.word	0x20000344
 8001720:	0800b63c 	.word	0x0800b63c
 8001724:	200002b8 	.word	0x200002b8
 8001728:	20000338 	.word	0x20000338
                if (Save_RecordIsEmpty(&rec)) {
 800172c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001730:	4618      	mov	r0, r3
 8001732:	f001 fa5d 	bl	8002bf0 <Save_RecordIsEmpty>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d011      	beq.n	8001760 <Ausgabe_Process+0x2f0>
                    cur_rec = 0;
 800173c:	4b5b      	ldr	r3, [pc, #364]	@ (80018ac <Ausgabe_Process+0x43c>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
                    if (++pages_visited >= num_pages) {
 8001742:	4b5b      	ldr	r3, [pc, #364]	@ (80018b0 <Ausgabe_Process+0x440>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	3301      	adds	r3, #1
 8001748:	4a59      	ldr	r2, [pc, #356]	@ (80018b0 <Ausgabe_Process+0x440>)
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	4b58      	ldr	r3, [pc, #352]	@ (80018b0 <Ausgabe_Process+0x440>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001752:	429a      	cmp	r2, r3
 8001754:	f200 8088 	bhi.w	8001868 <Ausgabe_Process+0x3f8>
                        state = FOOTER;
 8001758:	4b56      	ldr	r3, [pc, #344]	@ (80018b4 <Ausgabe_Process+0x444>)
 800175a:	2204      	movs	r2, #4
 800175c:	701a      	strb	r2, [r3, #0]
                        break;
 800175e:	e08a      	b.n	8001876 <Ausgabe_Process+0x406>
                uint16_t adc_state = rec.adc_state;
 8001760:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001762:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
                uint16_t adc12 = adc_state & 0x0FFFu;
 8001766:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800176a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800176e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
                uint8_t st = (adc_state >> 12) & 0x0Fu;
 8001772:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001776:	0b1b      	lsrs	r3, r3, #12
 8001778:	b29b      	uxth	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	f003 030f 	and.w	r3, r3, #15
 8001780:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                uint8_t s0 = (st >> 0) & 1u;
 8001784:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
                uint8_t s1 = (st >> 1) & 1u;
 8001790:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001794:	085b      	lsrs	r3, r3, #1
 8001796:	b2db      	uxtb	r3, r3
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                uint8_t s2 = (st >> 2) & 1u;
 80017a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80017a4:	089b      	lsrs	r3, r3, #2
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                uint8_t s3 = (st >> 3) & 1u;
 80017b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80017b4:	08db      	lsrs	r3, r3, #3
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
                float time_s = rec.timestamp/1000.0f;
 80017c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c2:	ee07 3a90 	vmov	s15, r3
 80017c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ca:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80018b8 <Ausgabe_Process+0x448>
 80017ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
                    (unsigned long)rec.timestamp,time_s,
 80017d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d8:	61fb      	str	r3, [r7, #28]
                snprintf(tx_buf, sizeof(tx_buf),
 80017da:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80017dc:	f7fe feb4 	bl	8000548 <__aeabi_f2d>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
                    rec.temp[0], rec.temp[1], rec.temp[2],
 80017e4:	f997 1028 	ldrsb.w	r1, [r7, #40]	@ 0x28
                snprintf(tx_buf, sizeof(tx_buf),
 80017e8:	61b9      	str	r1, [r7, #24]
                    rec.temp[0], rec.temp[1], rec.temp[2],
 80017ea:	f997 1029 	ldrsb.w	r1, [r7, #41]	@ 0x29
                snprintf(tx_buf, sizeof(tx_buf),
 80017ee:	6179      	str	r1, [r7, #20]
                    rec.temp[0], rec.temp[1], rec.temp[2],
 80017f0:	f997 102a 	ldrsb.w	r1, [r7, #42]	@ 0x2a
                snprintf(tx_buf, sizeof(tx_buf),
 80017f4:	6139      	str	r1, [r7, #16]
                    rec.hum[0],  rec.hum[1],  rec.hum[2],
 80017f6:	f997 102b 	ldrsb.w	r1, [r7, #43]	@ 0x2b
                snprintf(tx_buf, sizeof(tx_buf),
 80017fa:	60f9      	str	r1, [r7, #12]
                    rec.hum[0],  rec.hum[1],  rec.hum[2],
 80017fc:	f997 102c 	ldrsb.w	r1, [r7, #44]	@ 0x2c
                snprintf(tx_buf, sizeof(tx_buf),
 8001800:	60b9      	str	r1, [r7, #8]
                    rec.hum[0],  rec.hum[1],  rec.hum[2],
 8001802:	f997 102d 	ldrsb.w	r1, [r7, #45]	@ 0x2d
                snprintf(tx_buf, sizeof(tx_buf),
 8001806:	6079      	str	r1, [r7, #4]
 8001808:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800180c:	f897 004e 	ldrb.w	r0, [r7, #78]	@ 0x4e
 8001810:	f897 404d 	ldrb.w	r4, [r7, #77]	@ 0x4d
 8001814:	f897 504c 	ldrb.w	r5, [r7, #76]	@ 0x4c
 8001818:	f897 604b 	ldrb.w	r6, [r7, #75]	@ 0x4b
 800181c:	960c      	str	r6, [sp, #48]	@ 0x30
 800181e:	950b      	str	r5, [sp, #44]	@ 0x2c
 8001820:	940a      	str	r4, [sp, #40]	@ 0x28
 8001822:	9009      	str	r0, [sp, #36]	@ 0x24
 8001824:	9108      	str	r1, [sp, #32]
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	9007      	str	r0, [sp, #28]
 800182a:	68b8      	ldr	r0, [r7, #8]
 800182c:	9006      	str	r0, [sp, #24]
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	9005      	str	r0, [sp, #20]
 8001832:	6938      	ldr	r0, [r7, #16]
 8001834:	9004      	str	r0, [sp, #16]
 8001836:	6978      	ldr	r0, [r7, #20]
 8001838:	9003      	str	r0, [sp, #12]
 800183a:	69b9      	ldr	r1, [r7, #24]
 800183c:	9102      	str	r1, [sp, #8]
 800183e:	e9cd 2300 	strd	r2, r3, [sp]
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	4a1d      	ldr	r2, [pc, #116]	@ (80018bc <Ausgabe_Process+0x44c>)
 8001846:	2180      	movs	r1, #128	@ 0x80
 8001848:	481d      	ldr	r0, [pc, #116]	@ (80018c0 <Ausgabe_Process+0x450>)
 800184a:	f007 fd2f 	bl	80092ac <sniprintf>
                uart1_send_dma(tx_buf);
 800184e:	481c      	ldr	r0, [pc, #112]	@ (80018c0 <Ausgabe_Process+0x450>)
 8001850:	f7ff fde6 	bl	8001420 <uart1_send_dma>
                cur_rec++;
 8001854:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <Ausgabe_Process+0x43c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	3301      	adds	r3, #1
 800185a:	4a14      	ldr	r2, [pc, #80]	@ (80018ac <Ausgabe_Process+0x43c>)
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e021      	b.n	80018a4 <Ausgabe_Process+0x434>
                    continue;
 8001860:	bf00      	nop
 8001862:	e002      	b.n	800186a <Ausgabe_Process+0x3fa>
                    continue;
 8001864:	bf00      	nop
 8001866:	e000      	b.n	800186a <Ausgabe_Process+0x3fa>
                    continue;
 8001868:	bf00      	nop
            while (pages_visited < num_pages) {
 800186a:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <Ausgabe_Process+0x440>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001870:	429a      	cmp	r2, r3
 8001872:	f63f aed6 	bhi.w	8001622 <Ausgabe_Process+0x1b2>
            cur_rec=0;
 8001876:	4b0d      	ldr	r3, [pc, #52]	@ (80018ac <Ausgabe_Process+0x43c>)
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
            pages_visited=0;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <Ausgabe_Process+0x440>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
            state = FOOTER;
 8001882:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <Ausgabe_Process+0x444>)
 8001884:	2204      	movs	r2, #4
 8001886:	701a      	strb	r2, [r3, #0]
            break;
 8001888:	e00c      	b.n	80018a4 <Ausgabe_Process+0x434>
            uart1_send_dma("--- Ende ---\r\n");
 800188a:	480e      	ldr	r0, [pc, #56]	@ (80018c4 <Ausgabe_Process+0x454>)
 800188c:	f7ff fdc8 	bl	8001420 <uart1_send_dma>
            state = IDLE;
 8001890:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <Ausgabe_Process+0x444>)
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
            ausgabe_aktiv = 0;
 8001896:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <Ausgabe_Process+0x458>)
 8001898:	2200      	movs	r2, #0
 800189a:	701a      	strb	r2, [r3, #0]
            break;
 800189c:	e002      	b.n	80018a4 <Ausgabe_Process+0x434>
        else return;
 800189e:	bf00      	nop
 80018a0:	e000      	b.n	80018a4 <Ausgabe_Process+0x434>
    if (dma_busy) return;
 80018a2:	bf00      	nop
    }
}
 80018a4:	378c      	adds	r7, #140	@ 0x8c
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000340 	.word	0x20000340
 80018b0:	20000348 	.word	0x20000348
 80018b4:	20000345 	.word	0x20000345
 80018b8:	447a0000 	.word	0x447a0000
 80018bc:	0800b6a8 	.word	0x0800b6a8
 80018c0:	200002b8 	.word	0x200002b8
 80018c4:	0800b6d4 	.word	0x0800b6d4
 80018c8:	20000344 	.word	0x20000344

080018cc <delay_us_init>:
 */


#include "stm32l4xx.h"

void delay_us_init(void) {
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <delay_us_init+0x28>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	4a07      	ldr	r2, [pc, #28]	@ (80018f4 <delay_us_init+0x28>)
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018da:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <delay_us_init+0x2c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a05      	ldr	r2, [pc, #20]	@ (80018f8 <delay_us_init+0x2c>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	e000edf0 	.word	0xe000edf0
 80018f8:	e0001000 	.word	0xe0001000

080018fc <delay_us>:

void delay_us(uint32_t us) {
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8001904:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <delay_us+0x44>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = (SystemCoreClock / 1000000U) * us;
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <delay_us+0x48>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a0e      	ldr	r2, [pc, #56]	@ (8001948 <delay_us+0x4c>)
 8001910:	fba2 2303 	umull	r2, r3, r2, r3
 8001914:	0c9a      	lsrs	r2, r3, #18
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	fb02 f303 	mul.w	r3, r2, r3
 800191c:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) {
 800191e:	e000      	b.n	8001922 <delay_us+0x26>
        __NOP();
 8001920:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks) {
 8001922:	4b07      	ldr	r3, [pc, #28]	@ (8001940 <delay_us+0x44>)
 8001924:	685a      	ldr	r2, [r3, #4]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	429a      	cmp	r2, r3
 800192e:	d8f7      	bhi.n	8001920 <delay_us+0x24>
    }
}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e0001000 	.word	0xe0001000
 8001944:	2000001c 	.word	0x2000001c
 8001948:	431bde83 	.word	0x431bde83

0800194c <DWT_EnsureEnabled>:
/* ---- Timing via DWT ---------------------------------------------------- */
#ifndef TICKS_PER_US
#define TICKS_PER_US (SystemCoreClock/1000000U)
#endif

static inline void DWT_EnsureEnabled(void){
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
    if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) == 0) {
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <DWT_EnsureEnabled+0x50>)
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d105      	bne.n	8001968 <DWT_EnsureEnabled+0x1c>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <DWT_EnsureEnabled+0x50>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <DWT_EnsureEnabled+0x50>)
 8001962:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001966:	60d3      	str	r3, [r2, #12]
    }
    if ((DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk) == 0) {
 8001968:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <DWT_EnsureEnabled+0x54>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10e      	bne.n	8001992 <DWT_EnsureEnabled+0x46>
        DWT->CYCCNT = 0;
 8001974:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <DWT_EnsureEnabled+0x54>)
 8001976:	2200      	movs	r2, #0
 8001978:	605a      	str	r2, [r3, #4]
        DWT->CTRL  |= DWT_CTRL_CYCCNTENA_Msk;
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <DWT_EnsureEnabled+0x54>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a08      	ldr	r2, [pc, #32]	@ (80019a0 <DWT_EnsureEnabled+0x54>)
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001986:	f3bf 8f4f 	dsb	sy
}
 800198a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800198c:	f3bf 8f6f 	isb	sy
}
 8001990:	bf00      	nop
        __DSB();
        __ISB();
    }
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000edf0 	.word	0xe000edf0
 80019a0:	e0001000 	.word	0xe0001000

080019a4 <DHT11_SetPinOutput>:

/* ---- Helpers / Diagnose ------------------------------------------------ */
volatile int16_t dht11_fail_bit   = -1; // -1 oder 0..39
volatile int8_t  dht11_fail_stage = -1; // -1, 0=waitLOW, 1=waitRISING, 2=measureHIGH

static void DHT11_SetPinOutput(DHT11_HandleTypeDef* dht) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b088      	sub	sp, #32
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin   = dht->GPIO_Pin;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	889b      	ldrh	r3, [r3, #4]
 80019c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_OD; // Open-Drain
 80019c2:	2311      	movs	r3, #17
 80019c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 //   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ca:	2302      	movs	r3, #2
 80019cc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f107 020c 	add.w	r2, r7, #12
 80019d6:	4611      	mov	r1, r2
 80019d8:	4618      	mov	r0, r3
 80019da:	f003 fe6b 	bl	80056b4 <HAL_GPIO_Init>
}
 80019de:	bf00      	nop
 80019e0:	3720      	adds	r7, #32
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <DHT11_SetPinInput>:

static void DHT11_SetPinInput(DHT11_HandleTypeDef* dht) {
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b088      	sub	sp, #32
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
 80019fc:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin  = dht->GPIO_Pin;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	889b      	ldrh	r3, [r3, #4]
 8001a02:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a04:	2300      	movs	r3, #0
 8001a06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Modul-Pullup + intern = steilere High-Flanke
 8001a08:	2301      	movs	r3, #1
 8001a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f107 020c 	add.w	r2, r7, #12
 8001a18:	4611      	mov	r1, r2
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f003 fe4a 	bl	80056b4 <HAL_GPIO_Init>
}
 8001a20:	bf00      	nop
 8001a22:	3720      	adds	r7, #32
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <DHT11_Presence>:

/* ---- Prsenz: 0 = OK, <0 Fehler --------------------------------------- */


int DHT11_Presence(GPIO_TypeDef* port, uint16_t pin)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	460b      	mov	r3, r1
 8001a32:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef g = {0};
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]
    g.Pin = pin; g.Mode = GPIO_MODE_OUTPUT_OD; g.Pull = GPIO_NOPULL; g.Speed = GPIO_SPEED_FREQ_LOW;
 8001a44:	887b      	ldrh	r3, [r7, #2]
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	2311      	movs	r3, #17
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(port, &g);
 8001a54:	f107 0308 	add.w	r3, r7, #8
 8001a58:	4619      	mov	r1, r3
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f003 fe2a 	bl	80056b4 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8001a60:	887b      	ldrh	r3, [r7, #2]
 8001a62:	2200      	movs	r2, #0
 8001a64:	4619      	mov	r1, r3
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f003 ffa6 	bl	80059b8 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8001a6c:	2014      	movs	r0, #20
 8001a6e:	f001 fd45 	bl	80034fc <HAL_Delay>

    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8001a72:	887b      	ldrh	r3, [r7, #2]
 8001a74:	2201      	movs	r2, #1
 8001a76:	4619      	mov	r1, r3
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f003 ff9d 	bl	80059b8 <HAL_GPIO_WritePin>
    g.Mode = GPIO_MODE_INPUT; g.Pull = GPIO_PULLUP;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	2301      	movs	r3, #1
 8001a84:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(port, &g);
 8001a86:	f107 0308 	add.w	r3, r7, #8
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f003 fe11 	bl	80056b4 <HAL_GPIO_Init>

    delay_us(35); // ~3050 s, dann Prsenz suchen
 8001a92:	2023      	movs	r0, #35	@ 0x23
 8001a94:	f7ff ff32 	bl	80018fc <delay_us>

    // Erwartet: ~80 s LOW, dann ~80 s HIGH
    uint32_t to = 500;
 8001a98:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001a9c:	61fb      	str	r3, [r7, #28]
    while (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET) { if (!to--) return -1; delay_us(1); }
 8001a9e:	e00a      	b.n	8001ab6 <DHT11_Presence+0x8e>
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	1e5a      	subs	r2, r3, #1
 8001aa4:	61fa      	str	r2, [r7, #28]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d102      	bne.n	8001ab0 <DHT11_Presence+0x88>
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aae:	e039      	b.n	8001b24 <DHT11_Presence+0xfc>
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f7ff ff23 	bl	80018fc <delay_us>
 8001ab6:	887b      	ldrh	r3, [r7, #2]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f003 ff64 	bl	8005988 <HAL_GPIO_ReadPin>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d0ec      	beq.n	8001aa0 <DHT11_Presence+0x78>
    to = 500;
 8001ac6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001aca:	61fb      	str	r3, [r7, #28]
    while (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_RESET){ if (!to--) return -2; delay_us(1); }
 8001acc:	e00a      	b.n	8001ae4 <DHT11_Presence+0xbc>
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	1e5a      	subs	r2, r3, #1
 8001ad2:	61fa      	str	r2, [r7, #28]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d102      	bne.n	8001ade <DHT11_Presence+0xb6>
 8001ad8:	f06f 0301 	mvn.w	r3, #1
 8001adc:	e022      	b.n	8001b24 <DHT11_Presence+0xfc>
 8001ade:	2001      	movs	r0, #1
 8001ae0:	f7ff ff0c 	bl	80018fc <delay_us>
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f003 ff4d 	bl	8005988 <HAL_GPIO_ReadPin>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0ec      	beq.n	8001ace <DHT11_Presence+0xa6>
    to = 500;
 8001af4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001af8:	61fb      	str	r3, [r7, #28]
    while (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET) { if (!to--) return -3; delay_us(1); }
 8001afa:	e00a      	b.n	8001b12 <DHT11_Presence+0xea>
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	1e5a      	subs	r2, r3, #1
 8001b00:	61fa      	str	r2, [r7, #28]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d102      	bne.n	8001b0c <DHT11_Presence+0xe4>
 8001b06:	f06f 0302 	mvn.w	r3, #2
 8001b0a:	e00b      	b.n	8001b24 <DHT11_Presence+0xfc>
 8001b0c:	2001      	movs	r0, #1
 8001b0e:	f7ff fef5 	bl	80018fc <delay_us>
 8001b12:	887b      	ldrh	r3, [r7, #2]
 8001b14:	4619      	mov	r1, r3
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f003 ff36 	bl	8005988 <HAL_GPIO_ReadPin>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d0ec      	beq.n	8001afc <DHT11_Presence+0xd4>

    return 0;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3720      	adds	r7, #32
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <DHT11_Read>:
    return DHT_DEC_OK;
}

/* ---- Haupt-Read: 40 Bits ---------------------------------------------- */
DHT11_Status DHT11_Read(DHT11_HandleTypeDef* dht, float* temperature, uint8_t* humidity)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b0a8      	sub	sp, #160	@ 0xa0
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]

    dht11_fail_bit = -1;
 8001b38:	4b99      	ldr	r3, [pc, #612]	@ (8001da0 <DHT11_Read+0x274>)
 8001b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b3e:	801a      	strh	r2, [r3, #0]
    dht11_fail_stage = -1;
 8001b40:	4b98      	ldr	r3, [pc, #608]	@ (8001da4 <DHT11_Read+0x278>)
 8001b42:	22ff      	movs	r2, #255	@ 0xff
 8001b44:	701a      	strb	r2, [r3, #0]

    if (!dht || !temperature|| !humidity) return DHT11_ERR_BIT_TO;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d005      	beq.n	8001b58 <DHT11_Read+0x2c>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <DHT11_Read+0x2c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <DHT11_Read+0x32>
 8001b58:	f06f 030d 	mvn.w	r3, #13
 8001b5c:	e204      	b.n	8001f68 <DHT11_Read+0x43c>

    uint8_t data[5] = {0};
 8001b5e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	711a      	strb	r2, [r3, #4]

    /* Start signal: 18 ms LOW */
    DHT11_SetPinOutput(dht);
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f7ff ff1b 	bl	80019a4 <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	889b      	ldrh	r3, [r3, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f003 ff1d 	bl	80059b8 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8001b7e:	2014      	movs	r0, #20
 8001b80:	f001 fcbc 	bl	80034fc <HAL_Delay>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6818      	ldr	r0, [r3, #0]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	889b      	ldrh	r3, [r3, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f003 ff12 	bl	80059b8 <HAL_GPIO_WritePin>
    DHT11_SetPinInput(dht);
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f7ff ff26 	bl	80019e6 <DHT11_SetPinInput>

    /* Wait before presence detection */
    delay_us(35);
 8001b9a:	2023      	movs	r0, #35	@ 0x23
 8001b9c:	f7ff feae 	bl	80018fc <delay_us>

    /* Enable presence detection*/
    uint32_t t = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001ba6:	e00f      	b.n	8001bc8 <DHT11_Read+0x9c>
        if (++t > 300){ return DHT11_ERR_PRES_HI; }
 8001ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bac:	3301      	adds	r3, #1
 8001bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001bb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bb6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001bba:	d902      	bls.n	8001bc2 <DHT11_Read+0x96>
 8001bbc:	f06f 030a 	mvn.w	r3, #10
 8001bc0:	e1d2      	b.n	8001f68 <DHT11_Read+0x43c>
        delay_us(1);
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f7ff fe9a 	bl	80018fc <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	889b      	ldrh	r3, [r3, #4]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	f003 fed8 	bl	8005988 <HAL_GPIO_ReadPin>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d0e4      	beq.n	8001ba8 <DHT11_Read+0x7c>
    }
    t = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET){
 8001be4:	e00f      	b.n	8001c06 <DHT11_Read+0xda>
        if (++t > 300){ return DHT11_ERR_PRES_LO; }
 8001be6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bea:	3301      	adds	r3, #1
 8001bec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001bf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bf4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001bf8:	d902      	bls.n	8001c00 <DHT11_Read+0xd4>
 8001bfa:	f06f 030b 	mvn.w	r3, #11
 8001bfe:	e1b3      	b.n	8001f68 <DHT11_Read+0x43c>
        delay_us(1);
 8001c00:	2001      	movs	r0, #1
 8001c02:	f7ff fe7b 	bl	80018fc <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET){
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	889b      	ldrh	r3, [r3, #4]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4610      	mov	r0, r2
 8001c12:	f003 feb9 	bl	8005988 <HAL_GPIO_ReadPin>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0e4      	beq.n	8001be6 <DHT11_Read+0xba>
    }
    t = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001c22:	e00f      	b.n	8001c44 <DHT11_Read+0x118>
        if (++t > 300){ return DHT11_ERR_PRES_HI2; }
 8001c24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c28:	3301      	adds	r3, #1
 8001c2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001c2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c32:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001c36:	d902      	bls.n	8001c3e <DHT11_Read+0x112>
 8001c38:	f06f 030c 	mvn.w	r3, #12
 8001c3c:	e194      	b.n	8001f68 <DHT11_Read+0x43c>
        delay_us(1);
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fe5c 	bl	80018fc <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	889b      	ldrh	r3, [r3, #4]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4610      	mov	r0, r2
 8001c50:	f003 fe9a 	bl	8005988 <HAL_GPIO_ReadPin>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d0e4      	beq.n	8001c24 <DHT11_Read+0xf8>
    }

    /* Critical timing section */
    DWT_EnsureEnabled();
 8001c5a:	f7ff fe77 	bl	800194c <DWT_EnsureEnabled>
    HAL_SuspendTick();
 8001c5e:	f001 fc71 	bl	8003544 <HAL_SuspendTick>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c62:	f3ef 8310 	mrs	r3, PRIMASK
 8001c66:	673b      	str	r3, [r7, #112]	@ 0x70
  return(result);
 8001c68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    uint32_t primask = __get_PRIMASK();
 8001c6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6e:	b672      	cpsid	i
}
 8001c70:	bf00      	nop
    __disable_irq();

    DHT11_Status st = DHT11_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
    const uint32_t TO_WAIT_EDGE_US = 200U;
 8001c78:	23c8      	movs	r3, #200	@ 0xc8
 8001c7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    /* FIXED: Use consistent timing for all bits */
    const uint32_t SAMPLE_DELAY_US = 45U;  // Optimal sampling point
 8001c7e:	232d      	movs	r3, #45	@ 0x2d
 8001c80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    /* Synchronize before first bit */
    uint32_t t0 = DWT->CYCCNT;
 8001c84:	4b48      	ldr	r3, [pc, #288]	@ (8001da8 <DHT11_Read+0x27c>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001c8c:	e01b      	b.n	8001cc6 <DHT11_Read+0x19a>
        if ((DWT->CYCCNT - t0) > (1000U * TICKS_PER_US)) {
 8001c8e:	4b46      	ldr	r3, [pc, #280]	@ (8001da8 <DHT11_Read+0x27c>)
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c96:	1ad2      	subs	r2, r2, r3
 8001c98:	4b44      	ldr	r3, [pc, #272]	@ (8001dac <DHT11_Read+0x280>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4944      	ldr	r1, [pc, #272]	@ (8001db0 <DHT11_Read+0x284>)
 8001c9e:	fba1 1303 	umull	r1, r3, r1, r3
 8001ca2:	0c9b      	lsrs	r3, r3, #18
 8001ca4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ca8:	fb01 f303 	mul.w	r3, r1, r3
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d90a      	bls.n	8001cc6 <DHT11_Read+0x19a>
            dht11_fail_bit=-1; dht11_fail_stage=0; st=DHT11_ERR_BIT_TO; goto abort_bits;
 8001cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8001da0 <DHT11_Read+0x274>)
 8001cb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cb6:	801a      	strh	r2, [r3, #0]
 8001cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8001da4 <DHT11_Read+0x278>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	23f2      	movs	r3, #242	@ 0xf2
 8001cc0:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
 8001cc4:	e111      	b.n	8001eea <DHT11_Read+0x3be>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	889b      	ldrh	r3, [r3, #4]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	f003 fe59 	bl	8005988 <HAL_GPIO_ReadPin>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d0d8      	beq.n	8001c8e <DHT11_Read+0x162>
        }
    }

    // Debug arrays
    uint8_t dbg_bits[40] = {0};
 8001cdc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001ce0:	2228      	movs	r2, #40	@ 0x28
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f007 fbef 	bl	80094c8 <memset>
    uint8_t dbg_pin_state[40] = {0};
 8001cea:	f107 0314 	add.w	r3, r7, #20
 8001cee:	2228      	movs	r2, #40	@ 0x28
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f007 fbe8 	bl	80094c8 <memset>

    for (int i = 0; i < 40; i++) {
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001cfe:	e0ee      	b.n	8001ede <DHT11_Read+0x3b2>
        /* Wait for falling edge (start of bit) */
        uint32_t t0 = DWT->CYCCNT;
 8001d00:	4b29      	ldr	r3, [pc, #164]	@ (8001da8 <DHT11_Read+0x27c>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001d08:	e01c      	b.n	8001d44 <DHT11_Read+0x218>
            if ((DWT->CYCCNT - t0) > (TO_WAIT_EDGE_US * TICKS_PER_US)) {
 8001d0a:	4b27      	ldr	r3, [pc, #156]	@ (8001da8 <DHT11_Read+0x27c>)
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d12:	1ad2      	subs	r2, r2, r3
 8001d14:	4b25      	ldr	r3, [pc, #148]	@ (8001dac <DHT11_Read+0x280>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4925      	ldr	r1, [pc, #148]	@ (8001db0 <DHT11_Read+0x284>)
 8001d1a:	fba1 1303 	umull	r1, r3, r1, r3
 8001d1e:	0c9b      	lsrs	r3, r3, #18
 8001d20:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001d24:	fb01 f303 	mul.w	r3, r1, r3
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d90b      	bls.n	8001d44 <DHT11_Read+0x218>
                dht11_fail_bit = i; dht11_fail_stage = 0; st = DHT11_ERR_BIT_TO; goto abort_bits;
 8001d2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	4b1b      	ldr	r3, [pc, #108]	@ (8001da0 <DHT11_Read+0x274>)
 8001d34:	801a      	strh	r2, [r3, #0]
 8001d36:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <DHT11_Read+0x278>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	701a      	strb	r2, [r3, #0]
 8001d3c:	23f2      	movs	r3, #242	@ 0xf2
 8001d3e:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
 8001d42:	e0d2      	b.n	8001eea <DHT11_Read+0x3be>
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	889b      	ldrh	r3, [r3, #4]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4610      	mov	r0, r2
 8001d50:	f003 fe1a 	bl	8005988 <HAL_GPIO_ReadPin>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d0d7      	beq.n	8001d0a <DHT11_Read+0x1de>
            }
        }

        /* Wait for rising edge */
        t0 = DWT->CYCCNT;
 8001d5a:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <DHT11_Read+0x27c>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001d62:	e027      	b.n	8001db4 <DHT11_Read+0x288>
            if ((DWT->CYCCNT - t0) > (TO_WAIT_EDGE_US * TICKS_PER_US)) {
 8001d64:	4b10      	ldr	r3, [pc, #64]	@ (8001da8 <DHT11_Read+0x27c>)
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d6c:	1ad2      	subs	r2, r2, r3
 8001d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <DHT11_Read+0x280>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	490f      	ldr	r1, [pc, #60]	@ (8001db0 <DHT11_Read+0x284>)
 8001d74:	fba1 1303 	umull	r1, r3, r1, r3
 8001d78:	0c9b      	lsrs	r3, r3, #18
 8001d7a:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001d7e:	fb01 f303 	mul.w	r3, r1, r3
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d916      	bls.n	8001db4 <DHT11_Read+0x288>
                dht11_fail_bit = i; dht11_fail_stage = 1; st = DHT11_ERR_BIT_TO; goto abort_bits;
 8001d86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d8a:	b21a      	sxth	r2, r3
 8001d8c:	4b04      	ldr	r3, [pc, #16]	@ (8001da0 <DHT11_Read+0x274>)
 8001d8e:	801a      	strh	r2, [r3, #0]
 8001d90:	4b04      	ldr	r3, [pc, #16]	@ (8001da4 <DHT11_Read+0x278>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
 8001d96:	23f2      	movs	r3, #242	@ 0xf2
 8001d98:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
 8001d9c:	e0a5      	b.n	8001eea <DHT11_Read+0x3be>
 8001d9e:	bf00      	nop
 8001da0:	20000000 	.word	0x20000000
 8001da4:	20000002 	.word	0x20000002
 8001da8:	e0001000 	.word	0xe0001000
 8001dac:	2000001c 	.word	0x2000001c
 8001db0:	431bde83 	.word	0x431bde83
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	889b      	ldrh	r3, [r3, #4]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	f003 fde2 	bl	8005988 <HAL_GPIO_ReadPin>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0cc      	beq.n	8001d64 <DHT11_Read+0x238>
            }
        }

        /* FIXED: Sample at consistent timing for ALL bits */
        uint32_t rising_edge = DWT->CYCCNT;
 8001dca:	4b69      	ldr	r3, [pc, #420]	@ (8001f70 <DHT11_Read+0x444>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	67fb      	str	r3, [r7, #124]	@ 0x7c

        // Wait for optimal sample point (45s after rising edge)
        while ((DWT->CYCCNT - rising_edge) < (SAMPLE_DELAY_US * TICKS_PER_US)) {}
 8001dd0:	bf00      	nop
 8001dd2:	4b67      	ldr	r3, [pc, #412]	@ (8001f70 <DHT11_Read+0x444>)
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001dd8:	1ad2      	subs	r2, r2, r3
 8001dda:	4b66      	ldr	r3, [pc, #408]	@ (8001f74 <DHT11_Read+0x448>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4966      	ldr	r1, [pc, #408]	@ (8001f78 <DHT11_Read+0x44c>)
 8001de0:	fba1 1303 	umull	r1, r3, r1, r3
 8001de4:	0c9b      	lsrs	r3, r3, #18
 8001de6:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d3ef      	bcc.n	8001dd2 <DHT11_Read+0x2a6>

        uint8_t pin_state = (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	889b      	ldrh	r3, [r3, #4]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	f003 fdc3 	bl	8005988 <HAL_GPIO_ReadPin>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	bf0c      	ite	eq
 8001e08:	2301      	moveq	r3, #1
 8001e0a:	2300      	movne	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        uint8_t bit = pin_state ? 1 : 0;
 8001e12:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	bf14      	ite	ne
 8001e1a:	2301      	movne	r3, #1
 8001e1c:	2300      	moveq	r3, #0
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a

        // Pack bit into data array (MSB first)
        data[i/8] <<= 1;
 8001e24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	da00      	bge.n	8001e2e <DHT11_Read+0x302>
 8001e2c:	3307      	adds	r3, #7
 8001e2e:	10db      	asrs	r3, r3, #3
 8001e30:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8001e34:	443a      	add	r2, r7
 8001e36:	f812 2c3c 	ldrb.w	r2, [r2, #-60]
 8001e3a:	0052      	lsls	r2, r2, #1
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	33a0      	adds	r3, #160	@ 0xa0
 8001e40:	443b      	add	r3, r7
 8001e42:	f803 2c3c 	strb.w	r2, [r3, #-60]
        data[i/8] |= bit;
 8001e46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	da00      	bge.n	8001e50 <DHT11_Read+0x324>
 8001e4e:	3307      	adds	r3, #7
 8001e50:	10db      	asrs	r3, r3, #3
 8001e52:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8001e56:	443a      	add	r2, r7
 8001e58:	f812 1c3c 	ldrb.w	r1, [r2, #-60]
 8001e5c:	f897 207a 	ldrb.w	r2, [r7, #122]	@ 0x7a
 8001e60:	430a      	orrs	r2, r1
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	33a0      	adds	r3, #160	@ 0xa0
 8001e66:	443b      	add	r3, r7
 8001e68:	f803 2c3c 	strb.w	r2, [r3, #-60]

        // Store debug info
        dbg_bits[i] = bit;
 8001e6c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001e70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e74:	4413      	add	r3, r2
 8001e76:	f897 207a 	ldrb.w	r2, [r7, #122]	@ 0x7a
 8001e7a:	701a      	strb	r2, [r3, #0]
        dbg_pin_state[i] = pin_state;
 8001e7c:	f107 0214 	add.w	r2, r7, #20
 8001e80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e84:	4413      	add	r3, r2
 8001e86:	f897 207b 	ldrb.w	r2, [r7, #123]	@ 0x7b
 8001e8a:	701a      	strb	r2, [r3, #0]

        /* Wait for end of high phase (helps with timing stability) */
        if (i < 39) {
 8001e8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e90:	2b26      	cmp	r3, #38	@ 0x26
 8001e92:	dc1f      	bgt.n	8001ed4 <DHT11_Read+0x3a8>
            uint32_t sync_timeout = DWT->CYCCNT;
 8001e94:	4b36      	ldr	r3, [pc, #216]	@ (8001f70 <DHT11_Read+0x444>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	677b      	str	r3, [r7, #116]	@ 0x74
            while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001e9a:	e00e      	b.n	8001eba <DHT11_Read+0x38e>
                if ((DWT->CYCCNT - sync_timeout) > (250U * TICKS_PER_US)) break;
 8001e9c:	4b34      	ldr	r3, [pc, #208]	@ (8001f70 <DHT11_Read+0x444>)
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ea2:	1ad2      	subs	r2, r2, r3
 8001ea4:	4b33      	ldr	r3, [pc, #204]	@ (8001f74 <DHT11_Read+0x448>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4933      	ldr	r1, [pc, #204]	@ (8001f78 <DHT11_Read+0x44c>)
 8001eaa:	fba1 1303 	umull	r1, r3, r1, r3
 8001eae:	0c9b      	lsrs	r3, r3, #18
 8001eb0:	21fa      	movs	r1, #250	@ 0xfa
 8001eb2:	fb01 f303 	mul.w	r3, r1, r3
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d80b      	bhi.n	8001ed2 <DHT11_Read+0x3a6>
            while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	889b      	ldrh	r3, [r3, #4]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	f003 fd5f 	bl	8005988 <HAL_GPIO_ReadPin>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d0e5      	beq.n	8001e9c <DHT11_Read+0x370>
 8001ed0:	e000      	b.n	8001ed4 <DHT11_Read+0x3a8>
                if ((DWT->CYCCNT - sync_timeout) > (250U * TICKS_PER_US)) break;
 8001ed2:	bf00      	nop
    for (int i = 0; i < 40; i++) {
 8001ed4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ed8:	3301      	adds	r3, #1
 8001eda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ede:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ee2:	2b27      	cmp	r3, #39	@ 0x27
 8001ee4:	f77f af0c 	ble.w	8001d00 <DHT11_Read+0x1d4>
            }
        }
    }

abort_bits:
 8001ee8:	bf00      	nop
 8001eea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001eee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ef0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ef2:	f383 8810 	msr	PRIMASK, r3
}
 8001ef6:	bf00      	nop
    __set_PRIMASK(primask);
    HAL_ResumeTick();
 8001ef8:	f001 fb34 	bl	8003564 <HAL_ResumeTick>
        if (rec[b] != data[b]) {
            printf("PACK MISMATCH: byte%d rec=%u data=%u\r\n", b, rec[b], data[b]);
        }
    }
*/
    if (st != DHT11_OK) return st;
 8001efc:	f997 309b 	ldrsb.w	r3, [r7, #155]	@ 0x9b
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <DHT11_Read+0x3de>
 8001f04:	f997 309b 	ldrsb.w	r3, [r7, #155]	@ 0x9b
 8001f08:	e02e      	b.n	8001f68 <DHT11_Read+0x43c>
           (uint8_t)(data[0] + data[1] + data[2] + data[3]));

*/

    /* Checksum validation */
    if ((uint8_t)(data[0] + data[1] + data[2] + data[3]) != data[4]) {
 8001f0a:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8001f0e:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001f12:	4413      	add	r3, r2
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001f1a:	4413      	add	r3, r2
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001f22:	4413      	add	r3, r2
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d002      	beq.n	8001f34 <DHT11_Read+0x408>
        return DHT11_ERR_CSUM;
 8001f2e:	f06f 0313 	mvn.w	r3, #19
 8001f32:	e019      	b.n	8001f68 <DHT11_Read+0x43c>
    }

    /* DHT11-Format: RH = data[0].[1], T = data[2].[3] (Nachkommastellen meist 0) */
    *humidity    = data[0];
 8001f34:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	701a      	strb	r2, [r3, #0]
    *temperature = (float)data[2] + (float)data[3] * 0.1f;
 8001f3c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001f40:	ee07 3a90 	vmov	s15, r3
 8001f44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f48:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001f4c:	ee07 3a90 	vmov	s15, r3
 8001f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f54:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001f7c <DHT11_Read+0x450>
 8001f58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	edc3 7a00 	vstr	s15, [r3]
    return DHT11_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	37a0      	adds	r7, #160	@ 0xa0
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	e0001000 	.word	0xe0001000
 8001f74:	2000001c 	.word	0x2000001c
 8001f78:	431bde83 	.word	0x431bde83
 8001f7c:	3dcccccd 	.word	0x3dcccccd

08001f80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f86:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <MX_DMA_Init+0x38>)
 8001f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb8 <MX_DMA_Init+0x38>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <MX_DMA_Init+0x38>)
 8001f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	200e      	movs	r0, #14
 8001fa4:	f002 fe63 	bl	8004c6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001fa8:	200e      	movs	r0, #14
 8001faa:	f002 fe7c 	bl	8004ca6 <HAL_NVIC_EnableIRQ>

}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000

08001fbc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc2:	f107 030c 	add.w	r3, r7, #12
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
 8001fd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800204c <MX_GPIO_Init+0x90>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd6:	4a1d      	ldr	r2, [pc, #116]	@ (800204c <MX_GPIO_Init+0x90>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fde:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <MX_GPIO_Init+0x90>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fea:	4b18      	ldr	r3, [pc, #96]	@ (800204c <MX_GPIO_Init+0x90>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	4a17      	ldr	r2, [pc, #92]	@ (800204c <MX_GPIO_Init+0x90>)
 8001ff0:	f043 0302 	orr.w	r3, r3, #2
 8001ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff6:	4b15      	ldr	r3, [pc, #84]	@ (800204c <MX_GPIO_Init+0x90>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002002:	2200      	movs	r2, #0
 8002004:	2108      	movs	r1, #8
 8002006:	4812      	ldr	r0, [pc, #72]	@ (8002050 <MX_GPIO_Init+0x94>)
 8002008:	f003 fcd6 	bl	80059b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5;
 800200c:	232b      	movs	r3, #43	@ 0x2b
 800200e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002010:	2300      	movs	r3, #0
 8002012:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 030c 	add.w	r3, r7, #12
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002022:	f003 fb47 	bl	80056b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002026:	2308      	movs	r3, #8
 8002028:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202a:	2301      	movs	r3, #1
 800202c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	4619      	mov	r1, r3
 800203c:	4804      	ldr	r0, [pc, #16]	@ (8002050 <MX_GPIO_Init+0x94>)
 800203e:	f003 fb39 	bl	80056b4 <HAL_GPIO_Init>

}
 8002042:	bf00      	nop
 8002044:	3720      	adds	r7, #32
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	48000400 	.word	0x48000400

08002054 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800205a:	f001 f9da 	bl	8003412 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800205e:	f000 f943 	bl	80022e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SystemCoreClockUpdate();
 8002062:	f000 ffc1 	bl	8002fe8 <SystemCoreClockUpdate>
  delay_us_init();
 8002066:	f7ff fc31 	bl	80018cc <delay_us_init>
  HAL_Delay(1500);
 800206a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800206e:	f001 fa45 	bl	80034fc <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002072:	f7ff ffa3 	bl	8001fbc <MX_GPIO_Init>
  MX_DMA_Init();
 8002076:	f7ff ff83 	bl	8001f80 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800207a:	f001 f893 	bl	80031a4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800207e:	f7fe ff29 	bl	8000ed4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002082:	f001 f85f 	bl	8003144 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002086:	2201      	movs	r2, #1
 8002088:	2108      	movs	r1, #8
 800208a:	4888      	ldr	r0, [pc, #544]	@ (80022ac <main+0x258>)
 800208c:	f003 fc94 	bl	80059b8 <HAL_GPIO_WritePin>
  const char *msg = "UART Ready\r\n";
 8002090:	4b87      	ldr	r3, [pc, #540]	@ (80022b0 <main+0x25c>)
 8002092:	613b      	str	r3, [r7, #16]
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002094:	6938      	ldr	r0, [r7, #16]
 8002096:	f7fe f8eb 	bl	8000270 <strlen>
 800209a:	4603      	mov	r3, r0
 800209c:	b29a      	uxth	r2, r3
 800209e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020a2:	6939      	ldr	r1, [r7, #16]
 80020a4:	4883      	ldr	r0, [pc, #524]	@ (80022b4 <main+0x260>)
 80020a6:	f004 fe71 	bl	8006d8c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80020aa:	6938      	ldr	r0, [r7, #16]
 80020ac:	f7fe f8e0 	bl	8000270 <strlen>
 80020b0:	4603      	mov	r3, r0
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020b8:	6939      	ldr	r1, [r7, #16]
 80020ba:	487f      	ldr	r0, [pc, #508]	@ (80022b8 <main+0x264>)
 80020bc:	f004 fe66 	bl	8006d8c <HAL_UART_Transmit>
  ADC1_PA4_Init();
 80020c0:	f7fe fff8 	bl	80010b4 <ADC1_PA4_Init>
  setvbuf(stdout, NULL, _IONBF, 0);   // kein Puffern, sofort senden
 80020c4:	4b7d      	ldr	r3, [pc, #500]	@ (80022bc <main+0x268>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6898      	ldr	r0, [r3, #8]
 80020ca:	2300      	movs	r3, #0
 80020cc:	2202      	movs	r2, #2
 80020ce:	2100      	movs	r1, #0
 80020d0:	f007 f838 	bl	8009144 <setvbuf>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80020d4:	2200      	movs	r2, #0
 80020d6:	2108      	movs	r1, #8
 80020d8:	4874      	ldr	r0, [pc, #464]	@ (80022ac <main+0x258>)
 80020da:	f003 fc6d 	bl	80059b8 <HAL_GPIO_WritePin>
  printf("_____________\r\n");
 80020de:	4878      	ldr	r0, [pc, #480]	@ (80022c0 <main+0x26c>)
 80020e0:	f007 f828 	bl	8009134 <puts>
  printf("Boot OK\r\n");              // Testausgabe
 80020e4:	4877      	ldr	r0, [pc, #476]	@ (80022c4 <main+0x270>)
 80020e6:	f007 f825 	bl	8009134 <puts>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80020ea:	2201      	movs	r2, #1
 80020ec:	2108      	movs	r1, #8
 80020ee:	486f      	ldr	r0, [pc, #444]	@ (80022ac <main+0x258>)
 80020f0:	f003 fc62 	bl	80059b8 <HAL_GPIO_WritePin>
  Save_Init();
 80020f4:	f000 fc66 	bl	80029c4 <Save_Init>
  Ausgabe_Init(&huart1);
 80020f8:	486f      	ldr	r0, [pc, #444]	@ (80022b8 <main+0x264>)
 80020fa:	f7ff f8c7 	bl	800128c <Ausgabe_Init>

  uint16_t flag = Save_GetSessionFlag();
 80020fe:	f000 fd03 	bl	8002b08 <Save_GetSessionFlag>
 8002102:	4603      	mov	r3, r0
 8002104:	81fb      	strh	r3, [r7, #14]
  printf("Sessionflag: %u (0x%04X)\r\n", flag, flag);
 8002106:	89fb      	ldrh	r3, [r7, #14]
 8002108:	89fa      	ldrh	r2, [r7, #14]
 800210a:	4619      	mov	r1, r3
 800210c:	486e      	ldr	r0, [pc, #440]	@ (80022c8 <main+0x274>)
 800210e:	f006 ffa1 	bl	8009054 <iprintf>

  printf("Sessionflag (Bits): ");
 8002112:	486e      	ldr	r0, [pc, #440]	@ (80022cc <main+0x278>)
 8002114:	f006 ff9e 	bl	8009054 <iprintf>
  for (int i = 15; i >= 0; i--) {
 8002118:	230f      	movs	r3, #15
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e018      	b.n	8002150 <main+0xfc>
      printf("%c", (flag & (1 << i)) ? '1' : '0');
 800211e:	89fa      	ldrh	r2, [r7, #14]
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	fa42 f303 	asr.w	r3, r2, r3
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <main+0xde>
 800212e:	2331      	movs	r3, #49	@ 0x31
 8002130:	e000      	b.n	8002134 <main+0xe0>
 8002132:	2330      	movs	r3, #48	@ 0x30
 8002134:	4618      	mov	r0, r3
 8002136:	f006 ff9f 	bl	8009078 <putchar>
      if (i % 4 == 0) printf(" "); // optional: Gruppenbildung
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	2b00      	cmp	r3, #0
 8002142:	d102      	bne.n	800214a <main+0xf6>
 8002144:	2020      	movs	r0, #32
 8002146:	f006 ff97 	bl	8009078 <putchar>
  for (int i = 15; i >= 0; i--) {
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	3b01      	subs	r3, #1
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2b00      	cmp	r3, #0
 8002154:	dae3      	bge.n	800211e <main+0xca>
  }
  printf("\r\n");
 8002156:	485e      	ldr	r0, [pc, #376]	@ (80022d0 <main+0x27c>)
 8002158:	f006 ffec 	bl	8009134 <puts>

  int pres1 = DHT11_Presence(GPIOA, GPIO_PIN_0);
 800215c:	2101      	movs	r1, #1
 800215e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002162:	f7ff fc61 	bl	8001a28 <DHT11_Presence>
 8002166:	60b8      	str	r0, [r7, #8]
  printf("S1 Praesenz: %d\r\n", pres1); // 0=OK, <0=Timeout
 8002168:	68b9      	ldr	r1, [r7, #8]
 800216a:	485a      	ldr	r0, [pc, #360]	@ (80022d4 <main+0x280>)
 800216c:	f006 ff72 	bl	8009054 <iprintf>
  int pres2 = DHT11_Presence(GPIOA, GPIO_PIN_1);
 8002170:	2102      	movs	r1, #2
 8002172:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002176:	f7ff fc57 	bl	8001a28 <DHT11_Presence>
 800217a:	6078      	str	r0, [r7, #4]
  printf("S2 Praesenz: %d\r\n", pres2); // 0=OK, <0=Timeout
 800217c:	6879      	ldr	r1, [r7, #4]
 800217e:	4856      	ldr	r0, [pc, #344]	@ (80022d8 <main+0x284>)
 8002180:	f006 ff68 	bl	8009054 <iprintf>
  int pres3 = DHT11_Presence(GPIOA, GPIO_PIN_3);
 8002184:	2108      	movs	r1, #8
 8002186:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800218a:	f7ff fc4d 	bl	8001a28 <DHT11_Presence>
 800218e:	6038      	str	r0, [r7, #0]
  printf("S3 Praesenz: %d\r\n", pres3); // 0=OK, <0=Timeout
 8002190:	6839      	ldr	r1, [r7, #0]
 8002192:	4852      	ldr	r0, [pc, #328]	@ (80022dc <main+0x288>)
 8002194:	f006 ff5e 	bl	8009054 <iprintf>

//  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&value_adc,1);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002198:	2200      	movs	r2, #0
 800219a:	2108      	movs	r1, #8
 800219c:	4843      	ldr	r0, [pc, #268]	@ (80022ac <main+0x258>)
 800219e:	f003 fc0b 	bl	80059b8 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 80021a2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80021a6:	f001 f9a9 	bl	80034fc <HAL_Delay>
  while (1)
  {
	  /*Messintervall, t*300ms bei 1000 5 min
	   * -> Sensor alle 30min
	   *  mindestens 4 sonst DHT 11 zu schnell abgefragt*/
	  HAL_Delay(40);
 80021aa:	2028      	movs	r0, #40	@ 0x28
 80021ac:	f001 f9a6 	bl	80034fc <HAL_Delay>
	  static uint16_t q=0;
	  if (q<1800){
 80021b0:	4b4b      	ldr	r3, [pc, #300]	@ (80022e0 <main+0x28c>)
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80021b8:	d206      	bcs.n	80021c8 <main+0x174>
		  q++;
 80021ba:	4b49      	ldr	r3, [pc, #292]	@ (80022e0 <main+0x28c>)
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	3301      	adds	r3, #1
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	4b47      	ldr	r3, [pc, #284]	@ (80022e0 <main+0x28c>)
 80021c4:	801a      	strh	r2, [r3, #0]
 80021c6:	e002      	b.n	80021ce <main+0x17a>
	  }else{
		  q=0;
 80021c8:	4b45      	ldr	r3, [pc, #276]	@ (80022e0 <main+0x28c>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	801a      	strh	r2, [r3, #0]
	  }
	  Ausgabe_Process();
 80021ce:	f7ff f94f 	bl	8001470 <Ausgabe_Process>
	  if (ausgabe_aktiv){
 80021d2:	4b44      	ldr	r3, [pc, #272]	@ (80022e4 <main+0x290>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <main+0x190>
		  HAL_Delay(20); // Warten bis fertig
 80021dc:	2014      	movs	r0, #20
 80021de:	f001 f98d 	bl	80034fc <HAL_Delay>
		  continue;
 80021e2:	e061      	b.n	80022a8 <main+0x254>
	  }
	  // Case decision, 5x ohne, 1x mit
	  switch (q){
 80021e4:	4b3e      	ldr	r3, [pc, #248]	@ (80022e0 <main+0x28c>)
 80021e6:	881b      	ldrh	r3, [r3, #0]
 80021e8:	f240 6272 	movw	r2, #1650	@ 0x672
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d056      	beq.n	800229e <main+0x24a>
 80021f0:	f240 6272 	movw	r2, #1650	@ 0x672
 80021f4:	4293      	cmp	r3, r2
 80021f6:	dcd8      	bgt.n	80021aa <main+0x156>
 80021f8:	f240 5246 	movw	r2, #1350	@ 0x546
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d049      	beq.n	8002294 <main+0x240>
 8002200:	f240 5246 	movw	r2, #1350	@ 0x546
 8002204:	4293      	cmp	r3, r2
 8002206:	dcd0      	bgt.n	80021aa <main+0x156>
 8002208:	f240 421a 	movw	r2, #1050	@ 0x41a
 800220c:	4293      	cmp	r3, r2
 800220e:	d03c      	beq.n	800228a <main+0x236>
 8002210:	f240 421a 	movw	r2, #1050	@ 0x41a
 8002214:	4293      	cmp	r3, r2
 8002216:	dcc8      	bgt.n	80021aa <main+0x156>
 8002218:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800221c:	4293      	cmp	r3, r2
 800221e:	d02f      	beq.n	8002280 <main+0x22c>
 8002220:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8002224:	4293      	cmp	r3, r2
 8002226:	dcc0      	bgt.n	80021aa <main+0x156>
 8002228:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800222c:	d023      	beq.n	8002276 <main+0x222>
 800222e:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8002232:	dcba      	bgt.n	80021aa <main+0x156>
 8002234:	2b3c      	cmp	r3, #60	@ 0x3c
 8002236:	d002      	beq.n	800223e <main+0x1ea>
 8002238:	2b96      	cmp	r3, #150	@ 0x96
 800223a:	d00c      	beq.n	8002256 <main+0x202>
 800223c:	e034      	b.n	80022a8 <main+0x254>
	  case 60:{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800223e:	2201      	movs	r2, #1
 8002240:	2120      	movs	r1, #32
 8002242:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002246:	f003 fbb7 	bl	80059b8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 800224a:	2201      	movs	r2, #1
 800224c:	2108      	movs	r1, #8
 800224e:	4817      	ldr	r0, [pc, #92]	@ (80022ac <main+0x258>)
 8002250:	f003 fbb2 	bl	80059b8 <HAL_GPIO_WritePin>
		//Sensor ein
	  break;
 8002254:	e028      	b.n	80022a8 <main+0x254>
	  }
	  case 150: {
		  //Messen
		  state_with_RCOOH();
 8002256:	f000 f923 	bl	80024a0 <state_with_RCOOH>
		  ReadSave();
 800225a:	f000 f8a1 	bl	80023a0 <ReadSave>
		  //Senor aus
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800225e:	2200      	movs	r2, #0
 8002260:	2120      	movs	r1, #32
 8002262:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002266:	f003 fba7 	bl	80059b8 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800226a:	2200      	movs	r2, #0
 800226c:	2108      	movs	r1, #8
 800226e:	480f      	ldr	r0, [pc, #60]	@ (80022ac <main+0x258>)
 8002270:	f003 fba2 	bl	80059b8 <HAL_GPIO_WritePin>
		 break;
 8002274:	e018      	b.n	80022a8 <main+0x254>
	  }
	  case 450:{
		  state_no_RCOOH();
 8002276:	f000 f8ed 	bl	8002454 <state_no_RCOOH>
		  ReadSave();
 800227a:	f000 f891 	bl	80023a0 <ReadSave>
		  break;
 800227e:	e013      	b.n	80022a8 <main+0x254>
	  }
	  case 750:{
	  		  state_no_RCOOH();
 8002280:	f000 f8e8 	bl	8002454 <state_no_RCOOH>
	  		  ReadSave();
 8002284:	f000 f88c 	bl	80023a0 <ReadSave>
	  		  break;
 8002288:	e00e      	b.n	80022a8 <main+0x254>
	  	  }
	  case 1050:{
  		  state_no_RCOOH();
 800228a:	f000 f8e3 	bl	8002454 <state_no_RCOOH>
  		  ReadSave();
 800228e:	f000 f887 	bl	80023a0 <ReadSave>
  		  break;
 8002292:	e009      	b.n	80022a8 <main+0x254>
	  }
	  case 1350:{
  		  state_no_RCOOH();
 8002294:	f000 f8de 	bl	8002454 <state_no_RCOOH>
  		  ReadSave();
 8002298:	f000 f882 	bl	80023a0 <ReadSave>
  		  break;
 800229c:	e004      	b.n	80022a8 <main+0x254>
	  }
	  case 1650:{
  		  state_no_RCOOH();
 800229e:	f000 f8d9 	bl	8002454 <state_no_RCOOH>
  		  ReadSave();
 80022a2:	f000 f87d 	bl	80023a0 <ReadSave>
  		  break;
 80022a6:	bf00      	nop
  {
 80022a8:	e77f      	b.n	80021aa <main+0x156>
 80022aa:	bf00      	nop
 80022ac:	48000400 	.word	0x48000400
 80022b0:	0800b6e4 	.word	0x0800b6e4
 80022b4:	2000140c 	.word	0x2000140c
 80022b8:	20001384 	.word	0x20001384
 80022bc:	20000054 	.word	0x20000054
 80022c0:	0800b6f4 	.word	0x0800b6f4
 80022c4:	0800b704 	.word	0x0800b704
 80022c8:	0800b710 	.word	0x0800b710
 80022cc:	0800b72c 	.word	0x0800b72c
 80022d0:	0800b744 	.word	0x0800b744
 80022d4:	0800b748 	.word	0x0800b748
 80022d8:	0800b75c 	.word	0x0800b75c
 80022dc:	0800b770 	.word	0x0800b770
 80022e0:	20000370 	.word	0x20000370
 80022e4:	20000344 	.word	0x20000344

080022e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b096      	sub	sp, #88	@ 0x58
 80022ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	2244      	movs	r2, #68	@ 0x44
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f007 f8e6 	bl	80094c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022fc:	463b      	mov	r3, r7
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	60da      	str	r2, [r3, #12]
 8002308:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800230a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800230e:	f003 fb79 	bl	8005a04 <HAL_PWREx_ControlVoltageScaling>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002318:	f000 f9a8 	bl	800266c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800231c:	2310      	movs	r3, #16
 800231e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002320:	2301      	movs	r3, #1
 8002322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8002328:	23a0      	movs	r3, #160	@ 0xa0
 800232a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800232c:	2300      	movs	r3, #0
 800232e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	4618      	mov	r0, r3
 8002336:	f003 fbbb 	bl	8005ab0 <HAL_RCC_OscConfig>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002340:	f000 f994 	bl	800266c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002344:	230f      	movs	r3, #15
 8002346:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002348:	2300      	movs	r3, #0
 800234a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800234c:	2300      	movs	r3, #0
 800234e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002350:	2300      	movs	r3, #0
 8002352:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002354:	2300      	movs	r3, #0
 8002356:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002358:	463b      	mov	r3, r7
 800235a:	2101      	movs	r1, #1
 800235c:	4618      	mov	r0, r3
 800235e:	f003 ffbb 	bl	80062d8 <HAL_RCC_ClockConfig>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002368:	f000 f980 	bl	800266c <Error_Handler>
  }
}
 800236c:	bf00      	nop
 800236e:	3758      	adds	r7, #88	@ 0x58
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
    Ausgabe_RxCpltCallback(huart);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7fe ffb1 	bl	80012e4 <Ausgabe_RxCpltCallback>
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
    Ausgabe_TxCpltCallback(huart);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f7ff f82c 	bl	80013f0 <Ausgabe_TxCpltCallback>
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <ReadSave>:
static void ReadSave(void){
 80023a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023a2:	b087      	sub	sp, #28
 80023a4:	af06      	add	r7, sp, #24
	read_sensors(&t1,  &t2, &t3, &h1, &h2, &h3, &adc12, &d1, &d2, &d3);
 80023a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002424 <ReadSave+0x84>)
 80023a8:	9305      	str	r3, [sp, #20]
 80023aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002428 <ReadSave+0x88>)
 80023ac:	9304      	str	r3, [sp, #16]
 80023ae:	4b1f      	ldr	r3, [pc, #124]	@ (800242c <ReadSave+0x8c>)
 80023b0:	9303      	str	r3, [sp, #12]
 80023b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002430 <ReadSave+0x90>)
 80023b4:	9302      	str	r3, [sp, #8]
 80023b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002434 <ReadSave+0x94>)
 80023b8:	9301      	str	r3, [sp, #4]
 80023ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002438 <ReadSave+0x98>)
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	4b1f      	ldr	r3, [pc, #124]	@ (800243c <ReadSave+0x9c>)
 80023c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002440 <ReadSave+0xa0>)
 80023c2:	4920      	ldr	r1, [pc, #128]	@ (8002444 <ReadSave+0xa4>)
 80023c4:	4820      	ldr	r0, [pc, #128]	@ (8002448 <ReadSave+0xa8>)
 80023c6:	f000 fc25 	bl	8002c14 <read_sensors>
	ts32 = HAL_GetTick();
 80023ca:	f001 f88b 	bl	80034e4 <HAL_GetTick>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4a1e      	ldr	r2, [pc, #120]	@ (800244c <ReadSave+0xac>)
 80023d2:	6013      	str	r3, [r2, #0]
	(void)save_push_from_main_ts(t1, t2, t3, h1, h2, h3, adc12, st, 0, ts32);
 80023d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002448 <ReadSave+0xa8>)
 80023d6:	781d      	ldrb	r5, [r3, #0]
 80023d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <ReadSave+0xa4>)
 80023da:	781e      	ldrb	r6, [r3, #0]
 80023dc:	4b18      	ldr	r3, [pc, #96]	@ (8002440 <ReadSave+0xa0>)
 80023de:	f893 c000 	ldrb.w	ip, [r3]
 80023e2:	4b16      	ldr	r3, [pc, #88]	@ (800243c <ReadSave+0x9c>)
 80023e4:	f893 e000 	ldrb.w	lr, [r3]
 80023e8:	4b13      	ldr	r3, [pc, #76]	@ (8002438 <ReadSave+0x98>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	4a11      	ldr	r2, [pc, #68]	@ (8002434 <ReadSave+0x94>)
 80023ee:	7812      	ldrb	r2, [r2, #0]
 80023f0:	490f      	ldr	r1, [pc, #60]	@ (8002430 <ReadSave+0x90>)
 80023f2:	8809      	ldrh	r1, [r1, #0]
 80023f4:	4816      	ldr	r0, [pc, #88]	@ (8002450 <ReadSave+0xb0>)
 80023f6:	7800      	ldrb	r0, [r0, #0]
 80023f8:	4c14      	ldr	r4, [pc, #80]	@ (800244c <ReadSave+0xac>)
 80023fa:	6824      	ldr	r4, [r4, #0]
 80023fc:	9405      	str	r4, [sp, #20]
 80023fe:	2400      	movs	r4, #0
 8002400:	9404      	str	r4, [sp, #16]
 8002402:	9003      	str	r0, [sp, #12]
 8002404:	9102      	str	r1, [sp, #8]
 8002406:	9201      	str	r2, [sp, #4]
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	4673      	mov	r3, lr
 800240c:	4662      	mov	r2, ip
 800240e:	4631      	mov	r1, r6
 8002410:	4628      	mov	r0, r5
 8002412:	f000 fb2d 	bl	8002a70 <save_push_from_main_ts>
	DebugUART();
 8002416:	f000 f869 	bl	80024ec <DebugUART>
}
 800241a:	bf00      	nop
 800241c:	3704      	adds	r7, #4
 800241e:	46bd      	mov	sp, r7
 8002420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002422:	bf00      	nop
 8002424:	2000036e 	.word	0x2000036e
 8002428:	2000036d 	.word	0x2000036d
 800242c:	2000036c 	.word	0x2000036c
 8002430:	20000366 	.word	0x20000366
 8002434:	20000365 	.word	0x20000365
 8002438:	20000364 	.word	0x20000364
 800243c:	20000363 	.word	0x20000363
 8002440:	2000035e 	.word	0x2000035e
 8002444:	2000035d 	.word	0x2000035d
 8002448:	2000035c 	.word	0x2000035c
 800244c:	20000368 	.word	0x20000368
 8002450:	2000035f 	.word	0x2000035f

08002454 <state_no_RCOOH>:
static void state_no_RCOOH(void){
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0

	      st &= ~(1u << 0);
 8002458:	4b10      	ldr	r3, [pc, #64]	@ (800249c <state_no_RCOOH+0x48>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	f023 0301 	bic.w	r3, r3, #1
 8002460:	b2da      	uxtb	r2, r3
 8002462:	4b0e      	ldr	r3, [pc, #56]	@ (800249c <state_no_RCOOH+0x48>)
 8002464:	701a      	strb	r2, [r3, #0]
	      st &= ~(1u << 1);
 8002466:	4b0d      	ldr	r3, [pc, #52]	@ (800249c <state_no_RCOOH+0x48>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	f023 0302 	bic.w	r3, r3, #2
 800246e:	b2da      	uxtb	r2, r3
 8002470:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <state_no_RCOOH+0x48>)
 8002472:	701a      	strb	r2, [r3, #0]
	      st &= ~(1u << 2);
 8002474:	4b09      	ldr	r3, [pc, #36]	@ (800249c <state_no_RCOOH+0x48>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	f023 0304 	bic.w	r3, r3, #4
 800247c:	b2da      	uxtb	r2, r3
 800247e:	4b07      	ldr	r3, [pc, #28]	@ (800249c <state_no_RCOOH+0x48>)
 8002480:	701a      	strb	r2, [r3, #0]
	      st |= (1u << 3);
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <state_no_RCOOH+0x48>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	f043 0308 	orr.w	r3, r3, #8
 800248a:	b2da      	uxtb	r2, r3
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <state_no_RCOOH+0x48>)
 800248e:	701a      	strb	r2, [r3, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	2000035f 	.word	0x2000035f

080024a0 <state_with_RCOOH>:
static void state_with_RCOOH(void){
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

	    	    	  st &= ~(1u << 0);
 80024a4:	4b10      	ldr	r3, [pc, #64]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	f023 0301 	bic.w	r3, r3, #1
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024b0:	701a      	strb	r2, [r3, #0]
	    	    	  st &= ~(1u << 1);
 80024b2:	4b0d      	ldr	r3, [pc, #52]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	f023 0302 	bic.w	r3, r3, #2
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	4b0a      	ldr	r3, [pc, #40]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024be:	701a      	strb	r2, [r3, #0]
	    	    	  st |= (1u << 2);
 80024c0:	4b09      	ldr	r3, [pc, #36]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	f043 0304 	orr.w	r3, r3, #4
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	4b07      	ldr	r3, [pc, #28]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024cc:	701a      	strb	r2, [r3, #0]
	    	    	  st &= ~(1u << 3);
 80024ce:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	f023 0308 	bic.w	r3, r3, #8
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	4b03      	ldr	r3, [pc, #12]	@ (80024e8 <state_with_RCOOH+0x48>)
 80024da:	701a      	strb	r2, [r3, #0]
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	2000035f 	.word	0x2000035f

080024ec <DebugUART>:
static void DebugUART(void){
 80024ec:	b590      	push	{r4, r7, lr}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af04      	add	r7, sp, #16
	printf("time=%u\t",ts32);
 80024f2:	4b41      	ldr	r3, [pc, #260]	@ (80025f8 <DebugUART+0x10c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4619      	mov	r1, r3
 80024f8:	4840      	ldr	r0, [pc, #256]	@ (80025fc <DebugUART+0x110>)
 80024fa:	f006 fdab 	bl	8009054 <iprintf>
	    		            if (d1 == DHT11_OK)
 80024fe:	4b40      	ldr	r3, [pc, #256]	@ (8002600 <DebugUART+0x114>)
 8002500:	f993 3000 	ldrsb.w	r3, [r3]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d115      	bne.n	8002534 <DebugUART+0x48>
	    		                printf("S1: %.1fC (%d) %u%% (%d)\t", temp1, t1, hum1, h1);
 8002508:	4b3e      	ldr	r3, [pc, #248]	@ (8002604 <DebugUART+0x118>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4618      	mov	r0, r3
 800250e:	f7fe f81b 	bl	8000548 <__aeabi_f2d>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	493c      	ldr	r1, [pc, #240]	@ (8002608 <DebugUART+0x11c>)
 8002518:	7809      	ldrb	r1, [r1, #0]
 800251a:	4608      	mov	r0, r1
 800251c:	493b      	ldr	r1, [pc, #236]	@ (800260c <DebugUART+0x120>)
 800251e:	7809      	ldrb	r1, [r1, #0]
 8002520:	460c      	mov	r4, r1
 8002522:	493b      	ldr	r1, [pc, #236]	@ (8002610 <DebugUART+0x124>)
 8002524:	7809      	ldrb	r1, [r1, #0]
 8002526:	9102      	str	r1, [sp, #8]
 8002528:	9401      	str	r4, [sp, #4]
 800252a:	9000      	str	r0, [sp, #0]
 800252c:	4839      	ldr	r0, [pc, #228]	@ (8002614 <DebugUART+0x128>)
 800252e:	f006 fd91 	bl	8009054 <iprintf>
 8002532:	e002      	b.n	800253a <DebugUART+0x4e>
	    		            else
	    		                printf("S1 Fehler\t");
 8002534:	4838      	ldr	r0, [pc, #224]	@ (8002618 <DebugUART+0x12c>)
 8002536:	f006 fd8d 	bl	8009054 <iprintf>

	    		            if (d2 == DHT11_OK)
 800253a:	4b38      	ldr	r3, [pc, #224]	@ (800261c <DebugUART+0x130>)
 800253c:	f993 3000 	ldrsb.w	r3, [r3]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d115      	bne.n	8002570 <DebugUART+0x84>
	    		                  printf("S2: %.1fC (%d) %u%% (%d)\t", temp2, t2, hum2, h2);
 8002544:	4b36      	ldr	r3, [pc, #216]	@ (8002620 <DebugUART+0x134>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7fd fffd 	bl	8000548 <__aeabi_f2d>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	4934      	ldr	r1, [pc, #208]	@ (8002624 <DebugUART+0x138>)
 8002554:	7809      	ldrb	r1, [r1, #0]
 8002556:	4608      	mov	r0, r1
 8002558:	4933      	ldr	r1, [pc, #204]	@ (8002628 <DebugUART+0x13c>)
 800255a:	7809      	ldrb	r1, [r1, #0]
 800255c:	460c      	mov	r4, r1
 800255e:	4933      	ldr	r1, [pc, #204]	@ (800262c <DebugUART+0x140>)
 8002560:	7809      	ldrb	r1, [r1, #0]
 8002562:	9102      	str	r1, [sp, #8]
 8002564:	9401      	str	r4, [sp, #4]
 8002566:	9000      	str	r0, [sp, #0]
 8002568:	4831      	ldr	r0, [pc, #196]	@ (8002630 <DebugUART+0x144>)
 800256a:	f006 fd73 	bl	8009054 <iprintf>
 800256e:	e002      	b.n	8002576 <DebugUART+0x8a>
	    		              else
	    		                  printf("S2 Fehler\t");
 8002570:	4830      	ldr	r0, [pc, #192]	@ (8002634 <DebugUART+0x148>)
 8002572:	f006 fd6f 	bl	8009054 <iprintf>

	    		            if (d3 == DHT11_OK)
 8002576:	4b30      	ldr	r3, [pc, #192]	@ (8002638 <DebugUART+0x14c>)
 8002578:	f993 3000 	ldrsb.w	r3, [r3]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d115      	bne.n	80025ac <DebugUART+0xc0>
	    		                  printf("S3: %.1fC (%d) %u%% (%d)\t", temp3, t3, hum3, h3);
 8002580:	4b2e      	ldr	r3, [pc, #184]	@ (800263c <DebugUART+0x150>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ffdf 	bl	8000548 <__aeabi_f2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	492c      	ldr	r1, [pc, #176]	@ (8002640 <DebugUART+0x154>)
 8002590:	7809      	ldrb	r1, [r1, #0]
 8002592:	4608      	mov	r0, r1
 8002594:	492b      	ldr	r1, [pc, #172]	@ (8002644 <DebugUART+0x158>)
 8002596:	7809      	ldrb	r1, [r1, #0]
 8002598:	460c      	mov	r4, r1
 800259a:	492b      	ldr	r1, [pc, #172]	@ (8002648 <DebugUART+0x15c>)
 800259c:	7809      	ldrb	r1, [r1, #0]
 800259e:	9102      	str	r1, [sp, #8]
 80025a0:	9401      	str	r4, [sp, #4]
 80025a2:	9000      	str	r0, [sp, #0]
 80025a4:	4829      	ldr	r0, [pc, #164]	@ (800264c <DebugUART+0x160>)
 80025a6:	f006 fd55 	bl	8009054 <iprintf>
 80025aa:	e002      	b.n	80025b2 <DebugUART+0xc6>
	    		              else
	    		                  printf("S3 Fehler\t");
 80025ac:	4828      	ldr	r0, [pc, #160]	@ (8002650 <DebugUART+0x164>)
 80025ae:	f006 fd51 	bl	8009054 <iprintf>

	    		            if (s_adc == HAL_OK)
 80025b2:	4b28      	ldr	r3, [pc, #160]	@ (8002654 <DebugUART+0x168>)
 80025b4:	f993 3000 	ldrsb.w	r3, [r3]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d109      	bne.n	80025d0 <DebugUART+0xe4>
	    		                printf("ADC: %u (0x%03X)\t", adc12, adc12);
 80025bc:	4b26      	ldr	r3, [pc, #152]	@ (8002658 <DebugUART+0x16c>)
 80025be:	881b      	ldrh	r3, [r3, #0]
 80025c0:	4619      	mov	r1, r3
 80025c2:	4b25      	ldr	r3, [pc, #148]	@ (8002658 <DebugUART+0x16c>)
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	4824      	ldr	r0, [pc, #144]	@ (800265c <DebugUART+0x170>)
 80025ca:	f006 fd43 	bl	8009054 <iprintf>
 80025ce:	e002      	b.n	80025d6 <DebugUART+0xea>
	    		            else
	    		                printf("ADC Fehler\t");
 80025d0:	4823      	ldr	r0, [pc, #140]	@ (8002660 <DebugUART+0x174>)
 80025d2:	f006 fd3f 	bl	8009054 <iprintf>

	    		            printf("Status: 0x%X\n", st);
 80025d6:	4b23      	ldr	r3, [pc, #140]	@ (8002664 <DebugUART+0x178>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	4619      	mov	r1, r3
 80025dc:	4822      	ldr	r0, [pc, #136]	@ (8002668 <DebugUART+0x17c>)
 80025de:	f006 fd39 	bl	8009054 <iprintf>
	    		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2120      	movs	r1, #32
 80025e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025ea:	f003 f9e5 	bl	80059b8 <HAL_GPIO_WritePin>
}
 80025ee:	bf00      	nop
 80025f0:	3704      	adds	r7, #4
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd90      	pop	{r4, r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000368 	.word	0x20000368
 80025fc:	0800b784 	.word	0x0800b784
 8002600:	2000036c 	.word	0x2000036c
 8002604:	20000350 	.word	0x20000350
 8002608:	2000035c 	.word	0x2000035c
 800260c:	20000360 	.word	0x20000360
 8002610:	20000363 	.word	0x20000363
 8002614:	0800b790 	.word	0x0800b790
 8002618:	0800b7ac 	.word	0x0800b7ac
 800261c:	2000036d 	.word	0x2000036d
 8002620:	20000354 	.word	0x20000354
 8002624:	2000035d 	.word	0x2000035d
 8002628:	20000361 	.word	0x20000361
 800262c:	20000364 	.word	0x20000364
 8002630:	0800b7b8 	.word	0x0800b7b8
 8002634:	0800b7d4 	.word	0x0800b7d4
 8002638:	2000036e 	.word	0x2000036e
 800263c:	20000358 	.word	0x20000358
 8002640:	2000035e 	.word	0x2000035e
 8002644:	20000362 	.word	0x20000362
 8002648:	20000365 	.word	0x20000365
 800264c:	0800b7e0 	.word	0x0800b7e0
 8002650:	0800b7fc 	.word	0x0800b7fc
 8002654:	2000036f 	.word	0x2000036f
 8002658:	20000366 	.word	0x20000366
 800265c:	0800b808 	.word	0x0800b808
 8002660:	0800b81c 	.word	0x0800b81c
 8002664:	2000035f 	.word	0x2000035f
 8002668:	0800b828 	.word	0x0800b828

0800266c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002670:	b672      	cpsid	i
}
 8002672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002674:	bf00      	nop
 8002676:	e7fd      	b.n	8002674 <Error_Handler+0x8>

08002678 <__io_putchar>:
#include "usart.h"
#include "stm32l4xx_hal.h"
#include <stdint.h>

int __io_putchar(int ch)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
    uint8_t c = (uint8_t)ch;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	b2db      	uxtb	r3, r3
 8002684:	73fb      	strb	r3, [r7, #15]
    // CRLF korrekt als \r\n ausgeben
    if (c == '\n') {
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	2b0a      	cmp	r3, #10
 800268a:	d109      	bne.n	80026a0 <__io_putchar+0x28>
        uint8_t cr = '\r';
 800268c:	230d      	movs	r3, #13
 800268e:	73bb      	strb	r3, [r7, #14]
 //       HAL_UART_Transmit(&huart1, &cr, 1, HAL_MAX_DELAY); // erst \r
        HAL_UART_Transmit(&huart2, &cr, 1, HAL_MAX_DELAY); // erst \r
 8002690:	f107 010e 	add.w	r1, r7, #14
 8002694:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002698:	2201      	movs	r2, #1
 800269a:	4808      	ldr	r0, [pc, #32]	@ (80026bc <__io_putchar+0x44>)
 800269c:	f004 fb76 	bl	8006d8c <HAL_UART_Transmit>
    }
  //  HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);       // dann Zeichen
    HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);       // dann Zeichen
 80026a0:	f107 010f 	add.w	r1, r7, #15
 80026a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026a8:	2201      	movs	r2, #1
 80026aa:	4804      	ldr	r0, [pc, #16]	@ (80026bc <__io_putchar+0x44>)
 80026ac:	f004 fb6e 	bl	8006d8c <HAL_UART_Transmit>
    return ch;
 80026b0:	687b      	ldr	r3, [r7, #4]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	2000140c 	.word	0x2000140c

080026c0 <page_index_to_addr>:
static uint32_t	  page_counter = 0;

extern ADC_HandleTypeDef hadc1;

/* ===== Flash-Helfer ===== */
static inline uint32_t page_index_to_addr(uint32_t i) {
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
    return DATA_FLASH_START_ADDR + i * FLASH_PAGE_SIZE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80026ce:	3340      	adds	r3, #64	@ 0x40
 80026d0:	02db      	lsls	r3, r3, #11
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <page_is_erased>:

static int page_is_erased(uint32_t addr) {
 80026de:	b480      	push	{r7}
 80026e0:	b085      	sub	sp, #20
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
    const uint64_t *p = (const uint64_t*)addr;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < FLASH_PAGE_SIZE / 8; i++) {
 80026ea:	2300      	movs	r3, #0
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	e010      	b.n	8002712 <page_is_erased+0x34>
        if (p[i] != 0xFFFFFFFFFFFFFFFFULL) return 0;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	4413      	add	r3, r2
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002700:	bf08      	it	eq
 8002702:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8002706:	d001      	beq.n	800270c <page_is_erased+0x2e>
 8002708:	2300      	movs	r3, #0
 800270a:	e006      	b.n	800271a <page_is_erased+0x3c>
    for (uint32_t i = 0; i < FLASH_PAGE_SIZE / 8; i++) {
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	3301      	adds	r3, #1
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2bff      	cmp	r3, #255	@ 0xff
 8002716:	d9eb      	bls.n	80026f0 <page_is_erased+0x12>
    }
    return 1;
 8002718:	2301      	movs	r3, #1
}
 800271a:	4618      	mov	r0, r3
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <erase_page>:

static HAL_StatusTypeDef erase_page(uint32_t page_idx) {
 8002726:	b580      	push	{r7, lr}
 8002728:	b088      	sub	sp, #32
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 800272e:	f002 fdb7 	bl	80052a0 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef erase;
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8002732:	2300      	movs	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
    erase.Page = (DATA_FLASH_START_ADDR - FLASH_BASE) / FLASH_PAGE_SIZE + page_idx;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	3340      	adds	r3, #64	@ 0x40
 800273a:	617b      	str	r3, [r7, #20]
    erase.NbPages = 1;
 800273c:	2301      	movs	r3, #1
 800273e:	61bb      	str	r3, [r7, #24]
    uint32_t error = 0;
 8002740:	2300      	movs	r3, #0
 8002742:	60bb      	str	r3, [r7, #8]
    HAL_StatusTypeDef st = HAL_FLASHEx_Erase(&erase, &error);
 8002744:	f107 0208 	add.w	r2, r7, #8
 8002748:	f107 030c 	add.w	r3, r7, #12
 800274c:	4611      	mov	r1, r2
 800274e:	4618      	mov	r0, r3
 8002750:	f002 fe8a 	bl	8005468 <HAL_FLASHEx_Erase>
 8002754:	4603      	mov	r3, r0
 8002756:	77fb      	strb	r3, [r7, #31]
    HAL_FLASH_Lock();
 8002758:	f002 fdc4 	bl	80052e4 <HAL_FLASH_Lock>
    return st;
 800275c:	7ffb      	ldrb	r3, [r7, #31]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3720      	adds	r7, #32
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <program_doubleword>:

static HAL_StatusTypeDef program_doubleword(uint32_t addr, uint64_t data) {
 8002766:	b580      	push	{r7, lr}
 8002768:	b086      	sub	sp, #24
 800276a:	af00      	add	r7, sp, #0
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	e9c7 2300 	strd	r2, r3, [r7]
    HAL_StatusTypeDef st;
    HAL_FLASH_Unlock();
 8002772:	f002 fd95 	bl	80052a0 <HAL_FLASH_Unlock>
    st = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data);
 8002776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800277a:	68f9      	ldr	r1, [r7, #12]
 800277c:	2000      	movs	r0, #0
 800277e:	f002 fd23 	bl	80051c8 <HAL_FLASH_Program>
 8002782:	4603      	mov	r3, r0
 8002784:	75fb      	strb	r3, [r7, #23]
    HAL_FLASH_Lock();
 8002786:	f002 fdad 	bl	80052e4 <HAL_FLASH_Lock>
    return st;
 800278a:	7dfb      	ldrb	r3, [r7, #23]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <generate_session_flag>:

/* ===== Session-Flag aus ADC-Rauschen erzeugen ===== */
static uint16_t generate_session_flag(void) {
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
    uint16_t v = 0;
 800279a:	2300      	movs	r3, #0
 800279c:	80fb      	strh	r3, [r7, #6]
    if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 800279e:	481c      	ldr	r0, [pc, #112]	@ (8002810 <generate_session_flag+0x7c>)
 80027a0:	f001 fa48 	bl	8003c34 <HAL_ADC_Start>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d111      	bne.n	80027ce <generate_session_flag+0x3a>
        if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 80027aa:	210a      	movs	r1, #10
 80027ac:	4818      	ldr	r0, [pc, #96]	@ (8002810 <generate_session_flag+0x7c>)
 80027ae:	f001 fad7 	bl	8003d60 <HAL_ADC_PollForConversion>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d107      	bne.n	80027c8 <generate_session_flag+0x34>
            v ^= (uint16_t)HAL_ADC_GetValue(&hadc1);
 80027b8:	4815      	ldr	r0, [pc, #84]	@ (8002810 <generate_session_flag+0x7c>)
 80027ba:	f001 fb60 	bl	8003e7e <HAL_ADC_GetValue>
 80027be:	4603      	mov	r3, r0
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	4053      	eors	r3, r2
 80027c6:	80fb      	strh	r3, [r7, #6]
        HAL_ADC_Stop(&hadc1);
 80027c8:	4811      	ldr	r0, [pc, #68]	@ (8002810 <generate_session_flag+0x7c>)
 80027ca:	f001 fa96 	bl	8003cfa <HAL_ADC_Stop>
    }
    v ^= (uint16_t)HAL_GetTick();
 80027ce:	f000 fe89 	bl	80034e4 <HAL_GetTick>
 80027d2:	4603      	mov	r3, r0
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	88fb      	ldrh	r3, [r7, #6]
 80027d8:	4053      	eors	r3, r2
 80027da:	80fb      	strh	r3, [r7, #6]
    v ^= (uint16_t)(READ_REG(*((uint32_t*)UID_BASE)));
 80027dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002814 <generate_session_flag+0x80>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	88fb      	ldrh	r3, [r7, #6]
 80027e4:	4053      	eors	r3, r2
 80027e6:	80fb      	strh	r3, [r7, #6]
    if (v == 0 || v == 0xFFFF) v ^= 0xBEEF;
 80027e8:	88fb      	ldrh	r3, [r7, #6]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d004      	beq.n	80027f8 <generate_session_flag+0x64>
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d106      	bne.n	8002806 <generate_session_flag+0x72>
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	f483 4382 	eor.w	r3, r3, #16640	@ 0x4100
 80027fe:	f083 0310 	eor.w	r3, r3, #16
 8002802:	43db      	mvns	r3, r3
 8002804:	80fb      	strh	r3, [r7, #6]
    return v;
 8002806:	88fb      	ldrh	r3, [r7, #6]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	2000022c 	.word	0x2000022c
 8002814:	1fff7590 	.word	0x1fff7590

08002818 <find_start_page>:

/* ===== Freie Start-Page finden ===== */
static uint32_t find_start_page(void) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DATA_FLASH_NUM_PAGES; i++) {
 800281e:	2300      	movs	r3, #0
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	e00e      	b.n	8002842 <find_start_page+0x2a>
        if (page_is_erased(page_index_to_addr(i))) return i;
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ff4b 	bl	80026c0 <page_index_to_addr>
 800282a:	4603      	mov	r3, r0
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ff56 	bl	80026de <page_is_erased>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <find_start_page+0x24>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	e006      	b.n	800284a <find_start_page+0x32>
    for (uint32_t i = 0; i < DATA_FLASH_NUM_PAGES; i++) {
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	3301      	adds	r3, #1
 8002840:	607b      	str	r3, [r7, #4]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b3f      	cmp	r3, #63	@ 0x3f
 8002846:	d9ed      	bls.n	8002824 <find_start_page+0xc>
    }
    return 0; // alles voll -> alte Messung berschreiben
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <flush_page>:

/* ===== Eine Page schreiben ===== */
static HAL_StatusTypeDef flush_page(void) {
 8002854:	b5b0      	push	{r4, r5, r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af00      	add	r7, sp, #0
    if (storage_full) return HAL_BUSY;
 800285a:	4b4e      	ldr	r3, [pc, #312]	@ (8002994 <flush_page+0x140>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <flush_page+0x12>
 8002862:	2302      	movs	r3, #2
 8002864:	e091      	b.n	800298a <flush_page+0x136>

    uint32_t addr = page_index_to_addr(current_page);
 8002866:	4b4c      	ldr	r3, [pc, #304]	@ (8002998 <flush_page+0x144>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff ff28 	bl	80026c0 <page_index_to_addr>
 8002870:	6178      	str	r0, [r7, #20]
    static uint64_t pagebuf[FLASH_PAGE_SIZE / 8];
    for (uint32_t i = 0; i < FLASH_PAGE_SIZE / 8; i++) pagebuf[i] = 0xFFFFFFFFFFFFFFFFULL;
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
 8002876:	e00c      	b.n	8002892 <flush_page+0x3e>
 8002878:	4a48      	ldr	r2, [pc, #288]	@ (800299c <flush_page+0x148>)
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	18d1      	adds	r1, r2, r3
 8002880:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002884:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002888:	e9c1 2300 	strd	r2, r3, [r1]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	3301      	adds	r3, #1
 8002890:	61fb      	str	r3, [r7, #28]
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	2bff      	cmp	r3, #255	@ 0xff
 8002896:	d9ef      	bls.n	8002878 <flush_page+0x24>

    PageHeader hdr = { .magic = PAGE_MAGIC, .session_flag = session_flag, .reserved = 0xFFFFFFFF };
 8002898:	f24a 535a 	movw	r3, #42330	@ 0xa55a
 800289c:	80bb      	strh	r3, [r7, #4]
 800289e:	4b40      	ldr	r3, [pc, #256]	@ (80029a0 <flush_page+0x14c>)
 80028a0:	881b      	ldrh	r3, [r3, #0]
 80028a2:	80fb      	strh	r3, [r7, #6]
 80028a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028a8:	60bb      	str	r3, [r7, #8]
    memcpy((uint8_t*)pagebuf, &hdr, sizeof(hdr));
 80028aa:	687c      	ldr	r4, [r7, #4]
 80028ac:	68bd      	ldr	r5, [r7, #8]
 80028ae:	4622      	mov	r2, r4
 80028b0:	462b      	mov	r3, r5
 80028b2:	493a      	ldr	r1, [pc, #232]	@ (800299c <flush_page+0x148>)
 80028b4:	e9c1 2300 	strd	r2, r3, [r1]
    if (buffer_index > 0)
 80028b8:	4b3a      	ldr	r3, [pc, #232]	@ (80029a4 <flush_page+0x150>)
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00b      	beq.n	80028d8 <flush_page+0x84>
        memcpy((uint8_t*)pagebuf + PAGE_HEADER_SIZE, buffer, buffer_index * sizeof(DataRecord));
 80028c0:	4839      	ldr	r0, [pc, #228]	@ (80029a8 <flush_page+0x154>)
 80028c2:	4b38      	ldr	r3, [pc, #224]	@ (80029a4 <flush_page+0x150>)
 80028c4:	881b      	ldrh	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	4613      	mov	r3, r2
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4413      	add	r3, r2
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	461a      	mov	r2, r3
 80028d2:	4936      	ldr	r1, [pc, #216]	@ (80029ac <flush_page+0x158>)
 80028d4:	f006 fe93 	bl	80095fe <memcpy>

    HAL_StatusTypeDef st = erase_page(current_page);
 80028d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002998 <flush_page+0x144>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ff22 	bl	8002726 <erase_page>
 80028e2:	4603      	mov	r3, r0
 80028e4:	74fb      	strb	r3, [r7, #19]
    if (st != HAL_OK) return st;
 80028e6:	7cfb      	ldrb	r3, [r7, #19]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <flush_page+0x9c>
 80028ec:	7cfb      	ldrb	r3, [r7, #19]
 80028ee:	e04c      	b.n	800298a <flush_page+0x136>

    for (uint32_t off = 0; off < FLASH_PAGE_SIZE; off += 8) {
 80028f0:	2300      	movs	r3, #0
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	e016      	b.n	8002924 <flush_page+0xd0>
        st = program_doubleword(addr + off, pagebuf[off / 8]);
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	18d1      	adds	r1, r2, r3
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	08db      	lsrs	r3, r3, #3
 8002900:	4a26      	ldr	r2, [pc, #152]	@ (800299c <flush_page+0x148>)
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4413      	add	r3, r2
 8002906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290a:	4608      	mov	r0, r1
 800290c:	f7ff ff2b 	bl	8002766 <program_doubleword>
 8002910:	4603      	mov	r3, r0
 8002912:	74fb      	strb	r3, [r7, #19]
        if (st != HAL_OK) return st;
 8002914:	7cfb      	ldrb	r3, [r7, #19]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <flush_page+0xca>
 800291a:	7cfb      	ldrb	r3, [r7, #19]
 800291c:	e035      	b.n	800298a <flush_page+0x136>
    for (uint32_t off = 0; off < FLASH_PAGE_SIZE; off += 8) {
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	3308      	adds	r3, #8
 8002922:	61bb      	str	r3, [r7, #24]
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800292a:	d3e4      	bcc.n	80028f6 <flush_page+0xa2>
    }


    buffer_index = 0;
 800292c:	4b1d      	ldr	r3, [pc, #116]	@ (80029a4 <flush_page+0x150>)
 800292e:	2200      	movs	r2, #0
 8002930:	801a      	strh	r2, [r3, #0]

    /* Debug: Page-Zhler und Status ausgeben */
    page_counter++;
 8002932:	4b1f      	ldr	r3, [pc, #124]	@ (80029b0 <flush_page+0x15c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	3301      	adds	r3, #1
 8002938:	4a1d      	ldr	r2, [pc, #116]	@ (80029b0 <flush_page+0x15c>)
 800293a:	6013      	str	r3, [r2, #0]
    printf("[SAVE] Page %lu geschrieben (Index %lu, %lu kB genutzt)\r\n",
 800293c:	4b1c      	ldr	r3, [pc, #112]	@ (80029b0 <flush_page+0x15c>)
 800293e:	6819      	ldr	r1, [r3, #0]
 8002940:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <flush_page+0x144>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <flush_page+0x15c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	481a      	ldr	r0, [pc, #104]	@ (80029b4 <flush_page+0x160>)
 800294c:	f006 fb82 	bl	8009054 <iprintf>
           (unsigned long)page_counter,
           (unsigned long)current_page,
           (unsigned long)(page_counter * 2));

    if (page_counter >= DATA_FLASH_NUM_PAGES) {
 8002950:	4b17      	ldr	r3, [pc, #92]	@ (80029b0 <flush_page+0x15c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b3f      	cmp	r3, #63	@ 0x3f
 8002956:	d902      	bls.n	800295e <flush_page+0x10a>
        printf("[SAVE] *** Speicher voll: 128 kB erreicht! ***\r\n");
 8002958:	4817      	ldr	r0, [pc, #92]	@ (80029b8 <flush_page+0x164>)
 800295a:	f006 fbeb 	bl	8009134 <puts>
    }

    /* Nchste Page vorbereiten */
    uint32_t next = (current_page + 1) % DATA_FLASH_NUM_PAGES;
 800295e:	4b0e      	ldr	r3, [pc, #56]	@ (8002998 <flush_page+0x144>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3301      	adds	r3, #1
 8002964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002968:	60fb      	str	r3, [r7, #12]
    if (next == start_page) {
 800296a:	4b14      	ldr	r3, [pc, #80]	@ (80029bc <flush_page+0x168>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	429a      	cmp	r2, r3
 8002972:	d106      	bne.n	8002982 <flush_page+0x12e>
        storage_full = 1;  // Stop-Bedingung
 8002974:	4b07      	ldr	r3, [pc, #28]	@ (8002994 <flush_page+0x140>)
 8002976:	2201      	movs	r2, #1
 8002978:	701a      	strb	r2, [r3, #0]
        printf("[SAVE] *** Speicherung gestoppt: Runde komplett voll ***\r\n");
 800297a:	4811      	ldr	r0, [pc, #68]	@ (80029c0 <flush_page+0x16c>)
 800297c:	f006 fbda 	bl	8009134 <puts>
 8002980:	e002      	b.n	8002988 <flush_page+0x134>
    } else {
        current_page = next;
 8002982:	4a05      	ldr	r2, [pc, #20]	@ (8002998 <flush_page+0x144>)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6013      	str	r3, [r2, #0]
    }
    return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bdb0      	pop	{r4, r5, r7, pc}
 8002992:	bf00      	nop
 8002994:	20000b78 	.word	0x20000b78
 8002998:	20000b74 	.word	0x20000b74
 800299c:	20000b80 	.word	0x20000b80
 80029a0:	20000b6e 	.word	0x20000b6e
 80029a4:	20000b6c 	.word	0x20000b6c
 80029a8:	20000b88 	.word	0x20000b88
 80029ac:	20000374 	.word	0x20000374
 80029b0:	20000b7c 	.word	0x20000b7c
 80029b4:	0800b838 	.word	0x0800b838
 80029b8:	0800b874 	.word	0x0800b874
 80029bc:	20000b70 	.word	0x20000b70
 80029c0:	0800b8a4 	.word	0x0800b8a4

080029c4 <Save_Init>:

/* ===== ffentliche Funktionen ===== */
void Save_Init(void) {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
    storage_full = 0;
 80029c8:	4b0c      	ldr	r3, [pc, #48]	@ (80029fc <Save_Init+0x38>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	701a      	strb	r2, [r3, #0]
    buffer_index = 0;
 80029ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002a00 <Save_Init+0x3c>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	801a      	strh	r2, [r3, #0]
    start_page = find_start_page();
 80029d4:	f7ff ff20 	bl	8002818 <find_start_page>
 80029d8:	4603      	mov	r3, r0
 80029da:	4a0a      	ldr	r2, [pc, #40]	@ (8002a04 <Save_Init+0x40>)
 80029dc:	6013      	str	r3, [r2, #0]
    current_page = start_page;
 80029de:	4b09      	ldr	r3, [pc, #36]	@ (8002a04 <Save_Init+0x40>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a09      	ldr	r2, [pc, #36]	@ (8002a08 <Save_Init+0x44>)
 80029e4:	6013      	str	r3, [r2, #0]
    session_flag = generate_session_flag();
 80029e6:	f7ff fed5 	bl	8002794 <generate_session_flag>
 80029ea:	4603      	mov	r3, r0
 80029ec:	461a      	mov	r2, r3
 80029ee:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <Save_Init+0x48>)
 80029f0:	801a      	strh	r2, [r3, #0]

    /* leere Headerseite schreiben, um Session-Flag zu sichern */
    flush_page();
 80029f2:	f7ff ff2f 	bl	8002854 <flush_page>
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000b78 	.word	0x20000b78
 8002a00:	20000b6c 	.word	0x20000b6c
 8002a04:	20000b70 	.word	0x20000b70
 8002a08:	20000b74 	.word	0x20000b74
 8002a0c:	20000b6e 	.word	0x20000b6e

08002a10 <Save_Append>:

HAL_StatusTypeDef Save_Append(const DataRecord *rec) {
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
    if (storage_full) return HAL_BUSY;
 8002a18:	4b12      	ldr	r3, [pc, #72]	@ (8002a64 <Save_Append+0x54>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <Save_Append+0x14>
 8002a20:	2302      	movs	r3, #2
 8002a22:	e01a      	b.n	8002a5a <Save_Append+0x4a>
    buffer[buffer_index++] = *rec;
 8002a24:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <Save_Append+0x58>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	b291      	uxth	r1, r2
 8002a2c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a68 <Save_Append+0x58>)
 8002a2e:	8011      	strh	r1, [r2, #0]
 8002a30:	4619      	mov	r1, r3
 8002a32:	4a0e      	ldr	r2, [pc, #56]	@ (8002a6c <Save_Append+0x5c>)
 8002a34:	460b      	mov	r3, r1
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	440b      	add	r3, r1
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6810      	ldr	r0, [r2, #0]
 8002a42:	6851      	ldr	r1, [r2, #4]
 8002a44:	6892      	ldr	r2, [r2, #8]
 8002a46:	c307      	stmia	r3!, {r0, r1, r2}
    if (buffer_index >= RECORDS_PER_PAGE) return flush_page();
 8002a48:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <Save_Append+0x58>)
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	2ba9      	cmp	r3, #169	@ 0xa9
 8002a4e:	d903      	bls.n	8002a58 <Save_Append+0x48>
 8002a50:	f7ff ff00 	bl	8002854 <flush_page>
 8002a54:	4603      	mov	r3, r0
 8002a56:	e000      	b.n	8002a5a <Save_Append+0x4a>
    return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000b78 	.word	0x20000b78
 8002a68:	20000b6c 	.word	0x20000b6c
 8002a6c:	20000374 	.word	0x20000374

08002a70 <save_push_from_main_ts>:

HAL_StatusTypeDef save_push_from_main_ts(uint8_t t1, uint8_t t2, uint8_t t3,
                                         uint8_t h1, uint8_t h2, uint8_t h3,
                                         uint16_t adc12, uint8_t st,
                                         uint8_t reserved, uint32_t ts32) {
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4604      	mov	r4, r0
 8002a78:	4608      	mov	r0, r1
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4623      	mov	r3, r4
 8002a80:	71fb      	strb	r3, [r7, #7]
 8002a82:	4603      	mov	r3, r0
 8002a84:	71bb      	strb	r3, [r7, #6]
 8002a86:	460b      	mov	r3, r1
 8002a88:	717b      	strb	r3, [r7, #5]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	713b      	strb	r3, [r7, #4]
    DataRecord rec;
    rec.timestamp = (uint32_t)ts32;
 8002a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a90:	60fb      	str	r3, [r7, #12]
    rec.temp[0] = t1; rec.temp[1] = t2; rec.temp[2] = t3;
 8002a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a96:	743b      	strb	r3, [r7, #16]
 8002a98:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002a9c:	747b      	strb	r3, [r7, #17]
 8002a9e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002aa2:	74bb      	strb	r3, [r7, #18]
    rec.hum[0] = h1; rec.hum[1] = h2; rec.hum[2] = h3;
 8002aa4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002aa8:	74fb      	strb	r3, [r7, #19]
 8002aaa:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 8002aae:	753b      	strb	r3, [r7, #20]
 8002ab0:	f997 302c 	ldrsb.w	r3, [r7, #44]	@ 0x2c
 8002ab4:	757b      	strb	r3, [r7, #21]
    rec.adc_state = (adc12 & 0x0FFF) | ((st & 0x0F) << 12);
 8002ab6:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8002aba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002abe:	b21a      	sxth	r2, r3
 8002ac0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002ac4:	b21b      	sxth	r3, r3
 8002ac6:	031b      	lsls	r3, r3, #12
 8002ac8:	b21b      	sxth	r3, r3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	b21b      	sxth	r3, r3
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	82fb      	strh	r3, [r7, #22]
    (void)reserved;
    return Save_Append(&rec);
 8002ad2:	f107 030c 	add.w	r3, r7, #12
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff ff9a 	bl	8002a10 <Save_Append>
 8002adc:	4603      	mov	r3, r0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	371c      	adds	r7, #28
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd90      	pop	{r4, r7, pc}
	...

08002ae8 <Save_Flush>:

HAL_StatusTypeDef Save_Flush(void) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
    if (buffer_index == 0) return HAL_OK;
 8002aec:	4b05      	ldr	r3, [pc, #20]	@ (8002b04 <Save_Flush+0x1c>)
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <Save_Flush+0x10>
 8002af4:	2300      	movs	r3, #0
 8002af6:	e002      	b.n	8002afe <Save_Flush+0x16>
    return flush_page();
 8002af8:	f7ff feac 	bl	8002854 <flush_page>
 8002afc:	4603      	mov	r3, r0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	20000b6c 	.word	0x20000b6c

08002b08 <Save_GetSessionFlag>:

/* ===== Getter fr ausgabe.c ===== */
uint16_t Save_GetSessionFlag(void) { return session_flag; }
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	4b03      	ldr	r3, [pc, #12]	@ (8002b1c <Save_GetSessionFlag+0x14>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	20000b6e 	.word	0x20000b6e

08002b20 <Save_GetStartPageIndex>:
uint32_t Save_GetStartPageIndex(void) { return start_page; }
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	4b03      	ldr	r3, [pc, #12]	@ (8002b34 <Save_GetStartPageIndex+0x14>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	20000b70 	.word	0x20000b70

08002b38 <Save_GetNumPages>:
uint32_t Save_GetNumPages(void) { return DATA_FLASH_NUM_PAGES; }
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	2340      	movs	r3, #64	@ 0x40
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <Save_GetRecordsPerPage>:
uint32_t Save_GetPageAddr(uint32_t i) { return page_index_to_addr(i); }
uint32_t Save_GetRecordsPerPage(void) { return RECORDS_PER_PAGE; }
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	23aa      	movs	r3, #170	@ 0xaa
 8002b4e:	4618      	mov	r0, r3
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <Save_ReadPageHeader>:

/* ===== Lesezugriff ===== */
int Save_ReadPageHeader(uint32_t i, uint16_t *magic, uint16_t *flag) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
    if (i >= DATA_FLASH_NUM_PAGES) return -1;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b68:	d902      	bls.n	8002b70 <Save_ReadPageHeader+0x18>
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b6e:	e015      	b.n	8002b9c <Save_ReadPageHeader+0x44>
    const PageHeader *h = (const PageHeader*)page_index_to_addr(i);
 8002b70:	68f8      	ldr	r0, [r7, #12]
 8002b72:	f7ff fda5 	bl	80026c0 <page_index_to_addr>
 8002b76:	4603      	mov	r3, r0
 8002b78:	617b      	str	r3, [r7, #20]
    if (magic) *magic = h->magic;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d004      	beq.n	8002b8a <Save_ReadPageHeader+0x32>
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	801a      	strh	r2, [r3, #0]
    if (flag)  *flag  = h->session_flag;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d004      	beq.n	8002b9a <Save_ReadPageHeader+0x42>
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	885b      	ldrh	r3, [r3, #2]
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	801a      	strh	r2, [r3, #0]
    return 0;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3718      	adds	r7, #24
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <Save_ReadRecord>:

int Save_ReadRecord(uint32_t i, uint32_t rec_idx, DataRecord *out) {
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
    if (i >= DATA_FLASH_NUM_PAGES || rec_idx >= RECORDS_PER_PAGE) return -1;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002bb4:	d802      	bhi.n	8002bbc <Save_ReadRecord+0x18>
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2ba9      	cmp	r3, #169	@ 0xa9
 8002bba:	d902      	bls.n	8002bc2 <Save_ReadRecord+0x1e>
 8002bbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002bc0:	e012      	b.n	8002be8 <Save_ReadRecord+0x44>
    uint32_t addr = page_index_to_addr(i) + PAGE_HEADER_SIZE + rec_idx * sizeof(DataRecord);
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f7ff fd7c 	bl	80026c0 <page_index_to_addr>
 8002bc8:	4601      	mov	r1, r0
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	4413      	add	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	440b      	add	r3, r1
 8002bd6:	3308      	adds	r3, #8
 8002bd8:	617b      	str	r3, [r7, #20]
    memcpy(out, (const void*)addr, sizeof(DataRecord));
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	220c      	movs	r2, #12
 8002bde:	4619      	mov	r1, r3
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f006 fd0c 	bl	80095fe <memcpy>
    return 0;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <Save_RecordIsEmpty>:

int Save_RecordIsEmpty(const DataRecord *r) {
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
    return (r->timestamp == 0xFFFFFFFF);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <read_sensors>:

void read_sensors(int8_t *t1, int8_t *t2, int8_t *t3,
                  int8_t *h1, int8_t *h2, int8_t *h3,
                  uint16_t *adc12,
				  DHT11_Status *d1, DHT11_Status *d2, DHT11_Status *d3)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6178      	str	r0, [r7, #20]
 8002c1c:	6139      	str	r1, [r7, #16]
 8002c1e:	60fa      	str	r2, [r7, #12]
 8002c20:	60bb      	str	r3, [r7, #8]
	  //Temperatursensoren abfragen
      *d1 = DHT11_Read(&dht1, &temp1, &hum1);
 8002c22:	4a48      	ldr	r2, [pc, #288]	@ (8002d44 <read_sensors+0x130>)
 8002c24:	4948      	ldr	r1, [pc, #288]	@ (8002d48 <read_sensors+0x134>)
 8002c26:	4849      	ldr	r0, [pc, #292]	@ (8002d4c <read_sensors+0x138>)
 8002c28:	f7fe ff80 	bl	8001b2c <DHT11_Read>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	461a      	mov	r2, r3
 8002c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c32:	701a      	strb	r2, [r3, #0]
      *d2 = DHT11_Read(&dht2, &temp2, &hum2);
 8002c34:	4a46      	ldr	r2, [pc, #280]	@ (8002d50 <read_sensors+0x13c>)
 8002c36:	4947      	ldr	r1, [pc, #284]	@ (8002d54 <read_sensors+0x140>)
 8002c38:	4847      	ldr	r0, [pc, #284]	@ (8002d58 <read_sensors+0x144>)
 8002c3a:	f7fe ff77 	bl	8001b2c <DHT11_Read>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461a      	mov	r2, r3
 8002c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c44:	701a      	strb	r2, [r3, #0]
      *d3 = DHT11_Read(&dht3, &temp3, &hum3);
 8002c46:	4a45      	ldr	r2, [pc, #276]	@ (8002d5c <read_sensors+0x148>)
 8002c48:	4945      	ldr	r1, [pc, #276]	@ (8002d60 <read_sensors+0x14c>)
 8002c4a:	4846      	ldr	r0, [pc, #280]	@ (8002d64 <read_sensors+0x150>)
 8002c4c:	f7fe ff6e 	bl	8001b2c <DHT11_Read>
 8002c50:	4603      	mov	r3, r0
 8002c52:	461a      	mov	r2, r3
 8002c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c56:	701a      	strb	r2, [r3, #0]

      //Binrwerte aus Bits
      *t1 = (*d1 == DHT11_OK) ? (int8_t)temp1 : 0;
 8002c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <read_sensors+0x62>
 8002c62:	4b39      	ldr	r3, [pc, #228]	@ (8002d48 <read_sensors+0x134>)
 8002c64:	edd3 7a00 	vldr	s15, [r3]
 8002c68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c6c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c70:	793b      	ldrb	r3, [r7, #4]
 8002c72:	b25a      	sxtb	r2, r3
 8002c74:	e000      	b.n	8002c78 <read_sensors+0x64>
 8002c76:	2200      	movs	r2, #0
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	701a      	strb	r2, [r3, #0]
      *t2 = (*d2 == DHT11_OK) ? (int8_t)temp2 : 0;
 8002c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c7e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d109      	bne.n	8002c9a <read_sensors+0x86>
 8002c86:	4b33      	ldr	r3, [pc, #204]	@ (8002d54 <read_sensors+0x140>)
 8002c88:	edd3 7a00 	vldr	s15, [r3]
 8002c8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c90:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c94:	793b      	ldrb	r3, [r7, #4]
 8002c96:	b25a      	sxtb	r2, r3
 8002c98:	e000      	b.n	8002c9c <read_sensors+0x88>
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	701a      	strb	r2, [r3, #0]
      *t3 = (*d3 == DHT11_OK) ? (int8_t)temp3 : 0;
 8002ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <read_sensors+0xaa>
 8002caa:	4b2d      	ldr	r3, [pc, #180]	@ (8002d60 <read_sensors+0x14c>)
 8002cac:	edd3 7a00 	vldr	s15, [r3]
 8002cb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cb4:	edc7 7a01 	vstr	s15, [r7, #4]
 8002cb8:	793b      	ldrb	r3, [r7, #4]
 8002cba:	b25a      	sxtb	r2, r3
 8002cbc:	e000      	b.n	8002cc0 <read_sensors+0xac>
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	701a      	strb	r2, [r3, #0]
      *h1 = (*d1 == DHT11_OK) ? (int8_t)hum1  : 0;
 8002cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cc6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d103      	bne.n	8002cd6 <read_sensors+0xc2>
 8002cce:	4b1d      	ldr	r3, [pc, #116]	@ (8002d44 <read_sensors+0x130>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	b25a      	sxtb	r2, r3
 8002cd4:	e000      	b.n	8002cd8 <read_sensors+0xc4>
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	701a      	strb	r2, [r3, #0]
      *h2 = (*d2 == DHT11_OK) ? (int8_t)hum2  : 0;
 8002cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cde:	f993 3000 	ldrsb.w	r3, [r3]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <read_sensors+0xda>
 8002ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <read_sensors+0x13c>)
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	b25a      	sxtb	r2, r3
 8002cec:	e000      	b.n	8002cf0 <read_sensors+0xdc>
 8002cee:	2200      	movs	r2, #0
 8002cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf2:	701a      	strb	r2, [r3, #0]
      *h3 = (*d3 == DHT11_OK) ? (int8_t)hum3  : 0;
 8002cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cf6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d103      	bne.n	8002d06 <read_sensors+0xf2>
 8002cfe:	4b17      	ldr	r3, [pc, #92]	@ (8002d5c <read_sensors+0x148>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b25a      	sxtb	r2, r3
 8002d04:	e000      	b.n	8002d08 <read_sensors+0xf4>
 8002d06:	2200      	movs	r2, #0
 8002d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d0a:	701a      	strb	r2, [r3, #0]

      //ADC lesen
      uint32_t adc_avg32 = 0;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61bb      	str	r3, [r7, #24]
      uint32_t s_adc;
      s_adc = ADC1_ReadRawAveraged(&adc_avg32, 32); // z.B. 16 Samples
 8002d10:	f107 0318 	add.w	r3, r7, #24
 8002d14:	2120      	movs	r1, #32
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe fa7c 	bl	8001214 <ADC1_ReadRawAveraged>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	61fb      	str	r3, [r7, #28]

      if (s_adc == HAL_OK) {
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d107      	bne.n	8002d36 <read_sensors+0x122>
    	  *adc12 = (uint16_t)(adc_avg32 & 0x0FFFu);  // exakt 12 Bit
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d32:	801a      	strh	r2, [r3, #0]
              } else {
                  *adc12 = 0;
              }
}
 8002d34:	e002      	b.n	8002d3c <read_sensors+0x128>
                  *adc12 = 0;
 8002d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d38:	2200      	movs	r2, #0
 8002d3a:	801a      	strh	r2, [r3, #0]
}
 8002d3c:	bf00      	nop
 8002d3e:	3720      	adds	r7, #32
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000360 	.word	0x20000360
 8002d48:	20000350 	.word	0x20000350
 8002d4c:	20000004 	.word	0x20000004
 8002d50:	20000361 	.word	0x20000361
 8002d54:	20000354 	.word	0x20000354
 8002d58:	2000000c 	.word	0x2000000c
 8002d5c:	20000362 	.word	0x20000362
 8002d60:	20000358 	.word	0x20000358
 8002d64:	20000014 	.word	0x20000014

08002d68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002dac <HAL_MspInit+0x44>)
 8002d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d72:	4a0e      	ldr	r2, [pc, #56]	@ (8002dac <HAL_MspInit+0x44>)
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <HAL_MspInit+0x44>)
 8002d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	607b      	str	r3, [r7, #4]
 8002d84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d86:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <HAL_MspInit+0x44>)
 8002d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8a:	4a08      	ldr	r2, [pc, #32]	@ (8002dac <HAL_MspInit+0x44>)
 8002d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d92:	4b06      	ldr	r3, [pc, #24]	@ (8002dac <HAL_MspInit+0x44>)
 8002d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000

08002db0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002db4:	bf00      	nop
 8002db6:	e7fd      	b.n	8002db4 <NMI_Handler+0x4>

08002db8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dbc:	bf00      	nop
 8002dbe:	e7fd      	b.n	8002dbc <HardFault_Handler+0x4>

08002dc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dc4:	bf00      	nop
 8002dc6:	e7fd      	b.n	8002dc4 <MemManage_Handler+0x4>

08002dc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dcc:	bf00      	nop
 8002dce:	e7fd      	b.n	8002dcc <BusFault_Handler+0x4>

08002dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <UsageFault_Handler+0x4>

08002dd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ddc:	bf00      	nop
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002de6:	b480      	push	{r7}
 8002de8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e06:	f000 fb59 	bl	80034bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
	...

08002e10 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002e14:	4802      	ldr	r0, [pc, #8]	@ (8002e20 <DMA1_Channel4_IRQHandler+0x10>)
 8002e16:	f002 f8f8 	bl	800500a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20001494 	.word	0x20001494

08002e24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e28:	4802      	ldr	r0, [pc, #8]	@ (8002e34 <USART1_IRQHandler+0x10>)
 8002e2a:	f004 f901 	bl	8007030 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20001384 	.word	0x20001384

08002e38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  return 1;
 8002e3c:	2301      	movs	r3, #1
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_kill>:

int _kill(int pid, int sig)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e52:	f006 fba7 	bl	80095a4 <__errno>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2216      	movs	r2, #22
 8002e5a:	601a      	str	r2, [r3, #0]
  return -1;
 8002e5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <_exit>:

void _exit (int status)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff ffe7 	bl	8002e48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e7a:	bf00      	nop
 8002e7c:	e7fd      	b.n	8002e7a <_exit+0x12>

08002e7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b086      	sub	sp, #24
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	e00a      	b.n	8002ea6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e90:	f3af 8000 	nop.w
 8002e94:	4601      	mov	r1, r0
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	1c5a      	adds	r2, r3, #1
 8002e9a:	60ba      	str	r2, [r7, #8]
 8002e9c:	b2ca      	uxtb	r2, r1
 8002e9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	dbf0      	blt.n	8002e90 <_read+0x12>
  }

  return len;
 8002eae:	687b      	ldr	r3, [r7, #4]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]
 8002ec8:	e009      	b.n	8002ede <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	1c5a      	adds	r2, r3, #1
 8002ece:	60ba      	str	r2, [r7, #8]
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fbd0 	bl	8002678 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	3301      	adds	r3, #1
 8002edc:	617b      	str	r3, [r7, #20]
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	dbf1      	blt.n	8002eca <_write+0x12>
  }
  return len;
 8002ee6:	687b      	ldr	r3, [r7, #4]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <_close>:
    HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
    return ch;
}

int _close(int file)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ef8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f18:	605a      	str	r2, [r3, #4]
  return 0;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <_isatty>:

int _isatty(int file)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f30:	2301      	movs	r3, #1
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr

08002f3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b085      	sub	sp, #20
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	60f8      	str	r0, [r7, #12]
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f60:	4a14      	ldr	r2, [pc, #80]	@ (8002fb4 <_sbrk+0x5c>)
 8002f62:	4b15      	ldr	r3, [pc, #84]	@ (8002fb8 <_sbrk+0x60>)
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f6c:	4b13      	ldr	r3, [pc, #76]	@ (8002fbc <_sbrk+0x64>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d102      	bne.n	8002f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f74:	4b11      	ldr	r3, [pc, #68]	@ (8002fbc <_sbrk+0x64>)
 8002f76:	4a12      	ldr	r2, [pc, #72]	@ (8002fc0 <_sbrk+0x68>)
 8002f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f7a:	4b10      	ldr	r3, [pc, #64]	@ (8002fbc <_sbrk+0x64>)
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4413      	add	r3, r2
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d207      	bcs.n	8002f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f88:	f006 fb0c 	bl	80095a4 <__errno>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	220c      	movs	r2, #12
 8002f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f96:	e009      	b.n	8002fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f98:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <_sbrk+0x64>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f9e:	4b07      	ldr	r3, [pc, #28]	@ (8002fbc <_sbrk+0x64>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	4a05      	ldr	r2, [pc, #20]	@ (8002fbc <_sbrk+0x64>)
 8002fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002faa:	68fb      	ldr	r3, [r7, #12]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	2000c000 	.word	0x2000c000
 8002fb8:	00000400 	.word	0x00000400
 8002fbc:	20001380 	.word	0x20001380
 8002fc0:	20001630 	.word	0x20001630

08002fc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002fc8:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <SystemInit+0x20>)
 8002fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fce:	4a05      	ldr	r2, [pc, #20]	@ (8002fe4 <SystemInit+0x20>)
 8002fd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8002fee:	4b4f      	ldr	r3, [pc, #316]	@ (800312c <SystemCoreClockUpdate+0x144>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d107      	bne.n	800300a <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8002ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800312c <SystemCoreClockUpdate+0x144>)
 8002ffc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003000:	0a1b      	lsrs	r3, r3, #8
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	e005      	b.n	8003016 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 800300a:	4b48      	ldr	r3, [pc, #288]	@ (800312c <SystemCoreClockUpdate+0x144>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	091b      	lsrs	r3, r3, #4
 8003010:	f003 030f 	and.w	r3, r3, #15
 8003014:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8003016:	4a46      	ldr	r2, [pc, #280]	@ (8003130 <SystemCoreClockUpdate+0x148>)
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301e:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003020:	4b42      	ldr	r3, [pc, #264]	@ (800312c <SystemCoreClockUpdate+0x144>)
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 030c 	and.w	r3, r3, #12
 8003028:	2b0c      	cmp	r3, #12
 800302a:	d866      	bhi.n	80030fa <SystemCoreClockUpdate+0x112>
 800302c:	a201      	add	r2, pc, #4	@ (adr r2, 8003034 <SystemCoreClockUpdate+0x4c>)
 800302e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003032:	bf00      	nop
 8003034:	08003069 	.word	0x08003069
 8003038:	080030fb 	.word	0x080030fb
 800303c:	080030fb 	.word	0x080030fb
 8003040:	080030fb 	.word	0x080030fb
 8003044:	08003071 	.word	0x08003071
 8003048:	080030fb 	.word	0x080030fb
 800304c:	080030fb 	.word	0x080030fb
 8003050:	080030fb 	.word	0x080030fb
 8003054:	08003079 	.word	0x08003079
 8003058:	080030fb 	.word	0x080030fb
 800305c:	080030fb 	.word	0x080030fb
 8003060:	080030fb 	.word	0x080030fb
 8003064:	08003081 	.word	0x08003081
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8003068:	4a32      	ldr	r2, [pc, #200]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	6013      	str	r3, [r2, #0]
      break;
 800306e:	e048      	b.n	8003102 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003070:	4b30      	ldr	r3, [pc, #192]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 8003072:	4a31      	ldr	r2, [pc, #196]	@ (8003138 <SystemCoreClockUpdate+0x150>)
 8003074:	601a      	str	r2, [r3, #0]
      break;
 8003076:	e044      	b.n	8003102 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8003078:	4b2e      	ldr	r3, [pc, #184]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 800307a:	4a30      	ldr	r2, [pc, #192]	@ (800313c <SystemCoreClockUpdate+0x154>)
 800307c:	601a      	str	r2, [r3, #0]
      break;
 800307e:	e040      	b.n	8003102 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003080:	4b2a      	ldr	r3, [pc, #168]	@ (800312c <SystemCoreClockUpdate+0x144>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f003 0303 	and.w	r3, r3, #3
 8003088:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800308a:	4b28      	ldr	r3, [pc, #160]	@ (800312c <SystemCoreClockUpdate+0x144>)
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	091b      	lsrs	r3, r3, #4
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	3301      	adds	r3, #1
 8003096:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d003      	beq.n	80030a6 <SystemCoreClockUpdate+0xbe>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2b03      	cmp	r3, #3
 80030a2:	d006      	beq.n	80030b2 <SystemCoreClockUpdate+0xca>
 80030a4:	e00b      	b.n	80030be <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80030a6:	4a24      	ldr	r2, [pc, #144]	@ (8003138 <SystemCoreClockUpdate+0x150>)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ae:	613b      	str	r3, [r7, #16]
          break;
 80030b0:	e00b      	b.n	80030ca <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80030b2:	4a22      	ldr	r2, [pc, #136]	@ (800313c <SystemCoreClockUpdate+0x154>)
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ba:	613b      	str	r3, [r7, #16]
          break;
 80030bc:	e005      	b.n	80030ca <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c6:	613b      	str	r3, [r7, #16]
          break;
 80030c8:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80030ca:	4b18      	ldr	r3, [pc, #96]	@ (800312c <SystemCoreClockUpdate+0x144>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	0a1b      	lsrs	r3, r3, #8
 80030d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	fb02 f303 	mul.w	r3, r2, r3
 80030da:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80030dc:	4b13      	ldr	r3, [pc, #76]	@ (800312c <SystemCoreClockUpdate+0x144>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	0e5b      	lsrs	r3, r3, #25
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	3301      	adds	r3, #1
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 80030ec:	693a      	ldr	r2, [r7, #16]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 80030f6:	6013      	str	r3, [r2, #0]
      break;
 80030f8:	e003      	b.n	8003102 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 80030fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	6013      	str	r3, [r2, #0]
      break;
 8003100:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8003102:	4b0a      	ldr	r3, [pc, #40]	@ (800312c <SystemCoreClockUpdate+0x144>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	091b      	lsrs	r3, r3, #4
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	4a0c      	ldr	r2, [pc, #48]	@ (8003140 <SystemCoreClockUpdate+0x158>)
 800310e:	5cd3      	ldrb	r3, [r2, r3]
 8003110:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8003112:	4b08      	ldr	r3, [pc, #32]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	fa22 f303 	lsr.w	r3, r2, r3
 800311c:	4a05      	ldr	r2, [pc, #20]	@ (8003134 <SystemCoreClockUpdate+0x14c>)
 800311e:	6013      	str	r3, [r2, #0]
}
 8003120:	bf00      	nop
 8003122:	371c      	adds	r7, #28
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40021000 	.word	0x40021000
 8003130:	0800b8f8 	.word	0x0800b8f8
 8003134:	2000001c 	.word	0x2000001c
 8003138:	00f42400 	.word	0x00f42400
 800313c:	007a1200 	.word	0x007a1200
 8003140:	0800b8e0 	.word	0x0800b8e0

08003144 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003148:	4b14      	ldr	r3, [pc, #80]	@ (800319c <MX_USART1_UART_Init+0x58>)
 800314a:	4a15      	ldr	r2, [pc, #84]	@ (80031a0 <MX_USART1_UART_Init+0x5c>)
 800314c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800314e:	4b13      	ldr	r3, [pc, #76]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003150:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003154:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003156:	4b11      	ldr	r3, [pc, #68]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003158:	2200      	movs	r2, #0
 800315a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800315c:	4b0f      	ldr	r3, [pc, #60]	@ (800319c <MX_USART1_UART_Init+0x58>)
 800315e:	2200      	movs	r2, #0
 8003160:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003162:	4b0e      	ldr	r3, [pc, #56]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003164:	2200      	movs	r2, #0
 8003166:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <MX_USART1_UART_Init+0x58>)
 800316a:	220c      	movs	r2, #12
 800316c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800316e:	4b0b      	ldr	r3, [pc, #44]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003170:	2200      	movs	r2, #0
 8003172:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003174:	4b09      	ldr	r3, [pc, #36]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003176:	2200      	movs	r2, #0
 8003178:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800317a:	4b08      	ldr	r3, [pc, #32]	@ (800319c <MX_USART1_UART_Init+0x58>)
 800317c:	2200      	movs	r2, #0
 800317e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003180:	4b06      	ldr	r3, [pc, #24]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003182:	2200      	movs	r2, #0
 8003184:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003186:	4805      	ldr	r0, [pc, #20]	@ (800319c <MX_USART1_UART_Init+0x58>)
 8003188:	f003 fdb2 	bl	8006cf0 <HAL_UART_Init>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003192:	f7ff fa6b 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20001384 	.word	0x20001384
 80031a0:	40013800 	.word	0x40013800

080031a4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031a8:	4b14      	ldr	r3, [pc, #80]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031aa:	4a15      	ldr	r2, [pc, #84]	@ (8003200 <MX_USART2_UART_Init+0x5c>)
 80031ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80031ae:	4b13      	ldr	r3, [pc, #76]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031b6:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031bc:	4b0f      	ldr	r3, [pc, #60]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031be:	2200      	movs	r2, #0
 80031c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031c2:	4b0e      	ldr	r3, [pc, #56]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031c8:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031ca:	220c      	movs	r2, #12
 80031cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ce:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031d4:	4b09      	ldr	r3, [pc, #36]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031da:	4b08      	ldr	r3, [pc, #32]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031dc:	2200      	movs	r2, #0
 80031de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031e0:	4b06      	ldr	r3, [pc, #24]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031e6:	4805      	ldr	r0, [pc, #20]	@ (80031fc <MX_USART2_UART_Init+0x58>)
 80031e8:	f003 fd82 	bl	8006cf0 <HAL_UART_Init>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80031f2:	f7ff fa3b 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	2000140c 	.word	0x2000140c
 8003200:	40004400 	.word	0x40004400

08003204 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b0a0      	sub	sp, #128	@ 0x80
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800320c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003210:	2200      	movs	r2, #0
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	605a      	str	r2, [r3, #4]
 8003216:	609a      	str	r2, [r3, #8]
 8003218:	60da      	str	r2, [r3, #12]
 800321a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800321c:	f107 0318 	add.w	r3, r7, #24
 8003220:	2254      	movs	r2, #84	@ 0x54
 8003222:	2100      	movs	r1, #0
 8003224:	4618      	mov	r0, r3
 8003226:	f006 f94f 	bl	80094c8 <memset>
  if(uartHandle->Instance==USART1)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a5f      	ldr	r2, [pc, #380]	@ (80033ac <HAL_UART_MspInit+0x1a8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d169      	bne.n	8003308 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003234:	2301      	movs	r3, #1
 8003236:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003238:	2300      	movs	r3, #0
 800323a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800323c:	f107 0318 	add.w	r3, r7, #24
 8003240:	4618      	mov	r0, r3
 8003242:	f003 fa6d 	bl	8006720 <HAL_RCCEx_PeriphCLKConfig>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800324c:	f7ff fa0e 	bl	800266c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003250:	4b57      	ldr	r3, [pc, #348]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003254:	4a56      	ldr	r2, [pc, #344]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003256:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800325a:	6613      	str	r3, [r2, #96]	@ 0x60
 800325c:	4b54      	ldr	r3, [pc, #336]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 800325e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003260:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003268:	4b51      	ldr	r3, [pc, #324]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 800326a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800326c:	4a50      	ldr	r2, [pc, #320]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 800326e:	f043 0301 	orr.w	r3, r3, #1
 8003272:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003274:	4b4e      	ldr	r3, [pc, #312]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003280:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003284:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003286:	2302      	movs	r3, #2
 8003288:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328a:	2300      	movs	r3, #0
 800328c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800328e:	2303      	movs	r3, #3
 8003290:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003292:	2307      	movs	r3, #7
 8003294:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003296:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800329a:	4619      	mov	r1, r3
 800329c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032a0:	f002 fa08 	bl	80056b4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80032a4:	4b43      	ldr	r3, [pc, #268]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032a6:	4a44      	ldr	r2, [pc, #272]	@ (80033b8 <HAL_UART_MspInit+0x1b4>)
 80032a8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80032aa:	4b42      	ldr	r3, [pc, #264]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032ac:	2202      	movs	r2, #2
 80032ae:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032b0:	4b40      	ldr	r3, [pc, #256]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032b2:	2210      	movs	r2, #16
 80032b4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032b6:	4b3f      	ldr	r3, [pc, #252]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032bc:	4b3d      	ldr	r3, [pc, #244]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032be:	2280      	movs	r2, #128	@ 0x80
 80032c0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032c2:	4b3c      	ldr	r3, [pc, #240]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032c8:	4b3a      	ldr	r3, [pc, #232]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80032ce:	4b39      	ldr	r3, [pc, #228]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032d4:	4b37      	ldr	r3, [pc, #220]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80032da:	4836      	ldr	r0, [pc, #216]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032dc:	f001 fcfe 	bl	8004cdc <HAL_DMA_Init>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80032e6:	f7ff f9c1 	bl	800266c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a31      	ldr	r2, [pc, #196]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032ee:	671a      	str	r2, [r3, #112]	@ 0x70
 80032f0:	4a30      	ldr	r2, [pc, #192]	@ (80033b4 <HAL_UART_MspInit+0x1b0>)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032f6:	2200      	movs	r2, #0
 80032f8:	2100      	movs	r1, #0
 80032fa:	2025      	movs	r0, #37	@ 0x25
 80032fc:	f001 fcb7 	bl	8004c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003300:	2025      	movs	r0, #37	@ 0x25
 8003302:	f001 fcd0 	bl	8004ca6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003306:	e04d      	b.n	80033a4 <HAL_UART_MspInit+0x1a0>
  else if(uartHandle->Instance==USART2)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a2b      	ldr	r2, [pc, #172]	@ (80033bc <HAL_UART_MspInit+0x1b8>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d148      	bne.n	80033a4 <HAL_UART_MspInit+0x1a0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003312:	2302      	movs	r3, #2
 8003314:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003316:	2300      	movs	r3, #0
 8003318:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800331a:	f107 0318 	add.w	r3, r7, #24
 800331e:	4618      	mov	r0, r3
 8003320:	f003 f9fe 	bl	8006720 <HAL_RCCEx_PeriphCLKConfig>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_UART_MspInit+0x12a>
      Error_Handler();
 800332a:	f7ff f99f 	bl	800266c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800332e:	4b20      	ldr	r3, [pc, #128]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003332:	4a1f      	ldr	r2, [pc, #124]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003338:	6593      	str	r3, [r2, #88]	@ 0x58
 800333a:	4b1d      	ldr	r3, [pc, #116]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 800333c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003346:	4b1a      	ldr	r3, [pc, #104]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800334a:	4a19      	ldr	r2, [pc, #100]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003352:	4b17      	ldr	r3, [pc, #92]	@ (80033b0 <HAL_UART_MspInit+0x1ac>)
 8003354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	60bb      	str	r3, [r7, #8]
 800335c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800335e:	2304      	movs	r3, #4
 8003360:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003362:	2302      	movs	r3, #2
 8003364:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003366:	2300      	movs	r3, #0
 8003368:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336a:	2303      	movs	r3, #3
 800336c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800336e:	2307      	movs	r3, #7
 8003370:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003372:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003376:	4619      	mov	r1, r3
 8003378:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800337c:	f002 f99a 	bl	80056b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003384:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003386:	2302      	movs	r3, #2
 8003388:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800338e:	2303      	movs	r3, #3
 8003390:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003392:	2303      	movs	r3, #3
 8003394:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003396:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800339a:	4619      	mov	r1, r3
 800339c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033a0:	f002 f988 	bl	80056b4 <HAL_GPIO_Init>
}
 80033a4:	bf00      	nop
 80033a6:	3780      	adds	r7, #128	@ 0x80
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40013800 	.word	0x40013800
 80033b0:	40021000 	.word	0x40021000
 80033b4:	20001494 	.word	0x20001494
 80033b8:	40020044 	.word	0x40020044
 80033bc:	40004400 	.word	0x40004400

080033c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80033c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033c4:	f7ff fdfe 	bl	8002fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033c8:	480c      	ldr	r0, [pc, #48]	@ (80033fc <LoopForever+0x6>)
  ldr r1, =_edata
 80033ca:	490d      	ldr	r1, [pc, #52]	@ (8003400 <LoopForever+0xa>)
  ldr r2, =_sidata
 80033cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003404 <LoopForever+0xe>)
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033d0:	e002      	b.n	80033d8 <LoopCopyDataInit>

080033d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033d6:	3304      	adds	r3, #4

080033d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033dc:	d3f9      	bcc.n	80033d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033de:	4a0a      	ldr	r2, [pc, #40]	@ (8003408 <LoopForever+0x12>)
  ldr r4, =_ebss
 80033e0:	4c0a      	ldr	r4, [pc, #40]	@ (800340c <LoopForever+0x16>)
  movs r3, #0
 80033e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033e4:	e001      	b.n	80033ea <LoopFillZerobss>

080033e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033e8:	3204      	adds	r2, #4

080033ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033ec:	d3fb      	bcc.n	80033e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033ee:	f006 f8df 	bl	80095b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033f2:	f7fe fe2f 	bl	8002054 <main>

080033f6 <LoopForever>:

LoopForever:
    b LoopForever
 80033f6:	e7fe      	b.n	80033f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80033f8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80033fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003400:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8003404:	0800bcac 	.word	0x0800bcac
  ldr r2, =_sbss
 8003408:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 800340c:	2000162c 	.word	0x2000162c

08003410 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003410:	e7fe      	b.n	8003410 <ADC1_IRQHandler>

08003412 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003418:	2300      	movs	r3, #0
 800341a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800341c:	2003      	movs	r0, #3
 800341e:	f001 fc1b 	bl	8004c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003422:	200f      	movs	r0, #15
 8003424:	f000 f80e 	bl	8003444 <HAL_InitTick>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	71fb      	strb	r3, [r7, #7]
 8003432:	e001      	b.n	8003438 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003434:	f7ff fc98 	bl	8002d68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003438:	79fb      	ldrb	r3, [r7, #7]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003450:	4b17      	ldr	r3, [pc, #92]	@ (80034b0 <HAL_InitTick+0x6c>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d023      	beq.n	80034a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003458:	4b16      	ldr	r3, [pc, #88]	@ (80034b4 <HAL_InitTick+0x70>)
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	4b14      	ldr	r3, [pc, #80]	@ (80034b0 <HAL_InitTick+0x6c>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	4619      	mov	r1, r3
 8003462:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003466:	fbb3 f3f1 	udiv	r3, r3, r1
 800346a:	fbb2 f3f3 	udiv	r3, r2, r3
 800346e:	4618      	mov	r0, r3
 8003470:	f001 fc27 	bl	8004cc2 <HAL_SYSTICK_Config>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10f      	bne.n	800349a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b0f      	cmp	r3, #15
 800347e:	d809      	bhi.n	8003494 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003480:	2200      	movs	r2, #0
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003488:	f001 fbf1 	bl	8004c6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800348c:	4a0a      	ldr	r2, [pc, #40]	@ (80034b8 <HAL_InitTick+0x74>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	e007      	b.n	80034a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	73fb      	strb	r3, [r7, #15]
 8003498:	e004      	b.n	80034a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
 800349e:	e001      	b.n	80034a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000024 	.word	0x20000024
 80034b4:	2000001c 	.word	0x2000001c
 80034b8:	20000020 	.word	0x20000020

080034bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034c0:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <HAL_IncTick+0x20>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	461a      	mov	r2, r3
 80034c6:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <HAL_IncTick+0x24>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4413      	add	r3, r2
 80034cc:	4a04      	ldr	r2, [pc, #16]	@ (80034e0 <HAL_IncTick+0x24>)
 80034ce:	6013      	str	r3, [r2, #0]
}
 80034d0:	bf00      	nop
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	20000024 	.word	0x20000024
 80034e0:	200014dc 	.word	0x200014dc

080034e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  return uwTick;
 80034e8:	4b03      	ldr	r3, [pc, #12]	@ (80034f8 <HAL_GetTick+0x14>)
 80034ea:	681b      	ldr	r3, [r3, #0]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	200014dc 	.word	0x200014dc

080034fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003504:	f7ff ffee 	bl	80034e4 <HAL_GetTick>
 8003508:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003514:	d005      	beq.n	8003522 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003516:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <HAL_Delay+0x44>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4413      	add	r3, r2
 8003520:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003522:	bf00      	nop
 8003524:	f7ff ffde 	bl	80034e4 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	429a      	cmp	r2, r3
 8003532:	d8f7      	bhi.n	8003524 <HAL_Delay+0x28>
  {
  }
}
 8003534:	bf00      	nop
 8003536:	bf00      	nop
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20000024 	.word	0x20000024

08003544 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003548:	4b05      	ldr	r3, [pc, #20]	@ (8003560 <HAL_SuspendTick+0x1c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a04      	ldr	r2, [pc, #16]	@ (8003560 <HAL_SuspendTick+0x1c>)
 800354e:	f023 0302 	bic.w	r3, r3, #2
 8003552:	6013      	str	r3, [r2, #0]
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	e000e010 	.word	0xe000e010

08003564 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003568:	4b05      	ldr	r3, [pc, #20]	@ (8003580 <HAL_ResumeTick+0x1c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a04      	ldr	r2, [pc, #16]	@ (8003580 <HAL_ResumeTick+0x1c>)
 800356e:	f043 0302 	orr.w	r3, r3, #2
 8003572:	6013      	str	r3, [r2, #0]
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	e000e010 	.word	0xe000e010

08003584 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	431a      	orrs	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	609a      	str	r2, [r3, #8]
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b083      	sub	sp, #12
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
 80035b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	609a      	str	r2, [r3, #8]
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	3360      	adds	r3, #96	@ 0x60
 80035fe:	461a      	mov	r2, r3
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	4b08      	ldr	r3, [pc, #32]	@ (8003630 <LL_ADC_SetOffset+0x44>)
 800360e:	4013      	ands	r3, r2
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	4313      	orrs	r3, r2
 800361c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003624:	bf00      	nop
 8003626:	371c      	adds	r7, #28
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	03fff000 	.word	0x03fff000

08003634 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	3360      	adds	r3, #96	@ 0x60
 8003642:	461a      	mov	r2, r3
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003654:	4618      	mov	r0, r3
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003660:	b480      	push	{r7}
 8003662:	b087      	sub	sp, #28
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	3360      	adds	r3, #96	@ 0x60
 8003670:	461a      	mov	r2, r3
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	431a      	orrs	r2, r3
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800368a:	bf00      	nop
 800368c:	371c      	adds	r7, #28
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80036bc:	b480      	push	{r7}
 80036be:	b087      	sub	sp, #28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	3330      	adds	r3, #48	@ 0x30
 80036cc:	461a      	mov	r2, r3
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	f003 030c 	and.w	r3, r3, #12
 80036d8:	4413      	add	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	211f      	movs	r1, #31
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	401a      	ands	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	0e9b      	lsrs	r3, r3, #26
 80036f4:	f003 011f 	and.w	r1, r3, #31
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f003 031f 	and.w	r3, r3, #31
 80036fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003702:	431a      	orrs	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003708:	bf00      	nop
 800370a:	371c      	adds	r7, #28
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003714:	b480      	push	{r7}
 8003716:	b087      	sub	sp, #28
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	3314      	adds	r3, #20
 8003724:	461a      	mov	r2, r3
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	0e5b      	lsrs	r3, r3, #25
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	4413      	add	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	0d1b      	lsrs	r3, r3, #20
 800373c:	f003 031f 	and.w	r3, r3, #31
 8003740:	2107      	movs	r1, #7
 8003742:	fa01 f303 	lsl.w	r3, r1, r3
 8003746:	43db      	mvns	r3, r3
 8003748:	401a      	ands	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	0d1b      	lsrs	r3, r3, #20
 800374e:	f003 031f 	and.w	r3, r3, #31
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	fa01 f303 	lsl.w	r3, r1, r3
 8003758:	431a      	orrs	r2, r3
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800375e:	bf00      	nop
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
	...

0800376c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003784:	43db      	mvns	r3, r3
 8003786:	401a      	ands	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f003 0318 	and.w	r3, r3, #24
 800378e:	4908      	ldr	r1, [pc, #32]	@ (80037b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003790:	40d9      	lsrs	r1, r3
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	400b      	ands	r3, r1
 8003796:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800379a:	431a      	orrs	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80037a2:	bf00      	nop
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	0007ffff 	.word	0x0007ffff

080037b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80037c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6093      	str	r3, [r2, #8]
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037ec:	d101      	bne.n	80037f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80037ee:	2301      	movs	r3, #1
 80037f0:	e000      	b.n	80037f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003810:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003814:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003838:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800383c:	d101      	bne.n	8003842 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003864:	f043 0201 	orr.w	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800388c:	f043 0202 	orr.w	r2, r3, #2
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d101      	bne.n	80038b8 <LL_ADC_IsEnabled+0x18>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <LL_ADC_IsEnabled+0x1a>
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d101      	bne.n	80038de <LL_ADC_IsDisableOngoing+0x18>
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <LL_ADC_IsDisableOngoing+0x1a>
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003900:	f043 0204 	orr.w	r2, r3, #4
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003924:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003928:	f043 0210 	orr.w	r2, r3, #16
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b04      	cmp	r3, #4
 800394e:	d101      	bne.n	8003954 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003950:	2301      	movs	r3, #1
 8003952:	e000      	b.n	8003956 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003962:	b480      	push	{r7}
 8003964:	b083      	sub	sp, #12
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003972:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003976:	f043 0220 	orr.w	r2, r3, #32
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800398a:	b480      	push	{r7}
 800398c:	b083      	sub	sp, #12
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 0308 	and.w	r3, r3, #8
 800399a:	2b08      	cmp	r3, #8
 800399c:	d101      	bne.n	80039a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b088      	sub	sp, #32
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039b8:	2300      	movs	r3, #0
 80039ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80039bc:	2300      	movs	r3, #0
 80039be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e126      	b.n	8003c18 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d109      	bne.n	80039ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7fd fadf 	bl	8000f9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fef1 	bl	80037d8 <LL_ADC_IsDeepPowerDownEnabled>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d004      	beq.n	8003a06 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff fed7 	bl	80037b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff ff0c 	bl	8003828 <LL_ADC_IsInternalRegulatorEnabled>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d115      	bne.n	8003a42 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff fef0 	bl	8003800 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a20:	4b7f      	ldr	r3, [pc, #508]	@ (8003c20 <HAL_ADC_Init+0x270>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	099b      	lsrs	r3, r3, #6
 8003a26:	4a7f      	ldr	r2, [pc, #508]	@ (8003c24 <HAL_ADC_Init+0x274>)
 8003a28:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2c:	099b      	lsrs	r3, r3, #6
 8003a2e:	3301      	adds	r3, #1
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a34:	e002      	b.n	8003a3c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f9      	bne.n	8003a36 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff feee 	bl	8003828 <LL_ADC_IsInternalRegulatorEnabled>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10d      	bne.n	8003a6e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a56:	f043 0210 	orr.w	r2, r3, #16
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a62:	f043 0201 	orr.w	r2, r3, #1
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7ff ff62 	bl	800393c <LL_ADC_REG_IsConversionOngoing>
 8003a78:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f040 80bf 	bne.w	8003c06 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f040 80bb 	bne.w	8003c06 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a94:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003a98:	f043 0202 	orr.w	r2, r3, #2
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff fefb 	bl	80038a0 <LL_ADC_IsEnabled>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10b      	bne.n	8003ac8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ab0:	485d      	ldr	r0, [pc, #372]	@ (8003c28 <HAL_ADC_Init+0x278>)
 8003ab2:	f7ff fef5 	bl	80038a0 <LL_ADC_IsEnabled>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d105      	bne.n	8003ac8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	485a      	ldr	r0, [pc, #360]	@ (8003c2c <HAL_ADC_Init+0x27c>)
 8003ac4:	f7ff fd5e 	bl	8003584 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	7e5b      	ldrb	r3, [r3, #25]
 8003acc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ad2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003ad8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003ade:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ae6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d106      	bne.n	8003b04 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	3b01      	subs	r3, #1
 8003afc:	045b      	lsls	r3, r3, #17
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d009      	beq.n	8003b20 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b10:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b18:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68da      	ldr	r2, [r3, #12]
 8003b26:	4b42      	ldr	r3, [pc, #264]	@ (8003c30 <HAL_ADC_Init+0x280>)
 8003b28:	4013      	ands	r3, r2
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	6812      	ldr	r2, [r2, #0]
 8003b2e:	69b9      	ldr	r1, [r7, #24]
 8003b30:	430b      	orrs	r3, r1
 8003b32:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff ff26 	bl	800398a <LL_ADC_INJ_IsConversionOngoing>
 8003b3e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d13d      	bne.n	8003bc2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d13a      	bne.n	8003bc2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b50:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b58:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b68:	f023 0302 	bic.w	r3, r3, #2
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	69b9      	ldr	r1, [r7, #24]
 8003b72:	430b      	orrs	r3, r1
 8003b74:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d118      	bne.n	8003bb2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003b8a:	f023 0304 	bic.w	r3, r3, #4
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b96:	4311      	orrs	r1, r2
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 0201 	orr.w	r2, r2, #1
 8003bae:	611a      	str	r2, [r3, #16]
 8003bb0:	e007      	b.n	8003bc2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	691a      	ldr	r2, [r3, #16]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0201 	bic.w	r2, r2, #1
 8003bc0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d10c      	bne.n	8003be4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd0:	f023 010f 	bic.w	r1, r3, #15
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	1e5a      	subs	r2, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	430a      	orrs	r2, r1
 8003be0:	631a      	str	r2, [r3, #48]	@ 0x30
 8003be2:	e007      	b.n	8003bf4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 020f 	bic.w	r2, r2, #15
 8003bf2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf8:	f023 0303 	bic.w	r3, r3, #3
 8003bfc:	f043 0201 	orr.w	r2, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c04:	e007      	b.n	8003c16 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0a:	f043 0210 	orr.w	r2, r3, #16
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c16:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3720      	adds	r7, #32
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	2000001c 	.word	0x2000001c
 8003c24:	053e2d63 	.word	0x053e2d63
 8003c28:	50040000 	.word	0x50040000
 8003c2c:	50040300 	.word	0x50040300
 8003c30:	fff0c007 	.word	0xfff0c007

08003c34 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff fe7b 	bl	800393c <LL_ADC_REG_IsConversionOngoing>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d14f      	bne.n	8003cec <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d101      	bne.n	8003c5a <HAL_ADC_Start+0x26>
 8003c56:	2302      	movs	r3, #2
 8003c58:	e04b      	b.n	8003cf2 <HAL_ADC_Start+0xbe>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fdb6 	bl	80047d4 <ADC_Enable>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d137      	bne.n	8003ce2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c76:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c7a:	f023 0301 	bic.w	r3, r3, #1
 8003c7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c92:	d106      	bne.n	8003ca2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	f023 0206 	bic.w	r2, r3, #6
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ca0:	e002      	b.n	8003ca8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	221c      	movs	r2, #28
 8003cae:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d007      	beq.n	8003cd6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003cce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff fe06 	bl	80038ec <LL_ADC_REG_StartConversion>
 8003ce0:	e006      	b.n	8003cf0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003cea:	e001      	b.n	8003cf0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cec:	2302      	movs	r3, #2
 8003cee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3710      	adds	r7, #16
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}

08003cfa <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003cfa:	b580      	push	{r7, lr}
 8003cfc:	b084      	sub	sp, #16
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_ADC_Stop+0x16>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e023      	b.n	8003d58 <HAL_ADC_Stop+0x5e>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003d18:	2103      	movs	r1, #3
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fc9e 	bl	800465c <ADC_ConversionStop>
 8003d20:	4603      	mov	r3, r0
 8003d22:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003d24:	7bfb      	ldrb	r3, [r7, #15]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d111      	bne.n	8003d4e <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fdd8 	bl	80048e0 <ADC_Disable>
 8003d30:	4603      	mov	r3, r0
 8003d32:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d109      	bne.n	8003d4e <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d3e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d42:	f023 0301 	bic.w	r3, r3, #1
 8003d46:	f043 0201 	orr.w	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	2b08      	cmp	r3, #8
 8003d70:	d102      	bne.n	8003d78 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003d72:	2308      	movs	r3, #8
 8003d74:	617b      	str	r3, [r7, #20]
 8003d76:	e010      	b.n	8003d9a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d007      	beq.n	8003d96 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8a:	f043 0220 	orr.w	r2, r3, #32
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e06f      	b.n	8003e76 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003d96:	2304      	movs	r3, #4
 8003d98:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003d9a:	f7ff fba3 	bl	80034e4 <HAL_GetTick>
 8003d9e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003da0:	e021      	b.n	8003de6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003da8:	d01d      	beq.n	8003de6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003daa:	f7ff fb9b 	bl	80034e4 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d302      	bcc.n	8003dc0 <HAL_ADC_PollForConversion+0x60>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d112      	bne.n	8003de6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10b      	bne.n	8003de6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd2:	f043 0204 	orr.w	r2, r3, #4
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e047      	b.n	8003e76 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	4013      	ands	r3, r2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0d6      	beq.n	8003da2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff fc46 	bl	8003696 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d01c      	beq.n	8003e4a <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	7e5b      	ldrb	r3, [r3, #25]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d118      	bne.n	8003e4a <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0308 	and.w	r3, r3, #8
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d111      	bne.n	8003e4a <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d105      	bne.n	8003e4a <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e42:	f043 0201 	orr.w	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d104      	bne.n	8003e62 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2208      	movs	r2, #8
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	e008      	b.n	8003e74 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d103      	bne.n	8003e74 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	220c      	movs	r2, #12
 8003e72:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3718      	adds	r7, #24
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b0b6      	sub	sp, #216	@ 0xd8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_ADC_ConfigChannel+0x22>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e3bb      	b.n	8004632 <HAL_ADC_ConfigChannel+0x79a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff fd38 	bl	800393c <LL_ADC_REG_IsConversionOngoing>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f040 83a0 	bne.w	8004614 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	2b05      	cmp	r3, #5
 8003ee2:	d824      	bhi.n	8003f2e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	3b02      	subs	r3, #2
 8003eea:	2b03      	cmp	r3, #3
 8003eec:	d81b      	bhi.n	8003f26 <HAL_ADC_ConfigChannel+0x8e>
 8003eee:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef4 <HAL_ADC_ConfigChannel+0x5c>)
 8003ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef4:	08003f05 	.word	0x08003f05
 8003ef8:	08003f0d 	.word	0x08003f0d
 8003efc:	08003f15 	.word	0x08003f15
 8003f00:	08003f1d 	.word	0x08003f1d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003f04:	230c      	movs	r3, #12
 8003f06:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f0a:	e010      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003f0c:	2312      	movs	r3, #18
 8003f0e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f12:	e00c      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003f14:	2318      	movs	r3, #24
 8003f16:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f1a:	e008      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003f1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f24:	e003      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003f26:	2306      	movs	r3, #6
 8003f28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003f2c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003f3c:	f7ff fbbe 	bl	80036bc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7ff fcf9 	bl	800393c <LL_ADC_REG_IsConversionOngoing>
 8003f4a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff fd19 	bl	800398a <LL_ADC_INJ_IsConversionOngoing>
 8003f58:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f040 81a4 	bne.w	80042ae <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f040 819f 	bne.w	80042ae <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6818      	ldr	r0, [r3, #0]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	6819      	ldr	r1, [r3, #0]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	f7ff fbc9 	bl	8003714 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	695a      	ldr	r2, [r3, #20]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	08db      	lsrs	r3, r3, #3
 8003f8e:	f003 0303 	and.w	r3, r3, #3
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d00a      	beq.n	8003fba <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6818      	ldr	r0, [r3, #0]
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	6919      	ldr	r1, [r3, #16]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003fb4:	f7ff fb1a 	bl	80035ec <LL_ADC_SetOffset>
 8003fb8:	e179      	b.n	80042ae <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff fb37 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10a      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x14e>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7ff fb2c 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	0e9b      	lsrs	r3, r3, #26
 8003fe0:	f003 021f 	and.w	r2, r3, #31
 8003fe4:	e01e      	b.n	8004024 <HAL_ADC_ConfigChannel+0x18c>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2100      	movs	r1, #0
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff fb21 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003ffc:	fa93 f3a3 	rbit	r3, r3
 8004000:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004004:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004008:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800400c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004014:	2320      	movs	r3, #32
 8004016:	e004      	b.n	8004022 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8004018:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800401c:	fab3 f383 	clz	r3, r3
 8004020:	b2db      	uxtb	r3, r3
 8004022:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800402c:	2b00      	cmp	r3, #0
 800402e:	d105      	bne.n	800403c <HAL_ADC_ConfigChannel+0x1a4>
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	0e9b      	lsrs	r3, r3, #26
 8004036:	f003 031f 	and.w	r3, r3, #31
 800403a:	e018      	b.n	800406e <HAL_ADC_ConfigChannel+0x1d6>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004048:	fa93 f3a3 	rbit	r3, r3
 800404c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004050:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004054:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004058:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004060:	2320      	movs	r3, #32
 8004062:	e004      	b.n	800406e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004064:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004068:	fab3 f383 	clz	r3, r3
 800406c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800406e:	429a      	cmp	r2, r3
 8004070:	d106      	bne.n	8004080 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2200      	movs	r2, #0
 8004078:	2100      	movs	r1, #0
 800407a:	4618      	mov	r0, r3
 800407c:	f7ff faf0 	bl	8003660 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2101      	movs	r1, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff fad4 	bl	8003634 <LL_ADC_GetOffsetChannel>
 800408c:	4603      	mov	r3, r0
 800408e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10a      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x214>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2101      	movs	r1, #1
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff fac9 	bl	8003634 <LL_ADC_GetOffsetChannel>
 80040a2:	4603      	mov	r3, r0
 80040a4:	0e9b      	lsrs	r3, r3, #26
 80040a6:	f003 021f 	and.w	r2, r3, #31
 80040aa:	e01e      	b.n	80040ea <HAL_ADC_ConfigChannel+0x252>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2101      	movs	r1, #1
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff fabe 	bl	8003634 <LL_ADC_GetOffsetChannel>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80040c2:	fa93 f3a3 	rbit	r3, r3
 80040c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80040ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80040ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80040d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80040da:	2320      	movs	r3, #32
 80040dc:	e004      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80040de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040e2:	fab3 f383 	clz	r3, r3
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d105      	bne.n	8004102 <HAL_ADC_ConfigChannel+0x26a>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	0e9b      	lsrs	r3, r3, #26
 80040fc:	f003 031f 	and.w	r3, r3, #31
 8004100:	e018      	b.n	8004134 <HAL_ADC_ConfigChannel+0x29c>
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800410a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800410e:	fa93 f3a3 	rbit	r3, r3
 8004112:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004116:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800411a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800411e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8004126:	2320      	movs	r3, #32
 8004128:	e004      	b.n	8004134 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800412a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800412e:	fab3 f383 	clz	r3, r3
 8004132:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004134:	429a      	cmp	r2, r3
 8004136:	d106      	bne.n	8004146 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2200      	movs	r2, #0
 800413e:	2101      	movs	r1, #1
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff fa8d 	bl	8003660 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2102      	movs	r1, #2
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff fa71 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8004152:	4603      	mov	r3, r0
 8004154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10a      	bne.n	8004172 <HAL_ADC_ConfigChannel+0x2da>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2102      	movs	r1, #2
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff fa66 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8004168:	4603      	mov	r3, r0
 800416a:	0e9b      	lsrs	r3, r3, #26
 800416c:	f003 021f 	and.w	r2, r3, #31
 8004170:	e01e      	b.n	80041b0 <HAL_ADC_ConfigChannel+0x318>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2102      	movs	r1, #2
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff fa5b 	bl	8003634 <LL_ADC_GetOffsetChannel>
 800417e:	4603      	mov	r3, r0
 8004180:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004188:	fa93 f3a3 	rbit	r3, r3
 800418c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004194:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004198:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80041a0:	2320      	movs	r3, #32
 80041a2:	e004      	b.n	80041ae <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80041a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041a8:	fab3 f383 	clz	r3, r3
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d105      	bne.n	80041c8 <HAL_ADC_ConfigChannel+0x330>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	0e9b      	lsrs	r3, r3, #26
 80041c2:	f003 031f 	and.w	r3, r3, #31
 80041c6:	e014      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x35a>
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041d0:	fa93 f3a3 	rbit	r3, r3
 80041d4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80041d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80041dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80041e4:	2320      	movs	r3, #32
 80041e6:	e004      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80041e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041ec:	fab3 f383 	clz	r3, r3
 80041f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d106      	bne.n	8004204 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2200      	movs	r2, #0
 80041fc:	2102      	movs	r1, #2
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff fa2e 	bl	8003660 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2103      	movs	r1, #3
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fa12 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8004210:	4603      	mov	r3, r0
 8004212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10a      	bne.n	8004230 <HAL_ADC_ConfigChannel+0x398>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2103      	movs	r1, #3
 8004220:	4618      	mov	r0, r3
 8004222:	f7ff fa07 	bl	8003634 <LL_ADC_GetOffsetChannel>
 8004226:	4603      	mov	r3, r0
 8004228:	0e9b      	lsrs	r3, r3, #26
 800422a:	f003 021f 	and.w	r2, r3, #31
 800422e:	e017      	b.n	8004260 <HAL_ADC_ConfigChannel+0x3c8>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2103      	movs	r1, #3
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff f9fc 	bl	8003634 <LL_ADC_GetOffsetChannel>
 800423c:	4603      	mov	r3, r0
 800423e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004240:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004242:	fa93 f3a3 	rbit	r3, r3
 8004246:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004248:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800424a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800424c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004252:	2320      	movs	r3, #32
 8004254:	e003      	b.n	800425e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004256:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004258:	fab3 f383 	clz	r3, r3
 800425c:	b2db      	uxtb	r3, r3
 800425e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004268:	2b00      	cmp	r3, #0
 800426a:	d105      	bne.n	8004278 <HAL_ADC_ConfigChannel+0x3e0>
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	0e9b      	lsrs	r3, r3, #26
 8004272:	f003 031f 	and.w	r3, r3, #31
 8004276:	e011      	b.n	800429c <HAL_ADC_ConfigChannel+0x404>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004280:	fa93 f3a3 	rbit	r3, r3
 8004284:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004286:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004288:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800428a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004290:	2320      	movs	r3, #32
 8004292:	e003      	b.n	800429c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004294:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004296:	fab3 f383 	clz	r3, r3
 800429a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800429c:	429a      	cmp	r2, r3
 800429e:	d106      	bne.n	80042ae <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2200      	movs	r2, #0
 80042a6:	2103      	movs	r1, #3
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff f9d9 	bl	8003660 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7ff faf4 	bl	80038a0 <LL_ADC_IsEnabled>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 8140 	bne.w	8004540 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6818      	ldr	r0, [r3, #0]
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	6819      	ldr	r1, [r3, #0]
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	461a      	mov	r2, r3
 80042ce:	f7ff fa4d 	bl	800376c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	4a8f      	ldr	r2, [pc, #572]	@ (8004514 <HAL_ADC_ConfigChannel+0x67c>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	f040 8131 	bne.w	8004540 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10b      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x46e>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	0e9b      	lsrs	r3, r3, #26
 80042f4:	3301      	adds	r3, #1
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	2b09      	cmp	r3, #9
 80042fc:	bf94      	ite	ls
 80042fe:	2301      	movls	r3, #1
 8004300:	2300      	movhi	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	e019      	b.n	800433a <HAL_ADC_ConfigChannel+0x4a2>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800430e:	fa93 f3a3 	rbit	r3, r3
 8004312:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004316:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004318:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800431e:	2320      	movs	r3, #32
 8004320:	e003      	b.n	800432a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004324:	fab3 f383 	clz	r3, r3
 8004328:	b2db      	uxtb	r3, r3
 800432a:	3301      	adds	r3, #1
 800432c:	f003 031f 	and.w	r3, r3, #31
 8004330:	2b09      	cmp	r3, #9
 8004332:	bf94      	ite	ls
 8004334:	2301      	movls	r3, #1
 8004336:	2300      	movhi	r3, #0
 8004338:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800433a:	2b00      	cmp	r3, #0
 800433c:	d079      	beq.n	8004432 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004346:	2b00      	cmp	r3, #0
 8004348:	d107      	bne.n	800435a <HAL_ADC_ConfigChannel+0x4c2>
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	0e9b      	lsrs	r3, r3, #26
 8004350:	3301      	adds	r3, #1
 8004352:	069b      	lsls	r3, r3, #26
 8004354:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004358:	e015      	b.n	8004386 <HAL_ADC_ConfigChannel+0x4ee>
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004360:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004362:	fa93 f3a3 	rbit	r3, r3
 8004366:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800436a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800436c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004372:	2320      	movs	r3, #32
 8004374:	e003      	b.n	800437e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8004376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004378:	fab3 f383 	clz	r3, r3
 800437c:	b2db      	uxtb	r3, r3
 800437e:	3301      	adds	r3, #1
 8004380:	069b      	lsls	r3, r3, #26
 8004382:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800438e:	2b00      	cmp	r3, #0
 8004390:	d109      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x50e>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	0e9b      	lsrs	r3, r3, #26
 8004398:	3301      	adds	r3, #1
 800439a:	f003 031f 	and.w	r3, r3, #31
 800439e:	2101      	movs	r1, #1
 80043a0:	fa01 f303 	lsl.w	r3, r1, r3
 80043a4:	e017      	b.n	80043d6 <HAL_ADC_ConfigChannel+0x53e>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043ae:	fa93 f3a3 	rbit	r3, r3
 80043b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80043b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80043b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80043be:	2320      	movs	r3, #32
 80043c0:	e003      	b.n	80043ca <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80043c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043c4:	fab3 f383 	clz	r3, r3
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	3301      	adds	r3, #1
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	2101      	movs	r1, #1
 80043d2:	fa01 f303 	lsl.w	r3, r1, r3
 80043d6:	ea42 0103 	orr.w	r1, r2, r3
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10a      	bne.n	80043fc <HAL_ADC_ConfigChannel+0x564>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	0e9b      	lsrs	r3, r3, #26
 80043ec:	3301      	adds	r3, #1
 80043ee:	f003 021f 	and.w	r2, r3, #31
 80043f2:	4613      	mov	r3, r2
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	4413      	add	r3, r2
 80043f8:	051b      	lsls	r3, r3, #20
 80043fa:	e018      	b.n	800442e <HAL_ADC_ConfigChannel+0x596>
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004404:	fa93 f3a3 	rbit	r3, r3
 8004408:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800440e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004414:	2320      	movs	r3, #32
 8004416:	e003      	b.n	8004420 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441a:	fab3 f383 	clz	r3, r3
 800441e:	b2db      	uxtb	r3, r3
 8004420:	3301      	adds	r3, #1
 8004422:	f003 021f 	and.w	r2, r3, #31
 8004426:	4613      	mov	r3, r2
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	4413      	add	r3, r2
 800442c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800442e:	430b      	orrs	r3, r1
 8004430:	e081      	b.n	8004536 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800443a:	2b00      	cmp	r3, #0
 800443c:	d107      	bne.n	800444e <HAL_ADC_ConfigChannel+0x5b6>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	0e9b      	lsrs	r3, r3, #26
 8004444:	3301      	adds	r3, #1
 8004446:	069b      	lsls	r3, r3, #26
 8004448:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800444c:	e015      	b.n	800447a <HAL_ADC_ConfigChannel+0x5e2>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004456:	fa93 f3a3 	rbit	r3, r3
 800445a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800445c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8004466:	2320      	movs	r3, #32
 8004468:	e003      	b.n	8004472 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800446a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800446c:	fab3 f383 	clz	r3, r3
 8004470:	b2db      	uxtb	r3, r3
 8004472:	3301      	adds	r3, #1
 8004474:	069b      	lsls	r3, r3, #26
 8004476:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004482:	2b00      	cmp	r3, #0
 8004484:	d109      	bne.n	800449a <HAL_ADC_ConfigChannel+0x602>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	0e9b      	lsrs	r3, r3, #26
 800448c:	3301      	adds	r3, #1
 800448e:	f003 031f 	and.w	r3, r3, #31
 8004492:	2101      	movs	r1, #1
 8004494:	fa01 f303 	lsl.w	r3, r1, r3
 8004498:	e017      	b.n	80044ca <HAL_ADC_ConfigChannel+0x632>
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	fa93 f3a3 	rbit	r3, r3
 80044a6:	61bb      	str	r3, [r7, #24]
  return result;
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80044b2:	2320      	movs	r3, #32
 80044b4:	e003      	b.n	80044be <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	fab3 f383 	clz	r3, r3
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	3301      	adds	r3, #1
 80044c0:	f003 031f 	and.w	r3, r3, #31
 80044c4:	2101      	movs	r1, #1
 80044c6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ca:	ea42 0103 	orr.w	r1, r2, r3
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10d      	bne.n	80044f6 <HAL_ADC_ConfigChannel+0x65e>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	0e9b      	lsrs	r3, r3, #26
 80044e0:	3301      	adds	r3, #1
 80044e2:	f003 021f 	and.w	r2, r3, #31
 80044e6:	4613      	mov	r3, r2
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	4413      	add	r3, r2
 80044ec:	3b1e      	subs	r3, #30
 80044ee:	051b      	lsls	r3, r3, #20
 80044f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044f4:	e01e      	b.n	8004534 <HAL_ADC_ConfigChannel+0x69c>
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	fa93 f3a3 	rbit	r3, r3
 8004502:	60fb      	str	r3, [r7, #12]
  return result;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d104      	bne.n	8004518 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800450e:	2320      	movs	r3, #32
 8004510:	e006      	b.n	8004520 <HAL_ADC_ConfigChannel+0x688>
 8004512:	bf00      	nop
 8004514:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	fab3 f383 	clz	r3, r3
 800451e:	b2db      	uxtb	r3, r3
 8004520:	3301      	adds	r3, #1
 8004522:	f003 021f 	and.w	r2, r3, #31
 8004526:	4613      	mov	r3, r2
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	4413      	add	r3, r2
 800452c:	3b1e      	subs	r3, #30
 800452e:	051b      	lsls	r3, r3, #20
 8004530:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004534:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800453a:	4619      	mov	r1, r3
 800453c:	f7ff f8ea 	bl	8003714 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	4b3d      	ldr	r3, [pc, #244]	@ (800463c <HAL_ADC_ConfigChannel+0x7a4>)
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d06c      	beq.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800454c:	483c      	ldr	r0, [pc, #240]	@ (8004640 <HAL_ADC_ConfigChannel+0x7a8>)
 800454e:	f7ff f83f 	bl	80035d0 <LL_ADC_GetCommonPathInternalCh>
 8004552:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a3a      	ldr	r2, [pc, #232]	@ (8004644 <HAL_ADC_ConfigChannel+0x7ac>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d127      	bne.n	80045b0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004560:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004564:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d121      	bne.n	80045b0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a35      	ldr	r2, [pc, #212]	@ (8004648 <HAL_ADC_ConfigChannel+0x7b0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d157      	bne.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004576:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800457a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800457e:	4619      	mov	r1, r3
 8004580:	482f      	ldr	r0, [pc, #188]	@ (8004640 <HAL_ADC_ConfigChannel+0x7a8>)
 8004582:	f7ff f812 	bl	80035aa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004586:	4b31      	ldr	r3, [pc, #196]	@ (800464c <HAL_ADC_ConfigChannel+0x7b4>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	099b      	lsrs	r3, r3, #6
 800458c:	4a30      	ldr	r2, [pc, #192]	@ (8004650 <HAL_ADC_ConfigChannel+0x7b8>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	099b      	lsrs	r3, r3, #6
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	4613      	mov	r3, r2
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80045a0:	e002      	b.n	80045a8 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	3b01      	subs	r3, #1
 80045a6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f9      	bne.n	80045a2 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045ae:	e03a      	b.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a27      	ldr	r2, [pc, #156]	@ (8004654 <HAL_ADC_ConfigChannel+0x7bc>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d113      	bne.n	80045e2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80045ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10d      	bne.n	80045e2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004648 <HAL_ADC_ConfigChannel+0x7b0>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d12a      	bne.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045d8:	4619      	mov	r1, r3
 80045da:	4819      	ldr	r0, [pc, #100]	@ (8004640 <HAL_ADC_ConfigChannel+0x7a8>)
 80045dc:	f7fe ffe5 	bl	80035aa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045e0:	e021      	b.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004658 <HAL_ADC_ConfigChannel+0x7c0>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d11c      	bne.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80045ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d116      	bne.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a12      	ldr	r2, [pc, #72]	@ (8004648 <HAL_ADC_ConfigChannel+0x7b0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d111      	bne.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004602:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004606:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800460a:	4619      	mov	r1, r3
 800460c:	480c      	ldr	r0, [pc, #48]	@ (8004640 <HAL_ADC_ConfigChannel+0x7a8>)
 800460e:	f7fe ffcc 	bl	80035aa <LL_ADC_SetCommonPathInternalCh>
 8004612:	e008      	b.n	8004626 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004618:	f043 0220 	orr.w	r2, r3, #32
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800462e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004632:	4618      	mov	r0, r3
 8004634:	37d8      	adds	r7, #216	@ 0xd8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	80080000 	.word	0x80080000
 8004640:	50040300 	.word	0x50040300
 8004644:	c7520000 	.word	0xc7520000
 8004648:	50040000 	.word	0x50040000
 800464c:	2000001c 	.word	0x2000001c
 8004650:	053e2d63 	.word	0x053e2d63
 8004654:	cb840000 	.word	0xcb840000
 8004658:	80000001 	.word	0x80000001

0800465c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004666:	2300      	movs	r3, #0
 8004668:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f7ff f962 	bl	800393c <LL_ADC_REG_IsConversionOngoing>
 8004678:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff f983 	bl	800398a <LL_ADC_INJ_IsConversionOngoing>
 8004684:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d103      	bne.n	8004694 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 8098 	beq.w	80047c4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d02a      	beq.n	80046f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	7e5b      	ldrb	r3, [r3, #25]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d126      	bne.n	80046f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	7e1b      	ldrb	r3, [r3, #24]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d122      	bne.n	80046f8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80046b2:	2301      	movs	r3, #1
 80046b4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80046b6:	e014      	b.n	80046e2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	4a45      	ldr	r2, [pc, #276]	@ (80047d0 <ADC_ConversionStop+0x174>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d90d      	bls.n	80046dc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c4:	f043 0210 	orr.w	r2, r3, #16
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d0:	f043 0201 	orr.w	r2, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e074      	b.n	80047c6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	3301      	adds	r3, #1
 80046e0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ec:	2b40      	cmp	r3, #64	@ 0x40
 80046ee:	d1e3      	bne.n	80046b8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2240      	movs	r2, #64	@ 0x40
 80046f6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d014      	beq.n	8004728 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f7ff f91a 	bl	800393c <LL_ADC_REG_IsConversionOngoing>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00c      	beq.n	8004728 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f7ff f8d7 	bl	80038c6 <LL_ADC_IsDisableOngoing>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d104      	bne.n	8004728 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff f8f6 	bl	8003914 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d014      	beq.n	8004758 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f7ff f929 	bl	800398a <LL_ADC_INJ_IsConversionOngoing>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00c      	beq.n	8004758 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4618      	mov	r0, r3
 8004744:	f7ff f8bf 	bl	80038c6 <LL_ADC_IsDisableOngoing>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d104      	bne.n	8004758 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff f905 	bl	8003962 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	2b02      	cmp	r3, #2
 800475c:	d005      	beq.n	800476a <ADC_ConversionStop+0x10e>
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	2b03      	cmp	r3, #3
 8004762:	d105      	bne.n	8004770 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004764:	230c      	movs	r3, #12
 8004766:	617b      	str	r3, [r7, #20]
        break;
 8004768:	e005      	b.n	8004776 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800476a:	2308      	movs	r3, #8
 800476c:	617b      	str	r3, [r7, #20]
        break;
 800476e:	e002      	b.n	8004776 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004770:	2304      	movs	r3, #4
 8004772:	617b      	str	r3, [r7, #20]
        break;
 8004774:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004776:	f7fe feb5 	bl	80034e4 <HAL_GetTick>
 800477a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800477c:	e01b      	b.n	80047b6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800477e:	f7fe feb1 	bl	80034e4 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b05      	cmp	r3, #5
 800478a:	d914      	bls.n	80047b6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689a      	ldr	r2, [r3, #8]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	4013      	ands	r3, r2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00d      	beq.n	80047b6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800479e:	f043 0210 	orr.w	r2, r3, #16
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047aa:	f043 0201 	orr.w	r2, r3, #1
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e007      	b.n	80047c6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	4013      	ands	r3, r2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1dc      	bne.n	800477e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3720      	adds	r7, #32
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	a33fffff 	.word	0xa33fffff

080047d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80047dc:	2300      	movs	r3, #0
 80047de:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff f85b 	bl	80038a0 <LL_ADC_IsEnabled>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d169      	bne.n	80048c4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	4b36      	ldr	r3, [pc, #216]	@ (80048d0 <ADC_Enable+0xfc>)
 80047f8:	4013      	ands	r3, r2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00d      	beq.n	800481a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004802:	f043 0210 	orr.w	r2, r3, #16
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800480e:	f043 0201 	orr.w	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e055      	b.n	80048c6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff f816 	bl	8003850 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004824:	482b      	ldr	r0, [pc, #172]	@ (80048d4 <ADC_Enable+0x100>)
 8004826:	f7fe fed3 	bl	80035d0 <LL_ADC_GetCommonPathInternalCh>
 800482a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800482c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004830:	2b00      	cmp	r3, #0
 8004832:	d013      	beq.n	800485c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004834:	4b28      	ldr	r3, [pc, #160]	@ (80048d8 <ADC_Enable+0x104>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	099b      	lsrs	r3, r3, #6
 800483a:	4a28      	ldr	r2, [pc, #160]	@ (80048dc <ADC_Enable+0x108>)
 800483c:	fba2 2303 	umull	r2, r3, r2, r3
 8004840:	099b      	lsrs	r3, r3, #6
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	4613      	mov	r3, r2
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	4413      	add	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800484e:	e002      	b.n	8004856 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	3b01      	subs	r3, #1
 8004854:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1f9      	bne.n	8004850 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800485c:	f7fe fe42 	bl	80034e4 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004862:	e028      	b.n	80048b6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff f819 	bl	80038a0 <LL_ADC_IsEnabled>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d104      	bne.n	800487e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f7fe ffe9 	bl	8003850 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800487e:	f7fe fe31 	bl	80034e4 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d914      	bls.n	80048b6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b01      	cmp	r3, #1
 8004898:	d00d      	beq.n	80048b6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489e:	f043 0210 	orr.w	r2, r3, #16
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048aa:	f043 0201 	orr.w	r2, r3, #1
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e007      	b.n	80048c6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d1cf      	bne.n	8004864 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3710      	adds	r7, #16
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	8000003f 	.word	0x8000003f
 80048d4:	50040300 	.word	0x50040300
 80048d8:	2000001c 	.word	0x2000001c
 80048dc:	053e2d63 	.word	0x053e2d63

080048e0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fe ffea 	bl	80038c6 <LL_ADC_IsDisableOngoing>
 80048f2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fe ffd1 	bl	80038a0 <LL_ADC_IsEnabled>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d047      	beq.n	8004994 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d144      	bne.n	8004994 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f003 030d 	and.w	r3, r3, #13
 8004914:	2b01      	cmp	r3, #1
 8004916:	d10c      	bne.n	8004932 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4618      	mov	r0, r3
 800491e:	f7fe ffab 	bl	8003878 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2203      	movs	r2, #3
 8004928:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800492a:	f7fe fddb 	bl	80034e4 <HAL_GetTick>
 800492e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004930:	e029      	b.n	8004986 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004936:	f043 0210 	orr.w	r2, r3, #16
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004942:	f043 0201 	orr.w	r2, r3, #1
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e023      	b.n	8004996 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800494e:	f7fe fdc9 	bl	80034e4 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b02      	cmp	r3, #2
 800495a:	d914      	bls.n	8004986 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00d      	beq.n	8004986 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496e:	f043 0210 	orr.w	r2, r3, #16
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497a:	f043 0201 	orr.w	r2, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e007      	b.n	8004996 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1dc      	bne.n	800494e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <LL_ADC_StartCalibration>:
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80049b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	609a      	str	r2, [r3, #8]
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <LL_ADC_IsCalibrationOnGoing>:
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049e4:	d101      	bne.n	80049ea <LL_ADC_IsCalibrationOnGoing+0x1a>
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <LL_ADC_IsCalibrationOnGoing+0x1c>
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_ADCEx_Calibration_Start+0x1c>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e04d      	b.n	8004ab0 <HAL_ADCEx_Calibration_Start+0xb8>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7ff ff5f 	bl	80048e0 <ADC_Disable>
 8004a22:	4603      	mov	r3, r0
 8004a24:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d136      	bne.n	8004a9a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004a34:	f023 0302 	bic.w	r3, r3, #2
 8004a38:	f043 0202 	orr.w	r2, r3, #2
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6839      	ldr	r1, [r7, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff ffa9 	bl	800499e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004a4c:	e014      	b.n	8004a78 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	3301      	adds	r3, #1
 8004a52:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004a5a:	d30d      	bcc.n	8004a78 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a60:	f023 0312 	bic.w	r3, r3, #18
 8004a64:	f043 0210 	orr.w	r2, r3, #16
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e01b      	b.n	8004ab0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f7ff ffa7 	bl	80049d0 <LL_ADC_IsCalibrationOnGoing>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1e2      	bne.n	8004a4e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a8c:	f023 0303 	bic.w	r3, r3, #3
 8004a90:	f043 0201 	orr.w	r2, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	655a      	str	r2, [r3, #84]	@ 0x54
 8004a98:	e005      	b.n	8004aa6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9e:	f043 0210 	orr.w	r2, r3, #16
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8004afc <__NVIC_SetPriorityGrouping+0x44>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aea:	4a04      	ldr	r2, [pc, #16]	@ (8004afc <__NVIC_SetPriorityGrouping+0x44>)
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	60d3      	str	r3, [r2, #12]
}
 8004af0:	bf00      	nop
 8004af2:	3714      	adds	r7, #20
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b00:	b480      	push	{r7}
 8004b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b04:	4b04      	ldr	r3, [pc, #16]	@ (8004b18 <__NVIC_GetPriorityGrouping+0x18>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	0a1b      	lsrs	r3, r3, #8
 8004b0a:	f003 0307 	and.w	r3, r3, #7
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr
 8004b18:	e000ed00 	.word	0xe000ed00

08004b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	db0b      	blt.n	8004b46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	f003 021f 	and.w	r2, r3, #31
 8004b34:	4907      	ldr	r1, [pc, #28]	@ (8004b54 <__NVIC_EnableIRQ+0x38>)
 8004b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3a:	095b      	lsrs	r3, r3, #5
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	e000e100 	.word	0xe000e100

08004b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	4603      	mov	r3, r0
 8004b60:	6039      	str	r1, [r7, #0]
 8004b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	db0a      	blt.n	8004b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	490c      	ldr	r1, [pc, #48]	@ (8004ba4 <__NVIC_SetPriority+0x4c>)
 8004b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b76:	0112      	lsls	r2, r2, #4
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	440b      	add	r3, r1
 8004b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b80:	e00a      	b.n	8004b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	4908      	ldr	r1, [pc, #32]	@ (8004ba8 <__NVIC_SetPriority+0x50>)
 8004b88:	79fb      	ldrb	r3, [r7, #7]
 8004b8a:	f003 030f 	and.w	r3, r3, #15
 8004b8e:	3b04      	subs	r3, #4
 8004b90:	0112      	lsls	r2, r2, #4
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	440b      	add	r3, r1
 8004b96:	761a      	strb	r2, [r3, #24]
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	e000e100 	.word	0xe000e100
 8004ba8:	e000ed00 	.word	0xe000ed00

08004bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b089      	sub	sp, #36	@ 0x24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	f1c3 0307 	rsb	r3, r3, #7
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	bf28      	it	cs
 8004bca:	2304      	movcs	r3, #4
 8004bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	2b06      	cmp	r3, #6
 8004bd4:	d902      	bls.n	8004bdc <NVIC_EncodePriority+0x30>
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	3b03      	subs	r3, #3
 8004bda:	e000      	b.n	8004bde <NVIC_EncodePriority+0x32>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004be0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	43da      	mvns	r2, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	401a      	ands	r2, r3
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bf4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfe:	43d9      	mvns	r1, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c04:	4313      	orrs	r3, r2
         );
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3724      	adds	r7, #36	@ 0x24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
	...

08004c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c24:	d301      	bcc.n	8004c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c26:	2301      	movs	r3, #1
 8004c28:	e00f      	b.n	8004c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004c54 <SysTick_Config+0x40>)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c32:	210f      	movs	r1, #15
 8004c34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c38:	f7ff ff8e 	bl	8004b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c3c:	4b05      	ldr	r3, [pc, #20]	@ (8004c54 <SysTick_Config+0x40>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c42:	4b04      	ldr	r3, [pc, #16]	@ (8004c54 <SysTick_Config+0x40>)
 8004c44:	2207      	movs	r2, #7
 8004c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	e000e010 	.word	0xe000e010

08004c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f7ff ff29 	bl	8004ab8 <__NVIC_SetPriorityGrouping>
}
 8004c66:	bf00      	nop
 8004c68:	3708      	adds	r7, #8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b086      	sub	sp, #24
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	4603      	mov	r3, r0
 8004c76:	60b9      	str	r1, [r7, #8]
 8004c78:	607a      	str	r2, [r7, #4]
 8004c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c80:	f7ff ff3e 	bl	8004b00 <__NVIC_GetPriorityGrouping>
 8004c84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	68b9      	ldr	r1, [r7, #8]
 8004c8a:	6978      	ldr	r0, [r7, #20]
 8004c8c:	f7ff ff8e 	bl	8004bac <NVIC_EncodePriority>
 8004c90:	4602      	mov	r2, r0
 8004c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c96:	4611      	mov	r1, r2
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff ff5d 	bl	8004b58 <__NVIC_SetPriority>
}
 8004c9e:	bf00      	nop
 8004ca0:	3718      	adds	r7, #24
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ca6:	b580      	push	{r7, lr}
 8004ca8:	b082      	sub	sp, #8
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	4603      	mov	r3, r0
 8004cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7ff ff31 	bl	8004b1c <__NVIC_EnableIRQ>
}
 8004cba:	bf00      	nop
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b082      	sub	sp, #8
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7ff ffa2 	bl	8004c14 <SysTick_Config>
 8004cd0:	4603      	mov	r3, r0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
	...

08004cdc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e098      	b.n	8004e20 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8004e2c <HAL_DMA_Init+0x150>)
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d80f      	bhi.n	8004d1a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	4b4b      	ldr	r3, [pc, #300]	@ (8004e30 <HAL_DMA_Init+0x154>)
 8004d02:	4413      	add	r3, r2
 8004d04:	4a4b      	ldr	r2, [pc, #300]	@ (8004e34 <HAL_DMA_Init+0x158>)
 8004d06:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0a:	091b      	lsrs	r3, r3, #4
 8004d0c:	009a      	lsls	r2, r3, #2
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a48      	ldr	r2, [pc, #288]	@ (8004e38 <HAL_DMA_Init+0x15c>)
 8004d16:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d18:	e00e      	b.n	8004d38 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4b46      	ldr	r3, [pc, #280]	@ (8004e3c <HAL_DMA_Init+0x160>)
 8004d22:	4413      	add	r3, r2
 8004d24:	4a43      	ldr	r2, [pc, #268]	@ (8004e34 <HAL_DMA_Init+0x158>)
 8004d26:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2a:	091b      	lsrs	r3, r3, #4
 8004d2c:	009a      	lsls	r2, r3, #2
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a42      	ldr	r2, [pc, #264]	@ (8004e40 <HAL_DMA_Init+0x164>)
 8004d36:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d52:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004d5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d92:	d039      	beq.n	8004e08 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d98:	4a27      	ldr	r2, [pc, #156]	@ (8004e38 <HAL_DMA_Init+0x15c>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d11a      	bne.n	8004dd4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004d9e:	4b29      	ldr	r3, [pc, #164]	@ (8004e44 <HAL_DMA_Init+0x168>)
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da6:	f003 031c 	and.w	r3, r3, #28
 8004daa:	210f      	movs	r1, #15
 8004dac:	fa01 f303 	lsl.w	r3, r1, r3
 8004db0:	43db      	mvns	r3, r3
 8004db2:	4924      	ldr	r1, [pc, #144]	@ (8004e44 <HAL_DMA_Init+0x168>)
 8004db4:	4013      	ands	r3, r2
 8004db6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004db8:	4b22      	ldr	r3, [pc, #136]	@ (8004e44 <HAL_DMA_Init+0x168>)
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6859      	ldr	r1, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc4:	f003 031c 	and.w	r3, r3, #28
 8004dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dcc:	491d      	ldr	r1, [pc, #116]	@ (8004e44 <HAL_DMA_Init+0x168>)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	600b      	str	r3, [r1, #0]
 8004dd2:	e019      	b.n	8004e08 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004dd4:	4b1c      	ldr	r3, [pc, #112]	@ (8004e48 <HAL_DMA_Init+0x16c>)
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ddc:	f003 031c 	and.w	r3, r3, #28
 8004de0:	210f      	movs	r1, #15
 8004de2:	fa01 f303 	lsl.w	r3, r1, r3
 8004de6:	43db      	mvns	r3, r3
 8004de8:	4917      	ldr	r1, [pc, #92]	@ (8004e48 <HAL_DMA_Init+0x16c>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004dee:	4b16      	ldr	r3, [pc, #88]	@ (8004e48 <HAL_DMA_Init+0x16c>)
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6859      	ldr	r1, [r3, #4]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfa:	f003 031c 	and.w	r3, r3, #28
 8004dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004e02:	4911      	ldr	r1, [pc, #68]	@ (8004e48 <HAL_DMA_Init+0x16c>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	40020407 	.word	0x40020407
 8004e30:	bffdfff8 	.word	0xbffdfff8
 8004e34:	cccccccd 	.word	0xcccccccd
 8004e38:	40020000 	.word	0x40020000
 8004e3c:	bffdfbf8 	.word	0xbffdfbf8
 8004e40:	40020400 	.word	0x40020400
 8004e44:	400200a8 	.word	0x400200a8
 8004e48:	400204a8 	.word	0x400204a8

08004e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_DMA_Start_IT+0x20>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e04b      	b.n	8004f04 <HAL_DMA_Start_IT+0xb8>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d13a      	bne.n	8004ef6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0201 	bic.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f95f 	bl	8005168 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d008      	beq.n	8004ec4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f042 020e 	orr.w	r2, r2, #14
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	e00f      	b.n	8004ee4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0204 	bic.w	r2, r2, #4
 8004ed2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f042 020a 	orr.w	r2, r2, #10
 8004ee2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	e005      	b.n	8004f02 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004efe:	2302      	movs	r3, #2
 8004f00:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f14:	2300      	movs	r3, #0
 8004f16:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d008      	beq.n	8004f36 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2204      	movs	r2, #4
 8004f28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e022      	b.n	8004f7c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 020e 	bic.w	r2, r2, #14
 8004f44:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0201 	bic.w	r2, r2, #1
 8004f54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	f003 021c 	and.w	r2, r3, #28
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	2101      	movs	r1, #1
 8004f64:	fa01 f202 	lsl.w	r2, r1, r2
 8004f68:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d005      	beq.n	8004fac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2204      	movs	r2, #4
 8004fa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	73fb      	strb	r3, [r7, #15]
 8004faa:	e029      	b.n	8005000 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f022 020e 	bic.w	r2, r2, #14
 8004fba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd0:	f003 021c 	and.w	r2, r3, #28
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd8:	2101      	movs	r1, #1
 8004fda:	fa01 f202 	lsl.w	r2, r1, r2
 8004fde:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	4798      	blx	r3
    }
  }
  return status;
 8005000:	7bfb      	ldrb	r3, [r7, #15]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b084      	sub	sp, #16
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005026:	f003 031c 	and.w	r3, r3, #28
 800502a:	2204      	movs	r2, #4
 800502c:	409a      	lsls	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4013      	ands	r3, r2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d026      	beq.n	8005084 <HAL_DMA_IRQHandler+0x7a>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	2b00      	cmp	r3, #0
 800503e:	d021      	beq.n	8005084 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0320 	and.w	r3, r3, #32
 800504a:	2b00      	cmp	r3, #0
 800504c:	d107      	bne.n	800505e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0204 	bic.w	r2, r2, #4
 800505c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005062:	f003 021c 	and.w	r2, r3, #28
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506a:	2104      	movs	r1, #4
 800506c:	fa01 f202 	lsl.w	r2, r1, r2
 8005070:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005076:	2b00      	cmp	r3, #0
 8005078:	d071      	beq.n	800515e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005082:	e06c      	b.n	800515e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005088:	f003 031c 	and.w	r3, r3, #28
 800508c:	2202      	movs	r2, #2
 800508e:	409a      	lsls	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4013      	ands	r3, r2
 8005094:	2b00      	cmp	r3, #0
 8005096:	d02e      	beq.n	80050f6 <HAL_DMA_IRQHandler+0xec>
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d029      	beq.n	80050f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0320 	and.w	r3, r3, #32
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10b      	bne.n	80050c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 020a 	bic.w	r2, r2, #10
 80050be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050cc:	f003 021c 	and.w	r2, r3, #28
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	2102      	movs	r1, #2
 80050d6:	fa01 f202 	lsl.w	r2, r1, r2
 80050da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d038      	beq.n	800515e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80050f4:	e033      	b.n	800515e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fa:	f003 031c 	and.w	r3, r3, #28
 80050fe:	2208      	movs	r2, #8
 8005100:	409a      	lsls	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	4013      	ands	r3, r2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d02a      	beq.n	8005160 <HAL_DMA_IRQHandler+0x156>
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	f003 0308 	and.w	r3, r3, #8
 8005110:	2b00      	cmp	r3, #0
 8005112:	d025      	beq.n	8005160 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 020e 	bic.w	r2, r2, #14
 8005122:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005128:	f003 021c 	and.w	r2, r3, #28
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005130:	2101      	movs	r1, #1
 8005132:	fa01 f202 	lsl.w	r2, r1, r2
 8005136:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005152:	2b00      	cmp	r3, #0
 8005154:	d004      	beq.n	8005160 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800515e:	bf00      	nop
 8005160:	bf00      	nop
}
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517a:	f003 021c 	and.w	r2, r3, #28
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	2101      	movs	r1, #1
 8005184:	fa01 f202 	lsl.w	r2, r1, r2
 8005188:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	2b10      	cmp	r3, #16
 8005198:	d108      	bne.n	80051ac <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80051aa:	e007      	b.n	80051bc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	60da      	str	r2, [r3, #12]
}
 80051bc:	bf00      	nop
 80051be:	3714      	adds	r7, #20
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80051d6:	2300      	movs	r3, #0
 80051d8:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80051da:	4b2f      	ldr	r3, [pc, #188]	@ (8005298 <HAL_FLASH_Program+0xd0>)
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d101      	bne.n	80051e6 <HAL_FLASH_Program+0x1e>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e053      	b.n	800528e <HAL_FLASH_Program+0xc6>
 80051e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005298 <HAL_FLASH_Program+0xd0>)
 80051e8:	2201      	movs	r2, #1
 80051ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80051ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80051f0:	f000 f888 	bl	8005304 <FLASH_WaitForLastOperation>
 80051f4:	4603      	mov	r3, r0
 80051f6:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80051f8:	7dfb      	ldrb	r3, [r7, #23]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d143      	bne.n	8005286 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80051fe:	4b26      	ldr	r3, [pc, #152]	@ (8005298 <HAL_FLASH_Program+0xd0>)
 8005200:	2200      	movs	r2, #0
 8005202:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005204:	4b25      	ldr	r3, [pc, #148]	@ (800529c <HAL_FLASH_Program+0xd4>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800520c:	2b00      	cmp	r3, #0
 800520e:	d009      	beq.n	8005224 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005210:	4b22      	ldr	r3, [pc, #136]	@ (800529c <HAL_FLASH_Program+0xd4>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a21      	ldr	r2, [pc, #132]	@ (800529c <HAL_FLASH_Program+0xd4>)
 8005216:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800521a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800521c:	4b1e      	ldr	r3, [pc, #120]	@ (8005298 <HAL_FLASH_Program+0xd0>)
 800521e:	2202      	movs	r2, #2
 8005220:	771a      	strb	r2, [r3, #28]
 8005222:	e002      	b.n	800522a <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005224:	4b1c      	ldr	r3, [pc, #112]	@ (8005298 <HAL_FLASH_Program+0xd0>)
 8005226:	2200      	movs	r2, #0
 8005228:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d107      	bne.n	8005240 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8005230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005234:	68b8      	ldr	r0, [r7, #8]
 8005236:	f000 f8bb 	bl	80053b0 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800523a:	2301      	movs	r3, #1
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	e010      	b.n	8005262 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2b01      	cmp	r3, #1
 8005244:	d002      	beq.n	800524c <HAL_FLASH_Program+0x84>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2b02      	cmp	r3, #2
 800524a:	d10a      	bne.n	8005262 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	4619      	mov	r1, r3
 8005250:	68b8      	ldr	r0, [r7, #8]
 8005252:	f000 f8d3 	bl	80053fc <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2b02      	cmp	r3, #2
 800525a:	d102      	bne.n	8005262 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800525c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005260:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005262:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005266:	f000 f84d 	bl	8005304 <FLASH_WaitForLastOperation>
 800526a:	4603      	mov	r3, r0
 800526c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d006      	beq.n	8005282 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8005274:	4b09      	ldr	r3, [pc, #36]	@ (800529c <HAL_FLASH_Program+0xd4>)
 8005276:	695a      	ldr	r2, [r3, #20]
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	43db      	mvns	r3, r3
 800527c:	4907      	ldr	r1, [pc, #28]	@ (800529c <HAL_FLASH_Program+0xd4>)
 800527e:	4013      	ands	r3, r2
 8005280:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005282:	f000 f9cd 	bl	8005620 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005286:	4b04      	ldr	r3, [pc, #16]	@ (8005298 <HAL_FLASH_Program+0xd0>)
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]

  return status;
 800528c:	7dfb      	ldrb	r3, [r7, #23]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	20000028 	.word	0x20000028
 800529c:	40022000 	.word	0x40022000

080052a0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80052a6:	2300      	movs	r3, #0
 80052a8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80052aa:	4b0b      	ldr	r3, [pc, #44]	@ (80052d8 <HAL_FLASH_Unlock+0x38>)
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	da0b      	bge.n	80052ca <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80052b2:	4b09      	ldr	r3, [pc, #36]	@ (80052d8 <HAL_FLASH_Unlock+0x38>)
 80052b4:	4a09      	ldr	r2, [pc, #36]	@ (80052dc <HAL_FLASH_Unlock+0x3c>)
 80052b6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80052b8:	4b07      	ldr	r3, [pc, #28]	@ (80052d8 <HAL_FLASH_Unlock+0x38>)
 80052ba:	4a09      	ldr	r2, [pc, #36]	@ (80052e0 <HAL_FLASH_Unlock+0x40>)
 80052bc:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80052be:	4b06      	ldr	r3, [pc, #24]	@ (80052d8 <HAL_FLASH_Unlock+0x38>)
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	da01      	bge.n	80052ca <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80052ca:	79fb      	ldrb	r3, [r7, #7]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr
 80052d8:	40022000 	.word	0x40022000
 80052dc:	45670123 	.word	0x45670123
 80052e0:	cdef89ab 	.word	0xcdef89ab

080052e4 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80052e8:	4b05      	ldr	r3, [pc, #20]	@ (8005300 <HAL_FLASH_Lock+0x1c>)
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	4a04      	ldr	r2, [pc, #16]	@ (8005300 <HAL_FLASH_Lock+0x1c>)
 80052ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80052f2:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	40022000 	.word	0x40022000

08005304 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800530c:	f7fe f8ea 	bl	80034e4 <HAL_GetTick>
 8005310:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005312:	e00d      	b.n	8005330 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800531a:	d009      	beq.n	8005330 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 800531c:	f7fe f8e2 	bl	80034e4 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	429a      	cmp	r2, r3
 800532a:	d801      	bhi.n	8005330 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e035      	b.n	800539c <FLASH_WaitForLastOperation+0x98>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005330:	4b1c      	ldr	r3, [pc, #112]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1eb      	bne.n	8005314 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800533c:	4b19      	ldr	r3, [pc, #100]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 800533e:	691a      	ldr	r2, [r3, #16]
 8005340:	4b19      	ldr	r3, [pc, #100]	@ (80053a8 <FLASH_WaitForLastOperation+0xa4>)
 8005342:	4013      	ands	r3, r2
 8005344:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01d      	beq.n	8005388 <FLASH_WaitForLastOperation+0x84>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800534c:	4b17      	ldr	r3, [pc, #92]	@ (80053ac <FLASH_WaitForLastOperation+0xa8>)
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4313      	orrs	r3, r2
 8005354:	4a15      	ldr	r2, [pc, #84]	@ (80053ac <FLASH_WaitForLastOperation+0xa8>)
 8005356:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800535e:	d307      	bcc.n	8005370 <FLASH_WaitForLastOperation+0x6c>
 8005360:	4b10      	ldr	r3, [pc, #64]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 8005362:	699a      	ldr	r2, [r3, #24]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800536a:	490e      	ldr	r1, [pc, #56]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 800536c:	4313      	orrs	r3, r2
 800536e:	618b      	str	r3, [r1, #24]
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d004      	beq.n	8005384 <FLASH_WaitForLastOperation+0x80>
 800537a:	4a0a      	ldr	r2, [pc, #40]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005382:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e009      	b.n	800539c <FLASH_WaitForLastOperation+0x98>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005388:	4b06      	ldr	r3, [pc, #24]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <FLASH_WaitForLastOperation+0x96>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005394:	4b03      	ldr	r3, [pc, #12]	@ (80053a4 <FLASH_WaitForLastOperation+0xa0>)
 8005396:	2201      	movs	r2, #1
 8005398:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	40022000 	.word	0x40022000
 80053a8:	0002c3fa 	.word	0x0002c3fa
 80053ac:	20000028 	.word	0x20000028

080053b0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80053bc:	4b0e      	ldr	r3, [pc, #56]	@ (80053f8 <FLASH_Program_DoubleWord+0x48>)
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	4a0d      	ldr	r2, [pc, #52]	@ (80053f8 <FLASH_Program_DoubleWord+0x48>)
 80053c2:	f043 0301 	orr.w	r3, r3, #1
 80053c6:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	683a      	ldr	r2, [r7, #0]
 80053cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80053ce:	f3bf 8f6f 	isb	sy
}
 80053d2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80053d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053d8:	f04f 0200 	mov.w	r2, #0
 80053dc:	f04f 0300 	mov.w	r3, #0
 80053e0:	000a      	movs	r2, r1
 80053e2:	2300      	movs	r3, #0
 80053e4:	68f9      	ldr	r1, [r7, #12]
 80053e6:	3104      	adds	r1, #4
 80053e8:	4613      	mov	r3, r2
 80053ea:	600b      	str	r3, [r1, #0]
}
 80053ec:	bf00      	nop
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr
 80053f8:	40022000 	.word	0x40022000

080053fc <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b089      	sub	sp, #36	@ 0x24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8005406:	2340      	movs	r3, #64	@ 0x40
 8005408:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005412:	4b14      	ldr	r3, [pc, #80]	@ (8005464 <FLASH_Program_Fast+0x68>)
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	4a13      	ldr	r2, [pc, #76]	@ (8005464 <FLASH_Program_Fast+0x68>)
 8005418:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800541c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800541e:	f3ef 8310 	mrs	r3, PRIMASK
 8005422:	60fb      	str	r3, [r7, #12]
  return(result);
 8005424:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8005426:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005428:	b672      	cpsid	i
}
 800542a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	3304      	adds	r3, #4
 8005438:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	3304      	adds	r3, #4
 800543e:	617b      	str	r3, [r7, #20]
    row_index--;
 8005440:	7ffb      	ldrb	r3, [r7, #31]
 8005442:	3b01      	subs	r3, #1
 8005444:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8005446:	7ffb      	ldrb	r3, [r7, #31]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1ef      	bne.n	800542c <FLASH_Program_Fast+0x30>
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f383 8810 	msr	PRIMASK, r3
}
 8005456:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8005458:	bf00      	nop
 800545a:	3724      	adds	r7, #36	@ 0x24
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	40022000 	.word	0x40022000

08005468 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005472:	4b48      	ldr	r3, [pc, #288]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d101      	bne.n	800547e <HAL_FLASHEx_Erase+0x16>
 800547a:	2302      	movs	r3, #2
 800547c:	e085      	b.n	800558a <HAL_FLASHEx_Erase+0x122>
 800547e:	4b45      	ldr	r3, [pc, #276]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 8005480:	2201      	movs	r2, #1
 8005482:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005484:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005488:	f7ff ff3c 	bl	8005304 <FLASH_WaitForLastOperation>
 800548c:	4603      	mov	r3, r0
 800548e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005490:	7bfb      	ldrb	r3, [r7, #15]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d175      	bne.n	8005582 <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005496:	4b3f      	ldr	r3, [pc, #252]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 8005498:	2200      	movs	r2, #0
 800549a:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800549c:	4b3e      	ldr	r3, [pc, #248]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d013      	beq.n	80054d0 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80054a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d009      	beq.n	80054c8 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80054b4:	4b38      	ldr	r3, [pc, #224]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a37      	ldr	r2, [pc, #220]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 80054ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054be:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80054c0:	4b34      	ldr	r3, [pc, #208]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 80054c2:	2203      	movs	r2, #3
 80054c4:	771a      	strb	r2, [r3, #28]
 80054c6:	e016      	b.n	80054f6 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80054c8:	4b32      	ldr	r3, [pc, #200]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 80054ca:	2201      	movs	r2, #1
 80054cc:	771a      	strb	r2, [r3, #28]
 80054ce:	e012      	b.n	80054f6 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80054d0:	4b31      	ldr	r3, [pc, #196]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d009      	beq.n	80054f0 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80054dc:	4b2e      	ldr	r3, [pc, #184]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a2d      	ldr	r2, [pc, #180]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 80054e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054e6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80054e8:	4b2a      	ldr	r3, [pc, #168]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 80054ea:	2202      	movs	r2, #2
 80054ec:	771a      	strb	r2, [r3, #28]
 80054ee:	e002      	b.n	80054f6 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80054f0:	4b28      	ldr	r3, [pc, #160]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d111      	bne.n	8005522 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	4618      	mov	r0, r3
 8005504:	f000 f84a 	bl	800559c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005508:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800550c:	f7ff fefa 	bl	8005304 <FLASH_WaitForLastOperation>
 8005510:	4603      	mov	r3, r0
 8005512:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8005514:	4b20      	ldr	r3, [pc, #128]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	4a1f      	ldr	r2, [pc, #124]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 800551a:	f023 0304 	bic.w	r3, r3, #4
 800551e:	6153      	str	r3, [r2, #20]
 8005520:	e02d      	b.n	800557e <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005528:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	60bb      	str	r3, [r7, #8]
 8005530:	e01d      	b.n	800556e <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	4619      	mov	r1, r3
 8005538:	68b8      	ldr	r0, [r7, #8]
 800553a:	f000 f84d 	bl	80055d8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800553e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005542:	f7ff fedf 	bl	8005304 <FLASH_WaitForLastOperation>
 8005546:	4603      	mov	r3, r0
 8005548:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800554a:	4b13      	ldr	r3, [pc, #76]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	4a12      	ldr	r2, [pc, #72]	@ (8005598 <HAL_FLASHEx_Erase+0x130>)
 8005550:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8005554:	f023 0302 	bic.w	r3, r3, #2
 8005558:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	601a      	str	r2, [r3, #0]
          break;
 8005566:	e00a      	b.n	800557e <HAL_FLASHEx_Erase+0x116>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	3301      	adds	r3, #1
 800556c:	60bb      	str	r3, [r7, #8]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	4413      	add	r3, r2
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	429a      	cmp	r2, r3
 800557c:	d3d9      	bcc.n	8005532 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800557e:	f000 f84f 	bl	8005620 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005582:	4b04      	ldr	r3, [pc, #16]	@ (8005594 <HAL_FLASHEx_Erase+0x12c>)
 8005584:	2200      	movs	r2, #0
 8005586:	701a      	strb	r2, [r3, #0]

  return status;
 8005588:	7bfb      	ldrb	r3, [r7, #15]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3710      	adds	r7, #16
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000028 	.word	0x20000028
 8005598:	40022000 	.word	0x40022000

0800559c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80055ae:	4b09      	ldr	r3, [pc, #36]	@ (80055d4 <FLASH_MassErase+0x38>)
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	4a08      	ldr	r2, [pc, #32]	@ (80055d4 <FLASH_MassErase+0x38>)
 80055b4:	f043 0304 	orr.w	r3, r3, #4
 80055b8:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80055ba:	4b06      	ldr	r3, [pc, #24]	@ (80055d4 <FLASH_MassErase+0x38>)
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	4a05      	ldr	r2, [pc, #20]	@ (80055d4 <FLASH_MassErase+0x38>)
 80055c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c4:	6153      	str	r3, [r2, #20]
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	40022000 	.word	0x40022000

080055d8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80055e2:	4b0e      	ldr	r3, [pc, #56]	@ (800561c <FLASH_PageErase+0x44>)
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 80055f2:	490a      	ldr	r1, [pc, #40]	@ (800561c <FLASH_PageErase+0x44>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80055f8:	4b08      	ldr	r3, [pc, #32]	@ (800561c <FLASH_PageErase+0x44>)
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	4a07      	ldr	r2, [pc, #28]	@ (800561c <FLASH_PageErase+0x44>)
 80055fe:	f043 0302 	orr.w	r3, r3, #2
 8005602:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005604:	4b05      	ldr	r3, [pc, #20]	@ (800561c <FLASH_PageErase+0x44>)
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	4a04      	ldr	r2, [pc, #16]	@ (800561c <FLASH_PageErase+0x44>)
 800560a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800560e:	6153      	str	r3, [r2, #20]
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	40022000 	.word	0x40022000

08005620 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8005626:	4b21      	ldr	r3, [pc, #132]	@ (80056ac <FLASH_FlushCaches+0x8c>)
 8005628:	7f1b      	ldrb	r3, [r3, #28]
 800562a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d002      	beq.n	8005638 <FLASH_FlushCaches+0x18>
 8005632:	79fb      	ldrb	r3, [r7, #7]
 8005634:	2b03      	cmp	r3, #3
 8005636:	d117      	bne.n	8005668 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005638:	4b1d      	ldr	r3, [pc, #116]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a1c      	ldr	r2, [pc, #112]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 800563e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005642:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005644:	4b1a      	ldr	r3, [pc, #104]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a19      	ldr	r2, [pc, #100]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 800564a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800564e:	6013      	str	r3, [r2, #0]
 8005650:	4b17      	ldr	r3, [pc, #92]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a16      	ldr	r2, [pc, #88]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005656:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800565a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800565c:	4b14      	ldr	r3, [pc, #80]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a13      	ldr	r2, [pc, #76]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005662:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005666:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8005668:	79fb      	ldrb	r3, [r7, #7]
 800566a:	2b02      	cmp	r3, #2
 800566c:	d002      	beq.n	8005674 <FLASH_FlushCaches+0x54>
 800566e:	79fb      	ldrb	r3, [r7, #7]
 8005670:	2b03      	cmp	r3, #3
 8005672:	d111      	bne.n	8005698 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005674:	4b0e      	ldr	r3, [pc, #56]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a0d      	ldr	r2, [pc, #52]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 800567a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4b0b      	ldr	r3, [pc, #44]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a0a      	ldr	r2, [pc, #40]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005686:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800568a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800568c:	4b08      	ldr	r3, [pc, #32]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a07      	ldr	r2, [pc, #28]	@ (80056b0 <FLASH_FlushCaches+0x90>)
 8005692:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005696:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005698:	4b04      	ldr	r3, [pc, #16]	@ (80056ac <FLASH_FlushCaches+0x8c>)
 800569a:	2200      	movs	r2, #0
 800569c:	771a      	strb	r2, [r3, #28]
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	20000028 	.word	0x20000028
 80056b0:	40022000 	.word	0x40022000

080056b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056c2:	e148      	b.n	8005956 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	2101      	movs	r1, #1
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	fa01 f303 	lsl.w	r3, r1, r3
 80056d0:	4013      	ands	r3, r2
 80056d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 813a 	beq.w	8005950 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f003 0303 	and.w	r3, r3, #3
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d005      	beq.n	80056f4 <HAL_GPIO_Init+0x40>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 0303 	and.w	r3, r3, #3
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d130      	bne.n	8005756 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	005b      	lsls	r3, r3, #1
 80056fe:	2203      	movs	r2, #3
 8005700:	fa02 f303 	lsl.w	r3, r2, r3
 8005704:	43db      	mvns	r3, r3
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4013      	ands	r3, r2
 800570a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	68da      	ldr	r2, [r3, #12]
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	4313      	orrs	r3, r2
 800571c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800572a:	2201      	movs	r2, #1
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	fa02 f303 	lsl.w	r3, r2, r3
 8005732:	43db      	mvns	r3, r3
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	4013      	ands	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	091b      	lsrs	r3, r3, #4
 8005740:	f003 0201 	and.w	r2, r3, #1
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	2b03      	cmp	r3, #3
 8005760:	d017      	beq.n	8005792 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	2203      	movs	r2, #3
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	43db      	mvns	r3, r3
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	4013      	ands	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	fa02 f303 	lsl.w	r3, r2, r3
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	4313      	orrs	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f003 0303 	and.w	r3, r3, #3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d123      	bne.n	80057e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	08da      	lsrs	r2, r3, #3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	3208      	adds	r2, #8
 80057a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f003 0307 	and.w	r3, r3, #7
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	220f      	movs	r2, #15
 80057b6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ba:	43db      	mvns	r3, r3
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	4013      	ands	r3, r2
 80057c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	691a      	ldr	r2, [r3, #16]
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f003 0307 	and.w	r3, r3, #7
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	fa02 f303 	lsl.w	r3, r2, r3
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	08da      	lsrs	r2, r3, #3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3208      	adds	r2, #8
 80057e0:	6939      	ldr	r1, [r7, #16]
 80057e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	2203      	movs	r2, #3
 80057f2:	fa02 f303 	lsl.w	r3, r2, r3
 80057f6:	43db      	mvns	r3, r3
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	4013      	ands	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f003 0203 	and.w	r2, r3, #3
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	005b      	lsls	r3, r3, #1
 800580a:	fa02 f303 	lsl.w	r3, r2, r3
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	4313      	orrs	r3, r2
 8005812:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 8094 	beq.w	8005950 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005828:	4b52      	ldr	r3, [pc, #328]	@ (8005974 <HAL_GPIO_Init+0x2c0>)
 800582a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800582c:	4a51      	ldr	r2, [pc, #324]	@ (8005974 <HAL_GPIO_Init+0x2c0>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	6613      	str	r3, [r2, #96]	@ 0x60
 8005834:	4b4f      	ldr	r3, [pc, #316]	@ (8005974 <HAL_GPIO_Init+0x2c0>)
 8005836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	60bb      	str	r3, [r7, #8]
 800583e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005840:	4a4d      	ldr	r2, [pc, #308]	@ (8005978 <HAL_GPIO_Init+0x2c4>)
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	089b      	lsrs	r3, r3, #2
 8005846:	3302      	adds	r3, #2
 8005848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800584c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f003 0303 	and.w	r3, r3, #3
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	220f      	movs	r2, #15
 8005858:	fa02 f303 	lsl.w	r3, r2, r3
 800585c:	43db      	mvns	r3, r3
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	4013      	ands	r3, r2
 8005862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800586a:	d00d      	beq.n	8005888 <HAL_GPIO_Init+0x1d4>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a43      	ldr	r2, [pc, #268]	@ (800597c <HAL_GPIO_Init+0x2c8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d007      	beq.n	8005884 <HAL_GPIO_Init+0x1d0>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a42      	ldr	r2, [pc, #264]	@ (8005980 <HAL_GPIO_Init+0x2cc>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d101      	bne.n	8005880 <HAL_GPIO_Init+0x1cc>
 800587c:	2302      	movs	r3, #2
 800587e:	e004      	b.n	800588a <HAL_GPIO_Init+0x1d6>
 8005880:	2307      	movs	r3, #7
 8005882:	e002      	b.n	800588a <HAL_GPIO_Init+0x1d6>
 8005884:	2301      	movs	r3, #1
 8005886:	e000      	b.n	800588a <HAL_GPIO_Init+0x1d6>
 8005888:	2300      	movs	r3, #0
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	f002 0203 	and.w	r2, r2, #3
 8005890:	0092      	lsls	r2, r2, #2
 8005892:	4093      	lsls	r3, r2
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	4313      	orrs	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800589a:	4937      	ldr	r1, [pc, #220]	@ (8005978 <HAL_GPIO_Init+0x2c4>)
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	089b      	lsrs	r3, r3, #2
 80058a0:	3302      	adds	r3, #2
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80058a8:	4b36      	ldr	r3, [pc, #216]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	43db      	mvns	r3, r3
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	4013      	ands	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d003      	beq.n	80058cc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80058cc:	4a2d      	ldr	r2, [pc, #180]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80058d2:	4b2c      	ldr	r3, [pc, #176]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	43db      	mvns	r3, r3
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4013      	ands	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80058f6:	4a23      	ldr	r2, [pc, #140]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80058fc:	4b21      	ldr	r3, [pc, #132]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	43db      	mvns	r3, r3
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4013      	ands	r3, r2
 800590a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4313      	orrs	r3, r2
 800591e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005920:	4a18      	ldr	r2, [pc, #96]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005926:	4b17      	ldr	r3, [pc, #92]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	43db      	mvns	r3, r3
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	4013      	ands	r3, r2
 8005934:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800594a:	4a0e      	ldr	r2, [pc, #56]	@ (8005984 <HAL_GPIO_Init+0x2d0>)
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	3301      	adds	r3, #1
 8005954:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	fa22 f303 	lsr.w	r3, r2, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	f47f aeaf 	bne.w	80056c4 <HAL_GPIO_Init+0x10>
  }
}
 8005966:	bf00      	nop
 8005968:	bf00      	nop
 800596a:	371c      	adds	r7, #28
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	40021000 	.word	0x40021000
 8005978:	40010000 	.word	0x40010000
 800597c:	48000400 	.word	0x48000400
 8005980:	48000800 	.word	0x48000800
 8005984:	40010400 	.word	0x40010400

08005988 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	460b      	mov	r3, r1
 8005992:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	887b      	ldrh	r3, [r7, #2]
 800599a:	4013      	ands	r3, r2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059a0:	2301      	movs	r3, #1
 80059a2:	73fb      	strb	r3, [r7, #15]
 80059a4:	e001      	b.n	80059aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059a6:	2300      	movs	r3, #0
 80059a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	460b      	mov	r3, r1
 80059c2:	807b      	strh	r3, [r7, #2]
 80059c4:	4613      	mov	r3, r2
 80059c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059c8:	787b      	ldrb	r3, [r7, #1]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80059ce:	887a      	ldrh	r2, [r7, #2]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80059d4:	e002      	b.n	80059dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80059d6:	887a      	ldrh	r2, [r7, #2]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80059ec:	4b04      	ldr	r3, [pc, #16]	@ (8005a00 <HAL_PWREx_GetVoltageRange+0x18>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	40007000 	.word	0x40007000

08005a04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a12:	d130      	bne.n	8005a76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a14:	4b23      	ldr	r3, [pc, #140]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a20:	d038      	beq.n	8005a94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a22:	4b20      	ldr	r3, [pc, #128]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005a32:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2232      	movs	r2, #50	@ 0x32
 8005a38:	fb02 f303 	mul.w	r3, r2, r3
 8005a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005aac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a42:	0c9b      	lsrs	r3, r3, #18
 8005a44:	3301      	adds	r3, #1
 8005a46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a48:	e002      	b.n	8005a50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a50:	4b14      	ldr	r3, [pc, #80]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a5c:	d102      	bne.n	8005a64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1f2      	bne.n	8005a4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005a64:	4b0f      	ldr	r3, [pc, #60]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a70:	d110      	bne.n	8005a94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e00f      	b.n	8005a96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a76:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a82:	d007      	beq.n	8005a94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005a84:	4b07      	ldr	r3, [pc, #28]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a8c:	4a05      	ldr	r2, [pc, #20]	@ (8005aa4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3714      	adds	r7, #20
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	40007000 	.word	0x40007000
 8005aa8:	2000001c 	.word	0x2000001c
 8005aac:	431bde83 	.word	0x431bde83

08005ab0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b088      	sub	sp, #32
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d102      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	f000 bc02 	b.w	80062c8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ac4:	4b96      	ldr	r3, [pc, #600]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f003 030c 	and.w	r3, r3, #12
 8005acc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ace:	4b94      	ldr	r3, [pc, #592]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0310 	and.w	r3, r3, #16
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 80e4 	beq.w	8005cae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d007      	beq.n	8005afc <HAL_RCC_OscConfig+0x4c>
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	2b0c      	cmp	r3, #12
 8005af0:	f040 808b 	bne.w	8005c0a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	f040 8087 	bne.w	8005c0a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005afc:	4b88      	ldr	r3, [pc, #544]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0302 	and.w	r3, r3, #2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d005      	beq.n	8005b14 <HAL_RCC_OscConfig+0x64>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d101      	bne.n	8005b14 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e3d9      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a1a      	ldr	r2, [r3, #32]
 8005b18:	4b81      	ldr	r3, [pc, #516]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0308 	and.w	r3, r3, #8
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d004      	beq.n	8005b2e <HAL_RCC_OscConfig+0x7e>
 8005b24:	4b7e      	ldr	r3, [pc, #504]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b2c:	e005      	b.n	8005b3a <HAL_RCC_OscConfig+0x8a>
 8005b2e:	4b7c      	ldr	r3, [pc, #496]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b34:	091b      	lsrs	r3, r3, #4
 8005b36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d223      	bcs.n	8005b86 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 fd8c 	bl	8006660 <RCC_SetFlashLatencyFromMSIRange>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e3ba      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b52:	4b73      	ldr	r3, [pc, #460]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a72      	ldr	r2, [pc, #456]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b58:	f043 0308 	orr.w	r3, r3, #8
 8005b5c:	6013      	str	r3, [r2, #0]
 8005b5e:	4b70      	ldr	r3, [pc, #448]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	496d      	ldr	r1, [pc, #436]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b70:	4b6b      	ldr	r3, [pc, #428]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	4968      	ldr	r1, [pc, #416]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b80:	4313      	orrs	r3, r2
 8005b82:	604b      	str	r3, [r1, #4]
 8005b84:	e025      	b.n	8005bd2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b86:	4b66      	ldr	r3, [pc, #408]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a65      	ldr	r2, [pc, #404]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b8c:	f043 0308 	orr.w	r3, r3, #8
 8005b90:	6013      	str	r3, [r2, #0]
 8005b92:	4b63      	ldr	r3, [pc, #396]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	4960      	ldr	r1, [pc, #384]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ba4:	4b5e      	ldr	r3, [pc, #376]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	69db      	ldr	r3, [r3, #28]
 8005bb0:	021b      	lsls	r3, r3, #8
 8005bb2:	495b      	ldr	r1, [pc, #364]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d109      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 fd4c 	bl	8006660 <RCC_SetFlashLatencyFromMSIRange>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e37a      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bd2:	f000 fc81 	bl	80064d8 <HAL_RCC_GetSysClockFreq>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	4b51      	ldr	r3, [pc, #324]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	091b      	lsrs	r3, r3, #4
 8005bde:	f003 030f 	and.w	r3, r3, #15
 8005be2:	4950      	ldr	r1, [pc, #320]	@ (8005d24 <HAL_RCC_OscConfig+0x274>)
 8005be4:	5ccb      	ldrb	r3, [r1, r3]
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	fa22 f303 	lsr.w	r3, r2, r3
 8005bee:	4a4e      	ldr	r2, [pc, #312]	@ (8005d28 <HAL_RCC_OscConfig+0x278>)
 8005bf0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8005d2c <HAL_RCC_OscConfig+0x27c>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fd fc24 	bl	8003444 <HAL_InitTick>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d052      	beq.n	8005cac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005c06:	7bfb      	ldrb	r3, [r7, #15]
 8005c08:	e35e      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d032      	beq.n	8005c78 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005c12:	4b43      	ldr	r3, [pc, #268]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a42      	ldr	r2, [pc, #264]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c18:	f043 0301 	orr.w	r3, r3, #1
 8005c1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005c1e:	f7fd fc61 	bl	80034e4 <HAL_GetTick>
 8005c22:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c24:	e008      	b.n	8005c38 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c26:	f7fd fc5d 	bl	80034e4 <HAL_GetTick>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d901      	bls.n	8005c38 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e347      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c38:	4b39      	ldr	r3, [pc, #228]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0302 	and.w	r3, r3, #2
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d0f0      	beq.n	8005c26 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c44:	4b36      	ldr	r3, [pc, #216]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a35      	ldr	r2, [pc, #212]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c4a:	f043 0308 	orr.w	r3, r3, #8
 8005c4e:	6013      	str	r3, [r2, #0]
 8005c50:	4b33      	ldr	r3, [pc, #204]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	4930      	ldr	r1, [pc, #192]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c62:	4b2f      	ldr	r3, [pc, #188]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	021b      	lsls	r3, r3, #8
 8005c70:	492b      	ldr	r1, [pc, #172]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	604b      	str	r3, [r1, #4]
 8005c76:	e01a      	b.n	8005cae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005c78:	4b29      	ldr	r3, [pc, #164]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a28      	ldr	r2, [pc, #160]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005c7e:	f023 0301 	bic.w	r3, r3, #1
 8005c82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005c84:	f7fd fc2e 	bl	80034e4 <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c8c:	f7fd fc2a 	bl	80034e4 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e314      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005c9e:	4b20      	ldr	r3, [pc, #128]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1f0      	bne.n	8005c8c <HAL_RCC_OscConfig+0x1dc>
 8005caa:	e000      	b.n	8005cae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005cac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d073      	beq.n	8005da2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d005      	beq.n	8005ccc <HAL_RCC_OscConfig+0x21c>
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	2b0c      	cmp	r3, #12
 8005cc4:	d10e      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	2b03      	cmp	r3, #3
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ccc:	4b14      	ldr	r3, [pc, #80]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d063      	beq.n	8005da0 <HAL_RCC_OscConfig+0x2f0>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d15f      	bne.n	8005da0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e2f1      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cec:	d106      	bne.n	8005cfc <HAL_RCC_OscConfig+0x24c>
 8005cee:	4b0c      	ldr	r3, [pc, #48]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a0b      	ldr	r2, [pc, #44]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	e025      	b.n	8005d48 <HAL_RCC_OscConfig+0x298>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d04:	d114      	bne.n	8005d30 <HAL_RCC_OscConfig+0x280>
 8005d06:	4b06      	ldr	r3, [pc, #24]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a05      	ldr	r2, [pc, #20]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005d0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	4b03      	ldr	r3, [pc, #12]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a02      	ldr	r2, [pc, #8]	@ (8005d20 <HAL_RCC_OscConfig+0x270>)
 8005d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	e013      	b.n	8005d48 <HAL_RCC_OscConfig+0x298>
 8005d20:	40021000 	.word	0x40021000
 8005d24:	0800b8e0 	.word	0x0800b8e0
 8005d28:	2000001c 	.word	0x2000001c
 8005d2c:	20000020 	.word	0x20000020
 8005d30:	4ba0      	ldr	r3, [pc, #640]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a9f      	ldr	r2, [pc, #636]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005d36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d3a:	6013      	str	r3, [r2, #0]
 8005d3c:	4b9d      	ldr	r3, [pc, #628]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a9c      	ldr	r2, [pc, #624]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005d42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d013      	beq.n	8005d78 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d50:	f7fd fbc8 	bl	80034e4 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d58:	f7fd fbc4 	bl	80034e4 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b64      	cmp	r3, #100	@ 0x64
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e2ae      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d6a:	4b92      	ldr	r3, [pc, #584]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0f0      	beq.n	8005d58 <HAL_RCC_OscConfig+0x2a8>
 8005d76:	e014      	b.n	8005da2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d78:	f7fd fbb4 	bl	80034e4 <HAL_GetTick>
 8005d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d7e:	e008      	b.n	8005d92 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d80:	f7fd fbb0 	bl	80034e4 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b64      	cmp	r3, #100	@ 0x64
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e29a      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d92:	4b88      	ldr	r3, [pc, #544]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1f0      	bne.n	8005d80 <HAL_RCC_OscConfig+0x2d0>
 8005d9e:	e000      	b.n	8005da2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005da0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d060      	beq.n	8005e70 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d005      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x310>
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	2b0c      	cmp	r3, #12
 8005db8:	d119      	bne.n	8005dee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d116      	bne.n	8005dee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005dc0:	4b7c      	ldr	r3, [pc, #496]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <HAL_RCC_OscConfig+0x328>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e277      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd8:	4b76      	ldr	r3, [pc, #472]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	061b      	lsls	r3, r3, #24
 8005de6:	4973      	ldr	r1, [pc, #460]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005dec:	e040      	b.n	8005e70 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d023      	beq.n	8005e3e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005df6:	4b6f      	ldr	r3, [pc, #444]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a6e      	ldr	r2, [pc, #440]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005dfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e02:	f7fd fb6f 	bl	80034e4 <HAL_GetTick>
 8005e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e08:	e008      	b.n	8005e1c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e0a:	f7fd fb6b 	bl	80034e4 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e255      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e1c:	4b65      	ldr	r3, [pc, #404]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0f0      	beq.n	8005e0a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e28:	4b62      	ldr	r3, [pc, #392]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	691b      	ldr	r3, [r3, #16]
 8005e34:	061b      	lsls	r3, r3, #24
 8005e36:	495f      	ldr	r1, [pc, #380]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	604b      	str	r3, [r1, #4]
 8005e3c:	e018      	b.n	8005e70 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a5c      	ldr	r2, [pc, #368]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e4a:	f7fd fb4b 	bl	80034e4 <HAL_GetTick>
 8005e4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e50:	e008      	b.n	8005e64 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e52:	f7fd fb47 	bl	80034e4 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d901      	bls.n	8005e64 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e231      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e64:	4b53      	ldr	r3, [pc, #332]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1f0      	bne.n	8005e52 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0308 	and.w	r3, r3, #8
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d03c      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d01c      	beq.n	8005ebe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e84:	4b4b      	ldr	r3, [pc, #300]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e8a:	4a4a      	ldr	r2, [pc, #296]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005e8c:	f043 0301 	orr.w	r3, r3, #1
 8005e90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e94:	f7fd fb26 	bl	80034e4 <HAL_GetTick>
 8005e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e9a:	e008      	b.n	8005eae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e9c:	f7fd fb22 	bl	80034e4 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e20c      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005eae:	4b41      	ldr	r3, [pc, #260]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d0ef      	beq.n	8005e9c <HAL_RCC_OscConfig+0x3ec>
 8005ebc:	e01b      	b.n	8005ef6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ec4:	4a3b      	ldr	r2, [pc, #236]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005ec6:	f023 0301 	bic.w	r3, r3, #1
 8005eca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ece:	f7fd fb09 	bl	80034e4 <HAL_GetTick>
 8005ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ed4:	e008      	b.n	8005ee8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed6:	f7fd fb05 	bl	80034e4 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d901      	bls.n	8005ee8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e1ef      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ee8:	4b32      	ldr	r3, [pc, #200]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1ef      	bne.n	8005ed6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 80a6 	beq.w	8006050 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f04:	2300      	movs	r3, #0
 8005f06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005f08:	4b2a      	ldr	r3, [pc, #168]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10d      	bne.n	8005f30 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f14:	4b27      	ldr	r3, [pc, #156]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f18:	4a26      	ldr	r2, [pc, #152]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f20:	4b24      	ldr	r3, [pc, #144]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f28:	60bb      	str	r3, [r7, #8]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f30:	4b21      	ldr	r3, [pc, #132]	@ (8005fb8 <HAL_RCC_OscConfig+0x508>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d118      	bne.n	8005f6e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8005fb8 <HAL_RCC_OscConfig+0x508>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a1d      	ldr	r2, [pc, #116]	@ (8005fb8 <HAL_RCC_OscConfig+0x508>)
 8005f42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f48:	f7fd facc 	bl	80034e4 <HAL_GetTick>
 8005f4c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f4e:	e008      	b.n	8005f62 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f50:	f7fd fac8 	bl	80034e4 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e1b2      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f62:	4b15      	ldr	r3, [pc, #84]	@ (8005fb8 <HAL_RCC_OscConfig+0x508>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d0f0      	beq.n	8005f50 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d108      	bne.n	8005f88 <HAL_RCC_OscConfig+0x4d8>
 8005f76:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f7e:	f043 0301 	orr.w	r3, r3, #1
 8005f82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f86:	e029      	b.n	8005fdc <HAL_RCC_OscConfig+0x52c>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	2b05      	cmp	r3, #5
 8005f8e:	d115      	bne.n	8005fbc <HAL_RCC_OscConfig+0x50c>
 8005f90:	4b08      	ldr	r3, [pc, #32]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f96:	4a07      	ldr	r2, [pc, #28]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005f98:	f043 0304 	orr.w	r3, r3, #4
 8005f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fa0:	4b04      	ldr	r3, [pc, #16]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fa6:	4a03      	ldr	r2, [pc, #12]	@ (8005fb4 <HAL_RCC_OscConfig+0x504>)
 8005fa8:	f043 0301 	orr.w	r3, r3, #1
 8005fac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fb0:	e014      	b.n	8005fdc <HAL_RCC_OscConfig+0x52c>
 8005fb2:	bf00      	nop
 8005fb4:	40021000 	.word	0x40021000
 8005fb8:	40007000 	.word	0x40007000
 8005fbc:	4b9a      	ldr	r3, [pc, #616]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8005fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fc2:	4a99      	ldr	r2, [pc, #612]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8005fc4:	f023 0301 	bic.w	r3, r3, #1
 8005fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fcc:	4b96      	ldr	r3, [pc, #600]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8005fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd2:	4a95      	ldr	r2, [pc, #596]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8005fd4:	f023 0304 	bic.w	r3, r3, #4
 8005fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d016      	beq.n	8006012 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fe4:	f7fd fa7e 	bl	80034e4 <HAL_GetTick>
 8005fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fea:	e00a      	b.n	8006002 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fec:	f7fd fa7a 	bl	80034e4 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e162      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006002:	4b89      	ldr	r3, [pc, #548]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006008:	f003 0302 	and.w	r3, r3, #2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0ed      	beq.n	8005fec <HAL_RCC_OscConfig+0x53c>
 8006010:	e015      	b.n	800603e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006012:	f7fd fa67 	bl	80034e4 <HAL_GetTick>
 8006016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006018:	e00a      	b.n	8006030 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800601a:	f7fd fa63 	bl	80034e4 <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006028:	4293      	cmp	r3, r2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e14b      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006030:	4b7d      	ldr	r3, [pc, #500]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006036:	f003 0302 	and.w	r3, r3, #2
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1ed      	bne.n	800601a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800603e:	7ffb      	ldrb	r3, [r7, #31]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d105      	bne.n	8006050 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006044:	4b78      	ldr	r3, [pc, #480]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006048:	4a77      	ldr	r2, [pc, #476]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 800604a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800604e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0320 	and.w	r3, r3, #32
 8006058:	2b00      	cmp	r3, #0
 800605a:	d03c      	beq.n	80060d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006060:	2b00      	cmp	r3, #0
 8006062:	d01c      	beq.n	800609e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006064:	4b70      	ldr	r3, [pc, #448]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006066:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800606a:	4a6f      	ldr	r2, [pc, #444]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 800606c:	f043 0301 	orr.w	r3, r3, #1
 8006070:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006074:	f7fd fa36 	bl	80034e4 <HAL_GetTick>
 8006078:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800607a:	e008      	b.n	800608e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800607c:	f7fd fa32 	bl	80034e4 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	2b02      	cmp	r3, #2
 8006088:	d901      	bls.n	800608e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e11c      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800608e:	4b66      	ldr	r3, [pc, #408]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006090:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b00      	cmp	r3, #0
 800609a:	d0ef      	beq.n	800607c <HAL_RCC_OscConfig+0x5cc>
 800609c:	e01b      	b.n	80060d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800609e:	4b62      	ldr	r3, [pc, #392]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80060a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060a4:	4a60      	ldr	r2, [pc, #384]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80060a6:	f023 0301 	bic.w	r3, r3, #1
 80060aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ae:	f7fd fa19 	bl	80034e4 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060b6:	f7fd fa15 	bl	80034e4 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e0ff      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060c8:	4b57      	ldr	r3, [pc, #348]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80060ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1ef      	bne.n	80060b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 80f3 	beq.w	80062c6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	f040 80c9 	bne.w	800627c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80060ea:	4b4f      	ldr	r3, [pc, #316]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	f003 0203 	and.w	r2, r3, #3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d12c      	bne.n	8006158 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006108:	3b01      	subs	r3, #1
 800610a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800610c:	429a      	cmp	r2, r3
 800610e:	d123      	bne.n	8006158 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800611a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d11b      	bne.n	8006158 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800612c:	429a      	cmp	r2, r3
 800612e:	d113      	bne.n	8006158 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800613a:	085b      	lsrs	r3, r3, #1
 800613c:	3b01      	subs	r3, #1
 800613e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006140:	429a      	cmp	r2, r3
 8006142:	d109      	bne.n	8006158 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614e:	085b      	lsrs	r3, r3, #1
 8006150:	3b01      	subs	r3, #1
 8006152:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006154:	429a      	cmp	r2, r3
 8006156:	d06b      	beq.n	8006230 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2b0c      	cmp	r3, #12
 800615c:	d062      	beq.n	8006224 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800615e:	4b32      	ldr	r3, [pc, #200]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e0ac      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800616e:	4b2e      	ldr	r3, [pc, #184]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a2d      	ldr	r2, [pc, #180]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006174:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006178:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800617a:	f7fd f9b3 	bl	80034e4 <HAL_GetTick>
 800617e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006180:	e008      	b.n	8006194 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006182:	f7fd f9af 	bl	80034e4 <HAL_GetTick>
 8006186:	4602      	mov	r2, r0
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	2b02      	cmp	r3, #2
 800618e:	d901      	bls.n	8006194 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006190:	2303      	movs	r3, #3
 8006192:	e099      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006194:	4b24      	ldr	r3, [pc, #144]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1f0      	bne.n	8006182 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061a0:	4b21      	ldr	r3, [pc, #132]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	4b21      	ldr	r3, [pc, #132]	@ (800622c <HAL_RCC_OscConfig+0x77c>)
 80061a6:	4013      	ands	r3, r2
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80061b0:	3a01      	subs	r2, #1
 80061b2:	0112      	lsls	r2, r2, #4
 80061b4:	4311      	orrs	r1, r2
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80061ba:	0212      	lsls	r2, r2, #8
 80061bc:	4311      	orrs	r1, r2
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80061c2:	0852      	lsrs	r2, r2, #1
 80061c4:	3a01      	subs	r2, #1
 80061c6:	0552      	lsls	r2, r2, #21
 80061c8:	4311      	orrs	r1, r2
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80061ce:	0852      	lsrs	r2, r2, #1
 80061d0:	3a01      	subs	r2, #1
 80061d2:	0652      	lsls	r2, r2, #25
 80061d4:	4311      	orrs	r1, r2
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80061da:	06d2      	lsls	r2, r2, #27
 80061dc:	430a      	orrs	r2, r1
 80061de:	4912      	ldr	r1, [pc, #72]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80061e4:	4b10      	ldr	r3, [pc, #64]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a0f      	ldr	r2, [pc, #60]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80061ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	4a0c      	ldr	r2, [pc, #48]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 80061f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80061fc:	f7fd f972 	bl	80034e4 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006204:	f7fd f96e 	bl	80034e4 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e058      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006216:	4b04      	ldr	r3, [pc, #16]	@ (8006228 <HAL_RCC_OscConfig+0x778>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d0f0      	beq.n	8006204 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006222:	e050      	b.n	80062c6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e04f      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
 8006228:	40021000 	.word	0x40021000
 800622c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006230:	4b27      	ldr	r3, [pc, #156]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006238:	2b00      	cmp	r3, #0
 800623a:	d144      	bne.n	80062c6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800623c:	4b24      	ldr	r3, [pc, #144]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a23      	ldr	r2, [pc, #140]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 8006242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006246:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006248:	4b21      	ldr	r3, [pc, #132]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	4a20      	ldr	r2, [pc, #128]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 800624e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006252:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006254:	f7fd f946 	bl	80034e4 <HAL_GetTick>
 8006258:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800625a:	e008      	b.n	800626e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800625c:	f7fd f942 	bl	80034e4 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d901      	bls.n	800626e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e02c      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800626e:	4b18      	ldr	r3, [pc, #96]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0f0      	beq.n	800625c <HAL_RCC_OscConfig+0x7ac>
 800627a:	e024      	b.n	80062c6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	2b0c      	cmp	r3, #12
 8006280:	d01f      	beq.n	80062c2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006282:	4b13      	ldr	r3, [pc, #76]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a12      	ldr	r2, [pc, #72]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 8006288:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800628c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800628e:	f7fd f929 	bl	80034e4 <HAL_GetTick>
 8006292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006294:	e008      	b.n	80062a8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006296:	f7fd f925 	bl	80034e4 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d901      	bls.n	80062a8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e00f      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062a8:	4b09      	ldr	r3, [pc, #36]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1f0      	bne.n	8006296 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80062b4:	4b06      	ldr	r3, [pc, #24]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 80062b6:	68da      	ldr	r2, [r3, #12]
 80062b8:	4905      	ldr	r1, [pc, #20]	@ (80062d0 <HAL_RCC_OscConfig+0x820>)
 80062ba:	4b06      	ldr	r3, [pc, #24]	@ (80062d4 <HAL_RCC_OscConfig+0x824>)
 80062bc:	4013      	ands	r3, r2
 80062be:	60cb      	str	r3, [r1, #12]
 80062c0:	e001      	b.n	80062c6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e000      	b.n	80062c8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3720      	adds	r7, #32
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	40021000 	.word	0x40021000
 80062d4:	feeefffc 	.word	0xfeeefffc

080062d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d101      	bne.n	80062ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e0e7      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062ec:	4b75      	ldr	r3, [pc, #468]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0307 	and.w	r3, r3, #7
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d910      	bls.n	800631c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062fa:	4b72      	ldr	r3, [pc, #456]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f023 0207 	bic.w	r2, r3, #7
 8006302:	4970      	ldr	r1, [pc, #448]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	4313      	orrs	r3, r2
 8006308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800630a:	4b6e      	ldr	r3, [pc, #440]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0307 	and.w	r3, r3, #7
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	429a      	cmp	r2, r3
 8006316:	d001      	beq.n	800631c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e0cf      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0302 	and.w	r3, r3, #2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d010      	beq.n	800634a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689a      	ldr	r2, [r3, #8]
 800632c:	4b66      	ldr	r3, [pc, #408]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006334:	429a      	cmp	r2, r3
 8006336:	d908      	bls.n	800634a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006338:	4b63      	ldr	r3, [pc, #396]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	4960      	ldr	r1, [pc, #384]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006346:	4313      	orrs	r3, r2
 8006348:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b00      	cmp	r3, #0
 8006354:	d04c      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b03      	cmp	r3, #3
 800635c:	d107      	bne.n	800636e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800635e:	4b5a      	ldr	r3, [pc, #360]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d121      	bne.n	80063ae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e0a6      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	2b02      	cmp	r3, #2
 8006374:	d107      	bne.n	8006386 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006376:	4b54      	ldr	r3, [pc, #336]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d115      	bne.n	80063ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e09a      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d107      	bne.n	800639e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800638e:	4b4e      	ldr	r3, [pc, #312]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d109      	bne.n	80063ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e08e      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800639e:	4b4a      	ldr	r3, [pc, #296]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e086      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063ae:	4b46      	ldr	r3, [pc, #280]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f023 0203 	bic.w	r2, r3, #3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	4943      	ldr	r1, [pc, #268]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063c0:	f7fd f890 	bl	80034e4 <HAL_GetTick>
 80063c4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063c6:	e00a      	b.n	80063de <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c8:	f7fd f88c 	bl	80034e4 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e06e      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063de:	4b3a      	ldr	r3, [pc, #232]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 020c 	and.w	r2, r3, #12
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d1eb      	bne.n	80063c8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d010      	beq.n	800641e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689a      	ldr	r2, [r3, #8]
 8006400:	4b31      	ldr	r3, [pc, #196]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006408:	429a      	cmp	r2, r3
 800640a:	d208      	bcs.n	800641e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800640c:	4b2e      	ldr	r3, [pc, #184]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	492b      	ldr	r1, [pc, #172]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 800641a:	4313      	orrs	r3, r2
 800641c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800641e:	4b29      	ldr	r3, [pc, #164]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0307 	and.w	r3, r3, #7
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	429a      	cmp	r2, r3
 800642a:	d210      	bcs.n	800644e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800642c:	4b25      	ldr	r3, [pc, #148]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f023 0207 	bic.w	r2, r3, #7
 8006434:	4923      	ldr	r1, [pc, #140]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	4313      	orrs	r3, r2
 800643a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800643c:	4b21      	ldr	r3, [pc, #132]	@ (80064c4 <HAL_RCC_ClockConfig+0x1ec>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0307 	and.w	r3, r3, #7
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d001      	beq.n	800644e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e036      	b.n	80064bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0304 	and.w	r3, r3, #4
 8006456:	2b00      	cmp	r3, #0
 8006458:	d008      	beq.n	800646c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800645a:	4b1b      	ldr	r3, [pc, #108]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	4918      	ldr	r1, [pc, #96]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006468:	4313      	orrs	r3, r2
 800646a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0308 	and.w	r3, r3, #8
 8006474:	2b00      	cmp	r3, #0
 8006476:	d009      	beq.n	800648c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006478:	4b13      	ldr	r3, [pc, #76]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	4910      	ldr	r1, [pc, #64]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006488:	4313      	orrs	r3, r2
 800648a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800648c:	f000 f824 	bl	80064d8 <HAL_RCC_GetSysClockFreq>
 8006490:	4602      	mov	r2, r0
 8006492:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <HAL_RCC_ClockConfig+0x1f0>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	091b      	lsrs	r3, r3, #4
 8006498:	f003 030f 	and.w	r3, r3, #15
 800649c:	490b      	ldr	r1, [pc, #44]	@ (80064cc <HAL_RCC_ClockConfig+0x1f4>)
 800649e:	5ccb      	ldrb	r3, [r1, r3]
 80064a0:	f003 031f 	and.w	r3, r3, #31
 80064a4:	fa22 f303 	lsr.w	r3, r2, r3
 80064a8:	4a09      	ldr	r2, [pc, #36]	@ (80064d0 <HAL_RCC_ClockConfig+0x1f8>)
 80064aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80064ac:	4b09      	ldr	r3, [pc, #36]	@ (80064d4 <HAL_RCC_ClockConfig+0x1fc>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4618      	mov	r0, r3
 80064b2:	f7fc ffc7 	bl	8003444 <HAL_InitTick>
 80064b6:	4603      	mov	r3, r0
 80064b8:	72fb      	strb	r3, [r7, #11]

  return status;
 80064ba:	7afb      	ldrb	r3, [r7, #11]
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40022000 	.word	0x40022000
 80064c8:	40021000 	.word	0x40021000
 80064cc:	0800b8e0 	.word	0x0800b8e0
 80064d0:	2000001c 	.word	0x2000001c
 80064d4:	20000020 	.word	0x20000020

080064d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064d8:	b480      	push	{r7}
 80064da:	b089      	sub	sp, #36	@ 0x24
 80064dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	61fb      	str	r3, [r7, #28]
 80064e2:	2300      	movs	r3, #0
 80064e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064e6:	4b3e      	ldr	r3, [pc, #248]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 030c 	and.w	r3, r3, #12
 80064ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064f0:	4b3b      	ldr	r3, [pc, #236]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f003 0303 	and.w	r3, r3, #3
 80064f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d005      	beq.n	800650c <HAL_RCC_GetSysClockFreq+0x34>
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	2b0c      	cmp	r3, #12
 8006504:	d121      	bne.n	800654a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d11e      	bne.n	800654a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800650c:	4b34      	ldr	r3, [pc, #208]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0308 	and.w	r3, r3, #8
 8006514:	2b00      	cmp	r3, #0
 8006516:	d107      	bne.n	8006528 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006518:	4b31      	ldr	r3, [pc, #196]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800651a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800651e:	0a1b      	lsrs	r3, r3, #8
 8006520:	f003 030f 	and.w	r3, r3, #15
 8006524:	61fb      	str	r3, [r7, #28]
 8006526:	e005      	b.n	8006534 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006528:	4b2d      	ldr	r3, [pc, #180]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	091b      	lsrs	r3, r3, #4
 800652e:	f003 030f 	and.w	r3, r3, #15
 8006532:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006534:	4a2b      	ldr	r2, [pc, #172]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800653c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10d      	bne.n	8006560 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006544:	69fb      	ldr	r3, [r7, #28]
 8006546:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006548:	e00a      	b.n	8006560 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	2b04      	cmp	r3, #4
 800654e:	d102      	bne.n	8006556 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006550:	4b25      	ldr	r3, [pc, #148]	@ (80065e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006552:	61bb      	str	r3, [r7, #24]
 8006554:	e004      	b.n	8006560 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	2b08      	cmp	r3, #8
 800655a:	d101      	bne.n	8006560 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800655c:	4b23      	ldr	r3, [pc, #140]	@ (80065ec <HAL_RCC_GetSysClockFreq+0x114>)
 800655e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	2b0c      	cmp	r3, #12
 8006564:	d134      	bne.n	80065d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006566:	4b1e      	ldr	r3, [pc, #120]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	2b02      	cmp	r3, #2
 8006574:	d003      	beq.n	800657e <HAL_RCC_GetSysClockFreq+0xa6>
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2b03      	cmp	r3, #3
 800657a:	d003      	beq.n	8006584 <HAL_RCC_GetSysClockFreq+0xac>
 800657c:	e005      	b.n	800658a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800657e:	4b1a      	ldr	r3, [pc, #104]	@ (80065e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006580:	617b      	str	r3, [r7, #20]
      break;
 8006582:	e005      	b.n	8006590 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006584:	4b19      	ldr	r3, [pc, #100]	@ (80065ec <HAL_RCC_GetSysClockFreq+0x114>)
 8006586:	617b      	str	r3, [r7, #20]
      break;
 8006588:	e002      	b.n	8006590 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	617b      	str	r3, [r7, #20]
      break;
 800658e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006590:	4b13      	ldr	r3, [pc, #76]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	091b      	lsrs	r3, r3, #4
 8006596:	f003 0307 	and.w	r3, r3, #7
 800659a:	3301      	adds	r3, #1
 800659c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800659e:	4b10      	ldr	r3, [pc, #64]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	0a1b      	lsrs	r3, r3, #8
 80065a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	fb03 f202 	mul.w	r2, r3, r2
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065b6:	4b0a      	ldr	r3, [pc, #40]	@ (80065e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	0e5b      	lsrs	r3, r3, #25
 80065bc:	f003 0303 	and.w	r3, r3, #3
 80065c0:	3301      	adds	r3, #1
 80065c2:	005b      	lsls	r3, r3, #1
 80065c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80065d0:	69bb      	ldr	r3, [r7, #24]
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3724      	adds	r7, #36	@ 0x24
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	40021000 	.word	0x40021000
 80065e4:	0800b8f8 	.word	0x0800b8f8
 80065e8:	00f42400 	.word	0x00f42400
 80065ec:	007a1200 	.word	0x007a1200

080065f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065f0:	b480      	push	{r7}
 80065f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065f4:	4b03      	ldr	r3, [pc, #12]	@ (8006604 <HAL_RCC_GetHCLKFreq+0x14>)
 80065f6:	681b      	ldr	r3, [r3, #0]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	2000001c 	.word	0x2000001c

08006608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800660c:	f7ff fff0 	bl	80065f0 <HAL_RCC_GetHCLKFreq>
 8006610:	4602      	mov	r2, r0
 8006612:	4b06      	ldr	r3, [pc, #24]	@ (800662c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	0a1b      	lsrs	r3, r3, #8
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	4904      	ldr	r1, [pc, #16]	@ (8006630 <HAL_RCC_GetPCLK1Freq+0x28>)
 800661e:	5ccb      	ldrb	r3, [r1, r3]
 8006620:	f003 031f 	and.w	r3, r3, #31
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006628:	4618      	mov	r0, r3
 800662a:	bd80      	pop	{r7, pc}
 800662c:	40021000 	.word	0x40021000
 8006630:	0800b8f0 	.word	0x0800b8f0

08006634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006638:	f7ff ffda 	bl	80065f0 <HAL_RCC_GetHCLKFreq>
 800663c:	4602      	mov	r2, r0
 800663e:	4b06      	ldr	r3, [pc, #24]	@ (8006658 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	0adb      	lsrs	r3, r3, #11
 8006644:	f003 0307 	and.w	r3, r3, #7
 8006648:	4904      	ldr	r1, [pc, #16]	@ (800665c <HAL_RCC_GetPCLK2Freq+0x28>)
 800664a:	5ccb      	ldrb	r3, [r1, r3]
 800664c:	f003 031f 	and.w	r3, r3, #31
 8006650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006654:	4618      	mov	r0, r3
 8006656:	bd80      	pop	{r7, pc}
 8006658:	40021000 	.word	0x40021000
 800665c:	0800b8f0 	.word	0x0800b8f0

08006660 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006668:	2300      	movs	r3, #0
 800666a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800666c:	4b2a      	ldr	r3, [pc, #168]	@ (8006718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800666e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006678:	f7ff f9b6 	bl	80059e8 <HAL_PWREx_GetVoltageRange>
 800667c:	6178      	str	r0, [r7, #20]
 800667e:	e014      	b.n	80066aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006680:	4b25      	ldr	r3, [pc, #148]	@ (8006718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006684:	4a24      	ldr	r2, [pc, #144]	@ (8006718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800668a:	6593      	str	r3, [r2, #88]	@ 0x58
 800668c:	4b22      	ldr	r3, [pc, #136]	@ (8006718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800668e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006694:	60fb      	str	r3, [r7, #12]
 8006696:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006698:	f7ff f9a6 	bl	80059e8 <HAL_PWREx_GetVoltageRange>
 800669c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800669e:	4b1e      	ldr	r3, [pc, #120]	@ (8006718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066b0:	d10b      	bne.n	80066ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2b80      	cmp	r3, #128	@ 0x80
 80066b6:	d919      	bls.n	80066ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80066bc:	d902      	bls.n	80066c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80066be:	2302      	movs	r3, #2
 80066c0:	613b      	str	r3, [r7, #16]
 80066c2:	e013      	b.n	80066ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80066c4:	2301      	movs	r3, #1
 80066c6:	613b      	str	r3, [r7, #16]
 80066c8:	e010      	b.n	80066ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b80      	cmp	r3, #128	@ 0x80
 80066ce:	d902      	bls.n	80066d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80066d0:	2303      	movs	r3, #3
 80066d2:	613b      	str	r3, [r7, #16]
 80066d4:	e00a      	b.n	80066ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b80      	cmp	r3, #128	@ 0x80
 80066da:	d102      	bne.n	80066e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80066dc:	2302      	movs	r3, #2
 80066de:	613b      	str	r3, [r7, #16]
 80066e0:	e004      	b.n	80066ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b70      	cmp	r3, #112	@ 0x70
 80066e6:	d101      	bne.n	80066ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80066e8:	2301      	movs	r3, #1
 80066ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80066ec:	4b0b      	ldr	r3, [pc, #44]	@ (800671c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f023 0207 	bic.w	r2, r3, #7
 80066f4:	4909      	ldr	r1, [pc, #36]	@ (800671c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80066fc:	4b07      	ldr	r3, [pc, #28]	@ (800671c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0307 	and.w	r3, r3, #7
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	429a      	cmp	r2, r3
 8006708:	d001      	beq.n	800670e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e000      	b.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3718      	adds	r7, #24
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	40021000 	.word	0x40021000
 800671c:	40022000 	.word	0x40022000

08006720 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006728:	2300      	movs	r3, #0
 800672a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800672c:	2300      	movs	r3, #0
 800672e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006738:	2b00      	cmp	r3, #0
 800673a:	d031      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006740:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006744:	d01a      	beq.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006746:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800674a:	d814      	bhi.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800674c:	2b00      	cmp	r3, #0
 800674e:	d009      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006750:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006754:	d10f      	bne.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006756:	4b5d      	ldr	r3, [pc, #372]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	4a5c      	ldr	r2, [pc, #368]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800675c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006760:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006762:	e00c      	b.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	3304      	adds	r3, #4
 8006768:	2100      	movs	r1, #0
 800676a:	4618      	mov	r0, r3
 800676c:	f000 f9ce 	bl	8006b0c <RCCEx_PLLSAI1_Config>
 8006770:	4603      	mov	r3, r0
 8006772:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006774:	e003      	b.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	74fb      	strb	r3, [r7, #19]
      break;
 800677a:	e000      	b.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800677c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800677e:	7cfb      	ldrb	r3, [r7, #19]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10b      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006784:	4b51      	ldr	r3, [pc, #324]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800678a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006792:	494e      	ldr	r1, [pc, #312]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006794:	4313      	orrs	r3, r2
 8006796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800679a:	e001      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800679c:	7cfb      	ldrb	r3, [r7, #19]
 800679e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 809e 	beq.w	80068ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ae:	2300      	movs	r3, #0
 80067b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80067b2:	4b46      	ldr	r3, [pc, #280]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80067be:	2301      	movs	r3, #1
 80067c0:	e000      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80067c2:	2300      	movs	r3, #0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00d      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067c8:	4b40      	ldr	r3, [pc, #256]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067cc:	4a3f      	ldr	r2, [pc, #252]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80067d4:	4b3d      	ldr	r3, [pc, #244]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067dc:	60bb      	str	r3, [r7, #8]
 80067de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067e0:	2301      	movs	r3, #1
 80067e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067e4:	4b3a      	ldr	r3, [pc, #232]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a39      	ldr	r2, [pc, #228]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80067ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067f0:	f7fc fe78 	bl	80034e4 <HAL_GetTick>
 80067f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80067f6:	e009      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067f8:	f7fc fe74 	bl	80034e4 <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	2b02      	cmp	r3, #2
 8006804:	d902      	bls.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	74fb      	strb	r3, [r7, #19]
        break;
 800680a:	e005      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800680c:	4b30      	ldr	r3, [pc, #192]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006814:	2b00      	cmp	r3, #0
 8006816:	d0ef      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006818:	7cfb      	ldrb	r3, [r7, #19]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d15a      	bne.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800681e:	4b2b      	ldr	r3, [pc, #172]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006824:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006828:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d01e      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	429a      	cmp	r2, r3
 8006838:	d019      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800683a:	4b24      	ldr	r3, [pc, #144]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800683c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006840:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006844:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006846:	4b21      	ldr	r3, [pc, #132]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684c:	4a1f      	ldr	r2, [pc, #124]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800684e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006852:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006856:	4b1d      	ldr	r3, [pc, #116]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800685c:	4a1b      	ldr	r2, [pc, #108]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800685e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006862:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006866:	4a19      	ldr	r2, [pc, #100]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d016      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006878:	f7fc fe34 	bl	80034e4 <HAL_GetTick>
 800687c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800687e:	e00b      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006880:	f7fc fe30 	bl	80034e4 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800688e:	4293      	cmp	r3, r2
 8006890:	d902      	bls.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	74fb      	strb	r3, [r7, #19]
            break;
 8006896:	e006      	b.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006898:	4b0c      	ldr	r3, [pc, #48]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800689a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d0ec      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80068a6:	7cfb      	ldrb	r3, [r7, #19]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10b      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068ac:	4b07      	ldr	r3, [pc, #28]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ba:	4904      	ldr	r1, [pc, #16]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80068c2:	e009      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068c4:	7cfb      	ldrb	r3, [r7, #19]
 80068c6:	74bb      	strb	r3, [r7, #18]
 80068c8:	e006      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80068ca:	bf00      	nop
 80068cc:	40021000 	.word	0x40021000
 80068d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068d4:	7cfb      	ldrb	r3, [r7, #19]
 80068d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068d8:	7c7b      	ldrb	r3, [r7, #17]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d105      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068de:	4b8a      	ldr	r3, [pc, #552]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068e2:	4a89      	ldr	r2, [pc, #548]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00a      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068f6:	4b84      	ldr	r3, [pc, #528]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068fc:	f023 0203 	bic.w	r2, r3, #3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a1b      	ldr	r3, [r3, #32]
 8006904:	4980      	ldr	r1, [pc, #512]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006906:	4313      	orrs	r3, r2
 8006908:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00a      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006918:	4b7b      	ldr	r3, [pc, #492]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800691a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691e:	f023 020c 	bic.w	r2, r3, #12
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006926:	4978      	ldr	r1, [pc, #480]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006928:	4313      	orrs	r3, r2
 800692a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800693a:	4b73      	ldr	r3, [pc, #460]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800693c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006940:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006948:	496f      	ldr	r1, [pc, #444]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00a      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800695c:	4b6a      	ldr	r3, [pc, #424]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800695e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006962:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800696a:	4967      	ldr	r1, [pc, #412]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800696c:	4313      	orrs	r3, r2
 800696e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00a      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800697e:	4b62      	ldr	r3, [pc, #392]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006984:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698c:	495e      	ldr	r1, [pc, #376]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800698e:	4313      	orrs	r3, r2
 8006990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00a      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80069a0:	4b59      	ldr	r3, [pc, #356]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069a6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ae:	4956      	ldr	r1, [pc, #344]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00a      	beq.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80069c2:	4b51      	ldr	r3, [pc, #324]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	494d      	ldr	r1, [pc, #308]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d028      	beq.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80069e4:	4b48      	ldr	r3, [pc, #288]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f2:	4945      	ldr	r1, [pc, #276]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069f4:	4313      	orrs	r3, r2
 80069f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a02:	d106      	bne.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a04:	4b40      	ldr	r3, [pc, #256]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	4a3f      	ldr	r2, [pc, #252]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a0e:	60d3      	str	r3, [r2, #12]
 8006a10:	e011      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a1a:	d10c      	bne.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	3304      	adds	r3, #4
 8006a20:	2101      	movs	r1, #1
 8006a22:	4618      	mov	r0, r3
 8006a24:	f000 f872 	bl	8006b0c <RCCEx_PLLSAI1_Config>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006a2c:	7cfb      	ldrb	r3, [r7, #19]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006a32:	7cfb      	ldrb	r3, [r7, #19]
 8006a34:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d028      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a42:	4b31      	ldr	r3, [pc, #196]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a50:	492d      	ldr	r1, [pc, #180]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a60:	d106      	bne.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a62:	4b29      	ldr	r3, [pc, #164]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	4a28      	ldr	r2, [pc, #160]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a6c:	60d3      	str	r3, [r2, #12]
 8006a6e:	e011      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a78:	d10c      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	3304      	adds	r3, #4
 8006a7e:	2101      	movs	r1, #1
 8006a80:	4618      	mov	r0, r3
 8006a82:	f000 f843 	bl	8006b0c <RCCEx_PLLSAI1_Config>
 8006a86:	4603      	mov	r3, r0
 8006a88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a8a:	7cfb      	ldrb	r3, [r7, #19]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d001      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8006a90:	7cfb      	ldrb	r3, [r7, #19]
 8006a92:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01c      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006aa0:	4b19      	ldr	r3, [pc, #100]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aae:	4916      	ldr	r1, [pc, #88]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006abe:	d10c      	bne.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	2102      	movs	r1, #2
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f000 f820 	bl	8006b0c <RCCEx_PLLSAI1_Config>
 8006acc:	4603      	mov	r3, r0
 8006ace:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ad0:	7cfb      	ldrb	r3, [r7, #19]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8006ad6:	7cfb      	ldrb	r3, [r7, #19]
 8006ad8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006ae6:	4b08      	ldr	r3, [pc, #32]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aec:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006af4:	4904      	ldr	r1, [pc, #16]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006afc:	7cbb      	ldrb	r3, [r7, #18]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3718      	adds	r7, #24
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	40021000 	.word	0x40021000

08006b0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b16:	2300      	movs	r3, #0
 8006b18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006b1a:	4b74      	ldr	r3, [pc, #464]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f003 0303 	and.w	r3, r3, #3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d018      	beq.n	8006b58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006b26:	4b71      	ldr	r3, [pc, #452]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f003 0203 	and.w	r2, r3, #3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d10d      	bne.n	8006b52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
       ||
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d009      	beq.n	8006b52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006b3e:	4b6b      	ldr	r3, [pc, #428]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	091b      	lsrs	r3, r3, #4
 8006b44:	f003 0307 	and.w	r3, r3, #7
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	685b      	ldr	r3, [r3, #4]
       ||
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d047      	beq.n	8006be2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	73fb      	strb	r3, [r7, #15]
 8006b56:	e044      	b.n	8006be2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2b03      	cmp	r3, #3
 8006b5e:	d018      	beq.n	8006b92 <RCCEx_PLLSAI1_Config+0x86>
 8006b60:	2b03      	cmp	r3, #3
 8006b62:	d825      	bhi.n	8006bb0 <RCCEx_PLLSAI1_Config+0xa4>
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d002      	beq.n	8006b6e <RCCEx_PLLSAI1_Config+0x62>
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d009      	beq.n	8006b80 <RCCEx_PLLSAI1_Config+0x74>
 8006b6c:	e020      	b.n	8006bb0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d11d      	bne.n	8006bb6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b7e:	e01a      	b.n	8006bb6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b80:	4b5a      	ldr	r3, [pc, #360]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d116      	bne.n	8006bba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b90:	e013      	b.n	8006bba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b92:	4b56      	ldr	r3, [pc, #344]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10f      	bne.n	8006bbe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b9e:	4b53      	ldr	r3, [pc, #332]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d109      	bne.n	8006bbe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006bae:	e006      	b.n	8006bbe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8006bb4:	e004      	b.n	8006bc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bb6:	bf00      	nop
 8006bb8:	e002      	b.n	8006bc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bba:	bf00      	nop
 8006bbc:	e000      	b.n	8006bc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bbe:	bf00      	nop
    }

    if(status == HAL_OK)
 8006bc0:	7bfb      	ldrb	r3, [r7, #15]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10d      	bne.n	8006be2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006bc6:	4b49      	ldr	r3, [pc, #292]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6819      	ldr	r1, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	011b      	lsls	r3, r3, #4
 8006bda:	430b      	orrs	r3, r1
 8006bdc:	4943      	ldr	r1, [pc, #268]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006be2:	7bfb      	ldrb	r3, [r7, #15]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d17c      	bne.n	8006ce2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006be8:	4b40      	ldr	r3, [pc, #256]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a3f      	ldr	r2, [pc, #252]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006bf2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bf4:	f7fc fc76 	bl	80034e4 <HAL_GetTick>
 8006bf8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006bfa:	e009      	b.n	8006c10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006bfc:	f7fc fc72 	bl	80034e4 <HAL_GetTick>
 8006c00:	4602      	mov	r2, r0
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d902      	bls.n	8006c10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	73fb      	strb	r3, [r7, #15]
        break;
 8006c0e:	e005      	b.n	8006c1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006c10:	4b36      	ldr	r3, [pc, #216]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1ef      	bne.n	8006bfc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006c1c:	7bfb      	ldrb	r3, [r7, #15]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d15f      	bne.n	8006ce2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d110      	bne.n	8006c4a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c28:	4b30      	ldr	r3, [pc, #192]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006c30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	6892      	ldr	r2, [r2, #8]
 8006c38:	0211      	lsls	r1, r2, #8
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	68d2      	ldr	r2, [r2, #12]
 8006c3e:	06d2      	lsls	r2, r2, #27
 8006c40:	430a      	orrs	r2, r1
 8006c42:	492a      	ldr	r1, [pc, #168]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	610b      	str	r3, [r1, #16]
 8006c48:	e027      	b.n	8006c9a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d112      	bne.n	8006c76 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c50:	4b26      	ldr	r3, [pc, #152]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006c58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	6892      	ldr	r2, [r2, #8]
 8006c60:	0211      	lsls	r1, r2, #8
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	6912      	ldr	r2, [r2, #16]
 8006c66:	0852      	lsrs	r2, r2, #1
 8006c68:	3a01      	subs	r2, #1
 8006c6a:	0552      	lsls	r2, r2, #21
 8006c6c:	430a      	orrs	r2, r1
 8006c6e:	491f      	ldr	r1, [pc, #124]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	610b      	str	r3, [r1, #16]
 8006c74:	e011      	b.n	8006c9a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c76:	4b1d      	ldr	r3, [pc, #116]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006c7e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	6892      	ldr	r2, [r2, #8]
 8006c86:	0211      	lsls	r1, r2, #8
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	6952      	ldr	r2, [r2, #20]
 8006c8c:	0852      	lsrs	r2, r2, #1
 8006c8e:	3a01      	subs	r2, #1
 8006c90:	0652      	lsls	r2, r2, #25
 8006c92:	430a      	orrs	r2, r1
 8006c94:	4915      	ldr	r1, [pc, #84]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c96:	4313      	orrs	r3, r2
 8006c98:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006c9a:	4b14      	ldr	r3, [pc, #80]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a13      	ldr	r2, [pc, #76]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ca0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ca4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ca6:	f7fc fc1d 	bl	80034e4 <HAL_GetTick>
 8006caa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006cac:	e009      	b.n	8006cc2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006cae:	f7fc fc19 	bl	80034e4 <HAL_GetTick>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d902      	bls.n	8006cc2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	73fb      	strb	r3, [r7, #15]
          break;
 8006cc0:	e005      	b.n	8006cce <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d0ef      	beq.n	8006cae <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006cce:	7bfb      	ldrb	r3, [r7, #15]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d106      	bne.n	8006ce2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006cd4:	4b05      	ldr	r3, [pc, #20]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cd6:	691a      	ldr	r2, [r3, #16]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	4903      	ldr	r1, [pc, #12]	@ (8006cec <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	40021000 	.word	0x40021000

08006cf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e040      	b.n	8006d84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d106      	bne.n	8006d18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7fc fa76 	bl	8003204 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2224      	movs	r2, #36	@ 0x24
 8006d1c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0201 	bic.w	r2, r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d002      	beq.n	8006d3c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 fecc 	bl	8007ad4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 fc9d 	bl	800767c <UART_SetConfig>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d101      	bne.n	8006d4c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e01b      	b.n	8006d84 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689a      	ldr	r2, [r3, #8]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f042 0201 	orr.w	r2, r2, #1
 8006d7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f000 ff4b 	bl	8007c18 <UART_CheckIdleState>
 8006d82:	4603      	mov	r3, r0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3708      	adds	r7, #8
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08a      	sub	sp, #40	@ 0x28
 8006d90:	af02      	add	r7, sp, #8
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	603b      	str	r3, [r7, #0]
 8006d98:	4613      	mov	r3, r2
 8006d9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006da0:	2b20      	cmp	r3, #32
 8006da2:	d177      	bne.n	8006e94 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d002      	beq.n	8006db0 <HAL_UART_Transmit+0x24>
 8006daa:	88fb      	ldrh	r3, [r7, #6]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e070      	b.n	8006e96 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2221      	movs	r2, #33	@ 0x21
 8006dc0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006dc2:	f7fc fb8f 	bl	80034e4 <HAL_GetTick>
 8006dc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	88fa      	ldrh	r2, [r7, #6]
 8006dcc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	88fa      	ldrh	r2, [r7, #6]
 8006dd4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006de0:	d108      	bne.n	8006df4 <HAL_UART_Transmit+0x68>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d104      	bne.n	8006df4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006dea:	2300      	movs	r3, #0
 8006dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	61bb      	str	r3, [r7, #24]
 8006df2:	e003      	b.n	8006dfc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006dfc:	e02f      	b.n	8006e5e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	2200      	movs	r2, #0
 8006e06:	2180      	movs	r1, #128	@ 0x80
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 ffad 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d004      	beq.n	8006e1e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2220      	movs	r2, #32
 8006e18:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	e03b      	b.n	8006e96 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d10b      	bne.n	8006e3c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	881a      	ldrh	r2, [r3, #0]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e30:	b292      	uxth	r2, r2
 8006e32:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	3302      	adds	r3, #2
 8006e38:	61bb      	str	r3, [r7, #24]
 8006e3a:	e007      	b.n	8006e4c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	781a      	ldrb	r2, [r3, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1c9      	bne.n	8006dfe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	2200      	movs	r2, #0
 8006e72:	2140      	movs	r1, #64	@ 0x40
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f000 ff77 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d004      	beq.n	8006e8a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2220      	movs	r2, #32
 8006e84:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006e86:	2303      	movs	r3, #3
 8006e88:	e005      	b.n	8006e96 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2220      	movs	r2, #32
 8006e8e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006e90:	2300      	movs	r3, #0
 8006e92:	e000      	b.n	8006e96 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006e94:	2302      	movs	r3, #2
  }
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3720      	adds	r7, #32
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
	...

08006ea0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b08a      	sub	sp, #40	@ 0x28
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eb4:	2b20      	cmp	r3, #32
 8006eb6:	d137      	bne.n	8006f28 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d002      	beq.n	8006ec4 <HAL_UART_Receive_IT+0x24>
 8006ebe:	88fb      	ldrh	r3, [r7, #6]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d101      	bne.n	8006ec8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e030      	b.n	8006f2a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a18      	ldr	r2, [pc, #96]	@ (8006f34 <HAL_UART_Receive_IT+0x94>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d01f      	beq.n	8006f18 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d018      	beq.n	8006f18 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	e853 3f00 	ldrex	r3, [r3]
 8006ef2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	461a      	mov	r2, r3
 8006f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f04:	623b      	str	r3, [r7, #32]
 8006f06:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f08:	69f9      	ldr	r1, [r7, #28]
 8006f0a:	6a3a      	ldr	r2, [r7, #32]
 8006f0c:	e841 2300 	strex	r3, r2, [r1]
 8006f10:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1e6      	bne.n	8006ee6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f18:	88fb      	ldrh	r3, [r7, #6]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	68b9      	ldr	r1, [r7, #8]
 8006f1e:	68f8      	ldr	r0, [r7, #12]
 8006f20:	f000 ff90 	bl	8007e44 <UART_Start_Receive_IT>
 8006f24:	4603      	mov	r3, r0
 8006f26:	e000      	b.n	8006f2a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006f28:	2302      	movs	r3, #2
  }
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3728      	adds	r7, #40	@ 0x28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	40008000 	.word	0x40008000

08006f38 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b08a      	sub	sp, #40	@ 0x28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	4613      	mov	r3, r2
 8006f44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f4a:	2b20      	cmp	r3, #32
 8006f4c:	d165      	bne.n	800701a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d002      	beq.n	8006f5a <HAL_UART_Transmit_DMA+0x22>
 8006f54:	88fb      	ldrh	r3, [r7, #6]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e05e      	b.n	800701c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	88fa      	ldrh	r2, [r7, #6]
 8006f68:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	88fa      	ldrh	r2, [r7, #6]
 8006f70:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2221      	movs	r2, #33	@ 0x21
 8006f80:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d027      	beq.n	8006fda <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f8e:	4a25      	ldr	r2, [pc, #148]	@ (8007024 <HAL_UART_Transmit_DMA+0xec>)
 8006f90:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f96:	4a24      	ldr	r2, [pc, #144]	@ (8007028 <HAL_UART_Transmit_DMA+0xf0>)
 8006f98:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f9e:	4a23      	ldr	r2, [pc, #140]	@ (800702c <HAL_UART_Transmit_DMA+0xf4>)
 8006fa0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3328      	adds	r3, #40	@ 0x28
 8006fba:	461a      	mov	r2, r3
 8006fbc:	88fb      	ldrh	r3, [r7, #6]
 8006fbe:	f7fd ff45 	bl	8004e4c <HAL_DMA_Start_IT>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d008      	beq.n	8006fda <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2210      	movs	r2, #16
 8006fcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e020      	b.n	800701c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2240      	movs	r2, #64	@ 0x40
 8006fe0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	3308      	adds	r3, #8
 8006fe8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	e853 3f00 	ldrex	r3, [r3]
 8006ff0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3308      	adds	r3, #8
 8007000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007002:	623a      	str	r2, [r7, #32]
 8007004:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007006:	69f9      	ldr	r1, [r7, #28]
 8007008:	6a3a      	ldr	r2, [r7, #32]
 800700a:	e841 2300 	strex	r3, r2, [r1]
 800700e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1e5      	bne.n	8006fe2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8007016:	2300      	movs	r3, #0
 8007018:	e000      	b.n	800701c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800701a:	2302      	movs	r3, #2
  }
}
 800701c:	4618      	mov	r0, r3
 800701e:	3728      	adds	r7, #40	@ 0x28
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}
 8007024:	080080e5 	.word	0x080080e5
 8007028:	0800817f 	.word	0x0800817f
 800702c:	0800819b 	.word	0x0800819b

08007030 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b0ba      	sub	sp, #232	@ 0xe8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007056:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800705a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800705e:	4013      	ands	r3, r2
 8007060:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007064:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007068:	2b00      	cmp	r3, #0
 800706a:	d115      	bne.n	8007098 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800706c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007070:	f003 0320 	and.w	r3, r3, #32
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00f      	beq.n	8007098 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800707c:	f003 0320 	and.w	r3, r3, #32
 8007080:	2b00      	cmp	r3, #0
 8007082:	d009      	beq.n	8007098 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 82ca 	beq.w	8007622 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	4798      	blx	r3
      }
      return;
 8007096:	e2c4      	b.n	8007622 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007098:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800709c:	2b00      	cmp	r3, #0
 800709e:	f000 8117 	beq.w	80072d0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80070a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80070ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80070b2:	4b85      	ldr	r3, [pc, #532]	@ (80072c8 <HAL_UART_IRQHandler+0x298>)
 80070b4:	4013      	ands	r3, r2
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 810a 	beq.w	80072d0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80070bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d011      	beq.n	80070ec <HAL_UART_IRQHandler+0xbc>
 80070c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00b      	beq.n	80070ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2201      	movs	r2, #1
 80070da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070e2:	f043 0201 	orr.w	r2, r3, #1
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070f0:	f003 0302 	and.w	r3, r3, #2
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d011      	beq.n	800711c <HAL_UART_IRQHandler+0xec>
 80070f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070fc:	f003 0301 	and.w	r3, r3, #1
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00b      	beq.n	800711c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2202      	movs	r2, #2
 800710a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007112:	f043 0204 	orr.w	r2, r3, #4
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800711c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007120:	f003 0304 	and.w	r3, r3, #4
 8007124:	2b00      	cmp	r3, #0
 8007126:	d011      	beq.n	800714c <HAL_UART_IRQHandler+0x11c>
 8007128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800712c:	f003 0301 	and.w	r3, r3, #1
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00b      	beq.n	800714c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2204      	movs	r2, #4
 800713a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007142:	f043 0202 	orr.w	r2, r3, #2
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800714c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007150:	f003 0308 	and.w	r3, r3, #8
 8007154:	2b00      	cmp	r3, #0
 8007156:	d017      	beq.n	8007188 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800715c:	f003 0320 	and.w	r3, r3, #32
 8007160:	2b00      	cmp	r3, #0
 8007162:	d105      	bne.n	8007170 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007164:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007168:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00b      	beq.n	8007188 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2208      	movs	r2, #8
 8007176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800717e:	f043 0208 	orr.w	r2, r3, #8
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800718c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007190:	2b00      	cmp	r3, #0
 8007192:	d012      	beq.n	80071ba <HAL_UART_IRQHandler+0x18a>
 8007194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007198:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00c      	beq.n	80071ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80071a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071b0:	f043 0220 	orr.w	r2, r3, #32
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 8230 	beq.w	8007626 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80071c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ca:	f003 0320 	and.w	r3, r3, #32
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00d      	beq.n	80071ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071d6:	f003 0320 	and.w	r3, r3, #32
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d007      	beq.n	80071ee <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d003      	beq.n	80071ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007202:	2b40      	cmp	r3, #64	@ 0x40
 8007204:	d005      	beq.n	8007212 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007206:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800720a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800720e:	2b00      	cmp	r3, #0
 8007210:	d04f      	beq.n	80072b2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 ff02 	bl	800801c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007222:	2b40      	cmp	r3, #64	@ 0x40
 8007224:	d141      	bne.n	80072aa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	3308      	adds	r3, #8
 800722c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007230:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007234:	e853 3f00 	ldrex	r3, [r3]
 8007238:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800723c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007244:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	3308      	adds	r3, #8
 800724e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007252:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007256:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800725e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007262:	e841 2300 	strex	r3, r2, [r1]
 8007266:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800726a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1d9      	bne.n	8007226 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007276:	2b00      	cmp	r3, #0
 8007278:	d013      	beq.n	80072a2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800727e:	4a13      	ldr	r2, [pc, #76]	@ (80072cc <HAL_UART_IRQHandler+0x29c>)
 8007280:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007286:	4618      	mov	r0, r3
 8007288:	f7fd fe7e 	bl	8004f88 <HAL_DMA_Abort_IT>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d017      	beq.n	80072c2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800729c:	4610      	mov	r0, r2
 800729e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072a0:	e00f      	b.n	80072c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f9d4 	bl	8007650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072a8:	e00b      	b.n	80072c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f9d0 	bl	8007650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b0:	e007      	b.n	80072c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f9cc 	bl	8007650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80072c0:	e1b1      	b.n	8007626 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072c2:	bf00      	nop
    return;
 80072c4:	e1af      	b.n	8007626 <HAL_UART_IRQHandler+0x5f6>
 80072c6:	bf00      	nop
 80072c8:	04000120 	.word	0x04000120
 80072cc:	08008219 	.word	0x08008219

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	f040 816a 	bne.w	80075ae <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80072da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072de:	f003 0310 	and.w	r3, r3, #16
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 8163 	beq.w	80075ae <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80072e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072ec:	f003 0310 	and.w	r3, r3, #16
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f000 815c 	beq.w	80075ae <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2210      	movs	r2, #16
 80072fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007308:	2b40      	cmp	r3, #64	@ 0x40
 800730a:	f040 80d4 	bne.w	80074b6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800731a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800731e:	2b00      	cmp	r3, #0
 8007320:	f000 80ad 	beq.w	800747e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800732a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800732e:	429a      	cmp	r2, r3
 8007330:	f080 80a5 	bcs.w	800747e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800733a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0320 	and.w	r3, r3, #32
 800734a:	2b00      	cmp	r3, #0
 800734c:	f040 8086 	bne.w	800745c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007358:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800735c:	e853 3f00 	ldrex	r3, [r3]
 8007360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800736c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	461a      	mov	r2, r3
 8007376:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800737a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800737e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007382:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007386:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800738a:	e841 2300 	strex	r3, r2, [r1]
 800738e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1da      	bne.n	8007350 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3308      	adds	r3, #8
 80073a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073a4:	e853 3f00 	ldrex	r3, [r3]
 80073a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80073aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073ac:	f023 0301 	bic.w	r3, r3, #1
 80073b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3308      	adds	r3, #8
 80073ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80073be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80073c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80073c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80073d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e1      	bne.n	800739a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	3308      	adds	r3, #8
 80073dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073e0:	e853 3f00 	ldrex	r3, [r3]
 80073e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80073e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	3308      	adds	r3, #8
 80073f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80073fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007400:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1e3      	bne.n	80073d6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2220      	movs	r2, #32
 8007412:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007424:	e853 3f00 	ldrex	r3, [r3]
 8007428:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800742a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800742c:	f023 0310 	bic.w	r3, r3, #16
 8007430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	461a      	mov	r2, r3
 800743a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800743e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007440:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007444:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800744c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1e4      	bne.n	800741c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007456:	4618      	mov	r0, r3
 8007458:	f7fd fd58 	bl	8004f0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2202      	movs	r2, #2
 8007460:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800746e:	b29b      	uxth	r3, r3
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	b29b      	uxth	r3, r3
 8007474:	4619      	mov	r1, r3
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f8f4 	bl	8007664 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800747c:	e0d5      	b.n	800762a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007484:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007488:	429a      	cmp	r2, r3
 800748a:	f040 80ce 	bne.w	800762a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0320 	and.w	r3, r3, #32
 800749a:	2b20      	cmp	r3, #32
 800749c:	f040 80c5 	bne.w	800762a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80074ac:	4619      	mov	r1, r3
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8d8 	bl	8007664 <HAL_UARTEx_RxEventCallback>
      return;
 80074b4:	e0b9      	b.n	800762a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 80ab 	beq.w	800762e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80074d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 80a6 	beq.w	800762e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ea:	e853 3f00 	ldrex	r3, [r3]
 80074ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	461a      	mov	r2, r3
 8007500:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007504:	647b      	str	r3, [r7, #68]	@ 0x44
 8007506:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007508:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800750a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800750c:	e841 2300 	strex	r3, r2, [r1]
 8007510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1e4      	bne.n	80074e2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3308      	adds	r3, #8
 800751e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007522:	e853 3f00 	ldrex	r3, [r3]
 8007526:	623b      	str	r3, [r7, #32]
   return(result);
 8007528:	6a3b      	ldr	r3, [r7, #32]
 800752a:	f023 0301 	bic.w	r3, r3, #1
 800752e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3308      	adds	r3, #8
 8007538:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800753c:	633a      	str	r2, [r7, #48]	@ 0x30
 800753e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e3      	bne.n	8007518 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2220      	movs	r2, #32
 8007554:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	e853 3f00 	ldrex	r3, [r3]
 8007570:	60fb      	str	r3, [r7, #12]
   return(result);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f023 0310 	bic.w	r3, r3, #16
 8007578:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	461a      	mov	r2, r3
 8007582:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007586:	61fb      	str	r3, [r7, #28]
 8007588:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758a:	69b9      	ldr	r1, [r7, #24]
 800758c:	69fa      	ldr	r2, [r7, #28]
 800758e:	e841 2300 	strex	r3, r2, [r1]
 8007592:	617b      	str	r3, [r7, #20]
   return(result);
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1e4      	bne.n	8007564 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2202      	movs	r2, #2
 800759e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80075a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075a4:	4619      	mov	r1, r3
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 f85c 	bl	8007664 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075ac:	e03f      	b.n	800762e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80075ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00e      	beq.n	80075d8 <HAL_UART_IRQHandler+0x5a8>
 80075ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d008      	beq.n	80075d8 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80075ce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f001 f81d 	bl	8008610 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075d6:	e02d      	b.n	8007634 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80075d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00e      	beq.n	8007602 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80075e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d008      	beq.n	8007602 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d01c      	beq.n	8007632 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	4798      	blx	r3
    }
    return;
 8007600:	e017      	b.n	8007632 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800760a:	2b00      	cmp	r3, #0
 800760c:	d012      	beq.n	8007634 <HAL_UART_IRQHandler+0x604>
 800760e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00c      	beq.n	8007634 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 fe12 	bl	8008244 <UART_EndTransmit_IT>
    return;
 8007620:	e008      	b.n	8007634 <HAL_UART_IRQHandler+0x604>
      return;
 8007622:	bf00      	nop
 8007624:	e006      	b.n	8007634 <HAL_UART_IRQHandler+0x604>
    return;
 8007626:	bf00      	nop
 8007628:	e004      	b.n	8007634 <HAL_UART_IRQHandler+0x604>
      return;
 800762a:	bf00      	nop
 800762c:	e002      	b.n	8007634 <HAL_UART_IRQHandler+0x604>
      return;
 800762e:	bf00      	nop
 8007630:	e000      	b.n	8007634 <HAL_UART_IRQHandler+0x604>
    return;
 8007632:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007634:	37e8      	adds	r7, #232	@ 0xe8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop

0800763c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	460b      	mov	r3, r1
 800766e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800767c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007680:	b08a      	sub	sp, #40	@ 0x28
 8007682:	af00      	add	r7, sp, #0
 8007684:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007686:	2300      	movs	r3, #0
 8007688:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	689a      	ldr	r2, [r3, #8]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	431a      	orrs	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	431a      	orrs	r2, r3
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	69db      	ldr	r3, [r3, #28]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	4bb4      	ldr	r3, [pc, #720]	@ (800797c <UART_SetConfig+0x300>)
 80076ac:	4013      	ands	r3, r2
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	6812      	ldr	r2, [r2, #0]
 80076b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80076b4:	430b      	orrs	r3, r1
 80076b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	68da      	ldr	r2, [r3, #12]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4aa9      	ldr	r2, [pc, #676]	@ (8007980 <UART_SetConfig+0x304>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d004      	beq.n	80076e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e4:	4313      	orrs	r3, r2
 80076e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f8:	430a      	orrs	r2, r1
 80076fa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4aa0      	ldr	r2, [pc, #640]	@ (8007984 <UART_SetConfig+0x308>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d126      	bne.n	8007754 <UART_SetConfig+0xd8>
 8007706:	4ba0      	ldr	r3, [pc, #640]	@ (8007988 <UART_SetConfig+0x30c>)
 8007708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800770c:	f003 0303 	and.w	r3, r3, #3
 8007710:	2b03      	cmp	r3, #3
 8007712:	d81b      	bhi.n	800774c <UART_SetConfig+0xd0>
 8007714:	a201      	add	r2, pc, #4	@ (adr r2, 800771c <UART_SetConfig+0xa0>)
 8007716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771a:	bf00      	nop
 800771c:	0800772d 	.word	0x0800772d
 8007720:	0800773d 	.word	0x0800773d
 8007724:	08007735 	.word	0x08007735
 8007728:	08007745 	.word	0x08007745
 800772c:	2301      	movs	r3, #1
 800772e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007732:	e080      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007734:	2302      	movs	r3, #2
 8007736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800773a:	e07c      	b.n	8007836 <UART_SetConfig+0x1ba>
 800773c:	2304      	movs	r3, #4
 800773e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007742:	e078      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007744:	2308      	movs	r3, #8
 8007746:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800774a:	e074      	b.n	8007836 <UART_SetConfig+0x1ba>
 800774c:	2310      	movs	r3, #16
 800774e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007752:	e070      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a8c      	ldr	r2, [pc, #560]	@ (800798c <UART_SetConfig+0x310>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d138      	bne.n	80077d0 <UART_SetConfig+0x154>
 800775e:	4b8a      	ldr	r3, [pc, #552]	@ (8007988 <UART_SetConfig+0x30c>)
 8007760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007764:	f003 030c 	and.w	r3, r3, #12
 8007768:	2b0c      	cmp	r3, #12
 800776a:	d82d      	bhi.n	80077c8 <UART_SetConfig+0x14c>
 800776c:	a201      	add	r2, pc, #4	@ (adr r2, 8007774 <UART_SetConfig+0xf8>)
 800776e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007772:	bf00      	nop
 8007774:	080077a9 	.word	0x080077a9
 8007778:	080077c9 	.word	0x080077c9
 800777c:	080077c9 	.word	0x080077c9
 8007780:	080077c9 	.word	0x080077c9
 8007784:	080077b9 	.word	0x080077b9
 8007788:	080077c9 	.word	0x080077c9
 800778c:	080077c9 	.word	0x080077c9
 8007790:	080077c9 	.word	0x080077c9
 8007794:	080077b1 	.word	0x080077b1
 8007798:	080077c9 	.word	0x080077c9
 800779c:	080077c9 	.word	0x080077c9
 80077a0:	080077c9 	.word	0x080077c9
 80077a4:	080077c1 	.word	0x080077c1
 80077a8:	2300      	movs	r3, #0
 80077aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ae:	e042      	b.n	8007836 <UART_SetConfig+0x1ba>
 80077b0:	2302      	movs	r3, #2
 80077b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077b6:	e03e      	b.n	8007836 <UART_SetConfig+0x1ba>
 80077b8:	2304      	movs	r3, #4
 80077ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077be:	e03a      	b.n	8007836 <UART_SetConfig+0x1ba>
 80077c0:	2308      	movs	r3, #8
 80077c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c6:	e036      	b.n	8007836 <UART_SetConfig+0x1ba>
 80077c8:	2310      	movs	r3, #16
 80077ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ce:	e032      	b.n	8007836 <UART_SetConfig+0x1ba>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a6a      	ldr	r2, [pc, #424]	@ (8007980 <UART_SetConfig+0x304>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d12a      	bne.n	8007830 <UART_SetConfig+0x1b4>
 80077da:	4b6b      	ldr	r3, [pc, #428]	@ (8007988 <UART_SetConfig+0x30c>)
 80077dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077e8:	d01a      	beq.n	8007820 <UART_SetConfig+0x1a4>
 80077ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077ee:	d81b      	bhi.n	8007828 <UART_SetConfig+0x1ac>
 80077f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077f4:	d00c      	beq.n	8007810 <UART_SetConfig+0x194>
 80077f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077fa:	d815      	bhi.n	8007828 <UART_SetConfig+0x1ac>
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d003      	beq.n	8007808 <UART_SetConfig+0x18c>
 8007800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007804:	d008      	beq.n	8007818 <UART_SetConfig+0x19c>
 8007806:	e00f      	b.n	8007828 <UART_SetConfig+0x1ac>
 8007808:	2300      	movs	r3, #0
 800780a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800780e:	e012      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007810:	2302      	movs	r3, #2
 8007812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007816:	e00e      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007818:	2304      	movs	r3, #4
 800781a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800781e:	e00a      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007820:	2308      	movs	r3, #8
 8007822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007826:	e006      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007828:	2310      	movs	r3, #16
 800782a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800782e:	e002      	b.n	8007836 <UART_SetConfig+0x1ba>
 8007830:	2310      	movs	r3, #16
 8007832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a51      	ldr	r2, [pc, #324]	@ (8007980 <UART_SetConfig+0x304>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d17a      	bne.n	8007936 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007840:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007844:	2b08      	cmp	r3, #8
 8007846:	d824      	bhi.n	8007892 <UART_SetConfig+0x216>
 8007848:	a201      	add	r2, pc, #4	@ (adr r2, 8007850 <UART_SetConfig+0x1d4>)
 800784a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800784e:	bf00      	nop
 8007850:	08007875 	.word	0x08007875
 8007854:	08007893 	.word	0x08007893
 8007858:	0800787d 	.word	0x0800787d
 800785c:	08007893 	.word	0x08007893
 8007860:	08007883 	.word	0x08007883
 8007864:	08007893 	.word	0x08007893
 8007868:	08007893 	.word	0x08007893
 800786c:	08007893 	.word	0x08007893
 8007870:	0800788b 	.word	0x0800788b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007874:	f7fe fec8 	bl	8006608 <HAL_RCC_GetPCLK1Freq>
 8007878:	61f8      	str	r0, [r7, #28]
        break;
 800787a:	e010      	b.n	800789e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800787c:	4b44      	ldr	r3, [pc, #272]	@ (8007990 <UART_SetConfig+0x314>)
 800787e:	61fb      	str	r3, [r7, #28]
        break;
 8007880:	e00d      	b.n	800789e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007882:	f7fe fe29 	bl	80064d8 <HAL_RCC_GetSysClockFreq>
 8007886:	61f8      	str	r0, [r7, #28]
        break;
 8007888:	e009      	b.n	800789e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800788a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800788e:	61fb      	str	r3, [r7, #28]
        break;
 8007890:	e005      	b.n	800789e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8007892:	2300      	movs	r3, #0
 8007894:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800789c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 8107 	beq.w	8007ab4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	4613      	mov	r3, r2
 80078ac:	005b      	lsls	r3, r3, #1
 80078ae:	4413      	add	r3, r2
 80078b0:	69fa      	ldr	r2, [r7, #28]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d305      	bcc.n	80078c2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80078bc:	69fa      	ldr	r2, [r7, #28]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d903      	bls.n	80078ca <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078c8:	e0f4      	b.n	8007ab4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	2200      	movs	r2, #0
 80078ce:	461c      	mov	r4, r3
 80078d0:	4615      	mov	r5, r2
 80078d2:	f04f 0200 	mov.w	r2, #0
 80078d6:	f04f 0300 	mov.w	r3, #0
 80078da:	022b      	lsls	r3, r5, #8
 80078dc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80078e0:	0222      	lsls	r2, r4, #8
 80078e2:	68f9      	ldr	r1, [r7, #12]
 80078e4:	6849      	ldr	r1, [r1, #4]
 80078e6:	0849      	lsrs	r1, r1, #1
 80078e8:	2000      	movs	r0, #0
 80078ea:	4688      	mov	r8, r1
 80078ec:	4681      	mov	r9, r0
 80078ee:	eb12 0a08 	adds.w	sl, r2, r8
 80078f2:	eb43 0b09 	adc.w	fp, r3, r9
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	603b      	str	r3, [r7, #0]
 80078fe:	607a      	str	r2, [r7, #4]
 8007900:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007904:	4650      	mov	r0, sl
 8007906:	4659      	mov	r1, fp
 8007908:	f7f9 f94e 	bl	8000ba8 <__aeabi_uldivmod>
 800790c:	4602      	mov	r2, r0
 800790e:	460b      	mov	r3, r1
 8007910:	4613      	mov	r3, r2
 8007912:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800791a:	d308      	bcc.n	800792e <UART_SetConfig+0x2b2>
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007922:	d204      	bcs.n	800792e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	69ba      	ldr	r2, [r7, #24]
 800792a:	60da      	str	r2, [r3, #12]
 800792c:	e0c2      	b.n	8007ab4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007934:	e0be      	b.n	8007ab4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	69db      	ldr	r3, [r3, #28]
 800793a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800793e:	d16a      	bne.n	8007a16 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8007940:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007944:	2b08      	cmp	r3, #8
 8007946:	d834      	bhi.n	80079b2 <UART_SetConfig+0x336>
 8007948:	a201      	add	r2, pc, #4	@ (adr r2, 8007950 <UART_SetConfig+0x2d4>)
 800794a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800794e:	bf00      	nop
 8007950:	08007975 	.word	0x08007975
 8007954:	08007995 	.word	0x08007995
 8007958:	0800799d 	.word	0x0800799d
 800795c:	080079b3 	.word	0x080079b3
 8007960:	080079a3 	.word	0x080079a3
 8007964:	080079b3 	.word	0x080079b3
 8007968:	080079b3 	.word	0x080079b3
 800796c:	080079b3 	.word	0x080079b3
 8007970:	080079ab 	.word	0x080079ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007974:	f7fe fe48 	bl	8006608 <HAL_RCC_GetPCLK1Freq>
 8007978:	61f8      	str	r0, [r7, #28]
        break;
 800797a:	e020      	b.n	80079be <UART_SetConfig+0x342>
 800797c:	efff69f3 	.word	0xefff69f3
 8007980:	40008000 	.word	0x40008000
 8007984:	40013800 	.word	0x40013800
 8007988:	40021000 	.word	0x40021000
 800798c:	40004400 	.word	0x40004400
 8007990:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007994:	f7fe fe4e 	bl	8006634 <HAL_RCC_GetPCLK2Freq>
 8007998:	61f8      	str	r0, [r7, #28]
        break;
 800799a:	e010      	b.n	80079be <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800799c:	4b4c      	ldr	r3, [pc, #304]	@ (8007ad0 <UART_SetConfig+0x454>)
 800799e:	61fb      	str	r3, [r7, #28]
        break;
 80079a0:	e00d      	b.n	80079be <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079a2:	f7fe fd99 	bl	80064d8 <HAL_RCC_GetSysClockFreq>
 80079a6:	61f8      	str	r0, [r7, #28]
        break;
 80079a8:	e009      	b.n	80079be <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079ae:	61fb      	str	r3, [r7, #28]
        break;
 80079b0:	e005      	b.n	80079be <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d077      	beq.n	8007ab4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	005a      	lsls	r2, r3, #1
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	085b      	lsrs	r3, r3, #1
 80079ce:	441a      	add	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80079d8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	2b0f      	cmp	r3, #15
 80079de:	d916      	bls.n	8007a0e <UART_SetConfig+0x392>
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079e6:	d212      	bcs.n	8007a0e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	f023 030f 	bic.w	r3, r3, #15
 80079f0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	085b      	lsrs	r3, r3, #1
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	f003 0307 	and.w	r3, r3, #7
 80079fc:	b29a      	uxth	r2, r3
 80079fe:	8afb      	ldrh	r3, [r7, #22]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	8afa      	ldrh	r2, [r7, #22]
 8007a0a:	60da      	str	r2, [r3, #12]
 8007a0c:	e052      	b.n	8007ab4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a14:	e04e      	b.n	8007ab4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a1a:	2b08      	cmp	r3, #8
 8007a1c:	d827      	bhi.n	8007a6e <UART_SetConfig+0x3f2>
 8007a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a24 <UART_SetConfig+0x3a8>)
 8007a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a24:	08007a49 	.word	0x08007a49
 8007a28:	08007a51 	.word	0x08007a51
 8007a2c:	08007a59 	.word	0x08007a59
 8007a30:	08007a6f 	.word	0x08007a6f
 8007a34:	08007a5f 	.word	0x08007a5f
 8007a38:	08007a6f 	.word	0x08007a6f
 8007a3c:	08007a6f 	.word	0x08007a6f
 8007a40:	08007a6f 	.word	0x08007a6f
 8007a44:	08007a67 	.word	0x08007a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a48:	f7fe fdde 	bl	8006608 <HAL_RCC_GetPCLK1Freq>
 8007a4c:	61f8      	str	r0, [r7, #28]
        break;
 8007a4e:	e014      	b.n	8007a7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a50:	f7fe fdf0 	bl	8006634 <HAL_RCC_GetPCLK2Freq>
 8007a54:	61f8      	str	r0, [r7, #28]
        break;
 8007a56:	e010      	b.n	8007a7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a58:	4b1d      	ldr	r3, [pc, #116]	@ (8007ad0 <UART_SetConfig+0x454>)
 8007a5a:	61fb      	str	r3, [r7, #28]
        break;
 8007a5c:	e00d      	b.n	8007a7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a5e:	f7fe fd3b 	bl	80064d8 <HAL_RCC_GetSysClockFreq>
 8007a62:	61f8      	str	r0, [r7, #28]
        break;
 8007a64:	e009      	b.n	8007a7a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a6a:	61fb      	str	r3, [r7, #28]
        break;
 8007a6c:	e005      	b.n	8007a7a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a78:	bf00      	nop
    }

    if (pclk != 0U)
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d019      	beq.n	8007ab4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	085a      	lsrs	r2, r3, #1
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	441a      	add	r2, r3
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a92:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	2b0f      	cmp	r3, #15
 8007a98:	d909      	bls.n	8007aae <UART_SetConfig+0x432>
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aa0:	d205      	bcs.n	8007aae <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	60da      	str	r2, [r3, #12]
 8007aac:	e002      	b.n	8007ab4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007ac0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3728      	adds	r7, #40	@ 0x28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ace:	bf00      	nop
 8007ad0:	00f42400 	.word	0x00f42400

08007ad4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae0:	f003 0308 	and.w	r3, r3, #8
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00a      	beq.n	8007afe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	430a      	orrs	r2, r1
 8007afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b02:	f003 0301 	and.w	r3, r3, #1
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00a      	beq.n	8007b20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d00a      	beq.n	8007b42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b46:	f003 0304 	and.w	r3, r3, #4
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d00a      	beq.n	8007b64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	430a      	orrs	r2, r1
 8007b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b68:	f003 0310 	and.w	r3, r3, #16
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00a      	beq.n	8007b86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b8a:	f003 0320 	and.w	r3, r3, #32
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00a      	beq.n	8007ba8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	430a      	orrs	r2, r1
 8007ba6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d01a      	beq.n	8007bea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bd2:	d10a      	bne.n	8007bea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	430a      	orrs	r2, r1
 8007be8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00a      	beq.n	8007c0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	605a      	str	r2, [r3, #4]
  }
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b098      	sub	sp, #96	@ 0x60
 8007c1c:	af02      	add	r7, sp, #8
 8007c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c28:	f7fb fc5c 	bl	80034e4 <HAL_GetTick>
 8007c2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 0308 	and.w	r3, r3, #8
 8007c38:	2b08      	cmp	r3, #8
 8007c3a:	d12e      	bne.n	8007c9a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c40:	9300      	str	r3, [sp, #0]
 8007c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c44:	2200      	movs	r2, #0
 8007c46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f88c 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d021      	beq.n	8007c9a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	461a      	mov	r2, r3
 8007c72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e6      	bne.n	8007c56 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c96:	2303      	movs	r3, #3
 8007c98:	e062      	b.n	8007d60 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0304 	and.w	r3, r3, #4
 8007ca4:	2b04      	cmp	r3, #4
 8007ca6:	d149      	bne.n	8007d3c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ca8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007cac:	9300      	str	r3, [sp, #0]
 8007cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f856 	bl	8007d68 <UART_WaitOnFlagUntilTimeout>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d03c      	beq.n	8007d3c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cca:	e853 3f00 	ldrex	r3, [r3]
 8007cce:	623b      	str	r3, [r7, #32]
   return(result);
 8007cd0:	6a3b      	ldr	r3, [r7, #32]
 8007cd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	461a      	mov	r2, r3
 8007cde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ce0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ce2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ce8:	e841 2300 	strex	r3, r2, [r1]
 8007cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1e6      	bne.n	8007cc2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	e853 3f00 	ldrex	r3, [r3]
 8007d02:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f023 0301 	bic.w	r3, r3, #1
 8007d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3308      	adds	r3, #8
 8007d12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d14:	61fa      	str	r2, [r7, #28]
 8007d16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d18:	69b9      	ldr	r1, [r7, #24]
 8007d1a:	69fa      	ldr	r2, [r7, #28]
 8007d1c:	e841 2300 	strex	r3, r2, [r1]
 8007d20:	617b      	str	r3, [r7, #20]
   return(result);
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d1e5      	bne.n	8007cf4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e011      	b.n	8007d60 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2220      	movs	r2, #32
 8007d46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3758      	adds	r7, #88	@ 0x58
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	603b      	str	r3, [r7, #0]
 8007d74:	4613      	mov	r3, r2
 8007d76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d78:	e04f      	b.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d80:	d04b      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d82:	f7fb fbaf 	bl	80034e4 <HAL_GetTick>
 8007d86:	4602      	mov	r2, r0
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	1ad3      	subs	r3, r2, r3
 8007d8c:	69ba      	ldr	r2, [r7, #24]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d302      	bcc.n	8007d98 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e04e      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0304 	and.w	r3, r3, #4
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d037      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	2b80      	cmp	r3, #128	@ 0x80
 8007dae:	d034      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	2b40      	cmp	r3, #64	@ 0x40
 8007db4:	d031      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	69db      	ldr	r3, [r3, #28]
 8007dbc:	f003 0308 	and.w	r3, r3, #8
 8007dc0:	2b08      	cmp	r3, #8
 8007dc2:	d110      	bne.n	8007de6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2208      	movs	r2, #8
 8007dca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dcc:	68f8      	ldr	r0, [r7, #12]
 8007dce:	f000 f925 	bl	800801c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2208      	movs	r2, #8
 8007dd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e029      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	69db      	ldr	r3, [r3, #28]
 8007dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007df0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007df4:	d111      	bne.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f000 f90b 	bl	800801c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2220      	movs	r2, #32
 8007e0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e00f      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	69da      	ldr	r2, [r3, #28]
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	4013      	ands	r3, r2
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	bf0c      	ite	eq
 8007e2a:	2301      	moveq	r3, #1
 8007e2c:	2300      	movne	r3, #0
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	461a      	mov	r2, r3
 8007e32:	79fb      	ldrb	r3, [r7, #7]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d0a0      	beq.n	8007d7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3710      	adds	r7, #16
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
	...

08007e44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b097      	sub	sp, #92	@ 0x5c
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	88fa      	ldrh	r2, [r7, #6]
 8007e5c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	88fa      	ldrh	r2, [r7, #6]
 8007e64:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e76:	d10e      	bne.n	8007e96 <UART_Start_Receive_IT+0x52>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d105      	bne.n	8007e8c <UART_Start_Receive_IT+0x48>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007e86:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e8a:	e02d      	b.n	8007ee8 <UART_Start_Receive_IT+0xa4>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	22ff      	movs	r2, #255	@ 0xff
 8007e90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e94:	e028      	b.n	8007ee8 <UART_Start_Receive_IT+0xa4>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10d      	bne.n	8007eba <UART_Start_Receive_IT+0x76>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	691b      	ldr	r3, [r3, #16]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d104      	bne.n	8007eb0 <UART_Start_Receive_IT+0x6c>
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	22ff      	movs	r2, #255	@ 0xff
 8007eaa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007eae:	e01b      	b.n	8007ee8 <UART_Start_Receive_IT+0xa4>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	227f      	movs	r2, #127	@ 0x7f
 8007eb4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007eb8:	e016      	b.n	8007ee8 <UART_Start_Receive_IT+0xa4>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ec2:	d10d      	bne.n	8007ee0 <UART_Start_Receive_IT+0x9c>
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	691b      	ldr	r3, [r3, #16]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d104      	bne.n	8007ed6 <UART_Start_Receive_IT+0x92>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	227f      	movs	r2, #127	@ 0x7f
 8007ed0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ed4:	e008      	b.n	8007ee8 <UART_Start_Receive_IT+0xa4>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	223f      	movs	r2, #63	@ 0x3f
 8007eda:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ede:	e003      	b.n	8007ee8 <UART_Start_Receive_IT+0xa4>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2222      	movs	r2, #34	@ 0x22
 8007ef4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3308      	adds	r3, #8
 8007efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f02:	e853 3f00 	ldrex	r3, [r3]
 8007f06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f0a:	f043 0301 	orr.w	r3, r3, #1
 8007f0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	3308      	adds	r3, #8
 8007f16:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f18:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007f1a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f20:	e841 2300 	strex	r3, r2, [r1]
 8007f24:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007f26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e5      	bne.n	8007ef8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f34:	d107      	bne.n	8007f46 <UART_Start_Receive_IT+0x102>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d103      	bne.n	8007f46 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4a21      	ldr	r2, [pc, #132]	@ (8007fc8 <UART_Start_Receive_IT+0x184>)
 8007f42:	669a      	str	r2, [r3, #104]	@ 0x68
 8007f44:	e002      	b.n	8007f4c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4a20      	ldr	r2, [pc, #128]	@ (8007fcc <UART_Start_Receive_IT+0x188>)
 8007f4a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	691b      	ldr	r3, [r3, #16]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d019      	beq.n	8007f88 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f5c:	e853 3f00 	ldrex	r3, [r3]
 8007f60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f64:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	461a      	mov	r2, r3
 8007f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f74:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f7a:	e841 2300 	strex	r3, r2, [r1]
 8007f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1e6      	bne.n	8007f54 <UART_Start_Receive_IT+0x110>
 8007f86:	e018      	b.n	8007fba <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	e853 3f00 	ldrex	r3, [r3]
 8007f94:	613b      	str	r3, [r7, #16]
   return(result);
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	f043 0320 	orr.w	r3, r3, #32
 8007f9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fa6:	623b      	str	r3, [r7, #32]
 8007fa8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007faa:	69f9      	ldr	r1, [r7, #28]
 8007fac:	6a3a      	ldr	r2, [r7, #32]
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e6      	bne.n	8007f88 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	375c      	adds	r7, #92	@ 0x5c
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr
 8007fc8:	08008455 	.word	0x08008455
 8007fcc:	08008299 	.word	0x08008299

08007fd0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b089      	sub	sp, #36	@ 0x24
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007fec:	61fb      	str	r3, [r7, #28]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	61bb      	str	r3, [r7, #24]
 8007ff8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	6979      	ldr	r1, [r7, #20]
 8007ffc:	69ba      	ldr	r2, [r7, #24]
 8007ffe:	e841 2300 	strex	r3, r2, [r1]
 8008002:	613b      	str	r3, [r7, #16]
   return(result);
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1e6      	bne.n	8007fd8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2220      	movs	r2, #32
 800800e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8008010:	bf00      	nop
 8008012:	3724      	adds	r7, #36	@ 0x24
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800801c:	b480      	push	{r7}
 800801e:	b095      	sub	sp, #84	@ 0x54
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800802c:	e853 3f00 	ldrex	r3, [r3]
 8008030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008038:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	461a      	mov	r2, r3
 8008040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008042:	643b      	str	r3, [r7, #64]	@ 0x40
 8008044:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008048:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800804a:	e841 2300 	strex	r3, r2, [r1]
 800804e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1e6      	bne.n	8008024 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	3308      	adds	r3, #8
 800805c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805e:	6a3b      	ldr	r3, [r7, #32]
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	61fb      	str	r3, [r7, #28]
   return(result);
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	f023 0301 	bic.w	r3, r3, #1
 800806c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3308      	adds	r3, #8
 8008074:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008078:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800807c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800807e:	e841 2300 	strex	r3, r2, [r1]
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1e5      	bne.n	8008056 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800808e:	2b01      	cmp	r3, #1
 8008090:	d118      	bne.n	80080c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	e853 3f00 	ldrex	r3, [r3]
 800809e:	60bb      	str	r3, [r7, #8]
   return(result);
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f023 0310 	bic.w	r3, r3, #16
 80080a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	461a      	mov	r2, r3
 80080ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080b0:	61bb      	str	r3, [r7, #24]
 80080b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b4:	6979      	ldr	r1, [r7, #20]
 80080b6:	69ba      	ldr	r2, [r7, #24]
 80080b8:	e841 2300 	strex	r3, r2, [r1]
 80080bc:	613b      	str	r3, [r7, #16]
   return(result);
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1e6      	bne.n	8008092 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2220      	movs	r2, #32
 80080c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80080d8:	bf00      	nop
 80080da:	3754      	adds	r7, #84	@ 0x54
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b090      	sub	sp, #64	@ 0x40
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0320 	and.w	r3, r3, #32
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d137      	bne.n	8008170 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008102:	2200      	movs	r2, #0
 8008104:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	3308      	adds	r3, #8
 800810e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008112:	e853 3f00 	ldrex	r3, [r3]
 8008116:	623b      	str	r3, [r7, #32]
   return(result);
 8008118:	6a3b      	ldr	r3, [r7, #32]
 800811a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800811e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	3308      	adds	r3, #8
 8008126:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008128:	633a      	str	r2, [r7, #48]	@ 0x30
 800812a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800812e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008130:	e841 2300 	strex	r3, r2, [r1]
 8008134:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e5      	bne.n	8008108 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800813c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	e853 3f00 	ldrex	r3, [r3]
 8008148:	60fb      	str	r3, [r7, #12]
   return(result);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008150:	637b      	str	r3, [r7, #52]	@ 0x34
 8008152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	461a      	mov	r2, r3
 8008158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800815a:	61fb      	str	r3, [r7, #28]
 800815c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815e:	69b9      	ldr	r1, [r7, #24]
 8008160:	69fa      	ldr	r2, [r7, #28]
 8008162:	e841 2300 	strex	r3, r2, [r1]
 8008166:	617b      	str	r3, [r7, #20]
   return(result);
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1e6      	bne.n	800813c <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800816e:	e002      	b.n	8008176 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008170:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008172:	f7fa f90a 	bl	800238a <HAL_UART_TxCpltCallback>
}
 8008176:	bf00      	nop
 8008178:	3740      	adds	r7, #64	@ 0x40
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800818a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f7ff fa55 	bl	800763c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008192:	bf00      	nop
 8008194:	3710      	adds	r7, #16
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}

0800819a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800819a:	b580      	push	{r7, lr}
 800819c:	b086      	sub	sp, #24
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081ac:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081b4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c0:	2b80      	cmp	r3, #128	@ 0x80
 80081c2:	d109      	bne.n	80081d8 <UART_DMAError+0x3e>
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	2b21      	cmp	r3, #33	@ 0x21
 80081c8:	d106      	bne.n	80081d8 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80081d2:	6978      	ldr	r0, [r7, #20]
 80081d4:	f7ff fefc 	bl	8007fd0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081e2:	2b40      	cmp	r3, #64	@ 0x40
 80081e4:	d109      	bne.n	80081fa <UART_DMAError+0x60>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b22      	cmp	r3, #34	@ 0x22
 80081ea:	d106      	bne.n	80081fa <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80081f4:	6978      	ldr	r0, [r7, #20]
 80081f6:	f7ff ff11 	bl	800801c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008200:	f043 0210 	orr.w	r2, r3, #16
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800820a:	6978      	ldr	r0, [r7, #20]
 800820c:	f7ff fa20 	bl	8007650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008210:	bf00      	nop
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008224:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f7ff fa0a 	bl	8007650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800823c:	bf00      	nop
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b088      	sub	sp, #32
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	e853 3f00 	ldrex	r3, [r3]
 8008258:	60bb      	str	r3, [r7, #8]
   return(result);
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008260:	61fb      	str	r3, [r7, #28]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	461a      	mov	r2, r3
 8008268:	69fb      	ldr	r3, [r7, #28]
 800826a:	61bb      	str	r3, [r7, #24]
 800826c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826e:	6979      	ldr	r1, [r7, #20]
 8008270:	69ba      	ldr	r2, [r7, #24]
 8008272:	e841 2300 	strex	r3, r2, [r1]
 8008276:	613b      	str	r3, [r7, #16]
   return(result);
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1e6      	bne.n	800824c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2220      	movs	r2, #32
 8008282:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7fa f87d 	bl	800238a <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008290:	bf00      	nop
 8008292:	3720      	adds	r7, #32
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b09c      	sub	sp, #112	@ 0x70
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b0:	2b22      	cmp	r3, #34	@ 0x22
 80082b2:	f040 80be 	bne.w	8008432 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80082bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80082c4:	b2d9      	uxtb	r1, r3
 80082c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082ca:	b2da      	uxtb	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d0:	400a      	ands	r2, r1
 80082d2:	b2d2      	uxtb	r2, r2
 80082d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082da:	1c5a      	adds	r2, r3, #1
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f040 80a3 	bne.w	8008446 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008306:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008308:	e853 3f00 	ldrex	r3, [r3]
 800830c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800830e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800831e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008320:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008324:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008326:	e841 2300 	strex	r3, r2, [r1]
 800832a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800832c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1e6      	bne.n	8008300 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	3308      	adds	r3, #8
 8008338:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833c:	e853 3f00 	ldrex	r3, [r3]
 8008340:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008344:	f023 0301 	bic.w	r3, r3, #1
 8008348:	667b      	str	r3, [r7, #100]	@ 0x64
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008352:	647a      	str	r2, [r7, #68]	@ 0x44
 8008354:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008358:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e5      	bne.n	8008332 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2220      	movs	r2, #32
 800836a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a34      	ldr	r2, [pc, #208]	@ (8008450 <UART_RxISR_8BIT+0x1b8>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d01f      	beq.n	80083c4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800838e:	2b00      	cmp	r3, #0
 8008390:	d018      	beq.n	80083c4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839a:	e853 3f00 	ldrex	r3, [r3]
 800839e:	623b      	str	r3, [r7, #32]
   return(result);
 80083a0:	6a3b      	ldr	r3, [r7, #32]
 80083a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	461a      	mov	r2, r3
 80083ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80083b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083b8:	e841 2300 	strex	r3, r2, [r1]
 80083bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d1e6      	bne.n	8008392 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d12e      	bne.n	800842a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	e853 3f00 	ldrex	r3, [r3]
 80083de:	60fb      	str	r3, [r7, #12]
   return(result);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f023 0310 	bic.w	r3, r3, #16
 80083e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	461a      	mov	r2, r3
 80083ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083f0:	61fb      	str	r3, [r7, #28]
 80083f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f4:	69b9      	ldr	r1, [r7, #24]
 80083f6:	69fa      	ldr	r2, [r7, #28]
 80083f8:	e841 2300 	strex	r3, r2, [r1]
 80083fc:	617b      	str	r3, [r7, #20]
   return(result);
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1e6      	bne.n	80083d2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	f003 0310 	and.w	r3, r3, #16
 800840e:	2b10      	cmp	r3, #16
 8008410:	d103      	bne.n	800841a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2210      	movs	r2, #16
 8008418:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008420:	4619      	mov	r1, r3
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7ff f91e 	bl	8007664 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008428:	e00d      	b.n	8008446 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f7f9 ffa2 	bl	8002374 <HAL_UART_RxCpltCallback>
}
 8008430:	e009      	b.n	8008446 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	8b1b      	ldrh	r3, [r3, #24]
 8008438:	b29a      	uxth	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f042 0208 	orr.w	r2, r2, #8
 8008442:	b292      	uxth	r2, r2
 8008444:	831a      	strh	r2, [r3, #24]
}
 8008446:	bf00      	nop
 8008448:	3770      	adds	r7, #112	@ 0x70
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	40008000 	.word	0x40008000

08008454 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b09c      	sub	sp, #112	@ 0x70
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008462:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800846c:	2b22      	cmp	r3, #34	@ 0x22
 800846e:	f040 80be 	bne.w	80085ee <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008478:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008480:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008482:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008486:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800848a:	4013      	ands	r3, r2
 800848c:	b29a      	uxth	r2, r3
 800848e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008490:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008496:	1c9a      	adds	r2, r3, #2
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	3b01      	subs	r3, #1
 80084a6:	b29a      	uxth	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	f040 80a3 	bne.w	8008602 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084c4:	e853 3f00 	ldrex	r3, [r3]
 80084c8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80084ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	461a      	mov	r2, r3
 80084d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084da:	657b      	str	r3, [r7, #84]	@ 0x54
 80084dc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80084e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80084e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1e6      	bne.n	80084bc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	3308      	adds	r3, #8
 80084f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f8:	e853 3f00 	ldrex	r3, [r3]
 80084fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008500:	f023 0301 	bic.w	r3, r3, #1
 8008504:	663b      	str	r3, [r7, #96]	@ 0x60
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3308      	adds	r3, #8
 800850c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800850e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008512:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008514:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008516:	e841 2300 	strex	r3, r2, [r1]
 800851a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800851c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1e5      	bne.n	80084ee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2220      	movs	r2, #32
 8008526:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a34      	ldr	r2, [pc, #208]	@ (800860c <UART_RxISR_16BIT+0x1b8>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d01f      	beq.n	8008580 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800854a:	2b00      	cmp	r3, #0
 800854c:	d018      	beq.n	8008580 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008554:	6a3b      	ldr	r3, [r7, #32]
 8008556:	e853 3f00 	ldrex	r3, [r3]
 800855a:	61fb      	str	r3, [r7, #28]
   return(result);
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008562:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	461a      	mov	r2, r3
 800856a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800856c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800856e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008570:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008574:	e841 2300 	strex	r3, r2, [r1]
 8008578:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800857a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1e6      	bne.n	800854e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008584:	2b01      	cmp	r3, #1
 8008586:	d12e      	bne.n	80085e6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	e853 3f00 	ldrex	r3, [r3]
 800859a:	60bb      	str	r3, [r7, #8]
   return(result);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	f023 0310 	bic.w	r3, r3, #16
 80085a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	461a      	mov	r2, r3
 80085aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085ac:	61bb      	str	r3, [r7, #24]
 80085ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b0:	6979      	ldr	r1, [r7, #20]
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	e841 2300 	strex	r3, r2, [r1]
 80085b8:	613b      	str	r3, [r7, #16]
   return(result);
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1e6      	bne.n	800858e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	69db      	ldr	r3, [r3, #28]
 80085c6:	f003 0310 	and.w	r3, r3, #16
 80085ca:	2b10      	cmp	r3, #16
 80085cc:	d103      	bne.n	80085d6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2210      	movs	r2, #16
 80085d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80085dc:	4619      	mov	r1, r3
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f7ff f840 	bl	8007664 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085e4:	e00d      	b.n	8008602 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7f9 fec4 	bl	8002374 <HAL_UART_RxCpltCallback>
}
 80085ec:	e009      	b.n	8008602 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	8b1b      	ldrh	r3, [r3, #24]
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f042 0208 	orr.w	r2, r2, #8
 80085fe:	b292      	uxth	r2, r2
 8008600:	831a      	strh	r2, [r3, #24]
}
 8008602:	bf00      	nop
 8008604:	3770      	adds	r7, #112	@ 0x70
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}
 800860a:	bf00      	nop
 800860c:	40008000 	.word	0x40008000

08008610 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <__cvt>:
 8008624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008628:	ec57 6b10 	vmov	r6, r7, d0
 800862c:	2f00      	cmp	r7, #0
 800862e:	460c      	mov	r4, r1
 8008630:	4619      	mov	r1, r3
 8008632:	463b      	mov	r3, r7
 8008634:	bfbb      	ittet	lt
 8008636:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800863a:	461f      	movlt	r7, r3
 800863c:	2300      	movge	r3, #0
 800863e:	232d      	movlt	r3, #45	@ 0x2d
 8008640:	700b      	strb	r3, [r1, #0]
 8008642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008644:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008648:	4691      	mov	r9, r2
 800864a:	f023 0820 	bic.w	r8, r3, #32
 800864e:	bfbc      	itt	lt
 8008650:	4632      	movlt	r2, r6
 8008652:	4616      	movlt	r6, r2
 8008654:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008658:	d005      	beq.n	8008666 <__cvt+0x42>
 800865a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800865e:	d100      	bne.n	8008662 <__cvt+0x3e>
 8008660:	3401      	adds	r4, #1
 8008662:	2102      	movs	r1, #2
 8008664:	e000      	b.n	8008668 <__cvt+0x44>
 8008666:	2103      	movs	r1, #3
 8008668:	ab03      	add	r3, sp, #12
 800866a:	9301      	str	r3, [sp, #4]
 800866c:	ab02      	add	r3, sp, #8
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	ec47 6b10 	vmov	d0, r6, r7
 8008674:	4653      	mov	r3, sl
 8008676:	4622      	mov	r2, r4
 8008678:	f001 f85a 	bl	8009730 <_dtoa_r>
 800867c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008680:	4605      	mov	r5, r0
 8008682:	d119      	bne.n	80086b8 <__cvt+0x94>
 8008684:	f019 0f01 	tst.w	r9, #1
 8008688:	d00e      	beq.n	80086a8 <__cvt+0x84>
 800868a:	eb00 0904 	add.w	r9, r0, r4
 800868e:	2200      	movs	r2, #0
 8008690:	2300      	movs	r3, #0
 8008692:	4630      	mov	r0, r6
 8008694:	4639      	mov	r1, r7
 8008696:	f7f8 fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800869a:	b108      	cbz	r0, 80086a0 <__cvt+0x7c>
 800869c:	f8cd 900c 	str.w	r9, [sp, #12]
 80086a0:	2230      	movs	r2, #48	@ 0x30
 80086a2:	9b03      	ldr	r3, [sp, #12]
 80086a4:	454b      	cmp	r3, r9
 80086a6:	d31e      	bcc.n	80086e6 <__cvt+0xc2>
 80086a8:	9b03      	ldr	r3, [sp, #12]
 80086aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086ac:	1b5b      	subs	r3, r3, r5
 80086ae:	4628      	mov	r0, r5
 80086b0:	6013      	str	r3, [r2, #0]
 80086b2:	b004      	add	sp, #16
 80086b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80086bc:	eb00 0904 	add.w	r9, r0, r4
 80086c0:	d1e5      	bne.n	800868e <__cvt+0x6a>
 80086c2:	7803      	ldrb	r3, [r0, #0]
 80086c4:	2b30      	cmp	r3, #48	@ 0x30
 80086c6:	d10a      	bne.n	80086de <__cvt+0xba>
 80086c8:	2200      	movs	r2, #0
 80086ca:	2300      	movs	r3, #0
 80086cc:	4630      	mov	r0, r6
 80086ce:	4639      	mov	r1, r7
 80086d0:	f7f8 f9fa 	bl	8000ac8 <__aeabi_dcmpeq>
 80086d4:	b918      	cbnz	r0, 80086de <__cvt+0xba>
 80086d6:	f1c4 0401 	rsb	r4, r4, #1
 80086da:	f8ca 4000 	str.w	r4, [sl]
 80086de:	f8da 3000 	ldr.w	r3, [sl]
 80086e2:	4499      	add	r9, r3
 80086e4:	e7d3      	b.n	800868e <__cvt+0x6a>
 80086e6:	1c59      	adds	r1, r3, #1
 80086e8:	9103      	str	r1, [sp, #12]
 80086ea:	701a      	strb	r2, [r3, #0]
 80086ec:	e7d9      	b.n	80086a2 <__cvt+0x7e>

080086ee <__exponent>:
 80086ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086f0:	2900      	cmp	r1, #0
 80086f2:	bfba      	itte	lt
 80086f4:	4249      	neglt	r1, r1
 80086f6:	232d      	movlt	r3, #45	@ 0x2d
 80086f8:	232b      	movge	r3, #43	@ 0x2b
 80086fa:	2909      	cmp	r1, #9
 80086fc:	7002      	strb	r2, [r0, #0]
 80086fe:	7043      	strb	r3, [r0, #1]
 8008700:	dd29      	ble.n	8008756 <__exponent+0x68>
 8008702:	f10d 0307 	add.w	r3, sp, #7
 8008706:	461d      	mov	r5, r3
 8008708:	270a      	movs	r7, #10
 800870a:	461a      	mov	r2, r3
 800870c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008710:	fb07 1416 	mls	r4, r7, r6, r1
 8008714:	3430      	adds	r4, #48	@ 0x30
 8008716:	f802 4c01 	strb.w	r4, [r2, #-1]
 800871a:	460c      	mov	r4, r1
 800871c:	2c63      	cmp	r4, #99	@ 0x63
 800871e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008722:	4631      	mov	r1, r6
 8008724:	dcf1      	bgt.n	800870a <__exponent+0x1c>
 8008726:	3130      	adds	r1, #48	@ 0x30
 8008728:	1e94      	subs	r4, r2, #2
 800872a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800872e:	1c41      	adds	r1, r0, #1
 8008730:	4623      	mov	r3, r4
 8008732:	42ab      	cmp	r3, r5
 8008734:	d30a      	bcc.n	800874c <__exponent+0x5e>
 8008736:	f10d 0309 	add.w	r3, sp, #9
 800873a:	1a9b      	subs	r3, r3, r2
 800873c:	42ac      	cmp	r4, r5
 800873e:	bf88      	it	hi
 8008740:	2300      	movhi	r3, #0
 8008742:	3302      	adds	r3, #2
 8008744:	4403      	add	r3, r0
 8008746:	1a18      	subs	r0, r3, r0
 8008748:	b003      	add	sp, #12
 800874a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800874c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008750:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008754:	e7ed      	b.n	8008732 <__exponent+0x44>
 8008756:	2330      	movs	r3, #48	@ 0x30
 8008758:	3130      	adds	r1, #48	@ 0x30
 800875a:	7083      	strb	r3, [r0, #2]
 800875c:	70c1      	strb	r1, [r0, #3]
 800875e:	1d03      	adds	r3, r0, #4
 8008760:	e7f1      	b.n	8008746 <__exponent+0x58>
	...

08008764 <_printf_float>:
 8008764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008768:	b08d      	sub	sp, #52	@ 0x34
 800876a:	460c      	mov	r4, r1
 800876c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008770:	4616      	mov	r6, r2
 8008772:	461f      	mov	r7, r3
 8008774:	4605      	mov	r5, r0
 8008776:	f000 fecb 	bl	8009510 <_localeconv_r>
 800877a:	6803      	ldr	r3, [r0, #0]
 800877c:	9304      	str	r3, [sp, #16]
 800877e:	4618      	mov	r0, r3
 8008780:	f7f7 fd76 	bl	8000270 <strlen>
 8008784:	2300      	movs	r3, #0
 8008786:	930a      	str	r3, [sp, #40]	@ 0x28
 8008788:	f8d8 3000 	ldr.w	r3, [r8]
 800878c:	9005      	str	r0, [sp, #20]
 800878e:	3307      	adds	r3, #7
 8008790:	f023 0307 	bic.w	r3, r3, #7
 8008794:	f103 0208 	add.w	r2, r3, #8
 8008798:	f894 a018 	ldrb.w	sl, [r4, #24]
 800879c:	f8d4 b000 	ldr.w	fp, [r4]
 80087a0:	f8c8 2000 	str.w	r2, [r8]
 80087a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80087ac:	9307      	str	r3, [sp, #28]
 80087ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80087b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80087b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ba:	4b9c      	ldr	r3, [pc, #624]	@ (8008a2c <_printf_float+0x2c8>)
 80087bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087c0:	f7f8 f9b4 	bl	8000b2c <__aeabi_dcmpun>
 80087c4:	bb70      	cbnz	r0, 8008824 <_printf_float+0xc0>
 80087c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ca:	4b98      	ldr	r3, [pc, #608]	@ (8008a2c <_printf_float+0x2c8>)
 80087cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087d0:	f7f8 f98e 	bl	8000af0 <__aeabi_dcmple>
 80087d4:	bb30      	cbnz	r0, 8008824 <_printf_float+0xc0>
 80087d6:	2200      	movs	r2, #0
 80087d8:	2300      	movs	r3, #0
 80087da:	4640      	mov	r0, r8
 80087dc:	4649      	mov	r1, r9
 80087de:	f7f8 f97d 	bl	8000adc <__aeabi_dcmplt>
 80087e2:	b110      	cbz	r0, 80087ea <_printf_float+0x86>
 80087e4:	232d      	movs	r3, #45	@ 0x2d
 80087e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087ea:	4a91      	ldr	r2, [pc, #580]	@ (8008a30 <_printf_float+0x2cc>)
 80087ec:	4b91      	ldr	r3, [pc, #580]	@ (8008a34 <_printf_float+0x2d0>)
 80087ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80087f2:	bf8c      	ite	hi
 80087f4:	4690      	movhi	r8, r2
 80087f6:	4698      	movls	r8, r3
 80087f8:	2303      	movs	r3, #3
 80087fa:	6123      	str	r3, [r4, #16]
 80087fc:	f02b 0304 	bic.w	r3, fp, #4
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	f04f 0900 	mov.w	r9, #0
 8008806:	9700      	str	r7, [sp, #0]
 8008808:	4633      	mov	r3, r6
 800880a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800880c:	4621      	mov	r1, r4
 800880e:	4628      	mov	r0, r5
 8008810:	f000 f9d2 	bl	8008bb8 <_printf_common>
 8008814:	3001      	adds	r0, #1
 8008816:	f040 808d 	bne.w	8008934 <_printf_float+0x1d0>
 800881a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800881e:	b00d      	add	sp, #52	@ 0x34
 8008820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008824:	4642      	mov	r2, r8
 8008826:	464b      	mov	r3, r9
 8008828:	4640      	mov	r0, r8
 800882a:	4649      	mov	r1, r9
 800882c:	f7f8 f97e 	bl	8000b2c <__aeabi_dcmpun>
 8008830:	b140      	cbz	r0, 8008844 <_printf_float+0xe0>
 8008832:	464b      	mov	r3, r9
 8008834:	2b00      	cmp	r3, #0
 8008836:	bfbc      	itt	lt
 8008838:	232d      	movlt	r3, #45	@ 0x2d
 800883a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800883e:	4a7e      	ldr	r2, [pc, #504]	@ (8008a38 <_printf_float+0x2d4>)
 8008840:	4b7e      	ldr	r3, [pc, #504]	@ (8008a3c <_printf_float+0x2d8>)
 8008842:	e7d4      	b.n	80087ee <_printf_float+0x8a>
 8008844:	6863      	ldr	r3, [r4, #4]
 8008846:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800884a:	9206      	str	r2, [sp, #24]
 800884c:	1c5a      	adds	r2, r3, #1
 800884e:	d13b      	bne.n	80088c8 <_printf_float+0x164>
 8008850:	2306      	movs	r3, #6
 8008852:	6063      	str	r3, [r4, #4]
 8008854:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008858:	2300      	movs	r3, #0
 800885a:	6022      	str	r2, [r4, #0]
 800885c:	9303      	str	r3, [sp, #12]
 800885e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008860:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008864:	ab09      	add	r3, sp, #36	@ 0x24
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	6861      	ldr	r1, [r4, #4]
 800886a:	ec49 8b10 	vmov	d0, r8, r9
 800886e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008872:	4628      	mov	r0, r5
 8008874:	f7ff fed6 	bl	8008624 <__cvt>
 8008878:	9b06      	ldr	r3, [sp, #24]
 800887a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800887c:	2b47      	cmp	r3, #71	@ 0x47
 800887e:	4680      	mov	r8, r0
 8008880:	d129      	bne.n	80088d6 <_printf_float+0x172>
 8008882:	1cc8      	adds	r0, r1, #3
 8008884:	db02      	blt.n	800888c <_printf_float+0x128>
 8008886:	6863      	ldr	r3, [r4, #4]
 8008888:	4299      	cmp	r1, r3
 800888a:	dd41      	ble.n	8008910 <_printf_float+0x1ac>
 800888c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008890:	fa5f fa8a 	uxtb.w	sl, sl
 8008894:	3901      	subs	r1, #1
 8008896:	4652      	mov	r2, sl
 8008898:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800889c:	9109      	str	r1, [sp, #36]	@ 0x24
 800889e:	f7ff ff26 	bl	80086ee <__exponent>
 80088a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80088a4:	1813      	adds	r3, r2, r0
 80088a6:	2a01      	cmp	r2, #1
 80088a8:	4681      	mov	r9, r0
 80088aa:	6123      	str	r3, [r4, #16]
 80088ac:	dc02      	bgt.n	80088b4 <_printf_float+0x150>
 80088ae:	6822      	ldr	r2, [r4, #0]
 80088b0:	07d2      	lsls	r2, r2, #31
 80088b2:	d501      	bpl.n	80088b8 <_printf_float+0x154>
 80088b4:	3301      	adds	r3, #1
 80088b6:	6123      	str	r3, [r4, #16]
 80088b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d0a2      	beq.n	8008806 <_printf_float+0xa2>
 80088c0:	232d      	movs	r3, #45	@ 0x2d
 80088c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088c6:	e79e      	b.n	8008806 <_printf_float+0xa2>
 80088c8:	9a06      	ldr	r2, [sp, #24]
 80088ca:	2a47      	cmp	r2, #71	@ 0x47
 80088cc:	d1c2      	bne.n	8008854 <_printf_float+0xf0>
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1c0      	bne.n	8008854 <_printf_float+0xf0>
 80088d2:	2301      	movs	r3, #1
 80088d4:	e7bd      	b.n	8008852 <_printf_float+0xee>
 80088d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80088da:	d9db      	bls.n	8008894 <_printf_float+0x130>
 80088dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80088e0:	d118      	bne.n	8008914 <_printf_float+0x1b0>
 80088e2:	2900      	cmp	r1, #0
 80088e4:	6863      	ldr	r3, [r4, #4]
 80088e6:	dd0b      	ble.n	8008900 <_printf_float+0x19c>
 80088e8:	6121      	str	r1, [r4, #16]
 80088ea:	b913      	cbnz	r3, 80088f2 <_printf_float+0x18e>
 80088ec:	6822      	ldr	r2, [r4, #0]
 80088ee:	07d0      	lsls	r0, r2, #31
 80088f0:	d502      	bpl.n	80088f8 <_printf_float+0x194>
 80088f2:	3301      	adds	r3, #1
 80088f4:	440b      	add	r3, r1
 80088f6:	6123      	str	r3, [r4, #16]
 80088f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80088fa:	f04f 0900 	mov.w	r9, #0
 80088fe:	e7db      	b.n	80088b8 <_printf_float+0x154>
 8008900:	b913      	cbnz	r3, 8008908 <_printf_float+0x1a4>
 8008902:	6822      	ldr	r2, [r4, #0]
 8008904:	07d2      	lsls	r2, r2, #31
 8008906:	d501      	bpl.n	800890c <_printf_float+0x1a8>
 8008908:	3302      	adds	r3, #2
 800890a:	e7f4      	b.n	80088f6 <_printf_float+0x192>
 800890c:	2301      	movs	r3, #1
 800890e:	e7f2      	b.n	80088f6 <_printf_float+0x192>
 8008910:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008916:	4299      	cmp	r1, r3
 8008918:	db05      	blt.n	8008926 <_printf_float+0x1c2>
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	6121      	str	r1, [r4, #16]
 800891e:	07d8      	lsls	r0, r3, #31
 8008920:	d5ea      	bpl.n	80088f8 <_printf_float+0x194>
 8008922:	1c4b      	adds	r3, r1, #1
 8008924:	e7e7      	b.n	80088f6 <_printf_float+0x192>
 8008926:	2900      	cmp	r1, #0
 8008928:	bfd4      	ite	le
 800892a:	f1c1 0202 	rsble	r2, r1, #2
 800892e:	2201      	movgt	r2, #1
 8008930:	4413      	add	r3, r2
 8008932:	e7e0      	b.n	80088f6 <_printf_float+0x192>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	055a      	lsls	r2, r3, #21
 8008938:	d407      	bmi.n	800894a <_printf_float+0x1e6>
 800893a:	6923      	ldr	r3, [r4, #16]
 800893c:	4642      	mov	r2, r8
 800893e:	4631      	mov	r1, r6
 8008940:	4628      	mov	r0, r5
 8008942:	47b8      	blx	r7
 8008944:	3001      	adds	r0, #1
 8008946:	d12b      	bne.n	80089a0 <_printf_float+0x23c>
 8008948:	e767      	b.n	800881a <_printf_float+0xb6>
 800894a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800894e:	f240 80dd 	bls.w	8008b0c <_printf_float+0x3a8>
 8008952:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008956:	2200      	movs	r2, #0
 8008958:	2300      	movs	r3, #0
 800895a:	f7f8 f8b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800895e:	2800      	cmp	r0, #0
 8008960:	d033      	beq.n	80089ca <_printf_float+0x266>
 8008962:	4a37      	ldr	r2, [pc, #220]	@ (8008a40 <_printf_float+0x2dc>)
 8008964:	2301      	movs	r3, #1
 8008966:	4631      	mov	r1, r6
 8008968:	4628      	mov	r0, r5
 800896a:	47b8      	blx	r7
 800896c:	3001      	adds	r0, #1
 800896e:	f43f af54 	beq.w	800881a <_printf_float+0xb6>
 8008972:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008976:	4543      	cmp	r3, r8
 8008978:	db02      	blt.n	8008980 <_printf_float+0x21c>
 800897a:	6823      	ldr	r3, [r4, #0]
 800897c:	07d8      	lsls	r0, r3, #31
 800897e:	d50f      	bpl.n	80089a0 <_printf_float+0x23c>
 8008980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008984:	4631      	mov	r1, r6
 8008986:	4628      	mov	r0, r5
 8008988:	47b8      	blx	r7
 800898a:	3001      	adds	r0, #1
 800898c:	f43f af45 	beq.w	800881a <_printf_float+0xb6>
 8008990:	f04f 0900 	mov.w	r9, #0
 8008994:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008998:	f104 0a1a 	add.w	sl, r4, #26
 800899c:	45c8      	cmp	r8, r9
 800899e:	dc09      	bgt.n	80089b4 <_printf_float+0x250>
 80089a0:	6823      	ldr	r3, [r4, #0]
 80089a2:	079b      	lsls	r3, r3, #30
 80089a4:	f100 8103 	bmi.w	8008bae <_printf_float+0x44a>
 80089a8:	68e0      	ldr	r0, [r4, #12]
 80089aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089ac:	4298      	cmp	r0, r3
 80089ae:	bfb8      	it	lt
 80089b0:	4618      	movlt	r0, r3
 80089b2:	e734      	b.n	800881e <_printf_float+0xba>
 80089b4:	2301      	movs	r3, #1
 80089b6:	4652      	mov	r2, sl
 80089b8:	4631      	mov	r1, r6
 80089ba:	4628      	mov	r0, r5
 80089bc:	47b8      	blx	r7
 80089be:	3001      	adds	r0, #1
 80089c0:	f43f af2b 	beq.w	800881a <_printf_float+0xb6>
 80089c4:	f109 0901 	add.w	r9, r9, #1
 80089c8:	e7e8      	b.n	800899c <_printf_float+0x238>
 80089ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	dc39      	bgt.n	8008a44 <_printf_float+0x2e0>
 80089d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008a40 <_printf_float+0x2dc>)
 80089d2:	2301      	movs	r3, #1
 80089d4:	4631      	mov	r1, r6
 80089d6:	4628      	mov	r0, r5
 80089d8:	47b8      	blx	r7
 80089da:	3001      	adds	r0, #1
 80089dc:	f43f af1d 	beq.w	800881a <_printf_float+0xb6>
 80089e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80089e4:	ea59 0303 	orrs.w	r3, r9, r3
 80089e8:	d102      	bne.n	80089f0 <_printf_float+0x28c>
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	07d9      	lsls	r1, r3, #31
 80089ee:	d5d7      	bpl.n	80089a0 <_printf_float+0x23c>
 80089f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089f4:	4631      	mov	r1, r6
 80089f6:	4628      	mov	r0, r5
 80089f8:	47b8      	blx	r7
 80089fa:	3001      	adds	r0, #1
 80089fc:	f43f af0d 	beq.w	800881a <_printf_float+0xb6>
 8008a00:	f04f 0a00 	mov.w	sl, #0
 8008a04:	f104 0b1a 	add.w	fp, r4, #26
 8008a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a0a:	425b      	negs	r3, r3
 8008a0c:	4553      	cmp	r3, sl
 8008a0e:	dc01      	bgt.n	8008a14 <_printf_float+0x2b0>
 8008a10:	464b      	mov	r3, r9
 8008a12:	e793      	b.n	800893c <_printf_float+0x1d8>
 8008a14:	2301      	movs	r3, #1
 8008a16:	465a      	mov	r2, fp
 8008a18:	4631      	mov	r1, r6
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	47b8      	blx	r7
 8008a1e:	3001      	adds	r0, #1
 8008a20:	f43f aefb 	beq.w	800881a <_printf_float+0xb6>
 8008a24:	f10a 0a01 	add.w	sl, sl, #1
 8008a28:	e7ee      	b.n	8008a08 <_printf_float+0x2a4>
 8008a2a:	bf00      	nop
 8008a2c:	7fefffff 	.word	0x7fefffff
 8008a30:	0800b92c 	.word	0x0800b92c
 8008a34:	0800b928 	.word	0x0800b928
 8008a38:	0800b934 	.word	0x0800b934
 8008a3c:	0800b930 	.word	0x0800b930
 8008a40:	0800b938 	.word	0x0800b938
 8008a44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008a4a:	4553      	cmp	r3, sl
 8008a4c:	bfa8      	it	ge
 8008a4e:	4653      	movge	r3, sl
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	4699      	mov	r9, r3
 8008a54:	dc36      	bgt.n	8008ac4 <_printf_float+0x360>
 8008a56:	f04f 0b00 	mov.w	fp, #0
 8008a5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a5e:	f104 021a 	add.w	r2, r4, #26
 8008a62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a64:	9306      	str	r3, [sp, #24]
 8008a66:	eba3 0309 	sub.w	r3, r3, r9
 8008a6a:	455b      	cmp	r3, fp
 8008a6c:	dc31      	bgt.n	8008ad2 <_printf_float+0x36e>
 8008a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a70:	459a      	cmp	sl, r3
 8008a72:	dc3a      	bgt.n	8008aea <_printf_float+0x386>
 8008a74:	6823      	ldr	r3, [r4, #0]
 8008a76:	07da      	lsls	r2, r3, #31
 8008a78:	d437      	bmi.n	8008aea <_printf_float+0x386>
 8008a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a7c:	ebaa 0903 	sub.w	r9, sl, r3
 8008a80:	9b06      	ldr	r3, [sp, #24]
 8008a82:	ebaa 0303 	sub.w	r3, sl, r3
 8008a86:	4599      	cmp	r9, r3
 8008a88:	bfa8      	it	ge
 8008a8a:	4699      	movge	r9, r3
 8008a8c:	f1b9 0f00 	cmp.w	r9, #0
 8008a90:	dc33      	bgt.n	8008afa <_printf_float+0x396>
 8008a92:	f04f 0800 	mov.w	r8, #0
 8008a96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a9a:	f104 0b1a 	add.w	fp, r4, #26
 8008a9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa0:	ebaa 0303 	sub.w	r3, sl, r3
 8008aa4:	eba3 0309 	sub.w	r3, r3, r9
 8008aa8:	4543      	cmp	r3, r8
 8008aaa:	f77f af79 	ble.w	80089a0 <_printf_float+0x23c>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	465a      	mov	r2, fp
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	47b8      	blx	r7
 8008ab8:	3001      	adds	r0, #1
 8008aba:	f43f aeae 	beq.w	800881a <_printf_float+0xb6>
 8008abe:	f108 0801 	add.w	r8, r8, #1
 8008ac2:	e7ec      	b.n	8008a9e <_printf_float+0x33a>
 8008ac4:	4642      	mov	r2, r8
 8008ac6:	4631      	mov	r1, r6
 8008ac8:	4628      	mov	r0, r5
 8008aca:	47b8      	blx	r7
 8008acc:	3001      	adds	r0, #1
 8008ace:	d1c2      	bne.n	8008a56 <_printf_float+0x2f2>
 8008ad0:	e6a3      	b.n	800881a <_printf_float+0xb6>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	4631      	mov	r1, r6
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	9206      	str	r2, [sp, #24]
 8008ada:	47b8      	blx	r7
 8008adc:	3001      	adds	r0, #1
 8008ade:	f43f ae9c 	beq.w	800881a <_printf_float+0xb6>
 8008ae2:	9a06      	ldr	r2, [sp, #24]
 8008ae4:	f10b 0b01 	add.w	fp, fp, #1
 8008ae8:	e7bb      	b.n	8008a62 <_printf_float+0x2fe>
 8008aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	d1c0      	bne.n	8008a7a <_printf_float+0x316>
 8008af8:	e68f      	b.n	800881a <_printf_float+0xb6>
 8008afa:	9a06      	ldr	r2, [sp, #24]
 8008afc:	464b      	mov	r3, r9
 8008afe:	4442      	add	r2, r8
 8008b00:	4631      	mov	r1, r6
 8008b02:	4628      	mov	r0, r5
 8008b04:	47b8      	blx	r7
 8008b06:	3001      	adds	r0, #1
 8008b08:	d1c3      	bne.n	8008a92 <_printf_float+0x32e>
 8008b0a:	e686      	b.n	800881a <_printf_float+0xb6>
 8008b0c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b10:	f1ba 0f01 	cmp.w	sl, #1
 8008b14:	dc01      	bgt.n	8008b1a <_printf_float+0x3b6>
 8008b16:	07db      	lsls	r3, r3, #31
 8008b18:	d536      	bpl.n	8008b88 <_printf_float+0x424>
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	4642      	mov	r2, r8
 8008b1e:	4631      	mov	r1, r6
 8008b20:	4628      	mov	r0, r5
 8008b22:	47b8      	blx	r7
 8008b24:	3001      	adds	r0, #1
 8008b26:	f43f ae78 	beq.w	800881a <_printf_float+0xb6>
 8008b2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b2e:	4631      	mov	r1, r6
 8008b30:	4628      	mov	r0, r5
 8008b32:	47b8      	blx	r7
 8008b34:	3001      	adds	r0, #1
 8008b36:	f43f ae70 	beq.w	800881a <_printf_float+0xb6>
 8008b3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008b3e:	2200      	movs	r2, #0
 8008b40:	2300      	movs	r3, #0
 8008b42:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008b46:	f7f7 ffbf 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b4a:	b9c0      	cbnz	r0, 8008b7e <_printf_float+0x41a>
 8008b4c:	4653      	mov	r3, sl
 8008b4e:	f108 0201 	add.w	r2, r8, #1
 8008b52:	4631      	mov	r1, r6
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b8      	blx	r7
 8008b58:	3001      	adds	r0, #1
 8008b5a:	d10c      	bne.n	8008b76 <_printf_float+0x412>
 8008b5c:	e65d      	b.n	800881a <_printf_float+0xb6>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	465a      	mov	r2, fp
 8008b62:	4631      	mov	r1, r6
 8008b64:	4628      	mov	r0, r5
 8008b66:	47b8      	blx	r7
 8008b68:	3001      	adds	r0, #1
 8008b6a:	f43f ae56 	beq.w	800881a <_printf_float+0xb6>
 8008b6e:	f108 0801 	add.w	r8, r8, #1
 8008b72:	45d0      	cmp	r8, sl
 8008b74:	dbf3      	blt.n	8008b5e <_printf_float+0x3fa>
 8008b76:	464b      	mov	r3, r9
 8008b78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008b7c:	e6df      	b.n	800893e <_printf_float+0x1da>
 8008b7e:	f04f 0800 	mov.w	r8, #0
 8008b82:	f104 0b1a 	add.w	fp, r4, #26
 8008b86:	e7f4      	b.n	8008b72 <_printf_float+0x40e>
 8008b88:	2301      	movs	r3, #1
 8008b8a:	4642      	mov	r2, r8
 8008b8c:	e7e1      	b.n	8008b52 <_printf_float+0x3ee>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	464a      	mov	r2, r9
 8008b92:	4631      	mov	r1, r6
 8008b94:	4628      	mov	r0, r5
 8008b96:	47b8      	blx	r7
 8008b98:	3001      	adds	r0, #1
 8008b9a:	f43f ae3e 	beq.w	800881a <_printf_float+0xb6>
 8008b9e:	f108 0801 	add.w	r8, r8, #1
 8008ba2:	68e3      	ldr	r3, [r4, #12]
 8008ba4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ba6:	1a5b      	subs	r3, r3, r1
 8008ba8:	4543      	cmp	r3, r8
 8008baa:	dcf0      	bgt.n	8008b8e <_printf_float+0x42a>
 8008bac:	e6fc      	b.n	80089a8 <_printf_float+0x244>
 8008bae:	f04f 0800 	mov.w	r8, #0
 8008bb2:	f104 0919 	add.w	r9, r4, #25
 8008bb6:	e7f4      	b.n	8008ba2 <_printf_float+0x43e>

08008bb8 <_printf_common>:
 8008bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bbc:	4616      	mov	r6, r2
 8008bbe:	4698      	mov	r8, r3
 8008bc0:	688a      	ldr	r2, [r1, #8]
 8008bc2:	690b      	ldr	r3, [r1, #16]
 8008bc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	bfb8      	it	lt
 8008bcc:	4613      	movlt	r3, r2
 8008bce:	6033      	str	r3, [r6, #0]
 8008bd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008bd4:	4607      	mov	r7, r0
 8008bd6:	460c      	mov	r4, r1
 8008bd8:	b10a      	cbz	r2, 8008bde <_printf_common+0x26>
 8008bda:	3301      	adds	r3, #1
 8008bdc:	6033      	str	r3, [r6, #0]
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	0699      	lsls	r1, r3, #26
 8008be2:	bf42      	ittt	mi
 8008be4:	6833      	ldrmi	r3, [r6, #0]
 8008be6:	3302      	addmi	r3, #2
 8008be8:	6033      	strmi	r3, [r6, #0]
 8008bea:	6825      	ldr	r5, [r4, #0]
 8008bec:	f015 0506 	ands.w	r5, r5, #6
 8008bf0:	d106      	bne.n	8008c00 <_printf_common+0x48>
 8008bf2:	f104 0a19 	add.w	sl, r4, #25
 8008bf6:	68e3      	ldr	r3, [r4, #12]
 8008bf8:	6832      	ldr	r2, [r6, #0]
 8008bfa:	1a9b      	subs	r3, r3, r2
 8008bfc:	42ab      	cmp	r3, r5
 8008bfe:	dc26      	bgt.n	8008c4e <_printf_common+0x96>
 8008c00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c04:	6822      	ldr	r2, [r4, #0]
 8008c06:	3b00      	subs	r3, #0
 8008c08:	bf18      	it	ne
 8008c0a:	2301      	movne	r3, #1
 8008c0c:	0692      	lsls	r2, r2, #26
 8008c0e:	d42b      	bmi.n	8008c68 <_printf_common+0xb0>
 8008c10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c14:	4641      	mov	r1, r8
 8008c16:	4638      	mov	r0, r7
 8008c18:	47c8      	blx	r9
 8008c1a:	3001      	adds	r0, #1
 8008c1c:	d01e      	beq.n	8008c5c <_printf_common+0xa4>
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	6922      	ldr	r2, [r4, #16]
 8008c22:	f003 0306 	and.w	r3, r3, #6
 8008c26:	2b04      	cmp	r3, #4
 8008c28:	bf02      	ittt	eq
 8008c2a:	68e5      	ldreq	r5, [r4, #12]
 8008c2c:	6833      	ldreq	r3, [r6, #0]
 8008c2e:	1aed      	subeq	r5, r5, r3
 8008c30:	68a3      	ldr	r3, [r4, #8]
 8008c32:	bf0c      	ite	eq
 8008c34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c38:	2500      	movne	r5, #0
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	bfc4      	itt	gt
 8008c3e:	1a9b      	subgt	r3, r3, r2
 8008c40:	18ed      	addgt	r5, r5, r3
 8008c42:	2600      	movs	r6, #0
 8008c44:	341a      	adds	r4, #26
 8008c46:	42b5      	cmp	r5, r6
 8008c48:	d11a      	bne.n	8008c80 <_printf_common+0xc8>
 8008c4a:	2000      	movs	r0, #0
 8008c4c:	e008      	b.n	8008c60 <_printf_common+0xa8>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	4652      	mov	r2, sl
 8008c52:	4641      	mov	r1, r8
 8008c54:	4638      	mov	r0, r7
 8008c56:	47c8      	blx	r9
 8008c58:	3001      	adds	r0, #1
 8008c5a:	d103      	bne.n	8008c64 <_printf_common+0xac>
 8008c5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c64:	3501      	adds	r5, #1
 8008c66:	e7c6      	b.n	8008bf6 <_printf_common+0x3e>
 8008c68:	18e1      	adds	r1, r4, r3
 8008c6a:	1c5a      	adds	r2, r3, #1
 8008c6c:	2030      	movs	r0, #48	@ 0x30
 8008c6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c72:	4422      	add	r2, r4
 8008c74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c7c:	3302      	adds	r3, #2
 8008c7e:	e7c7      	b.n	8008c10 <_printf_common+0x58>
 8008c80:	2301      	movs	r3, #1
 8008c82:	4622      	mov	r2, r4
 8008c84:	4641      	mov	r1, r8
 8008c86:	4638      	mov	r0, r7
 8008c88:	47c8      	blx	r9
 8008c8a:	3001      	adds	r0, #1
 8008c8c:	d0e6      	beq.n	8008c5c <_printf_common+0xa4>
 8008c8e:	3601      	adds	r6, #1
 8008c90:	e7d9      	b.n	8008c46 <_printf_common+0x8e>
	...

08008c94 <_printf_i>:
 8008c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c98:	7e0f      	ldrb	r7, [r1, #24]
 8008c9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c9c:	2f78      	cmp	r7, #120	@ 0x78
 8008c9e:	4691      	mov	r9, r2
 8008ca0:	4680      	mov	r8, r0
 8008ca2:	460c      	mov	r4, r1
 8008ca4:	469a      	mov	sl, r3
 8008ca6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008caa:	d807      	bhi.n	8008cbc <_printf_i+0x28>
 8008cac:	2f62      	cmp	r7, #98	@ 0x62
 8008cae:	d80a      	bhi.n	8008cc6 <_printf_i+0x32>
 8008cb0:	2f00      	cmp	r7, #0
 8008cb2:	f000 80d1 	beq.w	8008e58 <_printf_i+0x1c4>
 8008cb6:	2f58      	cmp	r7, #88	@ 0x58
 8008cb8:	f000 80b8 	beq.w	8008e2c <_printf_i+0x198>
 8008cbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008cc4:	e03a      	b.n	8008d3c <_printf_i+0xa8>
 8008cc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008cca:	2b15      	cmp	r3, #21
 8008ccc:	d8f6      	bhi.n	8008cbc <_printf_i+0x28>
 8008cce:	a101      	add	r1, pc, #4	@ (adr r1, 8008cd4 <_printf_i+0x40>)
 8008cd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cd4:	08008d2d 	.word	0x08008d2d
 8008cd8:	08008d41 	.word	0x08008d41
 8008cdc:	08008cbd 	.word	0x08008cbd
 8008ce0:	08008cbd 	.word	0x08008cbd
 8008ce4:	08008cbd 	.word	0x08008cbd
 8008ce8:	08008cbd 	.word	0x08008cbd
 8008cec:	08008d41 	.word	0x08008d41
 8008cf0:	08008cbd 	.word	0x08008cbd
 8008cf4:	08008cbd 	.word	0x08008cbd
 8008cf8:	08008cbd 	.word	0x08008cbd
 8008cfc:	08008cbd 	.word	0x08008cbd
 8008d00:	08008e3f 	.word	0x08008e3f
 8008d04:	08008d6b 	.word	0x08008d6b
 8008d08:	08008df9 	.word	0x08008df9
 8008d0c:	08008cbd 	.word	0x08008cbd
 8008d10:	08008cbd 	.word	0x08008cbd
 8008d14:	08008e61 	.word	0x08008e61
 8008d18:	08008cbd 	.word	0x08008cbd
 8008d1c:	08008d6b 	.word	0x08008d6b
 8008d20:	08008cbd 	.word	0x08008cbd
 8008d24:	08008cbd 	.word	0x08008cbd
 8008d28:	08008e01 	.word	0x08008e01
 8008d2c:	6833      	ldr	r3, [r6, #0]
 8008d2e:	1d1a      	adds	r2, r3, #4
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	6032      	str	r2, [r6, #0]
 8008d34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e09c      	b.n	8008e7a <_printf_i+0x1e6>
 8008d40:	6833      	ldr	r3, [r6, #0]
 8008d42:	6820      	ldr	r0, [r4, #0]
 8008d44:	1d19      	adds	r1, r3, #4
 8008d46:	6031      	str	r1, [r6, #0]
 8008d48:	0606      	lsls	r6, r0, #24
 8008d4a:	d501      	bpl.n	8008d50 <_printf_i+0xbc>
 8008d4c:	681d      	ldr	r5, [r3, #0]
 8008d4e:	e003      	b.n	8008d58 <_printf_i+0xc4>
 8008d50:	0645      	lsls	r5, r0, #25
 8008d52:	d5fb      	bpl.n	8008d4c <_printf_i+0xb8>
 8008d54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d58:	2d00      	cmp	r5, #0
 8008d5a:	da03      	bge.n	8008d64 <_printf_i+0xd0>
 8008d5c:	232d      	movs	r3, #45	@ 0x2d
 8008d5e:	426d      	negs	r5, r5
 8008d60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d64:	4858      	ldr	r0, [pc, #352]	@ (8008ec8 <_printf_i+0x234>)
 8008d66:	230a      	movs	r3, #10
 8008d68:	e011      	b.n	8008d8e <_printf_i+0xfa>
 8008d6a:	6821      	ldr	r1, [r4, #0]
 8008d6c:	6833      	ldr	r3, [r6, #0]
 8008d6e:	0608      	lsls	r0, r1, #24
 8008d70:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d74:	d402      	bmi.n	8008d7c <_printf_i+0xe8>
 8008d76:	0649      	lsls	r1, r1, #25
 8008d78:	bf48      	it	mi
 8008d7a:	b2ad      	uxthmi	r5, r5
 8008d7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d7e:	4852      	ldr	r0, [pc, #328]	@ (8008ec8 <_printf_i+0x234>)
 8008d80:	6033      	str	r3, [r6, #0]
 8008d82:	bf14      	ite	ne
 8008d84:	230a      	movne	r3, #10
 8008d86:	2308      	moveq	r3, #8
 8008d88:	2100      	movs	r1, #0
 8008d8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d8e:	6866      	ldr	r6, [r4, #4]
 8008d90:	60a6      	str	r6, [r4, #8]
 8008d92:	2e00      	cmp	r6, #0
 8008d94:	db05      	blt.n	8008da2 <_printf_i+0x10e>
 8008d96:	6821      	ldr	r1, [r4, #0]
 8008d98:	432e      	orrs	r6, r5
 8008d9a:	f021 0104 	bic.w	r1, r1, #4
 8008d9e:	6021      	str	r1, [r4, #0]
 8008da0:	d04b      	beq.n	8008e3a <_printf_i+0x1a6>
 8008da2:	4616      	mov	r6, r2
 8008da4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008da8:	fb03 5711 	mls	r7, r3, r1, r5
 8008dac:	5dc7      	ldrb	r7, [r0, r7]
 8008dae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008db2:	462f      	mov	r7, r5
 8008db4:	42bb      	cmp	r3, r7
 8008db6:	460d      	mov	r5, r1
 8008db8:	d9f4      	bls.n	8008da4 <_printf_i+0x110>
 8008dba:	2b08      	cmp	r3, #8
 8008dbc:	d10b      	bne.n	8008dd6 <_printf_i+0x142>
 8008dbe:	6823      	ldr	r3, [r4, #0]
 8008dc0:	07df      	lsls	r7, r3, #31
 8008dc2:	d508      	bpl.n	8008dd6 <_printf_i+0x142>
 8008dc4:	6923      	ldr	r3, [r4, #16]
 8008dc6:	6861      	ldr	r1, [r4, #4]
 8008dc8:	4299      	cmp	r1, r3
 8008dca:	bfde      	ittt	le
 8008dcc:	2330      	movle	r3, #48	@ 0x30
 8008dce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008dd2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008dd6:	1b92      	subs	r2, r2, r6
 8008dd8:	6122      	str	r2, [r4, #16]
 8008dda:	f8cd a000 	str.w	sl, [sp]
 8008dde:	464b      	mov	r3, r9
 8008de0:	aa03      	add	r2, sp, #12
 8008de2:	4621      	mov	r1, r4
 8008de4:	4640      	mov	r0, r8
 8008de6:	f7ff fee7 	bl	8008bb8 <_printf_common>
 8008dea:	3001      	adds	r0, #1
 8008dec:	d14a      	bne.n	8008e84 <_printf_i+0x1f0>
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008df2:	b004      	add	sp, #16
 8008df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008df8:	6823      	ldr	r3, [r4, #0]
 8008dfa:	f043 0320 	orr.w	r3, r3, #32
 8008dfe:	6023      	str	r3, [r4, #0]
 8008e00:	4832      	ldr	r0, [pc, #200]	@ (8008ecc <_printf_i+0x238>)
 8008e02:	2778      	movs	r7, #120	@ 0x78
 8008e04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e08:	6823      	ldr	r3, [r4, #0]
 8008e0a:	6831      	ldr	r1, [r6, #0]
 8008e0c:	061f      	lsls	r7, r3, #24
 8008e0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e12:	d402      	bmi.n	8008e1a <_printf_i+0x186>
 8008e14:	065f      	lsls	r7, r3, #25
 8008e16:	bf48      	it	mi
 8008e18:	b2ad      	uxthmi	r5, r5
 8008e1a:	6031      	str	r1, [r6, #0]
 8008e1c:	07d9      	lsls	r1, r3, #31
 8008e1e:	bf44      	itt	mi
 8008e20:	f043 0320 	orrmi.w	r3, r3, #32
 8008e24:	6023      	strmi	r3, [r4, #0]
 8008e26:	b11d      	cbz	r5, 8008e30 <_printf_i+0x19c>
 8008e28:	2310      	movs	r3, #16
 8008e2a:	e7ad      	b.n	8008d88 <_printf_i+0xf4>
 8008e2c:	4826      	ldr	r0, [pc, #152]	@ (8008ec8 <_printf_i+0x234>)
 8008e2e:	e7e9      	b.n	8008e04 <_printf_i+0x170>
 8008e30:	6823      	ldr	r3, [r4, #0]
 8008e32:	f023 0320 	bic.w	r3, r3, #32
 8008e36:	6023      	str	r3, [r4, #0]
 8008e38:	e7f6      	b.n	8008e28 <_printf_i+0x194>
 8008e3a:	4616      	mov	r6, r2
 8008e3c:	e7bd      	b.n	8008dba <_printf_i+0x126>
 8008e3e:	6833      	ldr	r3, [r6, #0]
 8008e40:	6825      	ldr	r5, [r4, #0]
 8008e42:	6961      	ldr	r1, [r4, #20]
 8008e44:	1d18      	adds	r0, r3, #4
 8008e46:	6030      	str	r0, [r6, #0]
 8008e48:	062e      	lsls	r6, r5, #24
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	d501      	bpl.n	8008e52 <_printf_i+0x1be>
 8008e4e:	6019      	str	r1, [r3, #0]
 8008e50:	e002      	b.n	8008e58 <_printf_i+0x1c4>
 8008e52:	0668      	lsls	r0, r5, #25
 8008e54:	d5fb      	bpl.n	8008e4e <_printf_i+0x1ba>
 8008e56:	8019      	strh	r1, [r3, #0]
 8008e58:	2300      	movs	r3, #0
 8008e5a:	6123      	str	r3, [r4, #16]
 8008e5c:	4616      	mov	r6, r2
 8008e5e:	e7bc      	b.n	8008dda <_printf_i+0x146>
 8008e60:	6833      	ldr	r3, [r6, #0]
 8008e62:	1d1a      	adds	r2, r3, #4
 8008e64:	6032      	str	r2, [r6, #0]
 8008e66:	681e      	ldr	r6, [r3, #0]
 8008e68:	6862      	ldr	r2, [r4, #4]
 8008e6a:	2100      	movs	r1, #0
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	f7f7 f9af 	bl	80001d0 <memchr>
 8008e72:	b108      	cbz	r0, 8008e78 <_printf_i+0x1e4>
 8008e74:	1b80      	subs	r0, r0, r6
 8008e76:	6060      	str	r0, [r4, #4]
 8008e78:	6863      	ldr	r3, [r4, #4]
 8008e7a:	6123      	str	r3, [r4, #16]
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e82:	e7aa      	b.n	8008dda <_printf_i+0x146>
 8008e84:	6923      	ldr	r3, [r4, #16]
 8008e86:	4632      	mov	r2, r6
 8008e88:	4649      	mov	r1, r9
 8008e8a:	4640      	mov	r0, r8
 8008e8c:	47d0      	blx	sl
 8008e8e:	3001      	adds	r0, #1
 8008e90:	d0ad      	beq.n	8008dee <_printf_i+0x15a>
 8008e92:	6823      	ldr	r3, [r4, #0]
 8008e94:	079b      	lsls	r3, r3, #30
 8008e96:	d413      	bmi.n	8008ec0 <_printf_i+0x22c>
 8008e98:	68e0      	ldr	r0, [r4, #12]
 8008e9a:	9b03      	ldr	r3, [sp, #12]
 8008e9c:	4298      	cmp	r0, r3
 8008e9e:	bfb8      	it	lt
 8008ea0:	4618      	movlt	r0, r3
 8008ea2:	e7a6      	b.n	8008df2 <_printf_i+0x15e>
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	4632      	mov	r2, r6
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	4640      	mov	r0, r8
 8008eac:	47d0      	blx	sl
 8008eae:	3001      	adds	r0, #1
 8008eb0:	d09d      	beq.n	8008dee <_printf_i+0x15a>
 8008eb2:	3501      	adds	r5, #1
 8008eb4:	68e3      	ldr	r3, [r4, #12]
 8008eb6:	9903      	ldr	r1, [sp, #12]
 8008eb8:	1a5b      	subs	r3, r3, r1
 8008eba:	42ab      	cmp	r3, r5
 8008ebc:	dcf2      	bgt.n	8008ea4 <_printf_i+0x210>
 8008ebe:	e7eb      	b.n	8008e98 <_printf_i+0x204>
 8008ec0:	2500      	movs	r5, #0
 8008ec2:	f104 0619 	add.w	r6, r4, #25
 8008ec6:	e7f5      	b.n	8008eb4 <_printf_i+0x220>
 8008ec8:	0800b93a 	.word	0x0800b93a
 8008ecc:	0800b94b 	.word	0x0800b94b

08008ed0 <std>:
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	b510      	push	{r4, lr}
 8008ed4:	4604      	mov	r4, r0
 8008ed6:	e9c0 3300 	strd	r3, r3, [r0]
 8008eda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ede:	6083      	str	r3, [r0, #8]
 8008ee0:	8181      	strh	r1, [r0, #12]
 8008ee2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ee4:	81c2      	strh	r2, [r0, #14]
 8008ee6:	6183      	str	r3, [r0, #24]
 8008ee8:	4619      	mov	r1, r3
 8008eea:	2208      	movs	r2, #8
 8008eec:	305c      	adds	r0, #92	@ 0x5c
 8008eee:	f000 faeb 	bl	80094c8 <memset>
 8008ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f28 <std+0x58>)
 8008ef4:	6263      	str	r3, [r4, #36]	@ 0x24
 8008ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8008f2c <std+0x5c>)
 8008ef8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008efa:	4b0d      	ldr	r3, [pc, #52]	@ (8008f30 <std+0x60>)
 8008efc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008efe:	4b0d      	ldr	r3, [pc, #52]	@ (8008f34 <std+0x64>)
 8008f00:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f02:	4b0d      	ldr	r3, [pc, #52]	@ (8008f38 <std+0x68>)
 8008f04:	6224      	str	r4, [r4, #32]
 8008f06:	429c      	cmp	r4, r3
 8008f08:	d006      	beq.n	8008f18 <std+0x48>
 8008f0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f0e:	4294      	cmp	r4, r2
 8008f10:	d002      	beq.n	8008f18 <std+0x48>
 8008f12:	33d0      	adds	r3, #208	@ 0xd0
 8008f14:	429c      	cmp	r4, r3
 8008f16:	d105      	bne.n	8008f24 <std+0x54>
 8008f18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f20:	f000 bb6a 	b.w	80095f8 <__retarget_lock_init_recursive>
 8008f24:	bd10      	pop	{r4, pc}
 8008f26:	bf00      	nop
 8008f28:	08009319 	.word	0x08009319
 8008f2c:	0800933b 	.word	0x0800933b
 8008f30:	08009373 	.word	0x08009373
 8008f34:	08009397 	.word	0x08009397
 8008f38:	200014e0 	.word	0x200014e0

08008f3c <stdio_exit_handler>:
 8008f3c:	4a02      	ldr	r2, [pc, #8]	@ (8008f48 <stdio_exit_handler+0xc>)
 8008f3e:	4903      	ldr	r1, [pc, #12]	@ (8008f4c <stdio_exit_handler+0x10>)
 8008f40:	4803      	ldr	r0, [pc, #12]	@ (8008f50 <stdio_exit_handler+0x14>)
 8008f42:	f000 b869 	b.w	8009018 <_fwalk_sglue>
 8008f46:	bf00      	nop
 8008f48:	20000048 	.word	0x20000048
 8008f4c:	0800b201 	.word	0x0800b201
 8008f50:	20000058 	.word	0x20000058

08008f54 <cleanup_stdio>:
 8008f54:	6841      	ldr	r1, [r0, #4]
 8008f56:	4b0c      	ldr	r3, [pc, #48]	@ (8008f88 <cleanup_stdio+0x34>)
 8008f58:	4299      	cmp	r1, r3
 8008f5a:	b510      	push	{r4, lr}
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	d001      	beq.n	8008f64 <cleanup_stdio+0x10>
 8008f60:	f002 f94e 	bl	800b200 <_fflush_r>
 8008f64:	68a1      	ldr	r1, [r4, #8]
 8008f66:	4b09      	ldr	r3, [pc, #36]	@ (8008f8c <cleanup_stdio+0x38>)
 8008f68:	4299      	cmp	r1, r3
 8008f6a:	d002      	beq.n	8008f72 <cleanup_stdio+0x1e>
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f002 f947 	bl	800b200 <_fflush_r>
 8008f72:	68e1      	ldr	r1, [r4, #12]
 8008f74:	4b06      	ldr	r3, [pc, #24]	@ (8008f90 <cleanup_stdio+0x3c>)
 8008f76:	4299      	cmp	r1, r3
 8008f78:	d004      	beq.n	8008f84 <cleanup_stdio+0x30>
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f80:	f002 b93e 	b.w	800b200 <_fflush_r>
 8008f84:	bd10      	pop	{r4, pc}
 8008f86:	bf00      	nop
 8008f88:	200014e0 	.word	0x200014e0
 8008f8c:	20001548 	.word	0x20001548
 8008f90:	200015b0 	.word	0x200015b0

08008f94 <global_stdio_init.part.0>:
 8008f94:	b510      	push	{r4, lr}
 8008f96:	4b0b      	ldr	r3, [pc, #44]	@ (8008fc4 <global_stdio_init.part.0+0x30>)
 8008f98:	4c0b      	ldr	r4, [pc, #44]	@ (8008fc8 <global_stdio_init.part.0+0x34>)
 8008f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8008fcc <global_stdio_init.part.0+0x38>)
 8008f9c:	601a      	str	r2, [r3, #0]
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	2104      	movs	r1, #4
 8008fa4:	f7ff ff94 	bl	8008ed0 <std>
 8008fa8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008fac:	2201      	movs	r2, #1
 8008fae:	2109      	movs	r1, #9
 8008fb0:	f7ff ff8e 	bl	8008ed0 <std>
 8008fb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008fb8:	2202      	movs	r2, #2
 8008fba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fbe:	2112      	movs	r1, #18
 8008fc0:	f7ff bf86 	b.w	8008ed0 <std>
 8008fc4:	20001618 	.word	0x20001618
 8008fc8:	200014e0 	.word	0x200014e0
 8008fcc:	08008f3d 	.word	0x08008f3d

08008fd0 <__sfp_lock_acquire>:
 8008fd0:	4801      	ldr	r0, [pc, #4]	@ (8008fd8 <__sfp_lock_acquire+0x8>)
 8008fd2:	f000 bb12 	b.w	80095fa <__retarget_lock_acquire_recursive>
 8008fd6:	bf00      	nop
 8008fd8:	20001621 	.word	0x20001621

08008fdc <__sfp_lock_release>:
 8008fdc:	4801      	ldr	r0, [pc, #4]	@ (8008fe4 <__sfp_lock_release+0x8>)
 8008fde:	f000 bb0d 	b.w	80095fc <__retarget_lock_release_recursive>
 8008fe2:	bf00      	nop
 8008fe4:	20001621 	.word	0x20001621

08008fe8 <__sinit>:
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	4604      	mov	r4, r0
 8008fec:	f7ff fff0 	bl	8008fd0 <__sfp_lock_acquire>
 8008ff0:	6a23      	ldr	r3, [r4, #32]
 8008ff2:	b11b      	cbz	r3, 8008ffc <__sinit+0x14>
 8008ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ff8:	f7ff bff0 	b.w	8008fdc <__sfp_lock_release>
 8008ffc:	4b04      	ldr	r3, [pc, #16]	@ (8009010 <__sinit+0x28>)
 8008ffe:	6223      	str	r3, [r4, #32]
 8009000:	4b04      	ldr	r3, [pc, #16]	@ (8009014 <__sinit+0x2c>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d1f5      	bne.n	8008ff4 <__sinit+0xc>
 8009008:	f7ff ffc4 	bl	8008f94 <global_stdio_init.part.0>
 800900c:	e7f2      	b.n	8008ff4 <__sinit+0xc>
 800900e:	bf00      	nop
 8009010:	08008f55 	.word	0x08008f55
 8009014:	20001618 	.word	0x20001618

08009018 <_fwalk_sglue>:
 8009018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800901c:	4607      	mov	r7, r0
 800901e:	4688      	mov	r8, r1
 8009020:	4614      	mov	r4, r2
 8009022:	2600      	movs	r6, #0
 8009024:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009028:	f1b9 0901 	subs.w	r9, r9, #1
 800902c:	d505      	bpl.n	800903a <_fwalk_sglue+0x22>
 800902e:	6824      	ldr	r4, [r4, #0]
 8009030:	2c00      	cmp	r4, #0
 8009032:	d1f7      	bne.n	8009024 <_fwalk_sglue+0xc>
 8009034:	4630      	mov	r0, r6
 8009036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800903a:	89ab      	ldrh	r3, [r5, #12]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d907      	bls.n	8009050 <_fwalk_sglue+0x38>
 8009040:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009044:	3301      	adds	r3, #1
 8009046:	d003      	beq.n	8009050 <_fwalk_sglue+0x38>
 8009048:	4629      	mov	r1, r5
 800904a:	4638      	mov	r0, r7
 800904c:	47c0      	blx	r8
 800904e:	4306      	orrs	r6, r0
 8009050:	3568      	adds	r5, #104	@ 0x68
 8009052:	e7e9      	b.n	8009028 <_fwalk_sglue+0x10>

08009054 <iprintf>:
 8009054:	b40f      	push	{r0, r1, r2, r3}
 8009056:	b507      	push	{r0, r1, r2, lr}
 8009058:	4906      	ldr	r1, [pc, #24]	@ (8009074 <iprintf+0x20>)
 800905a:	ab04      	add	r3, sp, #16
 800905c:	6808      	ldr	r0, [r1, #0]
 800905e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009062:	6881      	ldr	r1, [r0, #8]
 8009064:	9301      	str	r3, [sp, #4]
 8009066:	f001 ff2f 	bl	800aec8 <_vfiprintf_r>
 800906a:	b003      	add	sp, #12
 800906c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009070:	b004      	add	sp, #16
 8009072:	4770      	bx	lr
 8009074:	20000054 	.word	0x20000054

08009078 <putchar>:
 8009078:	4b02      	ldr	r3, [pc, #8]	@ (8009084 <putchar+0xc>)
 800907a:	4601      	mov	r1, r0
 800907c:	6818      	ldr	r0, [r3, #0]
 800907e:	6882      	ldr	r2, [r0, #8]
 8009080:	f002 b948 	b.w	800b314 <_putc_r>
 8009084:	20000054 	.word	0x20000054

08009088 <_puts_r>:
 8009088:	6a03      	ldr	r3, [r0, #32]
 800908a:	b570      	push	{r4, r5, r6, lr}
 800908c:	6884      	ldr	r4, [r0, #8]
 800908e:	4605      	mov	r5, r0
 8009090:	460e      	mov	r6, r1
 8009092:	b90b      	cbnz	r3, 8009098 <_puts_r+0x10>
 8009094:	f7ff ffa8 	bl	8008fe8 <__sinit>
 8009098:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800909a:	07db      	lsls	r3, r3, #31
 800909c:	d405      	bmi.n	80090aa <_puts_r+0x22>
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	0598      	lsls	r0, r3, #22
 80090a2:	d402      	bmi.n	80090aa <_puts_r+0x22>
 80090a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090a6:	f000 faa8 	bl	80095fa <__retarget_lock_acquire_recursive>
 80090aa:	89a3      	ldrh	r3, [r4, #12]
 80090ac:	0719      	lsls	r1, r3, #28
 80090ae:	d502      	bpl.n	80090b6 <_puts_r+0x2e>
 80090b0:	6923      	ldr	r3, [r4, #16]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d135      	bne.n	8009122 <_puts_r+0x9a>
 80090b6:	4621      	mov	r1, r4
 80090b8:	4628      	mov	r0, r5
 80090ba:	f000 f9af 	bl	800941c <__swsetup_r>
 80090be:	b380      	cbz	r0, 8009122 <_puts_r+0x9a>
 80090c0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80090c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80090c6:	07da      	lsls	r2, r3, #31
 80090c8:	d405      	bmi.n	80090d6 <_puts_r+0x4e>
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	059b      	lsls	r3, r3, #22
 80090ce:	d402      	bmi.n	80090d6 <_puts_r+0x4e>
 80090d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090d2:	f000 fa93 	bl	80095fc <__retarget_lock_release_recursive>
 80090d6:	4628      	mov	r0, r5
 80090d8:	bd70      	pop	{r4, r5, r6, pc}
 80090da:	2b00      	cmp	r3, #0
 80090dc:	da04      	bge.n	80090e8 <_puts_r+0x60>
 80090de:	69a2      	ldr	r2, [r4, #24]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	dc17      	bgt.n	8009114 <_puts_r+0x8c>
 80090e4:	290a      	cmp	r1, #10
 80090e6:	d015      	beq.n	8009114 <_puts_r+0x8c>
 80090e8:	6823      	ldr	r3, [r4, #0]
 80090ea:	1c5a      	adds	r2, r3, #1
 80090ec:	6022      	str	r2, [r4, #0]
 80090ee:	7019      	strb	r1, [r3, #0]
 80090f0:	68a3      	ldr	r3, [r4, #8]
 80090f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80090f6:	3b01      	subs	r3, #1
 80090f8:	60a3      	str	r3, [r4, #8]
 80090fa:	2900      	cmp	r1, #0
 80090fc:	d1ed      	bne.n	80090da <_puts_r+0x52>
 80090fe:	2b00      	cmp	r3, #0
 8009100:	da11      	bge.n	8009126 <_puts_r+0x9e>
 8009102:	4622      	mov	r2, r4
 8009104:	210a      	movs	r1, #10
 8009106:	4628      	mov	r0, r5
 8009108:	f000 f949 	bl	800939e <__swbuf_r>
 800910c:	3001      	adds	r0, #1
 800910e:	d0d7      	beq.n	80090c0 <_puts_r+0x38>
 8009110:	250a      	movs	r5, #10
 8009112:	e7d7      	b.n	80090c4 <_puts_r+0x3c>
 8009114:	4622      	mov	r2, r4
 8009116:	4628      	mov	r0, r5
 8009118:	f000 f941 	bl	800939e <__swbuf_r>
 800911c:	3001      	adds	r0, #1
 800911e:	d1e7      	bne.n	80090f0 <_puts_r+0x68>
 8009120:	e7ce      	b.n	80090c0 <_puts_r+0x38>
 8009122:	3e01      	subs	r6, #1
 8009124:	e7e4      	b.n	80090f0 <_puts_r+0x68>
 8009126:	6823      	ldr	r3, [r4, #0]
 8009128:	1c5a      	adds	r2, r3, #1
 800912a:	6022      	str	r2, [r4, #0]
 800912c:	220a      	movs	r2, #10
 800912e:	701a      	strb	r2, [r3, #0]
 8009130:	e7ee      	b.n	8009110 <_puts_r+0x88>
	...

08009134 <puts>:
 8009134:	4b02      	ldr	r3, [pc, #8]	@ (8009140 <puts+0xc>)
 8009136:	4601      	mov	r1, r0
 8009138:	6818      	ldr	r0, [r3, #0]
 800913a:	f7ff bfa5 	b.w	8009088 <_puts_r>
 800913e:	bf00      	nop
 8009140:	20000054 	.word	0x20000054

08009144 <setvbuf>:
 8009144:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009148:	461d      	mov	r5, r3
 800914a:	4b57      	ldr	r3, [pc, #348]	@ (80092a8 <setvbuf+0x164>)
 800914c:	681f      	ldr	r7, [r3, #0]
 800914e:	4604      	mov	r4, r0
 8009150:	460e      	mov	r6, r1
 8009152:	4690      	mov	r8, r2
 8009154:	b127      	cbz	r7, 8009160 <setvbuf+0x1c>
 8009156:	6a3b      	ldr	r3, [r7, #32]
 8009158:	b913      	cbnz	r3, 8009160 <setvbuf+0x1c>
 800915a:	4638      	mov	r0, r7
 800915c:	f7ff ff44 	bl	8008fe8 <__sinit>
 8009160:	f1b8 0f02 	cmp.w	r8, #2
 8009164:	d006      	beq.n	8009174 <setvbuf+0x30>
 8009166:	f1b8 0f01 	cmp.w	r8, #1
 800916a:	f200 809a 	bhi.w	80092a2 <setvbuf+0x15e>
 800916e:	2d00      	cmp	r5, #0
 8009170:	f2c0 8097 	blt.w	80092a2 <setvbuf+0x15e>
 8009174:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009176:	07d9      	lsls	r1, r3, #31
 8009178:	d405      	bmi.n	8009186 <setvbuf+0x42>
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	059a      	lsls	r2, r3, #22
 800917e:	d402      	bmi.n	8009186 <setvbuf+0x42>
 8009180:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009182:	f000 fa3a 	bl	80095fa <__retarget_lock_acquire_recursive>
 8009186:	4621      	mov	r1, r4
 8009188:	4638      	mov	r0, r7
 800918a:	f002 f839 	bl	800b200 <_fflush_r>
 800918e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009190:	b141      	cbz	r1, 80091a4 <setvbuf+0x60>
 8009192:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009196:	4299      	cmp	r1, r3
 8009198:	d002      	beq.n	80091a0 <setvbuf+0x5c>
 800919a:	4638      	mov	r0, r7
 800919c:	f001 f898 	bl	800a2d0 <_free_r>
 80091a0:	2300      	movs	r3, #0
 80091a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80091a4:	2300      	movs	r3, #0
 80091a6:	61a3      	str	r3, [r4, #24]
 80091a8:	6063      	str	r3, [r4, #4]
 80091aa:	89a3      	ldrh	r3, [r4, #12]
 80091ac:	061b      	lsls	r3, r3, #24
 80091ae:	d503      	bpl.n	80091b8 <setvbuf+0x74>
 80091b0:	6921      	ldr	r1, [r4, #16]
 80091b2:	4638      	mov	r0, r7
 80091b4:	f001 f88c 	bl	800a2d0 <_free_r>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80091be:	f023 0303 	bic.w	r3, r3, #3
 80091c2:	f1b8 0f02 	cmp.w	r8, #2
 80091c6:	81a3      	strh	r3, [r4, #12]
 80091c8:	d061      	beq.n	800928e <setvbuf+0x14a>
 80091ca:	ab01      	add	r3, sp, #4
 80091cc:	466a      	mov	r2, sp
 80091ce:	4621      	mov	r1, r4
 80091d0:	4638      	mov	r0, r7
 80091d2:	f002 f83d 	bl	800b250 <__swhatbuf_r>
 80091d6:	89a3      	ldrh	r3, [r4, #12]
 80091d8:	4318      	orrs	r0, r3
 80091da:	81a0      	strh	r0, [r4, #12]
 80091dc:	bb2d      	cbnz	r5, 800922a <setvbuf+0xe6>
 80091de:	9d00      	ldr	r5, [sp, #0]
 80091e0:	4628      	mov	r0, r5
 80091e2:	f001 f8bf 	bl	800a364 <malloc>
 80091e6:	4606      	mov	r6, r0
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d152      	bne.n	8009292 <setvbuf+0x14e>
 80091ec:	f8dd 9000 	ldr.w	r9, [sp]
 80091f0:	45a9      	cmp	r9, r5
 80091f2:	d140      	bne.n	8009276 <setvbuf+0x132>
 80091f4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80091f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091fc:	f043 0202 	orr.w	r2, r3, #2
 8009200:	81a2      	strh	r2, [r4, #12]
 8009202:	2200      	movs	r2, #0
 8009204:	60a2      	str	r2, [r4, #8]
 8009206:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800920a:	6022      	str	r2, [r4, #0]
 800920c:	6122      	str	r2, [r4, #16]
 800920e:	2201      	movs	r2, #1
 8009210:	6162      	str	r2, [r4, #20]
 8009212:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009214:	07d6      	lsls	r6, r2, #31
 8009216:	d404      	bmi.n	8009222 <setvbuf+0xde>
 8009218:	0598      	lsls	r0, r3, #22
 800921a:	d402      	bmi.n	8009222 <setvbuf+0xde>
 800921c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800921e:	f000 f9ed 	bl	80095fc <__retarget_lock_release_recursive>
 8009222:	4628      	mov	r0, r5
 8009224:	b003      	add	sp, #12
 8009226:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800922a:	2e00      	cmp	r6, #0
 800922c:	d0d8      	beq.n	80091e0 <setvbuf+0x9c>
 800922e:	6a3b      	ldr	r3, [r7, #32]
 8009230:	b913      	cbnz	r3, 8009238 <setvbuf+0xf4>
 8009232:	4638      	mov	r0, r7
 8009234:	f7ff fed8 	bl	8008fe8 <__sinit>
 8009238:	f1b8 0f01 	cmp.w	r8, #1
 800923c:	bf08      	it	eq
 800923e:	89a3      	ldrheq	r3, [r4, #12]
 8009240:	6026      	str	r6, [r4, #0]
 8009242:	bf04      	itt	eq
 8009244:	f043 0301 	orreq.w	r3, r3, #1
 8009248:	81a3      	strheq	r3, [r4, #12]
 800924a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800924e:	f013 0208 	ands.w	r2, r3, #8
 8009252:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009256:	d01e      	beq.n	8009296 <setvbuf+0x152>
 8009258:	07d9      	lsls	r1, r3, #31
 800925a:	bf41      	itttt	mi
 800925c:	2200      	movmi	r2, #0
 800925e:	426d      	negmi	r5, r5
 8009260:	60a2      	strmi	r2, [r4, #8]
 8009262:	61a5      	strmi	r5, [r4, #24]
 8009264:	bf58      	it	pl
 8009266:	60a5      	strpl	r5, [r4, #8]
 8009268:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800926a:	07d2      	lsls	r2, r2, #31
 800926c:	d401      	bmi.n	8009272 <setvbuf+0x12e>
 800926e:	059b      	lsls	r3, r3, #22
 8009270:	d513      	bpl.n	800929a <setvbuf+0x156>
 8009272:	2500      	movs	r5, #0
 8009274:	e7d5      	b.n	8009222 <setvbuf+0xde>
 8009276:	4648      	mov	r0, r9
 8009278:	f001 f874 	bl	800a364 <malloc>
 800927c:	4606      	mov	r6, r0
 800927e:	2800      	cmp	r0, #0
 8009280:	d0b8      	beq.n	80091f4 <setvbuf+0xb0>
 8009282:	89a3      	ldrh	r3, [r4, #12]
 8009284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009288:	81a3      	strh	r3, [r4, #12]
 800928a:	464d      	mov	r5, r9
 800928c:	e7cf      	b.n	800922e <setvbuf+0xea>
 800928e:	2500      	movs	r5, #0
 8009290:	e7b2      	b.n	80091f8 <setvbuf+0xb4>
 8009292:	46a9      	mov	r9, r5
 8009294:	e7f5      	b.n	8009282 <setvbuf+0x13e>
 8009296:	60a2      	str	r2, [r4, #8]
 8009298:	e7e6      	b.n	8009268 <setvbuf+0x124>
 800929a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800929c:	f000 f9ae 	bl	80095fc <__retarget_lock_release_recursive>
 80092a0:	e7e7      	b.n	8009272 <setvbuf+0x12e>
 80092a2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80092a6:	e7bc      	b.n	8009222 <setvbuf+0xde>
 80092a8:	20000054 	.word	0x20000054

080092ac <sniprintf>:
 80092ac:	b40c      	push	{r2, r3}
 80092ae:	b530      	push	{r4, r5, lr}
 80092b0:	4b18      	ldr	r3, [pc, #96]	@ (8009314 <sniprintf+0x68>)
 80092b2:	1e0c      	subs	r4, r1, #0
 80092b4:	681d      	ldr	r5, [r3, #0]
 80092b6:	b09d      	sub	sp, #116	@ 0x74
 80092b8:	da08      	bge.n	80092cc <sniprintf+0x20>
 80092ba:	238b      	movs	r3, #139	@ 0x8b
 80092bc:	602b      	str	r3, [r5, #0]
 80092be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092c2:	b01d      	add	sp, #116	@ 0x74
 80092c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092c8:	b002      	add	sp, #8
 80092ca:	4770      	bx	lr
 80092cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80092d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80092da:	bf14      	ite	ne
 80092dc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80092e0:	4623      	moveq	r3, r4
 80092e2:	9304      	str	r3, [sp, #16]
 80092e4:	9307      	str	r3, [sp, #28]
 80092e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80092ea:	9002      	str	r0, [sp, #8]
 80092ec:	9006      	str	r0, [sp, #24]
 80092ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80092f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80092f4:	ab21      	add	r3, sp, #132	@ 0x84
 80092f6:	a902      	add	r1, sp, #8
 80092f8:	4628      	mov	r0, r5
 80092fa:	9301      	str	r3, [sp, #4]
 80092fc:	f001 fcbe 	bl	800ac7c <_svfiprintf_r>
 8009300:	1c43      	adds	r3, r0, #1
 8009302:	bfbc      	itt	lt
 8009304:	238b      	movlt	r3, #139	@ 0x8b
 8009306:	602b      	strlt	r3, [r5, #0]
 8009308:	2c00      	cmp	r4, #0
 800930a:	d0da      	beq.n	80092c2 <sniprintf+0x16>
 800930c:	9b02      	ldr	r3, [sp, #8]
 800930e:	2200      	movs	r2, #0
 8009310:	701a      	strb	r2, [r3, #0]
 8009312:	e7d6      	b.n	80092c2 <sniprintf+0x16>
 8009314:	20000054 	.word	0x20000054

08009318 <__sread>:
 8009318:	b510      	push	{r4, lr}
 800931a:	460c      	mov	r4, r1
 800931c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009320:	f000 f91c 	bl	800955c <_read_r>
 8009324:	2800      	cmp	r0, #0
 8009326:	bfab      	itete	ge
 8009328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800932a:	89a3      	ldrhlt	r3, [r4, #12]
 800932c:	181b      	addge	r3, r3, r0
 800932e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009332:	bfac      	ite	ge
 8009334:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009336:	81a3      	strhlt	r3, [r4, #12]
 8009338:	bd10      	pop	{r4, pc}

0800933a <__swrite>:
 800933a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800933e:	461f      	mov	r7, r3
 8009340:	898b      	ldrh	r3, [r1, #12]
 8009342:	05db      	lsls	r3, r3, #23
 8009344:	4605      	mov	r5, r0
 8009346:	460c      	mov	r4, r1
 8009348:	4616      	mov	r6, r2
 800934a:	d505      	bpl.n	8009358 <__swrite+0x1e>
 800934c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009350:	2302      	movs	r3, #2
 8009352:	2200      	movs	r2, #0
 8009354:	f000 f8f0 	bl	8009538 <_lseek_r>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800935e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009362:	81a3      	strh	r3, [r4, #12]
 8009364:	4632      	mov	r2, r6
 8009366:	463b      	mov	r3, r7
 8009368:	4628      	mov	r0, r5
 800936a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800936e:	f000 b907 	b.w	8009580 <_write_r>

08009372 <__sseek>:
 8009372:	b510      	push	{r4, lr}
 8009374:	460c      	mov	r4, r1
 8009376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800937a:	f000 f8dd 	bl	8009538 <_lseek_r>
 800937e:	1c43      	adds	r3, r0, #1
 8009380:	89a3      	ldrh	r3, [r4, #12]
 8009382:	bf15      	itete	ne
 8009384:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800938a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800938e:	81a3      	strheq	r3, [r4, #12]
 8009390:	bf18      	it	ne
 8009392:	81a3      	strhne	r3, [r4, #12]
 8009394:	bd10      	pop	{r4, pc}

08009396 <__sclose>:
 8009396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800939a:	f000 b8bd 	b.w	8009518 <_close_r>

0800939e <__swbuf_r>:
 800939e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093a0:	460e      	mov	r6, r1
 80093a2:	4614      	mov	r4, r2
 80093a4:	4605      	mov	r5, r0
 80093a6:	b118      	cbz	r0, 80093b0 <__swbuf_r+0x12>
 80093a8:	6a03      	ldr	r3, [r0, #32]
 80093aa:	b90b      	cbnz	r3, 80093b0 <__swbuf_r+0x12>
 80093ac:	f7ff fe1c 	bl	8008fe8 <__sinit>
 80093b0:	69a3      	ldr	r3, [r4, #24]
 80093b2:	60a3      	str	r3, [r4, #8]
 80093b4:	89a3      	ldrh	r3, [r4, #12]
 80093b6:	071a      	lsls	r2, r3, #28
 80093b8:	d501      	bpl.n	80093be <__swbuf_r+0x20>
 80093ba:	6923      	ldr	r3, [r4, #16]
 80093bc:	b943      	cbnz	r3, 80093d0 <__swbuf_r+0x32>
 80093be:	4621      	mov	r1, r4
 80093c0:	4628      	mov	r0, r5
 80093c2:	f000 f82b 	bl	800941c <__swsetup_r>
 80093c6:	b118      	cbz	r0, 80093d0 <__swbuf_r+0x32>
 80093c8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80093cc:	4638      	mov	r0, r7
 80093ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093d0:	6823      	ldr	r3, [r4, #0]
 80093d2:	6922      	ldr	r2, [r4, #16]
 80093d4:	1a98      	subs	r0, r3, r2
 80093d6:	6963      	ldr	r3, [r4, #20]
 80093d8:	b2f6      	uxtb	r6, r6
 80093da:	4283      	cmp	r3, r0
 80093dc:	4637      	mov	r7, r6
 80093de:	dc05      	bgt.n	80093ec <__swbuf_r+0x4e>
 80093e0:	4621      	mov	r1, r4
 80093e2:	4628      	mov	r0, r5
 80093e4:	f001 ff0c 	bl	800b200 <_fflush_r>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	d1ed      	bne.n	80093c8 <__swbuf_r+0x2a>
 80093ec:	68a3      	ldr	r3, [r4, #8]
 80093ee:	3b01      	subs	r3, #1
 80093f0:	60a3      	str	r3, [r4, #8]
 80093f2:	6823      	ldr	r3, [r4, #0]
 80093f4:	1c5a      	adds	r2, r3, #1
 80093f6:	6022      	str	r2, [r4, #0]
 80093f8:	701e      	strb	r6, [r3, #0]
 80093fa:	6962      	ldr	r2, [r4, #20]
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	429a      	cmp	r2, r3
 8009400:	d004      	beq.n	800940c <__swbuf_r+0x6e>
 8009402:	89a3      	ldrh	r3, [r4, #12]
 8009404:	07db      	lsls	r3, r3, #31
 8009406:	d5e1      	bpl.n	80093cc <__swbuf_r+0x2e>
 8009408:	2e0a      	cmp	r6, #10
 800940a:	d1df      	bne.n	80093cc <__swbuf_r+0x2e>
 800940c:	4621      	mov	r1, r4
 800940e:	4628      	mov	r0, r5
 8009410:	f001 fef6 	bl	800b200 <_fflush_r>
 8009414:	2800      	cmp	r0, #0
 8009416:	d0d9      	beq.n	80093cc <__swbuf_r+0x2e>
 8009418:	e7d6      	b.n	80093c8 <__swbuf_r+0x2a>
	...

0800941c <__swsetup_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4b29      	ldr	r3, [pc, #164]	@ (80094c4 <__swsetup_r+0xa8>)
 8009420:	4605      	mov	r5, r0
 8009422:	6818      	ldr	r0, [r3, #0]
 8009424:	460c      	mov	r4, r1
 8009426:	b118      	cbz	r0, 8009430 <__swsetup_r+0x14>
 8009428:	6a03      	ldr	r3, [r0, #32]
 800942a:	b90b      	cbnz	r3, 8009430 <__swsetup_r+0x14>
 800942c:	f7ff fddc 	bl	8008fe8 <__sinit>
 8009430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009434:	0719      	lsls	r1, r3, #28
 8009436:	d422      	bmi.n	800947e <__swsetup_r+0x62>
 8009438:	06da      	lsls	r2, r3, #27
 800943a:	d407      	bmi.n	800944c <__swsetup_r+0x30>
 800943c:	2209      	movs	r2, #9
 800943e:	602a      	str	r2, [r5, #0]
 8009440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009444:	81a3      	strh	r3, [r4, #12]
 8009446:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800944a:	e033      	b.n	80094b4 <__swsetup_r+0x98>
 800944c:	0758      	lsls	r0, r3, #29
 800944e:	d512      	bpl.n	8009476 <__swsetup_r+0x5a>
 8009450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009452:	b141      	cbz	r1, 8009466 <__swsetup_r+0x4a>
 8009454:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009458:	4299      	cmp	r1, r3
 800945a:	d002      	beq.n	8009462 <__swsetup_r+0x46>
 800945c:	4628      	mov	r0, r5
 800945e:	f000 ff37 	bl	800a2d0 <_free_r>
 8009462:	2300      	movs	r3, #0
 8009464:	6363      	str	r3, [r4, #52]	@ 0x34
 8009466:	89a3      	ldrh	r3, [r4, #12]
 8009468:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800946c:	81a3      	strh	r3, [r4, #12]
 800946e:	2300      	movs	r3, #0
 8009470:	6063      	str	r3, [r4, #4]
 8009472:	6923      	ldr	r3, [r4, #16]
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	f043 0308 	orr.w	r3, r3, #8
 800947c:	81a3      	strh	r3, [r4, #12]
 800947e:	6923      	ldr	r3, [r4, #16]
 8009480:	b94b      	cbnz	r3, 8009496 <__swsetup_r+0x7a>
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800948c:	d003      	beq.n	8009496 <__swsetup_r+0x7a>
 800948e:	4621      	mov	r1, r4
 8009490:	4628      	mov	r0, r5
 8009492:	f001 ff03 	bl	800b29c <__smakebuf_r>
 8009496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800949a:	f013 0201 	ands.w	r2, r3, #1
 800949e:	d00a      	beq.n	80094b6 <__swsetup_r+0x9a>
 80094a0:	2200      	movs	r2, #0
 80094a2:	60a2      	str	r2, [r4, #8]
 80094a4:	6962      	ldr	r2, [r4, #20]
 80094a6:	4252      	negs	r2, r2
 80094a8:	61a2      	str	r2, [r4, #24]
 80094aa:	6922      	ldr	r2, [r4, #16]
 80094ac:	b942      	cbnz	r2, 80094c0 <__swsetup_r+0xa4>
 80094ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80094b2:	d1c5      	bne.n	8009440 <__swsetup_r+0x24>
 80094b4:	bd38      	pop	{r3, r4, r5, pc}
 80094b6:	0799      	lsls	r1, r3, #30
 80094b8:	bf58      	it	pl
 80094ba:	6962      	ldrpl	r2, [r4, #20]
 80094bc:	60a2      	str	r2, [r4, #8]
 80094be:	e7f4      	b.n	80094aa <__swsetup_r+0x8e>
 80094c0:	2000      	movs	r0, #0
 80094c2:	e7f7      	b.n	80094b4 <__swsetup_r+0x98>
 80094c4:	20000054 	.word	0x20000054

080094c8 <memset>:
 80094c8:	4402      	add	r2, r0
 80094ca:	4603      	mov	r3, r0
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d100      	bne.n	80094d2 <memset+0xa>
 80094d0:	4770      	bx	lr
 80094d2:	f803 1b01 	strb.w	r1, [r3], #1
 80094d6:	e7f9      	b.n	80094cc <memset+0x4>

080094d8 <strcasecmp>:
 80094d8:	b530      	push	{r4, r5, lr}
 80094da:	4d0c      	ldr	r5, [pc, #48]	@ (800950c <strcasecmp+0x34>)
 80094dc:	4602      	mov	r2, r0
 80094de:	f812 3b01 	ldrb.w	r3, [r2], #1
 80094e2:	5ce8      	ldrb	r0, [r5, r3]
 80094e4:	f000 0003 	and.w	r0, r0, #3
 80094e8:	2801      	cmp	r0, #1
 80094ea:	f811 0b01 	ldrb.w	r0, [r1], #1
 80094ee:	5c2c      	ldrb	r4, [r5, r0]
 80094f0:	f004 0403 	and.w	r4, r4, #3
 80094f4:	bf08      	it	eq
 80094f6:	3320      	addeq	r3, #32
 80094f8:	2c01      	cmp	r4, #1
 80094fa:	bf08      	it	eq
 80094fc:	3020      	addeq	r0, #32
 80094fe:	1a1b      	subs	r3, r3, r0
 8009500:	d102      	bne.n	8009508 <strcasecmp+0x30>
 8009502:	2800      	cmp	r0, #0
 8009504:	d1eb      	bne.n	80094de <strcasecmp+0x6>
 8009506:	bd30      	pop	{r4, r5, pc}
 8009508:	4618      	mov	r0, r3
 800950a:	e7fc      	b.n	8009506 <strcasecmp+0x2e>
 800950c:	0800bb99 	.word	0x0800bb99

08009510 <_localeconv_r>:
 8009510:	4800      	ldr	r0, [pc, #0]	@ (8009514 <_localeconv_r+0x4>)
 8009512:	4770      	bx	lr
 8009514:	20000194 	.word	0x20000194

08009518 <_close_r>:
 8009518:	b538      	push	{r3, r4, r5, lr}
 800951a:	4d06      	ldr	r5, [pc, #24]	@ (8009534 <_close_r+0x1c>)
 800951c:	2300      	movs	r3, #0
 800951e:	4604      	mov	r4, r0
 8009520:	4608      	mov	r0, r1
 8009522:	602b      	str	r3, [r5, #0]
 8009524:	f7f9 fce4 	bl	8002ef0 <_close>
 8009528:	1c43      	adds	r3, r0, #1
 800952a:	d102      	bne.n	8009532 <_close_r+0x1a>
 800952c:	682b      	ldr	r3, [r5, #0]
 800952e:	b103      	cbz	r3, 8009532 <_close_r+0x1a>
 8009530:	6023      	str	r3, [r4, #0]
 8009532:	bd38      	pop	{r3, r4, r5, pc}
 8009534:	2000161c 	.word	0x2000161c

08009538 <_lseek_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	4d07      	ldr	r5, [pc, #28]	@ (8009558 <_lseek_r+0x20>)
 800953c:	4604      	mov	r4, r0
 800953e:	4608      	mov	r0, r1
 8009540:	4611      	mov	r1, r2
 8009542:	2200      	movs	r2, #0
 8009544:	602a      	str	r2, [r5, #0]
 8009546:	461a      	mov	r2, r3
 8009548:	f7f9 fcf9 	bl	8002f3e <_lseek>
 800954c:	1c43      	adds	r3, r0, #1
 800954e:	d102      	bne.n	8009556 <_lseek_r+0x1e>
 8009550:	682b      	ldr	r3, [r5, #0]
 8009552:	b103      	cbz	r3, 8009556 <_lseek_r+0x1e>
 8009554:	6023      	str	r3, [r4, #0]
 8009556:	bd38      	pop	{r3, r4, r5, pc}
 8009558:	2000161c 	.word	0x2000161c

0800955c <_read_r>:
 800955c:	b538      	push	{r3, r4, r5, lr}
 800955e:	4d07      	ldr	r5, [pc, #28]	@ (800957c <_read_r+0x20>)
 8009560:	4604      	mov	r4, r0
 8009562:	4608      	mov	r0, r1
 8009564:	4611      	mov	r1, r2
 8009566:	2200      	movs	r2, #0
 8009568:	602a      	str	r2, [r5, #0]
 800956a:	461a      	mov	r2, r3
 800956c:	f7f9 fc87 	bl	8002e7e <_read>
 8009570:	1c43      	adds	r3, r0, #1
 8009572:	d102      	bne.n	800957a <_read_r+0x1e>
 8009574:	682b      	ldr	r3, [r5, #0]
 8009576:	b103      	cbz	r3, 800957a <_read_r+0x1e>
 8009578:	6023      	str	r3, [r4, #0]
 800957a:	bd38      	pop	{r3, r4, r5, pc}
 800957c:	2000161c 	.word	0x2000161c

08009580 <_write_r>:
 8009580:	b538      	push	{r3, r4, r5, lr}
 8009582:	4d07      	ldr	r5, [pc, #28]	@ (80095a0 <_write_r+0x20>)
 8009584:	4604      	mov	r4, r0
 8009586:	4608      	mov	r0, r1
 8009588:	4611      	mov	r1, r2
 800958a:	2200      	movs	r2, #0
 800958c:	602a      	str	r2, [r5, #0]
 800958e:	461a      	mov	r2, r3
 8009590:	f7f9 fc92 	bl	8002eb8 <_write>
 8009594:	1c43      	adds	r3, r0, #1
 8009596:	d102      	bne.n	800959e <_write_r+0x1e>
 8009598:	682b      	ldr	r3, [r5, #0]
 800959a:	b103      	cbz	r3, 800959e <_write_r+0x1e>
 800959c:	6023      	str	r3, [r4, #0]
 800959e:	bd38      	pop	{r3, r4, r5, pc}
 80095a0:	2000161c 	.word	0x2000161c

080095a4 <__errno>:
 80095a4:	4b01      	ldr	r3, [pc, #4]	@ (80095ac <__errno+0x8>)
 80095a6:	6818      	ldr	r0, [r3, #0]
 80095a8:	4770      	bx	lr
 80095aa:	bf00      	nop
 80095ac:	20000054 	.word	0x20000054

080095b0 <__libc_init_array>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	4d0d      	ldr	r5, [pc, #52]	@ (80095e8 <__libc_init_array+0x38>)
 80095b4:	4c0d      	ldr	r4, [pc, #52]	@ (80095ec <__libc_init_array+0x3c>)
 80095b6:	1b64      	subs	r4, r4, r5
 80095b8:	10a4      	asrs	r4, r4, #2
 80095ba:	2600      	movs	r6, #0
 80095bc:	42a6      	cmp	r6, r4
 80095be:	d109      	bne.n	80095d4 <__libc_init_array+0x24>
 80095c0:	4d0b      	ldr	r5, [pc, #44]	@ (80095f0 <__libc_init_array+0x40>)
 80095c2:	4c0c      	ldr	r4, [pc, #48]	@ (80095f4 <__libc_init_array+0x44>)
 80095c4:	f002 f80c 	bl	800b5e0 <_init>
 80095c8:	1b64      	subs	r4, r4, r5
 80095ca:	10a4      	asrs	r4, r4, #2
 80095cc:	2600      	movs	r6, #0
 80095ce:	42a6      	cmp	r6, r4
 80095d0:	d105      	bne.n	80095de <__libc_init_array+0x2e>
 80095d2:	bd70      	pop	{r4, r5, r6, pc}
 80095d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80095d8:	4798      	blx	r3
 80095da:	3601      	adds	r6, #1
 80095dc:	e7ee      	b.n	80095bc <__libc_init_array+0xc>
 80095de:	f855 3b04 	ldr.w	r3, [r5], #4
 80095e2:	4798      	blx	r3
 80095e4:	3601      	adds	r6, #1
 80095e6:	e7f2      	b.n	80095ce <__libc_init_array+0x1e>
 80095e8:	0800bca4 	.word	0x0800bca4
 80095ec:	0800bca4 	.word	0x0800bca4
 80095f0:	0800bca4 	.word	0x0800bca4
 80095f4:	0800bca8 	.word	0x0800bca8

080095f8 <__retarget_lock_init_recursive>:
 80095f8:	4770      	bx	lr

080095fa <__retarget_lock_acquire_recursive>:
 80095fa:	4770      	bx	lr

080095fc <__retarget_lock_release_recursive>:
 80095fc:	4770      	bx	lr

080095fe <memcpy>:
 80095fe:	440a      	add	r2, r1
 8009600:	4291      	cmp	r1, r2
 8009602:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009606:	d100      	bne.n	800960a <memcpy+0xc>
 8009608:	4770      	bx	lr
 800960a:	b510      	push	{r4, lr}
 800960c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009610:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009614:	4291      	cmp	r1, r2
 8009616:	d1f9      	bne.n	800960c <memcpy+0xe>
 8009618:	bd10      	pop	{r4, pc}

0800961a <quorem>:
 800961a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800961e:	6903      	ldr	r3, [r0, #16]
 8009620:	690c      	ldr	r4, [r1, #16]
 8009622:	42a3      	cmp	r3, r4
 8009624:	4607      	mov	r7, r0
 8009626:	db7e      	blt.n	8009726 <quorem+0x10c>
 8009628:	3c01      	subs	r4, #1
 800962a:	f101 0814 	add.w	r8, r1, #20
 800962e:	00a3      	lsls	r3, r4, #2
 8009630:	f100 0514 	add.w	r5, r0, #20
 8009634:	9300      	str	r3, [sp, #0]
 8009636:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800963a:	9301      	str	r3, [sp, #4]
 800963c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009640:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009644:	3301      	adds	r3, #1
 8009646:	429a      	cmp	r2, r3
 8009648:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800964c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009650:	d32e      	bcc.n	80096b0 <quorem+0x96>
 8009652:	f04f 0a00 	mov.w	sl, #0
 8009656:	46c4      	mov	ip, r8
 8009658:	46ae      	mov	lr, r5
 800965a:	46d3      	mov	fp, sl
 800965c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009660:	b298      	uxth	r0, r3
 8009662:	fb06 a000 	mla	r0, r6, r0, sl
 8009666:	0c02      	lsrs	r2, r0, #16
 8009668:	0c1b      	lsrs	r3, r3, #16
 800966a:	fb06 2303 	mla	r3, r6, r3, r2
 800966e:	f8de 2000 	ldr.w	r2, [lr]
 8009672:	b280      	uxth	r0, r0
 8009674:	b292      	uxth	r2, r2
 8009676:	1a12      	subs	r2, r2, r0
 8009678:	445a      	add	r2, fp
 800967a:	f8de 0000 	ldr.w	r0, [lr]
 800967e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009682:	b29b      	uxth	r3, r3
 8009684:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009688:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800968c:	b292      	uxth	r2, r2
 800968e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009692:	45e1      	cmp	r9, ip
 8009694:	f84e 2b04 	str.w	r2, [lr], #4
 8009698:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800969c:	d2de      	bcs.n	800965c <quorem+0x42>
 800969e:	9b00      	ldr	r3, [sp, #0]
 80096a0:	58eb      	ldr	r3, [r5, r3]
 80096a2:	b92b      	cbnz	r3, 80096b0 <quorem+0x96>
 80096a4:	9b01      	ldr	r3, [sp, #4]
 80096a6:	3b04      	subs	r3, #4
 80096a8:	429d      	cmp	r5, r3
 80096aa:	461a      	mov	r2, r3
 80096ac:	d32f      	bcc.n	800970e <quorem+0xf4>
 80096ae:	613c      	str	r4, [r7, #16]
 80096b0:	4638      	mov	r0, r7
 80096b2:	f001 f97f 	bl	800a9b4 <__mcmp>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	db25      	blt.n	8009706 <quorem+0xec>
 80096ba:	4629      	mov	r1, r5
 80096bc:	2000      	movs	r0, #0
 80096be:	f858 2b04 	ldr.w	r2, [r8], #4
 80096c2:	f8d1 c000 	ldr.w	ip, [r1]
 80096c6:	fa1f fe82 	uxth.w	lr, r2
 80096ca:	fa1f f38c 	uxth.w	r3, ip
 80096ce:	eba3 030e 	sub.w	r3, r3, lr
 80096d2:	4403      	add	r3, r0
 80096d4:	0c12      	lsrs	r2, r2, #16
 80096d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80096da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80096de:	b29b      	uxth	r3, r3
 80096e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096e4:	45c1      	cmp	r9, r8
 80096e6:	f841 3b04 	str.w	r3, [r1], #4
 80096ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80096ee:	d2e6      	bcs.n	80096be <quorem+0xa4>
 80096f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096f8:	b922      	cbnz	r2, 8009704 <quorem+0xea>
 80096fa:	3b04      	subs	r3, #4
 80096fc:	429d      	cmp	r5, r3
 80096fe:	461a      	mov	r2, r3
 8009700:	d30b      	bcc.n	800971a <quorem+0x100>
 8009702:	613c      	str	r4, [r7, #16]
 8009704:	3601      	adds	r6, #1
 8009706:	4630      	mov	r0, r6
 8009708:	b003      	add	sp, #12
 800970a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970e:	6812      	ldr	r2, [r2, #0]
 8009710:	3b04      	subs	r3, #4
 8009712:	2a00      	cmp	r2, #0
 8009714:	d1cb      	bne.n	80096ae <quorem+0x94>
 8009716:	3c01      	subs	r4, #1
 8009718:	e7c6      	b.n	80096a8 <quorem+0x8e>
 800971a:	6812      	ldr	r2, [r2, #0]
 800971c:	3b04      	subs	r3, #4
 800971e:	2a00      	cmp	r2, #0
 8009720:	d1ef      	bne.n	8009702 <quorem+0xe8>
 8009722:	3c01      	subs	r4, #1
 8009724:	e7ea      	b.n	80096fc <quorem+0xe2>
 8009726:	2000      	movs	r0, #0
 8009728:	e7ee      	b.n	8009708 <quorem+0xee>
 800972a:	0000      	movs	r0, r0
 800972c:	0000      	movs	r0, r0
	...

08009730 <_dtoa_r>:
 8009730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	69c7      	ldr	r7, [r0, #28]
 8009736:	b097      	sub	sp, #92	@ 0x5c
 8009738:	ed8d 0b04 	vstr	d0, [sp, #16]
 800973c:	ec55 4b10 	vmov	r4, r5, d0
 8009740:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009742:	9107      	str	r1, [sp, #28]
 8009744:	4681      	mov	r9, r0
 8009746:	920c      	str	r2, [sp, #48]	@ 0x30
 8009748:	9311      	str	r3, [sp, #68]	@ 0x44
 800974a:	b97f      	cbnz	r7, 800976c <_dtoa_r+0x3c>
 800974c:	2010      	movs	r0, #16
 800974e:	f000 fe09 	bl	800a364 <malloc>
 8009752:	4602      	mov	r2, r0
 8009754:	f8c9 001c 	str.w	r0, [r9, #28]
 8009758:	b920      	cbnz	r0, 8009764 <_dtoa_r+0x34>
 800975a:	4ba9      	ldr	r3, [pc, #676]	@ (8009a00 <_dtoa_r+0x2d0>)
 800975c:	21ef      	movs	r1, #239	@ 0xef
 800975e:	48a9      	ldr	r0, [pc, #676]	@ (8009a04 <_dtoa_r+0x2d4>)
 8009760:	f001 fe58 	bl	800b414 <__assert_func>
 8009764:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009768:	6007      	str	r7, [r0, #0]
 800976a:	60c7      	str	r7, [r0, #12]
 800976c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009770:	6819      	ldr	r1, [r3, #0]
 8009772:	b159      	cbz	r1, 800978c <_dtoa_r+0x5c>
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	604a      	str	r2, [r1, #4]
 8009778:	2301      	movs	r3, #1
 800977a:	4093      	lsls	r3, r2
 800977c:	608b      	str	r3, [r1, #8]
 800977e:	4648      	mov	r0, r9
 8009780:	f000 fee6 	bl	800a550 <_Bfree>
 8009784:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009788:	2200      	movs	r2, #0
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	1e2b      	subs	r3, r5, #0
 800978e:	bfb9      	ittee	lt
 8009790:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009794:	9305      	strlt	r3, [sp, #20]
 8009796:	2300      	movge	r3, #0
 8009798:	6033      	strge	r3, [r6, #0]
 800979a:	9f05      	ldr	r7, [sp, #20]
 800979c:	4b9a      	ldr	r3, [pc, #616]	@ (8009a08 <_dtoa_r+0x2d8>)
 800979e:	bfbc      	itt	lt
 80097a0:	2201      	movlt	r2, #1
 80097a2:	6032      	strlt	r2, [r6, #0]
 80097a4:	43bb      	bics	r3, r7
 80097a6:	d112      	bne.n	80097ce <_dtoa_r+0x9e>
 80097a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80097aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80097ae:	6013      	str	r3, [r2, #0]
 80097b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097b4:	4323      	orrs	r3, r4
 80097b6:	f000 855a 	beq.w	800a26e <_dtoa_r+0xb3e>
 80097ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80097bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009a1c <_dtoa_r+0x2ec>
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 855c 	beq.w	800a27e <_dtoa_r+0xb4e>
 80097c6:	f10a 0303 	add.w	r3, sl, #3
 80097ca:	f000 bd56 	b.w	800a27a <_dtoa_r+0xb4a>
 80097ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 80097d2:	2200      	movs	r2, #0
 80097d4:	ec51 0b17 	vmov	r0, r1, d7
 80097d8:	2300      	movs	r3, #0
 80097da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80097de:	f7f7 f973 	bl	8000ac8 <__aeabi_dcmpeq>
 80097e2:	4680      	mov	r8, r0
 80097e4:	b158      	cbz	r0, 80097fe <_dtoa_r+0xce>
 80097e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80097e8:	2301      	movs	r3, #1
 80097ea:	6013      	str	r3, [r2, #0]
 80097ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80097ee:	b113      	cbz	r3, 80097f6 <_dtoa_r+0xc6>
 80097f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80097f2:	4b86      	ldr	r3, [pc, #536]	@ (8009a0c <_dtoa_r+0x2dc>)
 80097f4:	6013      	str	r3, [r2, #0]
 80097f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009a20 <_dtoa_r+0x2f0>
 80097fa:	f000 bd40 	b.w	800a27e <_dtoa_r+0xb4e>
 80097fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009802:	aa14      	add	r2, sp, #80	@ 0x50
 8009804:	a915      	add	r1, sp, #84	@ 0x54
 8009806:	4648      	mov	r0, r9
 8009808:	f001 f984 	bl	800ab14 <__d2b>
 800980c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009810:	9002      	str	r0, [sp, #8]
 8009812:	2e00      	cmp	r6, #0
 8009814:	d078      	beq.n	8009908 <_dtoa_r+0x1d8>
 8009816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009818:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800981c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009820:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009824:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009828:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800982c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009830:	4619      	mov	r1, r3
 8009832:	2200      	movs	r2, #0
 8009834:	4b76      	ldr	r3, [pc, #472]	@ (8009a10 <_dtoa_r+0x2e0>)
 8009836:	f7f6 fd27 	bl	8000288 <__aeabi_dsub>
 800983a:	a36b      	add	r3, pc, #428	@ (adr r3, 80099e8 <_dtoa_r+0x2b8>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f7f6 feda 	bl	80005f8 <__aeabi_dmul>
 8009844:	a36a      	add	r3, pc, #424	@ (adr r3, 80099f0 <_dtoa_r+0x2c0>)
 8009846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984a:	f7f6 fd1f 	bl	800028c <__adddf3>
 800984e:	4604      	mov	r4, r0
 8009850:	4630      	mov	r0, r6
 8009852:	460d      	mov	r5, r1
 8009854:	f7f6 fe66 	bl	8000524 <__aeabi_i2d>
 8009858:	a367      	add	r3, pc, #412	@ (adr r3, 80099f8 <_dtoa_r+0x2c8>)
 800985a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985e:	f7f6 fecb 	bl	80005f8 <__aeabi_dmul>
 8009862:	4602      	mov	r2, r0
 8009864:	460b      	mov	r3, r1
 8009866:	4620      	mov	r0, r4
 8009868:	4629      	mov	r1, r5
 800986a:	f7f6 fd0f 	bl	800028c <__adddf3>
 800986e:	4604      	mov	r4, r0
 8009870:	460d      	mov	r5, r1
 8009872:	f7f7 f971 	bl	8000b58 <__aeabi_d2iz>
 8009876:	2200      	movs	r2, #0
 8009878:	4607      	mov	r7, r0
 800987a:	2300      	movs	r3, #0
 800987c:	4620      	mov	r0, r4
 800987e:	4629      	mov	r1, r5
 8009880:	f7f7 f92c 	bl	8000adc <__aeabi_dcmplt>
 8009884:	b140      	cbz	r0, 8009898 <_dtoa_r+0x168>
 8009886:	4638      	mov	r0, r7
 8009888:	f7f6 fe4c 	bl	8000524 <__aeabi_i2d>
 800988c:	4622      	mov	r2, r4
 800988e:	462b      	mov	r3, r5
 8009890:	f7f7 f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009894:	b900      	cbnz	r0, 8009898 <_dtoa_r+0x168>
 8009896:	3f01      	subs	r7, #1
 8009898:	2f16      	cmp	r7, #22
 800989a:	d852      	bhi.n	8009942 <_dtoa_r+0x212>
 800989c:	4b5d      	ldr	r3, [pc, #372]	@ (8009a14 <_dtoa_r+0x2e4>)
 800989e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80098a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80098aa:	f7f7 f917 	bl	8000adc <__aeabi_dcmplt>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d049      	beq.n	8009946 <_dtoa_r+0x216>
 80098b2:	3f01      	subs	r7, #1
 80098b4:	2300      	movs	r3, #0
 80098b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80098b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80098ba:	1b9b      	subs	r3, r3, r6
 80098bc:	1e5a      	subs	r2, r3, #1
 80098be:	bf45      	ittet	mi
 80098c0:	f1c3 0301 	rsbmi	r3, r3, #1
 80098c4:	9300      	strmi	r3, [sp, #0]
 80098c6:	2300      	movpl	r3, #0
 80098c8:	2300      	movmi	r3, #0
 80098ca:	9206      	str	r2, [sp, #24]
 80098cc:	bf54      	ite	pl
 80098ce:	9300      	strpl	r3, [sp, #0]
 80098d0:	9306      	strmi	r3, [sp, #24]
 80098d2:	2f00      	cmp	r7, #0
 80098d4:	db39      	blt.n	800994a <_dtoa_r+0x21a>
 80098d6:	9b06      	ldr	r3, [sp, #24]
 80098d8:	970d      	str	r7, [sp, #52]	@ 0x34
 80098da:	443b      	add	r3, r7
 80098dc:	9306      	str	r3, [sp, #24]
 80098de:	2300      	movs	r3, #0
 80098e0:	9308      	str	r3, [sp, #32]
 80098e2:	9b07      	ldr	r3, [sp, #28]
 80098e4:	2b09      	cmp	r3, #9
 80098e6:	d863      	bhi.n	80099b0 <_dtoa_r+0x280>
 80098e8:	2b05      	cmp	r3, #5
 80098ea:	bfc4      	itt	gt
 80098ec:	3b04      	subgt	r3, #4
 80098ee:	9307      	strgt	r3, [sp, #28]
 80098f0:	9b07      	ldr	r3, [sp, #28]
 80098f2:	f1a3 0302 	sub.w	r3, r3, #2
 80098f6:	bfcc      	ite	gt
 80098f8:	2400      	movgt	r4, #0
 80098fa:	2401      	movle	r4, #1
 80098fc:	2b03      	cmp	r3, #3
 80098fe:	d863      	bhi.n	80099c8 <_dtoa_r+0x298>
 8009900:	e8df f003 	tbb	[pc, r3]
 8009904:	2b375452 	.word	0x2b375452
 8009908:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800990c:	441e      	add	r6, r3
 800990e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009912:	2b20      	cmp	r3, #32
 8009914:	bfc1      	itttt	gt
 8009916:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800991a:	409f      	lslgt	r7, r3
 800991c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009920:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009924:	bfd6      	itet	le
 8009926:	f1c3 0320 	rsble	r3, r3, #32
 800992a:	ea47 0003 	orrgt.w	r0, r7, r3
 800992e:	fa04 f003 	lslle.w	r0, r4, r3
 8009932:	f7f6 fde7 	bl	8000504 <__aeabi_ui2d>
 8009936:	2201      	movs	r2, #1
 8009938:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800993c:	3e01      	subs	r6, #1
 800993e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009940:	e776      	b.n	8009830 <_dtoa_r+0x100>
 8009942:	2301      	movs	r3, #1
 8009944:	e7b7      	b.n	80098b6 <_dtoa_r+0x186>
 8009946:	9010      	str	r0, [sp, #64]	@ 0x40
 8009948:	e7b6      	b.n	80098b8 <_dtoa_r+0x188>
 800994a:	9b00      	ldr	r3, [sp, #0]
 800994c:	1bdb      	subs	r3, r3, r7
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	427b      	negs	r3, r7
 8009952:	9308      	str	r3, [sp, #32]
 8009954:	2300      	movs	r3, #0
 8009956:	930d      	str	r3, [sp, #52]	@ 0x34
 8009958:	e7c3      	b.n	80098e2 <_dtoa_r+0x1b2>
 800995a:	2301      	movs	r3, #1
 800995c:	9309      	str	r3, [sp, #36]	@ 0x24
 800995e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009960:	eb07 0b03 	add.w	fp, r7, r3
 8009964:	f10b 0301 	add.w	r3, fp, #1
 8009968:	2b01      	cmp	r3, #1
 800996a:	9303      	str	r3, [sp, #12]
 800996c:	bfb8      	it	lt
 800996e:	2301      	movlt	r3, #1
 8009970:	e006      	b.n	8009980 <_dtoa_r+0x250>
 8009972:	2301      	movs	r3, #1
 8009974:	9309      	str	r3, [sp, #36]	@ 0x24
 8009976:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009978:	2b00      	cmp	r3, #0
 800997a:	dd28      	ble.n	80099ce <_dtoa_r+0x29e>
 800997c:	469b      	mov	fp, r3
 800997e:	9303      	str	r3, [sp, #12]
 8009980:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009984:	2100      	movs	r1, #0
 8009986:	2204      	movs	r2, #4
 8009988:	f102 0514 	add.w	r5, r2, #20
 800998c:	429d      	cmp	r5, r3
 800998e:	d926      	bls.n	80099de <_dtoa_r+0x2ae>
 8009990:	6041      	str	r1, [r0, #4]
 8009992:	4648      	mov	r0, r9
 8009994:	f000 fd9c 	bl	800a4d0 <_Balloc>
 8009998:	4682      	mov	sl, r0
 800999a:	2800      	cmp	r0, #0
 800999c:	d142      	bne.n	8009a24 <_dtoa_r+0x2f4>
 800999e:	4b1e      	ldr	r3, [pc, #120]	@ (8009a18 <_dtoa_r+0x2e8>)
 80099a0:	4602      	mov	r2, r0
 80099a2:	f240 11af 	movw	r1, #431	@ 0x1af
 80099a6:	e6da      	b.n	800975e <_dtoa_r+0x2e>
 80099a8:	2300      	movs	r3, #0
 80099aa:	e7e3      	b.n	8009974 <_dtoa_r+0x244>
 80099ac:	2300      	movs	r3, #0
 80099ae:	e7d5      	b.n	800995c <_dtoa_r+0x22c>
 80099b0:	2401      	movs	r4, #1
 80099b2:	2300      	movs	r3, #0
 80099b4:	9307      	str	r3, [sp, #28]
 80099b6:	9409      	str	r4, [sp, #36]	@ 0x24
 80099b8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80099bc:	2200      	movs	r2, #0
 80099be:	f8cd b00c 	str.w	fp, [sp, #12]
 80099c2:	2312      	movs	r3, #18
 80099c4:	920c      	str	r2, [sp, #48]	@ 0x30
 80099c6:	e7db      	b.n	8009980 <_dtoa_r+0x250>
 80099c8:	2301      	movs	r3, #1
 80099ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80099cc:	e7f4      	b.n	80099b8 <_dtoa_r+0x288>
 80099ce:	f04f 0b01 	mov.w	fp, #1
 80099d2:	f8cd b00c 	str.w	fp, [sp, #12]
 80099d6:	465b      	mov	r3, fp
 80099d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80099dc:	e7d0      	b.n	8009980 <_dtoa_r+0x250>
 80099de:	3101      	adds	r1, #1
 80099e0:	0052      	lsls	r2, r2, #1
 80099e2:	e7d1      	b.n	8009988 <_dtoa_r+0x258>
 80099e4:	f3af 8000 	nop.w
 80099e8:	636f4361 	.word	0x636f4361
 80099ec:	3fd287a7 	.word	0x3fd287a7
 80099f0:	8b60c8b3 	.word	0x8b60c8b3
 80099f4:	3fc68a28 	.word	0x3fc68a28
 80099f8:	509f79fb 	.word	0x509f79fb
 80099fc:	3fd34413 	.word	0x3fd34413
 8009a00:	0800b969 	.word	0x0800b969
 8009a04:	0800b980 	.word	0x0800b980
 8009a08:	7ff00000 	.word	0x7ff00000
 8009a0c:	0800b939 	.word	0x0800b939
 8009a10:	3ff80000 	.word	0x3ff80000
 8009a14:	0800bad0 	.word	0x0800bad0
 8009a18:	0800b9d8 	.word	0x0800b9d8
 8009a1c:	0800b965 	.word	0x0800b965
 8009a20:	0800b938 	.word	0x0800b938
 8009a24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a28:	6018      	str	r0, [r3, #0]
 8009a2a:	9b03      	ldr	r3, [sp, #12]
 8009a2c:	2b0e      	cmp	r3, #14
 8009a2e:	f200 80a1 	bhi.w	8009b74 <_dtoa_r+0x444>
 8009a32:	2c00      	cmp	r4, #0
 8009a34:	f000 809e 	beq.w	8009b74 <_dtoa_r+0x444>
 8009a38:	2f00      	cmp	r7, #0
 8009a3a:	dd33      	ble.n	8009aa4 <_dtoa_r+0x374>
 8009a3c:	4b9c      	ldr	r3, [pc, #624]	@ (8009cb0 <_dtoa_r+0x580>)
 8009a3e:	f007 020f 	and.w	r2, r7, #15
 8009a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a46:	ed93 7b00 	vldr	d7, [r3]
 8009a4a:	05f8      	lsls	r0, r7, #23
 8009a4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009a50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009a54:	d516      	bpl.n	8009a84 <_dtoa_r+0x354>
 8009a56:	4b97      	ldr	r3, [pc, #604]	@ (8009cb4 <_dtoa_r+0x584>)
 8009a58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a60:	f7f6 fef4 	bl	800084c <__aeabi_ddiv>
 8009a64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a68:	f004 040f 	and.w	r4, r4, #15
 8009a6c:	2603      	movs	r6, #3
 8009a6e:	4d91      	ldr	r5, [pc, #580]	@ (8009cb4 <_dtoa_r+0x584>)
 8009a70:	b954      	cbnz	r4, 8009a88 <_dtoa_r+0x358>
 8009a72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a7a:	f7f6 fee7 	bl	800084c <__aeabi_ddiv>
 8009a7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a82:	e028      	b.n	8009ad6 <_dtoa_r+0x3a6>
 8009a84:	2602      	movs	r6, #2
 8009a86:	e7f2      	b.n	8009a6e <_dtoa_r+0x33e>
 8009a88:	07e1      	lsls	r1, r4, #31
 8009a8a:	d508      	bpl.n	8009a9e <_dtoa_r+0x36e>
 8009a8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009a90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a94:	f7f6 fdb0 	bl	80005f8 <__aeabi_dmul>
 8009a98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a9c:	3601      	adds	r6, #1
 8009a9e:	1064      	asrs	r4, r4, #1
 8009aa0:	3508      	adds	r5, #8
 8009aa2:	e7e5      	b.n	8009a70 <_dtoa_r+0x340>
 8009aa4:	f000 80af 	beq.w	8009c06 <_dtoa_r+0x4d6>
 8009aa8:	427c      	negs	r4, r7
 8009aaa:	4b81      	ldr	r3, [pc, #516]	@ (8009cb0 <_dtoa_r+0x580>)
 8009aac:	4d81      	ldr	r5, [pc, #516]	@ (8009cb4 <_dtoa_r+0x584>)
 8009aae:	f004 020f 	and.w	r2, r4, #15
 8009ab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009abe:	f7f6 fd9b 	bl	80005f8 <__aeabi_dmul>
 8009ac2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ac6:	1124      	asrs	r4, r4, #4
 8009ac8:	2300      	movs	r3, #0
 8009aca:	2602      	movs	r6, #2
 8009acc:	2c00      	cmp	r4, #0
 8009ace:	f040 808f 	bne.w	8009bf0 <_dtoa_r+0x4c0>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1d3      	bne.n	8009a7e <_dtoa_r+0x34e>
 8009ad6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ad8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f000 8094 	beq.w	8009c0a <_dtoa_r+0x4da>
 8009ae2:	4b75      	ldr	r3, [pc, #468]	@ (8009cb8 <_dtoa_r+0x588>)
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	4629      	mov	r1, r5
 8009aea:	f7f6 fff7 	bl	8000adc <__aeabi_dcmplt>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	f000 808b 	beq.w	8009c0a <_dtoa_r+0x4da>
 8009af4:	9b03      	ldr	r3, [sp, #12]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 8087 	beq.w	8009c0a <_dtoa_r+0x4da>
 8009afc:	f1bb 0f00 	cmp.w	fp, #0
 8009b00:	dd34      	ble.n	8009b6c <_dtoa_r+0x43c>
 8009b02:	4620      	mov	r0, r4
 8009b04:	4b6d      	ldr	r3, [pc, #436]	@ (8009cbc <_dtoa_r+0x58c>)
 8009b06:	2200      	movs	r2, #0
 8009b08:	4629      	mov	r1, r5
 8009b0a:	f7f6 fd75 	bl	80005f8 <__aeabi_dmul>
 8009b0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b12:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009b16:	3601      	adds	r6, #1
 8009b18:	465c      	mov	r4, fp
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7f6 fd02 	bl	8000524 <__aeabi_i2d>
 8009b20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b24:	f7f6 fd68 	bl	80005f8 <__aeabi_dmul>
 8009b28:	4b65      	ldr	r3, [pc, #404]	@ (8009cc0 <_dtoa_r+0x590>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f7f6 fbae 	bl	800028c <__adddf3>
 8009b30:	4605      	mov	r5, r0
 8009b32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009b36:	2c00      	cmp	r4, #0
 8009b38:	d16a      	bne.n	8009c10 <_dtoa_r+0x4e0>
 8009b3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b3e:	4b61      	ldr	r3, [pc, #388]	@ (8009cc4 <_dtoa_r+0x594>)
 8009b40:	2200      	movs	r2, #0
 8009b42:	f7f6 fba1 	bl	8000288 <__aeabi_dsub>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b4e:	462a      	mov	r2, r5
 8009b50:	4633      	mov	r3, r6
 8009b52:	f7f6 ffe1 	bl	8000b18 <__aeabi_dcmpgt>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	f040 8298 	bne.w	800a08c <_dtoa_r+0x95c>
 8009b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b60:	462a      	mov	r2, r5
 8009b62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009b66:	f7f6 ffb9 	bl	8000adc <__aeabi_dcmplt>
 8009b6a:	bb38      	cbnz	r0, 8009bbc <_dtoa_r+0x48c>
 8009b6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009b70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009b74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	f2c0 8157 	blt.w	8009e2a <_dtoa_r+0x6fa>
 8009b7c:	2f0e      	cmp	r7, #14
 8009b7e:	f300 8154 	bgt.w	8009e2a <_dtoa_r+0x6fa>
 8009b82:	4b4b      	ldr	r3, [pc, #300]	@ (8009cb0 <_dtoa_r+0x580>)
 8009b84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b88:	ed93 7b00 	vldr	d7, [r3]
 8009b8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	ed8d 7b00 	vstr	d7, [sp]
 8009b94:	f280 80e5 	bge.w	8009d62 <_dtoa_r+0x632>
 8009b98:	9b03      	ldr	r3, [sp, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f300 80e1 	bgt.w	8009d62 <_dtoa_r+0x632>
 8009ba0:	d10c      	bne.n	8009bbc <_dtoa_r+0x48c>
 8009ba2:	4b48      	ldr	r3, [pc, #288]	@ (8009cc4 <_dtoa_r+0x594>)
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	ec51 0b17 	vmov	r0, r1, d7
 8009baa:	f7f6 fd25 	bl	80005f8 <__aeabi_dmul>
 8009bae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bb2:	f7f6 ffa7 	bl	8000b04 <__aeabi_dcmpge>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	f000 8266 	beq.w	800a088 <_dtoa_r+0x958>
 8009bbc:	2400      	movs	r4, #0
 8009bbe:	4625      	mov	r5, r4
 8009bc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009bc2:	4656      	mov	r6, sl
 8009bc4:	ea6f 0803 	mvn.w	r8, r3
 8009bc8:	2700      	movs	r7, #0
 8009bca:	4621      	mov	r1, r4
 8009bcc:	4648      	mov	r0, r9
 8009bce:	f000 fcbf 	bl	800a550 <_Bfree>
 8009bd2:	2d00      	cmp	r5, #0
 8009bd4:	f000 80bd 	beq.w	8009d52 <_dtoa_r+0x622>
 8009bd8:	b12f      	cbz	r7, 8009be6 <_dtoa_r+0x4b6>
 8009bda:	42af      	cmp	r7, r5
 8009bdc:	d003      	beq.n	8009be6 <_dtoa_r+0x4b6>
 8009bde:	4639      	mov	r1, r7
 8009be0:	4648      	mov	r0, r9
 8009be2:	f000 fcb5 	bl	800a550 <_Bfree>
 8009be6:	4629      	mov	r1, r5
 8009be8:	4648      	mov	r0, r9
 8009bea:	f000 fcb1 	bl	800a550 <_Bfree>
 8009bee:	e0b0      	b.n	8009d52 <_dtoa_r+0x622>
 8009bf0:	07e2      	lsls	r2, r4, #31
 8009bf2:	d505      	bpl.n	8009c00 <_dtoa_r+0x4d0>
 8009bf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009bf8:	f7f6 fcfe 	bl	80005f8 <__aeabi_dmul>
 8009bfc:	3601      	adds	r6, #1
 8009bfe:	2301      	movs	r3, #1
 8009c00:	1064      	asrs	r4, r4, #1
 8009c02:	3508      	adds	r5, #8
 8009c04:	e762      	b.n	8009acc <_dtoa_r+0x39c>
 8009c06:	2602      	movs	r6, #2
 8009c08:	e765      	b.n	8009ad6 <_dtoa_r+0x3a6>
 8009c0a:	9c03      	ldr	r4, [sp, #12]
 8009c0c:	46b8      	mov	r8, r7
 8009c0e:	e784      	b.n	8009b1a <_dtoa_r+0x3ea>
 8009c10:	4b27      	ldr	r3, [pc, #156]	@ (8009cb0 <_dtoa_r+0x580>)
 8009c12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c1c:	4454      	add	r4, sl
 8009c1e:	2900      	cmp	r1, #0
 8009c20:	d054      	beq.n	8009ccc <_dtoa_r+0x59c>
 8009c22:	4929      	ldr	r1, [pc, #164]	@ (8009cc8 <_dtoa_r+0x598>)
 8009c24:	2000      	movs	r0, #0
 8009c26:	f7f6 fe11 	bl	800084c <__aeabi_ddiv>
 8009c2a:	4633      	mov	r3, r6
 8009c2c:	462a      	mov	r2, r5
 8009c2e:	f7f6 fb2b 	bl	8000288 <__aeabi_dsub>
 8009c32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c36:	4656      	mov	r6, sl
 8009c38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c3c:	f7f6 ff8c 	bl	8000b58 <__aeabi_d2iz>
 8009c40:	4605      	mov	r5, r0
 8009c42:	f7f6 fc6f 	bl	8000524 <__aeabi_i2d>
 8009c46:	4602      	mov	r2, r0
 8009c48:	460b      	mov	r3, r1
 8009c4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c4e:	f7f6 fb1b 	bl	8000288 <__aeabi_dsub>
 8009c52:	3530      	adds	r5, #48	@ 0x30
 8009c54:	4602      	mov	r2, r0
 8009c56:	460b      	mov	r3, r1
 8009c58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c5c:	f806 5b01 	strb.w	r5, [r6], #1
 8009c60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c64:	f7f6 ff3a 	bl	8000adc <__aeabi_dcmplt>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d172      	bne.n	8009d52 <_dtoa_r+0x622>
 8009c6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c70:	4911      	ldr	r1, [pc, #68]	@ (8009cb8 <_dtoa_r+0x588>)
 8009c72:	2000      	movs	r0, #0
 8009c74:	f7f6 fb08 	bl	8000288 <__aeabi_dsub>
 8009c78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c7c:	f7f6 ff2e 	bl	8000adc <__aeabi_dcmplt>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	f040 80b4 	bne.w	8009dee <_dtoa_r+0x6be>
 8009c86:	42a6      	cmp	r6, r4
 8009c88:	f43f af70 	beq.w	8009b6c <_dtoa_r+0x43c>
 8009c8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c90:	4b0a      	ldr	r3, [pc, #40]	@ (8009cbc <_dtoa_r+0x58c>)
 8009c92:	2200      	movs	r2, #0
 8009c94:	f7f6 fcb0 	bl	80005f8 <__aeabi_dmul>
 8009c98:	4b08      	ldr	r3, [pc, #32]	@ (8009cbc <_dtoa_r+0x58c>)
 8009c9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ca4:	f7f6 fca8 	bl	80005f8 <__aeabi_dmul>
 8009ca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009cac:	e7c4      	b.n	8009c38 <_dtoa_r+0x508>
 8009cae:	bf00      	nop
 8009cb0:	0800bad0 	.word	0x0800bad0
 8009cb4:	0800baa8 	.word	0x0800baa8
 8009cb8:	3ff00000 	.word	0x3ff00000
 8009cbc:	40240000 	.word	0x40240000
 8009cc0:	401c0000 	.word	0x401c0000
 8009cc4:	40140000 	.word	0x40140000
 8009cc8:	3fe00000 	.word	0x3fe00000
 8009ccc:	4631      	mov	r1, r6
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f7f6 fc92 	bl	80005f8 <__aeabi_dmul>
 8009cd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009cd8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009cda:	4656      	mov	r6, sl
 8009cdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ce0:	f7f6 ff3a 	bl	8000b58 <__aeabi_d2iz>
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	f7f6 fc1d 	bl	8000524 <__aeabi_i2d>
 8009cea:	4602      	mov	r2, r0
 8009cec:	460b      	mov	r3, r1
 8009cee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cf2:	f7f6 fac9 	bl	8000288 <__aeabi_dsub>
 8009cf6:	3530      	adds	r5, #48	@ 0x30
 8009cf8:	f806 5b01 	strb.w	r5, [r6], #1
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	460b      	mov	r3, r1
 8009d00:	42a6      	cmp	r6, r4
 8009d02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d06:	f04f 0200 	mov.w	r2, #0
 8009d0a:	d124      	bne.n	8009d56 <_dtoa_r+0x626>
 8009d0c:	4baf      	ldr	r3, [pc, #700]	@ (8009fcc <_dtoa_r+0x89c>)
 8009d0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d12:	f7f6 fabb 	bl	800028c <__adddf3>
 8009d16:	4602      	mov	r2, r0
 8009d18:	460b      	mov	r3, r1
 8009d1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d1e:	f7f6 fefb 	bl	8000b18 <__aeabi_dcmpgt>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d163      	bne.n	8009dee <_dtoa_r+0x6be>
 8009d26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d2a:	49a8      	ldr	r1, [pc, #672]	@ (8009fcc <_dtoa_r+0x89c>)
 8009d2c:	2000      	movs	r0, #0
 8009d2e:	f7f6 faab 	bl	8000288 <__aeabi_dsub>
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d3a:	f7f6 fecf 	bl	8000adc <__aeabi_dcmplt>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	f43f af14 	beq.w	8009b6c <_dtoa_r+0x43c>
 8009d44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009d46:	1e73      	subs	r3, r6, #1
 8009d48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d4e:	2b30      	cmp	r3, #48	@ 0x30
 8009d50:	d0f8      	beq.n	8009d44 <_dtoa_r+0x614>
 8009d52:	4647      	mov	r7, r8
 8009d54:	e03b      	b.n	8009dce <_dtoa_r+0x69e>
 8009d56:	4b9e      	ldr	r3, [pc, #632]	@ (8009fd0 <_dtoa_r+0x8a0>)
 8009d58:	f7f6 fc4e 	bl	80005f8 <__aeabi_dmul>
 8009d5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d60:	e7bc      	b.n	8009cdc <_dtoa_r+0x5ac>
 8009d62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009d66:	4656      	mov	r6, sl
 8009d68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	4629      	mov	r1, r5
 8009d70:	f7f6 fd6c 	bl	800084c <__aeabi_ddiv>
 8009d74:	f7f6 fef0 	bl	8000b58 <__aeabi_d2iz>
 8009d78:	4680      	mov	r8, r0
 8009d7a:	f7f6 fbd3 	bl	8000524 <__aeabi_i2d>
 8009d7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d82:	f7f6 fc39 	bl	80005f8 <__aeabi_dmul>
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	4629      	mov	r1, r5
 8009d8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009d92:	f7f6 fa79 	bl	8000288 <__aeabi_dsub>
 8009d96:	f806 4b01 	strb.w	r4, [r6], #1
 8009d9a:	9d03      	ldr	r5, [sp, #12]
 8009d9c:	eba6 040a 	sub.w	r4, r6, sl
 8009da0:	42a5      	cmp	r5, r4
 8009da2:	4602      	mov	r2, r0
 8009da4:	460b      	mov	r3, r1
 8009da6:	d133      	bne.n	8009e10 <_dtoa_r+0x6e0>
 8009da8:	f7f6 fa70 	bl	800028c <__adddf3>
 8009dac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009db0:	4604      	mov	r4, r0
 8009db2:	460d      	mov	r5, r1
 8009db4:	f7f6 feb0 	bl	8000b18 <__aeabi_dcmpgt>
 8009db8:	b9c0      	cbnz	r0, 8009dec <_dtoa_r+0x6bc>
 8009dba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dbe:	4620      	mov	r0, r4
 8009dc0:	4629      	mov	r1, r5
 8009dc2:	f7f6 fe81 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dc6:	b110      	cbz	r0, 8009dce <_dtoa_r+0x69e>
 8009dc8:	f018 0f01 	tst.w	r8, #1
 8009dcc:	d10e      	bne.n	8009dec <_dtoa_r+0x6bc>
 8009dce:	9902      	ldr	r1, [sp, #8]
 8009dd0:	4648      	mov	r0, r9
 8009dd2:	f000 fbbd 	bl	800a550 <_Bfree>
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	7033      	strb	r3, [r6, #0]
 8009dda:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ddc:	3701      	adds	r7, #1
 8009dde:	601f      	str	r7, [r3, #0]
 8009de0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f000 824b 	beq.w	800a27e <_dtoa_r+0xb4e>
 8009de8:	601e      	str	r6, [r3, #0]
 8009dea:	e248      	b.n	800a27e <_dtoa_r+0xb4e>
 8009dec:	46b8      	mov	r8, r7
 8009dee:	4633      	mov	r3, r6
 8009df0:	461e      	mov	r6, r3
 8009df2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009df6:	2a39      	cmp	r2, #57	@ 0x39
 8009df8:	d106      	bne.n	8009e08 <_dtoa_r+0x6d8>
 8009dfa:	459a      	cmp	sl, r3
 8009dfc:	d1f8      	bne.n	8009df0 <_dtoa_r+0x6c0>
 8009dfe:	2230      	movs	r2, #48	@ 0x30
 8009e00:	f108 0801 	add.w	r8, r8, #1
 8009e04:	f88a 2000 	strb.w	r2, [sl]
 8009e08:	781a      	ldrb	r2, [r3, #0]
 8009e0a:	3201      	adds	r2, #1
 8009e0c:	701a      	strb	r2, [r3, #0]
 8009e0e:	e7a0      	b.n	8009d52 <_dtoa_r+0x622>
 8009e10:	4b6f      	ldr	r3, [pc, #444]	@ (8009fd0 <_dtoa_r+0x8a0>)
 8009e12:	2200      	movs	r2, #0
 8009e14:	f7f6 fbf0 	bl	80005f8 <__aeabi_dmul>
 8009e18:	2200      	movs	r2, #0
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	460d      	mov	r5, r1
 8009e20:	f7f6 fe52 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d09f      	beq.n	8009d68 <_dtoa_r+0x638>
 8009e28:	e7d1      	b.n	8009dce <_dtoa_r+0x69e>
 8009e2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e2c:	2a00      	cmp	r2, #0
 8009e2e:	f000 80ea 	beq.w	800a006 <_dtoa_r+0x8d6>
 8009e32:	9a07      	ldr	r2, [sp, #28]
 8009e34:	2a01      	cmp	r2, #1
 8009e36:	f300 80cd 	bgt.w	8009fd4 <_dtoa_r+0x8a4>
 8009e3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009e3c:	2a00      	cmp	r2, #0
 8009e3e:	f000 80c1 	beq.w	8009fc4 <_dtoa_r+0x894>
 8009e42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009e46:	9c08      	ldr	r4, [sp, #32]
 8009e48:	9e00      	ldr	r6, [sp, #0]
 8009e4a:	9a00      	ldr	r2, [sp, #0]
 8009e4c:	441a      	add	r2, r3
 8009e4e:	9200      	str	r2, [sp, #0]
 8009e50:	9a06      	ldr	r2, [sp, #24]
 8009e52:	2101      	movs	r1, #1
 8009e54:	441a      	add	r2, r3
 8009e56:	4648      	mov	r0, r9
 8009e58:	9206      	str	r2, [sp, #24]
 8009e5a:	f000 fc2d 	bl	800a6b8 <__i2b>
 8009e5e:	4605      	mov	r5, r0
 8009e60:	b166      	cbz	r6, 8009e7c <_dtoa_r+0x74c>
 8009e62:	9b06      	ldr	r3, [sp, #24]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	dd09      	ble.n	8009e7c <_dtoa_r+0x74c>
 8009e68:	42b3      	cmp	r3, r6
 8009e6a:	9a00      	ldr	r2, [sp, #0]
 8009e6c:	bfa8      	it	ge
 8009e6e:	4633      	movge	r3, r6
 8009e70:	1ad2      	subs	r2, r2, r3
 8009e72:	9200      	str	r2, [sp, #0]
 8009e74:	9a06      	ldr	r2, [sp, #24]
 8009e76:	1af6      	subs	r6, r6, r3
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	9306      	str	r3, [sp, #24]
 8009e7c:	9b08      	ldr	r3, [sp, #32]
 8009e7e:	b30b      	cbz	r3, 8009ec4 <_dtoa_r+0x794>
 8009e80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 80c6 	beq.w	800a014 <_dtoa_r+0x8e4>
 8009e88:	2c00      	cmp	r4, #0
 8009e8a:	f000 80c0 	beq.w	800a00e <_dtoa_r+0x8de>
 8009e8e:	4629      	mov	r1, r5
 8009e90:	4622      	mov	r2, r4
 8009e92:	4648      	mov	r0, r9
 8009e94:	f000 fcc8 	bl	800a828 <__pow5mult>
 8009e98:	9a02      	ldr	r2, [sp, #8]
 8009e9a:	4601      	mov	r1, r0
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	4648      	mov	r0, r9
 8009ea0:	f000 fc20 	bl	800a6e4 <__multiply>
 8009ea4:	9902      	ldr	r1, [sp, #8]
 8009ea6:	4680      	mov	r8, r0
 8009ea8:	4648      	mov	r0, r9
 8009eaa:	f000 fb51 	bl	800a550 <_Bfree>
 8009eae:	9b08      	ldr	r3, [sp, #32]
 8009eb0:	1b1b      	subs	r3, r3, r4
 8009eb2:	9308      	str	r3, [sp, #32]
 8009eb4:	f000 80b1 	beq.w	800a01a <_dtoa_r+0x8ea>
 8009eb8:	9a08      	ldr	r2, [sp, #32]
 8009eba:	4641      	mov	r1, r8
 8009ebc:	4648      	mov	r0, r9
 8009ebe:	f000 fcb3 	bl	800a828 <__pow5mult>
 8009ec2:	9002      	str	r0, [sp, #8]
 8009ec4:	2101      	movs	r1, #1
 8009ec6:	4648      	mov	r0, r9
 8009ec8:	f000 fbf6 	bl	800a6b8 <__i2b>
 8009ecc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ece:	4604      	mov	r4, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	f000 81d8 	beq.w	800a286 <_dtoa_r+0xb56>
 8009ed6:	461a      	mov	r2, r3
 8009ed8:	4601      	mov	r1, r0
 8009eda:	4648      	mov	r0, r9
 8009edc:	f000 fca4 	bl	800a828 <__pow5mult>
 8009ee0:	9b07      	ldr	r3, [sp, #28]
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	4604      	mov	r4, r0
 8009ee6:	f300 809f 	bgt.w	800a028 <_dtoa_r+0x8f8>
 8009eea:	9b04      	ldr	r3, [sp, #16]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	f040 8097 	bne.w	800a020 <_dtoa_r+0x8f0>
 8009ef2:	9b05      	ldr	r3, [sp, #20]
 8009ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f040 8093 	bne.w	800a024 <_dtoa_r+0x8f4>
 8009efe:	9b05      	ldr	r3, [sp, #20]
 8009f00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f04:	0d1b      	lsrs	r3, r3, #20
 8009f06:	051b      	lsls	r3, r3, #20
 8009f08:	b133      	cbz	r3, 8009f18 <_dtoa_r+0x7e8>
 8009f0a:	9b00      	ldr	r3, [sp, #0]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	9b06      	ldr	r3, [sp, #24]
 8009f12:	3301      	adds	r3, #1
 8009f14:	9306      	str	r3, [sp, #24]
 8009f16:	2301      	movs	r3, #1
 8009f18:	9308      	str	r3, [sp, #32]
 8009f1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	f000 81b8 	beq.w	800a292 <_dtoa_r+0xb62>
 8009f22:	6923      	ldr	r3, [r4, #16]
 8009f24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f28:	6918      	ldr	r0, [r3, #16]
 8009f2a:	f000 fb79 	bl	800a620 <__hi0bits>
 8009f2e:	f1c0 0020 	rsb	r0, r0, #32
 8009f32:	9b06      	ldr	r3, [sp, #24]
 8009f34:	4418      	add	r0, r3
 8009f36:	f010 001f 	ands.w	r0, r0, #31
 8009f3a:	f000 8082 	beq.w	800a042 <_dtoa_r+0x912>
 8009f3e:	f1c0 0320 	rsb	r3, r0, #32
 8009f42:	2b04      	cmp	r3, #4
 8009f44:	dd73      	ble.n	800a02e <_dtoa_r+0x8fe>
 8009f46:	9b00      	ldr	r3, [sp, #0]
 8009f48:	f1c0 001c 	rsb	r0, r0, #28
 8009f4c:	4403      	add	r3, r0
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	9b06      	ldr	r3, [sp, #24]
 8009f52:	4403      	add	r3, r0
 8009f54:	4406      	add	r6, r0
 8009f56:	9306      	str	r3, [sp, #24]
 8009f58:	9b00      	ldr	r3, [sp, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	dd05      	ble.n	8009f6a <_dtoa_r+0x83a>
 8009f5e:	9902      	ldr	r1, [sp, #8]
 8009f60:	461a      	mov	r2, r3
 8009f62:	4648      	mov	r0, r9
 8009f64:	f000 fcba 	bl	800a8dc <__lshift>
 8009f68:	9002      	str	r0, [sp, #8]
 8009f6a:	9b06      	ldr	r3, [sp, #24]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	dd05      	ble.n	8009f7c <_dtoa_r+0x84c>
 8009f70:	4621      	mov	r1, r4
 8009f72:	461a      	mov	r2, r3
 8009f74:	4648      	mov	r0, r9
 8009f76:	f000 fcb1 	bl	800a8dc <__lshift>
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d061      	beq.n	800a046 <_dtoa_r+0x916>
 8009f82:	9802      	ldr	r0, [sp, #8]
 8009f84:	4621      	mov	r1, r4
 8009f86:	f000 fd15 	bl	800a9b4 <__mcmp>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	da5b      	bge.n	800a046 <_dtoa_r+0x916>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9902      	ldr	r1, [sp, #8]
 8009f92:	220a      	movs	r2, #10
 8009f94:	4648      	mov	r0, r9
 8009f96:	f000 fafd 	bl	800a594 <__multadd>
 8009f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f9c:	9002      	str	r0, [sp, #8]
 8009f9e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	f000 8177 	beq.w	800a296 <_dtoa_r+0xb66>
 8009fa8:	4629      	mov	r1, r5
 8009faa:	2300      	movs	r3, #0
 8009fac:	220a      	movs	r2, #10
 8009fae:	4648      	mov	r0, r9
 8009fb0:	f000 faf0 	bl	800a594 <__multadd>
 8009fb4:	f1bb 0f00 	cmp.w	fp, #0
 8009fb8:	4605      	mov	r5, r0
 8009fba:	dc6f      	bgt.n	800a09c <_dtoa_r+0x96c>
 8009fbc:	9b07      	ldr	r3, [sp, #28]
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	dc49      	bgt.n	800a056 <_dtoa_r+0x926>
 8009fc2:	e06b      	b.n	800a09c <_dtoa_r+0x96c>
 8009fc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009fc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009fca:	e73c      	b.n	8009e46 <_dtoa_r+0x716>
 8009fcc:	3fe00000 	.word	0x3fe00000
 8009fd0:	40240000 	.word	0x40240000
 8009fd4:	9b03      	ldr	r3, [sp, #12]
 8009fd6:	1e5c      	subs	r4, r3, #1
 8009fd8:	9b08      	ldr	r3, [sp, #32]
 8009fda:	42a3      	cmp	r3, r4
 8009fdc:	db09      	blt.n	8009ff2 <_dtoa_r+0x8c2>
 8009fde:	1b1c      	subs	r4, r3, r4
 8009fe0:	9b03      	ldr	r3, [sp, #12]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	f6bf af30 	bge.w	8009e48 <_dtoa_r+0x718>
 8009fe8:	9b00      	ldr	r3, [sp, #0]
 8009fea:	9a03      	ldr	r2, [sp, #12]
 8009fec:	1a9e      	subs	r6, r3, r2
 8009fee:	2300      	movs	r3, #0
 8009ff0:	e72b      	b.n	8009e4a <_dtoa_r+0x71a>
 8009ff2:	9b08      	ldr	r3, [sp, #32]
 8009ff4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ff6:	9408      	str	r4, [sp, #32]
 8009ff8:	1ae3      	subs	r3, r4, r3
 8009ffa:	441a      	add	r2, r3
 8009ffc:	9e00      	ldr	r6, [sp, #0]
 8009ffe:	9b03      	ldr	r3, [sp, #12]
 800a000:	920d      	str	r2, [sp, #52]	@ 0x34
 800a002:	2400      	movs	r4, #0
 800a004:	e721      	b.n	8009e4a <_dtoa_r+0x71a>
 800a006:	9c08      	ldr	r4, [sp, #32]
 800a008:	9e00      	ldr	r6, [sp, #0]
 800a00a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a00c:	e728      	b.n	8009e60 <_dtoa_r+0x730>
 800a00e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a012:	e751      	b.n	8009eb8 <_dtoa_r+0x788>
 800a014:	9a08      	ldr	r2, [sp, #32]
 800a016:	9902      	ldr	r1, [sp, #8]
 800a018:	e750      	b.n	8009ebc <_dtoa_r+0x78c>
 800a01a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a01e:	e751      	b.n	8009ec4 <_dtoa_r+0x794>
 800a020:	2300      	movs	r3, #0
 800a022:	e779      	b.n	8009f18 <_dtoa_r+0x7e8>
 800a024:	9b04      	ldr	r3, [sp, #16]
 800a026:	e777      	b.n	8009f18 <_dtoa_r+0x7e8>
 800a028:	2300      	movs	r3, #0
 800a02a:	9308      	str	r3, [sp, #32]
 800a02c:	e779      	b.n	8009f22 <_dtoa_r+0x7f2>
 800a02e:	d093      	beq.n	8009f58 <_dtoa_r+0x828>
 800a030:	9a00      	ldr	r2, [sp, #0]
 800a032:	331c      	adds	r3, #28
 800a034:	441a      	add	r2, r3
 800a036:	9200      	str	r2, [sp, #0]
 800a038:	9a06      	ldr	r2, [sp, #24]
 800a03a:	441a      	add	r2, r3
 800a03c:	441e      	add	r6, r3
 800a03e:	9206      	str	r2, [sp, #24]
 800a040:	e78a      	b.n	8009f58 <_dtoa_r+0x828>
 800a042:	4603      	mov	r3, r0
 800a044:	e7f4      	b.n	800a030 <_dtoa_r+0x900>
 800a046:	9b03      	ldr	r3, [sp, #12]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	46b8      	mov	r8, r7
 800a04c:	dc20      	bgt.n	800a090 <_dtoa_r+0x960>
 800a04e:	469b      	mov	fp, r3
 800a050:	9b07      	ldr	r3, [sp, #28]
 800a052:	2b02      	cmp	r3, #2
 800a054:	dd1e      	ble.n	800a094 <_dtoa_r+0x964>
 800a056:	f1bb 0f00 	cmp.w	fp, #0
 800a05a:	f47f adb1 	bne.w	8009bc0 <_dtoa_r+0x490>
 800a05e:	4621      	mov	r1, r4
 800a060:	465b      	mov	r3, fp
 800a062:	2205      	movs	r2, #5
 800a064:	4648      	mov	r0, r9
 800a066:	f000 fa95 	bl	800a594 <__multadd>
 800a06a:	4601      	mov	r1, r0
 800a06c:	4604      	mov	r4, r0
 800a06e:	9802      	ldr	r0, [sp, #8]
 800a070:	f000 fca0 	bl	800a9b4 <__mcmp>
 800a074:	2800      	cmp	r0, #0
 800a076:	f77f ada3 	ble.w	8009bc0 <_dtoa_r+0x490>
 800a07a:	4656      	mov	r6, sl
 800a07c:	2331      	movs	r3, #49	@ 0x31
 800a07e:	f806 3b01 	strb.w	r3, [r6], #1
 800a082:	f108 0801 	add.w	r8, r8, #1
 800a086:	e59f      	b.n	8009bc8 <_dtoa_r+0x498>
 800a088:	9c03      	ldr	r4, [sp, #12]
 800a08a:	46b8      	mov	r8, r7
 800a08c:	4625      	mov	r5, r4
 800a08e:	e7f4      	b.n	800a07a <_dtoa_r+0x94a>
 800a090:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a096:	2b00      	cmp	r3, #0
 800a098:	f000 8101 	beq.w	800a29e <_dtoa_r+0xb6e>
 800a09c:	2e00      	cmp	r6, #0
 800a09e:	dd05      	ble.n	800a0ac <_dtoa_r+0x97c>
 800a0a0:	4629      	mov	r1, r5
 800a0a2:	4632      	mov	r2, r6
 800a0a4:	4648      	mov	r0, r9
 800a0a6:	f000 fc19 	bl	800a8dc <__lshift>
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	9b08      	ldr	r3, [sp, #32]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d05c      	beq.n	800a16c <_dtoa_r+0xa3c>
 800a0b2:	6869      	ldr	r1, [r5, #4]
 800a0b4:	4648      	mov	r0, r9
 800a0b6:	f000 fa0b 	bl	800a4d0 <_Balloc>
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	b928      	cbnz	r0, 800a0ca <_dtoa_r+0x99a>
 800a0be:	4b82      	ldr	r3, [pc, #520]	@ (800a2c8 <_dtoa_r+0xb98>)
 800a0c0:	4602      	mov	r2, r0
 800a0c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a0c6:	f7ff bb4a 	b.w	800975e <_dtoa_r+0x2e>
 800a0ca:	692a      	ldr	r2, [r5, #16]
 800a0cc:	3202      	adds	r2, #2
 800a0ce:	0092      	lsls	r2, r2, #2
 800a0d0:	f105 010c 	add.w	r1, r5, #12
 800a0d4:	300c      	adds	r0, #12
 800a0d6:	f7ff fa92 	bl	80095fe <memcpy>
 800a0da:	2201      	movs	r2, #1
 800a0dc:	4631      	mov	r1, r6
 800a0de:	4648      	mov	r0, r9
 800a0e0:	f000 fbfc 	bl	800a8dc <__lshift>
 800a0e4:	f10a 0301 	add.w	r3, sl, #1
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	eb0a 030b 	add.w	r3, sl, fp
 800a0ee:	9308      	str	r3, [sp, #32]
 800a0f0:	9b04      	ldr	r3, [sp, #16]
 800a0f2:	f003 0301 	and.w	r3, r3, #1
 800a0f6:	462f      	mov	r7, r5
 800a0f8:	9306      	str	r3, [sp, #24]
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	9b00      	ldr	r3, [sp, #0]
 800a0fe:	9802      	ldr	r0, [sp, #8]
 800a100:	4621      	mov	r1, r4
 800a102:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a106:	f7ff fa88 	bl	800961a <quorem>
 800a10a:	4603      	mov	r3, r0
 800a10c:	3330      	adds	r3, #48	@ 0x30
 800a10e:	9003      	str	r0, [sp, #12]
 800a110:	4639      	mov	r1, r7
 800a112:	9802      	ldr	r0, [sp, #8]
 800a114:	9309      	str	r3, [sp, #36]	@ 0x24
 800a116:	f000 fc4d 	bl	800a9b4 <__mcmp>
 800a11a:	462a      	mov	r2, r5
 800a11c:	9004      	str	r0, [sp, #16]
 800a11e:	4621      	mov	r1, r4
 800a120:	4648      	mov	r0, r9
 800a122:	f000 fc63 	bl	800a9ec <__mdiff>
 800a126:	68c2      	ldr	r2, [r0, #12]
 800a128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a12a:	4606      	mov	r6, r0
 800a12c:	bb02      	cbnz	r2, 800a170 <_dtoa_r+0xa40>
 800a12e:	4601      	mov	r1, r0
 800a130:	9802      	ldr	r0, [sp, #8]
 800a132:	f000 fc3f 	bl	800a9b4 <__mcmp>
 800a136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a138:	4602      	mov	r2, r0
 800a13a:	4631      	mov	r1, r6
 800a13c:	4648      	mov	r0, r9
 800a13e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a140:	9309      	str	r3, [sp, #36]	@ 0x24
 800a142:	f000 fa05 	bl	800a550 <_Bfree>
 800a146:	9b07      	ldr	r3, [sp, #28]
 800a148:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a14a:	9e00      	ldr	r6, [sp, #0]
 800a14c:	ea42 0103 	orr.w	r1, r2, r3
 800a150:	9b06      	ldr	r3, [sp, #24]
 800a152:	4319      	orrs	r1, r3
 800a154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a156:	d10d      	bne.n	800a174 <_dtoa_r+0xa44>
 800a158:	2b39      	cmp	r3, #57	@ 0x39
 800a15a:	d027      	beq.n	800a1ac <_dtoa_r+0xa7c>
 800a15c:	9a04      	ldr	r2, [sp, #16]
 800a15e:	2a00      	cmp	r2, #0
 800a160:	dd01      	ble.n	800a166 <_dtoa_r+0xa36>
 800a162:	9b03      	ldr	r3, [sp, #12]
 800a164:	3331      	adds	r3, #49	@ 0x31
 800a166:	f88b 3000 	strb.w	r3, [fp]
 800a16a:	e52e      	b.n	8009bca <_dtoa_r+0x49a>
 800a16c:	4628      	mov	r0, r5
 800a16e:	e7b9      	b.n	800a0e4 <_dtoa_r+0x9b4>
 800a170:	2201      	movs	r2, #1
 800a172:	e7e2      	b.n	800a13a <_dtoa_r+0xa0a>
 800a174:	9904      	ldr	r1, [sp, #16]
 800a176:	2900      	cmp	r1, #0
 800a178:	db04      	blt.n	800a184 <_dtoa_r+0xa54>
 800a17a:	9807      	ldr	r0, [sp, #28]
 800a17c:	4301      	orrs	r1, r0
 800a17e:	9806      	ldr	r0, [sp, #24]
 800a180:	4301      	orrs	r1, r0
 800a182:	d120      	bne.n	800a1c6 <_dtoa_r+0xa96>
 800a184:	2a00      	cmp	r2, #0
 800a186:	ddee      	ble.n	800a166 <_dtoa_r+0xa36>
 800a188:	9902      	ldr	r1, [sp, #8]
 800a18a:	9300      	str	r3, [sp, #0]
 800a18c:	2201      	movs	r2, #1
 800a18e:	4648      	mov	r0, r9
 800a190:	f000 fba4 	bl	800a8dc <__lshift>
 800a194:	4621      	mov	r1, r4
 800a196:	9002      	str	r0, [sp, #8]
 800a198:	f000 fc0c 	bl	800a9b4 <__mcmp>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	9b00      	ldr	r3, [sp, #0]
 800a1a0:	dc02      	bgt.n	800a1a8 <_dtoa_r+0xa78>
 800a1a2:	d1e0      	bne.n	800a166 <_dtoa_r+0xa36>
 800a1a4:	07da      	lsls	r2, r3, #31
 800a1a6:	d5de      	bpl.n	800a166 <_dtoa_r+0xa36>
 800a1a8:	2b39      	cmp	r3, #57	@ 0x39
 800a1aa:	d1da      	bne.n	800a162 <_dtoa_r+0xa32>
 800a1ac:	2339      	movs	r3, #57	@ 0x39
 800a1ae:	f88b 3000 	strb.w	r3, [fp]
 800a1b2:	4633      	mov	r3, r6
 800a1b4:	461e      	mov	r6, r3
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a1bc:	2a39      	cmp	r2, #57	@ 0x39
 800a1be:	d04e      	beq.n	800a25e <_dtoa_r+0xb2e>
 800a1c0:	3201      	adds	r2, #1
 800a1c2:	701a      	strb	r2, [r3, #0]
 800a1c4:	e501      	b.n	8009bca <_dtoa_r+0x49a>
 800a1c6:	2a00      	cmp	r2, #0
 800a1c8:	dd03      	ble.n	800a1d2 <_dtoa_r+0xaa2>
 800a1ca:	2b39      	cmp	r3, #57	@ 0x39
 800a1cc:	d0ee      	beq.n	800a1ac <_dtoa_r+0xa7c>
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	e7c9      	b.n	800a166 <_dtoa_r+0xa36>
 800a1d2:	9a00      	ldr	r2, [sp, #0]
 800a1d4:	9908      	ldr	r1, [sp, #32]
 800a1d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a1da:	428a      	cmp	r2, r1
 800a1dc:	d028      	beq.n	800a230 <_dtoa_r+0xb00>
 800a1de:	9902      	ldr	r1, [sp, #8]
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	220a      	movs	r2, #10
 800a1e4:	4648      	mov	r0, r9
 800a1e6:	f000 f9d5 	bl	800a594 <__multadd>
 800a1ea:	42af      	cmp	r7, r5
 800a1ec:	9002      	str	r0, [sp, #8]
 800a1ee:	f04f 0300 	mov.w	r3, #0
 800a1f2:	f04f 020a 	mov.w	r2, #10
 800a1f6:	4639      	mov	r1, r7
 800a1f8:	4648      	mov	r0, r9
 800a1fa:	d107      	bne.n	800a20c <_dtoa_r+0xadc>
 800a1fc:	f000 f9ca 	bl	800a594 <__multadd>
 800a200:	4607      	mov	r7, r0
 800a202:	4605      	mov	r5, r0
 800a204:	9b00      	ldr	r3, [sp, #0]
 800a206:	3301      	adds	r3, #1
 800a208:	9300      	str	r3, [sp, #0]
 800a20a:	e777      	b.n	800a0fc <_dtoa_r+0x9cc>
 800a20c:	f000 f9c2 	bl	800a594 <__multadd>
 800a210:	4629      	mov	r1, r5
 800a212:	4607      	mov	r7, r0
 800a214:	2300      	movs	r3, #0
 800a216:	220a      	movs	r2, #10
 800a218:	4648      	mov	r0, r9
 800a21a:	f000 f9bb 	bl	800a594 <__multadd>
 800a21e:	4605      	mov	r5, r0
 800a220:	e7f0      	b.n	800a204 <_dtoa_r+0xad4>
 800a222:	f1bb 0f00 	cmp.w	fp, #0
 800a226:	bfcc      	ite	gt
 800a228:	465e      	movgt	r6, fp
 800a22a:	2601      	movle	r6, #1
 800a22c:	4456      	add	r6, sl
 800a22e:	2700      	movs	r7, #0
 800a230:	9902      	ldr	r1, [sp, #8]
 800a232:	9300      	str	r3, [sp, #0]
 800a234:	2201      	movs	r2, #1
 800a236:	4648      	mov	r0, r9
 800a238:	f000 fb50 	bl	800a8dc <__lshift>
 800a23c:	4621      	mov	r1, r4
 800a23e:	9002      	str	r0, [sp, #8]
 800a240:	f000 fbb8 	bl	800a9b4 <__mcmp>
 800a244:	2800      	cmp	r0, #0
 800a246:	dcb4      	bgt.n	800a1b2 <_dtoa_r+0xa82>
 800a248:	d102      	bne.n	800a250 <_dtoa_r+0xb20>
 800a24a:	9b00      	ldr	r3, [sp, #0]
 800a24c:	07db      	lsls	r3, r3, #31
 800a24e:	d4b0      	bmi.n	800a1b2 <_dtoa_r+0xa82>
 800a250:	4633      	mov	r3, r6
 800a252:	461e      	mov	r6, r3
 800a254:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a258:	2a30      	cmp	r2, #48	@ 0x30
 800a25a:	d0fa      	beq.n	800a252 <_dtoa_r+0xb22>
 800a25c:	e4b5      	b.n	8009bca <_dtoa_r+0x49a>
 800a25e:	459a      	cmp	sl, r3
 800a260:	d1a8      	bne.n	800a1b4 <_dtoa_r+0xa84>
 800a262:	2331      	movs	r3, #49	@ 0x31
 800a264:	f108 0801 	add.w	r8, r8, #1
 800a268:	f88a 3000 	strb.w	r3, [sl]
 800a26c:	e4ad      	b.n	8009bca <_dtoa_r+0x49a>
 800a26e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a270:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a2cc <_dtoa_r+0xb9c>
 800a274:	b11b      	cbz	r3, 800a27e <_dtoa_r+0xb4e>
 800a276:	f10a 0308 	add.w	r3, sl, #8
 800a27a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a27c:	6013      	str	r3, [r2, #0]
 800a27e:	4650      	mov	r0, sl
 800a280:	b017      	add	sp, #92	@ 0x5c
 800a282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a286:	9b07      	ldr	r3, [sp, #28]
 800a288:	2b01      	cmp	r3, #1
 800a28a:	f77f ae2e 	ble.w	8009eea <_dtoa_r+0x7ba>
 800a28e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a290:	9308      	str	r3, [sp, #32]
 800a292:	2001      	movs	r0, #1
 800a294:	e64d      	b.n	8009f32 <_dtoa_r+0x802>
 800a296:	f1bb 0f00 	cmp.w	fp, #0
 800a29a:	f77f aed9 	ble.w	800a050 <_dtoa_r+0x920>
 800a29e:	4656      	mov	r6, sl
 800a2a0:	9802      	ldr	r0, [sp, #8]
 800a2a2:	4621      	mov	r1, r4
 800a2a4:	f7ff f9b9 	bl	800961a <quorem>
 800a2a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a2ac:	f806 3b01 	strb.w	r3, [r6], #1
 800a2b0:	eba6 020a 	sub.w	r2, r6, sl
 800a2b4:	4593      	cmp	fp, r2
 800a2b6:	ddb4      	ble.n	800a222 <_dtoa_r+0xaf2>
 800a2b8:	9902      	ldr	r1, [sp, #8]
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	220a      	movs	r2, #10
 800a2be:	4648      	mov	r0, r9
 800a2c0:	f000 f968 	bl	800a594 <__multadd>
 800a2c4:	9002      	str	r0, [sp, #8]
 800a2c6:	e7eb      	b.n	800a2a0 <_dtoa_r+0xb70>
 800a2c8:	0800b9d8 	.word	0x0800b9d8
 800a2cc:	0800b95c 	.word	0x0800b95c

0800a2d0 <_free_r>:
 800a2d0:	b538      	push	{r3, r4, r5, lr}
 800a2d2:	4605      	mov	r5, r0
 800a2d4:	2900      	cmp	r1, #0
 800a2d6:	d041      	beq.n	800a35c <_free_r+0x8c>
 800a2d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2dc:	1f0c      	subs	r4, r1, #4
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	bfb8      	it	lt
 800a2e2:	18e4      	addlt	r4, r4, r3
 800a2e4:	f000 f8e8 	bl	800a4b8 <__malloc_lock>
 800a2e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a360 <_free_r+0x90>)
 800a2ea:	6813      	ldr	r3, [r2, #0]
 800a2ec:	b933      	cbnz	r3, 800a2fc <_free_r+0x2c>
 800a2ee:	6063      	str	r3, [r4, #4]
 800a2f0:	6014      	str	r4, [r2, #0]
 800a2f2:	4628      	mov	r0, r5
 800a2f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2f8:	f000 b8e4 	b.w	800a4c4 <__malloc_unlock>
 800a2fc:	42a3      	cmp	r3, r4
 800a2fe:	d908      	bls.n	800a312 <_free_r+0x42>
 800a300:	6820      	ldr	r0, [r4, #0]
 800a302:	1821      	adds	r1, r4, r0
 800a304:	428b      	cmp	r3, r1
 800a306:	bf01      	itttt	eq
 800a308:	6819      	ldreq	r1, [r3, #0]
 800a30a:	685b      	ldreq	r3, [r3, #4]
 800a30c:	1809      	addeq	r1, r1, r0
 800a30e:	6021      	streq	r1, [r4, #0]
 800a310:	e7ed      	b.n	800a2ee <_free_r+0x1e>
 800a312:	461a      	mov	r2, r3
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	b10b      	cbz	r3, 800a31c <_free_r+0x4c>
 800a318:	42a3      	cmp	r3, r4
 800a31a:	d9fa      	bls.n	800a312 <_free_r+0x42>
 800a31c:	6811      	ldr	r1, [r2, #0]
 800a31e:	1850      	adds	r0, r2, r1
 800a320:	42a0      	cmp	r0, r4
 800a322:	d10b      	bne.n	800a33c <_free_r+0x6c>
 800a324:	6820      	ldr	r0, [r4, #0]
 800a326:	4401      	add	r1, r0
 800a328:	1850      	adds	r0, r2, r1
 800a32a:	4283      	cmp	r3, r0
 800a32c:	6011      	str	r1, [r2, #0]
 800a32e:	d1e0      	bne.n	800a2f2 <_free_r+0x22>
 800a330:	6818      	ldr	r0, [r3, #0]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	6053      	str	r3, [r2, #4]
 800a336:	4408      	add	r0, r1
 800a338:	6010      	str	r0, [r2, #0]
 800a33a:	e7da      	b.n	800a2f2 <_free_r+0x22>
 800a33c:	d902      	bls.n	800a344 <_free_r+0x74>
 800a33e:	230c      	movs	r3, #12
 800a340:	602b      	str	r3, [r5, #0]
 800a342:	e7d6      	b.n	800a2f2 <_free_r+0x22>
 800a344:	6820      	ldr	r0, [r4, #0]
 800a346:	1821      	adds	r1, r4, r0
 800a348:	428b      	cmp	r3, r1
 800a34a:	bf04      	itt	eq
 800a34c:	6819      	ldreq	r1, [r3, #0]
 800a34e:	685b      	ldreq	r3, [r3, #4]
 800a350:	6063      	str	r3, [r4, #4]
 800a352:	bf04      	itt	eq
 800a354:	1809      	addeq	r1, r1, r0
 800a356:	6021      	streq	r1, [r4, #0]
 800a358:	6054      	str	r4, [r2, #4]
 800a35a:	e7ca      	b.n	800a2f2 <_free_r+0x22>
 800a35c:	bd38      	pop	{r3, r4, r5, pc}
 800a35e:	bf00      	nop
 800a360:	20001628 	.word	0x20001628

0800a364 <malloc>:
 800a364:	4b02      	ldr	r3, [pc, #8]	@ (800a370 <malloc+0xc>)
 800a366:	4601      	mov	r1, r0
 800a368:	6818      	ldr	r0, [r3, #0]
 800a36a:	f000 b825 	b.w	800a3b8 <_malloc_r>
 800a36e:	bf00      	nop
 800a370:	20000054 	.word	0x20000054

0800a374 <sbrk_aligned>:
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	4e0f      	ldr	r6, [pc, #60]	@ (800a3b4 <sbrk_aligned+0x40>)
 800a378:	460c      	mov	r4, r1
 800a37a:	6831      	ldr	r1, [r6, #0]
 800a37c:	4605      	mov	r5, r0
 800a37e:	b911      	cbnz	r1, 800a386 <sbrk_aligned+0x12>
 800a380:	f001 f838 	bl	800b3f4 <_sbrk_r>
 800a384:	6030      	str	r0, [r6, #0]
 800a386:	4621      	mov	r1, r4
 800a388:	4628      	mov	r0, r5
 800a38a:	f001 f833 	bl	800b3f4 <_sbrk_r>
 800a38e:	1c43      	adds	r3, r0, #1
 800a390:	d103      	bne.n	800a39a <sbrk_aligned+0x26>
 800a392:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a396:	4620      	mov	r0, r4
 800a398:	bd70      	pop	{r4, r5, r6, pc}
 800a39a:	1cc4      	adds	r4, r0, #3
 800a39c:	f024 0403 	bic.w	r4, r4, #3
 800a3a0:	42a0      	cmp	r0, r4
 800a3a2:	d0f8      	beq.n	800a396 <sbrk_aligned+0x22>
 800a3a4:	1a21      	subs	r1, r4, r0
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	f001 f824 	bl	800b3f4 <_sbrk_r>
 800a3ac:	3001      	adds	r0, #1
 800a3ae:	d1f2      	bne.n	800a396 <sbrk_aligned+0x22>
 800a3b0:	e7ef      	b.n	800a392 <sbrk_aligned+0x1e>
 800a3b2:	bf00      	nop
 800a3b4:	20001624 	.word	0x20001624

0800a3b8 <_malloc_r>:
 800a3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3bc:	1ccd      	adds	r5, r1, #3
 800a3be:	f025 0503 	bic.w	r5, r5, #3
 800a3c2:	3508      	adds	r5, #8
 800a3c4:	2d0c      	cmp	r5, #12
 800a3c6:	bf38      	it	cc
 800a3c8:	250c      	movcc	r5, #12
 800a3ca:	2d00      	cmp	r5, #0
 800a3cc:	4606      	mov	r6, r0
 800a3ce:	db01      	blt.n	800a3d4 <_malloc_r+0x1c>
 800a3d0:	42a9      	cmp	r1, r5
 800a3d2:	d904      	bls.n	800a3de <_malloc_r+0x26>
 800a3d4:	230c      	movs	r3, #12
 800a3d6:	6033      	str	r3, [r6, #0]
 800a3d8:	2000      	movs	r0, #0
 800a3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4b4 <_malloc_r+0xfc>
 800a3e2:	f000 f869 	bl	800a4b8 <__malloc_lock>
 800a3e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a3ea:	461c      	mov	r4, r3
 800a3ec:	bb44      	cbnz	r4, 800a440 <_malloc_r+0x88>
 800a3ee:	4629      	mov	r1, r5
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	f7ff ffbf 	bl	800a374 <sbrk_aligned>
 800a3f6:	1c43      	adds	r3, r0, #1
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	d158      	bne.n	800a4ae <_malloc_r+0xf6>
 800a3fc:	f8d8 4000 	ldr.w	r4, [r8]
 800a400:	4627      	mov	r7, r4
 800a402:	2f00      	cmp	r7, #0
 800a404:	d143      	bne.n	800a48e <_malloc_r+0xd6>
 800a406:	2c00      	cmp	r4, #0
 800a408:	d04b      	beq.n	800a4a2 <_malloc_r+0xea>
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	4639      	mov	r1, r7
 800a40e:	4630      	mov	r0, r6
 800a410:	eb04 0903 	add.w	r9, r4, r3
 800a414:	f000 ffee 	bl	800b3f4 <_sbrk_r>
 800a418:	4581      	cmp	r9, r0
 800a41a:	d142      	bne.n	800a4a2 <_malloc_r+0xea>
 800a41c:	6821      	ldr	r1, [r4, #0]
 800a41e:	1a6d      	subs	r5, r5, r1
 800a420:	4629      	mov	r1, r5
 800a422:	4630      	mov	r0, r6
 800a424:	f7ff ffa6 	bl	800a374 <sbrk_aligned>
 800a428:	3001      	adds	r0, #1
 800a42a:	d03a      	beq.n	800a4a2 <_malloc_r+0xea>
 800a42c:	6823      	ldr	r3, [r4, #0]
 800a42e:	442b      	add	r3, r5
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	f8d8 3000 	ldr.w	r3, [r8]
 800a436:	685a      	ldr	r2, [r3, #4]
 800a438:	bb62      	cbnz	r2, 800a494 <_malloc_r+0xdc>
 800a43a:	f8c8 7000 	str.w	r7, [r8]
 800a43e:	e00f      	b.n	800a460 <_malloc_r+0xa8>
 800a440:	6822      	ldr	r2, [r4, #0]
 800a442:	1b52      	subs	r2, r2, r5
 800a444:	d420      	bmi.n	800a488 <_malloc_r+0xd0>
 800a446:	2a0b      	cmp	r2, #11
 800a448:	d917      	bls.n	800a47a <_malloc_r+0xc2>
 800a44a:	1961      	adds	r1, r4, r5
 800a44c:	42a3      	cmp	r3, r4
 800a44e:	6025      	str	r5, [r4, #0]
 800a450:	bf18      	it	ne
 800a452:	6059      	strne	r1, [r3, #4]
 800a454:	6863      	ldr	r3, [r4, #4]
 800a456:	bf08      	it	eq
 800a458:	f8c8 1000 	streq.w	r1, [r8]
 800a45c:	5162      	str	r2, [r4, r5]
 800a45e:	604b      	str	r3, [r1, #4]
 800a460:	4630      	mov	r0, r6
 800a462:	f000 f82f 	bl	800a4c4 <__malloc_unlock>
 800a466:	f104 000b 	add.w	r0, r4, #11
 800a46a:	1d23      	adds	r3, r4, #4
 800a46c:	f020 0007 	bic.w	r0, r0, #7
 800a470:	1ac2      	subs	r2, r0, r3
 800a472:	bf1c      	itt	ne
 800a474:	1a1b      	subne	r3, r3, r0
 800a476:	50a3      	strne	r3, [r4, r2]
 800a478:	e7af      	b.n	800a3da <_malloc_r+0x22>
 800a47a:	6862      	ldr	r2, [r4, #4]
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	bf0c      	ite	eq
 800a480:	f8c8 2000 	streq.w	r2, [r8]
 800a484:	605a      	strne	r2, [r3, #4]
 800a486:	e7eb      	b.n	800a460 <_malloc_r+0xa8>
 800a488:	4623      	mov	r3, r4
 800a48a:	6864      	ldr	r4, [r4, #4]
 800a48c:	e7ae      	b.n	800a3ec <_malloc_r+0x34>
 800a48e:	463c      	mov	r4, r7
 800a490:	687f      	ldr	r7, [r7, #4]
 800a492:	e7b6      	b.n	800a402 <_malloc_r+0x4a>
 800a494:	461a      	mov	r2, r3
 800a496:	685b      	ldr	r3, [r3, #4]
 800a498:	42a3      	cmp	r3, r4
 800a49a:	d1fb      	bne.n	800a494 <_malloc_r+0xdc>
 800a49c:	2300      	movs	r3, #0
 800a49e:	6053      	str	r3, [r2, #4]
 800a4a0:	e7de      	b.n	800a460 <_malloc_r+0xa8>
 800a4a2:	230c      	movs	r3, #12
 800a4a4:	6033      	str	r3, [r6, #0]
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f000 f80c 	bl	800a4c4 <__malloc_unlock>
 800a4ac:	e794      	b.n	800a3d8 <_malloc_r+0x20>
 800a4ae:	6005      	str	r5, [r0, #0]
 800a4b0:	e7d6      	b.n	800a460 <_malloc_r+0xa8>
 800a4b2:	bf00      	nop
 800a4b4:	20001628 	.word	0x20001628

0800a4b8 <__malloc_lock>:
 800a4b8:	4801      	ldr	r0, [pc, #4]	@ (800a4c0 <__malloc_lock+0x8>)
 800a4ba:	f7ff b89e 	b.w	80095fa <__retarget_lock_acquire_recursive>
 800a4be:	bf00      	nop
 800a4c0:	20001620 	.word	0x20001620

0800a4c4 <__malloc_unlock>:
 800a4c4:	4801      	ldr	r0, [pc, #4]	@ (800a4cc <__malloc_unlock+0x8>)
 800a4c6:	f7ff b899 	b.w	80095fc <__retarget_lock_release_recursive>
 800a4ca:	bf00      	nop
 800a4cc:	20001620 	.word	0x20001620

0800a4d0 <_Balloc>:
 800a4d0:	b570      	push	{r4, r5, r6, lr}
 800a4d2:	69c6      	ldr	r6, [r0, #28]
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	460d      	mov	r5, r1
 800a4d8:	b976      	cbnz	r6, 800a4f8 <_Balloc+0x28>
 800a4da:	2010      	movs	r0, #16
 800a4dc:	f7ff ff42 	bl	800a364 <malloc>
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	61e0      	str	r0, [r4, #28]
 800a4e4:	b920      	cbnz	r0, 800a4f0 <_Balloc+0x20>
 800a4e6:	4b18      	ldr	r3, [pc, #96]	@ (800a548 <_Balloc+0x78>)
 800a4e8:	4818      	ldr	r0, [pc, #96]	@ (800a54c <_Balloc+0x7c>)
 800a4ea:	216b      	movs	r1, #107	@ 0x6b
 800a4ec:	f000 ff92 	bl	800b414 <__assert_func>
 800a4f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4f4:	6006      	str	r6, [r0, #0]
 800a4f6:	60c6      	str	r6, [r0, #12]
 800a4f8:	69e6      	ldr	r6, [r4, #28]
 800a4fa:	68f3      	ldr	r3, [r6, #12]
 800a4fc:	b183      	cbz	r3, 800a520 <_Balloc+0x50>
 800a4fe:	69e3      	ldr	r3, [r4, #28]
 800a500:	68db      	ldr	r3, [r3, #12]
 800a502:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a506:	b9b8      	cbnz	r0, 800a538 <_Balloc+0x68>
 800a508:	2101      	movs	r1, #1
 800a50a:	fa01 f605 	lsl.w	r6, r1, r5
 800a50e:	1d72      	adds	r2, r6, #5
 800a510:	0092      	lsls	r2, r2, #2
 800a512:	4620      	mov	r0, r4
 800a514:	f000 ff9c 	bl	800b450 <_calloc_r>
 800a518:	b160      	cbz	r0, 800a534 <_Balloc+0x64>
 800a51a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a51e:	e00e      	b.n	800a53e <_Balloc+0x6e>
 800a520:	2221      	movs	r2, #33	@ 0x21
 800a522:	2104      	movs	r1, #4
 800a524:	4620      	mov	r0, r4
 800a526:	f000 ff93 	bl	800b450 <_calloc_r>
 800a52a:	69e3      	ldr	r3, [r4, #28]
 800a52c:	60f0      	str	r0, [r6, #12]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d1e4      	bne.n	800a4fe <_Balloc+0x2e>
 800a534:	2000      	movs	r0, #0
 800a536:	bd70      	pop	{r4, r5, r6, pc}
 800a538:	6802      	ldr	r2, [r0, #0]
 800a53a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a53e:	2300      	movs	r3, #0
 800a540:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a544:	e7f7      	b.n	800a536 <_Balloc+0x66>
 800a546:	bf00      	nop
 800a548:	0800b969 	.word	0x0800b969
 800a54c:	0800b9e9 	.word	0x0800b9e9

0800a550 <_Bfree>:
 800a550:	b570      	push	{r4, r5, r6, lr}
 800a552:	69c6      	ldr	r6, [r0, #28]
 800a554:	4605      	mov	r5, r0
 800a556:	460c      	mov	r4, r1
 800a558:	b976      	cbnz	r6, 800a578 <_Bfree+0x28>
 800a55a:	2010      	movs	r0, #16
 800a55c:	f7ff ff02 	bl	800a364 <malloc>
 800a560:	4602      	mov	r2, r0
 800a562:	61e8      	str	r0, [r5, #28]
 800a564:	b920      	cbnz	r0, 800a570 <_Bfree+0x20>
 800a566:	4b09      	ldr	r3, [pc, #36]	@ (800a58c <_Bfree+0x3c>)
 800a568:	4809      	ldr	r0, [pc, #36]	@ (800a590 <_Bfree+0x40>)
 800a56a:	218f      	movs	r1, #143	@ 0x8f
 800a56c:	f000 ff52 	bl	800b414 <__assert_func>
 800a570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a574:	6006      	str	r6, [r0, #0]
 800a576:	60c6      	str	r6, [r0, #12]
 800a578:	b13c      	cbz	r4, 800a58a <_Bfree+0x3a>
 800a57a:	69eb      	ldr	r3, [r5, #28]
 800a57c:	6862      	ldr	r2, [r4, #4]
 800a57e:	68db      	ldr	r3, [r3, #12]
 800a580:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a584:	6021      	str	r1, [r4, #0]
 800a586:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a58a:	bd70      	pop	{r4, r5, r6, pc}
 800a58c:	0800b969 	.word	0x0800b969
 800a590:	0800b9e9 	.word	0x0800b9e9

0800a594 <__multadd>:
 800a594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a598:	690d      	ldr	r5, [r1, #16]
 800a59a:	4607      	mov	r7, r0
 800a59c:	460c      	mov	r4, r1
 800a59e:	461e      	mov	r6, r3
 800a5a0:	f101 0c14 	add.w	ip, r1, #20
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	f8dc 3000 	ldr.w	r3, [ip]
 800a5aa:	b299      	uxth	r1, r3
 800a5ac:	fb02 6101 	mla	r1, r2, r1, r6
 800a5b0:	0c1e      	lsrs	r6, r3, #16
 800a5b2:	0c0b      	lsrs	r3, r1, #16
 800a5b4:	fb02 3306 	mla	r3, r2, r6, r3
 800a5b8:	b289      	uxth	r1, r1
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5c0:	4285      	cmp	r5, r0
 800a5c2:	f84c 1b04 	str.w	r1, [ip], #4
 800a5c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5ca:	dcec      	bgt.n	800a5a6 <__multadd+0x12>
 800a5cc:	b30e      	cbz	r6, 800a612 <__multadd+0x7e>
 800a5ce:	68a3      	ldr	r3, [r4, #8]
 800a5d0:	42ab      	cmp	r3, r5
 800a5d2:	dc19      	bgt.n	800a608 <__multadd+0x74>
 800a5d4:	6861      	ldr	r1, [r4, #4]
 800a5d6:	4638      	mov	r0, r7
 800a5d8:	3101      	adds	r1, #1
 800a5da:	f7ff ff79 	bl	800a4d0 <_Balloc>
 800a5de:	4680      	mov	r8, r0
 800a5e0:	b928      	cbnz	r0, 800a5ee <__multadd+0x5a>
 800a5e2:	4602      	mov	r2, r0
 800a5e4:	4b0c      	ldr	r3, [pc, #48]	@ (800a618 <__multadd+0x84>)
 800a5e6:	480d      	ldr	r0, [pc, #52]	@ (800a61c <__multadd+0x88>)
 800a5e8:	21ba      	movs	r1, #186	@ 0xba
 800a5ea:	f000 ff13 	bl	800b414 <__assert_func>
 800a5ee:	6922      	ldr	r2, [r4, #16]
 800a5f0:	3202      	adds	r2, #2
 800a5f2:	f104 010c 	add.w	r1, r4, #12
 800a5f6:	0092      	lsls	r2, r2, #2
 800a5f8:	300c      	adds	r0, #12
 800a5fa:	f7ff f800 	bl	80095fe <memcpy>
 800a5fe:	4621      	mov	r1, r4
 800a600:	4638      	mov	r0, r7
 800a602:	f7ff ffa5 	bl	800a550 <_Bfree>
 800a606:	4644      	mov	r4, r8
 800a608:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a60c:	3501      	adds	r5, #1
 800a60e:	615e      	str	r6, [r3, #20]
 800a610:	6125      	str	r5, [r4, #16]
 800a612:	4620      	mov	r0, r4
 800a614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a618:	0800b9d8 	.word	0x0800b9d8
 800a61c:	0800b9e9 	.word	0x0800b9e9

0800a620 <__hi0bits>:
 800a620:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a624:	4603      	mov	r3, r0
 800a626:	bf36      	itet	cc
 800a628:	0403      	lslcc	r3, r0, #16
 800a62a:	2000      	movcs	r0, #0
 800a62c:	2010      	movcc	r0, #16
 800a62e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a632:	bf3c      	itt	cc
 800a634:	021b      	lslcc	r3, r3, #8
 800a636:	3008      	addcc	r0, #8
 800a638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a63c:	bf3c      	itt	cc
 800a63e:	011b      	lslcc	r3, r3, #4
 800a640:	3004      	addcc	r0, #4
 800a642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a646:	bf3c      	itt	cc
 800a648:	009b      	lslcc	r3, r3, #2
 800a64a:	3002      	addcc	r0, #2
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	db05      	blt.n	800a65c <__hi0bits+0x3c>
 800a650:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a654:	f100 0001 	add.w	r0, r0, #1
 800a658:	bf08      	it	eq
 800a65a:	2020      	moveq	r0, #32
 800a65c:	4770      	bx	lr

0800a65e <__lo0bits>:
 800a65e:	6803      	ldr	r3, [r0, #0]
 800a660:	4602      	mov	r2, r0
 800a662:	f013 0007 	ands.w	r0, r3, #7
 800a666:	d00b      	beq.n	800a680 <__lo0bits+0x22>
 800a668:	07d9      	lsls	r1, r3, #31
 800a66a:	d421      	bmi.n	800a6b0 <__lo0bits+0x52>
 800a66c:	0798      	lsls	r0, r3, #30
 800a66e:	bf49      	itett	mi
 800a670:	085b      	lsrmi	r3, r3, #1
 800a672:	089b      	lsrpl	r3, r3, #2
 800a674:	2001      	movmi	r0, #1
 800a676:	6013      	strmi	r3, [r2, #0]
 800a678:	bf5c      	itt	pl
 800a67a:	6013      	strpl	r3, [r2, #0]
 800a67c:	2002      	movpl	r0, #2
 800a67e:	4770      	bx	lr
 800a680:	b299      	uxth	r1, r3
 800a682:	b909      	cbnz	r1, 800a688 <__lo0bits+0x2a>
 800a684:	0c1b      	lsrs	r3, r3, #16
 800a686:	2010      	movs	r0, #16
 800a688:	b2d9      	uxtb	r1, r3
 800a68a:	b909      	cbnz	r1, 800a690 <__lo0bits+0x32>
 800a68c:	3008      	adds	r0, #8
 800a68e:	0a1b      	lsrs	r3, r3, #8
 800a690:	0719      	lsls	r1, r3, #28
 800a692:	bf04      	itt	eq
 800a694:	091b      	lsreq	r3, r3, #4
 800a696:	3004      	addeq	r0, #4
 800a698:	0799      	lsls	r1, r3, #30
 800a69a:	bf04      	itt	eq
 800a69c:	089b      	lsreq	r3, r3, #2
 800a69e:	3002      	addeq	r0, #2
 800a6a0:	07d9      	lsls	r1, r3, #31
 800a6a2:	d403      	bmi.n	800a6ac <__lo0bits+0x4e>
 800a6a4:	085b      	lsrs	r3, r3, #1
 800a6a6:	f100 0001 	add.w	r0, r0, #1
 800a6aa:	d003      	beq.n	800a6b4 <__lo0bits+0x56>
 800a6ac:	6013      	str	r3, [r2, #0]
 800a6ae:	4770      	bx	lr
 800a6b0:	2000      	movs	r0, #0
 800a6b2:	4770      	bx	lr
 800a6b4:	2020      	movs	r0, #32
 800a6b6:	4770      	bx	lr

0800a6b8 <__i2b>:
 800a6b8:	b510      	push	{r4, lr}
 800a6ba:	460c      	mov	r4, r1
 800a6bc:	2101      	movs	r1, #1
 800a6be:	f7ff ff07 	bl	800a4d0 <_Balloc>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	b928      	cbnz	r0, 800a6d2 <__i2b+0x1a>
 800a6c6:	4b05      	ldr	r3, [pc, #20]	@ (800a6dc <__i2b+0x24>)
 800a6c8:	4805      	ldr	r0, [pc, #20]	@ (800a6e0 <__i2b+0x28>)
 800a6ca:	f240 1145 	movw	r1, #325	@ 0x145
 800a6ce:	f000 fea1 	bl	800b414 <__assert_func>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	6144      	str	r4, [r0, #20]
 800a6d6:	6103      	str	r3, [r0, #16]
 800a6d8:	bd10      	pop	{r4, pc}
 800a6da:	bf00      	nop
 800a6dc:	0800b9d8 	.word	0x0800b9d8
 800a6e0:	0800b9e9 	.word	0x0800b9e9

0800a6e4 <__multiply>:
 800a6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e8:	4617      	mov	r7, r2
 800a6ea:	690a      	ldr	r2, [r1, #16]
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	bfa8      	it	ge
 800a6f2:	463b      	movge	r3, r7
 800a6f4:	4689      	mov	r9, r1
 800a6f6:	bfa4      	itt	ge
 800a6f8:	460f      	movge	r7, r1
 800a6fa:	4699      	movge	r9, r3
 800a6fc:	693d      	ldr	r5, [r7, #16]
 800a6fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	6879      	ldr	r1, [r7, #4]
 800a706:	eb05 060a 	add.w	r6, r5, sl
 800a70a:	42b3      	cmp	r3, r6
 800a70c:	b085      	sub	sp, #20
 800a70e:	bfb8      	it	lt
 800a710:	3101      	addlt	r1, #1
 800a712:	f7ff fedd 	bl	800a4d0 <_Balloc>
 800a716:	b930      	cbnz	r0, 800a726 <__multiply+0x42>
 800a718:	4602      	mov	r2, r0
 800a71a:	4b41      	ldr	r3, [pc, #260]	@ (800a820 <__multiply+0x13c>)
 800a71c:	4841      	ldr	r0, [pc, #260]	@ (800a824 <__multiply+0x140>)
 800a71e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a722:	f000 fe77 	bl	800b414 <__assert_func>
 800a726:	f100 0414 	add.w	r4, r0, #20
 800a72a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a72e:	4623      	mov	r3, r4
 800a730:	2200      	movs	r2, #0
 800a732:	4573      	cmp	r3, lr
 800a734:	d320      	bcc.n	800a778 <__multiply+0x94>
 800a736:	f107 0814 	add.w	r8, r7, #20
 800a73a:	f109 0114 	add.w	r1, r9, #20
 800a73e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a742:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a746:	9302      	str	r3, [sp, #8]
 800a748:	1beb      	subs	r3, r5, r7
 800a74a:	3b15      	subs	r3, #21
 800a74c:	f023 0303 	bic.w	r3, r3, #3
 800a750:	3304      	adds	r3, #4
 800a752:	3715      	adds	r7, #21
 800a754:	42bd      	cmp	r5, r7
 800a756:	bf38      	it	cc
 800a758:	2304      	movcc	r3, #4
 800a75a:	9301      	str	r3, [sp, #4]
 800a75c:	9b02      	ldr	r3, [sp, #8]
 800a75e:	9103      	str	r1, [sp, #12]
 800a760:	428b      	cmp	r3, r1
 800a762:	d80c      	bhi.n	800a77e <__multiply+0x9a>
 800a764:	2e00      	cmp	r6, #0
 800a766:	dd03      	ble.n	800a770 <__multiply+0x8c>
 800a768:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d055      	beq.n	800a81c <__multiply+0x138>
 800a770:	6106      	str	r6, [r0, #16]
 800a772:	b005      	add	sp, #20
 800a774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a778:	f843 2b04 	str.w	r2, [r3], #4
 800a77c:	e7d9      	b.n	800a732 <__multiply+0x4e>
 800a77e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a782:	f1ba 0f00 	cmp.w	sl, #0
 800a786:	d01f      	beq.n	800a7c8 <__multiply+0xe4>
 800a788:	46c4      	mov	ip, r8
 800a78a:	46a1      	mov	r9, r4
 800a78c:	2700      	movs	r7, #0
 800a78e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a792:	f8d9 3000 	ldr.w	r3, [r9]
 800a796:	fa1f fb82 	uxth.w	fp, r2
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a7a0:	443b      	add	r3, r7
 800a7a2:	f8d9 7000 	ldr.w	r7, [r9]
 800a7a6:	0c12      	lsrs	r2, r2, #16
 800a7a8:	0c3f      	lsrs	r7, r7, #16
 800a7aa:	fb0a 7202 	mla	r2, sl, r2, r7
 800a7ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7b8:	4565      	cmp	r5, ip
 800a7ba:	f849 3b04 	str.w	r3, [r9], #4
 800a7be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a7c2:	d8e4      	bhi.n	800a78e <__multiply+0xaa>
 800a7c4:	9b01      	ldr	r3, [sp, #4]
 800a7c6:	50e7      	str	r7, [r4, r3]
 800a7c8:	9b03      	ldr	r3, [sp, #12]
 800a7ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a7ce:	3104      	adds	r1, #4
 800a7d0:	f1b9 0f00 	cmp.w	r9, #0
 800a7d4:	d020      	beq.n	800a818 <__multiply+0x134>
 800a7d6:	6823      	ldr	r3, [r4, #0]
 800a7d8:	4647      	mov	r7, r8
 800a7da:	46a4      	mov	ip, r4
 800a7dc:	f04f 0a00 	mov.w	sl, #0
 800a7e0:	f8b7 b000 	ldrh.w	fp, [r7]
 800a7e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a7e8:	fb09 220b 	mla	r2, r9, fp, r2
 800a7ec:	4452      	add	r2, sl
 800a7ee:	b29b      	uxth	r3, r3
 800a7f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7f4:	f84c 3b04 	str.w	r3, [ip], #4
 800a7f8:	f857 3b04 	ldr.w	r3, [r7], #4
 800a7fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a800:	f8bc 3000 	ldrh.w	r3, [ip]
 800a804:	fb09 330a 	mla	r3, r9, sl, r3
 800a808:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a80c:	42bd      	cmp	r5, r7
 800a80e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a812:	d8e5      	bhi.n	800a7e0 <__multiply+0xfc>
 800a814:	9a01      	ldr	r2, [sp, #4]
 800a816:	50a3      	str	r3, [r4, r2]
 800a818:	3404      	adds	r4, #4
 800a81a:	e79f      	b.n	800a75c <__multiply+0x78>
 800a81c:	3e01      	subs	r6, #1
 800a81e:	e7a1      	b.n	800a764 <__multiply+0x80>
 800a820:	0800b9d8 	.word	0x0800b9d8
 800a824:	0800b9e9 	.word	0x0800b9e9

0800a828 <__pow5mult>:
 800a828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a82c:	4615      	mov	r5, r2
 800a82e:	f012 0203 	ands.w	r2, r2, #3
 800a832:	4607      	mov	r7, r0
 800a834:	460e      	mov	r6, r1
 800a836:	d007      	beq.n	800a848 <__pow5mult+0x20>
 800a838:	4c25      	ldr	r4, [pc, #148]	@ (800a8d0 <__pow5mult+0xa8>)
 800a83a:	3a01      	subs	r2, #1
 800a83c:	2300      	movs	r3, #0
 800a83e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a842:	f7ff fea7 	bl	800a594 <__multadd>
 800a846:	4606      	mov	r6, r0
 800a848:	10ad      	asrs	r5, r5, #2
 800a84a:	d03d      	beq.n	800a8c8 <__pow5mult+0xa0>
 800a84c:	69fc      	ldr	r4, [r7, #28]
 800a84e:	b97c      	cbnz	r4, 800a870 <__pow5mult+0x48>
 800a850:	2010      	movs	r0, #16
 800a852:	f7ff fd87 	bl	800a364 <malloc>
 800a856:	4602      	mov	r2, r0
 800a858:	61f8      	str	r0, [r7, #28]
 800a85a:	b928      	cbnz	r0, 800a868 <__pow5mult+0x40>
 800a85c:	4b1d      	ldr	r3, [pc, #116]	@ (800a8d4 <__pow5mult+0xac>)
 800a85e:	481e      	ldr	r0, [pc, #120]	@ (800a8d8 <__pow5mult+0xb0>)
 800a860:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a864:	f000 fdd6 	bl	800b414 <__assert_func>
 800a868:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a86c:	6004      	str	r4, [r0, #0]
 800a86e:	60c4      	str	r4, [r0, #12]
 800a870:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a874:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a878:	b94c      	cbnz	r4, 800a88e <__pow5mult+0x66>
 800a87a:	f240 2171 	movw	r1, #625	@ 0x271
 800a87e:	4638      	mov	r0, r7
 800a880:	f7ff ff1a 	bl	800a6b8 <__i2b>
 800a884:	2300      	movs	r3, #0
 800a886:	f8c8 0008 	str.w	r0, [r8, #8]
 800a88a:	4604      	mov	r4, r0
 800a88c:	6003      	str	r3, [r0, #0]
 800a88e:	f04f 0900 	mov.w	r9, #0
 800a892:	07eb      	lsls	r3, r5, #31
 800a894:	d50a      	bpl.n	800a8ac <__pow5mult+0x84>
 800a896:	4631      	mov	r1, r6
 800a898:	4622      	mov	r2, r4
 800a89a:	4638      	mov	r0, r7
 800a89c:	f7ff ff22 	bl	800a6e4 <__multiply>
 800a8a0:	4631      	mov	r1, r6
 800a8a2:	4680      	mov	r8, r0
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	f7ff fe53 	bl	800a550 <_Bfree>
 800a8aa:	4646      	mov	r6, r8
 800a8ac:	106d      	asrs	r5, r5, #1
 800a8ae:	d00b      	beq.n	800a8c8 <__pow5mult+0xa0>
 800a8b0:	6820      	ldr	r0, [r4, #0]
 800a8b2:	b938      	cbnz	r0, 800a8c4 <__pow5mult+0x9c>
 800a8b4:	4622      	mov	r2, r4
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	f7ff ff13 	bl	800a6e4 <__multiply>
 800a8be:	6020      	str	r0, [r4, #0]
 800a8c0:	f8c0 9000 	str.w	r9, [r0]
 800a8c4:	4604      	mov	r4, r0
 800a8c6:	e7e4      	b.n	800a892 <__pow5mult+0x6a>
 800a8c8:	4630      	mov	r0, r6
 800a8ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0800ba9c 	.word	0x0800ba9c
 800a8d4:	0800b969 	.word	0x0800b969
 800a8d8:	0800b9e9 	.word	0x0800b9e9

0800a8dc <__lshift>:
 800a8dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e0:	460c      	mov	r4, r1
 800a8e2:	6849      	ldr	r1, [r1, #4]
 800a8e4:	6923      	ldr	r3, [r4, #16]
 800a8e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8ea:	68a3      	ldr	r3, [r4, #8]
 800a8ec:	4607      	mov	r7, r0
 800a8ee:	4691      	mov	r9, r2
 800a8f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8f4:	f108 0601 	add.w	r6, r8, #1
 800a8f8:	42b3      	cmp	r3, r6
 800a8fa:	db0b      	blt.n	800a914 <__lshift+0x38>
 800a8fc:	4638      	mov	r0, r7
 800a8fe:	f7ff fde7 	bl	800a4d0 <_Balloc>
 800a902:	4605      	mov	r5, r0
 800a904:	b948      	cbnz	r0, 800a91a <__lshift+0x3e>
 800a906:	4602      	mov	r2, r0
 800a908:	4b28      	ldr	r3, [pc, #160]	@ (800a9ac <__lshift+0xd0>)
 800a90a:	4829      	ldr	r0, [pc, #164]	@ (800a9b0 <__lshift+0xd4>)
 800a90c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a910:	f000 fd80 	bl	800b414 <__assert_func>
 800a914:	3101      	adds	r1, #1
 800a916:	005b      	lsls	r3, r3, #1
 800a918:	e7ee      	b.n	800a8f8 <__lshift+0x1c>
 800a91a:	2300      	movs	r3, #0
 800a91c:	f100 0114 	add.w	r1, r0, #20
 800a920:	f100 0210 	add.w	r2, r0, #16
 800a924:	4618      	mov	r0, r3
 800a926:	4553      	cmp	r3, sl
 800a928:	db33      	blt.n	800a992 <__lshift+0xb6>
 800a92a:	6920      	ldr	r0, [r4, #16]
 800a92c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a930:	f104 0314 	add.w	r3, r4, #20
 800a934:	f019 091f 	ands.w	r9, r9, #31
 800a938:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a93c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a940:	d02b      	beq.n	800a99a <__lshift+0xbe>
 800a942:	f1c9 0e20 	rsb	lr, r9, #32
 800a946:	468a      	mov	sl, r1
 800a948:	2200      	movs	r2, #0
 800a94a:	6818      	ldr	r0, [r3, #0]
 800a94c:	fa00 f009 	lsl.w	r0, r0, r9
 800a950:	4310      	orrs	r0, r2
 800a952:	f84a 0b04 	str.w	r0, [sl], #4
 800a956:	f853 2b04 	ldr.w	r2, [r3], #4
 800a95a:	459c      	cmp	ip, r3
 800a95c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a960:	d8f3      	bhi.n	800a94a <__lshift+0x6e>
 800a962:	ebac 0304 	sub.w	r3, ip, r4
 800a966:	3b15      	subs	r3, #21
 800a968:	f023 0303 	bic.w	r3, r3, #3
 800a96c:	3304      	adds	r3, #4
 800a96e:	f104 0015 	add.w	r0, r4, #21
 800a972:	4560      	cmp	r0, ip
 800a974:	bf88      	it	hi
 800a976:	2304      	movhi	r3, #4
 800a978:	50ca      	str	r2, [r1, r3]
 800a97a:	b10a      	cbz	r2, 800a980 <__lshift+0xa4>
 800a97c:	f108 0602 	add.w	r6, r8, #2
 800a980:	3e01      	subs	r6, #1
 800a982:	4638      	mov	r0, r7
 800a984:	612e      	str	r6, [r5, #16]
 800a986:	4621      	mov	r1, r4
 800a988:	f7ff fde2 	bl	800a550 <_Bfree>
 800a98c:	4628      	mov	r0, r5
 800a98e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a992:	f842 0f04 	str.w	r0, [r2, #4]!
 800a996:	3301      	adds	r3, #1
 800a998:	e7c5      	b.n	800a926 <__lshift+0x4a>
 800a99a:	3904      	subs	r1, #4
 800a99c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9a4:	459c      	cmp	ip, r3
 800a9a6:	d8f9      	bhi.n	800a99c <__lshift+0xc0>
 800a9a8:	e7ea      	b.n	800a980 <__lshift+0xa4>
 800a9aa:	bf00      	nop
 800a9ac:	0800b9d8 	.word	0x0800b9d8
 800a9b0:	0800b9e9 	.word	0x0800b9e9

0800a9b4 <__mcmp>:
 800a9b4:	690a      	ldr	r2, [r1, #16]
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	6900      	ldr	r0, [r0, #16]
 800a9ba:	1a80      	subs	r0, r0, r2
 800a9bc:	b530      	push	{r4, r5, lr}
 800a9be:	d10e      	bne.n	800a9de <__mcmp+0x2a>
 800a9c0:	3314      	adds	r3, #20
 800a9c2:	3114      	adds	r1, #20
 800a9c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a9c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a9cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a9d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a9d4:	4295      	cmp	r5, r2
 800a9d6:	d003      	beq.n	800a9e0 <__mcmp+0x2c>
 800a9d8:	d205      	bcs.n	800a9e6 <__mcmp+0x32>
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a9de:	bd30      	pop	{r4, r5, pc}
 800a9e0:	42a3      	cmp	r3, r4
 800a9e2:	d3f3      	bcc.n	800a9cc <__mcmp+0x18>
 800a9e4:	e7fb      	b.n	800a9de <__mcmp+0x2a>
 800a9e6:	2001      	movs	r0, #1
 800a9e8:	e7f9      	b.n	800a9de <__mcmp+0x2a>
	...

0800a9ec <__mdiff>:
 800a9ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	4689      	mov	r9, r1
 800a9f2:	4606      	mov	r6, r0
 800a9f4:	4611      	mov	r1, r2
 800a9f6:	4648      	mov	r0, r9
 800a9f8:	4614      	mov	r4, r2
 800a9fa:	f7ff ffdb 	bl	800a9b4 <__mcmp>
 800a9fe:	1e05      	subs	r5, r0, #0
 800aa00:	d112      	bne.n	800aa28 <__mdiff+0x3c>
 800aa02:	4629      	mov	r1, r5
 800aa04:	4630      	mov	r0, r6
 800aa06:	f7ff fd63 	bl	800a4d0 <_Balloc>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	b928      	cbnz	r0, 800aa1a <__mdiff+0x2e>
 800aa0e:	4b3f      	ldr	r3, [pc, #252]	@ (800ab0c <__mdiff+0x120>)
 800aa10:	f240 2137 	movw	r1, #567	@ 0x237
 800aa14:	483e      	ldr	r0, [pc, #248]	@ (800ab10 <__mdiff+0x124>)
 800aa16:	f000 fcfd 	bl	800b414 <__assert_func>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa20:	4610      	mov	r0, r2
 800aa22:	b003      	add	sp, #12
 800aa24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa28:	bfbc      	itt	lt
 800aa2a:	464b      	movlt	r3, r9
 800aa2c:	46a1      	movlt	r9, r4
 800aa2e:	4630      	mov	r0, r6
 800aa30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa34:	bfba      	itte	lt
 800aa36:	461c      	movlt	r4, r3
 800aa38:	2501      	movlt	r5, #1
 800aa3a:	2500      	movge	r5, #0
 800aa3c:	f7ff fd48 	bl	800a4d0 <_Balloc>
 800aa40:	4602      	mov	r2, r0
 800aa42:	b918      	cbnz	r0, 800aa4c <__mdiff+0x60>
 800aa44:	4b31      	ldr	r3, [pc, #196]	@ (800ab0c <__mdiff+0x120>)
 800aa46:	f240 2145 	movw	r1, #581	@ 0x245
 800aa4a:	e7e3      	b.n	800aa14 <__mdiff+0x28>
 800aa4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa50:	6926      	ldr	r6, [r4, #16]
 800aa52:	60c5      	str	r5, [r0, #12]
 800aa54:	f109 0310 	add.w	r3, r9, #16
 800aa58:	f109 0514 	add.w	r5, r9, #20
 800aa5c:	f104 0e14 	add.w	lr, r4, #20
 800aa60:	f100 0b14 	add.w	fp, r0, #20
 800aa64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aa68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aa6c:	9301      	str	r3, [sp, #4]
 800aa6e:	46d9      	mov	r9, fp
 800aa70:	f04f 0c00 	mov.w	ip, #0
 800aa74:	9b01      	ldr	r3, [sp, #4]
 800aa76:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa7e:	9301      	str	r3, [sp, #4]
 800aa80:	fa1f f38a 	uxth.w	r3, sl
 800aa84:	4619      	mov	r1, r3
 800aa86:	b283      	uxth	r3, r0
 800aa88:	1acb      	subs	r3, r1, r3
 800aa8a:	0c00      	lsrs	r0, r0, #16
 800aa8c:	4463      	add	r3, ip
 800aa8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa9c:	4576      	cmp	r6, lr
 800aa9e:	f849 3b04 	str.w	r3, [r9], #4
 800aaa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aaa6:	d8e5      	bhi.n	800aa74 <__mdiff+0x88>
 800aaa8:	1b33      	subs	r3, r6, r4
 800aaaa:	3b15      	subs	r3, #21
 800aaac:	f023 0303 	bic.w	r3, r3, #3
 800aab0:	3415      	adds	r4, #21
 800aab2:	3304      	adds	r3, #4
 800aab4:	42a6      	cmp	r6, r4
 800aab6:	bf38      	it	cc
 800aab8:	2304      	movcc	r3, #4
 800aaba:	441d      	add	r5, r3
 800aabc:	445b      	add	r3, fp
 800aabe:	461e      	mov	r6, r3
 800aac0:	462c      	mov	r4, r5
 800aac2:	4544      	cmp	r4, r8
 800aac4:	d30e      	bcc.n	800aae4 <__mdiff+0xf8>
 800aac6:	f108 0103 	add.w	r1, r8, #3
 800aaca:	1b49      	subs	r1, r1, r5
 800aacc:	f021 0103 	bic.w	r1, r1, #3
 800aad0:	3d03      	subs	r5, #3
 800aad2:	45a8      	cmp	r8, r5
 800aad4:	bf38      	it	cc
 800aad6:	2100      	movcc	r1, #0
 800aad8:	440b      	add	r3, r1
 800aada:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aade:	b191      	cbz	r1, 800ab06 <__mdiff+0x11a>
 800aae0:	6117      	str	r7, [r2, #16]
 800aae2:	e79d      	b.n	800aa20 <__mdiff+0x34>
 800aae4:	f854 1b04 	ldr.w	r1, [r4], #4
 800aae8:	46e6      	mov	lr, ip
 800aaea:	0c08      	lsrs	r0, r1, #16
 800aaec:	fa1c fc81 	uxtah	ip, ip, r1
 800aaf0:	4471      	add	r1, lr
 800aaf2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aaf6:	b289      	uxth	r1, r1
 800aaf8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aafc:	f846 1b04 	str.w	r1, [r6], #4
 800ab00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab04:	e7dd      	b.n	800aac2 <__mdiff+0xd6>
 800ab06:	3f01      	subs	r7, #1
 800ab08:	e7e7      	b.n	800aada <__mdiff+0xee>
 800ab0a:	bf00      	nop
 800ab0c:	0800b9d8 	.word	0x0800b9d8
 800ab10:	0800b9e9 	.word	0x0800b9e9

0800ab14 <__d2b>:
 800ab14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab18:	460f      	mov	r7, r1
 800ab1a:	2101      	movs	r1, #1
 800ab1c:	ec59 8b10 	vmov	r8, r9, d0
 800ab20:	4616      	mov	r6, r2
 800ab22:	f7ff fcd5 	bl	800a4d0 <_Balloc>
 800ab26:	4604      	mov	r4, r0
 800ab28:	b930      	cbnz	r0, 800ab38 <__d2b+0x24>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	4b23      	ldr	r3, [pc, #140]	@ (800abbc <__d2b+0xa8>)
 800ab2e:	4824      	ldr	r0, [pc, #144]	@ (800abc0 <__d2b+0xac>)
 800ab30:	f240 310f 	movw	r1, #783	@ 0x30f
 800ab34:	f000 fc6e 	bl	800b414 <__assert_func>
 800ab38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab40:	b10d      	cbz	r5, 800ab46 <__d2b+0x32>
 800ab42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab46:	9301      	str	r3, [sp, #4]
 800ab48:	f1b8 0300 	subs.w	r3, r8, #0
 800ab4c:	d023      	beq.n	800ab96 <__d2b+0x82>
 800ab4e:	4668      	mov	r0, sp
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	f7ff fd84 	bl	800a65e <__lo0bits>
 800ab56:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab5a:	b1d0      	cbz	r0, 800ab92 <__d2b+0x7e>
 800ab5c:	f1c0 0320 	rsb	r3, r0, #32
 800ab60:	fa02 f303 	lsl.w	r3, r2, r3
 800ab64:	430b      	orrs	r3, r1
 800ab66:	40c2      	lsrs	r2, r0
 800ab68:	6163      	str	r3, [r4, #20]
 800ab6a:	9201      	str	r2, [sp, #4]
 800ab6c:	9b01      	ldr	r3, [sp, #4]
 800ab6e:	61a3      	str	r3, [r4, #24]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	bf0c      	ite	eq
 800ab74:	2201      	moveq	r2, #1
 800ab76:	2202      	movne	r2, #2
 800ab78:	6122      	str	r2, [r4, #16]
 800ab7a:	b1a5      	cbz	r5, 800aba6 <__d2b+0x92>
 800ab7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab80:	4405      	add	r5, r0
 800ab82:	603d      	str	r5, [r7, #0]
 800ab84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab88:	6030      	str	r0, [r6, #0]
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	b003      	add	sp, #12
 800ab8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab92:	6161      	str	r1, [r4, #20]
 800ab94:	e7ea      	b.n	800ab6c <__d2b+0x58>
 800ab96:	a801      	add	r0, sp, #4
 800ab98:	f7ff fd61 	bl	800a65e <__lo0bits>
 800ab9c:	9b01      	ldr	r3, [sp, #4]
 800ab9e:	6163      	str	r3, [r4, #20]
 800aba0:	3020      	adds	r0, #32
 800aba2:	2201      	movs	r2, #1
 800aba4:	e7e8      	b.n	800ab78 <__d2b+0x64>
 800aba6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abaa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800abae:	6038      	str	r0, [r7, #0]
 800abb0:	6918      	ldr	r0, [r3, #16]
 800abb2:	f7ff fd35 	bl	800a620 <__hi0bits>
 800abb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abba:	e7e5      	b.n	800ab88 <__d2b+0x74>
 800abbc:	0800b9d8 	.word	0x0800b9d8
 800abc0:	0800b9e9 	.word	0x0800b9e9

0800abc4 <__ssputs_r>:
 800abc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abc8:	688e      	ldr	r6, [r1, #8]
 800abca:	461f      	mov	r7, r3
 800abcc:	42be      	cmp	r6, r7
 800abce:	680b      	ldr	r3, [r1, #0]
 800abd0:	4682      	mov	sl, r0
 800abd2:	460c      	mov	r4, r1
 800abd4:	4690      	mov	r8, r2
 800abd6:	d82d      	bhi.n	800ac34 <__ssputs_r+0x70>
 800abd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800abe0:	d026      	beq.n	800ac30 <__ssputs_r+0x6c>
 800abe2:	6965      	ldr	r5, [r4, #20]
 800abe4:	6909      	ldr	r1, [r1, #16]
 800abe6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abea:	eba3 0901 	sub.w	r9, r3, r1
 800abee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800abf2:	1c7b      	adds	r3, r7, #1
 800abf4:	444b      	add	r3, r9
 800abf6:	106d      	asrs	r5, r5, #1
 800abf8:	429d      	cmp	r5, r3
 800abfa:	bf38      	it	cc
 800abfc:	461d      	movcc	r5, r3
 800abfe:	0553      	lsls	r3, r2, #21
 800ac00:	d527      	bpl.n	800ac52 <__ssputs_r+0x8e>
 800ac02:	4629      	mov	r1, r5
 800ac04:	f7ff fbd8 	bl	800a3b8 <_malloc_r>
 800ac08:	4606      	mov	r6, r0
 800ac0a:	b360      	cbz	r0, 800ac66 <__ssputs_r+0xa2>
 800ac0c:	6921      	ldr	r1, [r4, #16]
 800ac0e:	464a      	mov	r2, r9
 800ac10:	f7fe fcf5 	bl	80095fe <memcpy>
 800ac14:	89a3      	ldrh	r3, [r4, #12]
 800ac16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ac1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac1e:	81a3      	strh	r3, [r4, #12]
 800ac20:	6126      	str	r6, [r4, #16]
 800ac22:	6165      	str	r5, [r4, #20]
 800ac24:	444e      	add	r6, r9
 800ac26:	eba5 0509 	sub.w	r5, r5, r9
 800ac2a:	6026      	str	r6, [r4, #0]
 800ac2c:	60a5      	str	r5, [r4, #8]
 800ac2e:	463e      	mov	r6, r7
 800ac30:	42be      	cmp	r6, r7
 800ac32:	d900      	bls.n	800ac36 <__ssputs_r+0x72>
 800ac34:	463e      	mov	r6, r7
 800ac36:	6820      	ldr	r0, [r4, #0]
 800ac38:	4632      	mov	r2, r6
 800ac3a:	4641      	mov	r1, r8
 800ac3c:	f000 fb9e 	bl	800b37c <memmove>
 800ac40:	68a3      	ldr	r3, [r4, #8]
 800ac42:	1b9b      	subs	r3, r3, r6
 800ac44:	60a3      	str	r3, [r4, #8]
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	4433      	add	r3, r6
 800ac4a:	6023      	str	r3, [r4, #0]
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac52:	462a      	mov	r2, r5
 800ac54:	f000 fc22 	bl	800b49c <_realloc_r>
 800ac58:	4606      	mov	r6, r0
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	d1e0      	bne.n	800ac20 <__ssputs_r+0x5c>
 800ac5e:	6921      	ldr	r1, [r4, #16]
 800ac60:	4650      	mov	r0, sl
 800ac62:	f7ff fb35 	bl	800a2d0 <_free_r>
 800ac66:	230c      	movs	r3, #12
 800ac68:	f8ca 3000 	str.w	r3, [sl]
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac72:	81a3      	strh	r3, [r4, #12]
 800ac74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac78:	e7e9      	b.n	800ac4e <__ssputs_r+0x8a>
	...

0800ac7c <_svfiprintf_r>:
 800ac7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac80:	4698      	mov	r8, r3
 800ac82:	898b      	ldrh	r3, [r1, #12]
 800ac84:	061b      	lsls	r3, r3, #24
 800ac86:	b09d      	sub	sp, #116	@ 0x74
 800ac88:	4607      	mov	r7, r0
 800ac8a:	460d      	mov	r5, r1
 800ac8c:	4614      	mov	r4, r2
 800ac8e:	d510      	bpl.n	800acb2 <_svfiprintf_r+0x36>
 800ac90:	690b      	ldr	r3, [r1, #16]
 800ac92:	b973      	cbnz	r3, 800acb2 <_svfiprintf_r+0x36>
 800ac94:	2140      	movs	r1, #64	@ 0x40
 800ac96:	f7ff fb8f 	bl	800a3b8 <_malloc_r>
 800ac9a:	6028      	str	r0, [r5, #0]
 800ac9c:	6128      	str	r0, [r5, #16]
 800ac9e:	b930      	cbnz	r0, 800acae <_svfiprintf_r+0x32>
 800aca0:	230c      	movs	r3, #12
 800aca2:	603b      	str	r3, [r7, #0]
 800aca4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aca8:	b01d      	add	sp, #116	@ 0x74
 800acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acae:	2340      	movs	r3, #64	@ 0x40
 800acb0:	616b      	str	r3, [r5, #20]
 800acb2:	2300      	movs	r3, #0
 800acb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acb6:	2320      	movs	r3, #32
 800acb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800acc0:	2330      	movs	r3, #48	@ 0x30
 800acc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ae60 <_svfiprintf_r+0x1e4>
 800acc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800acca:	f04f 0901 	mov.w	r9, #1
 800acce:	4623      	mov	r3, r4
 800acd0:	469a      	mov	sl, r3
 800acd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acd6:	b10a      	cbz	r2, 800acdc <_svfiprintf_r+0x60>
 800acd8:	2a25      	cmp	r2, #37	@ 0x25
 800acda:	d1f9      	bne.n	800acd0 <_svfiprintf_r+0x54>
 800acdc:	ebba 0b04 	subs.w	fp, sl, r4
 800ace0:	d00b      	beq.n	800acfa <_svfiprintf_r+0x7e>
 800ace2:	465b      	mov	r3, fp
 800ace4:	4622      	mov	r2, r4
 800ace6:	4629      	mov	r1, r5
 800ace8:	4638      	mov	r0, r7
 800acea:	f7ff ff6b 	bl	800abc4 <__ssputs_r>
 800acee:	3001      	adds	r0, #1
 800acf0:	f000 80a7 	beq.w	800ae42 <_svfiprintf_r+0x1c6>
 800acf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acf6:	445a      	add	r2, fp
 800acf8:	9209      	str	r2, [sp, #36]	@ 0x24
 800acfa:	f89a 3000 	ldrb.w	r3, [sl]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	f000 809f 	beq.w	800ae42 <_svfiprintf_r+0x1c6>
 800ad04:	2300      	movs	r3, #0
 800ad06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad0e:	f10a 0a01 	add.w	sl, sl, #1
 800ad12:	9304      	str	r3, [sp, #16]
 800ad14:	9307      	str	r3, [sp, #28]
 800ad16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad1a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad1c:	4654      	mov	r4, sl
 800ad1e:	2205      	movs	r2, #5
 800ad20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad24:	484e      	ldr	r0, [pc, #312]	@ (800ae60 <_svfiprintf_r+0x1e4>)
 800ad26:	f7f5 fa53 	bl	80001d0 <memchr>
 800ad2a:	9a04      	ldr	r2, [sp, #16]
 800ad2c:	b9d8      	cbnz	r0, 800ad66 <_svfiprintf_r+0xea>
 800ad2e:	06d0      	lsls	r0, r2, #27
 800ad30:	bf44      	itt	mi
 800ad32:	2320      	movmi	r3, #32
 800ad34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad38:	0711      	lsls	r1, r2, #28
 800ad3a:	bf44      	itt	mi
 800ad3c:	232b      	movmi	r3, #43	@ 0x2b
 800ad3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad42:	f89a 3000 	ldrb.w	r3, [sl]
 800ad46:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad48:	d015      	beq.n	800ad76 <_svfiprintf_r+0xfa>
 800ad4a:	9a07      	ldr	r2, [sp, #28]
 800ad4c:	4654      	mov	r4, sl
 800ad4e:	2000      	movs	r0, #0
 800ad50:	f04f 0c0a 	mov.w	ip, #10
 800ad54:	4621      	mov	r1, r4
 800ad56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad5a:	3b30      	subs	r3, #48	@ 0x30
 800ad5c:	2b09      	cmp	r3, #9
 800ad5e:	d94b      	bls.n	800adf8 <_svfiprintf_r+0x17c>
 800ad60:	b1b0      	cbz	r0, 800ad90 <_svfiprintf_r+0x114>
 800ad62:	9207      	str	r2, [sp, #28]
 800ad64:	e014      	b.n	800ad90 <_svfiprintf_r+0x114>
 800ad66:	eba0 0308 	sub.w	r3, r0, r8
 800ad6a:	fa09 f303 	lsl.w	r3, r9, r3
 800ad6e:	4313      	orrs	r3, r2
 800ad70:	9304      	str	r3, [sp, #16]
 800ad72:	46a2      	mov	sl, r4
 800ad74:	e7d2      	b.n	800ad1c <_svfiprintf_r+0xa0>
 800ad76:	9b03      	ldr	r3, [sp, #12]
 800ad78:	1d19      	adds	r1, r3, #4
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	9103      	str	r1, [sp, #12]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	bfbb      	ittet	lt
 800ad82:	425b      	neglt	r3, r3
 800ad84:	f042 0202 	orrlt.w	r2, r2, #2
 800ad88:	9307      	strge	r3, [sp, #28]
 800ad8a:	9307      	strlt	r3, [sp, #28]
 800ad8c:	bfb8      	it	lt
 800ad8e:	9204      	strlt	r2, [sp, #16]
 800ad90:	7823      	ldrb	r3, [r4, #0]
 800ad92:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad94:	d10a      	bne.n	800adac <_svfiprintf_r+0x130>
 800ad96:	7863      	ldrb	r3, [r4, #1]
 800ad98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad9a:	d132      	bne.n	800ae02 <_svfiprintf_r+0x186>
 800ad9c:	9b03      	ldr	r3, [sp, #12]
 800ad9e:	1d1a      	adds	r2, r3, #4
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	9203      	str	r2, [sp, #12]
 800ada4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ada8:	3402      	adds	r4, #2
 800adaa:	9305      	str	r3, [sp, #20]
 800adac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ae70 <_svfiprintf_r+0x1f4>
 800adb0:	7821      	ldrb	r1, [r4, #0]
 800adb2:	2203      	movs	r2, #3
 800adb4:	4650      	mov	r0, sl
 800adb6:	f7f5 fa0b 	bl	80001d0 <memchr>
 800adba:	b138      	cbz	r0, 800adcc <_svfiprintf_r+0x150>
 800adbc:	9b04      	ldr	r3, [sp, #16]
 800adbe:	eba0 000a 	sub.w	r0, r0, sl
 800adc2:	2240      	movs	r2, #64	@ 0x40
 800adc4:	4082      	lsls	r2, r0
 800adc6:	4313      	orrs	r3, r2
 800adc8:	3401      	adds	r4, #1
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800add0:	4824      	ldr	r0, [pc, #144]	@ (800ae64 <_svfiprintf_r+0x1e8>)
 800add2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800add6:	2206      	movs	r2, #6
 800add8:	f7f5 f9fa 	bl	80001d0 <memchr>
 800addc:	2800      	cmp	r0, #0
 800adde:	d036      	beq.n	800ae4e <_svfiprintf_r+0x1d2>
 800ade0:	4b21      	ldr	r3, [pc, #132]	@ (800ae68 <_svfiprintf_r+0x1ec>)
 800ade2:	bb1b      	cbnz	r3, 800ae2c <_svfiprintf_r+0x1b0>
 800ade4:	9b03      	ldr	r3, [sp, #12]
 800ade6:	3307      	adds	r3, #7
 800ade8:	f023 0307 	bic.w	r3, r3, #7
 800adec:	3308      	adds	r3, #8
 800adee:	9303      	str	r3, [sp, #12]
 800adf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adf2:	4433      	add	r3, r6
 800adf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800adf6:	e76a      	b.n	800acce <_svfiprintf_r+0x52>
 800adf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800adfc:	460c      	mov	r4, r1
 800adfe:	2001      	movs	r0, #1
 800ae00:	e7a8      	b.n	800ad54 <_svfiprintf_r+0xd8>
 800ae02:	2300      	movs	r3, #0
 800ae04:	3401      	adds	r4, #1
 800ae06:	9305      	str	r3, [sp, #20]
 800ae08:	4619      	mov	r1, r3
 800ae0a:	f04f 0c0a 	mov.w	ip, #10
 800ae0e:	4620      	mov	r0, r4
 800ae10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae14:	3a30      	subs	r2, #48	@ 0x30
 800ae16:	2a09      	cmp	r2, #9
 800ae18:	d903      	bls.n	800ae22 <_svfiprintf_r+0x1a6>
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d0c6      	beq.n	800adac <_svfiprintf_r+0x130>
 800ae1e:	9105      	str	r1, [sp, #20]
 800ae20:	e7c4      	b.n	800adac <_svfiprintf_r+0x130>
 800ae22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae26:	4604      	mov	r4, r0
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e7f0      	b.n	800ae0e <_svfiprintf_r+0x192>
 800ae2c:	ab03      	add	r3, sp, #12
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	462a      	mov	r2, r5
 800ae32:	4b0e      	ldr	r3, [pc, #56]	@ (800ae6c <_svfiprintf_r+0x1f0>)
 800ae34:	a904      	add	r1, sp, #16
 800ae36:	4638      	mov	r0, r7
 800ae38:	f7fd fc94 	bl	8008764 <_printf_float>
 800ae3c:	1c42      	adds	r2, r0, #1
 800ae3e:	4606      	mov	r6, r0
 800ae40:	d1d6      	bne.n	800adf0 <_svfiprintf_r+0x174>
 800ae42:	89ab      	ldrh	r3, [r5, #12]
 800ae44:	065b      	lsls	r3, r3, #25
 800ae46:	f53f af2d 	bmi.w	800aca4 <_svfiprintf_r+0x28>
 800ae4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae4c:	e72c      	b.n	800aca8 <_svfiprintf_r+0x2c>
 800ae4e:	ab03      	add	r3, sp, #12
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	462a      	mov	r2, r5
 800ae54:	4b05      	ldr	r3, [pc, #20]	@ (800ae6c <_svfiprintf_r+0x1f0>)
 800ae56:	a904      	add	r1, sp, #16
 800ae58:	4638      	mov	r0, r7
 800ae5a:	f7fd ff1b 	bl	8008c94 <_printf_i>
 800ae5e:	e7ed      	b.n	800ae3c <_svfiprintf_r+0x1c0>
 800ae60:	0800ba42 	.word	0x0800ba42
 800ae64:	0800ba4c 	.word	0x0800ba4c
 800ae68:	08008765 	.word	0x08008765
 800ae6c:	0800abc5 	.word	0x0800abc5
 800ae70:	0800ba48 	.word	0x0800ba48

0800ae74 <__sfputc_r>:
 800ae74:	6893      	ldr	r3, [r2, #8]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	b410      	push	{r4}
 800ae7c:	6093      	str	r3, [r2, #8]
 800ae7e:	da08      	bge.n	800ae92 <__sfputc_r+0x1e>
 800ae80:	6994      	ldr	r4, [r2, #24]
 800ae82:	42a3      	cmp	r3, r4
 800ae84:	db01      	blt.n	800ae8a <__sfputc_r+0x16>
 800ae86:	290a      	cmp	r1, #10
 800ae88:	d103      	bne.n	800ae92 <__sfputc_r+0x1e>
 800ae8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae8e:	f7fe ba86 	b.w	800939e <__swbuf_r>
 800ae92:	6813      	ldr	r3, [r2, #0]
 800ae94:	1c58      	adds	r0, r3, #1
 800ae96:	6010      	str	r0, [r2, #0]
 800ae98:	7019      	strb	r1, [r3, #0]
 800ae9a:	4608      	mov	r0, r1
 800ae9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aea0:	4770      	bx	lr

0800aea2 <__sfputs_r>:
 800aea2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea4:	4606      	mov	r6, r0
 800aea6:	460f      	mov	r7, r1
 800aea8:	4614      	mov	r4, r2
 800aeaa:	18d5      	adds	r5, r2, r3
 800aeac:	42ac      	cmp	r4, r5
 800aeae:	d101      	bne.n	800aeb4 <__sfputs_r+0x12>
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e007      	b.n	800aec4 <__sfputs_r+0x22>
 800aeb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeb8:	463a      	mov	r2, r7
 800aeba:	4630      	mov	r0, r6
 800aebc:	f7ff ffda 	bl	800ae74 <__sfputc_r>
 800aec0:	1c43      	adds	r3, r0, #1
 800aec2:	d1f3      	bne.n	800aeac <__sfputs_r+0xa>
 800aec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aec8 <_vfiprintf_r>:
 800aec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aecc:	460d      	mov	r5, r1
 800aece:	b09d      	sub	sp, #116	@ 0x74
 800aed0:	4614      	mov	r4, r2
 800aed2:	4698      	mov	r8, r3
 800aed4:	4606      	mov	r6, r0
 800aed6:	b118      	cbz	r0, 800aee0 <_vfiprintf_r+0x18>
 800aed8:	6a03      	ldr	r3, [r0, #32]
 800aeda:	b90b      	cbnz	r3, 800aee0 <_vfiprintf_r+0x18>
 800aedc:	f7fe f884 	bl	8008fe8 <__sinit>
 800aee0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aee2:	07d9      	lsls	r1, r3, #31
 800aee4:	d405      	bmi.n	800aef2 <_vfiprintf_r+0x2a>
 800aee6:	89ab      	ldrh	r3, [r5, #12]
 800aee8:	059a      	lsls	r2, r3, #22
 800aeea:	d402      	bmi.n	800aef2 <_vfiprintf_r+0x2a>
 800aeec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeee:	f7fe fb84 	bl	80095fa <__retarget_lock_acquire_recursive>
 800aef2:	89ab      	ldrh	r3, [r5, #12]
 800aef4:	071b      	lsls	r3, r3, #28
 800aef6:	d501      	bpl.n	800aefc <_vfiprintf_r+0x34>
 800aef8:	692b      	ldr	r3, [r5, #16]
 800aefa:	b99b      	cbnz	r3, 800af24 <_vfiprintf_r+0x5c>
 800aefc:	4629      	mov	r1, r5
 800aefe:	4630      	mov	r0, r6
 800af00:	f7fe fa8c 	bl	800941c <__swsetup_r>
 800af04:	b170      	cbz	r0, 800af24 <_vfiprintf_r+0x5c>
 800af06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af08:	07dc      	lsls	r4, r3, #31
 800af0a:	d504      	bpl.n	800af16 <_vfiprintf_r+0x4e>
 800af0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af10:	b01d      	add	sp, #116	@ 0x74
 800af12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af16:	89ab      	ldrh	r3, [r5, #12]
 800af18:	0598      	lsls	r0, r3, #22
 800af1a:	d4f7      	bmi.n	800af0c <_vfiprintf_r+0x44>
 800af1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af1e:	f7fe fb6d 	bl	80095fc <__retarget_lock_release_recursive>
 800af22:	e7f3      	b.n	800af0c <_vfiprintf_r+0x44>
 800af24:	2300      	movs	r3, #0
 800af26:	9309      	str	r3, [sp, #36]	@ 0x24
 800af28:	2320      	movs	r3, #32
 800af2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af2e:	f8cd 800c 	str.w	r8, [sp, #12]
 800af32:	2330      	movs	r3, #48	@ 0x30
 800af34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b0e4 <_vfiprintf_r+0x21c>
 800af38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af3c:	f04f 0901 	mov.w	r9, #1
 800af40:	4623      	mov	r3, r4
 800af42:	469a      	mov	sl, r3
 800af44:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af48:	b10a      	cbz	r2, 800af4e <_vfiprintf_r+0x86>
 800af4a:	2a25      	cmp	r2, #37	@ 0x25
 800af4c:	d1f9      	bne.n	800af42 <_vfiprintf_r+0x7a>
 800af4e:	ebba 0b04 	subs.w	fp, sl, r4
 800af52:	d00b      	beq.n	800af6c <_vfiprintf_r+0xa4>
 800af54:	465b      	mov	r3, fp
 800af56:	4622      	mov	r2, r4
 800af58:	4629      	mov	r1, r5
 800af5a:	4630      	mov	r0, r6
 800af5c:	f7ff ffa1 	bl	800aea2 <__sfputs_r>
 800af60:	3001      	adds	r0, #1
 800af62:	f000 80a7 	beq.w	800b0b4 <_vfiprintf_r+0x1ec>
 800af66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af68:	445a      	add	r2, fp
 800af6a:	9209      	str	r2, [sp, #36]	@ 0x24
 800af6c:	f89a 3000 	ldrb.w	r3, [sl]
 800af70:	2b00      	cmp	r3, #0
 800af72:	f000 809f 	beq.w	800b0b4 <_vfiprintf_r+0x1ec>
 800af76:	2300      	movs	r3, #0
 800af78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af80:	f10a 0a01 	add.w	sl, sl, #1
 800af84:	9304      	str	r3, [sp, #16]
 800af86:	9307      	str	r3, [sp, #28]
 800af88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af8c:	931a      	str	r3, [sp, #104]	@ 0x68
 800af8e:	4654      	mov	r4, sl
 800af90:	2205      	movs	r2, #5
 800af92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af96:	4853      	ldr	r0, [pc, #332]	@ (800b0e4 <_vfiprintf_r+0x21c>)
 800af98:	f7f5 f91a 	bl	80001d0 <memchr>
 800af9c:	9a04      	ldr	r2, [sp, #16]
 800af9e:	b9d8      	cbnz	r0, 800afd8 <_vfiprintf_r+0x110>
 800afa0:	06d1      	lsls	r1, r2, #27
 800afa2:	bf44      	itt	mi
 800afa4:	2320      	movmi	r3, #32
 800afa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afaa:	0713      	lsls	r3, r2, #28
 800afac:	bf44      	itt	mi
 800afae:	232b      	movmi	r3, #43	@ 0x2b
 800afb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afb4:	f89a 3000 	ldrb.w	r3, [sl]
 800afb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800afba:	d015      	beq.n	800afe8 <_vfiprintf_r+0x120>
 800afbc:	9a07      	ldr	r2, [sp, #28]
 800afbe:	4654      	mov	r4, sl
 800afc0:	2000      	movs	r0, #0
 800afc2:	f04f 0c0a 	mov.w	ip, #10
 800afc6:	4621      	mov	r1, r4
 800afc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afcc:	3b30      	subs	r3, #48	@ 0x30
 800afce:	2b09      	cmp	r3, #9
 800afd0:	d94b      	bls.n	800b06a <_vfiprintf_r+0x1a2>
 800afd2:	b1b0      	cbz	r0, 800b002 <_vfiprintf_r+0x13a>
 800afd4:	9207      	str	r2, [sp, #28]
 800afd6:	e014      	b.n	800b002 <_vfiprintf_r+0x13a>
 800afd8:	eba0 0308 	sub.w	r3, r0, r8
 800afdc:	fa09 f303 	lsl.w	r3, r9, r3
 800afe0:	4313      	orrs	r3, r2
 800afe2:	9304      	str	r3, [sp, #16]
 800afe4:	46a2      	mov	sl, r4
 800afe6:	e7d2      	b.n	800af8e <_vfiprintf_r+0xc6>
 800afe8:	9b03      	ldr	r3, [sp, #12]
 800afea:	1d19      	adds	r1, r3, #4
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	9103      	str	r1, [sp, #12]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	bfbb      	ittet	lt
 800aff4:	425b      	neglt	r3, r3
 800aff6:	f042 0202 	orrlt.w	r2, r2, #2
 800affa:	9307      	strge	r3, [sp, #28]
 800affc:	9307      	strlt	r3, [sp, #28]
 800affe:	bfb8      	it	lt
 800b000:	9204      	strlt	r2, [sp, #16]
 800b002:	7823      	ldrb	r3, [r4, #0]
 800b004:	2b2e      	cmp	r3, #46	@ 0x2e
 800b006:	d10a      	bne.n	800b01e <_vfiprintf_r+0x156>
 800b008:	7863      	ldrb	r3, [r4, #1]
 800b00a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b00c:	d132      	bne.n	800b074 <_vfiprintf_r+0x1ac>
 800b00e:	9b03      	ldr	r3, [sp, #12]
 800b010:	1d1a      	adds	r2, r3, #4
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	9203      	str	r2, [sp, #12]
 800b016:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b01a:	3402      	adds	r4, #2
 800b01c:	9305      	str	r3, [sp, #20]
 800b01e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b0f4 <_vfiprintf_r+0x22c>
 800b022:	7821      	ldrb	r1, [r4, #0]
 800b024:	2203      	movs	r2, #3
 800b026:	4650      	mov	r0, sl
 800b028:	f7f5 f8d2 	bl	80001d0 <memchr>
 800b02c:	b138      	cbz	r0, 800b03e <_vfiprintf_r+0x176>
 800b02e:	9b04      	ldr	r3, [sp, #16]
 800b030:	eba0 000a 	sub.w	r0, r0, sl
 800b034:	2240      	movs	r2, #64	@ 0x40
 800b036:	4082      	lsls	r2, r0
 800b038:	4313      	orrs	r3, r2
 800b03a:	3401      	adds	r4, #1
 800b03c:	9304      	str	r3, [sp, #16]
 800b03e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b042:	4829      	ldr	r0, [pc, #164]	@ (800b0e8 <_vfiprintf_r+0x220>)
 800b044:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b048:	2206      	movs	r2, #6
 800b04a:	f7f5 f8c1 	bl	80001d0 <memchr>
 800b04e:	2800      	cmp	r0, #0
 800b050:	d03f      	beq.n	800b0d2 <_vfiprintf_r+0x20a>
 800b052:	4b26      	ldr	r3, [pc, #152]	@ (800b0ec <_vfiprintf_r+0x224>)
 800b054:	bb1b      	cbnz	r3, 800b09e <_vfiprintf_r+0x1d6>
 800b056:	9b03      	ldr	r3, [sp, #12]
 800b058:	3307      	adds	r3, #7
 800b05a:	f023 0307 	bic.w	r3, r3, #7
 800b05e:	3308      	adds	r3, #8
 800b060:	9303      	str	r3, [sp, #12]
 800b062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b064:	443b      	add	r3, r7
 800b066:	9309      	str	r3, [sp, #36]	@ 0x24
 800b068:	e76a      	b.n	800af40 <_vfiprintf_r+0x78>
 800b06a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b06e:	460c      	mov	r4, r1
 800b070:	2001      	movs	r0, #1
 800b072:	e7a8      	b.n	800afc6 <_vfiprintf_r+0xfe>
 800b074:	2300      	movs	r3, #0
 800b076:	3401      	adds	r4, #1
 800b078:	9305      	str	r3, [sp, #20]
 800b07a:	4619      	mov	r1, r3
 800b07c:	f04f 0c0a 	mov.w	ip, #10
 800b080:	4620      	mov	r0, r4
 800b082:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b086:	3a30      	subs	r2, #48	@ 0x30
 800b088:	2a09      	cmp	r2, #9
 800b08a:	d903      	bls.n	800b094 <_vfiprintf_r+0x1cc>
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d0c6      	beq.n	800b01e <_vfiprintf_r+0x156>
 800b090:	9105      	str	r1, [sp, #20]
 800b092:	e7c4      	b.n	800b01e <_vfiprintf_r+0x156>
 800b094:	fb0c 2101 	mla	r1, ip, r1, r2
 800b098:	4604      	mov	r4, r0
 800b09a:	2301      	movs	r3, #1
 800b09c:	e7f0      	b.n	800b080 <_vfiprintf_r+0x1b8>
 800b09e:	ab03      	add	r3, sp, #12
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	462a      	mov	r2, r5
 800b0a4:	4b12      	ldr	r3, [pc, #72]	@ (800b0f0 <_vfiprintf_r+0x228>)
 800b0a6:	a904      	add	r1, sp, #16
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	f7fd fb5b 	bl	8008764 <_printf_float>
 800b0ae:	4607      	mov	r7, r0
 800b0b0:	1c78      	adds	r0, r7, #1
 800b0b2:	d1d6      	bne.n	800b062 <_vfiprintf_r+0x19a>
 800b0b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0b6:	07d9      	lsls	r1, r3, #31
 800b0b8:	d405      	bmi.n	800b0c6 <_vfiprintf_r+0x1fe>
 800b0ba:	89ab      	ldrh	r3, [r5, #12]
 800b0bc:	059a      	lsls	r2, r3, #22
 800b0be:	d402      	bmi.n	800b0c6 <_vfiprintf_r+0x1fe>
 800b0c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0c2:	f7fe fa9b 	bl	80095fc <__retarget_lock_release_recursive>
 800b0c6:	89ab      	ldrh	r3, [r5, #12]
 800b0c8:	065b      	lsls	r3, r3, #25
 800b0ca:	f53f af1f 	bmi.w	800af0c <_vfiprintf_r+0x44>
 800b0ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0d0:	e71e      	b.n	800af10 <_vfiprintf_r+0x48>
 800b0d2:	ab03      	add	r3, sp, #12
 800b0d4:	9300      	str	r3, [sp, #0]
 800b0d6:	462a      	mov	r2, r5
 800b0d8:	4b05      	ldr	r3, [pc, #20]	@ (800b0f0 <_vfiprintf_r+0x228>)
 800b0da:	a904      	add	r1, sp, #16
 800b0dc:	4630      	mov	r0, r6
 800b0de:	f7fd fdd9 	bl	8008c94 <_printf_i>
 800b0e2:	e7e4      	b.n	800b0ae <_vfiprintf_r+0x1e6>
 800b0e4:	0800ba42 	.word	0x0800ba42
 800b0e8:	0800ba4c 	.word	0x0800ba4c
 800b0ec:	08008765 	.word	0x08008765
 800b0f0:	0800aea3 	.word	0x0800aea3
 800b0f4:	0800ba48 	.word	0x0800ba48

0800b0f8 <__sflush_r>:
 800b0f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b100:	0716      	lsls	r6, r2, #28
 800b102:	4605      	mov	r5, r0
 800b104:	460c      	mov	r4, r1
 800b106:	d454      	bmi.n	800b1b2 <__sflush_r+0xba>
 800b108:	684b      	ldr	r3, [r1, #4]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	dc02      	bgt.n	800b114 <__sflush_r+0x1c>
 800b10e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b110:	2b00      	cmp	r3, #0
 800b112:	dd48      	ble.n	800b1a6 <__sflush_r+0xae>
 800b114:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b116:	2e00      	cmp	r6, #0
 800b118:	d045      	beq.n	800b1a6 <__sflush_r+0xae>
 800b11a:	2300      	movs	r3, #0
 800b11c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b120:	682f      	ldr	r7, [r5, #0]
 800b122:	6a21      	ldr	r1, [r4, #32]
 800b124:	602b      	str	r3, [r5, #0]
 800b126:	d030      	beq.n	800b18a <__sflush_r+0x92>
 800b128:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b12a:	89a3      	ldrh	r3, [r4, #12]
 800b12c:	0759      	lsls	r1, r3, #29
 800b12e:	d505      	bpl.n	800b13c <__sflush_r+0x44>
 800b130:	6863      	ldr	r3, [r4, #4]
 800b132:	1ad2      	subs	r2, r2, r3
 800b134:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b136:	b10b      	cbz	r3, 800b13c <__sflush_r+0x44>
 800b138:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b13a:	1ad2      	subs	r2, r2, r3
 800b13c:	2300      	movs	r3, #0
 800b13e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b140:	6a21      	ldr	r1, [r4, #32]
 800b142:	4628      	mov	r0, r5
 800b144:	47b0      	blx	r6
 800b146:	1c43      	adds	r3, r0, #1
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	d106      	bne.n	800b15a <__sflush_r+0x62>
 800b14c:	6829      	ldr	r1, [r5, #0]
 800b14e:	291d      	cmp	r1, #29
 800b150:	d82b      	bhi.n	800b1aa <__sflush_r+0xb2>
 800b152:	4a2a      	ldr	r2, [pc, #168]	@ (800b1fc <__sflush_r+0x104>)
 800b154:	40ca      	lsrs	r2, r1
 800b156:	07d6      	lsls	r6, r2, #31
 800b158:	d527      	bpl.n	800b1aa <__sflush_r+0xb2>
 800b15a:	2200      	movs	r2, #0
 800b15c:	6062      	str	r2, [r4, #4]
 800b15e:	04d9      	lsls	r1, r3, #19
 800b160:	6922      	ldr	r2, [r4, #16]
 800b162:	6022      	str	r2, [r4, #0]
 800b164:	d504      	bpl.n	800b170 <__sflush_r+0x78>
 800b166:	1c42      	adds	r2, r0, #1
 800b168:	d101      	bne.n	800b16e <__sflush_r+0x76>
 800b16a:	682b      	ldr	r3, [r5, #0]
 800b16c:	b903      	cbnz	r3, 800b170 <__sflush_r+0x78>
 800b16e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b170:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b172:	602f      	str	r7, [r5, #0]
 800b174:	b1b9      	cbz	r1, 800b1a6 <__sflush_r+0xae>
 800b176:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b17a:	4299      	cmp	r1, r3
 800b17c:	d002      	beq.n	800b184 <__sflush_r+0x8c>
 800b17e:	4628      	mov	r0, r5
 800b180:	f7ff f8a6 	bl	800a2d0 <_free_r>
 800b184:	2300      	movs	r3, #0
 800b186:	6363      	str	r3, [r4, #52]	@ 0x34
 800b188:	e00d      	b.n	800b1a6 <__sflush_r+0xae>
 800b18a:	2301      	movs	r3, #1
 800b18c:	4628      	mov	r0, r5
 800b18e:	47b0      	blx	r6
 800b190:	4602      	mov	r2, r0
 800b192:	1c50      	adds	r0, r2, #1
 800b194:	d1c9      	bne.n	800b12a <__sflush_r+0x32>
 800b196:	682b      	ldr	r3, [r5, #0]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d0c6      	beq.n	800b12a <__sflush_r+0x32>
 800b19c:	2b1d      	cmp	r3, #29
 800b19e:	d001      	beq.n	800b1a4 <__sflush_r+0xac>
 800b1a0:	2b16      	cmp	r3, #22
 800b1a2:	d11e      	bne.n	800b1e2 <__sflush_r+0xea>
 800b1a4:	602f      	str	r7, [r5, #0]
 800b1a6:	2000      	movs	r0, #0
 800b1a8:	e022      	b.n	800b1f0 <__sflush_r+0xf8>
 800b1aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ae:	b21b      	sxth	r3, r3
 800b1b0:	e01b      	b.n	800b1ea <__sflush_r+0xf2>
 800b1b2:	690f      	ldr	r7, [r1, #16]
 800b1b4:	2f00      	cmp	r7, #0
 800b1b6:	d0f6      	beq.n	800b1a6 <__sflush_r+0xae>
 800b1b8:	0793      	lsls	r3, r2, #30
 800b1ba:	680e      	ldr	r6, [r1, #0]
 800b1bc:	bf08      	it	eq
 800b1be:	694b      	ldreq	r3, [r1, #20]
 800b1c0:	600f      	str	r7, [r1, #0]
 800b1c2:	bf18      	it	ne
 800b1c4:	2300      	movne	r3, #0
 800b1c6:	eba6 0807 	sub.w	r8, r6, r7
 800b1ca:	608b      	str	r3, [r1, #8]
 800b1cc:	f1b8 0f00 	cmp.w	r8, #0
 800b1d0:	dde9      	ble.n	800b1a6 <__sflush_r+0xae>
 800b1d2:	6a21      	ldr	r1, [r4, #32]
 800b1d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b1d6:	4643      	mov	r3, r8
 800b1d8:	463a      	mov	r2, r7
 800b1da:	4628      	mov	r0, r5
 800b1dc:	47b0      	blx	r6
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	dc08      	bgt.n	800b1f4 <__sflush_r+0xfc>
 800b1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ea:	81a3      	strh	r3, [r4, #12]
 800b1ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1f4:	4407      	add	r7, r0
 800b1f6:	eba8 0800 	sub.w	r8, r8, r0
 800b1fa:	e7e7      	b.n	800b1cc <__sflush_r+0xd4>
 800b1fc:	20400001 	.word	0x20400001

0800b200 <_fflush_r>:
 800b200:	b538      	push	{r3, r4, r5, lr}
 800b202:	690b      	ldr	r3, [r1, #16]
 800b204:	4605      	mov	r5, r0
 800b206:	460c      	mov	r4, r1
 800b208:	b913      	cbnz	r3, 800b210 <_fflush_r+0x10>
 800b20a:	2500      	movs	r5, #0
 800b20c:	4628      	mov	r0, r5
 800b20e:	bd38      	pop	{r3, r4, r5, pc}
 800b210:	b118      	cbz	r0, 800b21a <_fflush_r+0x1a>
 800b212:	6a03      	ldr	r3, [r0, #32]
 800b214:	b90b      	cbnz	r3, 800b21a <_fflush_r+0x1a>
 800b216:	f7fd fee7 	bl	8008fe8 <__sinit>
 800b21a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d0f3      	beq.n	800b20a <_fflush_r+0xa>
 800b222:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b224:	07d0      	lsls	r0, r2, #31
 800b226:	d404      	bmi.n	800b232 <_fflush_r+0x32>
 800b228:	0599      	lsls	r1, r3, #22
 800b22a:	d402      	bmi.n	800b232 <_fflush_r+0x32>
 800b22c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b22e:	f7fe f9e4 	bl	80095fa <__retarget_lock_acquire_recursive>
 800b232:	4628      	mov	r0, r5
 800b234:	4621      	mov	r1, r4
 800b236:	f7ff ff5f 	bl	800b0f8 <__sflush_r>
 800b23a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b23c:	07da      	lsls	r2, r3, #31
 800b23e:	4605      	mov	r5, r0
 800b240:	d4e4      	bmi.n	800b20c <_fflush_r+0xc>
 800b242:	89a3      	ldrh	r3, [r4, #12]
 800b244:	059b      	lsls	r3, r3, #22
 800b246:	d4e1      	bmi.n	800b20c <_fflush_r+0xc>
 800b248:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b24a:	f7fe f9d7 	bl	80095fc <__retarget_lock_release_recursive>
 800b24e:	e7dd      	b.n	800b20c <_fflush_r+0xc>

0800b250 <__swhatbuf_r>:
 800b250:	b570      	push	{r4, r5, r6, lr}
 800b252:	460c      	mov	r4, r1
 800b254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b258:	2900      	cmp	r1, #0
 800b25a:	b096      	sub	sp, #88	@ 0x58
 800b25c:	4615      	mov	r5, r2
 800b25e:	461e      	mov	r6, r3
 800b260:	da0d      	bge.n	800b27e <__swhatbuf_r+0x2e>
 800b262:	89a3      	ldrh	r3, [r4, #12]
 800b264:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b268:	f04f 0100 	mov.w	r1, #0
 800b26c:	bf14      	ite	ne
 800b26e:	2340      	movne	r3, #64	@ 0x40
 800b270:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b274:	2000      	movs	r0, #0
 800b276:	6031      	str	r1, [r6, #0]
 800b278:	602b      	str	r3, [r5, #0]
 800b27a:	b016      	add	sp, #88	@ 0x58
 800b27c:	bd70      	pop	{r4, r5, r6, pc}
 800b27e:	466a      	mov	r2, sp
 800b280:	f000 f896 	bl	800b3b0 <_fstat_r>
 800b284:	2800      	cmp	r0, #0
 800b286:	dbec      	blt.n	800b262 <__swhatbuf_r+0x12>
 800b288:	9901      	ldr	r1, [sp, #4]
 800b28a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b28e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b292:	4259      	negs	r1, r3
 800b294:	4159      	adcs	r1, r3
 800b296:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b29a:	e7eb      	b.n	800b274 <__swhatbuf_r+0x24>

0800b29c <__smakebuf_r>:
 800b29c:	898b      	ldrh	r3, [r1, #12]
 800b29e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2a0:	079d      	lsls	r5, r3, #30
 800b2a2:	4606      	mov	r6, r0
 800b2a4:	460c      	mov	r4, r1
 800b2a6:	d507      	bpl.n	800b2b8 <__smakebuf_r+0x1c>
 800b2a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b2ac:	6023      	str	r3, [r4, #0]
 800b2ae:	6123      	str	r3, [r4, #16]
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	6163      	str	r3, [r4, #20]
 800b2b4:	b003      	add	sp, #12
 800b2b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2b8:	ab01      	add	r3, sp, #4
 800b2ba:	466a      	mov	r2, sp
 800b2bc:	f7ff ffc8 	bl	800b250 <__swhatbuf_r>
 800b2c0:	9f00      	ldr	r7, [sp, #0]
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	4639      	mov	r1, r7
 800b2c6:	4630      	mov	r0, r6
 800b2c8:	f7ff f876 	bl	800a3b8 <_malloc_r>
 800b2cc:	b948      	cbnz	r0, 800b2e2 <__smakebuf_r+0x46>
 800b2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2d2:	059a      	lsls	r2, r3, #22
 800b2d4:	d4ee      	bmi.n	800b2b4 <__smakebuf_r+0x18>
 800b2d6:	f023 0303 	bic.w	r3, r3, #3
 800b2da:	f043 0302 	orr.w	r3, r3, #2
 800b2de:	81a3      	strh	r3, [r4, #12]
 800b2e0:	e7e2      	b.n	800b2a8 <__smakebuf_r+0xc>
 800b2e2:	89a3      	ldrh	r3, [r4, #12]
 800b2e4:	6020      	str	r0, [r4, #0]
 800b2e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2ea:	81a3      	strh	r3, [r4, #12]
 800b2ec:	9b01      	ldr	r3, [sp, #4]
 800b2ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2f2:	b15b      	cbz	r3, 800b30c <__smakebuf_r+0x70>
 800b2f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	f000 f86b 	bl	800b3d4 <_isatty_r>
 800b2fe:	b128      	cbz	r0, 800b30c <__smakebuf_r+0x70>
 800b300:	89a3      	ldrh	r3, [r4, #12]
 800b302:	f023 0303 	bic.w	r3, r3, #3
 800b306:	f043 0301 	orr.w	r3, r3, #1
 800b30a:	81a3      	strh	r3, [r4, #12]
 800b30c:	89a3      	ldrh	r3, [r4, #12]
 800b30e:	431d      	orrs	r5, r3
 800b310:	81a5      	strh	r5, [r4, #12]
 800b312:	e7cf      	b.n	800b2b4 <__smakebuf_r+0x18>

0800b314 <_putc_r>:
 800b314:	b570      	push	{r4, r5, r6, lr}
 800b316:	460d      	mov	r5, r1
 800b318:	4614      	mov	r4, r2
 800b31a:	4606      	mov	r6, r0
 800b31c:	b118      	cbz	r0, 800b326 <_putc_r+0x12>
 800b31e:	6a03      	ldr	r3, [r0, #32]
 800b320:	b90b      	cbnz	r3, 800b326 <_putc_r+0x12>
 800b322:	f7fd fe61 	bl	8008fe8 <__sinit>
 800b326:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b328:	07d8      	lsls	r0, r3, #31
 800b32a:	d405      	bmi.n	800b338 <_putc_r+0x24>
 800b32c:	89a3      	ldrh	r3, [r4, #12]
 800b32e:	0599      	lsls	r1, r3, #22
 800b330:	d402      	bmi.n	800b338 <_putc_r+0x24>
 800b332:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b334:	f7fe f961 	bl	80095fa <__retarget_lock_acquire_recursive>
 800b338:	68a3      	ldr	r3, [r4, #8]
 800b33a:	3b01      	subs	r3, #1
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	60a3      	str	r3, [r4, #8]
 800b340:	da05      	bge.n	800b34e <_putc_r+0x3a>
 800b342:	69a2      	ldr	r2, [r4, #24]
 800b344:	4293      	cmp	r3, r2
 800b346:	db12      	blt.n	800b36e <_putc_r+0x5a>
 800b348:	b2eb      	uxtb	r3, r5
 800b34a:	2b0a      	cmp	r3, #10
 800b34c:	d00f      	beq.n	800b36e <_putc_r+0x5a>
 800b34e:	6823      	ldr	r3, [r4, #0]
 800b350:	1c5a      	adds	r2, r3, #1
 800b352:	6022      	str	r2, [r4, #0]
 800b354:	701d      	strb	r5, [r3, #0]
 800b356:	b2ed      	uxtb	r5, r5
 800b358:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b35a:	07da      	lsls	r2, r3, #31
 800b35c:	d405      	bmi.n	800b36a <_putc_r+0x56>
 800b35e:	89a3      	ldrh	r3, [r4, #12]
 800b360:	059b      	lsls	r3, r3, #22
 800b362:	d402      	bmi.n	800b36a <_putc_r+0x56>
 800b364:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b366:	f7fe f949 	bl	80095fc <__retarget_lock_release_recursive>
 800b36a:	4628      	mov	r0, r5
 800b36c:	bd70      	pop	{r4, r5, r6, pc}
 800b36e:	4629      	mov	r1, r5
 800b370:	4622      	mov	r2, r4
 800b372:	4630      	mov	r0, r6
 800b374:	f7fe f813 	bl	800939e <__swbuf_r>
 800b378:	4605      	mov	r5, r0
 800b37a:	e7ed      	b.n	800b358 <_putc_r+0x44>

0800b37c <memmove>:
 800b37c:	4288      	cmp	r0, r1
 800b37e:	b510      	push	{r4, lr}
 800b380:	eb01 0402 	add.w	r4, r1, r2
 800b384:	d902      	bls.n	800b38c <memmove+0x10>
 800b386:	4284      	cmp	r4, r0
 800b388:	4623      	mov	r3, r4
 800b38a:	d807      	bhi.n	800b39c <memmove+0x20>
 800b38c:	1e43      	subs	r3, r0, #1
 800b38e:	42a1      	cmp	r1, r4
 800b390:	d008      	beq.n	800b3a4 <memmove+0x28>
 800b392:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b396:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b39a:	e7f8      	b.n	800b38e <memmove+0x12>
 800b39c:	4402      	add	r2, r0
 800b39e:	4601      	mov	r1, r0
 800b3a0:	428a      	cmp	r2, r1
 800b3a2:	d100      	bne.n	800b3a6 <memmove+0x2a>
 800b3a4:	bd10      	pop	{r4, pc}
 800b3a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b3aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b3ae:	e7f7      	b.n	800b3a0 <memmove+0x24>

0800b3b0 <_fstat_r>:
 800b3b0:	b538      	push	{r3, r4, r5, lr}
 800b3b2:	4d07      	ldr	r5, [pc, #28]	@ (800b3d0 <_fstat_r+0x20>)
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	4608      	mov	r0, r1
 800b3ba:	4611      	mov	r1, r2
 800b3bc:	602b      	str	r3, [r5, #0]
 800b3be:	f7f7 fda3 	bl	8002f08 <_fstat>
 800b3c2:	1c43      	adds	r3, r0, #1
 800b3c4:	d102      	bne.n	800b3cc <_fstat_r+0x1c>
 800b3c6:	682b      	ldr	r3, [r5, #0]
 800b3c8:	b103      	cbz	r3, 800b3cc <_fstat_r+0x1c>
 800b3ca:	6023      	str	r3, [r4, #0]
 800b3cc:	bd38      	pop	{r3, r4, r5, pc}
 800b3ce:	bf00      	nop
 800b3d0:	2000161c 	.word	0x2000161c

0800b3d4 <_isatty_r>:
 800b3d4:	b538      	push	{r3, r4, r5, lr}
 800b3d6:	4d06      	ldr	r5, [pc, #24]	@ (800b3f0 <_isatty_r+0x1c>)
 800b3d8:	2300      	movs	r3, #0
 800b3da:	4604      	mov	r4, r0
 800b3dc:	4608      	mov	r0, r1
 800b3de:	602b      	str	r3, [r5, #0]
 800b3e0:	f7f7 fda2 	bl	8002f28 <_isatty>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_isatty_r+0x1a>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_isatty_r+0x1a>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	2000161c 	.word	0x2000161c

0800b3f4 <_sbrk_r>:
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	4d06      	ldr	r5, [pc, #24]	@ (800b410 <_sbrk_r+0x1c>)
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	4604      	mov	r4, r0
 800b3fc:	4608      	mov	r0, r1
 800b3fe:	602b      	str	r3, [r5, #0]
 800b400:	f7f7 fdaa 	bl	8002f58 <_sbrk>
 800b404:	1c43      	adds	r3, r0, #1
 800b406:	d102      	bne.n	800b40e <_sbrk_r+0x1a>
 800b408:	682b      	ldr	r3, [r5, #0]
 800b40a:	b103      	cbz	r3, 800b40e <_sbrk_r+0x1a>
 800b40c:	6023      	str	r3, [r4, #0]
 800b40e:	bd38      	pop	{r3, r4, r5, pc}
 800b410:	2000161c 	.word	0x2000161c

0800b414 <__assert_func>:
 800b414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b416:	4614      	mov	r4, r2
 800b418:	461a      	mov	r2, r3
 800b41a:	4b09      	ldr	r3, [pc, #36]	@ (800b440 <__assert_func+0x2c>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4605      	mov	r5, r0
 800b420:	68d8      	ldr	r0, [r3, #12]
 800b422:	b14c      	cbz	r4, 800b438 <__assert_func+0x24>
 800b424:	4b07      	ldr	r3, [pc, #28]	@ (800b444 <__assert_func+0x30>)
 800b426:	9100      	str	r1, [sp, #0]
 800b428:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b42c:	4906      	ldr	r1, [pc, #24]	@ (800b448 <__assert_func+0x34>)
 800b42e:	462b      	mov	r3, r5
 800b430:	f000 f870 	bl	800b514 <fiprintf>
 800b434:	f000 f880 	bl	800b538 <abort>
 800b438:	4b04      	ldr	r3, [pc, #16]	@ (800b44c <__assert_func+0x38>)
 800b43a:	461c      	mov	r4, r3
 800b43c:	e7f3      	b.n	800b426 <__assert_func+0x12>
 800b43e:	bf00      	nop
 800b440:	20000054 	.word	0x20000054
 800b444:	0800ba5d 	.word	0x0800ba5d
 800b448:	0800ba6a 	.word	0x0800ba6a
 800b44c:	0800ba98 	.word	0x0800ba98

0800b450 <_calloc_r>:
 800b450:	b570      	push	{r4, r5, r6, lr}
 800b452:	fba1 5402 	umull	r5, r4, r1, r2
 800b456:	b934      	cbnz	r4, 800b466 <_calloc_r+0x16>
 800b458:	4629      	mov	r1, r5
 800b45a:	f7fe ffad 	bl	800a3b8 <_malloc_r>
 800b45e:	4606      	mov	r6, r0
 800b460:	b928      	cbnz	r0, 800b46e <_calloc_r+0x1e>
 800b462:	4630      	mov	r0, r6
 800b464:	bd70      	pop	{r4, r5, r6, pc}
 800b466:	220c      	movs	r2, #12
 800b468:	6002      	str	r2, [r0, #0]
 800b46a:	2600      	movs	r6, #0
 800b46c:	e7f9      	b.n	800b462 <_calloc_r+0x12>
 800b46e:	462a      	mov	r2, r5
 800b470:	4621      	mov	r1, r4
 800b472:	f7fe f829 	bl	80094c8 <memset>
 800b476:	e7f4      	b.n	800b462 <_calloc_r+0x12>

0800b478 <__ascii_mbtowc>:
 800b478:	b082      	sub	sp, #8
 800b47a:	b901      	cbnz	r1, 800b47e <__ascii_mbtowc+0x6>
 800b47c:	a901      	add	r1, sp, #4
 800b47e:	b142      	cbz	r2, 800b492 <__ascii_mbtowc+0x1a>
 800b480:	b14b      	cbz	r3, 800b496 <__ascii_mbtowc+0x1e>
 800b482:	7813      	ldrb	r3, [r2, #0]
 800b484:	600b      	str	r3, [r1, #0]
 800b486:	7812      	ldrb	r2, [r2, #0]
 800b488:	1e10      	subs	r0, r2, #0
 800b48a:	bf18      	it	ne
 800b48c:	2001      	movne	r0, #1
 800b48e:	b002      	add	sp, #8
 800b490:	4770      	bx	lr
 800b492:	4610      	mov	r0, r2
 800b494:	e7fb      	b.n	800b48e <__ascii_mbtowc+0x16>
 800b496:	f06f 0001 	mvn.w	r0, #1
 800b49a:	e7f8      	b.n	800b48e <__ascii_mbtowc+0x16>

0800b49c <_realloc_r>:
 800b49c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4a0:	4607      	mov	r7, r0
 800b4a2:	4614      	mov	r4, r2
 800b4a4:	460d      	mov	r5, r1
 800b4a6:	b921      	cbnz	r1, 800b4b2 <_realloc_r+0x16>
 800b4a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4ac:	4611      	mov	r1, r2
 800b4ae:	f7fe bf83 	b.w	800a3b8 <_malloc_r>
 800b4b2:	b92a      	cbnz	r2, 800b4c0 <_realloc_r+0x24>
 800b4b4:	f7fe ff0c 	bl	800a2d0 <_free_r>
 800b4b8:	4625      	mov	r5, r4
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4c0:	f000 f841 	bl	800b546 <_malloc_usable_size_r>
 800b4c4:	4284      	cmp	r4, r0
 800b4c6:	4606      	mov	r6, r0
 800b4c8:	d802      	bhi.n	800b4d0 <_realloc_r+0x34>
 800b4ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b4ce:	d8f4      	bhi.n	800b4ba <_realloc_r+0x1e>
 800b4d0:	4621      	mov	r1, r4
 800b4d2:	4638      	mov	r0, r7
 800b4d4:	f7fe ff70 	bl	800a3b8 <_malloc_r>
 800b4d8:	4680      	mov	r8, r0
 800b4da:	b908      	cbnz	r0, 800b4e0 <_realloc_r+0x44>
 800b4dc:	4645      	mov	r5, r8
 800b4de:	e7ec      	b.n	800b4ba <_realloc_r+0x1e>
 800b4e0:	42b4      	cmp	r4, r6
 800b4e2:	4622      	mov	r2, r4
 800b4e4:	4629      	mov	r1, r5
 800b4e6:	bf28      	it	cs
 800b4e8:	4632      	movcs	r2, r6
 800b4ea:	f7fe f888 	bl	80095fe <memcpy>
 800b4ee:	4629      	mov	r1, r5
 800b4f0:	4638      	mov	r0, r7
 800b4f2:	f7fe feed 	bl	800a2d0 <_free_r>
 800b4f6:	e7f1      	b.n	800b4dc <_realloc_r+0x40>

0800b4f8 <__ascii_wctomb>:
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	4608      	mov	r0, r1
 800b4fc:	b141      	cbz	r1, 800b510 <__ascii_wctomb+0x18>
 800b4fe:	2aff      	cmp	r2, #255	@ 0xff
 800b500:	d904      	bls.n	800b50c <__ascii_wctomb+0x14>
 800b502:	228a      	movs	r2, #138	@ 0x8a
 800b504:	601a      	str	r2, [r3, #0]
 800b506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b50a:	4770      	bx	lr
 800b50c:	700a      	strb	r2, [r1, #0]
 800b50e:	2001      	movs	r0, #1
 800b510:	4770      	bx	lr
	...

0800b514 <fiprintf>:
 800b514:	b40e      	push	{r1, r2, r3}
 800b516:	b503      	push	{r0, r1, lr}
 800b518:	4601      	mov	r1, r0
 800b51a:	ab03      	add	r3, sp, #12
 800b51c:	4805      	ldr	r0, [pc, #20]	@ (800b534 <fiprintf+0x20>)
 800b51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b522:	6800      	ldr	r0, [r0, #0]
 800b524:	9301      	str	r3, [sp, #4]
 800b526:	f7ff fccf 	bl	800aec8 <_vfiprintf_r>
 800b52a:	b002      	add	sp, #8
 800b52c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b530:	b003      	add	sp, #12
 800b532:	4770      	bx	lr
 800b534:	20000054 	.word	0x20000054

0800b538 <abort>:
 800b538:	b508      	push	{r3, lr}
 800b53a:	2006      	movs	r0, #6
 800b53c:	f000 f834 	bl	800b5a8 <raise>
 800b540:	2001      	movs	r0, #1
 800b542:	f7f7 fc91 	bl	8002e68 <_exit>

0800b546 <_malloc_usable_size_r>:
 800b546:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b54a:	1f18      	subs	r0, r3, #4
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	bfbc      	itt	lt
 800b550:	580b      	ldrlt	r3, [r1, r0]
 800b552:	18c0      	addlt	r0, r0, r3
 800b554:	4770      	bx	lr

0800b556 <_raise_r>:
 800b556:	291f      	cmp	r1, #31
 800b558:	b538      	push	{r3, r4, r5, lr}
 800b55a:	4605      	mov	r5, r0
 800b55c:	460c      	mov	r4, r1
 800b55e:	d904      	bls.n	800b56a <_raise_r+0x14>
 800b560:	2316      	movs	r3, #22
 800b562:	6003      	str	r3, [r0, #0]
 800b564:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b568:	bd38      	pop	{r3, r4, r5, pc}
 800b56a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b56c:	b112      	cbz	r2, 800b574 <_raise_r+0x1e>
 800b56e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b572:	b94b      	cbnz	r3, 800b588 <_raise_r+0x32>
 800b574:	4628      	mov	r0, r5
 800b576:	f000 f831 	bl	800b5dc <_getpid_r>
 800b57a:	4622      	mov	r2, r4
 800b57c:	4601      	mov	r1, r0
 800b57e:	4628      	mov	r0, r5
 800b580:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b584:	f000 b818 	b.w	800b5b8 <_kill_r>
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d00a      	beq.n	800b5a2 <_raise_r+0x4c>
 800b58c:	1c59      	adds	r1, r3, #1
 800b58e:	d103      	bne.n	800b598 <_raise_r+0x42>
 800b590:	2316      	movs	r3, #22
 800b592:	6003      	str	r3, [r0, #0]
 800b594:	2001      	movs	r0, #1
 800b596:	e7e7      	b.n	800b568 <_raise_r+0x12>
 800b598:	2100      	movs	r1, #0
 800b59a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b59e:	4620      	mov	r0, r4
 800b5a0:	4798      	blx	r3
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	e7e0      	b.n	800b568 <_raise_r+0x12>
	...

0800b5a8 <raise>:
 800b5a8:	4b02      	ldr	r3, [pc, #8]	@ (800b5b4 <raise+0xc>)
 800b5aa:	4601      	mov	r1, r0
 800b5ac:	6818      	ldr	r0, [r3, #0]
 800b5ae:	f7ff bfd2 	b.w	800b556 <_raise_r>
 800b5b2:	bf00      	nop
 800b5b4:	20000054 	.word	0x20000054

0800b5b8 <_kill_r>:
 800b5b8:	b538      	push	{r3, r4, r5, lr}
 800b5ba:	4d07      	ldr	r5, [pc, #28]	@ (800b5d8 <_kill_r+0x20>)
 800b5bc:	2300      	movs	r3, #0
 800b5be:	4604      	mov	r4, r0
 800b5c0:	4608      	mov	r0, r1
 800b5c2:	4611      	mov	r1, r2
 800b5c4:	602b      	str	r3, [r5, #0]
 800b5c6:	f7f7 fc3f 	bl	8002e48 <_kill>
 800b5ca:	1c43      	adds	r3, r0, #1
 800b5cc:	d102      	bne.n	800b5d4 <_kill_r+0x1c>
 800b5ce:	682b      	ldr	r3, [r5, #0]
 800b5d0:	b103      	cbz	r3, 800b5d4 <_kill_r+0x1c>
 800b5d2:	6023      	str	r3, [r4, #0]
 800b5d4:	bd38      	pop	{r3, r4, r5, pc}
 800b5d6:	bf00      	nop
 800b5d8:	2000161c 	.word	0x2000161c

0800b5dc <_getpid_r>:
 800b5dc:	f7f7 bc2c 	b.w	8002e38 <_getpid>

0800b5e0 <_init>:
 800b5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5e2:	bf00      	nop
 800b5e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5e6:	bc08      	pop	{r3}
 800b5e8:	469e      	mov	lr, r3
 800b5ea:	4770      	bx	lr

0800b5ec <_fini>:
 800b5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ee:	bf00      	nop
 800b5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5f2:	bc08      	pop	{r3}
 800b5f4:	469e      	mov	lr, r3
 800b5f6:	4770      	bx	lr
