 ```verilog
always @(posedge clk) begin
    if (sel == 0)
        out = a;
    else if (sel == 1)
        out = b;
    else if (sel == 2)
        out = c;
    else if (sel == 3)
        out = d;
    else if (sel == 4)
        out = e;
    else if (sel == 5)
        out = f;
    else if (sel == 6)
        out = g;
    else if (sel == 7)
        out = h;
    else if (sel == 8)
        out = i;
    else
        out = 16'b1111_1111_1111_1111; // assign '1' to all output bits for sel >= 9
end