# Thu Aug  5 13:03:25 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_1 (in view: work.sdtop(verilog)) on net led_1 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_2 (in view: work.sdtop(verilog)) on net led_2 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_3 (in view: work.sdtop(verilog)) on net led_3 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_4 (in view: work.sdtop(verilog)) on net led_4 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_5 (in view: work.sdtop(verilog)) on net led_5 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_6 (in view: work.sdtop(verilog)) on net led_6 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_7 (in view: work.sdtop(verilog)) on net led_7 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":268:11:268:19|Tristate driver led_8 (in view: work.sdtop(verilog)) on net led_8 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led0_t (in view: work.test(verilog)) on net led0 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.test(verilog)) on net led1 (in view: work.test(verilog)) has its enable tied to GND.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance flag (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\sd.v":384:0:384:5|Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Removing sequential instance test_0.uGEN_DDS.U100.ystart_rep[39:0] because it is equivalent to instance test_0.uGEN_DDS.U100.ystart[39:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Removing sequential instance test_0.uGEN_DDS.U100.xstart_rep[39:0] because it is equivalent to instance test_0.uGEN_DDS.U100.xstart[39:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance j[3:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":114:0:114:5|Removing sequential instance isl[1:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)

@N: MO231 :"d:\820\igloo\work\test.v":304:0:304:5|Found counter in view:work.test(verilog) instance lldata[15:0] 
@N: MO231 :"d:\820\igloo\work\test.v":322:0:322:5|Found counter in view:work.test(verilog) instance wii[6:0] 
@N: MO231 :"d:\820\igloo\work\test.v":304:0:304:5|Found counter in view:work.test(verilog) instance wi[5:0] 
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: MO230 :"d:\820\igloo\work\sd.v":384:0:384:5|Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  
@N: MO231 :"d:\820\igloo\work\sd.v":384:0:384:5|Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] 
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N: MO231 :"d:\820\igloo\work\sd.v":1306:0:1306:5|Found counter in view:work.sd_data(verilog) instance i[9:0] 
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\820\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance usync102.data_buf_sync[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance usync102.data_buf[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO231 :"d:\820\igloo\work\ram.v":115:0:115:5|Found counter in view:work.mem_controller(verilog) instance k[4:0] 
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance state[1] (in view: work.mem_controller(verilog)) because it does not drive other instances.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[3] because it is equivalent to instance test_0.u100.uctrl.k[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[2] because it is equivalent to instance test_0.u100.uctrl.k[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[1] because it is equivalent to instance test_0.u100.uctrl.k[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[4] because it is equivalent to instance test_0.u100.uctrl.k[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance k[0] (in view: work.mem_controller(verilog)) because it does not drive other instances.
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Found counter in view:work.bigfifo(verilog) instance read_addr[13:0] 
@N: MO231 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Found counter in view:work.bigfifo(verilog) instance i[7:0] 
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance state[3] (in view: work.bigfifo(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance state[4] (in view: work.bigfifo(verilog)) because it does not drive other instances.
Encoding state machine state[4:0] (in view: work.adc_controller(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"d:\820\igloo\work\ram.v":619:0:619:5|Found counter in view:work.adc_controller(verilog) instance i[7:0] 
@N: MO231 :"d:\820\igloo\work\ram.v":619:0:619:5|Found counter in view:work.adc_controller(verilog) instance read_addr[13:0] 
@N: MO231 :"d:\820\igloo\work\ram.v":619:0:619:5|Found counter in view:work.adc_controller(verilog) instance write_addr[13:0] 
@N: MO231 :"d:\820\igloo\work\gen_dds.v":62:0:62:5|Found counter in view:work.GEN_DDS(verilog) instance i[9:0] 
Encoding state machine state[7:0] (in view: work.wavegen(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
   111 -> 111
@N: MO225 :"d:\820\igloo\work\wavegen.v":53:0:53:5|There are no possible illegal states for state machine state[7:0] (in view: work.wavegen(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Found counter in view:work.wavegen(verilog) instance i[9:0] 
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing sequential instance test_0.uGEN_DDS.U100.UCORD.z[0][9] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing sequential instance test_0.uGEN_DDS.U100.UCORD.z[0][21:19] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][16:14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][28] is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][19] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][20] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][21] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][9] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][16] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][15] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][6] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][5] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][4] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][3] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][23] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][29] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][3] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][4] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][5] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][6] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][23] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][16] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][15] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\820\igloo\work\sound.v":1218:0:1218:5|Found counter in view:work.pcm_tx(verilog) instance i[5:0] 
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 195MB)

@N: BN362 :"d:\820\igloo\work\sd.v":1306:0:1306:5|Removing sequential instance UD100.is_last_data (in view: work.sdtop(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 207MB)

@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"d:\820\igloo\work\wavegen.v":113:15:113:31|Multiplier test_0.uGEN_DDS.U100.n_AX_3[68:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: FF150 :"d:\820\igloo\work\wavegen.v":114:15:114:31|Multiplier test_0.uGEN_DDS.U100.n_BX_3[68:0] implemented with multiple MACC blocks using cascade/shift feature.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[2][0] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[2][2] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":118:0:118:5|Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance test_0.u100.uctrl.read_en (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":118:0:118:5|Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":118:0:118:5|Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance test_0.u100.uctrl.state[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.data_buf_sync[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.data_buf_sync[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.i[7:0] (in view: work.u8(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.data_buf[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.data_buf[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.state[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 220MB peak: 230MB)

@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.u8(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 220MB peak: 230MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 220MB peak: 230MB)

@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[3][0] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[2][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 220MB peak: 230MB)

@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_ack (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync102.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync102.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_ack (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":98:0:98:5|Removing sequential instance test_0.u100.uctrl.ufifo.wen_toggle (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_ack (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\sd.v":1306:0:1306:5|Removing sequential instance test_0.u100.UD100.wen (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[6] (in view: work.u8(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\820\igloo\soc\sdio25\synthesis\synlog\u8_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 221MB peak: 230MB)


Finished technology mapping (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 259MB peak: 259MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		     0.62ns		5059 /      4553
   2		0h:00m:16s		     0.62ns		4921 /      4553
@N: FP130 |Promoting Net test_0.uGEN_DDS.U100.reset_n_arst on CLKINT  I_3112 
@N: FP130 |Promoting Net test_0.uGEN_DDS.U100.pclk_div2 on CLKINT  I_3113 
@N: FP130 |Promoting Net MSS_HPMS_READY_int_arst on CLKINT  I_3114 
@N: FP130 |Promoting Net test_0.u100.reset_n_arst on CLKINT  I_3115 
@N: FP130 |Promoting Net test_0.bck_g on CLKINT  I_3116 
@N: FP130 |Promoting Net test_0.u_pcm_tx.reset_n on CLKINT  I_3117 
@N: FP130 |Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_3118 
@N: FP130 |Promoting Net wstart_arst on CLKINT  I_3119 
@N: FP130 |Promoting Net mclk_c on CLKINT  I_3120 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 270MB peak: 270MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 271MB peak: 273MB)

@N: MT611 :|Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 702 clock pin(s) of sequential element(s)
8 gated/generated clock tree(s) driving 3853 clock pin(s) of sequential element(s)
0 instances converted, 3853 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element     Drive Element Type                      Fanout     Sample Instance                
------------------------------------------------------------------------------------------------------------------------
@K:CKID0009       sdclk               port                                    5          test_0.u100.cmd0               
@K:CKID0010       test_0.UCK3         clock definition on CLKINT_PRESERVE     493        test_0.u100.buffer_under_run[7]
@K:CKID0011       test_0.UCK1         clock definition on CLKINT_PRESERVE     202        test_0.UADC.dsd_rpp[0]         
@K:CKID0012       mclk                clock definition on port                2          test_0.mclk_d2                 
========================================================================================================================
================================================================================= Gated/Generated Clocks =================================================================================
Clock Tree ID     Driving Element                    Drive Element Type     Fanout     Sample Instance                         Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       test_0.uGEN_DDS.U100.pclk_div2     SLE                    3605       test_0.uGEN_DDS.U100.ystart[0]          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       test_0.UADC.clkd16                 SLE                    206        test_0.lldata[0]                        No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       u8_sb_0.CCC_0.CCC_INST             CCC                    37         u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_025
@K:CKID0004       test_0.UADC.clkd8                  SLE                    1          test_0.UADC.clkd16                      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       test_0.UADC.clkd4                  SLE                    1          test_0.UADC.clkd8                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       test_0.UADC.clkd2                  SLE                    1          test_0.UADC.clkd4                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       test_0.c2                          SLE                    1          test_0.c3                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       test_0.c1                          SLE                    1          test_0.c2                               No gated clock conversion method for cell cell:ACG4.SLE    
==========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 216MB peak: 273MB)

Writing Analyst data base D:\820\igloo\soc\sdio25\synthesis\synwork\u8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 257MB peak: 273MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\820\igloo\soc\sdio25\synthesis\u8.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":25:0:25:0|Clock 10024 in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":25:0:25:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
Writing FDC file D:\820\igloo\soc\sdio25\synthesis\u8_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 261MB peak: 273MB)


Start final timing analysis (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 255MB peak: 273MB)

@W: MT246 :"d:\820\igloo\soc\sdio25\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock mclk with period 8.00ns 
@N: MT615 |Found clock sdclk_n with period 16.00ns 
@N: MT615 |Found clock mclk4549 with period 16.00ns 
@W: MT420 |Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u8_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock test|c1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.c1.
@W: MT420 |Found inferred clock test|c2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.c2.
@W: MT420 |Found inferred clock adc96|clkd16_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd16.
@W: MT420 |Found inferred clock adc96|clkd2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd2.
@W: MT420 |Found inferred clock adc96|clkd4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd4.
@W: MT420 |Found inferred clock adc96|clkd8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd8.
@W: MT420 |Found inferred clock wavegen|pclk_div2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.uGEN_DDS.U100.pclk_div2_0.
@W: MT420 |Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on port sdclk.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Aug  5 13:03:59 2021
#


Top view:               u8
Requested Frequency:    62.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\820\igloo\soc\sdio25\designer\u8\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -3.273

                                            Requested     Estimated      Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency      Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
adc96|clkd2_inferred_clock                  100.0 MHz     1189.8 MHz     10.000        0.841         9.159      inferred     Inferred_clkgroup_5
adc96|clkd4_inferred_clock                  100.0 MHz     1189.8 MHz     10.000        0.841         9.159      inferred     Inferred_clkgroup_6
adc96|clkd8_inferred_clock                  100.0 MHz     626.7 MHz      10.000        1.596         8.404      inferred     Inferred_clkgroup_7
adc96|clkd16_inferred_clock                 100.0 MHz     273.6 MHz      10.000        3.655         6.346      inferred     Inferred_clkgroup_4
mclk                                        125.0 MHz     426.3 MHz      8.000         2.346         5.654      declared     u8grps_2           
mclk4549                                    62.5 MHz      173.0 MHz      16.000        5.782         10.218     declared     u8grps_3           
sdclk_n                                     62.5 MHz      118.1 MHz      16.000        8.466         7.534      declared     u8grps_4           
test|c1_inferred_clock                      100.0 MHz     1189.8 MHz     10.000        0.841         9.159      inferred     Inferred_clkgroup_2
test|c2_inferred_clock                      100.0 MHz     628.7 MHz      10.000        1.591         8.409      inferred     Inferred_clkgroup_3
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     117.1 MHz      10.000        8.539         1.462      inferred     Inferred_clkgroup_0
u8|sdclk                                    100.0 MHz     NA             10.000        NA            NA         inferred     Inferred_clkgroup_9
wavegen|pclk_div2_inferred_clock            100.0 MHz     75.3 MHz       10.000        13.273        -3.273     inferred     Inferred_clkgroup_8
System                                      100.0 MHz     NA             10.000        NA            NA         system       system_clkgroup    
================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mclk                                     System                                   |  8.000       5.876   |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     mclk                                     |  8.000       5.654   |  No paths    -      |  No paths    -      |  No paths    -    
sdclk_n                                  sdclk_n                                  |  16.000      7.534   |  No paths    -      |  No paths    -      |  No paths    -    
sdclk_n                                  mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 sdclk_n                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 mclk4549                                 |  16.000      10.218  |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 adc96|clkd16_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.462   |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  adc96|clkd16_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
test|c1_inferred_clock                   test|c1_inferred_clock                   |  10.000      9.160   |  No paths    -      |  No paths    -      |  No paths    -    
test|c2_inferred_clock                   test|c2_inferred_clock                   |  10.000      8.409   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd16_inferred_clock              mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd16_inferred_clock              adc96|clkd16_inferred_clock              |  10.000      6.346   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd2_inferred_clock               adc96|clkd2_inferred_clock               |  10.000      9.160   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd4_inferred_clock               adc96|clkd4_inferred_clock               |  10.000      9.160   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd8_inferred_clock               mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd8_inferred_clock               adc96|clkd8_inferred_clock               |  10.000      8.404   |  No paths    -      |  No paths    -      |  No paths    -    
wavegen|pclk_div2_inferred_clock         mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
wavegen|pclk_div2_inferred_clock         wavegen|pclk_div2_inferred_clock         |  10.000      -3.273  |  No paths    -      |  No paths    -      |  No paths    -    
u8|sdclk                                 sdclk_n                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Output Ports: 

Port        Starting              User                      Arrival     Required          
Name        Reference             Constraint                Time        Time         Slack
            Clock                                                                         
------------------------------------------------------------------------------------------
cmd         sdclk_n (rising)      0.500(sdclk_n rising)     7.756       15.500       7.744
dsd_ln0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln4     System                3.700(mclk rising)        NA          NA           NA   
dsd_ln5     System                3.700(mclk rising)        NA          NA           NA   
dsd_ln6     System                3.700(mclk rising)        NA          NA           NA   
dsd_ln7     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp4     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp5     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp6     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp7     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn4     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn5     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn6     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn7     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp4     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp5     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp6     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp7     System                3.700(mclk rising)        NA          NA           NA   
sd_d0       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
sd_d1       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
sd_d2       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
sd_d3       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
==========================================================================================



====================================
Detailed Report for Clock: adc96|clkd2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                    Arrival          
Instance              Reference                      Type     Pin     Net         Time        Slack
                      Clock                                                                        
---------------------------------------------------------------------------------------------------
test_0.UADC.clkd4     adc96|clkd2_inferred_clock     SLE      Q       clkd4_i     0.094       9.159
===================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                      Required          
Instance              Reference                      Type     Pin     Net           Time         Slack
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
test_0.UADC.clkd4     adc96|clkd2_inferred_clock     SLE      D       clkd4_i_i     9.778        9.159
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      0.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                1
    Starting point:                          test_0.UADC.clkd4 / Q
    Ending point:                            test_0.UADC.clkd4 / D
    The start point is clocked by            adc96|clkd2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
test_0.UADC.clkd4         SLE      Q        Out     0.094     0.094 f     -         
clkd4_i                   Net      -        -       0.221     -           2         
test_0.UADC.clkd4_RNO     CFG1     A        In      -         0.316 f     -         
test_0.UADC.clkd4_RNO     CFG1     Y        Out     0.087     0.402 r     -         
clkd4_i_i                 Net      -        -       0.216     -           1         
test_0.UADC.clkd4         SLE      D        In      -         0.619 r     -         
====================================================================================
Total path delay (propagation time + setup) of 0.840 is 0.403(48.0%) logic and 0.437(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: adc96|clkd4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                    Arrival          
Instance              Reference                      Type     Pin     Net         Time        Slack
                      Clock                                                                        
---------------------------------------------------------------------------------------------------
test_0.UADC.clkd8     adc96|clkd4_inferred_clock     SLE      Q       clkd8_i     0.094       9.159
===================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                      Required          
Instance              Reference                      Type     Pin     Net           Time         Slack
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
test_0.UADC.clkd8     adc96|clkd4_inferred_clock     SLE      D       clkd8_i_i     9.778        9.159
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      0.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                1
    Starting point:                          test_0.UADC.clkd8 / Q
    Ending point:                            test_0.UADC.clkd8 / D
    The start point is clocked by            adc96|clkd4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
test_0.UADC.clkd8         SLE      Q        Out     0.094     0.094 f     -         
clkd8_i                   Net      -        -       0.221     -           2         
test_0.UADC.clkd8_RNO     CFG1     A        In      -         0.316 f     -         
test_0.UADC.clkd8_RNO     CFG1     Y        Out     0.087     0.402 r     -         
clkd8_i_i                 Net      -        -       0.216     -           1         
test_0.UADC.clkd8         SLE      D        In      -         0.619 r     -         
====================================================================================
Total path delay (propagation time + setup) of 0.840 is 0.403(48.0%) logic and 0.437(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: adc96|clkd8_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                     Arrival          
Instance               Reference                      Type     Pin     Net          Time        Slack
                       Clock                                                                         
-----------------------------------------------------------------------------------------------------
test_0.UADC.clkd16     adc96|clkd8_inferred_clock     SLE      Q       clkd16_i     0.094       8.404
=====================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                       Required          
Instance               Reference                      Type     Pin     Net            Time         Slack
                       Clock                                                                            
--------------------------------------------------------------------------------------------------------
test_0.UADC.clkd16     adc96|clkd8_inferred_clock     SLE      D       clkd16_i_i     9.778        8.404
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.404

    Number of logic level(s):                1
    Starting point:                          test_0.UADC.clkd16 / Q
    Ending point:                            test_0.UADC.clkd16 / D
    The start point is clocked by            adc96|clkd8_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd8_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.UADC.clkd16         SLE      Q        Out     0.094     0.094 f     -         
clkd16_i                   Net      -        -       0.977     -           3         
test_0.UADC.clkd16_RNO     CFG1     A        In      -         1.071 f     -         
test_0.UADC.clkd16_RNO     CFG1     Y        Out     0.087     1.158 r     -         
clkd16_i_i                 Net      -        -       0.216     -           1         
test_0.UADC.clkd16         SLE      D        In      -         1.374 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 1.596 is 0.403(25.3%) logic and 1.193(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: adc96|clkd16_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                    Arrival          
Instance                       Reference                       Type     Pin     Net        Time        Slack
                               Clock                                                                        
------------------------------------------------------------------------------------------------------------
test_0.wii[0]                  adc96|clkd16_inferred_clock     SLE      Q       wii[0]     0.094       6.346
test_0.u_pcm_tx.i[0]           adc96|clkd16_inferred_clock     SLE      Q       i[0]       0.094       6.451
test_0.u100.UADC_GEAR.i[3]     adc96|clkd16_inferred_clock     SLE      Q       i[3]       0.094       6.482
test_0.u100.UADC_GEAR.i[5]     adc96|clkd16_inferred_clock     SLE      Q       i[5]       0.094       6.490
test_0.wii[1]                  adc96|clkd16_inferred_clock     SLE      Q       wii[1]     0.094       6.494
test_0.u100.UADC_GEAR.i[1]     adc96|clkd16_inferred_clock     SLE      Q       i[1]       0.076       6.582
test_0.u100.UADC_GEAR.i[6]     adc96|clkd16_inferred_clock     SLE      Q       i[6]       0.094       6.589
test_0.u100.UADC_GEAR.i[2]     adc96|clkd16_inferred_clock     SLE      Q       i[2]       0.094       6.637
test_0.u100.UADC_GEAR.i[4]     adc96|clkd16_inferred_clock     SLE      Q       i[4]       0.094       6.656
test_0.u100.UADC_GEAR.i[0]     adc96|clkd16_inferred_clock     SLE      Q       i[0]       0.076       6.681
============================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                               Required          
Instance               Reference                       Type     Pin     Net                   Time         Slack
                       Clock                                                                                    
----------------------------------------------------------------------------------------------------------------
test_0.nnlldata[0]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[1]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[2]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[3]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[4]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[5]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[6]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[7]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[8]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
test_0.nnlldata[9]     adc96|clkd16_inferred_clock     SLE      EN      nnlldata_1_sqmuxa     9.707        6.346
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      3.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.345

    Number of logic level(s):                3
    Starting point:                          test_0.wii[0] / Q
    Ending point:                            test_0.nnlldata[0] / EN
    The start point is clocked by            adc96|clkd16_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd16_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.wii[0]              SLE      Q        Out     0.094     0.094 f     -         
wii[0]                     Net      -        -       0.648     -           3         
test_0.wii_RNIT5JK[1]      CFG2     A        In      -         0.742 f     -         
test_0.wii_RNIT5JK[1]      CFG2     Y        Out     0.076     0.818 f     -         
m5_e_1                     Net      -        -       0.216     -           1         
test_0.wii_RNIG6GJ1[2]     CFG4     D        In      -         1.034 f     -         
test_0.wii_RNIG6GJ1[2]     CFG4     Y        Out     0.250     1.284 f     -         
N_15_mux                   Net      -        -       0.648     -           3         
test_0.wii_RNIM7PL2[5]     CFG4     D        In      -         1.932 f     -         
test_0.wii_RNIM7PL2[5]     CFG4     Y        Out     0.250     2.183 f     -         
nnlldata_1_sqmuxa          Net      -        -       1.178     -           32        
test_0.nnlldata[0]         SLE      EN       In      -         3.361 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 3.655 is 0.964(26.4%) logic and 2.691(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mclk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                   Arrival          
Instance           Reference     Type     Pin     Net         Time        Slack
                   Clock                                                       
-------------------------------------------------------------------------------
test_0.mclk_d2     mclk          SLE      Q       mclk_d2     0.094       5.654
test_0.c1          mclk          SLE      Q       c1_i        0.094       7.160
===============================================================================


Ending Points with Worst Slack
******************************

                           Starting                                      Required          
Instance                   Reference     Type     Pin      Net           Time         Slack
                           Clock                                                           
-------------------------------------------------------------------------------------------
test_0.mclk_d2             mclk          SLE      D        mclk_d2_i     7.778        5.654
u8_sb_0.CCC_0.CCC_INST     mclk          CCC      CLK0     mclk_d2_i     8.000        5.876
test_0.c1                  mclk          SLE      D        c1_i_i        7.778        7.160
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.778

    - Propagation time:                      2.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.654

    Number of logic level(s):                1
    Starting point:                          test_0.mclk_d2 / Q
    Ending point:                            test_0.mclk_d2 / D
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.mclk_d2             SLE      Q        Out     0.094     0.094 f     -         
mclk_d2                    Net      -        -       0.971     -           2         
test_0.mclk_d2_RNIPAT8     CFG1     A        In      -         1.066 f     -         
test_0.mclk_d2_RNIPAT8     CFG1     Y        Out     0.087     1.153 r     -         
mclk_d2_i                  Net      -        -       0.971     -           2         
test_0.mclk_d2             SLE      D        In      -         2.124 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 2.346 is 0.403(17.2%) logic and 1.943(82.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mclk4549
====================================



Starting Points with Worst Slack
********************************

                          Starting                                Arrival           
Instance                  Reference     Type     Pin     Net      Time        Slack 
                          Clock                                                     
------------------------------------------------------------------------------------
test_0.u100.UADC.i[0]     mclk4549      SLE      Q       i[0]     0.076       10.218
test_0.u100.UADC.i[5]     mclk4549      SLE      Q       i[5]     0.094       10.302
test_0.u100.UADC.i[1]     mclk4549      SLE      Q       i[1]     0.076       10.309
test_0.u100.UADC.i[4]     mclk4549      SLE      Q       i[4]     0.076       10.311
test_0.u100.UADC.i[6]     mclk4549      SLE      Q       i[6]     0.094       10.341
test_0.u100.UADC.i[7]     mclk4549      SLE      Q       i[7]     0.076       10.415
test_0.u100.UADC.j[1]     mclk4549      SLE      Q       j[1]     0.094       10.624
test_0.u100.UADC.j[0]     mclk4549      SLE      Q       j[0]     0.094       10.631
test_0.u100.UADC.i[3]     mclk4549      SLE      Q       i[3]     0.094       10.768
test_0.u100.UADC.i[2]     mclk4549      SLE      Q       i[2]     0.094       10.806
====================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                  Required           
Instance                  Reference     Type     Pin     Net        Time         Slack 
                          Clock                                                        
---------------------------------------------------------------------------------------
test_0.u100.UADC.i[7]     mclk4549      SLE      D       i_s[7]     15.778       10.218
test_0.u100.UADC.i[6]     mclk4549      SLE      D       i_s[6]     15.778       10.232
test_0.u100.UADC.i[5]     mclk4549      SLE      D       i_s[5]     15.778       10.246
test_0.u100.UADC.i[1]     mclk4549      SLE      D       i_s[1]     15.778       10.259
test_0.u100.UADC.i[2]     mclk4549      SLE      D       i_s[2]     15.778       10.259
test_0.u100.UADC.i[3]     mclk4549      SLE      D       i_s[3]     15.778       10.259
test_0.u100.UADC.i[4]     mclk4549      SLE      D       i_s[4]     15.778       10.259
test_0.u100.UADC.i[0]     mclk4549      SLE      EN      ie         15.707       10.624
test_0.u100.UADC.i[1]     mclk4549      SLE      EN      ie         15.707       10.624
test_0.u100.UADC.i[2]     mclk4549      SLE      EN      ie         15.707       10.624
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.778

    - Propagation time:                      5.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.218

    Number of logic level(s):                12
    Starting point:                          test_0.u100.UADC.i[0] / Q
    Ending point:                            test_0.u100.UADC.i[7] / D
    The start point is clocked by            mclk4549 [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            mclk4549 [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
test_0.u100.UADC.i[0]                          SLE      Q        Out     0.076     0.076 r     -         
i[0]                                           Net      -        -       0.708     -           4         
test_0.u100.UADC.state_ns_a2_4[4]              CFG4     D        In      -         0.784 r     -         
test_0.u100.UADC.state_ns_a2_4[4]              CFG4     Y        Out     0.284     1.068 f     -         
state_ns_a2_4[4]                               Net      -        -       0.216     -           1         
test_0.u100.UADC.state_ns_a2[4]                CFG4     C        In      -         1.284 f     -         
test_0.u100.UADC.state_ns_a2[4]                CFG4     Y        Out     0.182     1.466 f     -         
N_186                                          Net      -        -       0.648     -           3         
test_0.u100.UADC.n_addr6_0_a2                  CFG2     A        In      -         2.115 f     -         
test_0.u100.UADC.n_addr6_0_a2                  CFG2     Y        Out     0.076     2.190 f     -         
n_addr6                                        Net      -        -       0.744     -           5         
test_0.u100.UADC.state_ns_i_o3[0]              CFG2     A        In      -         2.934 f     -         
test_0.u100.UADC.state_ns_i_o3[0]              CFG2     Y        Out     0.076     3.010 f     -         
n_HTRANS                                       Net      -        -       1.017     -           19        
test_0.u100.UADC.state_ns_i_o3_RNIE4NF1[0]     ARI1     C        In      -         4.027 f     -         
test_0.u100.UADC.state_ns_i_o3_RNIE4NF1[0]     ARI1     Y        Out     0.194     4.221 r     -         
state_ns_i_o3_RNIE4NF1_Y[0]                    Net      -        -       0.814     -           7         
test_0.u100.UADC.i_RNI1SKA6[1]                 ARI1     B        In      -         5.035 r     -         
test_0.u100.UADC.i_RNI1SKA6[1]                 ARI1     FCO      Out     0.174     5.210 f     -         
i_cry[1]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNICP3O8[2]                 ARI1     FCI      In      -         5.210 f     -         
test_0.u100.UADC.i_RNICP3O8[2]                 ARI1     FCO      Out     0.014     5.224 f     -         
i_cry[2]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNIAAQGA[3]                 ARI1     FCI      In      -         5.224 f     -         
test_0.u100.UADC.i_RNIAAQGA[3]                 ARI1     FCO      Out     0.014     5.238 f     -         
i_cry[3]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNIN99UC[4]                 ARI1     FCI      In      -         5.238 f     -         
test_0.u100.UADC.i_RNIN99UC[4]                 ARI1     FCO      Out     0.014     5.252 f     -         
i_cry[4]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNI5AOBF[5]                 ARI1     FCI      In      -         5.252 f     -         
test_0.u100.UADC.i_RNI5AOBF[5]                 ARI1     FCO      Out     0.014     5.266 f     -         
i_cry[5]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNI6UE4H[6]                 ARI1     FCI      In      -         5.266 f     -         
test_0.u100.UADC.i_RNI6UE4H[6]                 ARI1     FCO      Out     0.014     5.280 f     -         
i_cry[6]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNO[7]                      ARI1     FCI      In      -         5.280 f     -         
test_0.u100.UADC.i_RNO[7]                      ARI1     S        Out     0.063     5.344 r     -         
i_s[7]                                         Net      -        -       0.216     -           1         
test_0.u100.UADC.i[7]                          SLE      D        In      -         5.560 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.782 is 1.418(24.5%) logic and 4.364(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdclk_n
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                          Arrival          
Instance                          Reference     Type     Pin     Net                Time        Slack
                                  Clock                                                              
-----------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[0]            sdclk_n       SLE      Q       N_3390_i           0.094       7.534
test_0.u100.UD100.i[2]            sdclk_n       SLE      Q       i[2]               0.076       7.543
test_0.u100.UD100.data_out_en     sdclk_n       SLE      Q       sd_data_out_en     0.094       7.734
test_0.u100.cmden                 sdclk_n       SLE      Q       cmd_out_en         0.094       7.744
test_0.u100.cmdo                  sdclk_n       SLE      Q       cmd_out            0.094       7.744
test_0.u100.UD100.data_out[0]     sdclk_n       SLE      Q       sd_data_out[0]     0.094       7.744
test_0.u100.UD100.data_out[1]     sdclk_n       SLE      Q       sd_data_out[1]     0.094       7.744
test_0.u100.UD100.data_out[2]     sdclk_n       SLE      Q       sd_data_out[2]     0.094       7.744
test_0.u100.UD100.data_out[3]     sdclk_n       SLE      Q       sd_data_out[3]     0.094       7.744
test_0.u100.UD100.i[1]            sdclk_n       SLE      Q       i[1]               0.094       7.750
=====================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                   Required          
Instance                   Reference     Type     Pin     Net         Time         Slack
                           Clock                                                        
----------------------------------------------------------------------------------------
test_0.u100.UD100.i[2]     sdclk_n       SLE      D       i_lm[2]     15.778       7.534
test_0.u100.UD100.i[3]     sdclk_n       SLE      D       i_lm[3]     15.778       7.534
test_0.u100.UD100.i[4]     sdclk_n       SLE      D       i_lm[4]     15.778       7.534
test_0.u100.UD100.i[1]     sdclk_n       SLE      D       i_lm[1]     15.778       7.893
test_0.u100.i[7]           sdclk_n       SLE      D       i_s[7]      15.778       8.135
test_0.u100.i[6]           sdclk_n       SLE      D       i_s[6]      15.778       8.150
test_0.u100.i[5]           sdclk_n       SLE      D       i_s[5]      15.778       8.164
test_0.u100.i[0]           sdclk_n       SLE      D       i_s[0]      15.778       8.178
test_0.u100.i[1]           sdclk_n       SLE      D       i_s[1]      15.778       8.178
test_0.u100.i[2]           sdclk_n       SLE      D       i_s[2]      15.778       8.178
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.778

    - Propagation time:                      8.244
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.534

    Number of logic level(s):                9
    Starting point:                          test_0.u100.UD100.i[0] / Q
    Ending point:                            test_0.u100.UD100.i[2] / D
    The start point is clocked by            sdclk_n [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            sdclk_n [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[0]                                SLE      Q        Out     0.094     0.094 f     -         
N_3390_i                                              Net      -        -       1.164     -           37        
test_0.u100.UD100.n_i40_1_0                           CFG4     C        In      -         1.258 f     -         
test_0.u100.UD100.n_i40_1_0                           CFG4     Y        Out     0.182     1.441 f     -         
N_537_4                                               Net      -        -       0.648     -           3         
test_0.u100.UD100.n_i40                               CFG4     B        In      -         2.089 f     -         
test_0.u100.UD100.n_i40                               CFG4     Y        Out     0.143     2.232 f     -         
n_i40                                                 Net      -        -       0.648     -           3         
test_0.u100.UD100.n_read_en_1_sqmuxa_0_a2             CFG2     A        In      -         2.880 f     -         
test_0.u100.UD100.n_read_en_1_sqmuxa_0_a2             CFG2     Y        Out     0.087     2.966 r     -         
n_read_en_1_sqmuxa                                    Net      -        -       0.648     -           3         
test_0.u100.UD100.n_read_en_1_sqmuxa_0_a2_RNIKKGI     CFG4     C        In      -         3.615 r     -         
test_0.u100.UD100.n_read_en_1_sqmuxa_0_a2_RNIKKGI     CFG4     Y        Out     0.177     3.791 r     -         
N_888                                                 Net      -        -       0.973     -           13        
test_0.u100.UD100.un1_state_20                        CFG4     B        In      -         4.764 r     -         
test_0.u100.UD100.un1_state_20                        CFG4     Y        Out     0.143     4.907 r     -         
un1_state_20_i                                        Net      -        -       0.849     -           8         
test_0.u100.UD100.n_i_e3_0_a2                         CFG4     B        In      -         5.756 r     -         
test_0.u100.UD100.n_i_e3_0_a2                         CFG4     Y        Out     0.143     5.899 r     -         
n_i_e3                                                Net      -        -       0.648     -           3         
test_0.u100.UD100.n_i[1]                              CFG3     C        In      -         6.548 r     -         
test_0.u100.UD100.n_i[1]                              CFG3     Y        Out     0.177     6.724 r     -         
N_687                                                 Net      -        -       0.708     -           4         
test_0.u100.UD100.n_i_0_iv[2]                         CFG4     D        In      -         7.433 r     -         
test_0.u100.UD100.n_i_0_iv[2]                         CFG4     Y        Out     0.236     7.668 r     -         
n_i[2]                                                Net      -        -       0.216     -           1         
test_0.u100.UD100.i_lm_0[2]                           CFG3     B        In      -         7.885 r     -         
test_0.u100.UD100.i_lm_0[2]                           CFG3     Y        Out     0.143     8.028 r     -         
i_lm[2]                                               Net      -        -       0.216     -           1         
test_0.u100.UD100.i[2]                                SLE      D        In      -         8.244 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 8.466 is 1.747(20.6%) logic and 6.719(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: test|c1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                             Arrival          
Instance      Reference                  Type     Pin     Net      Time        Slack
              Clock                                                                 
------------------------------------------------------------------------------------
test_0.c2     test|c1_inferred_clock     SLE      Q       c2_i     0.094       9.159
====================================================================================


Ending Points with Worst Slack
******************************

              Starting                                               Required          
Instance      Reference                  Type     Pin     Net        Time         Slack
              Clock                                                                    
---------------------------------------------------------------------------------------
test_0.c2     test|c1_inferred_clock     SLE      D       c2_i_i     9.778        9.159
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      0.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                1
    Starting point:                          test_0.c2 / Q
    Ending point:                            test_0.c2 / D
    The start point is clocked by            test|c1_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|c1_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
test_0.c2          SLE      Q        Out     0.094     0.094 f     -         
c2_i               Net      -        -       0.221     -           2         
test_0.c2_RNO      CFG1     A        In      -         0.316 f     -         
test_0.c2_RNO      CFG1     Y        Out     0.087     0.402 r     -         
c2_i_i             Net      -        -       0.216     -           1         
test_0.c2          SLE      D        In      -         0.619 r     -         
=============================================================================
Total path delay (propagation time + setup) of 0.840 is 0.403(48.0%) logic and 0.437(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: test|c2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                   Arrival          
Instance      Reference                  Type     Pin     Net            Time        Slack
              Clock                                                                       
------------------------------------------------------------------------------------------
test_0.c3     test|c2_inferred_clock     SLE      Q       spdif_tx_c     0.094       8.409
==========================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required          
Instance      Reference                  Type     Pin     Net              Time         Slack
              Clock                                                                          
---------------------------------------------------------------------------------------------
test_0.c3     test|c2_inferred_clock     SLE      D       spdif_tx_c_i     9.778        8.409
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.409

    Number of logic level(s):                1
    Starting point:                          test_0.c3 / Q
    Ending point:                            test_0.c3 / D
    The start point is clocked by            test|c2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|c2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
test_0.c3          SLE      Q        Out     0.094     0.094 f     -         
spdif_tx_c         Net      -        -       0.971     -           2         
test_0.c3_RNO      CFG1     A        In      -         1.066 f     -         
test_0.c3_RNO      CFG1     Y        Out     0.087     1.153 r     -         
spdif_tx_c_i       Net      -        -       0.216     -           1         
test_0.c3          SLE      D        In      -         1.369 r     -         
=============================================================================
Total path delay (propagation time + setup) of 1.591 is 0.403(25.3%) logic and 1.188(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                                                                                        Arrival          
Instance                                                                                  Reference                                   Type        Pin                Net                                  Time        Slack
                                                                                          Clock                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                           u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                     0.094       1.462
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[1]              0.094       1.668
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHTRANS                            0.094       1.759
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[13]     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[13]             0.094       2.058
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[2]              0.094       2.404
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[0]              0.094       2.873
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     4.166       2.883
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[3]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[3]              0.094       2.975
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[16]                         0.094       4.400
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[29]                         0.094       4.599
===========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                                           Required          
Instance                                Reference                                   Type        Pin                Net                                     Time         Slack
                                        Clock                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     5.949        1.462
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_WRITE        CoreAHBLite_0_AHBmslave16_HWRITE        6.142        1.480
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[29]     CoreAHBLite_0_AHBmslave16_HADDR[29]     6.422        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[10]     CoreAHBLite_0_AHBmslave16_HADDR[10]     6.597        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[14]     CoreAHBLite_0_AHBmslave16_HADDR[14]     6.607        1.945
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[30]     CoreAHBLite_0_AHBmslave16_HADDR[30]     6.439        1.952
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[8]      CoreAHBLite_0_AHBmslave16_HADDR[8]      6.631        1.969
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[9]      CoreAHBLite_0_AHBmslave16_HADDR[9]      6.648        1.986
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[7]      CoreAHBLite_0_AHBmslave16_HADDR[7]      6.706        2.044
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[15]     CoreAHBLite_0_AHBmslave16_HADDR[15]     6.730        2.068
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            4.051
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.949

    - Propagation time:                      4.487
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.462

    Number of logic level(s):                3
    Starting point:                          u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                                                Pin              Pin               Arrival     No. of    
Name                                                                                              Type        Name             Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   SLE         Q                Out     0.094     0.094 f     -         
masterRegAddrSel                                                                                  Net         -                -       1.040     -           22        
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                                        CFG3        A                In      -         1.135 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                                        CFG3        Y                Out     0.087     1.222 f     -         
m0s16AddrSel                                                                                      Net         -                -       0.920     -           11        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIKBHC1[3]     CFG4        D                In      -         2.142 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIKBHC1[3]     CFG4        Y                Out     0.250     2.392 f     -         
HREADYOUT_m_1                                                                                     Net         -                -       1.048     -           24        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                           CFG2        A                In      -         3.440 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                           CFG2        Y                Out     0.076     3.516 f     -         
CoreAHBLite_0_AHBmslave16_HTRANS[1]                                                               Net         -                -       0.971     -           1         
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                               MSS_025     F_FM0_TRANS1     In      -         4.487 f     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 8.538 is 4.558(53.4%) logic and 3.980(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: wavegen|pclk_div2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                            Arrival           
Instance                           Reference                            Type     Pin     Net           Time        Slack 
                                   Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[0]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[0]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[1]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[1]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[2]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[2]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[3]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[3]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[4]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[4]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[5]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[5]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[6]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[6]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[7]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[7]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[8]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[8]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[9]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[9]     0.076       -3.273
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                             Required           
Instance                        Reference                            Type     Pin     Net            Time         Slack 
                                Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.AX[53]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[53]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[54]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[54]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[55]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[55]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[56]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[56]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[57]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[57]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[58]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[58]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[59]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[59]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[60]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[60]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[61]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[61]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[62]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[62]     9.778        -3.273
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[0] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[0]        SLE      Q             Out     0.076     0.076 r      -         
xstart[0]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[0]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[1] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[1]        SLE      Q             Out     0.076     0.076 r      -         
xstart[1]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[1]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[2] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[2]        SLE      Q             Out     0.076     0.076 r      -         
xstart[2]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[2]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[3] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[3]        SLE      Q             Out     0.076     0.076 r      -         
xstart[3]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[3]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[4] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[4]        SLE      Q             Out     0.076     0.076 r      -         
xstart[4]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[4]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":13:0:13:0|Timing constraint (from [get_ports { DEVRST_N* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":14:0:14:0|Timing constraint (to [get_ports { en45* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":15:0:15:0|Timing constraint (to [get_ports { en49* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":16:0:16:0|Timing constraint (to [get_ports { led* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":17:0:17:0|Timing constraint (to [get_ports { spdif_en* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":18:0:18:0|Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":21:0:21:0|Timing constraint (from [get_clocks { mclk4549 }] to test_0.mclk_d2*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":22:0:22:0|Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":23:0:23:0|Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":24:0:24:0|Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 256MB peak: 273MB)


Finished timing report (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 256MB peak: 273MB)

---------------------------------------
Resource Usage Report for u8 

Mapping to part: m2gl025vf400-1
Cell usage:
CCC             1 use
CLKINT          12 uses
CLKINT_PRESERVE  2 uses
MSS_025         1 use
SYSRESET        1 use
CFG1           57 uses
CFG2           287 uses
CFG3           343 uses
CFG4           489 uses

Carry cells:
ARI1            3512 uses - used for arithmetic functions
ARI1            44 uses - used for Wide-Mux implementation
Total ARI1      3556 uses


Sequential Cells: 
SLE            4554 uses

DSP Blocks:   12 of 34 (35%)
 MACC:        10 MultAdds
 MACC:         2 Mults

I/O ports: 56
I/O primitives: 55
BIBUF          40 uses
INBUF          3 uses
OUTBUF         4 uses
TRIBUFF        8 uses


Global Clock Buffers: 12

Total LUTs:    4732

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 432; LUTs = 432;

Total number of SLEs after P&R:  4554 + 0 + 0 + 432 = 4986;
Total number of LUTs after P&R:  4732 + 0 + 0 + 432 = 5164;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 90MB peak: 273MB)

Process took 0h:00m:37s realtime, 0h:00m:37s cputime
# Thu Aug  5 13:04:03 2021

###########################################################]
