Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Sep 19 21:52:40 2021
| Host         : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 20         |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/debouncer_0/U0/debounced_int_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/debouncer_0/U0/debounced_int_reg_C/CLR
design_1_i/debouncer_0/U0/debounced_int_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data_in_0[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data_in_0[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data_in_0[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data_in_0[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data_in_0[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data_in_0[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data_in_0[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data_in_0[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on input_signal_0 relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dout_0[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dout_0[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dout_0[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dout_0[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dout_0[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dout_0[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dout_0[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dout_0[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/debouncer_0/U0/debounced_int_reg_LDC cannot be properly analyzed as its control pin design_1_i/debouncer_0/U0/debounced_int_reg_LDC/G is not reached by a timing clock
Related violations: <none>


