// Seed: 2433591532
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(posedge {1'h0{id_2}}) begin
    id_3 = 1;
  end
  logic id_6 = 1'h0;
  logic id_7;
  assign id_4 = 1;
  logic id_8, id_9;
endmodule
