sim = {
  maxTotalInstrs = 900000000000L;
  phaseLength = 10000;
  schedQuantum = 50;
  gmMBytes = 16384;
  enableTLB = false;
  enableJohnny = false;
  pinOptions = "-ifeellucky -pause_tool 0"; 
  attachDebugger = false;
  logToFile = true;
  printHierarchy = true;
  statsPhaseInterval = 200;
  outputPhaseInterval = 2000;
};
sys = {
  cores = 
  {
    skylake = 
    {
      cores = 16;
      type = "OOO";
      icache = "l1i";
      dcache = "l1d";
    };
  };
  frequency = 3200;
  lineSize = 64;
  networkFile = "";
  caches = 
  {
    l1d = 
    {
      children = "";
      isPrefetcher = false;
      size = 65536;
      banks = 1;
      caches = 16;
      type = "Simple";
      array = 
      {
        ways = 8;
        type = "SetAssoc";
        hash = "None";
      };
      repl = 
      {
        type = "LRU";
      };
      latency = 1;
      nonInclusiveHack = false;
    };
    l1i = 
    {
      children = "";
      isPrefetcher = false;
      size = 32768;
      banks = 1;
      caches = 16;
      type = "Simple";
      array = 
      {
        ways = 4;
        type = "SetAssoc";
        hash = "None";
      };
      repl = 
      {
        type = "LRU";
      };
      latency = 1;
      nonInclusiveHack = false;
    };
    l2 = 
    {
      children = "l1i|l1d";
      isPrefetcher = false;
      size = 1048576;
      banks = 1;
      caches = 16;
      type = "Simple";
      array = 
      {
        ways = 8;
        type = "SetAssoc";
        hash = "None";
      };
      repl = 
      {
        type = "LRU";
      };
      latency = 9;
      nonInclusiveHack = false;
    };
    l3 = 
    {
      children = "l2";
      isPrefetcher = false;
      size = 16777216;
      banks = 16;
      caches = 1;
      type = "Timing";
      array = 
      {
        ways = 16;
        type = "SetAssoc";
        hash = "H3";
      };
      repl = 
      {
        type = "LRU";
      };
      latency = 38;
      nonInclusiveHack = false;
    };
  };
  mem = {
    splitAddrs = false;
    enableTrace = false;
    mapGranu = 64;
    page_size = 4096;
    pagemap_scheme = "JohnnyRandom";
    controllers = 1;
    type = "DramCache";
    # cache_scheme= AlloyCache, BansheeCache, UnisonCache, CacheOnly, CopyCache, NoCache, NDC
    cache_scheme = "IdealBalanced";
    bwBalance = false;
    ext_dram = {
      type = "DDR";
      configIni = "tests/configs/dramsim3-cxl-DDR4_2Gb_x8_3200.ini";
      outputDir = "output/mem";
      traceName = ".";
      latency = 128; # DDR4-3200: 0.625ns/cycle, 80ns = 128 cycles
      controllerLatency = 128;
      size = 32768;
      # type = "DDR";
      # ranksPerChannel = 4;
      # banksPerRank = 8;
    };
    mcdram = {
      type = "DDR";
      configIni = "tests/configs/dramsim3-dram-DDR4_1Gb_x8_3200.ini";
      outputDir = "output/mem";
      traceName = ".";
      latency = 40; # CHA<->MC<->DRAM
      controllerLatency = 40;
      cache_granularity = 64;
      # size = 4096;
      size = 4096;
      mcdramPerMC = 1;
      num_ways = 0;
      sampleRate = 1.0;
    };
  };
};
# process0 = { command = "ls -alh --color /home/"; };
process0 = {
  command = "/data/benchmarks/NPB3.4/NPB3.4-OMP/bin/ft.B.x"; 
  startFastForwarded = true;
  # syncedFastForward = "Always";
  ffiPoints ="5000000000 100000000000 1000";
  env = "OMP_NUM_THREADS=1";
};