// Seed: 305028440
module module_0 (
    input  uwire id_0,
    output logic id_1,
    input  uwire id_2
);
  always
  fork
    id_1 <= 1 - 1;
    disable id_4;
    id_4 <= 1'b0;
  join
  assign id_1 = 1;
  assign id_1 = id_2 >> 1;
  assign module_1.type_1 = 0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri id_3,
    output wor id_4,
    input tri0 id_5,
    input logic id_6,
    inout tri0 id_7,
    input uwire id_8,
    inout tri0 id_9,
    output wor id_10,
    output logic id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wire id_14
);
  always if (1) id_11 <= id_6;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12
  );
endmodule
