{"vcs1":{"timestamp_begin":1731835281.143676688, "rt":1.90, "ut":0.58, "st":0.21}}
{"vcselab":{"timestamp_begin":1731835283.117448434, "rt":1.26, "ut":0.25, "st":0.14}}
{"link":{"timestamp_begin":1731835284.440381587, "rt":0.38, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731835280.655488296}
{"VCS_COMP_START_TIME": 1731835280.655488296}
{"VCS_COMP_END_TIME": 1731835286.866872982}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331608}}
{"stitch_vcselab": {"peak_mem": 231544}}
