****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-max_paths 1
	-group comb
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:52:17 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: test_so (output port clocked by CLK)
  Path Group: comb
  Path Type: min  (recalculated)

  Point                               Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                    1.0992100239 1.0992100239
  input external delay                                           0.0799999982 1.1792100221 f
  test_se (in)                                        0.2000000030 0.0000253916 & 1.1792354137 f
  test_se (net)                          1 2535.5549316406 
  I1025_W_test_se/PADIO (I1025_EW)                    0.0000000000 0.0199999809 * 1.1992353946 f
  I1025_W_test_se/DOUT (I1025_EW)                     0.0000000000 0.4400000572 * 1.6392354518 f
  hvoHier_test_se (net)                 35 134.0696258545 
  U2794/S0 (MUX21X1_HVT)                              0.0000000000 0.1000000238 * 1.7392354757 f
  U2794/Y (MUX21X1_HVT)                               0.0000000000 0.2700001001 * 2.0092355758 r
  n3235 (net)                            1 2.9269812107 
  placeBUFT_RR_57/A (NBUFFX8_HVT)                     0.0000000000 0.0000000000 * 2.0092355758 r
  placeBUFT_RR_57/Y (NBUFFX8_HVT)                     0.0000000000 0.0999999046 * 2.1092354804 r
  BUF_net_57 (net)                       1 30.3718814850 
  placeBINV_RR_97/A (INVX8_HVT)                       0.0000000000 0.0099999905 * 2.1192354709 r
  placeBINV_RR_97/Y (INVX8_HVT)                       0.0000000000 0.0699999332 * 2.1892354041 f
  net_net_96 (net)                       1 40.7783355713 
  placeBINV_RR_96/A (INVX16_HVT)                      0.0000000000 0.0099999905 * 2.1992353946 f
  placeBINV_RR_96/Y (INVX16_HVT)                      0.0000000000 0.0599999428 * 2.2592353374 r
  n3206 (net)                            1 60.2017707825 
  D4I1025_W_test_so/DIN (D4I1025_EW)                  0.0000000000 0.0199999809 * 2.2792353183 r
  D4I1025_W_test_so/PADIO (D4I1025_EW)                0.0000000000 1.6300001144 * 3.9092354327 r
  test_so (net)                          1 3757.0898437500 
  test_so (inout)                                     0.0000000000 0.0000000000 * 3.9092354327 r
  data arrival time                                                         3.9092354774

  clock CLK (rise edge)                               0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                    1.0992100239 1.0992100239
  clock reconvergence pessimism                                  0.0000000000 1.0992100239
  output external delay                                          -0.1199999973 0.9792100266
  data required time                                                        0.9792100191
  -------------------------------------------------------------------------------------
  data required time                                                        0.9792100191
  data arrival time                                                         -3.9092354774
  -------------------------------------------------------------------------------------
  slack (MET)                                                               2.9300253391


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:52:17 2023
****************************************


  Startpoint: tap1[0] (input port clocked by CLK)
  Endpoint: fir_inst_acc0_regx0x
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: min  (recalculated)

  Point                                Fanout    Cap      Trans       Incr       Path
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                     1.0992100239 1.0992100239
  input external delay                                            0.0799999982 1.1792100221 f
  tap1[0] (in)                                         0.2000000030 0.0000253916 & 1.1792354137 f
  tap1[0] (net)                           1 2535.9316406250 
  I1025_W_tap1x0x/PADIO (I1025_EW)                     0.0000000000 0.0199999809 * 1.1992353946 f
  I1025_W_tap1x0x/DOUT (I1025_EW)                      0.0000000000 0.3999999762 * 1.5992353708 f
  hvoHier_tap1[0] (net)                  16 29.6491661072 
  U977/A1 (AND2X1_HVT)                                 0.0000000000 0.0000000000 * 1.5992353708 f
  U977/Y (AND2X1_HVT)                                  0.0000000000 0.1699999571 * 1.7692353278 f
  fir_inst_N17 (net)                      2 5.3864593506 
  fir_inst_acc0_regx0x/D (SDFFARX1_HVT)                0.0000000000 0.0000000000 * 1.7692353278 f
  data arrival time                                                          1.7692353725

  clock CLK (rise edge)                                0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                1.1600202322 * 1.1600202322
  clock reconvergence pessimism                                   0.0000000000 1.1600202322
  fir_inst_acc0_regx0x/CLK (SDFFARX1_HVT)                                    1.1600202322 r
  library hold time                                               -0.0700000003 * 1.0900202319
  data required time                                                         1.0900201797
  --------------------------------------------------------------------------------------
  data required time                                                         1.0900201797
  data arrival time                                                          -1.7692353725
  --------------------------------------------------------------------------------------
  slack (MET)                                                                0.6792150736


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:52:17 2023
****************************************


  Startpoint: fir_inst_yout_regx12x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: yout[12] (output port clocked by CLK)
  Path Group: output
  Path Type: min  (recalculated)

  Point                                   Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                   0.9800202847 * 0.9800202847
  fir_inst_yout_regx12x/CLK (SDFFARX1_HVT)                0.0000000000 0.0000000000 0.9800202847 r
  fir_inst_yout_regx12x/Q (SDFFARX1_HVT)                  0.0000000000 0.3300000429 * 1.3100203276 r
  n3084 (net)                                2 6.4221959114 
  placeBUFT_RR_18/A (NBUFFX32_HVT)                        0.0000000000 0.0000000000 * 1.3100203276 r
  placeBUFT_RR_18/Y (NBUFFX32_HVT)                        0.0000000000 0.1100000143 * 1.4200203419 r
  BUF_net_18 (net)                           1 126.7368316650 
  D4I1025_N_youtx12x/DIN (D4I1025_NS)                     0.0000000000 0.1100000143 * 1.5300203562 r
  D4I1025_N_youtx12x/PADIO (D4I1025_NS)                   0.0000000000 1.6899999380 * 3.2200202942 r
  yout[12] (net)                             1 3757.0898437500 
  yout[12] (inout)                                        0.0000000000 0.0000000000 * 3.2200202942 r
  data arrival time                                                             3.2200202942

  clock CLK (rise edge)                                   0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                        1.0992100239 1.0992100239
  clock reconvergence pessimism                                      0.0000000000 1.0992100239
  output external delay                                              -0.1199999973 0.9792100266
  data required time                                                            0.9792100191
  -----------------------------------------------------------------------------------------
  data required time                                                            0.9792100191
  data arrival time                                                             -3.2200202942
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                   2.2408101559


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_fir
Version: P-2019.03-SP5
Date   : Wed Mar  8 22:52:17 2023
****************************************


  Startpoint: fir_inst_yout_regx7x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: fir_inst_buf1_regx13x
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: min  (recalculated)

  Point                                  Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                  0.9800202847 * 0.9800202847
  fir_inst_yout_regx7x/CLK (SDFFARX2_HVT)                0.0000000000 0.0000000000 0.9800202847 r
  fir_inst_yout_regx7x/Q (SDFFARX2_HVT)                  0.0000000000 0.3500000238 * 1.3300203085 f
  n3164 (net)                               2 11.3716974258 
  fir_inst_buf1_regx13x/SI (SDFFARX2_HVT)                0.0000000000 0.0000000000 * 1.3300203085 f
  data arrival time                                                            1.3300203085

  clock CLK (rise edge)                                  0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                  1.1800202131 * 1.1800202131
  clock reconvergence pessimism                                     0.0000000000 1.1800202131
  fir_inst_buf1_regx13x/CLK (SDFFARX2_HVT)                                     1.1800202131 r
  library hold time                                                 -0.0599999987 * 1.1200202145
  data required time                                                           1.1200202703
  ----------------------------------------------------------------------------------------
  data required time                                                           1.1200202703
  data arrival time                                                            -1.3300203085
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                  0.2100000978


1
