QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 19:25:43 on Oct 29,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/extender_32to1.vhd proj/src/RISCV_Processor.vhd proj/src/tb_dmem.vhd proj/src/ALU.vhd proj/src/mux2t1_N.vhd proj/src/invg.vhd proj/src/andg2_N.vhd proj/src/tb_MySecondRISCVDatapath.vhd proj/src/RISCVLogicBody.vhd proj/src/N_bit_Register.vhd proj/src/Fetch_Logic.vhd proj/src/tb_ALU.vhd proj/src/xorg2.vhd proj/src/MySecondRISCVDatapath.vhd proj/src/Adder_Subtractor.vhd proj/src/tb_extender_12t32.vhd proj/src/xorg2_N.vhd proj/src/org2_N.vhd proj/src/tb_barrelShifter.vhd proj/src/add_sub_slt.vhd proj/src/bit32_32_1Mux.vhd proj/src/onescomp_N.vhd proj/src/Control_Logic.vhd proj/src/mem.vhd proj/src/DF_5to32_Decoder.vhd proj/src/mux2t1_STR.vhd proj/src/extender_1to32.vhd proj/src/tb_RISCVSingleCycleProcessor.vhd proj/src/extender_12t32.vhd proj/src/Adder_STRUC.vhd proj/src/andg2.vhd proj/src/tb_MyFirstRISCVDatapath.vhd proj/src/N_bit_Ripple_Adder_STRUC.vhd proj/src/RISCV_types.vhd proj/src/Register_File.vhd proj/src/or_nor.vhd proj/src/MyFirstRISCVDatapath.vhd proj/src/mux2t1.vhd proj/src/org2.vhd proj/src/barrelShifter.vhd proj/src/dffg.vhd proj/src/and_xor.vhd proj/src/tb_Control_Logic.vhd proj/src/tb_RISCVLogicBody.vhd proj/src/tb_Fetch_Logic.vhd proj/src/tb_Adder_Subtractor.vhd proj/src/mux2t1_DATA.vhd proj/src/Mux/tb_mux2t1_DATA.vhd proj/src/Mux/tb_mux2t1_N.vhd proj/src/Mux/tb_mux2t1_STR.vhd proj/src/Adder/N_bit_Ripple_Adder_STRUC.vhd proj/src/Adder/andg2.vhd proj/src/Adder/Adder.vhd proj/src/Adder/tb_N_bit_Ripple_Adder_STRUC.vhd proj/src/Adder/Adder_STRUC.vhd proj/src/Adder/org2.vhd proj/src/Adder/xorg2.vhd proj/src/TPU/BehavioralVHDL_TEMPLATE.vhd proj/src/TPU/Multiplier.vhd proj/src/TPU/Reg.vhd proj/src/TPU/tb_TPU_MV_Element.vhd proj/src/TPU/TPU_MV_Element.vhd proj/src/TPU/Adder.vhd proj/src/TPU/RegLd.vhd proj/src/OnesComp/tb_onescomp_N.vhd proj/src/OnesComp/onescomp_N.vhd proj/src/OnesComp/invg.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/Control_Logic.vhd proj/src/TopLevel/Fetch_Logic.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/AddSub/org2.vhd proj/src/AddSub/xorg2.vhd proj/src/AddSub/tb_Adder_Subtractor.vhd proj/src/AddSub/mux2t1.vhd proj/src/AddSub/tb_mux2t1_N.vhd proj/src/AddSub/andg2.vhd proj/src/AddSub/invg.vhd proj/src/AddSub/mux2t1_N.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling entity extender_32to1
-- Compiling architecture dataflow of extender_32to1
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Compiling entity tb_dmem
-- Compiling architecture mixed of tb_dmem
-- Compiling entity ALU
-- Compiling architecture Structural of ALU
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity andg2_N
-- Compiling architecture structural of andg2_N
-- Compiling entity tb_MySecondRISCVDatapath
-- Compiling architecture mixed of tb_MySecondRISCVDatapath
-- Compiling entity RISCVLogicBody
-- Compiling architecture Structural of RISCVLogicBody
** Error (suppressible): proj/src/RISCVLogicBody.vhd(33): (vcom-1141) Identifier "mem" does not identify a component declaration.
** Error (suppressible): proj/src/RISCVLogicBody.vhd(42): (vcom-1141) Identifier "mem" does not identify a component declaration.
** Error (suppressible): proj/src/RISCVLogicBody.vhd(56): (vcom-1141) Identifier "Control_Logic" does not identify a component declaration.
** Error: proj/src/RISCVLogicBody.vhd(58): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(58): (vcom-1136) Unknown identifier "s_Inst_24to20".
** Error: proj/src/RISCVLogicBody.vhd(59): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(59): (vcom-1136) Unknown identifier "s_Inst_24to20".
** Error: proj/src/RISCVLogicBody.vhd(60): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(60): (vcom-1136) Unknown identifier "s_Inst_24to20".
** Error: proj/src/RISCVLogicBody.vhd(61): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(61): (vcom-1136) Unknown identifier "s_Inst_24to20".
** Error: proj/src/RISCVLogicBody.vhd(62): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(62): (vcom-1136) Unknown identifier "s_Inst_24to20".
** Error: proj/src/RISCVLogicBody.vhd(64): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(64): (vcom-1136) Unknown identifier "s_Inst_11to7".
** Error: proj/src/RISCVLogicBody.vhd(65): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(65): (vcom-1136) Unknown identifier "s_Inst_11to7".
** Error: proj/src/RISCVLogicBody.vhd(66): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(66): (vcom-1136) Unknown identifier "s_Inst_11to7".
** Error: proj/src/RISCVLogicBody.vhd(67): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(67): (vcom-1136) Unknown identifier "s_Inst_11to7".
** Error: proj/src/RISCVLogicBody.vhd(68): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(68): (vcom-1136) Unknown identifier "s_Inst_11to7".
** Error: proj/src/RISCVLogicBody.vhd(70): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(70): (vcom-1136) Unknown identifier "s_Inst_19to15".
** Error: proj/src/RISCVLogicBody.vhd(71): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(71): (vcom-1136) Unknown identifier "s_Inst_19to15".
** Error: proj/src/RISCVLogicBody.vhd(72): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(72): (vcom-1136) Unknown identifier "s_Inst_19to15".
** Error: proj/src/RISCVLogicBody.vhd(73): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(73): (vcom-1136) Unknown identifier "s_Inst_19to15".
** Error: proj/src/RISCVLogicBody.vhd(74): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(74): (vcom-1136) Unknown identifier "s_Inst_19to15".
** Error (suppressible): proj/src/RISCVLogicBody.vhd(76): (vcom-1141) Identifier "mux2t1_N" does not identify a component declaration.
** Error: proj/src/RISCVLogicBody.vhd(83): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(83): (vcom-1136) Unknown identifier "s_RegWr".
** Error (suppressible): proj/src/RISCVLogicBody.vhd(85): (vcom-1141) Identifier "Register_File" does not identify a component declaration.
** Error (suppressible): proj/src/RISCVLogicBody.vhd(87): (vcom-1141) Identifier "extender_12t32" does not identify a component declaration.
** Error (suppressible): proj/src/RISCVLogicBody.vhd(89): (vcom-1141) Identifier "mux2t1_N" does not identify a component declaration.
** Error (suppressible): proj/src/RISCVLogicBody.vhd(96): (vcom-1141) Identifier "ALU" does not identify a component declaration.
** Error: proj/src/RISCVLogicBody.vhd(98): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(98): (vcom-1136) Unknown identifier "oALUOut".
** Error: proj/src/RISCVLogicBody.vhd(99): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(99): (vcom-1136) Unknown identifier "s_DMemData".
** Error: proj/src/RISCVLogicBody.vhd(100): Illegal target for signal assignment.
** Error: proj/src/RISCVLogicBody.vhd(100): (vcom-1136) Unknown identifier "s_DMemWr".
** Error (suppressible): proj/src/RISCVLogicBody.vhd(102): (vcom-1141) Identifier "mux2t1_N" does not identify a component declaration.
** Note: proj/src/RISCVLogicBody.vhd(110): VHDL Compiler exiting
End time: 19:25:43 on Oct 29,2025, Elapsed time: 0:00:00
Errors: 47, Warnings: 0
