
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gcov-dump_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022a0 <.init>:
  4022a0:	stp	x29, x30, [sp, #-16]!
  4022a4:	mov	x29, sp
  4022a8:	bl	402a64 <ferror@plt+0xf4>
  4022ac:	ldp	x29, x30, [sp], #16
  4022b0:	ret

Disassembly of section .plt:

00000000004022c0 <memcpy@plt-0x20>:
  4022c0:	stp	x16, x30, [sp, #-16]!
  4022c4:	adrp	x16, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4022c8:	ldr	x17, [x16, #4088]
  4022cc:	add	x16, x16, #0xff8
  4022d0:	br	x17
  4022d4:	nop
  4022d8:	nop
  4022dc:	nop

00000000004022e0 <memcpy@plt>:
  4022e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16]
  4022e8:	add	x16, x16, #0x0
  4022ec:	br	x17

00000000004022f0 <memmove@plt>:
  4022f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #8]
  4022f8:	add	x16, x16, #0x8
  4022fc:	br	x17

0000000000402300 <ngettext@plt>:
  402300:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #16]
  402308:	add	x16, x16, #0x10
  40230c:	br	x17

0000000000402310 <fwrite_unlocked@plt>:
  402310:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #24]
  402318:	add	x16, x16, #0x18
  40231c:	br	x17

0000000000402320 <strtoul@plt>:
  402320:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #32]
  402328:	add	x16, x16, #0x20
  40232c:	br	x17

0000000000402330 <strlen@plt>:
  402330:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #40]
  402338:	add	x16, x16, #0x28
  40233c:	br	x17

0000000000402340 <fputs@plt>:
  402340:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #48]
  402348:	add	x16, x16, #0x30
  40234c:	br	x17

0000000000402350 <mbstowcs@plt>:
  402350:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #56]
  402358:	add	x16, x16, #0x38
  40235c:	br	x17

0000000000402360 <exit@plt>:
  402360:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #64]
  402368:	add	x16, x16, #0x40
  40236c:	br	x17

0000000000402370 <sbrk@plt>:
  402370:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #72]
  402378:	add	x16, x16, #0x48
  40237c:	br	x17

0000000000402380 <strnlen@plt>:
  402380:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #80]
  402388:	add	x16, x16, #0x50
  40238c:	br	x17

0000000000402390 <iconv_close@plt>:
  402390:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #88]
  402398:	add	x16, x16, #0x58
  40239c:	br	x17

00000000004023a0 <setbuf@plt>:
  4023a0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #96]
  4023a8:	add	x16, x16, #0x60
  4023ac:	br	x17

00000000004023b0 <readlink@plt>:
  4023b0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #104]
  4023b8:	add	x16, x16, #0x68
  4023bc:	br	x17

00000000004023c0 <ftell@plt>:
  4023c0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #112]
  4023c8:	add	x16, x16, #0x70
  4023cc:	br	x17

00000000004023d0 <sprintf@plt>:
  4023d0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #120]
  4023d8:	add	x16, x16, #0x78
  4023dc:	br	x17

00000000004023e0 <opendir@plt>:
  4023e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #128]
  4023e8:	add	x16, x16, #0x80
  4023ec:	br	x17

00000000004023f0 <__cxa_atexit@plt>:
  4023f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #136]
  4023f8:	add	x16, x16, #0x88
  4023fc:	br	x17

0000000000402400 <fputc@plt>:
  402400:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #144]
  402408:	add	x16, x16, #0x90
  40240c:	br	x17

0000000000402410 <qsort@plt>:
  402410:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #152]
  402418:	add	x16, x16, #0x98
  40241c:	br	x17

0000000000402420 <snprintf@plt>:
  402420:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #160]
  402428:	add	x16, x16, #0xa0
  40242c:	br	x17

0000000000402430 <putc_unlocked@plt>:
  402430:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #168]
  402438:	add	x16, x16, #0xa8
  40243c:	br	x17

0000000000402440 <localtime@plt>:
  402440:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #176]
  402448:	add	x16, x16, #0xb0
  40244c:	br	x17

0000000000402450 <fclose@plt>:
  402450:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #184]
  402458:	add	x16, x16, #0xb8
  40245c:	br	x17

0000000000402460 <atoi@plt>:
  402460:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #192]
  402468:	add	x16, x16, #0xc0
  40246c:	br	x17

0000000000402470 <getpid@plt>:
  402470:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #200]
  402478:	add	x16, x16, #0xc8
  40247c:	br	x17

0000000000402480 <nl_langinfo@plt>:
  402480:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #208]
  402488:	add	x16, x16, #0xd0
  40248c:	br	x17

0000000000402490 <fopen@plt>:
  402490:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #216]
  402498:	add	x16, x16, #0xd8
  40249c:	br	x17

00000000004024a0 <time@plt>:
  4024a0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #224]
  4024a8:	add	x16, x16, #0xe0
  4024ac:	br	x17

00000000004024b0 <malloc@plt>:
  4024b0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #232]
  4024b8:	add	x16, x16, #0xe8
  4024bc:	br	x17

00000000004024c0 <open@plt>:
  4024c0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #240]
  4024c8:	add	x16, x16, #0xf0
  4024cc:	br	x17

00000000004024d0 <wcswidth@plt>:
  4024d0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #248]
  4024d8:	add	x16, x16, #0xf8
  4024dc:	br	x17

00000000004024e0 <strncmp@plt>:
  4024e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #256]
  4024e8:	add	x16, x16, #0x100
  4024ec:	br	x17

00000000004024f0 <bindtextdomain@plt>:
  4024f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #264]
  4024f8:	add	x16, x16, #0x108
  4024fc:	br	x17

0000000000402500 <fileno_unlocked@plt>:
  402500:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #272]
  402508:	add	x16, x16, #0x110
  40250c:	br	x17

0000000000402510 <__libc_start_main@plt>:
  402510:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #280]
  402518:	add	x16, x16, #0x118
  40251c:	br	x17

0000000000402520 <strcat@plt>:
  402520:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #288]
  402528:	add	x16, x16, #0x120
  40252c:	br	x17

0000000000402530 <memset@plt>:
  402530:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #296]
  402538:	add	x16, x16, #0x128
  40253c:	br	x17

0000000000402540 <fdopen@plt>:
  402540:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #304]
  402548:	add	x16, x16, #0x130
  40254c:	br	x17

0000000000402550 <calloc@plt>:
  402550:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #312]
  402558:	add	x16, x16, #0x138
  40255c:	br	x17

0000000000402560 <bsearch@plt>:
  402560:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #320]
  402568:	add	x16, x16, #0x140
  40256c:	br	x17

0000000000402570 <strcasecmp@plt>:
  402570:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #328]
  402578:	add	x16, x16, #0x148
  40257c:	br	x17

0000000000402580 <gmtime@plt>:
  402580:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #336]
  402588:	add	x16, x16, #0x150
  40258c:	br	x17

0000000000402590 <readdir@plt>:
  402590:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #344]
  402598:	add	x16, x16, #0x158
  40259c:	br	x17

00000000004025a0 <realloc@plt>:
  4025a0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #352]
  4025a8:	add	x16, x16, #0x160
  4025ac:	br	x17

00000000004025b0 <getpagesize@plt>:
  4025b0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #360]
  4025b8:	add	x16, x16, #0x168
  4025bc:	br	x17

00000000004025c0 <strdup@plt>:
  4025c0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #368]
  4025c8:	add	x16, x16, #0x170
  4025cc:	br	x17

00000000004025d0 <closedir@plt>:
  4025d0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #376]
  4025d8:	add	x16, x16, #0x178
  4025dc:	br	x17

00000000004025e0 <getc_unlocked@plt>:
  4025e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #384]
  4025e8:	add	x16, x16, #0x180
  4025ec:	br	x17

00000000004025f0 <strerror@plt>:
  4025f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #392]
  4025f8:	add	x16, x16, #0x188
  4025fc:	br	x17

0000000000402600 <close@plt>:
  402600:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #400]
  402608:	add	x16, x16, #0x190
  40260c:	br	x17

0000000000402610 <strrchr@plt>:
  402610:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #408]
  402618:	add	x16, x16, #0x198
  40261c:	br	x17

0000000000402620 <__gmon_start__@plt>:
  402620:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #416]
  402628:	add	x16, x16, #0x1a0
  40262c:	br	x17

0000000000402630 <write@plt>:
  402630:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #424]
  402638:	add	x16, x16, #0x1a8
  40263c:	br	x17

0000000000402640 <fseek@plt>:
  402640:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #432]
  402648:	add	x16, x16, #0x1b0
  40264c:	br	x17

0000000000402650 <abort@plt>:
  402650:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #440]
  402658:	add	x16, x16, #0x1b8
  40265c:	br	x17

0000000000402660 <feof@plt>:
  402660:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #448]
  402668:	add	x16, x16, #0x1c0
  40266c:	br	x17

0000000000402670 <puts@plt>:
  402670:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #456]
  402678:	add	x16, x16, #0x1c8
  40267c:	br	x17

0000000000402680 <fread_unlocked@plt>:
  402680:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #464]
  402688:	add	x16, x16, #0x1d0
  40268c:	br	x17

0000000000402690 <memcmp@plt>:
  402690:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #472]
  402698:	add	x16, x16, #0x1d8
  40269c:	br	x17

00000000004026a0 <pthread_once@plt>:
  4026a0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #480]
  4026a8:	add	x16, x16, #0x1e0
  4026ac:	br	x17

00000000004026b0 <textdomain@plt>:
  4026b0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #488]
  4026b8:	add	x16, x16, #0x1e8
  4026bc:	br	x17

00000000004026c0 <getopt_long@plt>:
  4026c0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #496]
  4026c8:	add	x16, x16, #0x1f0
  4026cc:	br	x17

00000000004026d0 <strcmp@plt>:
  4026d0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #504]
  4026d8:	add	x16, x16, #0x1f8
  4026dc:	br	x17

00000000004026e0 <iconv@plt>:
  4026e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #512]
  4026e8:	add	x16, x16, #0x200
  4026ec:	br	x17

00000000004026f0 <mmap@plt>:
  4026f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #520]
  4026f8:	add	x16, x16, #0x208
  4026fc:	br	x17

0000000000402700 <fread@plt>:
  402700:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #528]
  402708:	add	x16, x16, #0x210
  40270c:	br	x17

0000000000402710 <dl_iterate_phdr@plt>:
  402710:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #536]
  402718:	add	x16, x16, #0x218
  40271c:	br	x17

0000000000402720 <dgettext@plt>:
  402720:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #544]
  402728:	add	x16, x16, #0x220
  40272c:	br	x17

0000000000402730 <free@plt>:
  402730:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #552]
  402738:	add	x16, x16, #0x228
  40273c:	br	x17

0000000000402740 <ungetc@plt>:
  402740:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #560]
  402748:	add	x16, x16, #0x230
  40274c:	br	x17

0000000000402750 <freopen@plt>:
  402750:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #568]
  402758:	add	x16, x16, #0x238
  40275c:	br	x17

0000000000402760 <strchr@plt>:
  402760:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #576]
  402768:	add	x16, x16, #0x240
  40276c:	br	x17

0000000000402770 <fwrite@plt>:
  402770:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #584]
  402778:	add	x16, x16, #0x248
  40277c:	br	x17

0000000000402780 <fcntl@plt>:
  402780:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #592]
  402788:	add	x16, x16, #0x250
  40278c:	br	x17

0000000000402790 <munmap@plt>:
  402790:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #600]
  402798:	add	x16, x16, #0x258
  40279c:	br	x17

00000000004027a0 <fflush@plt>:
  4027a0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #608]
  4027a8:	add	x16, x16, #0x260
  4027ac:	br	x17

00000000004027b0 <strcpy@plt>:
  4027b0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #616]
  4027b8:	add	x16, x16, #0x268
  4027bc:	br	x17

00000000004027c0 <iconv_open@plt>:
  4027c0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #624]
  4027c8:	add	x16, x16, #0x270
  4027cc:	br	x17

00000000004027d0 <vsprintf@plt>:
  4027d0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #632]
  4027d8:	add	x16, x16, #0x278
  4027dc:	br	x17

00000000004027e0 <__lxstat@plt>:
  4027e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #640]
  4027e8:	add	x16, x16, #0x280
  4027ec:	br	x17

00000000004027f0 <read@plt>:
  4027f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #648]
  4027f8:	add	x16, x16, #0x288
  4027fc:	br	x17

0000000000402800 <memchr@plt>:
  402800:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #656]
  402808:	add	x16, x16, #0x290
  40280c:	br	x17

0000000000402810 <isatty@plt>:
  402810:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #664]
  402818:	add	x16, x16, #0x298
  40281c:	br	x17

0000000000402820 <asctime@plt>:
  402820:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #672]
  402828:	add	x16, x16, #0x2a0
  40282c:	br	x17

0000000000402830 <fputc_unlocked@plt>:
  402830:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #680]
  402838:	add	x16, x16, #0x2a8
  40283c:	br	x17

0000000000402840 <__fxstat@plt>:
  402840:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #688]
  402848:	add	x16, x16, #0x2b0
  40284c:	br	x17

0000000000402850 <strstr@plt>:
  402850:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #696]
  402858:	add	x16, x16, #0x2b8
  40285c:	br	x17

0000000000402860 <realpath@plt>:
  402860:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #704]
  402868:	add	x16, x16, #0x2c0
  40286c:	br	x17

0000000000402870 <fputs_unlocked@plt>:
  402870:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #712]
  402878:	add	x16, x16, #0x2c8
  40287c:	br	x17

0000000000402880 <__fsetlocking@plt>:
  402880:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #720]
  402888:	add	x16, x16, #0x2d0
  40288c:	br	x17

0000000000402890 <strcspn@plt>:
  402890:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #728]
  402898:	add	x16, x16, #0x2d8
  40289c:	br	x17

00000000004028a0 <vfprintf@plt>:
  4028a0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #736]
  4028a8:	add	x16, x16, #0x2e0
  4028ac:	br	x17

00000000004028b0 <printf@plt>:
  4028b0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #744]
  4028b8:	add	x16, x16, #0x2e8
  4028bc:	br	x17

00000000004028c0 <__errno_location@plt>:
  4028c0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #752]
  4028c8:	add	x16, x16, #0x2f0
  4028cc:	br	x17

00000000004028d0 <getenv@plt>:
  4028d0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #760]
  4028d8:	add	x16, x16, #0x2f8
  4028dc:	br	x17

00000000004028e0 <putchar@plt>:
  4028e0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #768]
  4028e8:	add	x16, x16, #0x300
  4028ec:	br	x17

00000000004028f0 <__xstat@plt>:
  4028f0:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #776]
  4028f8:	add	x16, x16, #0x308
  4028fc:	br	x17

0000000000402900 <pthread_mutex_lock@plt>:
  402900:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #784]
  402908:	add	x16, x16, #0x310
  40290c:	br	x17

0000000000402910 <syscall@plt>:
  402910:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #792]
  402918:	add	x16, x16, #0x318
  40291c:	br	x17

0000000000402920 <pthread_mutex_unlock@plt>:
  402920:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #800]
  402928:	add	x16, x16, #0x320
  40292c:	br	x17

0000000000402930 <gettext@plt>:
  402930:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #808]
  402938:	add	x16, x16, #0x328
  40293c:	br	x17

0000000000402940 <fprintf@plt>:
  402940:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #816]
  402948:	add	x16, x16, #0x330
  40294c:	br	x17

0000000000402950 <ioctl@plt>:
  402950:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #824]
  402958:	add	x16, x16, #0x338
  40295c:	br	x17

0000000000402960 <setlocale@plt>:
  402960:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #832]
  402968:	add	x16, x16, #0x340
  40296c:	br	x17

0000000000402970 <ferror@plt>:
  402970:	adrp	x16, 4ba000 <memcpy@GLIBC_2.17>
  402974:	ldr	x17, [x16, #840]
  402978:	add	x16, x16, #0x348
  40297c:	br	x17

Disassembly of section .text:

0000000000402980 <_obstack_begin@@Base-0x6c79c>:
  402980:	stp	x29, x30, [sp, #-16]!
  402984:	mov	x0, #0x8                   	// #8
  402988:	mov	x29, sp
  40298c:	bl	470b48 <_obstack_memory_used@@Base+0x15e4>
  402990:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  402994:	adrp	x2, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  402998:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  40299c:	ldr	x3, [x3, #4000]
  4029a0:	ldr	x2, [x2, #4032]
  4029a4:	add	x3, x3, #0x10
  4029a8:	ldr	x1, [x1, #3928]
  4029ac:	str	x3, [x0]
  4029b0:	bl	471960 <_obstack_memory_used@@Base+0x23fc>
  4029b4:	nop
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	stp	x19, x20, [sp, #16]
  4029c4:	adrp	x19, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4029c8:	add	x19, x19, #0xb58
  4029cc:	mov	x20, #0x1c00                	// #7168
  4029d0:	movk	x20, #0x1, lsl #16
  4029d4:	mov	x0, x20
  4029d8:	stp	xzr, xzr, [x19]
  4029dc:	stp	xzr, xzr, [x19, #16]
  4029e0:	stp	xzr, xzr, [x19, #32]
  4029e4:	str	x20, [x19, #64]
  4029e8:	bl	4024b0 <malloc@plt>
  4029ec:	str	x0, [x19, #56]
  4029f0:	cbz	x0, 402a08 <ferror@plt+0x98>
  4029f4:	stp	x20, xzr, [x0]
  4029f8:	str	x0, [x19, #48]
  4029fc:	ldp	x19, x20, [sp, #16]
  402a00:	ldp	x29, x30, [sp], #32
  402a04:	ret
  402a08:	str	xzr, [x19, #48]
  402a0c:	str	xzr, [x19, #64]
  402a10:	b	4029fc <ferror@plt+0x8c>
  402a14:	mov	x29, #0x0                   	// #0
  402a18:	mov	x30, #0x0                   	// #0
  402a1c:	mov	x5, x0
  402a20:	ldr	x1, [sp]
  402a24:	add	x2, sp, #0x8
  402a28:	mov	x6, sp
  402a2c:	movz	x0, #0x0, lsl #48
  402a30:	movk	x0, #0x0, lsl #32
  402a34:	movk	x0, #0x40, lsl #16
  402a38:	movk	x0, #0x358c
  402a3c:	movz	x3, #0x0, lsl #48
  402a40:	movk	x3, #0x0, lsl #32
  402a44:	movk	x3, #0x48, lsl #16
  402a48:	movk	x3, #0x238
  402a4c:	movz	x4, #0x0, lsl #48
  402a50:	movk	x4, #0x0, lsl #32
  402a54:	movk	x4, #0x48, lsl #16
  402a58:	movk	x4, #0x2b8
  402a5c:	bl	402510 <__libc_start_main@plt>
  402a60:	bl	402650 <abort@plt>
  402a64:	adrp	x0, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  402a68:	ldr	x0, [x0, #3960]
  402a6c:	cbz	x0, 402a74 <ferror@plt+0x104>
  402a70:	b	402620 <__gmon_start__@plt>
  402a74:	ret
  402a78:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402a7c:	add	x0, x0, #0x7a8
  402a80:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402a84:	add	x1, x1, #0x7a8
  402a88:	cmp	x1, x0
  402a8c:	b.eq	402aa4 <ferror@plt+0x134>  // b.none
  402a90:	adrp	x1, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402a94:	ldr	x1, [x1, #776]
  402a98:	cbz	x1, 402aa4 <ferror@plt+0x134>
  402a9c:	mov	x16, x1
  402aa0:	br	x16
  402aa4:	ret
  402aa8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402aac:	add	x0, x0, #0x7a8
  402ab0:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402ab4:	add	x1, x1, #0x7a8
  402ab8:	sub	x1, x1, x0
  402abc:	lsr	x2, x1, #63
  402ac0:	add	x1, x2, x1, asr #3
  402ac4:	cmp	xzr, x1, asr #1
  402ac8:	asr	x1, x1, #1
  402acc:	b.eq	402ae4 <ferror@plt+0x174>  // b.none
  402ad0:	adrp	x2, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402ad4:	ldr	x2, [x2, #784]
  402ad8:	cbz	x2, 402ae4 <ferror@plt+0x174>
  402adc:	mov	x16, x2
  402ae0:	br	x16
  402ae4:	ret
  402ae8:	stp	x29, x30, [sp, #-32]!
  402aec:	mov	x29, sp
  402af0:	str	x19, [sp, #16]
  402af4:	adrp	x19, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402af8:	ldrb	w0, [x19, #2000]
  402afc:	cbnz	w0, 402b0c <ferror@plt+0x19c>
  402b00:	bl	402a78 <ferror@plt+0x108>
  402b04:	mov	w0, #0x1                   	// #1
  402b08:	strb	w0, [x19, #2000]
  402b0c:	ldr	x19, [sp, #16]
  402b10:	ldp	x29, x30, [sp], #32
  402b14:	ret
  402b18:	b	402aa8 <ferror@plt+0x138>
  402b1c:	stp	x29, x30, [sp, #-16]!
  402b20:	mov	x29, sp
  402b24:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402b28:	add	x0, x0, #0x7d8
  402b2c:	ldr	w0, [x0, #28]
  402b30:	cmp	w0, #0x0
  402b34:	b.gt	402b50 <ferror@plt+0x1e0>
  402b38:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402b3c:	add	x2, x0, #0x3a8
  402b40:	mov	w1, #0x4a                  	// #74
  402b44:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402b48:	add	x0, x0, #0x3b8
  402b4c:	bl	4099a4 <ferror@plt+0x7034>
  402b50:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402b54:	add	x0, x0, #0x7d8
  402b58:	ldr	w1, [x0, #8]
  402b5c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402b60:	add	x0, x0, #0x7d8
  402b64:	ldr	w0, [x0, #12]
  402b68:	add	w0, w1, w0
  402b6c:	ldp	x29, x30, [sp], #16
  402b70:	ret
  402b74:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402b78:	add	x0, x0, #0x7d8
  402b7c:	ldr	x0, [x0]
  402b80:	cmp	x0, #0x0
  402b84:	b.eq	402b98 <ferror@plt+0x228>  // b.none
  402b88:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402b8c:	add	x0, x0, #0x7d8
  402b90:	ldr	w0, [x0, #24]
  402b94:	b	402b9c <ferror@plt+0x22c>
  402b98:	mov	w0, #0x1                   	// #1
  402b9c:	ret
  402ba0:	sub	sp, sp, #0x10
  402ba4:	str	w0, [sp, #12]
  402ba8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402bac:	add	x0, x0, #0x7d8
  402bb0:	ldr	w0, [x0, #32]
  402bb4:	cmp	w0, #0x0
  402bb8:	b.eq	402be8 <ferror@plt+0x278>  // b.none
  402bbc:	ldr	w0, [sp, #12]
  402bc0:	ror	w0, w0, #16
  402bc4:	str	w0, [sp, #12]
  402bc8:	ldr	w0, [sp, #12]
  402bcc:	lsl	w0, w0, #8
  402bd0:	and	w1, w0, #0xff00ff00
  402bd4:	ldr	w0, [sp, #12]
  402bd8:	lsr	w0, w0, #8
  402bdc:	and	w0, w0, #0xff00ff
  402be0:	orr	w0, w1, w0
  402be4:	str	w0, [sp, #12]
  402be8:	ldr	w0, [sp, #12]
  402bec:	add	sp, sp, #0x10
  402bf0:	ret
  402bf4:	stp	x29, x30, [sp, #-80]!
  402bf8:	mov	x29, sp
  402bfc:	str	x0, [sp, #24]
  402c00:	str	w1, [sp, #20]
  402c04:	strh	wzr, [sp, #42]
  402c08:	str	xzr, [sp, #48]
  402c0c:	str	xzr, [sp, #56]
  402c10:	bl	402470 <getpid@plt>
  402c14:	str	w0, [sp, #64]
  402c18:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c1c:	add	x0, x0, #0x7d8
  402c20:	ldr	x0, [x0]
  402c24:	cmp	x0, #0x0
  402c28:	b.eq	402c44 <ferror@plt+0x2d4>  // b.none
  402c2c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402c30:	add	x2, x0, #0x3d0
  402c34:	mov	w1, #0x8e                  	// #142
  402c38:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402c3c:	add	x0, x0, #0x3b8
  402c40:	bl	4099a4 <ferror@plt+0x7034>
  402c44:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c48:	add	x0, x0, #0x7d8
  402c4c:	str	wzr, [x0, #8]
  402c50:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c54:	add	x0, x0, #0x7d8
  402c58:	str	wzr, [x0, #16]
  402c5c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c60:	add	x0, x0, #0x7d8
  402c64:	ldr	w1, [x0, #16]
  402c68:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c6c:	add	x0, x0, #0x7d8
  402c70:	str	w1, [x0, #12]
  402c74:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c78:	add	x0, x0, #0x7d8
  402c7c:	mov	w1, #0xffffffff            	// #-1
  402c80:	str	w1, [x0, #20]
  402c84:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c88:	add	x0, x0, #0x7d8
  402c8c:	str	wzr, [x0, #24]
  402c90:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402c94:	add	x0, x0, #0x7d8
  402c98:	str	wzr, [x0, #32]
  402c9c:	ldr	w0, [sp, #20]
  402ca0:	cmp	w0, #0x0
  402ca4:	b.le	402cc4 <ferror@plt+0x354>
  402ca8:	strh	wzr, [sp, #40]
  402cac:	mov	w2, #0x180                 	// #384
  402cb0:	mov	w1, #0x0                   	// #0
  402cb4:	ldr	x0, [sp, #24]
  402cb8:	bl	4024c0 <open@plt>
  402cbc:	str	w0, [sp, #76]
  402cc0:	b	402cf4 <ferror@plt+0x384>
  402cc4:	mov	w0, #0x1                   	// #1
  402cc8:	strh	w0, [sp, #40]
  402ccc:	ldr	w0, [sp, #20]
  402cd0:	asr	w0, w0, #22
  402cd4:	and	w1, w0, #0x200
  402cd8:	mov	w0, #0x42                  	// #66
  402cdc:	orr	w0, w1, w0
  402ce0:	mov	w2, #0x1b6                 	// #438
  402ce4:	mov	w1, w0
  402ce8:	ldr	x0, [sp, #24]
  402cec:	bl	4024c0 <open@plt>
  402cf0:	str	w0, [sp, #76]
  402cf4:	ldr	w0, [sp, #76]
  402cf8:	cmp	w0, #0x0
  402cfc:	b.ge	402d08 <ferror@plt+0x398>  // b.tcont
  402d00:	mov	w0, #0x0                   	// #0
  402d04:	b	402dec <ferror@plt+0x47c>
  402d08:	add	x0, sp, #0x28
  402d0c:	mov	x2, x0
  402d10:	mov	w1, #0x7                   	// #7
  402d14:	ldr	w0, [sp, #76]
  402d18:	bl	402780 <fcntl@plt>
  402d1c:	cmp	w0, #0x0
  402d20:	b.eq	402d3c <ferror@plt+0x3cc>  // b.none
  402d24:	bl	4028c0 <__errno_location@plt>
  402d28:	ldr	w0, [x0]
  402d2c:	cmp	w0, #0x4
  402d30:	b.ne	402d3c <ferror@plt+0x3cc>  // b.any
  402d34:	mov	w0, #0x1                   	// #1
  402d38:	b	402d40 <ferror@plt+0x3d0>
  402d3c:	mov	w0, #0x0                   	// #0
  402d40:	cmp	w0, #0x0
  402d44:	b.eq	402d50 <ferror@plt+0x3e0>  // b.none
  402d48:	nop
  402d4c:	b	402d08 <ferror@plt+0x398>
  402d50:	ldr	w0, [sp, #20]
  402d54:	cmp	w0, #0x0
  402d58:	b.le	402d68 <ferror@plt+0x3f8>
  402d5c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402d60:	add	x0, x0, #0x3e0
  402d64:	b	402d70 <ferror@plt+0x400>
  402d68:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  402d6c:	add	x0, x0, #0x3e8
  402d70:	mov	x1, x0
  402d74:	ldr	w0, [sp, #76]
  402d78:	bl	46d25c <ferror@plt+0x6a8ec>
  402d7c:	mov	x1, x0
  402d80:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402d84:	add	x0, x0, #0x7d8
  402d88:	str	x1, [x0]
  402d8c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402d90:	add	x0, x0, #0x7d8
  402d94:	ldr	x0, [x0]
  402d98:	cmp	x0, #0x0
  402d9c:	b.ne	402db0 <ferror@plt+0x440>  // b.any
  402da0:	ldr	w0, [sp, #76]
  402da4:	bl	402600 <close@plt>
  402da8:	mov	w0, #0x0                   	// #0
  402dac:	b	402dec <ferror@plt+0x47c>
  402db0:	ldr	w0, [sp, #20]
  402db4:	cmp	w0, #0x0
  402db8:	b.eq	402dc4 <ferror@plt+0x454>  // b.none
  402dbc:	ldr	w0, [sp, #20]
  402dc0:	b	402dc8 <ferror@plt+0x458>
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402dcc:	add	x1, x1, #0x7d8
  402dd0:	str	w0, [x1, #28]
  402dd4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402dd8:	add	x0, x0, #0x7d8
  402ddc:	ldr	x0, [x0]
  402de0:	mov	x1, #0x0                   	// #0
  402de4:	bl	4023a0 <setbuf@plt>
  402de8:	mov	w0, #0x1                   	// #1
  402dec:	ldp	x29, x30, [sp], #80
  402df0:	ret
  402df4:	stp	x29, x30, [sp, #-16]!
  402df8:	mov	x29, sp
  402dfc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e00:	add	x0, x0, #0x7d8
  402e04:	ldr	x0, [x0]
  402e08:	cmp	x0, #0x0
  402e0c:	b.eq	402e38 <ferror@plt+0x4c8>  // b.none
  402e10:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e14:	add	x0, x0, #0x7d8
  402e18:	ldr	x0, [x0]
  402e1c:	bl	402450 <fclose@plt>
  402e20:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e24:	add	x0, x0, #0x7d8
  402e28:	str	xzr, [x0]
  402e2c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e30:	add	x0, x0, #0x7d8
  402e34:	str	wzr, [x0, #16]
  402e38:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e3c:	add	x0, x0, #0x7d8
  402e40:	ldr	x0, [x0, #48]
  402e44:	bl	402730 <free@plt>
  402e48:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e4c:	add	x0, x0, #0x7d8
  402e50:	str	xzr, [x0, #40]
  402e54:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e58:	add	x0, x0, #0x7d8
  402e5c:	str	xzr, [x0, #48]
  402e60:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e64:	add	x0, x0, #0x7d8
  402e68:	str	wzr, [x0, #28]
  402e6c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402e70:	add	x0, x0, #0x7d8
  402e74:	ldr	w0, [x0, #24]
  402e78:	ldp	x29, x30, [sp], #16
  402e7c:	ret
  402e80:	sub	sp, sp, #0x10
  402e84:	str	w0, [sp, #12]
  402e88:	str	w1, [sp, #8]
  402e8c:	ldr	w1, [sp, #12]
  402e90:	ldr	w0, [sp, #8]
  402e94:	cmp	w1, w0
  402e98:	b.ne	402ea4 <ferror@plt+0x534>  // b.any
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	b	402efc <ferror@plt+0x58c>
  402ea4:	ldr	w0, [sp, #12]
  402ea8:	ror	w0, w0, #16
  402eac:	str	w0, [sp, #12]
  402eb0:	ldr	w0, [sp, #12]
  402eb4:	lsl	w0, w0, #8
  402eb8:	and	w1, w0, #0xff00ff00
  402ebc:	ldr	w0, [sp, #12]
  402ec0:	lsr	w0, w0, #8
  402ec4:	and	w0, w0, #0xff00ff
  402ec8:	orr	w0, w1, w0
  402ecc:	str	w0, [sp, #12]
  402ed0:	ldr	w1, [sp, #12]
  402ed4:	ldr	w0, [sp, #8]
  402ed8:	cmp	w1, w0
  402edc:	b.ne	402ef8 <ferror@plt+0x588>  // b.any
  402ee0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402ee4:	add	x0, x0, #0x7d8
  402ee8:	mov	w1, #0x1                   	// #1
  402eec:	str	w1, [x0, #32]
  402ef0:	mov	w0, #0xffffffff            	// #-1
  402ef4:	b	402efc <ferror@plt+0x58c>
  402ef8:	mov	w0, #0x0                   	// #0
  402efc:	add	sp, sp, #0x10
  402f00:	ret
  402f04:	stp	x29, x30, [sp, #-48]!
  402f08:	mov	x29, sp
  402f0c:	str	w0, [sp, #28]
  402f10:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402f14:	add	x0, x0, #0x7d8
  402f18:	ldr	x0, [x0, #40]
  402f1c:	str	x0, [sp, #40]
  402f20:	ldr	x0, [sp, #40]
  402f24:	cmp	x0, #0x0
  402f28:	b.ne	402f34 <ferror@plt+0x5c4>  // b.any
  402f2c:	mov	x0, #0x400                 	// #1024
  402f30:	str	x0, [sp, #40]
  402f34:	ldr	w0, [sp, #28]
  402f38:	ldr	x1, [sp, #40]
  402f3c:	add	x0, x1, x0
  402f40:	str	x0, [sp, #40]
  402f44:	ldr	x0, [sp, #40]
  402f48:	lsl	x0, x0, #1
  402f4c:	str	x0, [sp, #40]
  402f50:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402f54:	add	x0, x0, #0x7d8
  402f58:	ldr	x1, [sp, #40]
  402f5c:	str	x1, [x0, #40]
  402f60:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402f64:	add	x0, x0, #0x7d8
  402f68:	ldr	x2, [x0, #48]
  402f6c:	ldr	x0, [sp, #40]
  402f70:	lsl	x0, x0, #2
  402f74:	mov	x1, x0
  402f78:	mov	x0, x2
  402f7c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  402f80:	mov	x1, x0
  402f84:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402f88:	add	x0, x0, #0x7d8
  402f8c:	str	x1, [x0, #48]
  402f90:	nop
  402f94:	ldp	x29, x30, [sp], #48
  402f98:	ret
  402f9c:	stp	x29, x30, [sp, #-48]!
  402fa0:	mov	x29, sp
  402fa4:	str	w0, [sp, #28]
  402fa8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402fac:	add	x0, x0, #0x7d8
  402fb0:	ldr	w1, [x0, #16]
  402fb4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402fb8:	add	x0, x0, #0x7d8
  402fbc:	ldr	w0, [x0, #12]
  402fc0:	sub	w0, w1, w0
  402fc4:	str	w0, [sp, #44]
  402fc8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402fcc:	add	x0, x0, #0x7d8
  402fd0:	ldr	w0, [x0, #28]
  402fd4:	cmp	w0, #0x0
  402fd8:	b.gt	402fe4 <ferror@plt+0x674>
  402fdc:	mov	x0, #0x0                   	// #0
  402fe0:	b	403214 <ferror@plt+0x8a4>
  402fe4:	ldr	w1, [sp, #44]
  402fe8:	ldr	w0, [sp, #28]
  402fec:	cmp	w1, w0
  402ff0:	b.cs	4031c8 <ferror@plt+0x858>  // b.hs, b.nlast
  402ff4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  402ff8:	add	x0, x0, #0x7d8
  402ffc:	ldr	w1, [x0, #8]
  403000:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403004:	add	x0, x0, #0x7d8
  403008:	ldr	w0, [x0, #12]
  40300c:	add	w1, w1, w0
  403010:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403014:	add	x0, x0, #0x7d8
  403018:	str	w1, [x0, #8]
  40301c:	ldr	w0, [sp, #44]
  403020:	cmp	w0, #0x0
  403024:	b.eq	403070 <ferror@plt+0x700>  // b.none
  403028:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40302c:	add	x0, x0, #0x7d8
  403030:	ldr	x3, [x0, #48]
  403034:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403038:	add	x0, x0, #0x7d8
  40303c:	ldr	x1, [x0, #48]
  403040:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403044:	add	x0, x0, #0x7d8
  403048:	ldr	w0, [x0, #12]
  40304c:	mov	w0, w0
  403050:	lsl	x0, x0, #2
  403054:	add	x1, x1, x0
  403058:	ldr	w0, [sp, #44]
  40305c:	lsl	w0, w0, #2
  403060:	mov	w0, w0
  403064:	mov	x2, x0
  403068:	mov	x0, x3
  40306c:	bl	4022f0 <memmove@plt>
  403070:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403074:	add	x0, x0, #0x7d8
  403078:	str	wzr, [x0, #12]
  40307c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403080:	add	x0, x0, #0x7d8
  403084:	ldr	w1, [sp, #44]
  403088:	str	w1, [x0, #16]
  40308c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403090:	add	x0, x0, #0x7d8
  403094:	ldr	w1, [x0, #16]
  403098:	ldr	w0, [sp, #28]
  40309c:	add	w0, w1, w0
  4030a0:	mov	w1, w0
  4030a4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4030a8:	add	x0, x0, #0x7d8
  4030ac:	ldr	x0, [x0, #40]
  4030b0:	cmp	x1, x0
  4030b4:	b.ls	4030d0 <ferror@plt+0x760>  // b.plast
  4030b8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4030bc:	add	x0, x0, #0x7d8
  4030c0:	ldr	w1, [x0, #16]
  4030c4:	ldr	w0, [sp, #28]
  4030c8:	add	w0, w1, w0
  4030cc:	bl	402f04 <ferror@plt+0x594>
  4030d0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4030d4:	add	x0, x0, #0x7d8
  4030d8:	ldr	x0, [x0, #40]
  4030dc:	mov	w1, w0
  4030e0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4030e4:	add	x0, x0, #0x7d8
  4030e8:	ldr	w0, [x0, #16]
  4030ec:	sub	w0, w1, w0
  4030f0:	str	w0, [sp, #44]
  4030f4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4030f8:	add	x0, x0, #0x7d8
  4030fc:	ldr	x1, [x0, #48]
  403100:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403104:	add	x0, x0, #0x7d8
  403108:	ldr	w0, [x0, #16]
  40310c:	mov	w0, w0
  403110:	lsl	x0, x0, #2
  403114:	add	x4, x1, x0
  403118:	ldr	w0, [sp, #44]
  40311c:	lsl	w0, w0, #2
  403120:	mov	w1, w0
  403124:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403128:	add	x0, x0, #0x7d8
  40312c:	ldr	x0, [x0]
  403130:	mov	x3, x0
  403134:	mov	x2, x1
  403138:	mov	x1, #0x1                   	// #1
  40313c:	mov	x0, x4
  403140:	bl	402700 <fread@plt>
  403144:	lsr	x0, x0, #2
  403148:	str	w0, [sp, #44]
  40314c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403150:	add	x0, x0, #0x7d8
  403154:	ldr	w1, [x0, #16]
  403158:	ldr	w0, [sp, #44]
  40315c:	add	w1, w1, w0
  403160:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403164:	add	x0, x0, #0x7d8
  403168:	str	w1, [x0, #16]
  40316c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403170:	add	x0, x0, #0x7d8
  403174:	ldr	w0, [x0, #16]
  403178:	ldr	w1, [sp, #28]
  40317c:	cmp	w1, w0
  403180:	b.ls	4031c8 <ferror@plt+0x858>  // b.plast
  403184:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403188:	add	x0, x0, #0x7d8
  40318c:	ldr	w1, [x0, #20]
  403190:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403194:	add	x0, x0, #0x7d8
  403198:	ldr	w0, [x0, #16]
  40319c:	ldr	w2, [sp, #28]
  4031a0:	sub	w0, w2, w0
  4031a4:	add	w1, w1, w0
  4031a8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4031ac:	add	x0, x0, #0x7d8
  4031b0:	str	w1, [x0, #20]
  4031b4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4031b8:	add	x0, x0, #0x7d8
  4031bc:	str	wzr, [x0, #16]
  4031c0:	mov	x0, #0x0                   	// #0
  4031c4:	b	403214 <ferror@plt+0x8a4>
  4031c8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4031cc:	add	x0, x0, #0x7d8
  4031d0:	ldr	x1, [x0, #48]
  4031d4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4031d8:	add	x0, x0, #0x7d8
  4031dc:	ldr	w0, [x0, #12]
  4031e0:	mov	w0, w0
  4031e4:	lsl	x0, x0, #2
  4031e8:	add	x0, x1, x0
  4031ec:	str	x0, [sp, #32]
  4031f0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4031f4:	add	x0, x0, #0x7d8
  4031f8:	ldr	w1, [x0, #12]
  4031fc:	ldr	w0, [sp, #28]
  403200:	add	w1, w1, w0
  403204:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403208:	add	x0, x0, #0x7d8
  40320c:	str	w1, [x0, #12]
  403210:	ldr	x0, [sp, #32]
  403214:	ldp	x29, x30, [sp], #48
  403218:	ret
  40321c:	stp	x29, x30, [sp, #-32]!
  403220:	mov	x29, sp
  403224:	mov	w0, #0x1                   	// #1
  403228:	bl	402f9c <ferror@plt+0x62c>
  40322c:	str	x0, [sp, #24]
  403230:	ldr	x0, [sp, #24]
  403234:	cmp	x0, #0x0
  403238:	b.ne	403244 <ferror@plt+0x8d4>  // b.any
  40323c:	mov	w0, #0x0                   	// #0
  403240:	b	403258 <ferror@plt+0x8e8>
  403244:	ldr	x0, [sp, #24]
  403248:	ldr	w0, [x0]
  40324c:	bl	402ba0 <ferror@plt+0x230>
  403250:	str	w0, [sp, #20]
  403254:	ldr	w0, [sp, #20]
  403258:	ldp	x29, x30, [sp], #32
  40325c:	ret
  403260:	stp	x29, x30, [sp, #-32]!
  403264:	mov	x29, sp
  403268:	mov	w0, #0x2                   	// #2
  40326c:	bl	402f9c <ferror@plt+0x62c>
  403270:	str	x0, [sp, #24]
  403274:	ldr	x0, [sp, #24]
  403278:	cmp	x0, #0x0
  40327c:	b.ne	403288 <ferror@plt+0x918>  // b.any
  403280:	mov	x0, #0x0                   	// #0
  403284:	b	4032c4 <ferror@plt+0x954>
  403288:	ldr	x0, [sp, #24]
  40328c:	ldr	w0, [x0]
  403290:	bl	402ba0 <ferror@plt+0x230>
  403294:	mov	w0, w0
  403298:	str	x0, [sp, #16]
  40329c:	ldr	x0, [sp, #24]
  4032a0:	add	x0, x0, #0x4
  4032a4:	ldr	w0, [x0]
  4032a8:	bl	402ba0 <ferror@plt+0x230>
  4032ac:	mov	w0, w0
  4032b0:	lsl	x0, x0, #32
  4032b4:	ldr	x1, [sp, #16]
  4032b8:	orr	x0, x1, x0
  4032bc:	str	x0, [sp, #16]
  4032c0:	ldr	x0, [sp, #16]
  4032c4:	ldp	x29, x30, [sp], #32
  4032c8:	ret
  4032cc:	stp	x29, x30, [sp, #-64]!
  4032d0:	mov	x29, sp
  4032d4:	str	x0, [sp, #24]
  4032d8:	ldr	x0, [sp, #24]
  4032dc:	bl	402330 <strlen@plt>
  4032e0:	add	x0, x0, #0x1
  4032e4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4032e8:	str	x0, [sp, #40]
  4032ec:	ldr	x0, [sp, #40]
  4032f0:	str	x0, [sp, #48]
  4032f4:	ldr	x0, [sp, #24]
  4032f8:	ldrb	w0, [x0]
  4032fc:	cmp	w0, #0x0
  403300:	b.eq	4033f4 <ferror@plt+0xa84>  // b.none
  403304:	ldr	x0, [sp, #24]
  403308:	str	x0, [sp, #56]
  40330c:	ldr	x0, [sp, #56]
  403310:	ldrb	w0, [x0]
  403314:	cmp	w0, #0x0
  403318:	b.eq	403340 <ferror@plt+0x9d0>  // b.none
  40331c:	ldr	x0, [sp, #56]
  403320:	ldrb	w0, [x0]
  403324:	cmp	w0, #0x2f
  403328:	b.eq	40333c <ferror@plt+0x9cc>  // b.none
  40332c:	ldr	x0, [sp, #56]
  403330:	add	x0, x0, #0x1
  403334:	str	x0, [sp, #56]
  403338:	b	40330c <ferror@plt+0x99c>
  40333c:	nop
  403340:	ldr	x1, [sp, #56]
  403344:	ldr	x0, [sp, #24]
  403348:	sub	x0, x1, x0
  40334c:	str	x0, [sp, #32]
  403350:	ldr	x0, [sp, #32]
  403354:	cmp	x0, #0x2
  403358:	b.ne	403398 <ferror@plt+0xa28>  // b.any
  40335c:	ldr	x0, [sp, #24]
  403360:	ldrb	w0, [x0]
  403364:	cmp	w0, #0x2e
  403368:	b.ne	403398 <ferror@plt+0xa28>  // b.any
  40336c:	ldr	x0, [sp, #24]
  403370:	add	x0, x0, #0x1
  403374:	ldrb	w0, [x0]
  403378:	cmp	w0, #0x2e
  40337c:	b.ne	403398 <ferror@plt+0xa28>  // b.any
  403380:	ldr	x0, [sp, #48]
  403384:	add	x1, x0, #0x1
  403388:	str	x1, [sp, #48]
  40338c:	mov	w1, #0x5e                  	// #94
  403390:	strb	w1, [x0]
  403394:	b	4033b8 <ferror@plt+0xa48>
  403398:	ldr	x2, [sp, #32]
  40339c:	ldr	x1, [sp, #24]
  4033a0:	ldr	x0, [sp, #48]
  4033a4:	bl	4022e0 <memcpy@plt>
  4033a8:	ldr	x1, [sp, #48]
  4033ac:	ldr	x0, [sp, #32]
  4033b0:	add	x0, x1, x0
  4033b4:	str	x0, [sp, #48]
  4033b8:	ldr	x0, [sp, #56]
  4033bc:	ldrb	w0, [x0]
  4033c0:	cmp	w0, #0x0
  4033c4:	b.eq	4033e8 <ferror@plt+0xa78>  // b.none
  4033c8:	ldr	x0, [sp, #48]
  4033cc:	add	x1, x0, #0x1
  4033d0:	str	x1, [sp, #48]
  4033d4:	mov	w1, #0x23                  	// #35
  4033d8:	strb	w1, [x0]
  4033dc:	ldr	x0, [sp, #56]
  4033e0:	add	x0, x0, #0x1
  4033e4:	str	x0, [sp, #56]
  4033e8:	ldr	x0, [sp, #56]
  4033ec:	str	x0, [sp, #24]
  4033f0:	b	4032f4 <ferror@plt+0x984>
  4033f4:	ldr	x0, [sp, #48]
  4033f8:	strb	wzr, [x0]
  4033fc:	ldr	x0, [sp, #40]
  403400:	ldp	x29, x30, [sp], #64
  403404:	ret
  403408:	stp	x29, x30, [sp, #-32]!
  40340c:	mov	x29, sp
  403410:	bl	40321c <ferror@plt+0x8ac>
  403414:	str	w0, [sp, #28]
  403418:	ldr	w0, [sp, #28]
  40341c:	cmp	w0, #0x0
  403420:	b.ne	40342c <ferror@plt+0xabc>  // b.any
  403424:	mov	x0, #0x0                   	// #0
  403428:	b	403438 <ferror@plt+0xac8>
  40342c:	ldr	w0, [sp, #28]
  403430:	bl	402f9c <ferror@plt+0x62c>
  403434:	nop
  403438:	ldp	x29, x30, [sp], #32
  40343c:	ret
  403440:	stp	x29, x30, [sp, #-32]!
  403444:	mov	x29, sp
  403448:	str	x0, [sp, #24]
  40344c:	bl	40321c <ferror@plt+0x8ac>
  403450:	mov	w1, w0
  403454:	ldr	x0, [sp, #24]
  403458:	str	w1, [x0]
  40345c:	bl	40321c <ferror@plt+0x8ac>
  403460:	mov	w1, w0
  403464:	ldr	x0, [sp, #24]
  403468:	str	x1, [x0, #8]
  40346c:	nop
  403470:	ldp	x29, x30, [sp], #32
  403474:	ret
  403478:	stp	x29, x30, [sp, #-32]!
  40347c:	mov	x29, sp
  403480:	str	w0, [sp, #28]
  403484:	str	w1, [sp, #24]
  403488:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40348c:	add	x0, x0, #0x7d8
  403490:	ldr	w0, [x0, #28]
  403494:	cmp	w0, #0x0
  403498:	b.gt	4034b4 <ferror@plt+0xb44>
  40349c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4034a0:	add	x2, x0, #0x3f0
  4034a4:	mov	w1, #0x271                 	// #625
  4034a8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4034ac:	add	x0, x0, #0x3b8
  4034b0:	bl	4099a4 <ferror@plt+0x7034>
  4034b4:	ldr	w1, [sp, #28]
  4034b8:	ldr	w0, [sp, #24]
  4034bc:	add	w0, w1, w0
  4034c0:	str	w0, [sp, #28]
  4034c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4034c8:	add	x0, x0, #0x7d8
  4034cc:	ldr	w0, [x0, #8]
  4034d0:	ldr	w1, [sp, #28]
  4034d4:	sub	w1, w1, w0
  4034d8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4034dc:	add	x0, x0, #0x7d8
  4034e0:	ldr	w0, [x0, #16]
  4034e4:	cmp	w1, w0
  4034e8:	b.hi	403510 <ferror@plt+0xba0>  // b.pmore
  4034ec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4034f0:	add	x0, x0, #0x7d8
  4034f4:	ldr	w0, [x0, #8]
  4034f8:	ldr	w1, [sp, #28]
  4034fc:	sub	w1, w1, w0
  403500:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403504:	add	x0, x0, #0x7d8
  403508:	str	w1, [x0, #12]
  40350c:	b	403580 <ferror@plt+0xc10>
  403510:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403514:	add	x0, x0, #0x7d8
  403518:	str	wzr, [x0, #16]
  40351c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403520:	add	x0, x0, #0x7d8
  403524:	ldr	w1, [x0, #16]
  403528:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40352c:	add	x0, x0, #0x7d8
  403530:	str	w1, [x0, #12]
  403534:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403538:	add	x0, x0, #0x7d8
  40353c:	ldr	x3, [x0]
  403540:	ldr	w0, [sp, #28]
  403544:	lsl	w0, w0, #2
  403548:	mov	w0, w0
  40354c:	mov	w2, #0x0                   	// #0
  403550:	mov	x1, x0
  403554:	mov	x0, x3
  403558:	bl	402640 <fseek@plt>
  40355c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403560:	add	x0, x0, #0x7d8
  403564:	ldr	x0, [x0]
  403568:	bl	4023c0 <ftell@plt>
  40356c:	asr	x0, x0, #2
  403570:	mov	w1, w0
  403574:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403578:	add	x0, x0, #0x7d8
  40357c:	str	w1, [x0, #8]
  403580:	nop
  403584:	ldp	x29, x30, [sp], #32
  403588:	ret
  40358c:	stp	x29, x30, [sp, #-64]!
  403590:	mov	x29, sp
  403594:	str	x19, [sp, #16]
  403598:	str	w0, [sp, #44]
  40359c:	str	x1, [sp, #32]
  4035a0:	ldr	x0, [sp, #32]
  4035a4:	ldr	x19, [x0]
  4035a8:	ldr	x0, [sp, #32]
  4035ac:	ldr	x0, [x0]
  4035b0:	bl	402330 <strlen@plt>
  4035b4:	add	x0, x19, x0
  4035b8:	str	x0, [sp, #56]
  4035bc:	ldr	x0, [sp, #32]
  4035c0:	ldr	x0, [x0]
  4035c4:	ldr	x1, [sp, #56]
  4035c8:	cmp	x1, x0
  4035cc:	b.eq	4035f4 <ferror@plt+0xc84>  // b.none
  4035d0:	ldr	x0, [sp, #56]
  4035d4:	sub	x0, x0, #0x1
  4035d8:	ldrb	w0, [x0]
  4035dc:	cmp	w0, #0x2f
  4035e0:	b.eq	4035f4 <ferror@plt+0xc84>  // b.none
  4035e4:	ldr	x0, [sp, #56]
  4035e8:	sub	x0, x0, #0x1
  4035ec:	str	x0, [sp, #56]
  4035f0:	b	4035bc <ferror@plt+0xc4c>
  4035f4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4035f8:	add	x0, x0, #0x858
  4035fc:	ldr	x1, [sp, #56]
  403600:	str	x1, [x0]
  403604:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403608:	add	x0, x0, #0x858
  40360c:	ldr	x0, [x0]
  403610:	bl	46f5f8 <_obstack_memory_used@@Base+0x94>
  403614:	bl	46d1e4 <ferror@plt+0x6a874>
  403618:	bl	418bf8 <ferror@plt+0x16288>
  40361c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403620:	add	x0, x0, #0x440
  403624:	ldr	x0, [x0]
  403628:	mov	w1, #0x0                   	// #0
  40362c:	bl	405f94 <ferror@plt+0x3624>
  403630:	mov	x4, #0x0                   	// #0
  403634:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403638:	add	x3, x0, #0x428
  40363c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403640:	add	x2, x0, #0x5f8
  403644:	ldr	x1, [sp, #32]
  403648:	ldr	w0, [sp, #44]
  40364c:	bl	4026c0 <getopt_long@plt>
  403650:	str	w0, [sp, #52]
  403654:	ldr	w0, [sp, #52]
  403658:	cmn	w0, #0x1
  40365c:	cset	w0, ne  // ne = any
  403660:	and	w0, w0, #0xff
  403664:	cmp	w0, #0x0
  403668:	b.eq	403714 <ferror@plt+0xda4>  // b.none
  40366c:	ldr	w0, [sp, #52]
  403670:	cmp	w0, #0x76
  403674:	b.eq	4036c0 <ferror@plt+0xd50>  // b.none
  403678:	ldr	w0, [sp, #52]
  40367c:	cmp	w0, #0x76
  403680:	b.gt	4036f0 <ferror@plt+0xd80>
  403684:	ldr	w0, [sp, #52]
  403688:	cmp	w0, #0x70
  40368c:	b.eq	4036dc <ferror@plt+0xd6c>  // b.none
  403690:	ldr	w0, [sp, #52]
  403694:	cmp	w0, #0x70
  403698:	b.gt	4036f0 <ferror@plt+0xd80>
  40369c:	ldr	w0, [sp, #52]
  4036a0:	cmp	w0, #0x68
  4036a4:	b.eq	4036b8 <ferror@plt+0xd48>  // b.none
  4036a8:	ldr	w0, [sp, #52]
  4036ac:	cmp	w0, #0x6c
  4036b0:	b.eq	4036c8 <ferror@plt+0xd58>  // b.none
  4036b4:	b	4036f0 <ferror@plt+0xd80>
  4036b8:	bl	403784 <ferror@plt+0xe14>
  4036bc:	b	403710 <ferror@plt+0xda0>
  4036c0:	bl	4037f4 <ferror@plt+0xe84>
  4036c4:	b	403710 <ferror@plt+0xda0>
  4036c8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4036cc:	add	x0, x0, #0x810
  4036d0:	mov	w1, #0x1                   	// #1
  4036d4:	str	w1, [x0]
  4036d8:	b	403710 <ferror@plt+0xda0>
  4036dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4036e0:	add	x0, x0, #0x814
  4036e4:	mov	w1, #0x1                   	// #1
  4036e8:	str	w1, [x0]
  4036ec:	b	403710 <ferror@plt+0xda0>
  4036f0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4036f4:	add	x0, x0, #0x7a8
  4036f8:	ldr	x3, [x0]
  4036fc:	ldr	w2, [sp, #52]
  403700:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403704:	add	x1, x0, #0x600
  403708:	mov	x0, x3
  40370c:	bl	402940 <fprintf@plt>
  403710:	b	403630 <ferror@plt+0xcc0>
  403714:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403718:	add	x0, x0, #0x7b0
  40371c:	ldr	w0, [x0]
  403720:	sxtw	x0, w0
  403724:	lsl	x0, x0, #3
  403728:	ldr	x1, [sp, #32]
  40372c:	add	x0, x1, x0
  403730:	ldr	x0, [x0]
  403734:	cmp	x0, #0x0
  403738:	b.eq	403774 <ferror@plt+0xe04>  // b.none
  40373c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403740:	add	x0, x0, #0x7b0
  403744:	ldr	w0, [x0]
  403748:	add	w2, w0, #0x1
  40374c:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403750:	add	x1, x1, #0x7b0
  403754:	str	w2, [x1]
  403758:	sxtw	x0, w0
  40375c:	lsl	x0, x0, #3
  403760:	ldr	x1, [sp, #32]
  403764:	add	x0, x1, x0
  403768:	ldr	x0, [x0]
  40376c:	bl	4038b0 <ferror@plt+0xf40>
  403770:	b	403714 <ferror@plt+0xda4>
  403774:	mov	w0, #0x0                   	// #0
  403778:	ldr	x19, [sp, #16]
  40377c:	ldp	x29, x30, [sp], #64
  403780:	ret
  403784:	stp	x29, x30, [sp, #-16]!
  403788:	mov	x29, sp
  40378c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403790:	add	x0, x0, #0x618
  403794:	bl	402670 <puts@plt>
  403798:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40379c:	add	x0, x0, #0x640
  4037a0:	bl	402670 <puts@plt>
  4037a4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4037a8:	add	x0, x0, #0x660
  4037ac:	bl	402670 <puts@plt>
  4037b0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4037b4:	add	x0, x0, #0x688
  4037b8:	bl	402670 <puts@plt>
  4037bc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4037c0:	add	x0, x0, #0x6b8
  4037c4:	bl	402670 <puts@plt>
  4037c8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4037cc:	add	x0, x0, #0x6e8
  4037d0:	bl	402670 <puts@plt>
  4037d4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4037d8:	add	x1, x0, #0xd20
  4037dc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4037e0:	add	x0, x0, #0x718
  4037e4:	bl	4028b0 <printf@plt>
  4037e8:	nop
  4037ec:	ldp	x29, x30, [sp], #16
  4037f0:	ret
  4037f4:	stp	x29, x30, [sp, #-16]!
  4037f8:	mov	x29, sp
  4037fc:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  403800:	add	x2, x0, #0xd40
  403804:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  403808:	add	x1, x0, #0xd48
  40380c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403810:	add	x0, x0, #0x750
  403814:	bl	4028b0 <printf@plt>
  403818:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40381c:	add	x0, x0, #0x760
  403820:	bl	402670 <puts@plt>
  403824:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403828:	add	x0, x0, #0x798
  40382c:	bl	402670 <puts@plt>
  403830:	nop
  403834:	ldp	x29, x30, [sp], #16
  403838:	ret
  40383c:	stp	x29, x30, [sp, #-32]!
  403840:	mov	x29, sp
  403844:	str	x0, [sp, #24]
  403848:	str	w1, [sp, #20]
  40384c:	str	w2, [sp, #16]
  403850:	ldr	x1, [sp, #24]
  403854:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403858:	add	x0, x0, #0x838
  40385c:	bl	4028b0 <printf@plt>
  403860:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403864:	add	x0, x0, #0x814
  403868:	ldr	w0, [x0]
  40386c:	cmp	w0, #0x0
  403870:	b.eq	403888 <ferror@plt+0xf18>  // b.none
  403874:	ldr	w0, [sp, #16]
  403878:	mov	x1, x0
  40387c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403880:	add	x0, x0, #0x840
  403884:	bl	4028b0 <printf@plt>
  403888:	ldr	w0, [sp, #20]
  40388c:	lsl	w1, w0, #1
  403890:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403894:	add	x2, x0, #0x830
  403898:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40389c:	add	x0, x0, #0x848
  4038a0:	bl	4028b0 <printf@plt>
  4038a4:	nop
  4038a8:	ldp	x29, x30, [sp], #32
  4038ac:	ret
  4038b0:	stp	x29, x30, [sp, #-176]!
  4038b4:	mov	x29, sp
  4038b8:	str	x19, [sp, #16]
  4038bc:	str	x0, [sp, #40]
  4038c0:	str	wzr, [sp, #172]
  4038c4:	mov	w1, #0x1                   	// #1
  4038c8:	ldr	x0, [sp, #40]
  4038cc:	bl	402bf4 <ferror@plt+0x284>
  4038d0:	cmp	w0, #0x0
  4038d4:	cset	w0, eq  // eq = none
  4038d8:	and	w0, w0, #0xff
  4038dc:	cmp	w0, #0x0
  4038e0:	b.eq	403908 <ferror@plt+0xf98>  // b.none
  4038e4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4038e8:	add	x0, x0, #0x7a8
  4038ec:	ldr	x3, [x0]
  4038f0:	ldr	x2, [sp, #40]
  4038f4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4038f8:	add	x1, x0, #0x850
  4038fc:	mov	x0, x3
  403900:	bl	402940 <fprintf@plt>
  403904:	b	403f04 <ferror@plt+0x1594>
  403908:	bl	40321c <ferror@plt+0x8ac>
  40390c:	str	w0, [sp, #140]
  403910:	str	wzr, [sp, #164]
  403914:	mov	w1, #0x6461                	// #25697
  403918:	movk	w1, #0x6763, lsl #16
  40391c:	ldr	w0, [sp, #140]
  403920:	bl	402e80 <ferror@plt+0x510>
  403924:	str	w0, [sp, #164]
  403928:	ldr	w0, [sp, #164]
  40392c:	cmp	w0, #0x0
  403930:	cset	w0, ne  // ne = any
  403934:	and	w0, w0, #0xff
  403938:	cmp	w0, #0x0
  40393c:	b.eq	40394c <ferror@plt+0xfdc>  // b.none
  403940:	mov	w0, #0x1                   	// #1
  403944:	strb	w0, [sp, #171]
  403948:	b	403998 <ferror@plt+0x1028>
  40394c:	mov	w1, #0x6e6f                	// #28271
  403950:	movk	w1, #0x6763, lsl #16
  403954:	ldr	w0, [sp, #140]
  403958:	bl	402e80 <ferror@plt+0x510>
  40395c:	str	w0, [sp, #164]
  403960:	ldr	w0, [sp, #164]
  403964:	cmp	w0, #0x0
  403968:	cset	w0, ne  // ne = any
  40396c:	and	w0, w0, #0xff
  403970:	cmp	w0, #0x0
  403974:	b.eq	403980 <ferror@plt+0x1010>  // b.none
  403978:	strb	wzr, [sp, #171]
  40397c:	b	403998 <ferror@plt+0x1028>
  403980:	ldr	x1, [sp, #40]
  403984:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403988:	add	x0, x0, #0x860
  40398c:	bl	4028b0 <printf@plt>
  403990:	bl	402df4 <ferror@plt+0x484>
  403994:	b	403f04 <ferror@plt+0x1594>
  403998:	bl	40321c <ferror@plt+0x8ac>
  40399c:	str	w0, [sp, #136]
  4039a0:	ldr	w0, [sp, #136]
  4039a4:	lsr	w0, w0, #24
  4039a8:	and	w0, w0, #0xff
  4039ac:	strb	w0, [sp, #64]
  4039b0:	ldr	w0, [sp, #136]
  4039b4:	lsr	w0, w0, #16
  4039b8:	and	w0, w0, #0xff
  4039bc:	strb	w0, [sp, #65]
  4039c0:	ldr	w0, [sp, #136]
  4039c4:	lsr	w0, w0, #8
  4039c8:	and	w0, w0, #0xff
  4039cc:	strb	w0, [sp, #66]
  4039d0:	ldr	w0, [sp, #136]
  4039d4:	and	w0, w0, #0xff
  4039d8:	strb	w0, [sp, #67]
  4039dc:	ldr	w0, [sp, #140]
  4039e0:	lsr	w0, w0, #24
  4039e4:	and	w0, w0, #0xff
  4039e8:	strb	w0, [sp, #72]
  4039ec:	ldr	w0, [sp, #140]
  4039f0:	lsr	w0, w0, #16
  4039f4:	and	w0, w0, #0xff
  4039f8:	strb	w0, [sp, #73]
  4039fc:	ldr	w0, [sp, #140]
  403a00:	lsr	w0, w0, #8
  403a04:	and	w0, w0, #0xff
  403a08:	strb	w0, [sp, #74]
  403a0c:	ldr	w0, [sp, #140]
  403a10:	and	w0, w0, #0xff
  403a14:	strb	w0, [sp, #75]
  403a18:	ldrb	w0, [sp, #171]
  403a1c:	cmp	w0, #0x0
  403a20:	b.eq	403a30 <ferror@plt+0x10c0>  // b.none
  403a24:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403a28:	add	x0, x0, #0x878
  403a2c:	b	403a38 <ferror@plt+0x10c8>
  403a30:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403a34:	add	x0, x0, #0x880
  403a38:	ldr	w1, [sp, #164]
  403a3c:	cmp	w1, #0x0
  403a40:	b.ge	403a50 <ferror@plt+0x10e0>  // b.tcont
  403a44:	adrp	x1, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403a48:	add	x1, x1, #0x888
  403a4c:	b	403a58 <ferror@plt+0x10e8>
  403a50:	adrp	x1, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403a54:	add	x1, x1, #0x8a0
  403a58:	add	x3, sp, #0x40
  403a5c:	add	x2, sp, #0x48
  403a60:	mov	x5, x1
  403a64:	mov	x4, x3
  403a68:	mov	x3, x2
  403a6c:	mov	x2, x0
  403a70:	ldr	x1, [sp, #40]
  403a74:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403a78:	add	x0, x0, #0x8a8
  403a7c:	bl	4028b0 <printf@plt>
  403a80:	ldr	w1, [sp, #136]
  403a84:	mov	w0, #0x322a                	// #12842
  403a88:	movk	w0, #0x4139, lsl #16
  403a8c:	cmp	w1, w0
  403a90:	b.eq	403acc <ferror@plt+0x115c>  // b.none
  403a94:	mov	w0, #0x41                  	// #65
  403a98:	strb	w0, [sp, #56]
  403a9c:	mov	w0, #0x39                  	// #57
  403aa0:	strb	w0, [sp, #57]
  403aa4:	mov	w0, #0x32                  	// #50
  403aa8:	strb	w0, [sp, #58]
  403aac:	mov	w0, #0x2a                  	// #42
  403ab0:	strb	w0, [sp, #59]
  403ab4:	add	x0, sp, #0x38
  403ab8:	mov	x2, x0
  403abc:	ldr	x1, [sp, #40]
  403ac0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403ac4:	add	x0, x0, #0x8d0
  403ac8:	bl	4028b0 <printf@plt>
  403acc:	bl	40321c <ferror@plt+0x8ac>
  403ad0:	str	w0, [sp, #132]
  403ad4:	ldr	w0, [sp, #132]
  403ad8:	mov	x2, x0
  403adc:	ldr	x1, [sp, #40]
  403ae0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403ae4:	add	x0, x0, #0x8f8
  403ae8:	bl	4028b0 <printf@plt>
  403aec:	ldrb	w0, [sp, #171]
  403af0:	eor	w0, w0, #0x1
  403af4:	and	w0, w0, #0xff
  403af8:	cmp	w0, #0x0
  403afc:	b.eq	403b3c <ferror@plt+0x11cc>  // b.none
  403b00:	bl	403408 <ferror@plt+0xa98>
  403b04:	mov	x2, x0
  403b08:	ldr	x1, [sp, #40]
  403b0c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403b10:	add	x0, x0, #0x908
  403b14:	bl	4028b0 <printf@plt>
  403b18:	bl	40321c <ferror@plt+0x8ac>
  403b1c:	str	w0, [sp, #128]
  403b20:	ldr	w0, [sp, #128]
  403b24:	cmp	w0, #0x0
  403b28:	b.ne	403b3c <ferror@plt+0x11cc>  // b.any
  403b2c:	ldr	x1, [sp, #40]
  403b30:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403b34:	add	x0, x0, #0x918
  403b38:	bl	4028b0 <printf@plt>
  403b3c:	bl	402b1c <ferror@plt+0x1ac>
  403b40:	str	w0, [sp, #124]
  403b44:	bl	40321c <ferror@plt+0x8ac>
  403b48:	str	w0, [sp, #120]
  403b4c:	ldr	w0, [sp, #120]
  403b50:	cmp	w0, #0x0
  403b54:	b.eq	403efc <ferror@plt+0x158c>  // b.none
  403b58:	bl	40321c <ferror@plt+0x8ac>
  403b5c:	str	w0, [sp, #116]
  403b60:	bl	402b1c <ferror@plt+0x1ac>
  403b64:	str	w0, [sp, #112]
  403b68:	ldr	w0, [sp, #120]
  403b6c:	sub	w1, w0, #0x1
  403b70:	ldr	w0, [sp, #120]
  403b74:	eor	w0, w1, w0
  403b78:	lsr	w0, w0, #1
  403b7c:	str	w0, [sp, #144]
  403b80:	mov	w0, #0x4                   	// #4
  403b84:	str	w0, [sp, #148]
  403b88:	ldr	w0, [sp, #144]
  403b8c:	cmp	w0, #0x0
  403b90:	b.eq	403bd8 <ferror@plt+0x1268>  // b.none
  403b94:	ldr	w0, [sp, #144]
  403b98:	and	w0, w0, #0xff
  403b9c:	cmp	w0, #0xff
  403ba0:	b.eq	403bbc <ferror@plt+0x124c>  // b.none
  403ba4:	ldr	w2, [sp, #120]
  403ba8:	ldr	x1, [sp, #40]
  403bac:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403bb0:	add	x0, x0, #0x948
  403bb4:	bl	4028b0 <printf@plt>
  403bb8:	b	403bd8 <ferror@plt+0x1268>
  403bbc:	ldr	w0, [sp, #148]
  403bc0:	sub	w0, w0, #0x1
  403bc4:	str	w0, [sp, #148]
  403bc8:	ldr	w0, [sp, #144]
  403bcc:	lsr	w0, w0, #8
  403bd0:	str	w0, [sp, #144]
  403bd4:	b	403b88 <ferror@plt+0x1218>
  403bd8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403bdc:	add	x0, x0, #0x520
  403be0:	str	x0, [sp, #152]
  403be4:	ldr	x0, [sp, #152]
  403be8:	ldr	x0, [x0, #8]
  403bec:	cmp	x0, #0x0
  403bf0:	b.eq	403c18 <ferror@plt+0x12a8>  // b.none
  403bf4:	ldr	x0, [sp, #152]
  403bf8:	ldr	w0, [x0]
  403bfc:	ldr	w1, [sp, #120]
  403c00:	cmp	w1, w0
  403c04:	b.eq	403c74 <ferror@plt+0x1304>  // b.none
  403c08:	ldr	x0, [sp, #152]
  403c0c:	add	x0, x0, #0x18
  403c10:	str	x0, [sp, #152]
  403c14:	b	403be4 <ferror@plt+0x1274>
  403c18:	ldr	w0, [sp, #120]
  403c1c:	and	w0, w0, #0xffff
  403c20:	cmp	w0, #0x0
  403c24:	b.ne	403c48 <ferror@plt+0x12d8>  // b.any
  403c28:	ldr	w1, [sp, #120]
  403c2c:	mov	w0, #0xfe5f0000            	// #-27328512
  403c30:	add	w0, w1, w0
  403c34:	lsr	w0, w0, #17
  403c38:	cmp	w0, #0x8
  403c3c:	b.hi	403c48 <ferror@plt+0x12d8>  // b.pmore
  403c40:	mov	w0, #0x2                   	// #2
  403c44:	b	403c4c <ferror@plt+0x12dc>
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	sxtw	x1, w0
  403c50:	mov	x0, x1
  403c54:	lsl	x0, x0, #1
  403c58:	add	x0, x0, x1
  403c5c:	lsl	x0, x0, #3
  403c60:	adrp	x1, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403c64:	add	x1, x1, #0x520
  403c68:	add	x0, x0, x1
  403c6c:	str	x0, [sp, #152]
  403c70:	b	403c78 <ferror@plt+0x1308>
  403c74:	nop
  403c78:	ldr	w0, [sp, #120]
  403c7c:	cmp	w0, #0x0
  403c80:	b.eq	403d90 <ferror@plt+0x1420>  // b.none
  403c84:	ldr	w0, [sp, #172]
  403c88:	cmp	w0, #0x0
  403c8c:	b.eq	403d6c <ferror@plt+0x13fc>  // b.none
  403c90:	ldr	w1, [sp, #172]
  403c94:	ldr	w0, [sp, #148]
  403c98:	cmp	w1, w0
  403c9c:	b.cs	403d6c <ferror@plt+0x13fc>  // b.hs, b.nlast
  403ca0:	ldr	w0, [sp, #172]
  403ca4:	sub	w0, w0, #0x1
  403ca8:	mov	w0, w0
  403cac:	lsl	x0, x0, #2
  403cb0:	add	x1, sp, #0x50
  403cb4:	ldr	w0, [x1, x0]
  403cb8:	sub	w1, w0, #0x1
  403cbc:	ldr	w0, [sp, #172]
  403cc0:	sub	w0, w0, #0x1
  403cc4:	mov	w0, w0
  403cc8:	lsl	x0, x0, #2
  403ccc:	add	x2, sp, #0x50
  403cd0:	ldr	w0, [x2, x0]
  403cd4:	eor	w0, w1, w0
  403cd8:	lsr	w1, w0, #8
  403cdc:	ldr	w0, [sp, #120]
  403ce0:	sub	w2, w0, #0x1
  403ce4:	ldr	w0, [sp, #120]
  403ce8:	eor	w0, w2, w0
  403cec:	cmp	w1, w0
  403cf0:	b.ne	403d58 <ferror@plt+0x13e8>  // b.any
  403cf4:	ldr	w0, [sp, #172]
  403cf8:	sub	w0, w0, #0x1
  403cfc:	mov	w0, w0
  403d00:	lsl	x0, x0, #2
  403d04:	add	x1, sp, #0x50
  403d08:	ldr	w1, [x1, x0]
  403d0c:	ldr	w0, [sp, #120]
  403d10:	eor	w1, w1, w0
  403d14:	ldr	w0, [sp, #172]
  403d18:	sub	w0, w0, #0x1
  403d1c:	mov	w0, w0
  403d20:	lsl	x0, x0, #2
  403d24:	add	x2, sp, #0x50
  403d28:	ldr	w0, [x2, x0]
  403d2c:	neg	w2, w0
  403d30:	ldr	w0, [sp, #172]
  403d34:	sub	w0, w0, #0x1
  403d38:	mov	w0, w0
  403d3c:	lsl	x0, x0, #2
  403d40:	add	x3, sp, #0x50
  403d44:	ldr	w0, [x3, x0]
  403d48:	eor	w0, w2, w0
  403d4c:	and	w0, w1, w0
  403d50:	cmp	w0, #0x0
  403d54:	b.eq	403d6c <ferror@plt+0x13fc>  // b.none
  403d58:	ldr	w2, [sp, #120]
  403d5c:	ldr	x1, [sp, #40]
  403d60:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403d64:	add	x0, x0, #0x968
  403d68:	bl	4028b0 <printf@plt>
  403d6c:	ldr	w0, [sp, #148]
  403d70:	str	w0, [sp, #172]
  403d74:	ldr	w0, [sp, #172]
  403d78:	sub	w0, w0, #0x1
  403d7c:	mov	w0, w0
  403d80:	lsl	x0, x0, #2
  403d84:	add	x1, sp, #0x50
  403d88:	ldr	w2, [sp, #120]
  403d8c:	str	w2, [x1, x0]
  403d90:	ldr	w2, [sp, #124]
  403d94:	ldr	w1, [sp, #148]
  403d98:	ldr	x0, [sp, #40]
  403d9c:	bl	40383c <ferror@plt+0xecc>
  403da0:	ldr	x0, [sp, #152]
  403da4:	ldr	x0, [x0, #8]
  403da8:	mov	x3, x0
  403dac:	ldr	w2, [sp, #116]
  403db0:	ldr	w1, [sp, #120]
  403db4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403db8:	add	x0, x0, #0x990
  403dbc:	bl	4028b0 <printf@plt>
  403dc0:	ldr	x0, [sp, #152]
  403dc4:	ldr	x0, [x0, #16]
  403dc8:	cmp	x0, #0x0
  403dcc:	b.eq	403dec <ferror@plt+0x147c>  // b.none
  403dd0:	ldr	x0, [sp, #152]
  403dd4:	ldr	x4, [x0, #16]
  403dd8:	ldr	w3, [sp, #172]
  403ddc:	ldr	w2, [sp, #116]
  403de0:	ldr	w1, [sp, #120]
  403de4:	ldr	x0, [sp, #40]
  403de8:	blr	x4
  403dec:	mov	w0, #0xa                   	// #10
  403df0:	bl	4028e0 <putchar@plt>
  403df4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  403df8:	add	x0, x0, #0x810
  403dfc:	ldr	w0, [x0]
  403e00:	cmp	w0, #0x0
  403e04:	b.eq	403e94 <ferror@plt+0x1524>  // b.none
  403e08:	ldr	x0, [sp, #152]
  403e0c:	ldr	x0, [x0, #16]
  403e10:	cmp	x0, #0x0
  403e14:	b.eq	403e94 <ferror@plt+0x1524>  // b.none
  403e18:	bl	402b1c <ferror@plt+0x1ac>
  403e1c:	mov	w1, w0
  403e20:	ldr	w0, [sp, #112]
  403e24:	sub	w0, w1, w0
  403e28:	mov	w0, w0
  403e2c:	str	x0, [sp, #104]
  403e30:	ldr	w0, [sp, #116]
  403e34:	ldr	x1, [sp, #104]
  403e38:	cmp	x1, x0
  403e3c:	b.ls	403e64 <ferror@plt+0x14f4>  // b.plast
  403e40:	ldr	w0, [sp, #116]
  403e44:	ldr	x1, [sp, #104]
  403e48:	sub	x0, x1, x0
  403e4c:	mov	x2, x0
  403e50:	ldr	x1, [sp, #40]
  403e54:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403e58:	add	x0, x0, #0x9a0
  403e5c:	bl	4028b0 <printf@plt>
  403e60:	b	403e94 <ferror@plt+0x1524>
  403e64:	ldr	w0, [sp, #116]
  403e68:	ldr	x1, [sp, #104]
  403e6c:	cmp	x1, x0
  403e70:	b.cs	403e94 <ferror@plt+0x1524>  // b.hs, b.nlast
  403e74:	ldr	w1, [sp, #116]
  403e78:	ldr	x0, [sp, #104]
  403e7c:	sub	x0, x1, x0
  403e80:	mov	x2, x0
  403e84:	ldr	x1, [sp, #40]
  403e88:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403e8c:	add	x0, x0, #0x9d0
  403e90:	bl	4028b0 <printf@plt>
  403e94:	ldr	w1, [sp, #116]
  403e98:	ldr	w0, [sp, #112]
  403e9c:	bl	403478 <ferror@plt+0xb08>
  403ea0:	bl	402b74 <ferror@plt+0x204>
  403ea4:	str	w0, [sp, #100]
  403ea8:	ldr	w0, [sp, #100]
  403eac:	cmp	w0, #0x0
  403eb0:	cset	w0, ne  // ne = any
  403eb4:	and	w0, w0, #0xff
  403eb8:	cmp	w0, #0x0
  403ebc:	b.eq	403b3c <ferror@plt+0x11cc>  // b.none
  403ec0:	ldr	w0, [sp, #100]
  403ec4:	cmp	w0, #0x0
  403ec8:	b.ge	403ed8 <ferror@plt+0x1568>  // b.tcont
  403ecc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403ed0:	add	x19, x0, #0xa00
  403ed4:	b	403ee0 <ferror@plt+0x1570>
  403ed8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403edc:	add	x19, x0, #0xa20
  403ee0:	bl	402b1c <ferror@plt+0x1ac>
  403ee4:	mov	w0, w0
  403ee8:	mov	x2, x0
  403eec:	ldr	x1, [sp, #40]
  403ef0:	mov	x0, x19
  403ef4:	bl	4028b0 <printf@plt>
  403ef8:	b	403f00 <ferror@plt+0x1590>
  403efc:	nop
  403f00:	bl	402df4 <ferror@plt+0x484>
  403f04:	ldr	x19, [sp, #16]
  403f08:	ldp	x29, x30, [sp], #176
  403f0c:	ret
  403f10:	stp	x29, x30, [sp, #-96]!
  403f14:	mov	x29, sp
  403f18:	str	x0, [sp, #40]
  403f1c:	str	w1, [sp, #36]
  403f20:	str	w2, [sp, #32]
  403f24:	str	w3, [sp, #28]
  403f28:	bl	402b1c <ferror@plt+0x1ac>
  403f2c:	mov	w0, w0
  403f30:	str	x0, [sp, #88]
  403f34:	ldr	w0, [sp, #32]
  403f38:	cmp	w0, #0x0
  403f3c:	b.ne	403f50 <ferror@plt+0x15e0>  // b.any
  403f40:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403f44:	add	x0, x0, #0xa38
  403f48:	bl	4028b0 <printf@plt>
  403f4c:	b	404078 <ferror@plt+0x1708>
  403f50:	bl	40321c <ferror@plt+0x8ac>
  403f54:	mov	w1, w0
  403f58:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403f5c:	add	x0, x0, #0xa48
  403f60:	bl	4028b0 <printf@plt>
  403f64:	bl	40321c <ferror@plt+0x8ac>
  403f68:	mov	w1, w0
  403f6c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403f70:	add	x0, x0, #0xa58
  403f74:	bl	4028b0 <printf@plt>
  403f78:	bl	40321c <ferror@plt+0x8ac>
  403f7c:	mov	w1, w0
  403f80:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403f84:	add	x0, x0, #0xa78
  403f88:	bl	4028b0 <printf@plt>
  403f8c:	bl	402b1c <ferror@plt+0x1ac>
  403f90:	mov	w1, w0
  403f94:	ldr	x0, [sp, #88]
  403f98:	sub	x1, x1, x0
  403f9c:	ldr	w0, [sp, #32]
  403fa0:	cmp	x1, x0
  403fa4:	cset	w0, cc  // cc = lo, ul, last
  403fa8:	and	w0, w0, #0xff
  403fac:	cmp	w0, #0x0
  403fb0:	b.eq	404078 <ferror@plt+0x1708>  // b.none
  403fb4:	bl	403408 <ferror@plt+0xa98>
  403fb8:	str	x0, [sp, #80]
  403fbc:	ldr	x0, [sp, #80]
  403fc0:	cmp	x0, #0x0
  403fc4:	b.eq	403fd0 <ferror@plt+0x1660>  // b.none
  403fc8:	ldr	x0, [sp, #80]
  403fcc:	b	403fd8 <ferror@plt+0x1668>
  403fd0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403fd4:	add	x0, x0, #0xa90
  403fd8:	mov	x1, x0
  403fdc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  403fe0:	add	x0, x0, #0xa98
  403fe4:	bl	4028b0 <printf@plt>
  403fe8:	bl	40321c <ferror@plt+0x8ac>
  403fec:	str	w0, [sp, #76]
  403ff0:	bl	403408 <ferror@plt+0xa98>
  403ff4:	str	x0, [sp, #80]
  403ff8:	ldr	x0, [sp, #80]
  403ffc:	cmp	x0, #0x0
  404000:	b.eq	40400c <ferror@plt+0x169c>  // b.none
  404004:	ldr	x0, [sp, #80]
  404008:	b	404014 <ferror@plt+0x16a4>
  40400c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404010:	add	x0, x0, #0xa90
  404014:	mov	x1, x0
  404018:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40401c:	add	x0, x0, #0xaa0
  404020:	bl	4028b0 <printf@plt>
  404024:	bl	40321c <ferror@plt+0x8ac>
  404028:	str	w0, [sp, #72]
  40402c:	bl	40321c <ferror@plt+0x8ac>
  404030:	str	w0, [sp, #68]
  404034:	bl	40321c <ferror@plt+0x8ac>
  404038:	str	w0, [sp, #64]
  40403c:	bl	40321c <ferror@plt+0x8ac>
  404040:	str	w0, [sp, #60]
  404044:	ldr	w4, [sp, #60]
  404048:	ldr	w3, [sp, #64]
  40404c:	ldr	w2, [sp, #68]
  404050:	ldr	w1, [sp, #72]
  404054:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404058:	add	x0, x0, #0xaa8
  40405c:	bl	4028b0 <printf@plt>
  404060:	ldr	w0, [sp, #76]
  404064:	cmp	w0, #0x0
  404068:	b.eq	404078 <ferror@plt+0x1708>  // b.none
  40406c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404070:	add	x0, x0, #0xab8
  404074:	bl	4028b0 <printf@plt>
  404078:	nop
  40407c:	ldp	x29, x30, [sp], #96
  404080:	ret
  404084:	stp	x29, x30, [sp, #-48]!
  404088:	mov	x29, sp
  40408c:	str	x0, [sp, #40]
  404090:	str	w1, [sp, #36]
  404094:	str	w2, [sp, #32]
  404098:	str	w3, [sp, #28]
  40409c:	bl	40321c <ferror@plt+0x8ac>
  4040a0:	mov	w1, w0
  4040a4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4040a8:	add	x0, x0, #0xac8
  4040ac:	bl	4028b0 <printf@plt>
  4040b0:	nop
  4040b4:	ldp	x29, x30, [sp], #48
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-80]!
  4040c0:	mov	x29, sp
  4040c4:	str	x0, [sp, #40]
  4040c8:	str	w1, [sp, #36]
  4040cc:	str	w2, [sp, #32]
  4040d0:	str	w3, [sp, #28]
  4040d4:	ldr	w0, [sp, #32]
  4040d8:	sub	w0, w0, #0x1
  4040dc:	lsr	w0, w0, #1
  4040e0:	str	w0, [sp, #68]
  4040e4:	ldr	w1, [sp, #68]
  4040e8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4040ec:	add	x0, x0, #0xad8
  4040f0:	bl	4028b0 <printf@plt>
  4040f4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4040f8:	add	x0, x0, #0x810
  4040fc:	ldr	w0, [x0]
  404100:	cmp	w0, #0x0
  404104:	b.eq	404234 <ferror@plt+0x18c4>  // b.none
  404108:	bl	40321c <ferror@plt+0x8ac>
  40410c:	str	w0, [sp, #64]
  404110:	str	wzr, [sp, #76]
  404114:	ldr	w1, [sp, #76]
  404118:	ldr	w0, [sp, #68]
  40411c:	cmp	w1, w0
  404120:	b.eq	404234 <ferror@plt+0x18c4>  // b.none
  404124:	ldr	w0, [sp, #76]
  404128:	and	w0, w0, #0x3
  40412c:	cmp	w0, #0x0
  404130:	b.ne	404160 <ferror@plt+0x17f0>  // b.any
  404134:	mov	w0, #0xa                   	// #10
  404138:	bl	4028e0 <putchar@plt>
  40413c:	bl	402b1c <ferror@plt+0x1ac>
  404140:	mov	w2, w0
  404144:	ldr	w1, [sp, #28]
  404148:	ldr	x0, [sp, #40]
  40414c:	bl	40383c <ferror@plt+0xecc>
  404150:	ldr	w1, [sp, #64]
  404154:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404158:	add	x0, x0, #0xae8
  40415c:	bl	4028b0 <printf@plt>
  404160:	bl	40321c <ferror@plt+0x8ac>
  404164:	str	w0, [sp, #60]
  404168:	bl	40321c <ferror@plt+0x8ac>
  40416c:	str	w0, [sp, #56]
  404170:	ldr	w2, [sp, #56]
  404174:	ldr	w1, [sp, #60]
  404178:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40417c:	add	x0, x0, #0xb00
  404180:	bl	4028b0 <printf@plt>
  404184:	ldr	w0, [sp, #56]
  404188:	cmp	w0, #0x0
  40418c:	b.eq	404224 <ferror@plt+0x18b4>  // b.none
  404190:	mov	w0, #0x28                  	// #40
  404194:	strb	w0, [sp, #75]
  404198:	ldr	w0, [sp, #56]
  40419c:	and	w0, w0, #0x1
  4041a0:	cmp	w0, #0x0
  4041a4:	b.eq	4041c4 <ferror@plt+0x1854>  // b.none
  4041a8:	ldrb	w0, [sp, #75]
  4041ac:	mov	w1, w0
  4041b0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4041b4:	add	x0, x0, #0xb10
  4041b8:	bl	4028b0 <printf@plt>
  4041bc:	mov	w0, #0x2c                  	// #44
  4041c0:	strb	w0, [sp, #75]
  4041c4:	ldr	w0, [sp, #56]
  4041c8:	and	w0, w0, #0x2
  4041cc:	cmp	w0, #0x0
  4041d0:	b.eq	4041f0 <ferror@plt+0x1880>  // b.none
  4041d4:	ldrb	w0, [sp, #75]
  4041d8:	mov	w1, w0
  4041dc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4041e0:	add	x0, x0, #0xb18
  4041e4:	bl	4028b0 <printf@plt>
  4041e8:	mov	w0, #0x2c                  	// #44
  4041ec:	strb	w0, [sp, #75]
  4041f0:	ldr	w0, [sp, #56]
  4041f4:	and	w0, w0, #0x4
  4041f8:	cmp	w0, #0x0
  4041fc:	b.eq	40421c <ferror@plt+0x18ac>  // b.none
  404200:	ldrb	w0, [sp, #75]
  404204:	mov	w1, w0
  404208:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40420c:	add	x0, x0, #0xb20
  404210:	bl	4028b0 <printf@plt>
  404214:	mov	w0, #0x2c                  	// #44
  404218:	strb	w0, [sp, #75]
  40421c:	mov	w0, #0x29                  	// #41
  404220:	bl	4028e0 <putchar@plt>
  404224:	ldr	w0, [sp, #76]
  404228:	add	w0, w0, #0x1
  40422c:	str	w0, [sp, #76]
  404230:	b	404114 <ferror@plt+0x17a4>
  404234:	nop
  404238:	ldp	x29, x30, [sp], #80
  40423c:	ret
  404240:	stp	x29, x30, [sp, #-80]!
  404244:	mov	x29, sp
  404248:	str	x0, [sp, #40]
  40424c:	str	w1, [sp, #36]
  404250:	str	w2, [sp, #32]
  404254:	str	w3, [sp, #28]
  404258:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40425c:	add	x0, x0, #0x810
  404260:	ldr	w0, [x0]
  404264:	cmp	w0, #0x0
  404268:	b.eq	404348 <ferror@plt+0x19d8>  // b.none
  40426c:	bl	40321c <ferror@plt+0x8ac>
  404270:	str	w0, [sp, #60]
  404274:	str	xzr, [sp, #72]
  404278:	bl	402b1c <ferror@plt+0x1ac>
  40427c:	str	w0, [sp, #56]
  404280:	str	xzr, [sp, #64]
  404284:	bl	40321c <ferror@plt+0x8ac>
  404288:	str	w0, [sp, #52]
  40428c:	ldr	w0, [sp, #52]
  404290:	cmp	w0, #0x0
  404294:	b.ne	4042b0 <ferror@plt+0x1940>  // b.any
  404298:	bl	403408 <ferror@plt+0xa98>
  40429c:	str	x0, [sp, #64]
  4042a0:	ldr	x0, [sp, #64]
  4042a4:	cmp	x0, #0x0
  4042a8:	b.eq	404344 <ferror@plt+0x19d4>  // b.none
  4042ac:	str	xzr, [sp, #72]
  4042b0:	ldr	x0, [sp, #72]
  4042b4:	cmp	x0, #0x0
  4042b8:	b.ne	4042f0 <ferror@plt+0x1980>  // b.any
  4042bc:	mov	w0, #0xa                   	// #10
  4042c0:	bl	4028e0 <putchar@plt>
  4042c4:	ldr	w2, [sp, #56]
  4042c8:	ldr	w1, [sp, #28]
  4042cc:	ldr	x0, [sp, #40]
  4042d0:	bl	40383c <ferror@plt+0xecc>
  4042d4:	ldr	w1, [sp, #60]
  4042d8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4042dc:	add	x0, x0, #0xae8
  4042e0:	bl	4028b0 <printf@plt>
  4042e4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4042e8:	add	x0, x0, #0x8a0
  4042ec:	str	x0, [sp, #72]
  4042f0:	ldr	w0, [sp, #52]
  4042f4:	cmp	w0, #0x0
  4042f8:	b.eq	404320 <ferror@plt+0x19b0>  // b.none
  4042fc:	ldr	w2, [sp, #52]
  404300:	ldr	x1, [sp, #72]
  404304:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404308:	add	x0, x0, #0xb28
  40430c:	bl	4028b0 <printf@plt>
  404310:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404314:	add	x0, x0, #0xb30
  404318:	str	x0, [sp, #72]
  40431c:	b	404278 <ferror@plt+0x1908>
  404320:	ldr	x2, [sp, #64]
  404324:	ldr	x1, [sp, #72]
  404328:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40432c:	add	x0, x0, #0xb38
  404330:	bl	4028b0 <printf@plt>
  404334:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404338:	add	x0, x0, #0xb40
  40433c:	str	x0, [sp, #72]
  404340:	b	404278 <ferror@plt+0x1908>
  404344:	nop
  404348:	nop
  40434c:	ldp	x29, x30, [sp], #80
  404350:	ret
  404354:	stp	x29, x30, [sp, #-64]!
  404358:	mov	x29, sp
  40435c:	str	x0, [sp, #40]
  404360:	str	w1, [sp, #36]
  404364:	str	w2, [sp, #32]
  404368:	str	w3, [sp, #28]
  40436c:	ldr	w0, [sp, #32]
  404370:	lsr	w0, w0, #1
  404374:	str	w0, [sp, #56]
  404378:	ldr	w1, [sp, #36]
  40437c:	mov	w0, #0xfe5f0000            	// #-27328512
  404380:	add	w0, w1, w0
  404384:	lsr	w1, w0, #17
  404388:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40438c:	add	x0, x0, #0xbb8
  404390:	mov	w1, w1
  404394:	ldr	x0, [x0, x1, lsl #3]
  404398:	ldr	w2, [sp, #56]
  40439c:	mov	x1, x0
  4043a0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4043a4:	add	x0, x0, #0xc00
  4043a8:	bl	4028b0 <printf@plt>
  4043ac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4043b0:	add	x0, x0, #0x810
  4043b4:	ldr	w0, [x0]
  4043b8:	cmp	w0, #0x0
  4043bc:	b.eq	404438 <ferror@plt+0x1ac8>  // b.none
  4043c0:	str	wzr, [sp, #60]
  4043c4:	ldr	w1, [sp, #60]
  4043c8:	ldr	w0, [sp, #56]
  4043cc:	cmp	w1, w0
  4043d0:	b.eq	404438 <ferror@plt+0x1ac8>  // b.none
  4043d4:	ldr	w0, [sp, #60]
  4043d8:	and	w0, w0, #0x7
  4043dc:	cmp	w0, #0x0
  4043e0:	b.ne	404410 <ferror@plt+0x1aa0>  // b.any
  4043e4:	mov	w0, #0xa                   	// #10
  4043e8:	bl	4028e0 <putchar@plt>
  4043ec:	bl	402b1c <ferror@plt+0x1ac>
  4043f0:	mov	w2, w0
  4043f4:	ldr	w1, [sp, #28]
  4043f8:	ldr	x0, [sp, #40]
  4043fc:	bl	40383c <ferror@plt+0xecc>
  404400:	ldr	w1, [sp, #60]
  404404:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404408:	add	x0, x0, #0xc10
  40440c:	bl	4028b0 <printf@plt>
  404410:	bl	403260 <ferror@plt+0x8f0>
  404414:	str	x0, [sp, #48]
  404418:	ldr	x1, [sp, #48]
  40441c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404420:	add	x0, x0, #0xc28
  404424:	bl	4028b0 <printf@plt>
  404428:	ldr	w0, [sp, #60]
  40442c:	add	w0, w0, #0x1
  404430:	str	w0, [sp, #60]
  404434:	b	4043c4 <ferror@plt+0x1a54>
  404438:	nop
  40443c:	ldp	x29, x30, [sp], #64
  404440:	ret
  404444:	stp	x29, x30, [sp, #-64]!
  404448:	mov	x29, sp
  40444c:	str	x0, [sp, #40]
  404450:	str	w1, [sp, #36]
  404454:	str	w2, [sp, #32]
  404458:	str	w3, [sp, #28]
  40445c:	add	x0, sp, #0x30
  404460:	bl	403440 <ferror@plt+0xad0>
  404464:	ldr	w0, [sp, #48]
  404468:	ldr	x1, [sp, #56]
  40446c:	mov	x2, x1
  404470:	mov	w1, w0
  404474:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404478:	add	x0, x0, #0xc30
  40447c:	bl	4028b0 <printf@plt>
  404480:	nop
  404484:	ldp	x29, x30, [sp], #64
  404488:	ret
  40448c:	stp	x29, x30, [sp, #-48]!
  404490:	mov	x29, sp
  404494:	str	x0, [sp, #24]
  404498:	str	wzr, [sp, #44]
  40449c:	mov	w0, #0x1e                  	// #30
  4044a0:	str	w0, [sp, #40]
  4044a4:	ldr	w1, [sp, #44]
  4044a8:	ldr	w0, [sp, #40]
  4044ac:	cmp	w1, w0
  4044b0:	b.eq	404514 <ferror@plt+0x1ba4>  // b.none
  4044b4:	ldr	w1, [sp, #40]
  4044b8:	ldr	w0, [sp, #44]
  4044bc:	sub	w0, w1, w0
  4044c0:	lsr	w0, w0, #1
  4044c4:	ldr	w1, [sp, #44]
  4044c8:	add	w0, w1, w0
  4044cc:	str	w0, [sp, #36]
  4044d0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4044d4:	add	x1, x0, #0xcd0
  4044d8:	ldr	w0, [sp, #36]
  4044dc:	lsl	x0, x0, #4
  4044e0:	add	x0, x1, x0
  4044e4:	ldr	w0, [x0]
  4044e8:	mov	w0, w0
  4044ec:	ldr	x1, [sp, #24]
  4044f0:	cmp	x1, x0
  4044f4:	b.ls	404508 <ferror@plt+0x1b98>  // b.plast
  4044f8:	ldr	w0, [sp, #36]
  4044fc:	add	w0, w0, #0x1
  404500:	str	w0, [sp, #44]
  404504:	b	4044a4 <ferror@plt+0x1b34>
  404508:	ldr	w0, [sp, #36]
  40450c:	str	w0, [sp, #40]
  404510:	b	4044a4 <ferror@plt+0x1b34>
  404514:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404518:	add	x1, x0, #0xcd0
  40451c:	ldr	w0, [sp, #44]
  404520:	lsl	x0, x0, #4
  404524:	add	x0, x1, x0
  404528:	ldr	w0, [x0]
  40452c:	mov	w0, w0
  404530:	ldr	x1, [sp, #24]
  404534:	cmp	x1, x0
  404538:	b.ls	404554 <ferror@plt+0x1be4>  // b.plast
  40453c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404540:	add	x2, x0, #0xeb0
  404544:	mov	w1, #0x60                  	// #96
  404548:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40454c:	add	x0, x0, #0xed0
  404550:	bl	4099a4 <ferror@plt+0x7034>
  404554:	ldr	w0, [sp, #44]
  404558:	ldp	x29, x30, [sp], #48
  40455c:	ret
  404560:	stp	x29, x30, [sp, #-16]!
  404564:	mov	x29, sp
  404568:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40456c:	add	x0, x0, #0x850
  404570:	ldarb	w0, [x0]
  404574:	and	w0, w0, #0xff
  404578:	and	w0, w0, #0x1
  40457c:	cmp	w0, #0x0
  404580:	cset	w0, eq  // eq = none
  404584:	and	w0, w0, #0xff
  404588:	cmp	w0, #0x0
  40458c:	b.eq	4045e4 <ferror@plt+0x1c74>  // b.none
  404590:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  404594:	add	x0, x0, #0x850
  404598:	bl	46ff28 <_obstack_memory_used@@Base+0x9c4>
  40459c:	cmp	w0, #0x0
  4045a0:	cset	w0, ne  // ne = any
  4045a4:	and	w0, w0, #0xff
  4045a8:	cmp	w0, #0x0
  4045ac:	b.eq	4045e4 <ferror@plt+0x1c74>  // b.none
  4045b0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4045b4:	add	x0, x0, #0x818
  4045b8:	bl	404610 <ferror@plt+0x1ca0>
  4045bc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4045c0:	add	x0, x0, #0x850
  4045c4:	bl	4700b8 <_obstack_memory_used@@Base+0xb54>
  4045c8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4045cc:	add	x2, x0, #0x358
  4045d0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4045d4:	add	x1, x0, #0x818
  4045d8:	adrp	x0, 404000 <ferror@plt+0x1690>
  4045dc:	add	x0, x0, #0x714
  4045e0:	bl	4023f0 <__cxa_atexit@plt>
  4045e4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4045e8:	add	x0, x0, #0x818
  4045ec:	ldp	x29, x30, [sp], #16
  4045f0:	ret
  4045f4:	nop
  4045f8:	ret
  4045fc:	sub	sp, sp, #0x10
  404600:	str	x0, [sp, #8]
  404604:	nop
  404608:	add	sp, sp, #0x10
  40460c:	ret
  404610:	stp	x29, x30, [sp, #-48]!
  404614:	mov	x29, sp
  404618:	str	x19, [sp, #16]
  40461c:	str	x0, [sp, #40]
  404620:	ldr	x0, [sp, #40]
  404624:	add	x0, x0, #0x8
  404628:	bl	4045fc <ferror@plt+0x1c8c>
  40462c:	mov	x0, #0x30                  	// #48
  404630:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  404634:	mov	x19, x0
  404638:	mov	w3, #0x0                   	// #0
  40463c:	mov	w2, #0x0                   	// #0
  404640:	mov	x1, #0xd                   	// #13
  404644:	mov	x0, x19
  404648:	bl	404820 <ferror@plt+0x1eb0>
  40464c:	ldr	x0, [sp, #40]
  404650:	str	x19, [x0, #40]
  404654:	mov	x0, #0x30                  	// #48
  404658:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  40465c:	mov	x19, x0
  404660:	mov	w3, #0x0                   	// #0
  404664:	mov	w2, #0x0                   	// #0
  404668:	mov	x1, #0xd                   	// #13
  40466c:	mov	x0, x19
  404670:	bl	40485c <ferror@plt+0x1eec>
  404674:	ldr	x0, [sp, #40]
  404678:	str	x19, [x0, #48]
  40467c:	mov	x0, #0x30                  	// #48
  404680:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  404684:	mov	x19, x0
  404688:	mov	w3, #0x0                   	// #0
  40468c:	mov	w2, #0x0                   	// #0
  404690:	mov	x1, #0xd                   	// #13
  404694:	mov	x0, x19
  404698:	bl	404898 <ferror@plt+0x1f28>
  40469c:	ldr	x0, [sp, #40]
  4046a0:	str	x19, [x0]
  4046a4:	nop
  4046a8:	ldr	x19, [sp, #16]
  4046ac:	ldp	x29, x30, [sp], #48
  4046b0:	ret
  4046b4:	stp	x29, x30, [sp, #-32]!
  4046b8:	mov	x29, sp
  4046bc:	str	x0, [sp, #24]
  4046c0:	ldr	x0, [sp, #24]
  4046c4:	bl	4049b4 <ferror@plt+0x2044>
  4046c8:	nop
  4046cc:	ldp	x29, x30, [sp], #32
  4046d0:	ret
  4046d4:	stp	x29, x30, [sp, #-32]!
  4046d8:	mov	x29, sp
  4046dc:	str	x0, [sp, #24]
  4046e0:	ldr	x0, [sp, #24]
  4046e4:	bl	404ab8 <ferror@plt+0x2148>
  4046e8:	nop
  4046ec:	ldp	x29, x30, [sp], #32
  4046f0:	ret
  4046f4:	stp	x29, x30, [sp, #-32]!
  4046f8:	mov	x29, sp
  4046fc:	str	x0, [sp, #24]
  404700:	ldr	x0, [sp, #24]
  404704:	bl	404be0 <ferror@plt+0x2270>
  404708:	nop
  40470c:	ldp	x29, x30, [sp], #32
  404710:	ret
  404714:	stp	x29, x30, [sp, #-80]!
  404718:	mov	x29, sp
  40471c:	str	x19, [sp, #16]
  404720:	str	x0, [sp, #40]
  404724:	ldr	x0, [sp, #40]
  404728:	ldr	x0, [x0, #40]
  40472c:	bl	4048d4 <ferror@plt+0x1f64>
  404730:	stp	x0, x1, [sp, #48]
  404734:	ldr	x0, [sp, #40]
  404738:	ldr	x0, [x0, #40]
  40473c:	bl	404904 <ferror@plt+0x1f94>
  404740:	stp	x0, x1, [sp, #64]
  404744:	add	x1, sp, #0x40
  404748:	add	x0, sp, #0x30
  40474c:	bl	404934 <ferror@plt+0x1fc4>
  404750:	and	w0, w0, #0xff
  404754:	cmp	w0, #0x0
  404758:	b.eq	4047a4 <ferror@plt+0x1e34>  // b.none
  40475c:	add	x0, sp, #0x30
  404760:	bl	40497c <ferror@plt+0x200c>
  404764:	ldr	x0, [x0]
  404768:	cmp	x0, #0x0
  40476c:	b.eq	404778 <ferror@plt+0x1e08>  // b.none
  404770:	mov	x1, #0x20                  	// #32
  404774:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  404778:	add	x0, sp, #0x30
  40477c:	bl	40497c <ferror@plt+0x200c>
  404780:	mov	x0, x1
  404784:	ldr	x0, [x0]
  404788:	cmp	x0, #0x0
  40478c:	b.eq	404798 <ferror@plt+0x1e28>  // b.none
  404790:	mov	x1, #0x20                  	// #32
  404794:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  404798:	add	x0, sp, #0x30
  40479c:	bl	40495c <ferror@plt+0x1fec>
  4047a0:	b	404734 <ferror@plt+0x1dc4>
  4047a4:	ldr	x0, [sp, #40]
  4047a8:	ldr	x19, [x0, #40]
  4047ac:	cmp	x19, #0x0
  4047b0:	b.eq	4047c8 <ferror@plt+0x1e58>  // b.none
  4047b4:	mov	x0, x19
  4047b8:	bl	4046b4 <ferror@plt+0x1d44>
  4047bc:	mov	x1, #0x30                  	// #48
  4047c0:	mov	x0, x19
  4047c4:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  4047c8:	ldr	x0, [sp, #40]
  4047cc:	ldr	x19, [x0, #48]
  4047d0:	cmp	x19, #0x0
  4047d4:	b.eq	4047ec <ferror@plt+0x1e7c>  // b.none
  4047d8:	mov	x0, x19
  4047dc:	bl	4046d4 <ferror@plt+0x1d64>
  4047e0:	mov	x1, #0x30                  	// #48
  4047e4:	mov	x0, x19
  4047e8:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  4047ec:	ldr	x0, [sp, #40]
  4047f0:	ldr	x19, [x0]
  4047f4:	cmp	x19, #0x0
  4047f8:	b.eq	404810 <ferror@plt+0x1ea0>  // b.none
  4047fc:	mov	x0, x19
  404800:	bl	4046f4 <ferror@plt+0x1d84>
  404804:	mov	x1, #0x30                  	// #48
  404808:	mov	x0, x19
  40480c:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  404810:	nop
  404814:	ldr	x19, [sp, #16]
  404818:	ldp	x29, x30, [sp], #80
  40481c:	ret
  404820:	stp	x29, x30, [sp, #-48]!
  404824:	mov	x29, sp
  404828:	str	x0, [sp, #40]
  40482c:	str	x1, [sp, #32]
  404830:	strb	w2, [sp, #31]
  404834:	strb	w3, [sp, #30]
  404838:	ldr	x0, [sp, #40]
  40483c:	mov	w4, #0x1                   	// #1
  404840:	ldrb	w3, [sp, #30]
  404844:	ldrb	w2, [sp, #31]
  404848:	ldr	x1, [sp, #32]
  40484c:	bl	404d08 <ferror@plt+0x2398>
  404850:	nop
  404854:	ldp	x29, x30, [sp], #48
  404858:	ret
  40485c:	stp	x29, x30, [sp, #-48]!
  404860:	mov	x29, sp
  404864:	str	x0, [sp, #40]
  404868:	str	x1, [sp, #32]
  40486c:	strb	w2, [sp, #31]
  404870:	strb	w3, [sp, #30]
  404874:	ldr	x0, [sp, #40]
  404878:	mov	w4, #0x1                   	// #1
  40487c:	ldrb	w3, [sp, #30]
  404880:	ldrb	w2, [sp, #31]
  404884:	ldr	x1, [sp, #32]
  404888:	bl	404db8 <ferror@plt+0x2448>
  40488c:	nop
  404890:	ldp	x29, x30, [sp], #48
  404894:	ret
  404898:	stp	x29, x30, [sp, #-48]!
  40489c:	mov	x29, sp
  4048a0:	str	x0, [sp, #40]
  4048a4:	str	x1, [sp, #32]
  4048a8:	strb	w2, [sp, #31]
  4048ac:	strb	w3, [sp, #30]
  4048b0:	ldr	x0, [sp, #40]
  4048b4:	mov	w4, #0x1                   	// #1
  4048b8:	ldrb	w3, [sp, #30]
  4048bc:	ldrb	w2, [sp, #31]
  4048c0:	ldr	x1, [sp, #32]
  4048c4:	bl	404e68 <ferror@plt+0x24f8>
  4048c8:	nop
  4048cc:	ldp	x29, x30, [sp], #48
  4048d0:	ret
  4048d4:	stp	x29, x30, [sp, #-64]!
  4048d8:	mov	x29, sp
  4048dc:	str	x0, [sp, #24]
  4048e0:	ldr	x0, [sp, #24]
  4048e4:	bl	404f18 <ferror@plt+0x25a8>
  4048e8:	stp	x0, x1, [sp, #48]
  4048ec:	add	x1, sp, #0x30
  4048f0:	add	x0, sp, #0x20
  4048f4:	bl	404f68 <ferror@plt+0x25f8>
  4048f8:	ldp	x0, x1, [sp, #32]
  4048fc:	ldp	x29, x30, [sp], #64
  404900:	ret
  404904:	stp	x29, x30, [sp, #-64]!
  404908:	mov	x29, sp
  40490c:	str	x0, [sp, #24]
  404910:	ldr	x0, [sp, #24]
  404914:	bl	404f90 <ferror@plt+0x2620>
  404918:	stp	x0, x1, [sp, #48]
  40491c:	add	x1, sp, #0x30
  404920:	add	x0, sp, #0x20
  404924:	bl	404f68 <ferror@plt+0x25f8>
  404928:	ldp	x0, x1, [sp, #32]
  40492c:	ldp	x29, x30, [sp], #64
  404930:	ret
  404934:	stp	x29, x30, [sp, #-32]!
  404938:	mov	x29, sp
  40493c:	str	x0, [sp, #24]
  404940:	str	x1, [sp, #16]
  404944:	ldr	x0, [sp, #24]
  404948:	ldr	x1, [sp, #16]
  40494c:	bl	404fb0 <ferror@plt+0x2640>
  404950:	and	w0, w0, #0xff
  404954:	ldp	x29, x30, [sp], #32
  404958:	ret
  40495c:	stp	x29, x30, [sp, #-32]!
  404960:	mov	x29, sp
  404964:	str	x0, [sp, #24]
  404968:	ldr	x0, [sp, #24]
  40496c:	bl	405000 <ferror@plt+0x2690>
  404970:	ldr	x0, [sp, #24]
  404974:	ldp	x29, x30, [sp], #32
  404978:	ret
  40497c:	stp	x29, x30, [sp, #-64]!
  404980:	mov	x29, sp
  404984:	str	x0, [sp, #24]
  404988:	ldr	x0, [sp, #24]
  40498c:	bl	405034 <ferror@plt+0x26c4>
  404990:	str	x0, [sp, #56]
  404994:	ldr	x1, [sp, #56]
  404998:	ldr	x0, [sp, #56]
  40499c:	add	x2, x0, #0x8
  4049a0:	add	x0, sp, #0x28
  4049a4:	bl	40504c <ferror@plt+0x26dc>
  4049a8:	ldp	x0, x1, [sp, #40]
  4049ac:	ldp	x29, x30, [sp], #64
  4049b0:	ret
  4049b4:	stp	x29, x30, [sp, #-48]!
  4049b8:	mov	x29, sp
  4049bc:	str	x0, [sp, #24]
  4049c0:	ldr	x0, [sp, #24]
  4049c4:	ldr	x0, [x0, #8]
  4049c8:	sub	x0, x0, #0x1
  4049cc:	str	x0, [sp, #40]
  4049d0:	ldr	x0, [sp, #24]
  4049d4:	ldr	x0, [x0, #8]
  4049d8:	ldr	x1, [sp, #40]
  4049dc:	cmp	x1, x0
  4049e0:	b.cs	404a78 <ferror@plt+0x2108>  // b.hs, b.nlast
  4049e4:	ldr	x0, [sp, #24]
  4049e8:	ldr	x1, [x0]
  4049ec:	ldr	x0, [sp, #40]
  4049f0:	lsl	x0, x0, #4
  4049f4:	add	x0, x1, x0
  4049f8:	bl	405080 <ferror@plt+0x2710>
  4049fc:	and	w0, w0, #0xff
  404a00:	eor	w0, w0, #0x1
  404a04:	and	w0, w0, #0xff
  404a08:	cmp	w0, #0x0
  404a0c:	b.eq	404a44 <ferror@plt+0x20d4>  // b.none
  404a10:	ldr	x0, [sp, #24]
  404a14:	ldr	x1, [x0]
  404a18:	ldr	x0, [sp, #40]
  404a1c:	lsl	x0, x0, #4
  404a20:	add	x0, x1, x0
  404a24:	bl	4050a0 <ferror@plt+0x2730>
  404a28:	and	w0, w0, #0xff
  404a2c:	eor	w0, w0, #0x1
  404a30:	and	w0, w0, #0xff
  404a34:	cmp	w0, #0x0
  404a38:	b.eq	404a44 <ferror@plt+0x20d4>  // b.none
  404a3c:	mov	w0, #0x1                   	// #1
  404a40:	b	404a48 <ferror@plt+0x20d8>
  404a44:	mov	w0, #0x0                   	// #0
  404a48:	cmp	w0, #0x0
  404a4c:	b.eq	404a68 <ferror@plt+0x20f8>  // b.none
  404a50:	ldr	x0, [sp, #24]
  404a54:	ldr	x1, [x0]
  404a58:	ldr	x0, [sp, #40]
  404a5c:	lsl	x0, x0, #4
  404a60:	add	x0, x1, x0
  404a64:	bl	4050c0 <ferror@plt+0x2750>
  404a68:	ldr	x0, [sp, #40]
  404a6c:	sub	x0, x0, #0x1
  404a70:	str	x0, [sp, #40]
  404a74:	b	4049d0 <ferror@plt+0x2060>
  404a78:	ldr	x0, [sp, #24]
  404a7c:	ldrb	w0, [x0, #44]
  404a80:	eor	w0, w0, #0x1
  404a84:	and	w0, w0, #0xff
  404a88:	cmp	w0, #0x0
  404a8c:	b.eq	404aa0 <ferror@plt+0x2130>  // b.none
  404a90:	ldr	x0, [sp, #24]
  404a94:	ldr	x0, [x0]
  404a98:	bl	4050e0 <ferror@plt+0x2770>
  404a9c:	b	404aac <ferror@plt+0x213c>
  404aa0:	ldr	x0, [sp, #24]
  404aa4:	ldr	x0, [x0]
  404aa8:	bl	405c14 <ferror@plt+0x32a4>
  404aac:	nop
  404ab0:	ldp	x29, x30, [sp], #48
  404ab4:	ret
  404ab8:	stp	x29, x30, [sp, #-48]!
  404abc:	mov	x29, sp
  404ac0:	str	x0, [sp, #24]
  404ac4:	ldr	x0, [sp, #24]
  404ac8:	ldr	x0, [x0, #8]
  404acc:	sub	x0, x0, #0x1
  404ad0:	str	x0, [sp, #40]
  404ad4:	ldr	x0, [sp, #24]
  404ad8:	ldr	x0, [x0, #8]
  404adc:	ldr	x1, [sp, #40]
  404ae0:	cmp	x1, x0
  404ae4:	b.cs	404ba0 <ferror@plt+0x2230>  // b.hs, b.nlast
  404ae8:	ldr	x0, [sp, #24]
  404aec:	ldr	x2, [x0]
  404af0:	ldr	x1, [sp, #40]
  404af4:	mov	x0, x1
  404af8:	lsl	x0, x0, #1
  404afc:	add	x0, x0, x1
  404b00:	lsl	x0, x0, #3
  404b04:	add	x0, x2, x0
  404b08:	bl	405100 <ferror@plt+0x2790>
  404b0c:	and	w0, w0, #0xff
  404b10:	eor	w0, w0, #0x1
  404b14:	and	w0, w0, #0xff
  404b18:	cmp	w0, #0x0
  404b1c:	b.eq	404b60 <ferror@plt+0x21f0>  // b.none
  404b20:	ldr	x0, [sp, #24]
  404b24:	ldr	x2, [x0]
  404b28:	ldr	x1, [sp, #40]
  404b2c:	mov	x0, x1
  404b30:	lsl	x0, x0, #1
  404b34:	add	x0, x0, x1
  404b38:	lsl	x0, x0, #3
  404b3c:	add	x0, x2, x0
  404b40:	bl	405120 <ferror@plt+0x27b0>
  404b44:	and	w0, w0, #0xff
  404b48:	eor	w0, w0, #0x1
  404b4c:	and	w0, w0, #0xff
  404b50:	cmp	w0, #0x0
  404b54:	b.eq	404b60 <ferror@plt+0x21f0>  // b.none
  404b58:	mov	w0, #0x1                   	// #1
  404b5c:	b	404b64 <ferror@plt+0x21f4>
  404b60:	mov	w0, #0x0                   	// #0
  404b64:	cmp	w0, #0x0
  404b68:	b.eq	404b90 <ferror@plt+0x2220>  // b.none
  404b6c:	ldr	x0, [sp, #24]
  404b70:	ldr	x2, [x0]
  404b74:	ldr	x1, [sp, #40]
  404b78:	mov	x0, x1
  404b7c:	lsl	x0, x0, #1
  404b80:	add	x0, x0, x1
  404b84:	lsl	x0, x0, #3
  404b88:	add	x0, x2, x0
  404b8c:	bl	405140 <ferror@plt+0x27d0>
  404b90:	ldr	x0, [sp, #40]
  404b94:	sub	x0, x0, #0x1
  404b98:	str	x0, [sp, #40]
  404b9c:	b	404ad4 <ferror@plt+0x2164>
  404ba0:	ldr	x0, [sp, #24]
  404ba4:	ldrb	w0, [x0, #44]
  404ba8:	eor	w0, w0, #0x1
  404bac:	and	w0, w0, #0xff
  404bb0:	cmp	w0, #0x0
  404bb4:	b.eq	404bc8 <ferror@plt+0x2258>  // b.none
  404bb8:	ldr	x0, [sp, #24]
  404bbc:	ldr	x0, [x0]
  404bc0:	bl	405160 <ferror@plt+0x27f0>
  404bc4:	b	404bd4 <ferror@plt+0x2264>
  404bc8:	ldr	x0, [sp, #24]
  404bcc:	ldr	x0, [x0]
  404bd0:	bl	405c14 <ferror@plt+0x32a4>
  404bd4:	nop
  404bd8:	ldp	x29, x30, [sp], #48
  404bdc:	ret
  404be0:	stp	x29, x30, [sp, #-48]!
  404be4:	mov	x29, sp
  404be8:	str	x0, [sp, #24]
  404bec:	ldr	x0, [sp, #24]
  404bf0:	ldr	x0, [x0, #8]
  404bf4:	sub	x0, x0, #0x1
  404bf8:	str	x0, [sp, #40]
  404bfc:	ldr	x0, [sp, #24]
  404c00:	ldr	x0, [x0, #8]
  404c04:	ldr	x1, [sp, #40]
  404c08:	cmp	x1, x0
  404c0c:	b.cs	404cc8 <ferror@plt+0x2358>  // b.hs, b.nlast
  404c10:	ldr	x0, [sp, #24]
  404c14:	ldr	x2, [x0]
  404c18:	ldr	x1, [sp, #40]
  404c1c:	mov	x0, x1
  404c20:	lsl	x0, x0, #1
  404c24:	add	x0, x0, x1
  404c28:	lsl	x0, x0, #3
  404c2c:	add	x0, x2, x0
  404c30:	bl	405180 <ferror@plt+0x2810>
  404c34:	and	w0, w0, #0xff
  404c38:	eor	w0, w0, #0x1
  404c3c:	and	w0, w0, #0xff
  404c40:	cmp	w0, #0x0
  404c44:	b.eq	404c88 <ferror@plt+0x2318>  // b.none
  404c48:	ldr	x0, [sp, #24]
  404c4c:	ldr	x2, [x0]
  404c50:	ldr	x1, [sp, #40]
  404c54:	mov	x0, x1
  404c58:	lsl	x0, x0, #1
  404c5c:	add	x0, x0, x1
  404c60:	lsl	x0, x0, #3
  404c64:	add	x0, x2, x0
  404c68:	bl	4051a0 <ferror@plt+0x2830>
  404c6c:	and	w0, w0, #0xff
  404c70:	eor	w0, w0, #0x1
  404c74:	and	w0, w0, #0xff
  404c78:	cmp	w0, #0x0
  404c7c:	b.eq	404c88 <ferror@plt+0x2318>  // b.none
  404c80:	mov	w0, #0x1                   	// #1
  404c84:	b	404c8c <ferror@plt+0x231c>
  404c88:	mov	w0, #0x0                   	// #0
  404c8c:	cmp	w0, #0x0
  404c90:	b.eq	404cb8 <ferror@plt+0x2348>  // b.none
  404c94:	ldr	x0, [sp, #24]
  404c98:	ldr	x2, [x0]
  404c9c:	ldr	x1, [sp, #40]
  404ca0:	mov	x0, x1
  404ca4:	lsl	x0, x0, #1
  404ca8:	add	x0, x0, x1
  404cac:	lsl	x0, x0, #3
  404cb0:	add	x0, x2, x0
  404cb4:	bl	4051c0 <ferror@plt+0x2850>
  404cb8:	ldr	x0, [sp, #40]
  404cbc:	sub	x0, x0, #0x1
  404cc0:	str	x0, [sp, #40]
  404cc4:	b	404bfc <ferror@plt+0x228c>
  404cc8:	ldr	x0, [sp, #24]
  404ccc:	ldrb	w0, [x0, #44]
  404cd0:	eor	w0, w0, #0x1
  404cd4:	and	w0, w0, #0xff
  404cd8:	cmp	w0, #0x0
  404cdc:	b.eq	404cf0 <ferror@plt+0x2380>  // b.none
  404ce0:	ldr	x0, [sp, #24]
  404ce4:	ldr	x0, [x0]
  404ce8:	bl	4051e0 <ferror@plt+0x2870>
  404cec:	b	404cfc <ferror@plt+0x238c>
  404cf0:	ldr	x0, [sp, #24]
  404cf4:	ldr	x0, [x0]
  404cf8:	bl	405c14 <ferror@plt+0x32a4>
  404cfc:	nop
  404d00:	ldp	x29, x30, [sp], #48
  404d04:	ret
  404d08:	stp	x29, x30, [sp, #-64]!
  404d0c:	mov	x29, sp
  404d10:	str	x0, [sp, #40]
  404d14:	str	x1, [sp, #32]
  404d18:	strb	w2, [sp, #31]
  404d1c:	strb	w3, [sp, #30]
  404d20:	str	w4, [sp, #24]
  404d24:	ldr	x0, [sp, #40]
  404d28:	str	xzr, [x0, #16]
  404d2c:	ldr	x0, [sp, #40]
  404d30:	str	xzr, [x0, #24]
  404d34:	ldr	x0, [sp, #40]
  404d38:	str	wzr, [x0, #32]
  404d3c:	ldr	x0, [sp, #40]
  404d40:	str	wzr, [x0, #36]
  404d44:	ldr	x0, [sp, #40]
  404d48:	ldrb	w1, [sp, #31]
  404d4c:	strb	w1, [x0, #44]
  404d50:	ldr	x0, [sp, #32]
  404d54:	bl	40448c <ferror@plt+0x1b1c>
  404d58:	str	w0, [sp, #60]
  404d5c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404d60:	add	x1, x0, #0xcd0
  404d64:	ldr	w0, [sp, #60]
  404d68:	lsl	x0, x0, #4
  404d6c:	add	x0, x1, x0
  404d70:	ldr	w0, [x0]
  404d74:	mov	w0, w0
  404d78:	str	x0, [sp, #32]
  404d7c:	ldr	x1, [sp, #32]
  404d80:	ldr	x0, [sp, #40]
  404d84:	bl	405200 <ferror@plt+0x2890>
  404d88:	mov	x1, x0
  404d8c:	ldr	x0, [sp, #40]
  404d90:	str	x1, [x0]
  404d94:	ldr	x0, [sp, #40]
  404d98:	ldr	x1, [sp, #32]
  404d9c:	str	x1, [x0, #8]
  404da0:	ldr	x0, [sp, #40]
  404da4:	ldr	w1, [sp, #60]
  404da8:	str	w1, [x0, #40]
  404dac:	nop
  404db0:	ldp	x29, x30, [sp], #64
  404db4:	ret
  404db8:	stp	x29, x30, [sp, #-64]!
  404dbc:	mov	x29, sp
  404dc0:	str	x0, [sp, #40]
  404dc4:	str	x1, [sp, #32]
  404dc8:	strb	w2, [sp, #31]
  404dcc:	strb	w3, [sp, #30]
  404dd0:	str	w4, [sp, #24]
  404dd4:	ldr	x0, [sp, #40]
  404dd8:	str	xzr, [x0, #16]
  404ddc:	ldr	x0, [sp, #40]
  404de0:	str	xzr, [x0, #24]
  404de4:	ldr	x0, [sp, #40]
  404de8:	str	wzr, [x0, #32]
  404dec:	ldr	x0, [sp, #40]
  404df0:	str	wzr, [x0, #36]
  404df4:	ldr	x0, [sp, #40]
  404df8:	ldrb	w1, [sp, #31]
  404dfc:	strb	w1, [x0, #44]
  404e00:	ldr	x0, [sp, #32]
  404e04:	bl	40448c <ferror@plt+0x1b1c>
  404e08:	str	w0, [sp, #60]
  404e0c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404e10:	add	x1, x0, #0xcd0
  404e14:	ldr	w0, [sp, #60]
  404e18:	lsl	x0, x0, #4
  404e1c:	add	x0, x1, x0
  404e20:	ldr	w0, [x0]
  404e24:	mov	w0, w0
  404e28:	str	x0, [sp, #32]
  404e2c:	ldr	x1, [sp, #32]
  404e30:	ldr	x0, [sp, #40]
  404e34:	bl	4052ac <ferror@plt+0x293c>
  404e38:	mov	x1, x0
  404e3c:	ldr	x0, [sp, #40]
  404e40:	str	x1, [x0]
  404e44:	ldr	x0, [sp, #40]
  404e48:	ldr	x1, [sp, #32]
  404e4c:	str	x1, [x0, #8]
  404e50:	ldr	x0, [sp, #40]
  404e54:	ldr	w1, [sp, #60]
  404e58:	str	w1, [x0, #40]
  404e5c:	nop
  404e60:	ldp	x29, x30, [sp], #64
  404e64:	ret
  404e68:	stp	x29, x30, [sp, #-64]!
  404e6c:	mov	x29, sp
  404e70:	str	x0, [sp, #40]
  404e74:	str	x1, [sp, #32]
  404e78:	strb	w2, [sp, #31]
  404e7c:	strb	w3, [sp, #30]
  404e80:	str	w4, [sp, #24]
  404e84:	ldr	x0, [sp, #40]
  404e88:	str	xzr, [x0, #16]
  404e8c:	ldr	x0, [sp, #40]
  404e90:	str	xzr, [x0, #24]
  404e94:	ldr	x0, [sp, #40]
  404e98:	str	wzr, [x0, #32]
  404e9c:	ldr	x0, [sp, #40]
  404ea0:	str	wzr, [x0, #36]
  404ea4:	ldr	x0, [sp, #40]
  404ea8:	ldrb	w1, [sp, #31]
  404eac:	strb	w1, [x0, #44]
  404eb0:	ldr	x0, [sp, #32]
  404eb4:	bl	40448c <ferror@plt+0x1b1c>
  404eb8:	str	w0, [sp, #60]
  404ebc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  404ec0:	add	x1, x0, #0xcd0
  404ec4:	ldr	w0, [sp, #60]
  404ec8:	lsl	x0, x0, #4
  404ecc:	add	x0, x1, x0
  404ed0:	ldr	w0, [x0]
  404ed4:	mov	w0, w0
  404ed8:	str	x0, [sp, #32]
  404edc:	ldr	x1, [sp, #32]
  404ee0:	ldr	x0, [sp, #40]
  404ee4:	bl	405368 <ferror@plt+0x29f8>
  404ee8:	mov	x1, x0
  404eec:	ldr	x0, [sp, #40]
  404ef0:	str	x1, [x0]
  404ef4:	ldr	x0, [sp, #40]
  404ef8:	ldr	x1, [sp, #32]
  404efc:	str	x1, [x0, #8]
  404f00:	ldr	x0, [sp, #40]
  404f04:	ldr	w1, [sp, #60]
  404f08:	str	w1, [x0, #40]
  404f0c:	nop
  404f10:	ldp	x29, x30, [sp], #64
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-64]!
  404f1c:	mov	x29, sp
  404f20:	str	x0, [sp, #24]
  404f24:	ldr	x0, [sp, #24]
  404f28:	ldr	x3, [x0]
  404f2c:	ldr	x0, [sp, #24]
  404f30:	ldr	x1, [x0]
  404f34:	ldr	x0, [sp, #24]
  404f38:	ldr	x0, [x0, #8]
  404f3c:	lsl	x0, x0, #4
  404f40:	add	x1, x1, x0
  404f44:	add	x0, sp, #0x20
  404f48:	mov	x2, x1
  404f4c:	mov	x1, x3
  404f50:	bl	405448 <ferror@plt+0x2ad8>
  404f54:	add	x0, sp, #0x20
  404f58:	bl	40547c <ferror@plt+0x2b0c>
  404f5c:	ldp	x0, x1, [sp, #32]
  404f60:	ldp	x29, x30, [sp], #64
  404f64:	ret
  404f68:	sub	sp, sp, #0x10
  404f6c:	str	x0, [sp, #8]
  404f70:	str	x1, [sp]
  404f74:	ldr	x2, [sp, #8]
  404f78:	ldr	x0, [sp]
  404f7c:	ldp	x0, x1, [x0]
  404f80:	stp	x0, x1, [x2]
  404f84:	nop
  404f88:	add	sp, sp, #0x10
  404f8c:	ret
  404f90:	stp	x29, x30, [sp, #-48]!
  404f94:	mov	x29, sp
  404f98:	str	x0, [sp, #24]
  404f9c:	add	x0, sp, #0x20
  404fa0:	bl	405424 <ferror@plt+0x2ab4>
  404fa4:	ldp	x0, x1, [sp, #32]
  404fa8:	ldp	x29, x30, [sp], #48
  404fac:	ret
  404fb0:	sub	sp, sp, #0x10
  404fb4:	str	x0, [sp, #8]
  404fb8:	str	x1, [sp]
  404fbc:	ldr	x0, [sp, #8]
  404fc0:	ldr	x1, [x0]
  404fc4:	ldr	x0, [sp]
  404fc8:	ldr	x0, [x0]
  404fcc:	cmp	x1, x0
  404fd0:	b.ne	404fec <ferror@plt+0x267c>  // b.any
  404fd4:	ldr	x0, [sp, #8]
  404fd8:	ldr	x1, [x0, #8]
  404fdc:	ldr	x0, [sp]
  404fe0:	ldr	x0, [x0, #8]
  404fe4:	cmp	x1, x0
  404fe8:	b.eq	404ff4 <ferror@plt+0x2684>  // b.none
  404fec:	mov	w0, #0x1                   	// #1
  404ff0:	b	404ff8 <ferror@plt+0x2688>
  404ff4:	mov	w0, #0x0                   	// #0
  404ff8:	add	sp, sp, #0x10
  404ffc:	ret
  405000:	stp	x29, x30, [sp, #-32]!
  405004:	mov	x29, sp
  405008:	str	x0, [sp, #24]
  40500c:	ldr	x0, [sp, #24]
  405010:	ldr	x0, [x0]
  405014:	add	x1, x0, #0x10
  405018:	ldr	x0, [sp, #24]
  40501c:	str	x1, [x0]
  405020:	ldr	x0, [sp, #24]
  405024:	bl	40547c <ferror@plt+0x2b0c>
  405028:	ldr	x0, [sp, #24]
  40502c:	ldp	x29, x30, [sp], #32
  405030:	ret
  405034:	sub	sp, sp, #0x10
  405038:	str	x0, [sp, #8]
  40503c:	ldr	x0, [sp, #8]
  405040:	ldr	x0, [x0]
  405044:	add	sp, sp, #0x10
  405048:	ret
  40504c:	sub	sp, sp, #0x20
  405050:	str	x0, [sp, #24]
  405054:	str	x1, [sp, #16]
  405058:	str	x2, [sp, #8]
  40505c:	ldr	x0, [sp, #24]
  405060:	ldr	x1, [sp, #16]
  405064:	str	x1, [x0]
  405068:	ldr	x0, [sp, #24]
  40506c:	ldr	x1, [sp, #8]
  405070:	str	x1, [x0, #8]
  405074:	nop
  405078:	add	sp, sp, #0x20
  40507c:	ret
  405080:	stp	x29, x30, [sp, #-32]!
  405084:	mov	x29, sp
  405088:	str	x0, [sp, #24]
  40508c:	ldr	x0, [sp, #24]
  405090:	bl	405530 <ferror@plt+0x2bc0>
  405094:	and	w0, w0, #0xff
  405098:	ldp	x29, x30, [sp], #32
  40509c:	ret
  4050a0:	stp	x29, x30, [sp, #-32]!
  4050a4:	mov	x29, sp
  4050a8:	str	x0, [sp, #24]
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	bl	405550 <ferror@plt+0x2be0>
  4050b4:	and	w0, w0, #0xff
  4050b8:	ldp	x29, x30, [sp], #32
  4050bc:	ret
  4050c0:	stp	x29, x30, [sp, #-32]!
  4050c4:	mov	x29, sp
  4050c8:	str	x0, [sp, #24]
  4050cc:	ldr	x0, [sp, #24]
  4050d0:	bl	405570 <ferror@plt+0x2c00>
  4050d4:	nop
  4050d8:	ldp	x29, x30, [sp], #32
  4050dc:	ret
  4050e0:	stp	x29, x30, [sp, #-32]!
  4050e4:	mov	x29, sp
  4050e8:	str	x0, [sp, #24]
  4050ec:	ldr	x0, [sp, #24]
  4050f0:	bl	402730 <free@plt>
  4050f4:	nop
  4050f8:	ldp	x29, x30, [sp], #32
  4050fc:	ret
  405100:	stp	x29, x30, [sp, #-32]!
  405104:	mov	x29, sp
  405108:	str	x0, [sp, #24]
  40510c:	ldr	x0, [sp, #24]
  405110:	bl	405590 <ferror@plt+0x2c20>
  405114:	and	w0, w0, #0xff
  405118:	ldp	x29, x30, [sp], #32
  40511c:	ret
  405120:	stp	x29, x30, [sp, #-32]!
  405124:	mov	x29, sp
  405128:	str	x0, [sp, #24]
  40512c:	ldr	x0, [sp, #24]
  405130:	bl	4055b0 <ferror@plt+0x2c40>
  405134:	and	w0, w0, #0xff
  405138:	ldp	x29, x30, [sp], #32
  40513c:	ret
  405140:	stp	x29, x30, [sp, #-32]!
  405144:	mov	x29, sp
  405148:	str	x0, [sp, #24]
  40514c:	ldr	x0, [sp, #24]
  405150:	bl	4055d0 <ferror@plt+0x2c60>
  405154:	nop
  405158:	ldp	x29, x30, [sp], #32
  40515c:	ret
  405160:	stp	x29, x30, [sp, #-32]!
  405164:	mov	x29, sp
  405168:	str	x0, [sp, #24]
  40516c:	ldr	x0, [sp, #24]
  405170:	bl	402730 <free@plt>
  405174:	nop
  405178:	ldp	x29, x30, [sp], #32
  40517c:	ret
  405180:	stp	x29, x30, [sp, #-32]!
  405184:	mov	x29, sp
  405188:	str	x0, [sp, #24]
  40518c:	ldr	x0, [sp, #24]
  405190:	bl	4055f0 <ferror@plt+0x2c80>
  405194:	and	w0, w0, #0xff
  405198:	ldp	x29, x30, [sp], #32
  40519c:	ret
  4051a0:	stp	x29, x30, [sp, #-32]!
  4051a4:	mov	x29, sp
  4051a8:	str	x0, [sp, #24]
  4051ac:	ldr	x0, [sp, #24]
  4051b0:	bl	405610 <ferror@plt+0x2ca0>
  4051b4:	and	w0, w0, #0xff
  4051b8:	ldp	x29, x30, [sp], #32
  4051bc:	ret
  4051c0:	stp	x29, x30, [sp, #-32]!
  4051c4:	mov	x29, sp
  4051c8:	str	x0, [sp, #24]
  4051cc:	ldr	x0, [sp, #24]
  4051d0:	bl	405630 <ferror@plt+0x2cc0>
  4051d4:	nop
  4051d8:	ldp	x29, x30, [sp], #32
  4051dc:	ret
  4051e0:	stp	x29, x30, [sp, #-32]!
  4051e4:	mov	x29, sp
  4051e8:	str	x0, [sp, #24]
  4051ec:	ldr	x0, [sp, #24]
  4051f0:	bl	402730 <free@plt>
  4051f4:	nop
  4051f8:	ldp	x29, x30, [sp], #32
  4051fc:	ret
  405200:	stp	x29, x30, [sp, #-48]!
  405204:	mov	x29, sp
  405208:	str	x0, [sp, #24]
  40520c:	str	x1, [sp, #16]
  405210:	ldr	x0, [sp, #24]
  405214:	ldrb	w0, [x0, #44]
  405218:	eor	w0, w0, #0x1
  40521c:	and	w0, w0, #0xff
  405220:	cmp	w0, #0x0
  405224:	b.eq	405238 <ferror@plt+0x28c8>  // b.none
  405228:	ldr	x0, [sp, #16]
  40522c:	bl	405650 <ferror@plt+0x2ce0>
  405230:	str	x0, [sp, #40]
  405234:	b	405244 <ferror@plt+0x28d4>
  405238:	ldr	x0, [sp, #16]
  40523c:	bl	405670 <ferror@plt+0x2d00>
  405240:	str	x0, [sp, #40]
  405244:	ldr	x0, [sp, #40]
  405248:	cmp	x0, #0x0
  40524c:	b.ne	405268 <ferror@plt+0x28f8>  // b.any
  405250:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405254:	add	x2, x0, #0xee8
  405258:	mov	w1, #0x2b5                 	// #693
  40525c:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405260:	add	x0, x0, #0xef8
  405264:	bl	4099a4 <ferror@plt+0x7034>
  405268:	str	xzr, [sp, #32]
  40526c:	ldr	x1, [sp, #32]
  405270:	ldr	x0, [sp, #16]
  405274:	cmp	x1, x0
  405278:	b.cs	4052a0 <ferror@plt+0x2930>  // b.hs, b.nlast
  40527c:	ldr	x0, [sp, #32]
  405280:	lsl	x0, x0, #4
  405284:	ldr	x1, [sp, #40]
  405288:	add	x0, x1, x0
  40528c:	bl	4056d4 <ferror@plt+0x2d64>
  405290:	ldr	x0, [sp, #32]
  405294:	add	x0, x0, #0x1
  405298:	str	x0, [sp, #32]
  40529c:	b	40526c <ferror@plt+0x28fc>
  4052a0:	ldr	x0, [sp, #40]
  4052a4:	ldp	x29, x30, [sp], #48
  4052a8:	ret
  4052ac:	stp	x29, x30, [sp, #-48]!
  4052b0:	mov	x29, sp
  4052b4:	str	x0, [sp, #24]
  4052b8:	str	x1, [sp, #16]
  4052bc:	ldr	x0, [sp, #24]
  4052c0:	ldrb	w0, [x0, #44]
  4052c4:	eor	w0, w0, #0x1
  4052c8:	and	w0, w0, #0xff
  4052cc:	cmp	w0, #0x0
  4052d0:	b.eq	4052e4 <ferror@plt+0x2974>  // b.none
  4052d4:	ldr	x0, [sp, #16]
  4052d8:	bl	4056f4 <ferror@plt+0x2d84>
  4052dc:	str	x0, [sp, #40]
  4052e0:	b	4052f0 <ferror@plt+0x2980>
  4052e4:	ldr	x0, [sp, #16]
  4052e8:	bl	405714 <ferror@plt+0x2da4>
  4052ec:	str	x0, [sp, #40]
  4052f0:	ldr	x0, [sp, #40]
  4052f4:	cmp	x0, #0x0
  4052f8:	b.ne	405314 <ferror@plt+0x29a4>  // b.any
  4052fc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405300:	add	x2, x0, #0xee8
  405304:	mov	w1, #0x2b5                 	// #693
  405308:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  40530c:	add	x0, x0, #0xef8
  405310:	bl	4099a4 <ferror@plt+0x7034>
  405314:	str	xzr, [sp, #32]
  405318:	ldr	x1, [sp, #32]
  40531c:	ldr	x0, [sp, #16]
  405320:	cmp	x1, x0
  405324:	b.cs	40535c <ferror@plt+0x29ec>  // b.hs, b.nlast
  405328:	ldr	x1, [sp, #32]
  40532c:	mov	x0, x1
  405330:	lsl	x0, x0, #1
  405334:	add	x0, x0, x1
  405338:	lsl	x0, x0, #3
  40533c:	mov	x1, x0
  405340:	ldr	x0, [sp, #40]
  405344:	add	x0, x0, x1
  405348:	bl	405794 <ferror@plt+0x2e24>
  40534c:	ldr	x0, [sp, #32]
  405350:	add	x0, x0, #0x1
  405354:	str	x0, [sp, #32]
  405358:	b	405318 <ferror@plt+0x29a8>
  40535c:	ldr	x0, [sp, #40]
  405360:	ldp	x29, x30, [sp], #48
  405364:	ret
  405368:	stp	x29, x30, [sp, #-48]!
  40536c:	mov	x29, sp
  405370:	str	x0, [sp, #24]
  405374:	str	x1, [sp, #16]
  405378:	ldr	x0, [sp, #24]
  40537c:	ldrb	w0, [x0, #44]
  405380:	eor	w0, w0, #0x1
  405384:	and	w0, w0, #0xff
  405388:	cmp	w0, #0x0
  40538c:	b.eq	4053a0 <ferror@plt+0x2a30>  // b.none
  405390:	ldr	x0, [sp, #16]
  405394:	bl	4057b4 <ferror@plt+0x2e44>
  405398:	str	x0, [sp, #40]
  40539c:	b	4053ac <ferror@plt+0x2a3c>
  4053a0:	ldr	x0, [sp, #16]
  4053a4:	bl	4057d4 <ferror@plt+0x2e64>
  4053a8:	str	x0, [sp, #40]
  4053ac:	ldr	x0, [sp, #40]
  4053b0:	cmp	x0, #0x0
  4053b4:	b.ne	4053d0 <ferror@plt+0x2a60>  // b.any
  4053b8:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4053bc:	add	x2, x0, #0xee8
  4053c0:	mov	w1, #0x2b5                 	// #693
  4053c4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4053c8:	add	x0, x0, #0xef8
  4053cc:	bl	4099a4 <ferror@plt+0x7034>
  4053d0:	str	xzr, [sp, #32]
  4053d4:	ldr	x1, [sp, #32]
  4053d8:	ldr	x0, [sp, #16]
  4053dc:	cmp	x1, x0
  4053e0:	b.cs	405418 <ferror@plt+0x2aa8>  // b.hs, b.nlast
  4053e4:	ldr	x1, [sp, #32]
  4053e8:	mov	x0, x1
  4053ec:	lsl	x0, x0, #1
  4053f0:	add	x0, x0, x1
  4053f4:	lsl	x0, x0, #3
  4053f8:	mov	x1, x0
  4053fc:	ldr	x0, [sp, #40]
  405400:	add	x0, x0, x1
  405404:	bl	405854 <ferror@plt+0x2ee4>
  405408:	ldr	x0, [sp, #32]
  40540c:	add	x0, x0, #0x1
  405410:	str	x0, [sp, #32]
  405414:	b	4053d4 <ferror@plt+0x2a64>
  405418:	ldr	x0, [sp, #40]
  40541c:	ldp	x29, x30, [sp], #48
  405420:	ret
  405424:	sub	sp, sp, #0x10
  405428:	str	x0, [sp, #8]
  40542c:	ldr	x0, [sp, #8]
  405430:	str	xzr, [x0]
  405434:	ldr	x0, [sp, #8]
  405438:	str	xzr, [x0, #8]
  40543c:	nop
  405440:	add	sp, sp, #0x10
  405444:	ret
  405448:	sub	sp, sp, #0x20
  40544c:	str	x0, [sp, #24]
  405450:	str	x1, [sp, #16]
  405454:	str	x2, [sp, #8]
  405458:	ldr	x0, [sp, #24]
  40545c:	ldr	x1, [sp, #16]
  405460:	str	x1, [x0]
  405464:	ldr	x0, [sp, #24]
  405468:	ldr	x1, [sp, #8]
  40546c:	str	x1, [x0, #8]
  405470:	nop
  405474:	add	sp, sp, #0x20
  405478:	ret
  40547c:	stp	x29, x30, [sp, #-48]!
  405480:	mov	x29, sp
  405484:	str	x0, [sp, #24]
  405488:	ldr	x0, [sp, #24]
  40548c:	ldr	x1, [x0]
  405490:	ldr	x0, [sp, #24]
  405494:	ldr	x0, [x0, #8]
  405498:	cmp	x1, x0
  40549c:	b.cs	405510 <ferror@plt+0x2ba0>  // b.hs, b.nlast
  4054a0:	ldr	x0, [sp, #24]
  4054a4:	ldr	x0, [x0]
  4054a8:	str	x0, [sp, #40]
  4054ac:	ldr	x0, [sp, #40]
  4054b0:	bl	405080 <ferror@plt+0x2710>
  4054b4:	and	w0, w0, #0xff
  4054b8:	eor	w0, w0, #0x1
  4054bc:	and	w0, w0, #0xff
  4054c0:	cmp	w0, #0x0
  4054c4:	b.eq	4054ec <ferror@plt+0x2b7c>  // b.none
  4054c8:	ldr	x0, [sp, #40]
  4054cc:	bl	4050a0 <ferror@plt+0x2730>
  4054d0:	and	w0, w0, #0xff
  4054d4:	eor	w0, w0, #0x1
  4054d8:	and	w0, w0, #0xff
  4054dc:	cmp	w0, #0x0
  4054e0:	b.eq	4054ec <ferror@plt+0x2b7c>  // b.none
  4054e4:	mov	w0, #0x1                   	// #1
  4054e8:	b	4054f0 <ferror@plt+0x2b80>
  4054ec:	mov	w0, #0x0                   	// #0
  4054f0:	cmp	w0, #0x0
  4054f4:	b.ne	405524 <ferror@plt+0x2bb4>  // b.any
  4054f8:	ldr	x0, [sp, #24]
  4054fc:	ldr	x0, [x0]
  405500:	add	x1, x0, #0x10
  405504:	ldr	x0, [sp, #24]
  405508:	str	x1, [x0]
  40550c:	b	405488 <ferror@plt+0x2b18>
  405510:	ldr	x0, [sp, #24]
  405514:	str	xzr, [x0]
  405518:	ldr	x0, [sp, #24]
  40551c:	str	xzr, [x0, #8]
  405520:	b	405528 <ferror@plt+0x2bb8>
  405524:	nop
  405528:	ldp	x29, x30, [sp], #48
  40552c:	ret
  405530:	stp	x29, x30, [sp, #-32]!
  405534:	mov	x29, sp
  405538:	str	x0, [sp, #24]
  40553c:	ldr	x0, [sp, #24]
  405540:	bl	405874 <ferror@plt+0x2f04>
  405544:	and	w0, w0, #0xff
  405548:	ldp	x29, x30, [sp], #32
  40554c:	ret
  405550:	stp	x29, x30, [sp, #-32]!
  405554:	mov	x29, sp
  405558:	str	x0, [sp, #24]
  40555c:	ldr	x0, [sp, #24]
  405560:	bl	405898 <ferror@plt+0x2f28>
  405564:	and	w0, w0, #0xff
  405568:	ldp	x29, x30, [sp], #32
  40556c:	ret
  405570:	stp	x29, x30, [sp, #-32]!
  405574:	mov	x29, sp
  405578:	str	x0, [sp, #24]
  40557c:	ldr	x0, [sp, #24]
  405580:	bl	4058bc <ferror@plt+0x2f4c>
  405584:	nop
  405588:	ldp	x29, x30, [sp], #32
  40558c:	ret
  405590:	stp	x29, x30, [sp, #-32]!
  405594:	mov	x29, sp
  405598:	str	x0, [sp, #24]
  40559c:	ldr	x0, [sp, #24]
  4055a0:	bl	4058d0 <ferror@plt+0x2f60>
  4055a4:	and	w0, w0, #0xff
  4055a8:	ldp	x29, x30, [sp], #32
  4055ac:	ret
  4055b0:	stp	x29, x30, [sp, #-32]!
  4055b4:	mov	x29, sp
  4055b8:	str	x0, [sp, #24]
  4055bc:	ldr	x0, [sp, #24]
  4055c0:	bl	4058f4 <ferror@plt+0x2f84>
  4055c4:	and	w0, w0, #0xff
  4055c8:	ldp	x29, x30, [sp], #32
  4055cc:	ret
  4055d0:	stp	x29, x30, [sp, #-32]!
  4055d4:	mov	x29, sp
  4055d8:	str	x0, [sp, #24]
  4055dc:	ldr	x0, [sp, #24]
  4055e0:	bl	405918 <ferror@plt+0x2fa8>
  4055e4:	nop
  4055e8:	ldp	x29, x30, [sp], #32
  4055ec:	ret
  4055f0:	stp	x29, x30, [sp, #-32]!
  4055f4:	mov	x29, sp
  4055f8:	str	x0, [sp, #24]
  4055fc:	ldr	x0, [sp, #24]
  405600:	bl	40592c <ferror@plt+0x2fbc>
  405604:	and	w0, w0, #0xff
  405608:	ldp	x29, x30, [sp], #32
  40560c:	ret
  405610:	stp	x29, x30, [sp, #-32]!
  405614:	mov	x29, sp
  405618:	str	x0, [sp, #24]
  40561c:	ldr	x0, [sp, #24]
  405620:	bl	405950 <ferror@plt+0x2fe0>
  405624:	and	w0, w0, #0xff
  405628:	ldp	x29, x30, [sp], #32
  40562c:	ret
  405630:	stp	x29, x30, [sp, #-32]!
  405634:	mov	x29, sp
  405638:	str	x0, [sp, #24]
  40563c:	ldr	x0, [sp, #24]
  405640:	bl	405918 <ferror@plt+0x2fa8>
  405644:	nop
  405648:	ldp	x29, x30, [sp], #32
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-32]!
  405654:	mov	x29, sp
  405658:	str	x0, [sp, #24]
  40565c:	mov	x1, #0x10                  	// #16
  405660:	ldr	x0, [sp, #24]
  405664:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  405668:	ldp	x29, x30, [sp], #32
  40566c:	ret
  405670:	stp	x29, x30, [sp, #-32]!
  405674:	mov	x29, sp
  405678:	str	x0, [sp, #24]
  40567c:	bl	405974 <ferror@plt+0x3004>
  405680:	and	w0, w0, #0xff
  405684:	cmp	w0, #0x0
  405688:	b.eq	4056b0 <ferror@plt+0x2d40>  // b.none
  40568c:	ldr	x0, [sp, #24]
  405690:	lsl	x4, x0, #4
  405694:	ldr	x3, [sp, #24]
  405698:	mov	x2, #0x10                  	// #16
  40569c:	adrp	x0, 405000 <ferror@plt+0x2690>
  4056a0:	add	x1, x0, #0x97c
  4056a4:	mov	x0, x4
  4056a8:	bl	405ba0 <ferror@plt+0x3230>
  4056ac:	b	4056cc <ferror@plt+0x2d5c>
  4056b0:	ldr	x0, [sp, #24]
  4056b4:	lsl	x0, x0, #4
  4056b8:	mov	x3, #0x0                   	// #0
  4056bc:	mov	x2, #0x0                   	// #0
  4056c0:	mov	x1, #0x0                   	// #0
  4056c4:	bl	405ba0 <ferror@plt+0x3230>
  4056c8:	nop
  4056cc:	ldp	x29, x30, [sp], #32
  4056d0:	ret
  4056d4:	stp	x29, x30, [sp, #-32]!
  4056d8:	mov	x29, sp
  4056dc:	str	x0, [sp, #24]
  4056e0:	ldr	x0, [sp, #24]
  4056e4:	bl	405990 <ferror@plt+0x3020>
  4056e8:	nop
  4056ec:	ldp	x29, x30, [sp], #32
  4056f0:	ret
  4056f4:	stp	x29, x30, [sp, #-32]!
  4056f8:	mov	x29, sp
  4056fc:	str	x0, [sp, #24]
  405700:	mov	x1, #0x18                  	// #24
  405704:	ldr	x0, [sp, #24]
  405708:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  40570c:	ldp	x29, x30, [sp], #32
  405710:	ret
  405714:	stp	x29, x30, [sp, #-32]!
  405718:	mov	x29, sp
  40571c:	str	x0, [sp, #24]
  405720:	bl	4059b0 <ferror@plt+0x3040>
  405724:	and	w0, w0, #0xff
  405728:	cmp	w0, #0x0
  40572c:	b.eq	405764 <ferror@plt+0x2df4>  // b.none
  405730:	ldr	x1, [sp, #24]
  405734:	mov	x0, x1
  405738:	lsl	x0, x0, #1
  40573c:	add	x0, x0, x1
  405740:	lsl	x0, x0, #3
  405744:	mov	x4, x0
  405748:	ldr	x3, [sp, #24]
  40574c:	mov	x2, #0x18                  	// #24
  405750:	adrp	x0, 405000 <ferror@plt+0x2690>
  405754:	add	x1, x0, #0x9b8
  405758:	mov	x0, x4
  40575c:	bl	405ba0 <ferror@plt+0x3230>
  405760:	b	40578c <ferror@plt+0x2e1c>
  405764:	ldr	x1, [sp, #24]
  405768:	mov	x0, x1
  40576c:	lsl	x0, x0, #1
  405770:	add	x0, x0, x1
  405774:	lsl	x0, x0, #3
  405778:	mov	x3, #0x0                   	// #0
  40577c:	mov	x2, #0x0                   	// #0
  405780:	mov	x1, #0x0                   	// #0
  405784:	bl	405ba0 <ferror@plt+0x3230>
  405788:	nop
  40578c:	ldp	x29, x30, [sp], #32
  405790:	ret
  405794:	stp	x29, x30, [sp, #-32]!
  405798:	mov	x29, sp
  40579c:	str	x0, [sp, #24]
  4057a0:	ldr	x0, [sp, #24]
  4057a4:	bl	4059cc <ferror@plt+0x305c>
  4057a8:	nop
  4057ac:	ldp	x29, x30, [sp], #32
  4057b0:	ret
  4057b4:	stp	x29, x30, [sp, #-32]!
  4057b8:	mov	x29, sp
  4057bc:	str	x0, [sp, #24]
  4057c0:	mov	x1, #0x18                  	// #24
  4057c4:	ldr	x0, [sp, #24]
  4057c8:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  4057cc:	ldp	x29, x30, [sp], #32
  4057d0:	ret
  4057d4:	stp	x29, x30, [sp, #-32]!
  4057d8:	mov	x29, sp
  4057dc:	str	x0, [sp, #24]
  4057e0:	bl	4059ec <ferror@plt+0x307c>
  4057e4:	and	w0, w0, #0xff
  4057e8:	cmp	w0, #0x0
  4057ec:	b.eq	405824 <ferror@plt+0x2eb4>  // b.none
  4057f0:	ldr	x1, [sp, #24]
  4057f4:	mov	x0, x1
  4057f8:	lsl	x0, x0, #1
  4057fc:	add	x0, x0, x1
  405800:	lsl	x0, x0, #3
  405804:	mov	x4, x0
  405808:	ldr	x3, [sp, #24]
  40580c:	mov	x2, #0x18                  	// #24
  405810:	adrp	x0, 405000 <ferror@plt+0x2690>
  405814:	add	x1, x0, #0x9f4
  405818:	mov	x0, x4
  40581c:	bl	405ba0 <ferror@plt+0x3230>
  405820:	b	40584c <ferror@plt+0x2edc>
  405824:	ldr	x1, [sp, #24]
  405828:	mov	x0, x1
  40582c:	lsl	x0, x0, #1
  405830:	add	x0, x0, x1
  405834:	lsl	x0, x0, #3
  405838:	mov	x3, #0x0                   	// #0
  40583c:	mov	x2, #0x0                   	// #0
  405840:	mov	x1, #0x0                   	// #0
  405844:	bl	405ba0 <ferror@plt+0x3230>
  405848:	nop
  40584c:	ldp	x29, x30, [sp], #32
  405850:	ret
  405854:	stp	x29, x30, [sp, #-32]!
  405858:	mov	x29, sp
  40585c:	str	x0, [sp, #24]
  405860:	ldr	x0, [sp, #24]
  405864:	bl	405a08 <ferror@plt+0x3098>
  405868:	nop
  40586c:	ldp	x29, x30, [sp], #32
  405870:	ret
  405874:	stp	x29, x30, [sp, #-32]!
  405878:	mov	x29, sp
  40587c:	str	x0, [sp, #24]
  405880:	ldr	x0, [sp, #24]
  405884:	ldr	x0, [x0]
  405888:	bl	405a28 <ferror@plt+0x30b8>
  40588c:	and	w0, w0, #0xff
  405890:	ldp	x29, x30, [sp], #32
  405894:	ret
  405898:	stp	x29, x30, [sp, #-32]!
  40589c:	mov	x29, sp
  4058a0:	str	x0, [sp, #24]
  4058a4:	ldr	x0, [sp, #24]
  4058a8:	ldr	x0, [x0]
  4058ac:	bl	405a48 <ferror@plt+0x30d8>
  4058b0:	and	w0, w0, #0xff
  4058b4:	ldp	x29, x30, [sp], #32
  4058b8:	ret
  4058bc:	sub	sp, sp, #0x10
  4058c0:	str	x0, [sp, #8]
  4058c4:	nop
  4058c8:	add	sp, sp, #0x10
  4058cc:	ret
  4058d0:	stp	x29, x30, [sp, #-32]!
  4058d4:	mov	x29, sp
  4058d8:	str	x0, [sp, #24]
  4058dc:	ldr	x0, [sp, #24]
  4058e0:	ldr	x0, [x0]
  4058e4:	bl	405a68 <ferror@plt+0x30f8>
  4058e8:	and	w0, w0, #0xff
  4058ec:	ldp	x29, x30, [sp], #32
  4058f0:	ret
  4058f4:	stp	x29, x30, [sp, #-32]!
  4058f8:	mov	x29, sp
  4058fc:	str	x0, [sp, #24]
  405900:	ldr	x0, [sp, #24]
  405904:	ldr	x0, [x0]
  405908:	bl	405a88 <ferror@plt+0x3118>
  40590c:	and	w0, w0, #0xff
  405910:	ldp	x29, x30, [sp], #32
  405914:	ret
  405918:	sub	sp, sp, #0x10
  40591c:	str	x0, [sp, #8]
  405920:	nop
  405924:	add	sp, sp, #0x10
  405928:	ret
  40592c:	stp	x29, x30, [sp, #-32]!
  405930:	mov	x29, sp
  405934:	str	x0, [sp, #24]
  405938:	ldr	x0, [sp, #24]
  40593c:	ldr	x0, [x0]
  405940:	bl	405a68 <ferror@plt+0x30f8>
  405944:	and	w0, w0, #0xff
  405948:	ldp	x29, x30, [sp], #32
  40594c:	ret
  405950:	stp	x29, x30, [sp, #-32]!
  405954:	mov	x29, sp
  405958:	str	x0, [sp, #24]
  40595c:	ldr	x0, [sp, #24]
  405960:	ldr	x0, [x0]
  405964:	bl	405a88 <ferror@plt+0x3118>
  405968:	and	w0, w0, #0xff
  40596c:	ldp	x29, x30, [sp], #32
  405970:	ret
  405974:	mov	w0, #0x0                   	// #0
  405978:	ret
  40597c:	sub	sp, sp, #0x10
  405980:	str	x0, [sp, #8]
  405984:	nop
  405988:	add	sp, sp, #0x10
  40598c:	ret
  405990:	stp	x29, x30, [sp, #-32]!
  405994:	mov	x29, sp
  405998:	str	x0, [sp, #24]
  40599c:	ldr	x0, [sp, #24]
  4059a0:	bl	405aa8 <ferror@plt+0x3138>
  4059a4:	nop
  4059a8:	ldp	x29, x30, [sp], #32
  4059ac:	ret
  4059b0:	mov	w0, #0x0                   	// #0
  4059b4:	ret
  4059b8:	sub	sp, sp, #0x10
  4059bc:	str	x0, [sp, #8]
  4059c0:	nop
  4059c4:	add	sp, sp, #0x10
  4059c8:	ret
  4059cc:	stp	x29, x30, [sp, #-32]!
  4059d0:	mov	x29, sp
  4059d4:	str	x0, [sp, #24]
  4059d8:	ldr	x0, [sp, #24]
  4059dc:	bl	405ac8 <ferror@plt+0x3158>
  4059e0:	nop
  4059e4:	ldp	x29, x30, [sp], #32
  4059e8:	ret
  4059ec:	mov	w0, #0x0                   	// #0
  4059f0:	ret
  4059f4:	sub	sp, sp, #0x10
  4059f8:	str	x0, [sp, #8]
  4059fc:	nop
  405a00:	add	sp, sp, #0x10
  405a04:	ret
  405a08:	stp	x29, x30, [sp, #-32]!
  405a0c:	mov	x29, sp
  405a10:	str	x0, [sp, #24]
  405a14:	ldr	x0, [sp, #24]
  405a18:	bl	405ae8 <ferror@plt+0x3178>
  405a1c:	nop
  405a20:	ldp	x29, x30, [sp], #32
  405a24:	ret
  405a28:	sub	sp, sp, #0x10
  405a2c:	str	x0, [sp, #8]
  405a30:	ldr	x0, [sp, #8]
  405a34:	cmp	x0, #0x0
  405a38:	cset	w0, eq  // eq = none
  405a3c:	and	w0, w0, #0xff
  405a40:	add	sp, sp, #0x10
  405a44:	ret
  405a48:	sub	sp, sp, #0x10
  405a4c:	str	x0, [sp, #8]
  405a50:	ldr	x0, [sp, #8]
  405a54:	cmp	x0, #0x1
  405a58:	cset	w0, eq  // eq = none
  405a5c:	and	w0, w0, #0xff
  405a60:	add	sp, sp, #0x10
  405a64:	ret
  405a68:	sub	sp, sp, #0x10
  405a6c:	str	x0, [sp, #8]
  405a70:	ldr	x0, [sp, #8]
  405a74:	cmp	x0, #0x0
  405a78:	cset	w0, eq  // eq = none
  405a7c:	and	w0, w0, #0xff
  405a80:	add	sp, sp, #0x10
  405a84:	ret
  405a88:	sub	sp, sp, #0x10
  405a8c:	str	x0, [sp, #8]
  405a90:	ldr	x0, [sp, #8]
  405a94:	cmp	x0, #0x1
  405a98:	cset	w0, eq  // eq = none
  405a9c:	and	w0, w0, #0xff
  405aa0:	add	sp, sp, #0x10
  405aa4:	ret
  405aa8:	stp	x29, x30, [sp, #-32]!
  405aac:	mov	x29, sp
  405ab0:	str	x0, [sp, #24]
  405ab4:	ldr	x0, [sp, #24]
  405ab8:	bl	405b08 <ferror@plt+0x3198>
  405abc:	nop
  405ac0:	ldp	x29, x30, [sp], #32
  405ac4:	ret
  405ac8:	stp	x29, x30, [sp, #-32]!
  405acc:	mov	x29, sp
  405ad0:	str	x0, [sp, #24]
  405ad4:	ldr	x0, [sp, #24]
  405ad8:	bl	405b24 <ferror@plt+0x31b4>
  405adc:	nop
  405ae0:	ldp	x29, x30, [sp], #32
  405ae4:	ret
  405ae8:	stp	x29, x30, [sp, #-32]!
  405aec:	mov	x29, sp
  405af0:	str	x0, [sp, #24]
  405af4:	ldr	x0, [sp, #24]
  405af8:	bl	405b24 <ferror@plt+0x31b4>
  405afc:	nop
  405b00:	ldp	x29, x30, [sp], #32
  405b04:	ret
  405b08:	sub	sp, sp, #0x10
  405b0c:	str	x0, [sp, #8]
  405b10:	ldr	x0, [sp, #8]
  405b14:	str	xzr, [x0]
  405b18:	nop
  405b1c:	add	sp, sp, #0x10
  405b20:	ret
  405b24:	sub	sp, sp, #0x10
  405b28:	str	x0, [sp, #8]
  405b2c:	ldr	x0, [sp, #8]
  405b30:	str	xzr, [x0]
  405b34:	nop
  405b38:	add	sp, sp, #0x10
  405b3c:	ret
  405b40:	sub	sp, sp, #0x10
  405b44:	str	x0, [sp, #8]
  405b48:	ldr	x0, [sp, #8]
  405b4c:	add	sp, sp, #0x10
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-48]!
  405b58:	mov	x29, sp
  405b5c:	str	x0, [sp, #40]
  405b60:	str	x1, [sp, #32]
  405b64:	str	x2, [sp, #24]
  405b68:	str	x3, [sp, #16]
  405b6c:	ldr	x0, [sp, #32]
  405b70:	cmp	x0, #0x0
  405b74:	b.eq	405b90 <ferror@plt+0x3220>  // b.none
  405b78:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405b7c:	add	x2, x0, #0xf98
  405b80:	mov	w1, #0x2f                  	// #47
  405b84:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405b88:	add	x0, x0, #0xfb0
  405b8c:	bl	4099a4 <ferror@plt+0x7034>
  405b90:	ldr	x0, [sp, #40]
  405b94:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  405b98:	ldp	x29, x30, [sp], #48
  405b9c:	ret
  405ba0:	stp	x29, x30, [sp, #-48]!
  405ba4:	mov	x29, sp
  405ba8:	str	x0, [sp, #40]
  405bac:	str	x1, [sp, #32]
  405bb0:	str	x2, [sp, #24]
  405bb4:	str	x3, [sp, #16]
  405bb8:	ldr	x0, [sp, #32]
  405bbc:	cmp	x0, #0x0
  405bc0:	b.eq	405bdc <ferror@plt+0x326c>  // b.none
  405bc4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405bc8:	add	x2, x0, #0xfc8
  405bcc:	mov	w1, #0x37                  	// #55
  405bd0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  405bd4:	add	x0, x0, #0xfb0
  405bd8:	bl	4099a4 <ferror@plt+0x7034>
  405bdc:	mov	x1, #0x1                   	// #1
  405be0:	ldr	x0, [sp, #40]
  405be4:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  405be8:	ldp	x29, x30, [sp], #48
  405bec:	ret
  405bf0:	stp	x29, x30, [sp, #-32]!
  405bf4:	mov	x29, sp
  405bf8:	str	x0, [sp, #24]
  405bfc:	str	x1, [sp, #16]
  405c00:	ldr	x1, [sp, #16]
  405c04:	ldr	x0, [sp, #24]
  405c08:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  405c0c:	ldp	x29, x30, [sp], #32
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-32]!
  405c18:	mov	x29, sp
  405c1c:	str	x0, [sp, #24]
  405c20:	ldr	x0, [sp, #24]
  405c24:	bl	402730 <free@plt>
  405c28:	nop
  405c2c:	ldp	x29, x30, [sp], #32
  405c30:	ret
  405c34:	nop
  405c38:	ret
  405c3c:	stp	x29, x30, [sp, #-32]!
  405c40:	mov	x29, sp
  405c44:	str	w0, [sp, #28]
  405c48:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  405c4c:	add	x0, x0, #0x9e8
  405c50:	ldr	x0, [x0]
  405c54:	ldr	w1, [sp, #28]
  405c58:	bl	445154 <ferror@plt+0x427e4>
  405c5c:	ldp	x29, x30, [sp], #32
  405c60:	ret
  405c64:	stp	x29, x30, [sp, #-32]!
  405c68:	mov	x29, sp
  405c6c:	str	x0, [sp, #24]
  405c70:	str	w1, [sp, #20]
  405c74:	ldr	x0, [sp, #24]
  405c78:	ldr	w1, [sp, #20]
  405c7c:	bl	4144a0 <ferror@plt+0x11b30>
  405c80:	ldp	x29, x30, [sp], #32
  405c84:	ret
  405c88:	stp	x29, x30, [sp, #-32]!
  405c8c:	mov	x29, sp
  405c90:	mov	x2, x8
  405c94:	str	x0, [sp, #24]
  405c98:	str	w1, [sp, #20]
  405c9c:	ldr	x0, [sp, #24]
  405ca0:	ldr	x0, [x0, #40]
  405ca4:	ldr	w1, [sp, #20]
  405ca8:	mov	x8, x2
  405cac:	bl	446a9c <ferror@plt+0x4412c>
  405cb0:	ldp	x29, x30, [sp], #32
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-304]!
  405cbc:	mov	x29, sp
  405cc0:	str	x0, [sp, #56]
  405cc4:	str	x1, [sp, #248]
  405cc8:	str	x2, [sp, #256]
  405ccc:	str	x3, [sp, #264]
  405cd0:	str	x4, [sp, #272]
  405cd4:	str	x5, [sp, #280]
  405cd8:	str	x6, [sp, #288]
  405cdc:	str	x7, [sp, #296]
  405ce0:	str	q0, [sp, #112]
  405ce4:	str	q1, [sp, #128]
  405ce8:	str	q2, [sp, #144]
  405cec:	str	q3, [sp, #160]
  405cf0:	str	q4, [sp, #176]
  405cf4:	str	q5, [sp, #192]
  405cf8:	str	q6, [sp, #208]
  405cfc:	str	q7, [sp, #224]
  405d00:	add	x0, sp, #0x130
  405d04:	str	x0, [sp, #72]
  405d08:	add	x0, sp, #0x130
  405d0c:	str	x0, [sp, #80]
  405d10:	add	x0, sp, #0xf0
  405d14:	str	x0, [sp, #88]
  405d18:	mov	w0, #0xffffffc8            	// #-56
  405d1c:	str	w0, [sp, #96]
  405d20:	mov	w0, #0xffffff80            	// #-128
  405d24:	str	w0, [sp, #100]
  405d28:	add	x2, sp, #0x10
  405d2c:	add	x3, sp, #0x48
  405d30:	ldp	x0, x1, [x3]
  405d34:	stp	x0, x1, [x2]
  405d38:	ldp	x0, x1, [x3, #16]
  405d3c:	stp	x0, x1, [x2, #16]
  405d40:	add	x0, sp, #0x10
  405d44:	mov	x1, x0
  405d48:	ldr	x0, [sp, #56]
  405d4c:	bl	46f9a4 <_obstack_memory_used@@Base+0x440>
  405d50:	str	x0, [sp, #104]
  405d54:	ldr	x0, [sp, #104]
  405d58:	ldp	x29, x30, [sp], #304
  405d5c:	ret
  405d60:	stp	x29, x30, [sp, #-48]!
  405d64:	mov	x29, sp
  405d68:	str	x0, [sp, #24]
  405d6c:	str	x1, [sp, #16]
  405d70:	ldr	x0, [sp, #24]
  405d74:	ldr	x0, [x0]
  405d78:	ldrb	w2, [x0, #67]
  405d7c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  405d80:	add	x1, x0, #0x78
  405d84:	mov	w0, w2
  405d88:	bl	409c98 <ferror@plt+0x7328>
  405d8c:	str	x0, [sp, #40]
  405d90:	ldr	x0, [sp, #24]
  405d94:	ldr	x0, [x0]
  405d98:	ldrb	w0, [x0, #67]
  405d9c:	bl	40a030 <ferror@plt+0x76c0>
  405da0:	str	x0, [sp, #32]
  405da4:	ldr	x3, [sp, #32]
  405da8:	ldr	x2, [sp, #16]
  405dac:	ldr	x1, [sp, #40]
  405db0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  405db4:	add	x0, x0, #0x80
  405db8:	bl	405cb8 <ferror@plt+0x3348>
  405dbc:	ldp	x29, x30, [sp], #48
  405dc0:	ret
  405dc4:	stp	x29, x30, [sp, #-48]!
  405dc8:	mov	x29, sp
  405dcc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  405dd0:	add	x0, x0, #0x90
  405dd4:	bl	4028d0 <getenv@plt>
  405dd8:	str	x0, [sp, #40]
  405ddc:	ldr	x0, [sp, #40]
  405de0:	cmp	x0, #0x0
  405de4:	b.eq	405e08 <ferror@plt+0x3498>  // b.none
  405de8:	ldr	x0, [sp, #40]
  405dec:	bl	402460 <atoi@plt>
  405df0:	str	w0, [sp, #36]
  405df4:	ldr	w0, [sp, #36]
  405df8:	cmp	w0, #0x0
  405dfc:	b.le	405e08 <ferror@plt+0x3498>
  405e00:	ldr	w0, [sp, #36]
  405e04:	b	405e54 <ferror@plt+0x34e4>
  405e08:	strh	wzr, [sp, #26]
  405e0c:	add	x0, sp, #0x18
  405e10:	mov	x2, x0
  405e14:	mov	x1, #0x5413                	// #21523
  405e18:	mov	w0, #0x0                   	// #0
  405e1c:	bl	402950 <ioctl@plt>
  405e20:	cmp	w0, #0x0
  405e24:	b.ne	405e3c <ferror@plt+0x34cc>  // b.any
  405e28:	ldrh	w0, [sp, #26]
  405e2c:	cmp	w0, #0x0
  405e30:	b.eq	405e3c <ferror@plt+0x34cc>  // b.none
  405e34:	mov	w0, #0x1                   	// #1
  405e38:	b	405e40 <ferror@plt+0x34d0>
  405e3c:	mov	w0, #0x0                   	// #0
  405e40:	cmp	w0, #0x0
  405e44:	b.eq	405e50 <ferror@plt+0x34e0>  // b.none
  405e48:	ldrh	w0, [sp, #26]
  405e4c:	b	405e54 <ferror@plt+0x34e4>
  405e50:	mov	w0, #0x7fffffff            	// #2147483647
  405e54:	ldp	x29, x30, [sp], #48
  405e58:	ret
  405e5c:	stp	x29, x30, [sp, #-32]!
  405e60:	mov	x29, sp
  405e64:	str	x0, [sp, #24]
  405e68:	str	w1, [sp, #20]
  405e6c:	ldr	w0, [sp, #20]
  405e70:	cmp	w0, #0x0
  405e74:	b.eq	405e84 <ferror@plt+0x3514>  // b.none
  405e78:	ldr	w0, [sp, #20]
  405e7c:	sub	w0, w0, #0x1
  405e80:	b	405eb4 <ferror@plt+0x3544>
  405e84:	ldr	x0, [sp, #24]
  405e88:	ldr	x0, [x0]
  405e8c:	ldr	x0, [x0, #8]
  405e90:	ldr	x0, [x0, #192]
  405e94:	bl	402500 <fileno_unlocked@plt>
  405e98:	bl	402810 <isatty@plt>
  405e9c:	cmp	w0, #0x0
  405ea0:	b.eq	405eb0 <ferror@plt+0x3540>  // b.none
  405ea4:	bl	405dc4 <ferror@plt+0x3454>
  405ea8:	sub	w0, w0, #0x1
  405eac:	b	405eb4 <ferror@plt+0x3544>
  405eb0:	mov	w0, #0x7fffffff            	// #2147483647
  405eb4:	str	w0, [sp, #20]
  405eb8:	ldr	w0, [sp, #20]
  405ebc:	cmp	w0, #0x0
  405ec0:	b.gt	405ecc <ferror@plt+0x355c>
  405ec4:	mov	w0, #0x7fffffff            	// #2147483647
  405ec8:	str	w0, [sp, #20]
  405ecc:	ldr	x0, [sp, #24]
  405ed0:	ldr	w1, [sp, #20]
  405ed4:	str	w1, [x0, #112]
  405ed8:	nop
  405edc:	ldp	x29, x30, [sp], #32
  405ee0:	ret
  405ee4:	stp	x29, x30, [sp, #-48]!
  405ee8:	mov	x29, sp
  405eec:	str	x19, [sp, #16]
  405ef0:	str	x0, [sp, #40]
  405ef4:	ldr	x0, [sp, #40]
  405ef8:	ldr	w0, [x0, #56]
  405efc:	cmp	w0, #0x0
  405f00:	b.eq	405f84 <ferror@plt+0x3614>  // b.none
  405f04:	ldr	x0, [sp, #40]
  405f08:	ldrb	w0, [x0, #64]
  405f0c:	cmp	w0, #0x0
  405f10:	b.eq	405f48 <ferror@plt+0x35d8>  // b.none
  405f14:	ldr	x0, [sp, #40]
  405f18:	ldr	x19, [x0]
  405f1c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  405f20:	add	x0, x0, #0x98
  405f24:	bl	402930 <gettext@plt>
  405f28:	mov	x1, x0
  405f2c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  405f30:	add	x0, x0, #0x858
  405f34:	ldr	x0, [x0]
  405f38:	mov	x2, x0
  405f3c:	mov	x0, x19
  405f40:	bl	417c1c <ferror@plt+0x152ac>
  405f44:	b	405f78 <ferror@plt+0x3608>
  405f48:	ldr	x0, [sp, #40]
  405f4c:	ldr	x19, [x0]
  405f50:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  405f54:	add	x0, x0, #0xc8
  405f58:	bl	402930 <gettext@plt>
  405f5c:	mov	x1, x0
  405f60:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  405f64:	add	x0, x0, #0x858
  405f68:	ldr	x0, [x0]
  405f6c:	mov	x2, x0
  405f70:	mov	x0, x19
  405f74:	bl	417c1c <ferror@plt+0x152ac>
  405f78:	ldr	x0, [sp, #40]
  405f7c:	ldr	x0, [x0]
  405f80:	bl	417ffc <ferror@plt+0x1568c>
  405f84:	nop
  405f88:	ldr	x19, [sp, #16]
  405f8c:	ldp	x29, x30, [sp], #48
  405f90:	ret
  405f94:	stp	x29, x30, [sp, #-48]!
  405f98:	mov	x29, sp
  405f9c:	str	x0, [sp, #24]
  405fa0:	str	w1, [sp, #20]
  405fa4:	mov	x0, #0x48                  	// #72
  405fa8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  405fac:	mov	x1, x0
  405fb0:	ldr	x0, [sp, #24]
  405fb4:	str	x1, [x0]
  405fb8:	ldr	x0, [sp, #24]
  405fbc:	ldr	x0, [x0]
  405fc0:	mov	x1, x0
  405fc4:	mov	x0, #0x48                  	// #72
  405fc8:	bl	409ab8 <ferror@plt+0x7148>
  405fcc:	mov	w1, #0x0                   	// #0
  405fd0:	bl	4178e4 <ferror@plt+0x14f74>
  405fd4:	ldr	x0, [sp, #24]
  405fd8:	add	x0, x0, #0x8
  405fdc:	mov	x2, #0x38                  	// #56
  405fe0:	mov	w1, #0x0                   	// #0
  405fe4:	bl	402530 <memset@plt>
  405fe8:	ldr	x0, [sp, #24]
  405fec:	strb	wzr, [x0, #64]
  405ff0:	ldr	x0, [sp, #24]
  405ff4:	ldr	w1, [sp, #20]
  405ff8:	str	w1, [x0, #68]
  405ffc:	ldrsw	x0, [sp, #20]
  406000:	lsl	x0, x0, #2
  406004:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  406008:	mov	x1, x0
  40600c:	ldr	x0, [sp, #24]
  406010:	str	x1, [x0, #72]
  406014:	str	wzr, [sp, #44]
  406018:	ldr	w1, [sp, #44]
  40601c:	ldr	w0, [sp, #20]
  406020:	cmp	w1, w0
  406024:	b.ge	406050 <ferror@plt+0x36e0>  // b.tcont
  406028:	ldr	x0, [sp, #24]
  40602c:	ldr	x1, [x0, #72]
  406030:	ldrsw	x0, [sp, #44]
  406034:	lsl	x0, x0, #2
  406038:	add	x0, x1, x0
  40603c:	str	wzr, [x0]
  406040:	ldr	w0, [sp, #44]
  406044:	add	w0, w0, #0x1
  406048:	str	w0, [sp, #44]
  40604c:	b	406018 <ferror@plt+0x36a8>
  406050:	ldr	x0, [sp, #24]
  406054:	strb	wzr, [x0, #108]
  406058:	ldr	x0, [sp, #24]
  40605c:	ldr	x0, [x0]
  406060:	ldr	w0, [x0, #40]
  406064:	mov	w1, w0
  406068:	ldr	x0, [sp, #24]
  40606c:	bl	405e5c <ferror@plt+0x34ec>
  406070:	str	wzr, [sp, #44]
  406074:	ldr	w0, [sp, #44]
  406078:	cmp	w0, #0x2
  40607c:	b.gt	4060a4 <ferror@plt+0x3734>
  406080:	ldr	x1, [sp, #24]
  406084:	ldrsw	x0, [sp, #44]
  406088:	add	x0, x1, x0
  40608c:	mov	w1, #0x5e                  	// #94
  406090:	strb	w1, [x0, #116]
  406094:	ldr	w0, [sp, #44]
  406098:	add	w0, w0, #0x1
  40609c:	str	w0, [sp, #44]
  4060a0:	b	406074 <ferror@plt+0x3704>
  4060a4:	ldr	x0, [sp, #24]
  4060a8:	strb	wzr, [x0, #119]
  4060ac:	ldr	x0, [sp, #24]
  4060b0:	strb	wzr, [x0, #120]
  4060b4:	ldr	x0, [sp, #24]
  4060b8:	strb	wzr, [x0, #121]
  4060bc:	ldr	x0, [sp, #24]
  4060c0:	strb	wzr, [x0, #122]
  4060c4:	ldr	x0, [sp, #24]
  4060c8:	strb	wzr, [x0, #123]
  4060cc:	ldr	x0, [sp, #24]
  4060d0:	str	wzr, [x0, #124]
  4060d4:	ldr	x0, [sp, #24]
  4060d8:	strb	wzr, [x0, #128]
  4060dc:	ldr	x0, [sp, #24]
  4060e0:	strb	wzr, [x0, #129]
  4060e4:	ldr	x0, [sp, #24]
  4060e8:	strb	wzr, [x0, #130]
  4060ec:	ldr	x0, [sp, #24]
  4060f0:	str	wzr, [x0, #132]
  4060f4:	ldr	x0, [sp, #24]
  4060f8:	str	xzr, [x0, #160]
  4060fc:	ldr	x0, [sp, #24]
  406100:	adrp	x1, 406000 <ferror@plt+0x3690>
  406104:	add	x1, x1, #0xef8
  406108:	str	x1, [x0, #136]
  40610c:	ldr	x0, [sp, #24]
  406110:	adrp	x1, 406000 <ferror@plt+0x3690>
  406114:	add	x1, x1, #0xf54
  406118:	str	x1, [x0, #144]
  40611c:	ldr	x0, [sp, #24]
  406120:	adrp	x1, 406000 <ferror@plt+0x3690>
  406124:	add	x1, x1, #0xfc8
  406128:	str	x1, [x0, #152]
  40612c:	ldr	x0, [sp, #24]
  406130:	str	xzr, [x0, #168]
  406134:	ldr	x0, [sp, #24]
  406138:	str	xzr, [x0, #176]
  40613c:	ldr	x0, [sp, #24]
  406140:	str	xzr, [x0, #184]
  406144:	ldr	x0, [sp, #24]
  406148:	str	wzr, [x0, #200]
  40614c:	ldr	x0, [sp, #24]
  406150:	str	xzr, [x0, #208]
  406154:	ldr	x0, [sp, #24]
  406158:	str	xzr, [x0, #192]
  40615c:	ldr	x0, [sp, #24]
  406160:	str	wzr, [x0, #216]
  406164:	ldr	x0, [sp, #24]
  406168:	strb	wzr, [x0, #220]
  40616c:	ldr	x0, [sp, #24]
  406170:	strb	wzr, [x0, #221]
  406174:	ldr	x0, [sp, #24]
  406178:	strb	wzr, [x0, #222]
  40617c:	ldr	x0, [sp, #24]
  406180:	strb	wzr, [x0, #223]
  406184:	ldr	x0, [sp, #24]
  406188:	str	wzr, [x0, #224]
  40618c:	ldr	x0, [sp, #24]
  406190:	strb	wzr, [x0, #228]
  406194:	ldr	x0, [sp, #24]
  406198:	strb	wzr, [x0, #229]
  40619c:	ldr	x0, [sp, #24]
  4061a0:	str	xzr, [x0, #232]
  4061a4:	ldr	x0, [sp, #24]
  4061a8:	str	wzr, [x0, #240]
  4061ac:	ldr	x0, [sp, #24]
  4061b0:	str	wzr, [x0, #244]
  4061b4:	ldr	x0, [sp, #24]
  4061b8:	str	xzr, [x0, #248]
  4061bc:	ldr	x0, [sp, #24]
  4061c0:	str	xzr, [x0, #256]
  4061c4:	ldr	x0, [sp, #24]
  4061c8:	adrp	x1, 405000 <ferror@plt+0x2690>
  4061cc:	add	x1, x1, #0xee4
  4061d0:	str	x1, [x0, #264]
  4061d4:	nop
  4061d8:	ldp	x29, x30, [sp], #48
  4061dc:	ret
  4061e0:	stp	x29, x30, [sp, #-48]!
  4061e4:	mov	x29, sp
  4061e8:	str	x19, [sp, #16]
  4061ec:	str	x0, [sp, #40]
  4061f0:	str	w1, [sp, #36]
  4061f4:	ldr	w0, [sp, #36]
  4061f8:	cmp	w0, #0x0
  4061fc:	b.ge	406208 <ferror@plt+0x3898>  // b.tcont
  406200:	mov	w0, #0x2                   	// #2
  406204:	str	w0, [sp, #36]
  406208:	ldr	w1, [sp, #36]
  40620c:	ldr	x0, [sp, #40]
  406210:	ldr	x19, [x0]
  406214:	mov	w0, w1
  406218:	bl	40a380 <ferror@plt+0x7a10>
  40621c:	and	w0, w0, #0xff
  406220:	strb	w0, [x19, #67]
  406224:	ldr	x19, [sp, #16]
  406228:	ldp	x29, x30, [sp], #48
  40622c:	ret
  406230:	stp	x29, x30, [sp, #-48]!
  406234:	mov	x29, sp
  406238:	str	x19, [sp, #16]
  40623c:	str	x0, [sp, #40]
  406240:	ldr	x0, [sp, #40]
  406244:	ldr	x0, [x0, #264]
  406248:	cmp	x0, #0x0
  40624c:	b.eq	406260 <ferror@plt+0x38f0>  // b.none
  406250:	ldr	x0, [sp, #40]
  406254:	ldr	x1, [x0, #264]
  406258:	ldr	x0, [sp, #40]
  40625c:	blr	x1
  406260:	bl	41d4f4 <ferror@plt+0x1ab84>
  406264:	ldr	x0, [sp, #40]
  406268:	ldr	x0, [x0, #72]
  40626c:	bl	402730 <free@plt>
  406270:	ldr	x0, [sp, #40]
  406274:	str	xzr, [x0, #72]
  406278:	ldr	x0, [sp, #40]
  40627c:	ldr	x2, [x0]
  406280:	ldr	x0, [sp, #40]
  406284:	ldr	x0, [x0]
  406288:	ldr	x0, [x0]
  40628c:	ldr	x1, [x0]
  406290:	mov	x0, x2
  406294:	blr	x1
  406298:	ldr	x0, [sp, #40]
  40629c:	ldr	x0, [x0]
  4062a0:	bl	402730 <free@plt>
  4062a4:	ldr	x0, [sp, #40]
  4062a8:	str	xzr, [x0]
  4062ac:	ldr	x0, [sp, #40]
  4062b0:	ldr	x0, [x0, #232]
  4062b4:	cmp	x0, #0x0
  4062b8:	b.eq	4062e8 <ferror@plt+0x3978>  // b.none
  4062bc:	ldr	x0, [sp, #40]
  4062c0:	ldr	x19, [x0, #232]
  4062c4:	cmp	x19, #0x0
  4062c8:	b.eq	4062e0 <ferror@plt+0x3970>  // b.none
  4062cc:	mov	x0, x19
  4062d0:	bl	409cc8 <ferror@plt+0x7358>
  4062d4:	mov	x1, #0x28                  	// #40
  4062d8:	mov	x0, x19
  4062dc:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  4062e0:	ldr	x0, [sp, #40]
  4062e4:	str	xzr, [x0, #232]
  4062e8:	nop
  4062ec:	ldr	x19, [sp, #16]
  4062f0:	ldp	x29, x30, [sp], #48
  4062f4:	ret
  4062f8:	stp	x29, x30, [sp, #-64]!
  4062fc:	mov	x29, sp
  406300:	str	x0, [sp, #56]
  406304:	str	x1, [sp, #48]
  406308:	str	x2, [sp, #40]
  40630c:	str	x3, [sp, #32]
  406310:	str	w4, [sp, #28]
  406314:	ldr	x0, [sp, #32]
  406318:	cmp	x0, #0x0
  40631c:	b.ne	406338 <ferror@plt+0x39c8>  // b.any
  406320:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406324:	add	x2, x0, #0xf8
  406328:	mov	w1, #0x112                 	// #274
  40632c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406330:	add	x0, x0, #0x118
  406334:	bl	4099a4 <ferror@plt+0x7034>
  406338:	bl	4028c0 <__errno_location@plt>
  40633c:	ldr	w1, [x0]
  406340:	ldr	x0, [sp, #56]
  406344:	str	w1, [x0, #16]
  406348:	ldr	x0, [sp, #56]
  40634c:	ldr	x1, [sp, #40]
  406350:	str	x1, [x0, #8]
  406354:	ldr	x0, [sp, #56]
  406358:	ldr	x1, [sp, #48]
  40635c:	str	x1, [x0]
  406360:	ldr	x0, [sp, #56]
  406364:	ldr	x1, [sp, #32]
  406368:	str	x1, [x0, #32]
  40636c:	ldr	x0, [sp, #56]
  406370:	ldr	x1, [sp, #32]
  406374:	str	x1, [x0, #40]
  406378:	ldr	x0, [sp, #56]
  40637c:	ldr	w1, [sp, #28]
  406380:	str	w1, [x0, #56]
  406384:	ldr	x0, [sp, #56]
  406388:	str	wzr, [x0, #60]
  40638c:	nop
  406390:	ldp	x29, x30, [sp], #64
  406394:	ret
  406398:	stp	x29, x30, [sp, #-64]!
  40639c:	mov	x29, sp
  4063a0:	str	x0, [sp, #56]
  4063a4:	str	x1, [sp, #48]
  4063a8:	str	x2, [sp, #40]
  4063ac:	str	x3, [sp, #32]
  4063b0:	str	w4, [sp, #28]
  4063b4:	ldr	x0, [sp, #32]
  4063b8:	cmp	x0, #0x0
  4063bc:	b.ne	4063d8 <ferror@plt+0x3a68>  // b.any
  4063c0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4063c4:	add	x2, x0, #0x130
  4063c8:	mov	w1, #0x123                 	// #291
  4063cc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4063d0:	add	x0, x0, #0x118
  4063d4:	bl	4099a4 <ferror@plt+0x7034>
  4063d8:	ldr	x0, [sp, #48]
  4063dc:	bl	402930 <gettext@plt>
  4063e0:	ldr	w4, [sp, #28]
  4063e4:	ldr	x3, [sp, #32]
  4063e8:	ldr	x2, [sp, #40]
  4063ec:	mov	x1, x0
  4063f0:	ldr	x0, [sp, #56]
  4063f4:	bl	4062f8 <ferror@plt+0x3988>
  4063f8:	nop
  4063fc:	ldp	x29, x30, [sp], #64
  406400:	ret
  406404:	sub	sp, sp, #0x10
  406408:	str	w0, [sp, #12]
  40640c:	ldr	w1, [sp, #12]
  406410:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406414:	add	x0, x0, #0x160
  406418:	sxtw	x1, w1
  40641c:	ldr	x0, [x0, x1, lsl #3]
  406420:	add	sp, sp, #0x10
  406424:	ret
  406428:	stp	x29, x30, [sp, #-48]!
  40642c:	mov	x29, sp
  406430:	str	w0, [sp, #28]
  406434:	str	w1, [sp, #24]
  406438:	ldr	w0, [sp, #28]
  40643c:	cmp	w0, #0x0
  406440:	b.eq	40648c <ferror@plt+0x3b1c>  // b.none
  406444:	ldr	w0, [sp, #24]
  406448:	cmp	w0, #0x0
  40644c:	b.eq	40645c <ferror@plt+0x3aec>  // b.none
  406450:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406454:	add	x0, x0, #0x1d8
  406458:	b	406464 <ferror@plt+0x3af4>
  40645c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406460:	add	x0, x0, #0x1e0
  406464:	ldr	w4, [sp, #24]
  406468:	ldr	w3, [sp, #28]
  40646c:	mov	x2, x0
  406470:	mov	x1, #0x20                  	// #32
  406474:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406478:	add	x0, x0, #0x970
  40647c:	bl	402420 <snprintf@plt>
  406480:	sxtw	x0, w0
  406484:	str	x0, [sp, #40]
  406488:	b	406498 <ferror@plt+0x3b28>
  40648c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406490:	add	x0, x0, #0x970
  406494:	strb	wzr, [x0]
  406498:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40649c:	add	x0, x0, #0x970
  4064a0:	ldp	x29, x30, [sp], #48
  4064a4:	ret
  4064a8:	stp	x29, x30, [sp, #-96]!
  4064ac:	mov	x29, sp
  4064b0:	str	x19, [sp, #16]
  4064b4:	str	x0, [sp, #40]
  4064b8:	mov	x19, x1
  4064bc:	ldr	x0, [sp, #40]
  4064c0:	ldr	x0, [x0]
  4064c4:	str	x0, [sp, #88]
  4064c8:	ldr	x0, [sp, #88]
  4064cc:	ldrb	w2, [x0, #67]
  4064d0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4064d4:	add	x1, x0, #0x78
  4064d8:	mov	w0, w2
  4064dc:	bl	409c98 <ferror@plt+0x7328>
  4064e0:	str	x0, [sp, #80]
  4064e4:	ldr	x0, [sp, #88]
  4064e8:	ldrb	w0, [x0, #67]
  4064ec:	bl	40a030 <ferror@plt+0x76c0>
  4064f0:	str	x0, [sp, #72]
  4064f4:	ldr	x0, [x19]
  4064f8:	cmp	x0, #0x0
  4064fc:	b.eq	406508 <ferror@plt+0x3b98>  // b.none
  406500:	ldr	x0, [x19]
  406504:	b	406514 <ferror@plt+0x3ba4>
  406508:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40650c:	add	x0, x0, #0x858
  406510:	ldr	x0, [x0]
  406514:	str	x0, [sp, #64]
  406518:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40651c:	add	x1, x0, #0x1e8
  406520:	ldr	x0, [sp, #64]
  406524:	bl	4026d0 <strcmp@plt>
  406528:	cmp	w0, #0x0
  40652c:	b.eq	406538 <ferror@plt+0x3bc8>  // b.none
  406530:	ldr	w0, [x19, #8]
  406534:	b	40653c <ferror@plt+0x3bcc>
  406538:	mov	w0, #0x0                   	// #0
  40653c:	str	w0, [sp, #60]
  406540:	ldr	x0, [sp, #40]
  406544:	ldrb	w0, [x0, #121]
  406548:	cmp	w0, #0x0
  40654c:	b.eq	406558 <ferror@plt+0x3be8>  // b.none
  406550:	ldr	w0, [x19, #12]
  406554:	b	40655c <ferror@plt+0x3bec>
  406558:	mov	w0, #0x0                   	// #0
  40655c:	str	w0, [sp, #56]
  406560:	ldr	w1, [sp, #56]
  406564:	ldr	w0, [sp, #60]
  406568:	bl	406428 <ferror@plt+0x3ab8>
  40656c:	str	x0, [sp, #48]
  406570:	ldr	x4, [sp, #72]
  406574:	ldr	x3, [sp, #48]
  406578:	ldr	x2, [sp, #64]
  40657c:	ldr	x1, [sp, #80]
  406580:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406584:	add	x0, x0, #0x1f8
  406588:	bl	405cb8 <ferror@plt+0x3348>
  40658c:	ldr	x19, [sp, #16]
  406590:	ldp	x29, x30, [sp], #96
  406594:	ret
  406598:	stp	x29, x30, [sp, #-144]!
  40659c:	mov	x29, sp
  4065a0:	str	x0, [sp, #56]
  4065a4:	str	x1, [sp, #48]
  4065a8:	ldr	x0, [sp, #48]
  4065ac:	ldr	w0, [x0, #56]
  4065b0:	cmp	w0, #0xd
  4065b4:	b.le	4065d0 <ferror@plt+0x3c60>
  4065b8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4065bc:	add	x2, x0, #0x338
  4065c0:	mov	w1, #0x16a                 	// #362
  4065c4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4065c8:	add	x0, x0, #0x118
  4065cc:	bl	4099a4 <ferror@plt+0x7034>
  4065d0:	ldr	x0, [sp, #48]
  4065d4:	ldr	w0, [x0, #56]
  4065d8:	mov	w1, w0
  4065dc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4065e0:	add	x0, x0, #0x2c0
  4065e4:	sxtw	x1, w1
  4065e8:	ldr	x0, [x0, x1, lsl #3]
  4065ec:	bl	402930 <gettext@plt>
  4065f0:	str	x0, [sp, #120]
  4065f4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4065f8:	add	x0, x0, #0x208
  4065fc:	str	x0, [sp, #136]
  406600:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406604:	add	x0, x0, #0x208
  406608:	str	x0, [sp, #128]
  40660c:	ldr	x0, [sp, #56]
  406610:	ldr	x0, [x0]
  406614:	str	x0, [sp, #112]
  406618:	ldr	x0, [sp, #48]
  40661c:	ldr	w0, [x0, #56]
  406620:	mov	w1, w0
  406624:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406628:	add	x0, x0, #0x160
  40662c:	sxtw	x1, w1
  406630:	ldr	x0, [x0, x1, lsl #3]
  406634:	cmp	x0, #0x0
  406638:	b.eq	406680 <ferror@plt+0x3d10>  // b.none
  40663c:	ldr	x0, [sp, #112]
  406640:	ldrb	w2, [x0, #67]
  406644:	ldr	x0, [sp, #48]
  406648:	ldr	w0, [x0, #56]
  40664c:	mov	w1, w0
  406650:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406654:	add	x0, x0, #0x160
  406658:	sxtw	x1, w1
  40665c:	ldr	x0, [x0, x1, lsl #3]
  406660:	mov	x1, x0
  406664:	mov	w0, w2
  406668:	bl	409c98 <ferror@plt+0x7328>
  40666c:	str	x0, [sp, #136]
  406670:	ldr	x0, [sp, #112]
  406674:	ldrb	w0, [x0, #67]
  406678:	bl	40a030 <ferror@plt+0x76c0>
  40667c:	str	x0, [sp, #128]
  406680:	add	x0, sp, #0x40
  406684:	mov	x8, x0
  406688:	mov	w1, #0x0                   	// #0
  40668c:	ldr	x0, [sp, #48]
  406690:	bl	405c88 <ferror@plt+0x3318>
  406694:	add	x2, sp, #0x10
  406698:	add	x3, sp, #0x40
  40669c:	ldp	x0, x1, [x3]
  4066a0:	stp	x0, x1, [x2]
  4066a4:	ldp	x0, x1, [x3, #16]
  4066a8:	stp	x0, x1, [x2, #16]
  4066ac:	add	x0, sp, #0x10
  4066b0:	mov	x1, x0
  4066b4:	ldr	x0, [sp, #56]
  4066b8:	bl	4064a8 <ferror@plt+0x3b38>
  4066bc:	str	x0, [sp, #104]
  4066c0:	ldr	x4, [sp, #128]
  4066c4:	ldr	x3, [sp, #120]
  4066c8:	ldr	x2, [sp, #136]
  4066cc:	ldr	x1, [sp, #104]
  4066d0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4066d4:	add	x0, x0, #0x350
  4066d8:	bl	405cb8 <ferror@plt+0x3348>
  4066dc:	str	x0, [sp, #96]
  4066e0:	ldr	x0, [sp, #104]
  4066e4:	bl	402730 <free@plt>
  4066e8:	ldr	x0, [sp, #96]
  4066ec:	ldp	x29, x30, [sp], #144
  4066f0:	ret
  4066f4:	stp	x29, x30, [sp, #-112]!
  4066f8:	mov	x29, sp
  4066fc:	str	x0, [sp, #56]
  406700:	str	x1, [sp, #48]
  406704:	str	x2, [sp, #40]
  406708:	str	w3, [sp, #36]
  40670c:	str	x4, [sp, #24]
  406710:	ldr	x0, [sp, #56]
  406714:	str	x0, [sp, #88]
  406718:	ldr	x0, [sp, #40]
  40671c:	cmp	x0, #0x0
  406720:	b.ne	406738 <ferror@plt+0x3dc8>  // b.any
  406724:	ldr	x0, [sp, #24]
  406728:	cmp	x0, #0x0
  40672c:	b.ne	406738 <ferror@plt+0x3dc8>  // b.any
  406730:	mov	w0, #0x0                   	// #0
  406734:	b	406924 <ferror@plt+0x3fb4>
  406738:	ldr	x0, [sp, #88]
  40673c:	ldr	w0, [x0]
  406740:	cmp	w0, #0x0
  406744:	b.ne	406780 <ferror@plt+0x3e10>  // b.any
  406748:	ldr	x0, [sp, #40]
  40674c:	cmp	x0, #0x0
  406750:	b.eq	406780 <ferror@plt+0x3e10>  // b.none
  406754:	ldr	x0, [sp, #40]
  406758:	bl	46eea8 <ferror@plt+0x6c538>
  40675c:	mov	x2, x0
  406760:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406764:	add	x1, x0, #0x3c0
  406768:	mov	x0, x2
  40676c:	bl	4026d0 <strcmp@plt>
  406770:	cmp	w0, #0x0
  406774:	b.ne	406780 <ferror@plt+0x3e10>  // b.any
  406778:	mov	w0, #0x1                   	// #1
  40677c:	b	406784 <ferror@plt+0x3e14>
  406780:	mov	w0, #0x0                   	// #0
  406784:	cmp	w0, #0x0
  406788:	b.eq	406794 <ferror@plt+0x3e24>  // b.none
  40678c:	mov	w0, #0x0                   	// #0
  406790:	b	406924 <ferror@plt+0x3fb4>
  406794:	ldr	x0, [sp, #88]
  406798:	ldr	w0, [x0]
  40679c:	cmp	w0, #0x13
  4067a0:	b.le	4067ac <ferror@plt+0x3e3c>
  4067a4:	mov	w0, #0x1                   	// #1
  4067a8:	b	406924 <ferror@plt+0x3fb4>
  4067ac:	ldr	x0, [sp, #88]
  4067b0:	ldr	w0, [x0]
  4067b4:	add	w1, w0, #0x1
  4067b8:	ldr	x0, [sp, #88]
  4067bc:	str	w1, [x0]
  4067c0:	str	xzr, [sp, #104]
  4067c4:	ldr	x0, [sp, #24]
  4067c8:	cmp	x0, #0x0
  4067cc:	b.eq	4068a8 <ferror@plt+0x3f38>  // b.none
  4067d0:	mov	w1, #0x400b                	// #16395
  4067d4:	ldr	x0, [sp, #24]
  4067d8:	bl	46acf4 <ferror@plt+0x68384>
  4067dc:	str	x0, [sp, #80]
  4067e0:	ldr	x0, [sp, #80]
  4067e4:	cmp	x0, #0x0
  4067e8:	b.eq	4067fc <ferror@plt+0x3e8c>  // b.none
  4067ec:	ldr	x0, [sp, #80]
  4067f0:	str	x0, [sp, #104]
  4067f4:	ldr	x0, [sp, #80]
  4067f8:	str	x0, [sp, #24]
  4067fc:	str	xzr, [sp, #96]
  406800:	ldr	x0, [sp, #96]
  406804:	cmp	x0, #0x3
  406808:	b.hi	4068a8 <ferror@plt+0x3f38>  // b.pmore
  40680c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406810:	add	x0, x0, #0x3a0
  406814:	ldr	x1, [sp, #96]
  406818:	ldr	x0, [x0, x1, lsl #3]
  40681c:	bl	402330 <strlen@plt>
  406820:	str	x0, [sp, #72]
  406824:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406828:	add	x0, x0, #0x3a0
  40682c:	ldr	x1, [sp, #96]
  406830:	ldr	x0, [x0, x1, lsl #3]
  406834:	ldr	x2, [sp, #72]
  406838:	mov	x1, x0
  40683c:	ldr	x0, [sp, #24]
  406840:	bl	4024e0 <strncmp@plt>
  406844:	cmp	w0, #0x0
  406848:	b.ne	406898 <ferror@plt+0x3f28>  // b.any
  40684c:	ldr	x1, [sp, #24]
  406850:	ldr	x0, [sp, #72]
  406854:	add	x0, x1, x0
  406858:	ldrb	w0, [x0]
  40685c:	cmp	w0, #0x0
  406860:	b.eq	40687c <ferror@plt+0x3f0c>  // b.none
  406864:	ldr	x1, [sp, #24]
  406868:	ldr	x0, [sp, #72]
  40686c:	add	x0, x1, x0
  406870:	ldrb	w0, [x0]
  406874:	cmp	w0, #0x28
  406878:	b.ne	406898 <ferror@plt+0x3f28>  // b.any
  40687c:	ldr	x0, [sp, #104]
  406880:	cmp	x0, #0x0
  406884:	b.eq	406890 <ferror@plt+0x3f20>  // b.none
  406888:	ldr	x0, [sp, #104]
  40688c:	bl	402730 <free@plt>
  406890:	mov	w0, #0x1                   	// #1
  406894:	b	406924 <ferror@plt+0x3fb4>
  406898:	ldr	x0, [sp, #96]
  40689c:	add	x0, x0, #0x1
  4068a0:	str	x0, [sp, #96]
  4068a4:	b	406800 <ferror@plt+0x3e90>
  4068a8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4068ac:	add	x0, x0, #0x7a8
  4068b0:	ldr	x6, [x0]
  4068b4:	ldr	x0, [sp, #24]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.eq	4068c8 <ferror@plt+0x3f58>  // b.none
  4068c0:	ldr	x0, [sp, #24]
  4068c4:	b	4068d0 <ferror@plt+0x3f60>
  4068c8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4068cc:	add	x0, x0, #0x3d0
  4068d0:	ldr	x1, [sp, #40]
  4068d4:	cmp	x1, #0x0
  4068d8:	b.eq	4068e4 <ferror@plt+0x3f74>  // b.none
  4068dc:	ldr	x1, [sp, #40]
  4068e0:	b	4068ec <ferror@plt+0x3f7c>
  4068e4:	adrp	x1, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4068e8:	add	x1, x1, #0x3d0
  4068ec:	ldr	w5, [sp, #36]
  4068f0:	mov	x4, x1
  4068f4:	mov	x3, x0
  4068f8:	ldr	x2, [sp, #48]
  4068fc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406900:	add	x1, x0, #0x3d8
  406904:	mov	x0, x6
  406908:	bl	402940 <fprintf@plt>
  40690c:	ldr	x0, [sp, #104]
  406910:	cmp	x0, #0x0
  406914:	b.eq	406920 <ferror@plt+0x3fb0>  // b.none
  406918:	ldr	x0, [sp, #104]
  40691c:	bl	402730 <free@plt>
  406920:	mov	w0, #0x0                   	// #0
  406924:	ldp	x29, x30, [sp], #112
  406928:	ret
  40692c:	stp	x29, x30, [sp, #-64]!
  406930:	mov	x29, sp
  406934:	stp	x19, x20, [sp, #16]
  406938:	str	x0, [sp, #56]
  40693c:	str	x1, [sp, #48]
  406940:	str	w2, [sp, #44]
  406944:	ldr	w0, [sp, #44]
  406948:	cmp	w0, #0x0
  40694c:	b.lt	4069bc <ferror@plt+0x404c>  // b.tstop
  406950:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406954:	add	x0, x0, #0x7a8
  406958:	ldr	x20, [x0]
  40695c:	ldr	w0, [sp, #44]
  406960:	cmp	w0, #0x0
  406964:	b.ne	406974 <ferror@plt+0x4004>  // b.any
  406968:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40696c:	add	x19, x0, #0x208
  406970:	b	40697c <ferror@plt+0x400c>
  406974:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406978:	add	x19, x0, #0x3f0
  40697c:	ldr	w0, [sp, #44]
  406980:	cmp	w0, #0x0
  406984:	b.eq	406994 <ferror@plt+0x4024>  // b.none
  406988:	ldr	w0, [sp, #44]
  40698c:	bl	46f8f8 <_obstack_memory_used@@Base+0x394>
  406990:	b	40699c <ferror@plt+0x402c>
  406994:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406998:	add	x0, x0, #0x208
  40699c:	mov	x4, x0
  4069a0:	mov	x3, x19
  4069a4:	ldr	x2, [sp, #48]
  4069a8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4069ac:	add	x1, x0, #0x3f8
  4069b0:	mov	x0, x20
  4069b4:	bl	402940 <fprintf@plt>
  4069b8:	b	4069c0 <ferror@plt+0x4050>
  4069bc:	nop
  4069c0:	ldp	x19, x20, [sp, #16]
  4069c4:	ldp	x29, x30, [sp], #64
  4069c8:	ret
  4069cc:	stp	x29, x30, [sp, #-48]!
  4069d0:	mov	x29, sp
  4069d4:	str	x0, [sp, #24]
  4069d8:	strb	w1, [sp, #23]
  4069dc:	ldr	x0, [sp, #24]
  4069e0:	ldr	w0, [x0, #132]
  4069e4:	cmp	w0, #0x0
  4069e8:	b.eq	406a68 <ferror@plt+0x40f8>  // b.none
  4069ec:	ldr	x0, [sp, #24]
  4069f0:	ldr	w1, [x0, #24]
  4069f4:	ldr	x0, [sp, #24]
  4069f8:	ldr	w0, [x0, #28]
  4069fc:	add	w1, w1, w0
  406a00:	ldr	x0, [sp, #24]
  406a04:	ldr	w0, [x0, #56]
  406a08:	add	w0, w1, w0
  406a0c:	str	w0, [sp, #44]
  406a10:	ldr	x0, [sp, #24]
  406a14:	ldr	w0, [x0, #132]
  406a18:	ldr	w1, [sp, #44]
  406a1c:	cmp	w1, w0
  406a20:	b.lt	406a6c <ferror@plt+0x40fc>  // b.tstop
  406a24:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406a28:	add	x0, x0, #0x7a8
  406a2c:	ldr	x3, [x0]
  406a30:	ldr	x0, [sp, #24]
  406a34:	ldr	w0, [x0, #132]
  406a38:	mov	w2, w0
  406a3c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406a40:	add	x1, x0, #0x400
  406a44:	mov	x0, x3
  406a48:	bl	40989c <ferror@plt+0x6f2c>
  406a4c:	ldrb	w0, [sp, #23]
  406a50:	cmp	w0, #0x0
  406a54:	b.eq	406a60 <ferror@plt+0x40f0>  // b.none
  406a58:	ldr	x0, [sp, #24]
  406a5c:	bl	406230 <ferror@plt+0x38c0>
  406a60:	mov	w0, #0x1                   	// #1
  406a64:	bl	402360 <exit@plt>
  406a68:	nop
  406a6c:	ldp	x29, x30, [sp], #48
  406a70:	ret
  406a74:	stp	x29, x30, [sp, #-48]!
  406a78:	mov	x29, sp
  406a7c:	str	x0, [sp, #24]
  406a80:	str	w1, [sp, #20]
  406a84:	ldr	w0, [sp, #20]
  406a88:	cmp	w0, #0xd
  406a8c:	b.eq	406b1c <ferror@plt+0x41ac>  // b.none
  406a90:	cmp	w0, #0xd
  406a94:	b.gt	406c40 <ferror@plt+0x42d0>
  406a98:	cmp	w0, #0x9
  406a9c:	b.gt	406c40 <ferror@plt+0x42d0>
  406aa0:	cmp	w0, #0x6
  406aa4:	b.ge	406c58 <ferror@plt+0x42e8>  // b.tcont
  406aa8:	cmp	w0, #0x5
  406aac:	b.gt	406c40 <ferror@plt+0x42d0>
  406ab0:	cmp	w0, #0x4
  406ab4:	b.ge	406acc <ferror@plt+0x415c>  // b.tcont
  406ab8:	cmp	w0, #0x2
  406abc:	b.eq	406c00 <ferror@plt+0x4290>  // b.none
  406ac0:	cmp	w0, #0x3
  406ac4:	b.eq	406b1c <ferror@plt+0x41ac>  // b.none
  406ac8:	b	406c40 <ferror@plt+0x42d0>
  406acc:	ldr	x0, [sp, #24]
  406ad0:	ldrb	w0, [x0, #120]
  406ad4:	cmp	w0, #0x0
  406ad8:	b.eq	406ae0 <ferror@plt+0x4170>  // b.none
  406adc:	bl	409aac <ferror@plt+0x713c>
  406ae0:	ldr	x0, [sp, #24]
  406ae4:	ldrb	w0, [x0, #128]
  406ae8:	cmp	w0, #0x0
  406aec:	b.eq	406c60 <ferror@plt+0x42f0>  // b.none
  406af0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406af4:	add	x0, x0, #0x7a8
  406af8:	ldr	x2, [x0]
  406afc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406b00:	add	x1, x0, #0x430
  406b04:	mov	x0, x2
  406b08:	bl	40989c <ferror@plt+0x6f2c>
  406b0c:	ldr	x0, [sp, #24]
  406b10:	bl	406230 <ferror@plt+0x38c0>
  406b14:	mov	w0, #0x1                   	// #1
  406b18:	bl	402360 <exit@plt>
  406b1c:	str	xzr, [sp, #40]
  406b20:	ldr	w0, [sp, #20]
  406b24:	cmp	w0, #0x3
  406b28:	b.ne	406b48 <ferror@plt+0x41d8>  // b.any
  406b2c:	mov	x3, #0x0                   	// #0
  406b30:	adrp	x0, 406000 <ferror@plt+0x3690>
  406b34:	add	x2, x0, #0x92c
  406b38:	mov	w1, #0x0                   	// #0
  406b3c:	mov	x0, #0x0                   	// #0
  406b40:	bl	454868 <ferror@plt+0x51ef8>
  406b44:	str	x0, [sp, #40]
  406b48:	str	wzr, [sp, #36]
  406b4c:	ldr	x0, [sp, #40]
  406b50:	cmp	x0, #0x0
  406b54:	b.eq	406b7c <ferror@plt+0x420c>  // b.none
  406b58:	add	x0, sp, #0x24
  406b5c:	mov	x4, x0
  406b60:	adrp	x0, 406000 <ferror@plt+0x3690>
  406b64:	add	x3, x0, #0x92c
  406b68:	adrp	x0, 406000 <ferror@plt+0x3690>
  406b6c:	add	x2, x0, #0x6f4
  406b70:	mov	w1, #0x2                   	// #2
  406b74:	ldr	x0, [sp, #40]
  406b78:	bl	454a2c <ferror@plt+0x520bc>
  406b7c:	ldr	x0, [sp, #24]
  406b80:	ldrb	w0, [x0, #120]
  406b84:	cmp	w0, #0x0
  406b88:	b.eq	406b90 <ferror@plt+0x4220>  // b.none
  406b8c:	bl	409aac <ferror@plt+0x713c>
  406b90:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406b94:	add	x0, x0, #0x7a8
  406b98:	ldr	x2, [x0]
  406b9c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406ba0:	add	x1, x0, #0x460
  406ba4:	mov	x0, x2
  406ba8:	bl	40989c <ferror@plt+0x6f2c>
  406bac:	ldr	w0, [sp, #36]
  406bb0:	cmp	w0, #0x0
  406bb4:	b.le	406bd4 <ferror@plt+0x4264>
  406bb8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406bbc:	add	x0, x0, #0x7a8
  406bc0:	ldr	x2, [x0]
  406bc4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406bc8:	add	x1, x0, #0x4b0
  406bcc:	mov	x0, x2
  406bd0:	bl	40989c <ferror@plt+0x6f2c>
  406bd4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406bd8:	add	x0, x0, #0x7a8
  406bdc:	ldr	x3, [x0]
  406be0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  406be4:	add	x2, x0, #0xd20
  406be8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406bec:	add	x1, x0, #0x4f0
  406bf0:	mov	x0, x3
  406bf4:	bl	40989c <ferror@plt+0x6f2c>
  406bf8:	mov	w0, #0x4                   	// #4
  406bfc:	bl	402360 <exit@plt>
  406c00:	ldr	x0, [sp, #24]
  406c04:	ldrb	w0, [x0, #120]
  406c08:	cmp	w0, #0x0
  406c0c:	b.eq	406c14 <ferror@plt+0x42a4>  // b.none
  406c10:	bl	409aac <ferror@plt+0x713c>
  406c14:	ldr	x0, [sp, #24]
  406c18:	bl	406230 <ferror@plt+0x38c0>
  406c1c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406c20:	add	x0, x0, #0x7a8
  406c24:	ldr	x2, [x0]
  406c28:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406c2c:	add	x1, x0, #0x510
  406c30:	mov	x0, x2
  406c34:	bl	40989c <ferror@plt+0x6f2c>
  406c38:	mov	w0, #0x1                   	// #1
  406c3c:	bl	402360 <exit@plt>
  406c40:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406c44:	add	x2, x0, #0x530
  406c48:	mov	w1, #0x231                 	// #561
  406c4c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406c50:	add	x0, x0, #0x118
  406c54:	bl	4099a4 <ferror@plt+0x7034>
  406c58:	nop
  406c5c:	b	406c64 <ferror@plt+0x42f4>
  406c60:	nop
  406c64:	nop
  406c68:	ldp	x29, x30, [sp], #48
  406c6c:	ret
  406c70:	sub	sp, sp, #0x10
  406c74:	str	x0, [sp, #8]
  406c78:	str	x1, [sp]
  406c7c:	ldr	x0, [sp, #8]
  406c80:	ldr	x0, [x0, #208]
  406c84:	ldr	x1, [sp]
  406c88:	cmp	x1, x0
  406c8c:	cset	w0, ne  // ne = any
  406c90:	and	w0, w0, #0xff
  406c94:	add	sp, sp, #0x10
  406c98:	ret
  406c9c:	sub	sp, sp, #0x10
  406ca0:	str	x0, [sp, #8]
  406ca4:	str	x1, [sp]
  406ca8:	ldr	x0, [sp, #8]
  406cac:	ldr	x1, [sp]
  406cb0:	str	x1, [x0, #208]
  406cb4:	nop
  406cb8:	add	sp, sp, #0x10
  406cbc:	ret
  406cc0:	stp	x29, x30, [sp, #-96]!
  406cc4:	mov	x29, sp
  406cc8:	stp	x19, x20, [sp, #16]
  406ccc:	str	x21, [sp, #32]
  406cd0:	str	x0, [sp, #56]
  406cd4:	str	w1, [sp, #52]
  406cd8:	str	xzr, [sp, #64]
  406cdc:	ldr	x0, [sp, #56]
  406ce0:	ldr	x0, [x0]
  406ce4:	ldrb	w0, [x0, #65]
  406ce8:	cmp	w0, #0x0
  406cec:	b.eq	406d08 <ferror@plt+0x4398>  // b.none
  406cf0:	ldr	x0, [sp, #56]
  406cf4:	ldr	x0, [x0]
  406cf8:	bl	417cc4 <ferror@plt+0x15354>
  406cfc:	ldr	x0, [sp, #56]
  406d00:	ldr	x0, [x0]
  406d04:	strb	wzr, [x0, #65]
  406d08:	ldr	w0, [sp, #52]
  406d0c:	cmp	w0, #0x1
  406d10:	b.ls	406ee4 <ferror@plt+0x4574>  // b.plast
  406d14:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406d18:	add	x0, x0, #0x9e8
  406d1c:	ldr	x0, [x0]
  406d20:	add	x1, sp, #0x40
  406d24:	mov	x3, x1
  406d28:	mov	w2, #0x2                   	// #2
  406d2c:	ldr	w1, [sp, #52]
  406d30:	bl	44594c <ferror@plt+0x42fdc>
  406d34:	ldr	x0, [sp, #64]
  406d38:	cmp	x0, #0x0
  406d3c:	b.eq	406d64 <ferror@plt+0x43f4>  // b.none
  406d40:	ldr	x0, [sp, #64]
  406d44:	mov	x1, x0
  406d48:	ldr	x0, [sp, #56]
  406d4c:	bl	406c70 <ferror@plt+0x4300>
  406d50:	and	w0, w0, #0xff
  406d54:	cmp	w0, #0x0
  406d58:	b.eq	406d64 <ferror@plt+0x43f4>  // b.none
  406d5c:	mov	w0, #0x1                   	// #1
  406d60:	b	406d68 <ferror@plt+0x43f8>
  406d64:	mov	w0, #0x0                   	// #0
  406d68:	cmp	w0, #0x0
  406d6c:	b.eq	406ee8 <ferror@plt+0x4578>  // b.none
  406d70:	ldr	x0, [sp, #64]
  406d74:	mov	x1, x0
  406d78:	ldr	x0, [sp, #56]
  406d7c:	bl	406c9c <ferror@plt+0x432c>
  406d80:	ldr	x0, [sp, #64]
  406d84:	bl	409b70 <ferror@plt+0x7200>
  406d88:	and	w0, w0, #0xff
  406d8c:	eor	w0, w0, #0x1
  406d90:	and	w0, w0, #0xff
  406d94:	cmp	w0, #0x0
  406d98:	b.eq	406ee8 <ferror@plt+0x4578>  // b.none
  406d9c:	mov	w0, #0x1                   	// #1
  406da0:	strb	w0, [sp, #95]
  406da4:	ldr	x0, [sp, #64]
  406da8:	bl	409b58 <ferror@plt+0x71e8>
  406dac:	str	w0, [sp, #52]
  406db0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  406db4:	add	x0, x0, #0x9e8
  406db8:	ldr	x0, [x0]
  406dbc:	ldr	x1, [sp, #64]
  406dc0:	bl	443ab0 <ferror@plt+0x41140>
  406dc4:	str	x0, [sp, #64]
  406dc8:	ldr	x0, [sp, #64]
  406dcc:	ldr	w1, [sp, #52]
  406dd0:	bl	409ad0 <ferror@plt+0x7160>
  406dd4:	mov	w19, w0
  406dd8:	ldrb	w0, [sp, #95]
  406ddc:	cmp	w0, #0x0
  406de0:	b.eq	406e04 <ferror@plt+0x4494>  // b.none
  406de4:	ldr	x0, [sp, #56]
  406de8:	ldrb	w0, [x0, #121]
  406dec:	cmp	w0, #0x0
  406df0:	b.eq	406e04 <ferror@plt+0x4494>  // b.none
  406df4:	ldr	x0, [sp, #64]
  406df8:	ldr	w1, [sp, #52]
  406dfc:	bl	409b0c <ferror@plt+0x719c>
  406e00:	b	406e08 <ferror@plt+0x4498>
  406e04:	mov	w0, #0x0                   	// #0
  406e08:	mov	w1, w0
  406e0c:	mov	w0, w19
  406e10:	bl	406428 <ferror@plt+0x3ab8>
  406e14:	str	x0, [sp, #80]
  406e18:	ldrb	w0, [sp, #95]
  406e1c:	eor	w0, w0, #0x1
  406e20:	and	w0, w0, #0xff
  406e24:	str	w0, [sp, #76]
  406e28:	ldr	x0, [sp, #56]
  406e2c:	ldr	x20, [x0]
  406e30:	ldrb	w0, [sp, #95]
  406e34:	cmp	w0, #0x0
  406e38:	b.eq	406e48 <ferror@plt+0x44d8>  // b.none
  406e3c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406e40:	add	x19, x0, #0x208
  406e44:	b	406e50 <ferror@plt+0x44e0>
  406e48:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406e4c:	add	x19, x0, #0x590
  406e50:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406e54:	add	x0, x0, #0x580
  406e58:	ldr	w1, [sp, #76]
  406e5c:	ldr	x0, [x0, x1, lsl #3]
  406e60:	bl	402930 <gettext@plt>
  406e64:	mov	x21, x0
  406e68:	ldr	x0, [sp, #64]
  406e6c:	bl	409b94 <ferror@plt+0x7224>
  406e70:	ldr	x6, [sp, #80]
  406e74:	mov	x5, x0
  406e78:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406e7c:	add	x4, x0, #0x78
  406e80:	mov	x3, x21
  406e84:	mov	x2, x19
  406e88:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406e8c:	add	x1, x0, #0x598
  406e90:	mov	x0, x20
  406e94:	bl	417c1c <ferror@plt+0x152ac>
  406e98:	strb	wzr, [sp, #95]
  406e9c:	ldr	x0, [sp, #64]
  406ea0:	bl	409b70 <ferror@plt+0x7200>
  406ea4:	and	w0, w0, #0xff
  406ea8:	eor	w0, w0, #0x1
  406eac:	and	w0, w0, #0xff
  406eb0:	cmp	w0, #0x0
  406eb4:	b.eq	406ebc <ferror@plt+0x454c>  // b.none
  406eb8:	b	406da4 <ferror@plt+0x4434>
  406ebc:	ldr	x0, [sp, #56]
  406ec0:	ldr	x2, [x0]
  406ec4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  406ec8:	add	x1, x0, #0x5a8
  406ecc:	mov	x0, x2
  406ed0:	bl	417c1c <ferror@plt+0x152ac>
  406ed4:	ldr	x0, [sp, #56]
  406ed8:	ldr	x0, [x0]
  406edc:	bl	417cc4 <ferror@plt+0x15354>
  406ee0:	b	406ee8 <ferror@plt+0x4578>
  406ee4:	nop
  406ee8:	ldp	x19, x20, [sp, #16]
  406eec:	ldr	x21, [sp, #32]
  406ef0:	ldp	x29, x30, [sp], #96
  406ef4:	ret
  406ef8:	stp	x29, x30, [sp, #-48]!
  406efc:	mov	x29, sp
  406f00:	str	x19, [sp, #16]
  406f04:	str	x0, [sp, #40]
  406f08:	str	x1, [sp, #32]
  406f0c:	mov	w1, #0x0                   	// #0
  406f10:	ldr	x0, [sp, #32]
  406f14:	bl	405c64 <ferror@plt+0x32f4>
  406f18:	mov	w1, w0
  406f1c:	ldr	x0, [sp, #40]
  406f20:	bl	406cc0 <ferror@plt+0x4350>
  406f24:	ldr	x0, [sp, #40]
  406f28:	ldr	x19, [x0]
  406f2c:	ldr	x1, [sp, #32]
  406f30:	ldr	x0, [sp, #40]
  406f34:	bl	406598 <ferror@plt+0x3c28>
  406f38:	mov	x1, x0
  406f3c:	mov	x0, x19
  406f40:	bl	417788 <ferror@plt+0x14e18>
  406f44:	nop
  406f48:	ldr	x19, [sp, #16]
  406f4c:	ldp	x29, x30, [sp], #48
  406f50:	ret
  406f54:	stp	x29, x30, [sp, #-96]!
  406f58:	mov	x29, sp
  406f5c:	str	x19, [sp, #16]
  406f60:	str	x0, [sp, #72]
  406f64:	mov	x19, x1
  406f68:	add	x2, sp, #0x20
  406f6c:	mov	x3, x19
  406f70:	ldp	x0, x1, [x3]
  406f74:	stp	x0, x1, [x2]
  406f78:	ldp	x0, x1, [x3, #16]
  406f7c:	stp	x0, x1, [x2, #16]
  406f80:	add	x0, sp, #0x20
  406f84:	mov	x1, x0
  406f88:	ldr	x0, [sp, #72]
  406f8c:	bl	4064a8 <ferror@plt+0x3b38>
  406f90:	str	x0, [sp, #88]
  406f94:	ldr	x0, [sp, #72]
  406f98:	ldr	x0, [x0]
  406f9c:	ldr	x1, [sp, #88]
  406fa0:	bl	417e58 <ferror@plt+0x154e8>
  406fa4:	ldr	x0, [sp, #88]
  406fa8:	bl	402730 <free@plt>
  406fac:	ldr	x0, [sp, #72]
  406fb0:	ldr	x0, [x0]
  406fb4:	bl	417cc4 <ferror@plt+0x15354>
  406fb8:	nop
  406fbc:	ldr	x19, [sp, #16]
  406fc0:	ldp	x29, x30, [sp], #96
  406fc4:	ret
  406fc8:	stp	x29, x30, [sp, #-48]!
  406fcc:	mov	x29, sp
  406fd0:	str	x0, [sp, #40]
  406fd4:	str	x1, [sp, #32]
  406fd8:	str	w2, [sp, #28]
  406fdc:	ldr	x0, [sp, #32]
  406fe0:	ldr	x1, [x0, #40]
  406fe4:	ldr	x0, [sp, #32]
  406fe8:	ldr	w0, [x0, #56]
  406fec:	mov	w2, w0
  406ff0:	ldr	x0, [sp, #40]
  406ff4:	bl	40e1c8 <ferror@plt+0xb858>
  406ff8:	ldr	x0, [sp, #40]
  406ffc:	ldr	x0, [x0]
  407000:	bl	4177fc <ferror@plt+0x14e8c>
  407004:	ldr	x0, [sp, #40]
  407008:	ldr	x0, [x0]
  40700c:	bl	41762c <ferror@plt+0x14cbc>
  407010:	nop
  407014:	ldp	x29, x30, [sp], #48
  407018:	ret
  40701c:	stp	x29, x30, [sp, #-64]!
  407020:	mov	x29, sp
  407024:	str	x0, [sp, #40]
  407028:	str	w1, [sp, #36]
  40702c:	str	w2, [sp, #32]
  407030:	str	w3, [sp, #28]
  407034:	ldr	w0, [sp, #36]
  407038:	cmp	w0, #0x0
  40703c:	b.lt	407060 <ferror@plt+0x46f0>  // b.tstop
  407040:	ldr	x0, [sp, #40]
  407044:	ldr	w0, [x0, #68]
  407048:	ldr	w1, [sp, #36]
  40704c:	cmp	w1, w0
  407050:	b.ge	407060 <ferror@plt+0x46f0>  // b.tcont
  407054:	ldr	w0, [sp, #32]
  407058:	cmp	w0, #0xd
  40705c:	b.le	407068 <ferror@plt+0x46f8>
  407060:	mov	w0, #0x0                   	// #0
  407064:	b	407284 <ferror@plt+0x4914>
  407068:	ldr	x0, [sp, #40]
  40706c:	ldr	x1, [x0, #72]
  407070:	ldrsw	x0, [sp, #36]
  407074:	lsl	x0, x0, #2
  407078:	add	x0, x1, x0
  40707c:	ldr	w0, [x0]
  407080:	str	w0, [sp, #60]
  407084:	ldr	w0, [sp, #28]
  407088:	cmp	w0, #0x0
  40708c:	b.eq	407264 <ferror@plt+0x48f4>  // b.none
  407090:	ldr	w0, [sp, #60]
  407094:	cmp	w0, #0x0
  407098:	b.ne	407104 <ferror@plt+0x4794>  // b.any
  40709c:	ldr	x0, [sp, #40]
  4070a0:	ldr	x2, [x0, #168]
  4070a4:	ldr	x0, [sp, #40]
  4070a8:	ldr	x0, [x0, #176]
  4070ac:	mov	x1, x0
  4070b0:	ldr	w0, [sp, #36]
  4070b4:	blr	x2
  4070b8:	cmp	w0, #0x0
  4070bc:	b.eq	4070e0 <ferror@plt+0x4770>  // b.none
  4070c0:	ldr	x0, [sp, #40]
  4070c4:	ldrb	w0, [x0, #64]
  4070c8:	cmp	w0, #0x0
  4070cc:	b.eq	4070d8 <ferror@plt+0x4768>  // b.none
  4070d0:	mov	w0, #0x4                   	// #4
  4070d4:	b	4070e4 <ferror@plt+0x4774>
  4070d8:	mov	w0, #0x6                   	// #6
  4070dc:	b	4070e4 <ferror@plt+0x4774>
  4070e0:	mov	w0, #0x1                   	// #1
  4070e4:	str	w0, [sp, #60]
  4070e8:	ldr	x0, [sp, #40]
  4070ec:	ldr	x1, [x0, #72]
  4070f0:	ldrsw	x0, [sp, #36]
  4070f4:	lsl	x0, x0, #2
  4070f8:	add	x0, x1, x0
  4070fc:	ldr	w1, [sp, #60]
  407100:	str	w1, [x0]
  407104:	ldr	x0, [sp, #40]
  407108:	ldr	w0, [x0, #88]
  40710c:	sub	w0, w0, #0x1
  407110:	str	w0, [sp, #56]
  407114:	ldr	w0, [sp, #56]
  407118:	cmp	w0, #0x0
  40711c:	b.lt	40718c <ferror@plt+0x481c>  // b.tstop
  407120:	ldr	x0, [sp, #40]
  407124:	ldr	x2, [x0, #80]
  407128:	ldrsw	x1, [sp, #56]
  40712c:	mov	x0, x1
  407130:	lsl	x0, x0, #1
  407134:	add	x0, x0, x1
  407138:	lsl	x0, x0, #2
  40713c:	add	x0, x2, x0
  407140:	ldr	w0, [x0, #4]
  407144:	ldr	w1, [sp, #36]
  407148:	cmp	w1, w0
  40714c:	b.ne	40717c <ferror@plt+0x480c>  // b.any
  407150:	ldr	x0, [sp, #40]
  407154:	ldr	x2, [x0, #80]
  407158:	ldrsw	x1, [sp, #56]
  40715c:	mov	x0, x1
  407160:	lsl	x0, x0, #1
  407164:	add	x0, x0, x1
  407168:	lsl	x0, x0, #2
  40716c:	add	x0, x2, x0
  407170:	ldr	w0, [x0, #8]
  407174:	str	w0, [sp, #60]
  407178:	b	40718c <ferror@plt+0x481c>
  40717c:	ldr	w0, [sp, #56]
  407180:	sub	w0, w0, #0x1
  407184:	str	w0, [sp, #56]
  407188:	b	407114 <ferror@plt+0x47a4>
  40718c:	ldr	x0, [sp, #40]
  407190:	ldr	w0, [x0, #88]
  407194:	str	w0, [sp, #56]
  407198:	ldr	x0, [sp, #40]
  40719c:	ldr	x2, [x0, #80]
  4071a0:	ldr	w0, [sp, #56]
  4071a4:	add	w0, w0, #0x1
  4071a8:	sxtw	x1, w0
  4071ac:	mov	x0, x1
  4071b0:	lsl	x0, x0, #1
  4071b4:	add	x0, x0, x1
  4071b8:	lsl	x0, x0, #2
  4071bc:	mov	x1, x0
  4071c0:	mov	x0, x2
  4071c4:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  4071c8:	mov	x1, x0
  4071cc:	ldr	x0, [sp, #40]
  4071d0:	str	x1, [x0, #80]
  4071d4:	ldr	x0, [sp, #40]
  4071d8:	ldr	x2, [x0, #80]
  4071dc:	ldrsw	x1, [sp, #56]
  4071e0:	mov	x0, x1
  4071e4:	lsl	x0, x0, #1
  4071e8:	add	x0, x0, x1
  4071ec:	lsl	x0, x0, #2
  4071f0:	add	x0, x2, x0
  4071f4:	ldr	w1, [sp, #28]
  4071f8:	str	w1, [x0]
  4071fc:	ldr	x0, [sp, #40]
  407200:	ldr	x2, [x0, #80]
  407204:	ldrsw	x1, [sp, #56]
  407208:	mov	x0, x1
  40720c:	lsl	x0, x0, #1
  407210:	add	x0, x0, x1
  407214:	lsl	x0, x0, #2
  407218:	add	x0, x2, x0
  40721c:	ldr	w1, [sp, #36]
  407220:	str	w1, [x0, #4]
  407224:	ldr	x0, [sp, #40]
  407228:	ldr	x2, [x0, #80]
  40722c:	ldrsw	x1, [sp, #56]
  407230:	mov	x0, x1
  407234:	lsl	x0, x0, #1
  407238:	add	x0, x0, x1
  40723c:	lsl	x0, x0, #2
  407240:	add	x0, x2, x0
  407244:	ldr	w1, [sp, #32]
  407248:	str	w1, [x0, #8]
  40724c:	ldr	x0, [sp, #40]
  407250:	ldr	w0, [x0, #88]
  407254:	add	w1, w0, #0x1
  407258:	ldr	x0, [sp, #40]
  40725c:	str	w1, [x0, #88]
  407260:	b	407280 <ferror@plt+0x4910>
  407264:	ldr	x0, [sp, #40]
  407268:	ldr	x1, [x0, #72]
  40726c:	ldrsw	x0, [sp, #36]
  407270:	lsl	x0, x0, #2
  407274:	add	x0, x1, x0
  407278:	ldr	w1, [sp, #32]
  40727c:	str	w1, [x0]
  407280:	ldr	w0, [sp, #60]
  407284:	ldp	x29, x30, [sp], #64
  407288:	ret
  40728c:	stp	x29, x30, [sp, #-32]!
  407290:	mov	x29, sp
  407294:	str	x0, [sp, #24]
  407298:	str	w1, [sp, #20]
  40729c:	ldr	x0, [sp, #24]
  4072a0:	ldr	x2, [x0, #96]
  4072a4:	ldr	x0, [sp, #24]
  4072a8:	ldr	w0, [x0, #104]
  4072ac:	add	w0, w0, #0x1
  4072b0:	sxtw	x0, w0
  4072b4:	lsl	x0, x0, #2
  4072b8:	mov	x1, x0
  4072bc:	mov	x0, x2
  4072c0:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  4072c4:	mov	x1, x0
  4072c8:	ldr	x0, [sp, #24]
  4072cc:	str	x1, [x0, #96]
  4072d0:	ldr	x0, [sp, #24]
  4072d4:	ldr	x1, [x0, #96]
  4072d8:	ldr	x0, [sp, #24]
  4072dc:	ldr	w0, [x0, #104]
  4072e0:	add	w3, w0, #0x1
  4072e4:	ldr	x2, [sp, #24]
  4072e8:	str	w3, [x2, #104]
  4072ec:	sxtw	x0, w0
  4072f0:	lsl	x0, x0, #2
  4072f4:	add	x0, x1, x0
  4072f8:	ldr	x1, [sp, #24]
  4072fc:	ldr	w1, [x1, #88]
  407300:	str	w1, [x0]
  407304:	nop
  407308:	ldp	x29, x30, [sp], #32
  40730c:	ret
  407310:	stp	x29, x30, [sp, #-48]!
  407314:	mov	x29, sp
  407318:	str	x0, [sp, #24]
  40731c:	str	w1, [sp, #20]
  407320:	ldr	x0, [sp, #24]
  407324:	ldr	w0, [x0, #104]
  407328:	cmp	w0, #0x0
  40732c:	b.eq	40736c <ferror@plt+0x49fc>  // b.none
  407330:	ldr	x0, [sp, #24]
  407334:	ldr	x1, [x0, #96]
  407338:	ldr	x0, [sp, #24]
  40733c:	ldr	w0, [x0, #104]
  407340:	sub	w2, w0, #0x1
  407344:	ldr	x0, [sp, #24]
  407348:	str	w2, [x0, #104]
  40734c:	ldr	x0, [sp, #24]
  407350:	ldr	w0, [x0, #104]
  407354:	sxtw	x0, w0
  407358:	lsl	x0, x0, #2
  40735c:	add	x0, x1, x0
  407360:	ldr	w0, [x0]
  407364:	str	w0, [sp, #44]
  407368:	b	407370 <ferror@plt+0x4a00>
  40736c:	str	wzr, [sp, #44]
  407370:	ldr	x0, [sp, #24]
  407374:	ldr	w0, [x0, #88]
  407378:	str	w0, [sp, #40]
  40737c:	ldr	x0, [sp, #24]
  407380:	ldr	x2, [x0, #80]
  407384:	ldr	w0, [sp, #40]
  407388:	add	w0, w0, #0x1
  40738c:	sxtw	x1, w0
  407390:	mov	x0, x1
  407394:	lsl	x0, x0, #1
  407398:	add	x0, x0, x1
  40739c:	lsl	x0, x0, #2
  4073a0:	mov	x1, x0
  4073a4:	mov	x0, x2
  4073a8:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  4073ac:	mov	x1, x0
  4073b0:	ldr	x0, [sp, #24]
  4073b4:	str	x1, [x0, #80]
  4073b8:	ldr	x0, [sp, #24]
  4073bc:	ldr	x2, [x0, #80]
  4073c0:	ldrsw	x1, [sp, #40]
  4073c4:	mov	x0, x1
  4073c8:	lsl	x0, x0, #1
  4073cc:	add	x0, x0, x1
  4073d0:	lsl	x0, x0, #2
  4073d4:	add	x0, x2, x0
  4073d8:	ldr	w1, [sp, #20]
  4073dc:	str	w1, [x0]
  4073e0:	ldr	x0, [sp, #24]
  4073e4:	ldr	x2, [x0, #80]
  4073e8:	ldrsw	x1, [sp, #40]
  4073ec:	mov	x0, x1
  4073f0:	lsl	x0, x0, #1
  4073f4:	add	x0, x0, x1
  4073f8:	lsl	x0, x0, #2
  4073fc:	add	x0, x2, x0
  407400:	ldr	w1, [sp, #44]
  407404:	str	w1, [x0, #4]
  407408:	ldr	x0, [sp, #24]
  40740c:	ldr	x2, [x0, #80]
  407410:	ldrsw	x1, [sp, #40]
  407414:	mov	x0, x1
  407418:	lsl	x0, x0, #1
  40741c:	add	x0, x0, x1
  407420:	lsl	x0, x0, #2
  407424:	add	x0, x2, x0
  407428:	mov	w1, #0xf                   	// #15
  40742c:	str	w1, [x0, #8]
  407430:	ldr	x0, [sp, #24]
  407434:	ldr	w0, [x0, #88]
  407438:	add	w1, w0, #0x1
  40743c:	ldr	x0, [sp, #24]
  407440:	str	w1, [x0, #88]
  407444:	nop
  407448:	ldp	x29, x30, [sp], #48
  40744c:	ret
  407450:	stp	x29, x30, [sp, #-48]!
  407454:	mov	x29, sp
  407458:	str	x0, [sp, #24]
  40745c:	str	x1, [sp, #16]
  407460:	ldr	x0, [sp, #24]
  407464:	cmp	x0, #0x0
  407468:	b.ne	407484 <ferror@plt+0x4b14>  // b.any
  40746c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407470:	add	x2, x0, #0x5b0
  407474:	mov	w1, #0x2f5                 	// #757
  407478:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40747c:	add	x0, x0, #0x118
  407480:	bl	4099a4 <ferror@plt+0x7034>
  407484:	ldr	x0, [sp, #16]
  407488:	cmp	x0, #0x0
  40748c:	b.ne	4074a8 <ferror@plt+0x4b38>  // b.any
  407490:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407494:	add	x2, x0, #0x5b0
  407498:	mov	w1, #0x2f6                 	// #758
  40749c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4074a0:	add	x0, x0, #0x118
  4074a4:	bl	4099a4 <ferror@plt+0x7034>
  4074a8:	mov	w1, #0x22                  	// #34
  4074ac:	ldr	x0, [sp, #24]
  4074b0:	bl	417d58 <ferror@plt+0x153e8>
  4074b4:	ldr	x0, [sp, #16]
  4074b8:	str	x0, [sp, #40]
  4074bc:	ldr	x0, [sp, #40]
  4074c0:	ldrb	w0, [x0]
  4074c4:	cmp	w0, #0x0
  4074c8:	b.eq	4075f8 <ferror@plt+0x4c88>  // b.none
  4074cc:	ldr	x0, [sp, #40]
  4074d0:	ldrb	w0, [x0]
  4074d4:	cmp	w0, #0x5c
  4074d8:	b.eq	407508 <ferror@plt+0x4b98>  // b.none
  4074dc:	cmp	w0, #0x5c
  4074e0:	b.gt	407558 <ferror@plt+0x4be8>
  4074e4:	cmp	w0, #0x22
  4074e8:	b.eq	407544 <ferror@plt+0x4bd4>  // b.none
  4074ec:	cmp	w0, #0x22
  4074f0:	b.gt	407558 <ferror@plt+0x4be8>
  4074f4:	cmp	w0, #0x9
  4074f8:	b.eq	40751c <ferror@plt+0x4bac>  // b.none
  4074fc:	cmp	w0, #0xa
  407500:	b.eq	407530 <ferror@plt+0x4bc0>  // b.none
  407504:	b	407558 <ferror@plt+0x4be8>
  407508:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40750c:	add	x1, x0, #0x5c8
  407510:	ldr	x0, [sp, #24]
  407514:	bl	417e58 <ferror@plt+0x154e8>
  407518:	b	4075e8 <ferror@plt+0x4c78>
  40751c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407520:	add	x1, x0, #0x5d0
  407524:	ldr	x0, [sp, #24]
  407528:	bl	417e58 <ferror@plt+0x154e8>
  40752c:	b	4075e8 <ferror@plt+0x4c78>
  407530:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407534:	add	x1, x0, #0x5d8
  407538:	ldr	x0, [sp, #24]
  40753c:	bl	417e58 <ferror@plt+0x154e8>
  407540:	b	4075e8 <ferror@plt+0x4c78>
  407544:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407548:	add	x1, x0, #0x5e0
  40754c:	ldr	x0, [sp, #24]
  407550:	bl	417e58 <ferror@plt+0x154e8>
  407554:	b	4075e8 <ferror@plt+0x4c78>
  407558:	ldr	x0, [sp, #40]
  40755c:	ldrb	w0, [x0]
  407560:	mov	w1, w0
  407564:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  407568:	add	x0, x0, #0x498
  40756c:	sxtw	x1, w1
  407570:	ldrh	w0, [x0, x1, lsl #1]
  407574:	and	w0, w0, #0x10
  407578:	cmp	w0, #0x0
  40757c:	b.eq	407598 <ferror@plt+0x4c28>  // b.none
  407580:	ldr	x0, [sp, #40]
  407584:	ldrb	w0, [x0]
  407588:	mov	w1, w0
  40758c:	ldr	x0, [sp, #24]
  407590:	bl	417d58 <ferror@plt+0x153e8>
  407594:	b	4075e4 <ferror@plt+0x4c74>
  407598:	ldr	x0, [sp, #40]
  40759c:	ldrb	w0, [x0]
  4075a0:	strb	w0, [sp, #39]
  4075a4:	ldrb	w0, [sp, #39]
  4075a8:	lsr	w0, w0, #6
  4075ac:	and	w0, w0, #0xff
  4075b0:	mov	w2, w0
  4075b4:	ldrb	w0, [sp, #39]
  4075b8:	lsr	w0, w0, #3
  4075bc:	and	w0, w0, #0xff
  4075c0:	and	w1, w0, #0x7
  4075c4:	ldrb	w0, [sp, #39]
  4075c8:	and	w0, w0, #0x7
  4075cc:	mov	w4, w0
  4075d0:	mov	w3, w1
  4075d4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4075d8:	add	x1, x0, #0x5e8
  4075dc:	ldr	x0, [sp, #24]
  4075e0:	bl	417b6c <ferror@plt+0x151fc>
  4075e4:	nop
  4075e8:	ldr	x0, [sp, #40]
  4075ec:	add	x0, x0, #0x1
  4075f0:	str	x0, [sp, #40]
  4075f4:	b	4074bc <ferror@plt+0x4b4c>
  4075f8:	mov	w1, #0x22                  	// #34
  4075fc:	ldr	x0, [sp, #24]
  407600:	bl	417d58 <ferror@plt+0x153e8>
  407604:	nop
  407608:	ldp	x29, x30, [sp], #48
  40760c:	ret
  407610:	stp	x29, x30, [sp, #-128]!
  407614:	mov	x29, sp
  407618:	str	x0, [sp, #24]
  40761c:	str	x1, [sp, #16]
  407620:	ldr	x0, [sp, #24]
  407624:	cmp	x0, #0x0
  407628:	b.ne	407644 <ferror@plt+0x4cd4>  // b.any
  40762c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407630:	add	x2, x0, #0x5f0
  407634:	mov	w1, #0x322                 	// #802
  407638:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40763c:	add	x0, x0, #0x118
  407640:	bl	4099a4 <ferror@plt+0x7034>
  407644:	ldr	x0, [sp, #16]
  407648:	cmp	x0, #0x0
  40764c:	b.ne	407668 <ferror@plt+0x4cf8>  // b.any
  407650:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407654:	add	x2, x0, #0x5f0
  407658:	mov	w1, #0x323                 	// #803
  40765c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407660:	add	x0, x0, #0x118
  407664:	bl	4099a4 <ferror@plt+0x7034>
  407668:	str	wzr, [sp, #124]
  40766c:	ldr	x0, [sp, #16]
  407670:	bl	409be4 <ferror@plt+0x7274>
  407674:	mov	w1, w0
  407678:	ldr	w0, [sp, #124]
  40767c:	cmp	w0, w1
  407680:	cset	w0, cc  // cc = lo, ul, last
  407684:	and	w0, w0, #0xff
  407688:	cmp	w0, #0x0
  40768c:	b.eq	407758 <ferror@plt+0x4de8>  // b.none
  407690:	ldr	w0, [sp, #124]
  407694:	mov	w1, w0
  407698:	ldr	x0, [sp, #16]
  40769c:	bl	409c04 <ferror@plt+0x7294>
  4076a0:	str	x0, [sp, #112]
  4076a4:	ldr	x0, [sp, #112]
  4076a8:	bl	409c50 <ferror@plt+0x72e0>
  4076ac:	str	w0, [sp, #108]
  4076b0:	add	x0, sp, #0x28
  4076b4:	mov	x8, x0
  4076b8:	ldr	w0, [sp, #108]
  4076bc:	bl	41e610 <ferror@plt+0x1bca0>
  4076c0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4076c4:	add	x1, x0, #0x608
  4076c8:	ldr	x0, [sp, #24]
  4076cc:	bl	417e58 <ferror@plt+0x154e8>
  4076d0:	ldr	x0, [sp, #40]
  4076d4:	mov	x1, x0
  4076d8:	ldr	x0, [sp, #24]
  4076dc:	bl	407450 <ferror@plt+0x4ae0>
  4076e0:	ldr	x0, [sp, #112]
  4076e4:	bl	409c68 <ferror@plt+0x72f8>
  4076e8:	str	w0, [sp, #104]
  4076ec:	add	x0, sp, #0x48
  4076f0:	mov	x8, x0
  4076f4:	ldr	w0, [sp, #104]
  4076f8:	bl	41e610 <ferror@plt+0x1bca0>
  4076fc:	ldr	w0, [sp, #48]
  407700:	ldr	w1, [sp, #52]
  407704:	ldr	w2, [sp, #80]
  407708:	ldr	w3, [sp, #84]
  40770c:	mov	w5, w3
  407710:	mov	w4, w2
  407714:	mov	w3, w1
  407718:	mov	w2, w0
  40771c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407720:	add	x1, x0, #0x610
  407724:	ldr	x0, [sp, #24]
  407728:	bl	417b6c <ferror@plt+0x151fc>
  40772c:	ldr	x0, [sp, #112]
  407730:	bl	409c80 <ferror@plt+0x7310>
  407734:	mov	x1, x0
  407738:	ldr	x0, [sp, #24]
  40773c:	bl	407450 <ferror@plt+0x4ae0>
  407740:	ldr	x0, [sp, #24]
  407744:	bl	417cc4 <ferror@plt+0x15354>
  407748:	ldr	w0, [sp, #124]
  40774c:	add	w0, w0, #0x1
  407750:	str	w0, [sp, #124]
  407754:	b	40766c <ferror@plt+0x4cfc>
  407758:	nop
  40775c:	ldp	x29, x30, [sp], #128
  407760:	ret
  407764:	stp	x29, x30, [sp, #-48]!
  407768:	mov	x29, sp
  40776c:	str	x0, [sp, #24]
  407770:	str	x1, [sp, #16]
  407774:	str	wzr, [sp, #44]
  407778:	ldr	x0, [sp, #24]
  40777c:	ldr	w0, [x0, #88]
  407780:	cmp	w0, #0x0
  407784:	b.le	4078f8 <ferror@plt+0x4f88>
  407788:	mov	w1, #0x0                   	// #0
  40778c:	ldr	x0, [sp, #16]
  407790:	bl	405c64 <ferror@plt+0x32f4>
  407794:	str	w0, [sp, #36]
  407798:	ldr	x0, [sp, #24]
  40779c:	ldr	w0, [x0, #88]
  4077a0:	sub	w0, w0, #0x1
  4077a4:	str	w0, [sp, #40]
  4077a8:	ldr	w0, [sp, #40]
  4077ac:	cmp	w0, #0x0
  4077b0:	b.lt	4078f8 <ferror@plt+0x4f88>  // b.tstop
  4077b4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4077b8:	add	x0, x0, #0x9e8
  4077bc:	ldr	x3, [x0]
  4077c0:	ldr	x0, [sp, #24]
  4077c4:	ldr	x2, [x0, #80]
  4077c8:	ldrsw	x1, [sp, #40]
  4077cc:	mov	x0, x1
  4077d0:	lsl	x0, x0, #1
  4077d4:	add	x0, x0, x1
  4077d8:	lsl	x0, x0, #2
  4077dc:	add	x0, x2, x0
  4077e0:	ldr	w0, [x0]
  4077e4:	ldr	w2, [sp, #36]
  4077e8:	mov	w1, w0
  4077ec:	mov	x0, x3
  4077f0:	bl	409bac <ferror@plt+0x723c>
  4077f4:	and	w0, w0, #0xff
  4077f8:	cmp	w0, #0x0
  4077fc:	b.eq	4078e4 <ferror@plt+0x4f74>  // b.none
  407800:	ldr	x0, [sp, #24]
  407804:	ldr	x2, [x0, #80]
  407808:	ldrsw	x1, [sp, #40]
  40780c:	mov	x0, x1
  407810:	lsl	x0, x0, #1
  407814:	add	x0, x0, x1
  407818:	lsl	x0, x0, #2
  40781c:	add	x0, x2, x0
  407820:	ldr	w0, [x0, #8]
  407824:	cmp	w0, #0xf
  407828:	b.ne	407858 <ferror@plt+0x4ee8>  // b.any
  40782c:	ldr	x0, [sp, #24]
  407830:	ldr	x2, [x0, #80]
  407834:	ldrsw	x1, [sp, #40]
  407838:	mov	x0, x1
  40783c:	lsl	x0, x0, #1
  407840:	add	x0, x0, x1
  407844:	lsl	x0, x0, #2
  407848:	add	x0, x2, x0
  40784c:	ldr	w0, [x0, #4]
  407850:	str	w0, [sp, #40]
  407854:	b	4078e4 <ferror@plt+0x4f74>
  407858:	ldr	x0, [sp, #24]
  40785c:	ldr	x2, [x0, #80]
  407860:	ldrsw	x1, [sp, #40]
  407864:	mov	x0, x1
  407868:	lsl	x0, x0, #1
  40786c:	add	x0, x0, x1
  407870:	lsl	x0, x0, #2
  407874:	add	x0, x2, x0
  407878:	ldr	w0, [x0, #4]
  40787c:	str	w0, [sp, #32]
  407880:	ldr	w0, [sp, #32]
  407884:	cmp	w0, #0x0
  407888:	b.eq	4078a0 <ferror@plt+0x4f30>  // b.none
  40788c:	ldr	x0, [sp, #16]
  407890:	ldr	w0, [x0, #60]
  407894:	ldr	w1, [sp, #32]
  407898:	cmp	w1, w0
  40789c:	b.ne	4078e4 <ferror@plt+0x4f74>  // b.any
  4078a0:	ldr	x0, [sp, #24]
  4078a4:	ldr	x2, [x0, #80]
  4078a8:	ldrsw	x1, [sp, #40]
  4078ac:	mov	x0, x1
  4078b0:	lsl	x0, x0, #1
  4078b4:	add	x0, x0, x1
  4078b8:	lsl	x0, x0, #2
  4078bc:	add	x0, x2, x0
  4078c0:	ldr	w0, [x0, #8]
  4078c4:	str	w0, [sp, #44]
  4078c8:	ldr	w0, [sp, #44]
  4078cc:	cmp	w0, #0x0
  4078d0:	b.eq	4078f4 <ferror@plt+0x4f84>  // b.none
  4078d4:	ldr	x0, [sp, #16]
  4078d8:	ldr	w1, [sp, #44]
  4078dc:	str	w1, [x0, #56]
  4078e0:	b	4078f4 <ferror@plt+0x4f84>
  4078e4:	ldr	w0, [sp, #40]
  4078e8:	sub	w0, w0, #0x1
  4078ec:	str	w0, [sp, #40]
  4078f0:	b	4077a8 <ferror@plt+0x4e38>
  4078f4:	nop
  4078f8:	ldr	w0, [sp, #44]
  4078fc:	ldp	x29, x30, [sp], #48
  407900:	ret
  407904:	stp	x29, x30, [sp, #-64]!
  407908:	mov	x29, sp
  40790c:	str	x0, [sp, #40]
  407910:	str	x1, [sp, #32]
  407914:	str	w2, [sp, #28]
  407918:	ldr	x0, [sp, #40]
  40791c:	ldr	x4, [x0, #184]
  407920:	ldr	x0, [sp, #32]
  407924:	ldr	w1, [x0, #60]
  407928:	ldr	x0, [sp, #32]
  40792c:	ldr	w0, [x0, #56]
  407930:	mov	w3, w0
  407934:	ldr	w2, [sp, #28]
  407938:	ldr	x0, [sp, #40]
  40793c:	blr	x4
  407940:	str	x0, [sp, #56]
  407944:	ldr	x0, [sp, #56]
  407948:	cmp	x0, #0x0
  40794c:	b.eq	4079e0 <ferror@plt+0x5070>  // b.none
  407950:	ldr	x0, [sp, #40]
  407954:	ldr	x0, [x0]
  407958:	str	x0, [sp, #48]
  40795c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407960:	add	x1, x0, #0x620
  407964:	ldr	x0, [sp, #48]
  407968:	bl	417e58 <ferror@plt+0x154e8>
  40796c:	ldr	x0, [sp, #48]
  407970:	ldrb	w2, [x0, #67]
  407974:	ldr	x0, [sp, #32]
  407978:	ldr	w0, [x0, #56]
  40797c:	mov	w1, w0
  407980:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407984:	add	x0, x0, #0x160
  407988:	sxtw	x1, w1
  40798c:	ldr	x0, [x0, x1, lsl #3]
  407990:	mov	x1, x0
  407994:	mov	w0, w2
  407998:	bl	409c98 <ferror@plt+0x7328>
  40799c:	mov	x1, x0
  4079a0:	ldr	x0, [sp, #48]
  4079a4:	bl	417e58 <ferror@plt+0x154e8>
  4079a8:	ldr	x1, [sp, #56]
  4079ac:	ldr	x0, [sp, #48]
  4079b0:	bl	417e58 <ferror@plt+0x154e8>
  4079b4:	ldr	x0, [sp, #48]
  4079b8:	ldrb	w0, [x0, #67]
  4079bc:	bl	40a030 <ferror@plt+0x76c0>
  4079c0:	mov	x1, x0
  4079c4:	ldr	x0, [sp, #48]
  4079c8:	bl	417e58 <ferror@plt+0x154e8>
  4079cc:	mov	w1, #0x5d                  	// #93
  4079d0:	ldr	x0, [sp, #48]
  4079d4:	bl	417d58 <ferror@plt+0x153e8>
  4079d8:	ldr	x0, [sp, #56]
  4079dc:	bl	402730 <free@plt>
  4079e0:	nop
  4079e4:	ldp	x29, x30, [sp], #64
  4079e8:	ret
  4079ec:	stp	x29, x30, [sp, #-80]!
  4079f0:	mov	x29, sp
  4079f4:	str	x0, [sp, #24]
  4079f8:	str	x1, [sp, #16]
  4079fc:	mov	w1, #0x0                   	// #0
  407a00:	ldr	x0, [sp, #16]
  407a04:	bl	405c64 <ferror@plt+0x32f4>
  407a08:	str	w0, [sp, #72]
  407a0c:	ldr	x0, [sp, #16]
  407a10:	ldr	w0, [x0, #56]
  407a14:	str	w0, [sp, #76]
  407a18:	ldr	x0, [sp, #16]
  407a1c:	ldr	w0, [x0, #56]
  407a20:	cmp	w0, #0x6
  407a24:	b.eq	407a38 <ferror@plt+0x50c8>  // b.none
  407a28:	ldr	x0, [sp, #16]
  407a2c:	ldr	w0, [x0, #56]
  407a30:	cmp	w0, #0xa
  407a34:	b.ne	407a78 <ferror@plt+0x5108>  // b.any
  407a38:	ldr	x0, [sp, #24]
  407a3c:	ldrb	w0, [x0, #129]
  407a40:	cmp	w0, #0x0
  407a44:	b.ne	407a70 <ferror@plt+0x5100>  // b.any
  407a48:	ldr	w0, [sp, #72]
  407a4c:	bl	405c3c <ferror@plt+0x32cc>
  407a50:	cmp	w0, #0x0
  407a54:	b.eq	407a78 <ferror@plt+0x5108>  // b.none
  407a58:	ldr	x0, [sp, #24]
  407a5c:	ldrb	w0, [x0, #130]
  407a60:	eor	w0, w0, #0x1
  407a64:	and	w0, w0, #0xff
  407a68:	cmp	w0, #0x0
  407a6c:	b.eq	407a78 <ferror@plt+0x5108>  // b.none
  407a70:	mov	w0, #0x1                   	// #1
  407a74:	b	407a7c <ferror@plt+0x510c>
  407a78:	mov	w0, #0x0                   	// #0
  407a7c:	cmp	w0, #0x0
  407a80:	b.eq	407a8c <ferror@plt+0x511c>  // b.none
  407a84:	mov	w0, #0x0                   	// #0
  407a88:	b	407f54 <ferror@plt+0x55e4>
  407a8c:	ldr	x0, [sp, #16]
  407a90:	ldr	w0, [x0, #56]
  407a94:	cmp	w0, #0xa
  407a98:	b.ne	407acc <ferror@plt+0x515c>  // b.any
  407a9c:	ldr	x0, [sp, #24]
  407aa0:	ldrb	w0, [x0, #122]
  407aa4:	cmp	w0, #0x0
  407aa8:	b.eq	407ab4 <ferror@plt+0x5144>  // b.none
  407aac:	mov	w0, #0x4                   	// #4
  407ab0:	b	407ab8 <ferror@plt+0x5148>
  407ab4:	mov	w0, #0x6                   	// #6
  407ab8:	ldr	x1, [sp, #16]
  407abc:	str	w0, [x1, #56]
  407ac0:	ldr	x0, [sp, #16]
  407ac4:	ldr	w0, [x0, #56]
  407ac8:	str	w0, [sp, #76]
  407acc:	ldr	x0, [sp, #16]
  407ad0:	ldr	w0, [x0, #56]
  407ad4:	cmp	w0, #0x8
  407ad8:	b.ne	407af4 <ferror@plt+0x5184>  // b.any
  407adc:	ldr	x0, [sp, #24]
  407ae0:	ldrb	w0, [x0, #220]
  407ae4:	cmp	w0, #0x0
  407ae8:	b.eq	407af4 <ferror@plt+0x5184>  // b.none
  407aec:	mov	w0, #0x0                   	// #0
  407af0:	b	407f54 <ferror@plt+0x55e4>
  407af4:	ldr	x0, [sp, #24]
  407af8:	ldr	w0, [x0, #216]
  407afc:	cmp	w0, #0x0
  407b00:	b.le	407b4c <ferror@plt+0x51dc>
  407b04:	ldr	x0, [sp, #16]
  407b08:	ldr	w0, [x0, #56]
  407b0c:	cmp	w0, #0x3
  407b10:	b.eq	407b24 <ferror@plt+0x51b4>  // b.none
  407b14:	ldr	x0, [sp, #16]
  407b18:	ldr	w0, [x0, #56]
  407b1c:	cmp	w0, #0xd
  407b20:	b.ne	407b44 <ferror@plt+0x51d4>  // b.any
  407b24:	ldr	x0, [sp, #24]
  407b28:	ldr	w0, [x0, #216]
  407b2c:	cmp	w0, #0x1
  407b30:	b.ne	407b44 <ferror@plt+0x51d4>  // b.any
  407b34:	ldr	x0, [sp, #24]
  407b38:	ldr	x0, [x0]
  407b3c:	bl	417ffc <ferror@plt+0x1568c>
  407b40:	b	407b4c <ferror@plt+0x51dc>
  407b44:	ldr	x0, [sp, #24]
  407b48:	bl	409950 <ferror@plt+0x6fe0>
  407b4c:	ldr	x0, [sp, #24]
  407b50:	ldrb	w0, [x0, #64]
  407b54:	cmp	w0, #0x0
  407b58:	b.eq	407b78 <ferror@plt+0x5208>  // b.none
  407b5c:	ldr	x0, [sp, #16]
  407b60:	ldr	w0, [x0, #56]
  407b64:	cmp	w0, #0x6
  407b68:	b.ne	407b78 <ferror@plt+0x5208>  // b.any
  407b6c:	ldr	x0, [sp, #16]
  407b70:	mov	w1, #0x4                   	// #4
  407b74:	str	w1, [x0, #56]
  407b78:	ldr	x0, [sp, #16]
  407b7c:	ldr	w0, [x0, #60]
  407b80:	cmp	w0, #0x0
  407b84:	b.eq	407c64 <ferror@plt+0x52f4>  // b.none
  407b88:	ldr	x0, [sp, #16]
  407b8c:	ldr	w1, [x0, #60]
  407b90:	ldr	x0, [sp, #24]
  407b94:	ldr	w0, [x0, #124]
  407b98:	cmp	w1, w0
  407b9c:	b.eq	407c64 <ferror@plt+0x52f4>  // b.none
  407ba0:	ldr	x0, [sp, #24]
  407ba4:	ldr	x2, [x0, #168]
  407ba8:	ldr	x0, [sp, #16]
  407bac:	ldr	w3, [x0, #60]
  407bb0:	ldr	x0, [sp, #24]
  407bb4:	ldr	x0, [x0, #176]
  407bb8:	mov	x1, x0
  407bbc:	mov	w0, w3
  407bc0:	blr	x2
  407bc4:	cmp	w0, #0x0
  407bc8:	cset	w0, eq  // eq = none
  407bcc:	and	w0, w0, #0xff
  407bd0:	cmp	w0, #0x0
  407bd4:	b.eq	407be0 <ferror@plt+0x5270>  // b.none
  407bd8:	mov	w0, #0x0                   	// #0
  407bdc:	b	407f54 <ferror@plt+0x55e4>
  407be0:	ldr	x1, [sp, #16]
  407be4:	ldr	x0, [sp, #24]
  407be8:	bl	407764 <ferror@plt+0x4df4>
  407bec:	str	w0, [sp, #68]
  407bf0:	ldr	w0, [sp, #68]
  407bf4:	cmp	w0, #0x0
  407bf8:	b.ne	407c4c <ferror@plt+0x52dc>  // b.any
  407bfc:	ldr	x0, [sp, #24]
  407c00:	ldr	x1, [x0, #72]
  407c04:	ldr	x0, [sp, #16]
  407c08:	ldr	w0, [x0, #60]
  407c0c:	sxtw	x0, w0
  407c10:	lsl	x0, x0, #2
  407c14:	add	x0, x1, x0
  407c18:	ldr	w0, [x0]
  407c1c:	cmp	w0, #0x0
  407c20:	b.eq	407c4c <ferror@plt+0x52dc>  // b.none
  407c24:	ldr	x0, [sp, #24]
  407c28:	ldr	x1, [x0, #72]
  407c2c:	ldr	x0, [sp, #16]
  407c30:	ldr	w0, [x0, #60]
  407c34:	sxtw	x0, w0
  407c38:	lsl	x0, x0, #2
  407c3c:	add	x0, x1, x0
  407c40:	ldr	w1, [x0]
  407c44:	ldr	x0, [sp, #16]
  407c48:	str	w1, [x0, #56]
  407c4c:	ldr	x0, [sp, #16]
  407c50:	ldr	w0, [x0, #56]
  407c54:	cmp	w0, #0x1
  407c58:	b.ne	407c64 <ferror@plt+0x52f4>  // b.any
  407c5c:	mov	w0, #0x0                   	// #0
  407c60:	b	407f54 <ferror@plt+0x55e4>
  407c64:	ldr	x0, [sp, #16]
  407c68:	ldr	w0, [x0, #56]
  407c6c:	cmp	w0, #0x8
  407c70:	b.eq	407c80 <ferror@plt+0x5310>  // b.none
  407c74:	mov	w1, #0x0                   	// #0
  407c78:	ldr	x0, [sp, #24]
  407c7c:	bl	4069cc <ferror@plt+0x405c>
  407c80:	ldr	x0, [sp, #24]
  407c84:	ldr	w0, [x0, #216]
  407c88:	add	w1, w0, #0x1
  407c8c:	ldr	x0, [sp, #24]
  407c90:	str	w1, [x0, #216]
  407c94:	ldr	x0, [sp, #16]
  407c98:	ldr	w0, [x0, #56]
  407c9c:	cmp	w0, #0x3
  407ca0:	b.eq	407cb4 <ferror@plt+0x5344>  // b.none
  407ca4:	ldr	x0, [sp, #16]
  407ca8:	ldr	w0, [x0, #56]
  407cac:	cmp	w0, #0xd
  407cb0:	b.ne	407d74 <ferror@plt+0x5404>  // b.any
  407cb4:	ldr	x0, [sp, #24]
  407cb8:	ldr	w0, [x0, #24]
  407cbc:	cmp	w0, #0x0
  407cc0:	b.gt	407cd4 <ferror@plt+0x5364>
  407cc4:	ldr	x0, [sp, #24]
  407cc8:	ldr	w0, [x0, #28]
  407ccc:	cmp	w0, #0x0
  407cd0:	b.le	407d40 <ferror@plt+0x53d0>
  407cd4:	ldr	x0, [sp, #24]
  407cd8:	ldrb	w0, [x0, #120]
  407cdc:	eor	w0, w0, #0x1
  407ce0:	and	w0, w0, #0xff
  407ce4:	cmp	w0, #0x0
  407ce8:	b.eq	407d40 <ferror@plt+0x53d0>  // b.none
  407cec:	mov	w1, #0x0                   	// #0
  407cf0:	ldr	x0, [sp, #16]
  407cf4:	bl	405c64 <ferror@plt+0x32f4>
  407cf8:	mov	w1, w0
  407cfc:	add	x0, sp, #0x20
  407d00:	mov	x8, x0
  407d04:	mov	w0, w1
  407d08:	bl	41e610 <ferror@plt+0x1bca0>
  407d0c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  407d10:	add	x0, x0, #0x7a8
  407d14:	ldr	x4, [x0]
  407d18:	ldr	x0, [sp, #32]
  407d1c:	ldr	w1, [sp, #40]
  407d20:	mov	w3, w1
  407d24:	mov	x2, x0
  407d28:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407d2c:	add	x1, x0, #0x628
  407d30:	mov	x0, x4
  407d34:	bl	40989c <ferror@plt+0x6f2c>
  407d38:	mov	w0, #0x4                   	// #4
  407d3c:	bl	402360 <exit@plt>
  407d40:	ldr	x0, [sp, #24]
  407d44:	ldr	x0, [x0, #160]
  407d48:	cmp	x0, #0x0
  407d4c:	b.eq	407d74 <ferror@plt+0x5404>  // b.none
  407d50:	ldr	x0, [sp, #24]
  407d54:	ldr	x3, [x0, #160]
  407d58:	ldr	x0, [sp, #16]
  407d5c:	ldr	x1, [x0]
  407d60:	ldr	x0, [sp, #16]
  407d64:	ldr	x0, [x0, #8]
  407d68:	mov	x2, x0
  407d6c:	ldr	x0, [sp, #24]
  407d70:	blr	x3
  407d74:	ldr	x0, [sp, #16]
  407d78:	ldr	w0, [x0, #56]
  407d7c:	cmp	w0, #0x4
  407d80:	b.ne	407da8 <ferror@plt+0x5438>  // b.any
  407d84:	ldr	w0, [sp, #76]
  407d88:	cmp	w0, #0x6
  407d8c:	b.ne	407da8 <ferror@plt+0x5438>  // b.any
  407d90:	ldr	x0, [sp, #24]
  407d94:	ldr	w0, [x0, #56]
  407d98:	add	w1, w0, #0x1
  407d9c:	ldr	x0, [sp, #24]
  407da0:	str	w1, [x0, #56]
  407da4:	b	407de0 <ferror@plt+0x5470>
  407da8:	ldr	x0, [sp, #16]
  407dac:	ldr	w0, [x0, #56]
  407db0:	mov	w3, w0
  407db4:	ldr	x1, [sp, #24]
  407db8:	sxtw	x0, w3
  407dbc:	lsl	x0, x0, #2
  407dc0:	add	x0, x1, x0
  407dc4:	ldr	w0, [x0, #8]
  407dc8:	add	w1, w0, #0x1
  407dcc:	ldr	x2, [sp, #24]
  407dd0:	sxtw	x0, w3
  407dd4:	lsl	x0, x0, #2
  407dd8:	add	x0, x2, x0
  407ddc:	str	w1, [x0, #8]
  407de0:	ldr	x0, [sp, #24]
  407de4:	ldr	w0, [x0, #244]
  407de8:	cmp	w0, #0x0
  407dec:	b.ne	407e10 <ferror@plt+0x54a0>  // b.any
  407df0:	ldr	x0, [sp, #24]
  407df4:	ldr	x0, [x0, #248]
  407df8:	cmp	x0, #0x0
  407dfc:	b.eq	407e10 <ferror@plt+0x54a0>  // b.none
  407e00:	ldr	x0, [sp, #24]
  407e04:	ldr	x1, [x0, #248]
  407e08:	ldr	x0, [sp, #24]
  407e0c:	blr	x1
  407e10:	ldr	x0, [sp, #24]
  407e14:	ldr	w0, [x0, #244]
  407e18:	add	w1, w0, #0x1
  407e1c:	ldr	x0, [sp, #24]
  407e20:	str	w1, [x0, #244]
  407e24:	ldr	x0, [sp, #16]
  407e28:	add	x1, x0, #0x30
  407e2c:	ldr	x0, [sp, #16]
  407e30:	str	x1, [x0, #24]
  407e34:	ldr	x0, [sp, #16]
  407e38:	str	xzr, [x0, #48]
  407e3c:	ldr	x0, [sp, #24]
  407e40:	ldr	x0, [x0]
  407e44:	ldr	x1, [sp, #16]
  407e48:	bl	414c84 <ferror@plt+0x12314>
  407e4c:	ldr	x0, [sp, #24]
  407e50:	ldr	x2, [x0, #136]
  407e54:	ldr	x1, [sp, #16]
  407e58:	ldr	x0, [sp, #24]
  407e5c:	blr	x2
  407e60:	ldr	x0, [sp, #24]
  407e64:	ldr	x0, [x0]
  407e68:	bl	417488 <ferror@plt+0x14b18>
  407e6c:	ldr	x0, [sp, #24]
  407e70:	ldrb	w0, [x0, #119]
  407e74:	cmp	w0, #0x0
  407e78:	b.eq	407e8c <ferror@plt+0x551c>  // b.none
  407e7c:	ldr	w2, [sp, #76]
  407e80:	ldr	x1, [sp, #16]
  407e84:	ldr	x0, [sp, #24]
  407e88:	bl	407904 <ferror@plt+0x4f94>
  407e8c:	ldr	x0, [sp, #24]
  407e90:	ldr	x3, [x0, #152]
  407e94:	ldr	w2, [sp, #76]
  407e98:	ldr	x1, [sp, #16]
  407e9c:	ldr	x0, [sp, #24]
  407ea0:	blr	x3
  407ea4:	ldr	x0, [sp, #24]
  407ea8:	ldrb	w0, [x0, #229]
  407eac:	cmp	w0, #0x0
  407eb0:	b.eq	407edc <ferror@plt+0x556c>  // b.none
  407eb4:	ldr	x0, [sp, #24]
  407eb8:	ldr	x2, [x0]
  407ebc:	ldr	x0, [sp, #16]
  407ec0:	ldr	x0, [x0, #40]
  407ec4:	mov	x1, x0
  407ec8:	mov	x0, x2
  407ecc:	bl	407610 <ferror@plt+0x4ca0>
  407ed0:	ldr	x0, [sp, #24]
  407ed4:	ldr	x0, [x0]
  407ed8:	bl	41762c <ferror@plt+0x14cbc>
  407edc:	ldr	x0, [sp, #16]
  407ee0:	ldr	w0, [x0, #56]
  407ee4:	mov	w1, w0
  407ee8:	ldr	x0, [sp, #24]
  407eec:	bl	406a74 <ferror@plt+0x4104>
  407ef0:	ldr	x0, [sp, #16]
  407ef4:	str	xzr, [x0, #48]
  407ef8:	ldr	x0, [sp, #24]
  407efc:	ldr	x0, [x0, #232]
  407f00:	cmp	x0, #0x0
  407f04:	b.eq	407f3c <ferror@plt+0x55cc>  // b.none
  407f08:	ldr	x0, [sp, #16]
  407f0c:	ldr	x0, [x0, #40]
  407f10:	bl	409c30 <ferror@plt+0x72c0>
  407f14:	and	w0, w0, #0xff
  407f18:	cmp	w0, #0x0
  407f1c:	b.eq	407f3c <ferror@plt+0x55cc>  // b.none
  407f20:	ldr	x0, [sp, #24]
  407f24:	ldr	x2, [x0, #232]
  407f28:	ldr	x0, [sp, #16]
  407f2c:	ldr	x0, [x0, #40]
  407f30:	mov	x1, x0
  407f34:	mov	x0, x2
  407f38:	bl	410b70 <ferror@plt+0xe200>
  407f3c:	ldr	x0, [sp, #24]
  407f40:	ldr	w0, [x0, #216]
  407f44:	sub	w1, w0, #0x1
  407f48:	ldr	x0, [sp, #24]
  407f4c:	str	w1, [x0, #216]
  407f50:	mov	w0, #0x1                   	// #1
  407f54:	ldp	x29, x30, [sp], #80
  407f58:	ret
  407f5c:	stp	x29, x30, [sp, #-48]!
  407f60:	mov	x29, sp
  407f64:	str	w0, [sp, #28]
  407f68:	ldr	w0, [sp, #28]
  407f6c:	cmp	w0, #0x0
  407f70:	b.ge	407f8c <ferror@plt+0x561c>  // b.tcont
  407f74:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407f78:	add	x2, x0, #0x658
  407f7c:	mov	w1, #0x415                 	// #1045
  407f80:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  407f84:	add	x0, x0, #0x118
  407f88:	bl	4099a4 <ferror@plt+0x7034>
  407f8c:	ldr	w0, [sp, #28]
  407f90:	cmp	w0, #0x0
  407f94:	b.ne	407fa0 <ferror@plt+0x5630>  // b.any
  407f98:	mov	w0, #0x1                   	// #1
  407f9c:	b	407fe8 <ferror@plt+0x5678>
  407fa0:	str	wzr, [sp, #44]
  407fa4:	ldr	w0, [sp, #28]
  407fa8:	cmp	w0, #0x0
  407fac:	b.le	407fe4 <ferror@plt+0x5674>
  407fb0:	ldr	w0, [sp, #44]
  407fb4:	add	w0, w0, #0x1
  407fb8:	str	w0, [sp, #44]
  407fbc:	ldr	w0, [sp, #28]
  407fc0:	mov	w1, #0x6667                	// #26215
  407fc4:	movk	w1, #0x6666, lsl #16
  407fc8:	smull	x1, w0, w1
  407fcc:	lsr	x1, x1, #32
  407fd0:	asr	w1, w1, #2
  407fd4:	asr	w0, w0, #31
  407fd8:	sub	w0, w1, w0
  407fdc:	str	w0, [sp, #28]
  407fe0:	b	407fa4 <ferror@plt+0x5634>
  407fe4:	ldr	w0, [sp, #44]
  407fe8:	ldp	x29, x30, [sp], #48
  407fec:	ret
  407ff0:	sub	sp, sp, #0x20
  407ff4:	str	x0, [sp, #8]
  407ff8:	ldr	x0, [sp, #8]
  407ffc:	str	x0, [sp, #24]
  408000:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408004:	add	x0, x0, #0x668
  408008:	str	x0, [sp, #16]
  40800c:	ldr	x0, [sp, #24]
  408010:	ldrb	w0, [x0]
  408014:	cmp	w0, #0x2e
  408018:	b.ne	408054 <ferror@plt+0x56e4>  // b.any
  40801c:	ldr	x0, [sp, #24]
  408020:	add	x0, x0, #0x1
  408024:	ldrb	w0, [x0]
  408028:	cmp	w0, #0x2e
  40802c:	b.ne	408054 <ferror@plt+0x56e4>  // b.any
  408030:	ldr	x0, [sp, #24]
  408034:	add	x0, x0, #0x2
  408038:	ldrb	w0, [x0]
  40803c:	cmp	w0, #0x2f
  408040:	b.ne	408054 <ferror@plt+0x56e4>  // b.any
  408044:	ldr	x0, [sp, #24]
  408048:	add	x0, x0, #0x3
  40804c:	str	x0, [sp, #24]
  408050:	b	40800c <ferror@plt+0x569c>
  408054:	ldr	x0, [sp, #16]
  408058:	ldrb	w0, [x0]
  40805c:	cmp	w0, #0x2e
  408060:	b.ne	40809c <ferror@plt+0x572c>  // b.any
  408064:	ldr	x0, [sp, #16]
  408068:	add	x0, x0, #0x1
  40806c:	ldrb	w0, [x0]
  408070:	cmp	w0, #0x2e
  408074:	b.ne	40809c <ferror@plt+0x572c>  // b.any
  408078:	ldr	x0, [sp, #16]
  40807c:	add	x0, x0, #0x2
  408080:	ldrb	w0, [x0]
  408084:	cmp	w0, #0x2f
  408088:	b.ne	40809c <ferror@plt+0x572c>  // b.any
  40808c:	ldr	x0, [sp, #16]
  408090:	add	x0, x0, #0x3
  408094:	str	x0, [sp, #16]
  408098:	b	408054 <ferror@plt+0x56e4>
  40809c:	ldr	x0, [sp, #24]
  4080a0:	ldrb	w1, [x0]
  4080a4:	ldr	x0, [sp, #16]
  4080a8:	ldrb	w0, [x0]
  4080ac:	cmp	w1, w0
  4080b0:	b.ne	4080f0 <ferror@plt+0x5780>  // b.any
  4080b4:	ldr	x0, [sp, #24]
  4080b8:	ldrb	w0, [x0]
  4080bc:	cmp	w0, #0x0
  4080c0:	b.eq	4080f0 <ferror@plt+0x5780>  // b.none
  4080c4:	ldr	x0, [sp, #16]
  4080c8:	ldrb	w0, [x0]
  4080cc:	cmp	w0, #0x0
  4080d0:	b.eq	4080f0 <ferror@plt+0x5780>  // b.none
  4080d4:	ldr	x0, [sp, #24]
  4080d8:	add	x0, x0, #0x1
  4080dc:	str	x0, [sp, #24]
  4080e0:	ldr	x0, [sp, #16]
  4080e4:	add	x0, x0, #0x1
  4080e8:	str	x0, [sp, #16]
  4080ec:	b	40809c <ferror@plt+0x572c>
  4080f0:	ldr	x1, [sp, #24]
  4080f4:	ldr	x0, [sp, #8]
  4080f8:	cmp	x1, x0
  4080fc:	b.ls	408124 <ferror@plt+0x57b4>  // b.plast
  408100:	ldr	x0, [sp, #24]
  408104:	sub	x0, x0, #0x1
  408108:	ldrb	w0, [x0]
  40810c:	cmp	w0, #0x2f
  408110:	b.eq	408124 <ferror@plt+0x57b4>  // b.none
  408114:	ldr	x0, [sp, #24]
  408118:	sub	x0, x0, #0x1
  40811c:	str	x0, [sp, #24]
  408120:	b	4080f0 <ferror@plt+0x5780>
  408124:	ldr	x0, [sp, #24]
  408128:	add	sp, sp, #0x20
  40812c:	ret
  408130:	stp	x29, x30, [sp, #-304]!
  408134:	mov	x29, sp
  408138:	str	x0, [sp, #24]
  40813c:	str	x1, [sp, #248]
  408140:	str	x2, [sp, #256]
  408144:	str	x3, [sp, #264]
  408148:	str	x4, [sp, #272]
  40814c:	str	x5, [sp, #280]
  408150:	str	x6, [sp, #288]
  408154:	str	x7, [sp, #296]
  408158:	str	q0, [sp, #112]
  40815c:	str	q1, [sp, #128]
  408160:	str	q2, [sp, #144]
  408164:	str	q3, [sp, #160]
  408168:	str	q4, [sp, #176]
  40816c:	str	q5, [sp, #192]
  408170:	str	q6, [sp, #208]
  408174:	str	q7, [sp, #224]
  408178:	add	x0, sp, #0x130
  40817c:	str	x0, [sp, #40]
  408180:	add	x0, sp, #0x130
  408184:	str	x0, [sp, #48]
  408188:	add	x0, sp, #0xf0
  40818c:	str	x0, [sp, #56]
  408190:	mov	w0, #0xffffffc8            	// #-56
  408194:	str	w0, [sp, #64]
  408198:	mov	w0, #0xffffff80            	// #-128
  40819c:	str	w0, [sp, #68]
  4081a0:	bl	4028c0 <__errno_location@plt>
  4081a4:	ldr	w0, [x0]
  4081a8:	str	w0, [sp, #88]
  4081ac:	add	x0, sp, #0x28
  4081b0:	str	x0, [sp, #80]
  4081b4:	ldr	x0, [sp, #24]
  4081b8:	bl	402930 <gettext@plt>
  4081bc:	str	x0, [sp, #72]
  4081c0:	str	xzr, [sp, #96]
  4081c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4081c8:	add	x0, x0, #0x440
  4081cc:	ldr	x0, [x0]
  4081d0:	ldr	x0, [x0]
  4081d4:	add	x1, sp, #0x48
  4081d8:	bl	4175e4 <ferror@plt+0x14c74>
  4081dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4081e0:	add	x0, x0, #0x440
  4081e4:	ldr	x0, [x0]
  4081e8:	ldr	x0, [x0]
  4081ec:	bl	417ffc <ferror@plt+0x1568c>
  4081f0:	nop
  4081f4:	ldp	x29, x30, [sp], #304
  4081f8:	ret
  4081fc:	sub	sp, sp, #0x200
  408200:	stp	x29, x30, [sp]
  408204:	mov	x29, sp
  408208:	str	x19, [sp, #16]
  40820c:	str	x0, [sp, #56]
  408210:	str	w1, [sp, #52]
  408214:	str	x2, [sp, #40]
  408218:	str	x3, [sp, #472]
  40821c:	str	x4, [sp, #480]
  408220:	str	x5, [sp, #488]
  408224:	str	x6, [sp, #496]
  408228:	str	x7, [sp, #504]
  40822c:	str	q0, [sp, #336]
  408230:	str	q1, [sp, #352]
  408234:	str	q2, [sp, #368]
  408238:	str	q3, [sp, #384]
  40823c:	str	q4, [sp, #400]
  408240:	str	q5, [sp, #416]
  408244:	str	q6, [sp, #432]
  408248:	str	q7, [sp, #448]
  40824c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408250:	add	x0, x0, #0x9e8
  408254:	ldr	x1, [x0]
  408258:	add	x0, sp, #0x40
  40825c:	mov	x3, #0x0                   	// #0
  408260:	ldr	w2, [sp, #52]
  408264:	bl	4468fc <ferror@plt+0x43f8c>
  408268:	add	x0, sp, #0x200
  40826c:	str	x0, [sp, #232]
  408270:	add	x0, sp, #0x200
  408274:	str	x0, [sp, #240]
  408278:	add	x0, sp, #0x1d0
  40827c:	str	x0, [sp, #248]
  408280:	mov	w0, #0xffffffd8            	// #-40
  408284:	str	w0, [sp, #256]
  408288:	mov	w0, #0xffffff80            	// #-128
  40828c:	str	w0, [sp, #260]
  408290:	add	x2, sp, #0x40
  408294:	add	x1, sp, #0xe8
  408298:	add	x0, sp, #0x108
  40829c:	mov	w4, #0x8                   	// #8
  4082a0:	mov	x3, x2
  4082a4:	mov	x2, x1
  4082a8:	ldr	x1, [sp, #40]
  4082ac:	bl	406398 <ferror@plt+0x3a28>
  4082b0:	ldr	x0, [sp, #56]
  4082b4:	ldrb	w0, [x0, #220]
  4082b8:	cmp	w0, #0x0
  4082bc:	b.eq	4082c8 <ferror@plt+0x5958>  // b.none
  4082c0:	mov	w19, #0x0                   	// #0
  4082c4:	b	40834c <ferror@plt+0x59dc>
  4082c8:	ldr	x0, [sp, #56]
  4082cc:	ldr	x0, [x0]
  4082d0:	bl	4177d4 <ferror@plt+0x14e64>
  4082d4:	str	x0, [sp, #328]
  4082d8:	ldr	x0, [sp, #56]
  4082dc:	ldr	x19, [x0]
  4082e0:	add	x0, sp, #0x108
  4082e4:	mov	x1, x0
  4082e8:	ldr	x0, [sp, #56]
  4082ec:	bl	406598 <ferror@plt+0x3c28>
  4082f0:	mov	x1, x0
  4082f4:	mov	x0, x19
  4082f8:	bl	417788 <ferror@plt+0x14e18>
  4082fc:	ldr	x0, [sp, #56]
  408300:	ldr	x0, [x0]
  408304:	add	x1, sp, #0x108
  408308:	bl	414c84 <ferror@plt+0x12314>
  40830c:	ldr	x0, [sp, #56]
  408310:	ldr	x0, [x0]
  408314:	bl	417488 <ferror@plt+0x14b18>
  408318:	ldr	x0, [sp, #56]
  40831c:	ldr	x0, [x0]
  408320:	bl	4177fc <ferror@plt+0x14e8c>
  408324:	ldr	x0, [sp, #56]
  408328:	ldr	x0, [x0]
  40832c:	ldr	x1, [sp, #328]
  408330:	bl	417788 <ferror@plt+0x14e18>
  408334:	add	x0, sp, #0x40
  408338:	mov	w2, #0x8                   	// #8
  40833c:	mov	x1, x0
  408340:	ldr	x0, [sp, #56]
  408344:	bl	40e1c8 <ferror@plt+0xb858>
  408348:	mov	w19, #0x1                   	// #1
  40834c:	add	x0, sp, #0x40
  408350:	bl	446978 <ferror@plt+0x44008>
  408354:	cmp	w19, #0x1
  408358:	ldr	x19, [sp, #16]
  40835c:	ldp	x29, x30, [sp]
  408360:	add	sp, sp, #0x200
  408364:	ret
  408368:	stp	x29, x30, [sp, #-112]!
  40836c:	mov	x29, sp
  408370:	str	x0, [sp, #40]
  408374:	str	w1, [sp, #36]
  408378:	str	x2, [sp, #24]
  40837c:	str	x3, [sp, #16]
  408380:	str	w4, [sp, #32]
  408384:	ldr	w0, [sp, #32]
  408388:	cmp	w0, #0xb
  40838c:	b.ne	4083e8 <ferror@plt+0x5a78>  // b.any
  408390:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408394:	add	x0, x0, #0x440
  408398:	ldr	x0, [x0]
  40839c:	ldrb	w0, [x0, #123]
  4083a0:	cmp	w0, #0x0
  4083a4:	b.eq	4083b0 <ferror@plt+0x5a40>  // b.none
  4083a8:	mov	w0, #0x6                   	// #6
  4083ac:	b	4083b4 <ferror@plt+0x5a44>
  4083b0:	mov	w0, #0x4                   	// #4
  4083b4:	add	x5, sp, #0x30
  4083b8:	mov	w4, w0
  4083bc:	ldr	x3, [sp, #40]
  4083c0:	ldr	x2, [sp, #16]
  4083c4:	ldr	x1, [sp, #24]
  4083c8:	mov	x0, x5
  4083cc:	bl	406398 <ferror@plt+0x3a28>
  4083d0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4083d4:	add	x0, x0, #0x440
  4083d8:	ldr	x0, [x0]
  4083dc:	ldr	w0, [x0, #124]
  4083e0:	str	w0, [sp, #108]
  4083e4:	b	408420 <ferror@plt+0x5ab0>
  4083e8:	add	x0, sp, #0x30
  4083ec:	ldr	w4, [sp, #32]
  4083f0:	ldr	x3, [sp, #40]
  4083f4:	ldr	x2, [sp, #16]
  4083f8:	ldr	x1, [sp, #24]
  4083fc:	bl	406398 <ferror@plt+0x3a28>
  408400:	ldr	w0, [sp, #32]
  408404:	cmp	w0, #0x6
  408408:	b.eq	408418 <ferror@plt+0x5aa8>  // b.none
  40840c:	ldr	w0, [sp, #32]
  408410:	cmp	w0, #0xa
  408414:	b.ne	408420 <ferror@plt+0x5ab0>  // b.any
  408418:	ldr	w0, [sp, #36]
  40841c:	str	w0, [sp, #108]
  408420:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408424:	add	x0, x0, #0x440
  408428:	ldr	x0, [x0]
  40842c:	add	x1, sp, #0x30
  408430:	bl	4079ec <ferror@plt+0x507c>
  408434:	and	w0, w0, #0xff
  408438:	ldp	x29, x30, [sp], #112
  40843c:	ret
  408440:	stp	x29, x30, [sp, #-144]!
  408444:	mov	x29, sp
  408448:	str	x0, [sp, #56]
  40844c:	str	w1, [sp, #52]
  408450:	str	x2, [sp, #40]
  408454:	str	x3, [sp, #32]
  408458:	str	x4, [sp, #24]
  40845c:	str	x5, [sp, #16]
  408460:	str	w6, [sp, #48]
  408464:	ldr	x0, [sp, #40]
  408468:	str	x0, [sp, #136]
  40846c:	ldr	x2, [sp, #136]
  408470:	ldr	x1, [sp, #24]
  408474:	ldr	x0, [sp, #32]
  408478:	bl	402300 <ngettext@plt>
  40847c:	str	x0, [sp, #128]
  408480:	add	x0, sp, #0x40
  408484:	ldr	w4, [sp, #48]
  408488:	ldr	x3, [sp, #56]
  40848c:	ldr	x2, [sp, #16]
  408490:	ldr	x1, [sp, #128]
  408494:	bl	4062f8 <ferror@plt+0x3988>
  408498:	ldr	w0, [sp, #48]
  40849c:	cmp	w0, #0x6
  4084a0:	b.ne	4084ac <ferror@plt+0x5b3c>  // b.any
  4084a4:	ldr	w0, [sp, #52]
  4084a8:	str	w0, [sp, #124]
  4084ac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4084b0:	add	x0, x0, #0x440
  4084b4:	ldr	x0, [x0]
  4084b8:	add	x1, sp, #0x40
  4084bc:	bl	4079ec <ferror@plt+0x507c>
  4084c0:	and	w0, w0, #0xff
  4084c4:	ldp	x29, x30, [sp], #144
  4084c8:	ret
  4084cc:	stp	x29, x30, [sp, #-432]!
  4084d0:	mov	x29, sp
  4084d4:	str	x19, [sp, #16]
  4084d8:	str	w0, [sp, #60]
  4084dc:	str	w1, [sp, #56]
  4084e0:	str	w2, [sp, #52]
  4084e4:	str	x3, [sp, #40]
  4084e8:	str	x4, [sp, #400]
  4084ec:	str	x5, [sp, #408]
  4084f0:	str	x6, [sp, #416]
  4084f4:	str	x7, [sp, #424]
  4084f8:	str	q0, [sp, #272]
  4084fc:	str	q1, [sp, #288]
  408500:	str	q2, [sp, #304]
  408504:	str	q3, [sp, #320]
  408508:	str	q4, [sp, #336]
  40850c:	str	q5, [sp, #352]
  408510:	str	q6, [sp, #368]
  408514:	str	q7, [sp, #384]
  408518:	add	x0, sp, #0x108
  40851c:	bl	4099d8 <ferror@plt+0x7068>
  408520:	add	x0, sp, #0x1b0
  408524:	str	x0, [sp, #232]
  408528:	add	x0, sp, #0x1b0
  40852c:	str	x0, [sp, #240]
  408530:	add	x0, sp, #0x190
  408534:	str	x0, [sp, #248]
  408538:	mov	w0, #0xffffffe0            	// #-32
  40853c:	str	w0, [sp, #256]
  408540:	mov	w0, #0xffffff80            	// #-128
  408544:	str	w0, [sp, #260]
  408548:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40854c:	add	x0, x0, #0x9e8
  408550:	ldr	x1, [x0]
  408554:	add	x0, sp, #0x40
  408558:	mov	x3, #0x0                   	// #0
  40855c:	ldr	w2, [sp, #56]
  408560:	bl	4468fc <ferror@plt+0x43f8c>
  408564:	add	x1, sp, #0xe8
  408568:	add	x0, sp, #0x40
  40856c:	ldr	w4, [sp, #60]
  408570:	mov	x3, x1
  408574:	ldr	x2, [sp, #40]
  408578:	ldr	w1, [sp, #52]
  40857c:	bl	408368 <ferror@plt+0x59f8>
  408580:	strb	w0, [sp, #271]
  408584:	ldrb	w19, [sp, #271]
  408588:	add	x0, sp, #0x40
  40858c:	bl	446978 <ferror@plt+0x44008>
  408590:	add	x0, sp, #0x108
  408594:	bl	409a04 <ferror@plt+0x7094>
  408598:	mov	w0, w19
  40859c:	ldr	x19, [sp, #16]
  4085a0:	ldp	x29, x30, [sp], #432
  4085a4:	ret
  4085a8:	stp	x29, x30, [sp, #-272]!
  4085ac:	mov	x29, sp
  4085b0:	str	x19, [sp, #16]
  4085b4:	str	w0, [sp, #60]
  4085b8:	str	x1, [sp, #48]
  4085bc:	str	w2, [sp, #56]
  4085c0:	str	x3, [sp, #40]
  4085c4:	str	x4, [sp, #240]
  4085c8:	str	x5, [sp, #248]
  4085cc:	str	x6, [sp, #256]
  4085d0:	str	x7, [sp, #264]
  4085d4:	str	q0, [sp, #112]
  4085d8:	str	q1, [sp, #128]
  4085dc:	str	q2, [sp, #144]
  4085e0:	str	q3, [sp, #160]
  4085e4:	str	q4, [sp, #176]
  4085e8:	str	q5, [sp, #192]
  4085ec:	str	q6, [sp, #208]
  4085f0:	str	q7, [sp, #224]
  4085f4:	add	x0, sp, #0x68
  4085f8:	bl	4099d8 <ferror@plt+0x7068>
  4085fc:	add	x0, sp, #0x110
  408600:	str	x0, [sp, #72]
  408604:	add	x0, sp, #0x110
  408608:	str	x0, [sp, #80]
  40860c:	add	x0, sp, #0xf0
  408610:	str	x0, [sp, #88]
  408614:	mov	w0, #0xffffffe0            	// #-32
  408618:	str	w0, [sp, #96]
  40861c:	mov	w0, #0xffffff80            	// #-128
  408620:	str	w0, [sp, #100]
  408624:	add	x0, sp, #0x48
  408628:	ldr	w4, [sp, #60]
  40862c:	mov	x3, x0
  408630:	ldr	x2, [sp, #40]
  408634:	ldr	w1, [sp, #56]
  408638:	ldr	x0, [sp, #48]
  40863c:	bl	408368 <ferror@plt+0x59f8>
  408640:	strb	w0, [sp, #111]
  408644:	ldrb	w19, [sp, #111]
  408648:	add	x0, sp, #0x68
  40864c:	bl	409a04 <ferror@plt+0x7094>
  408650:	mov	w0, w19
  408654:	ldr	x19, [sp, #16]
  408658:	ldp	x29, x30, [sp], #272
  40865c:	ret
  408660:	stp	x29, x30, [sp, #-240]!
  408664:	mov	x29, sp
  408668:	str	x19, [sp, #16]
  40866c:	str	w0, [sp, #60]
  408670:	str	w1, [sp, #56]
  408674:	str	w2, [sp, #52]
  408678:	str	x3, [sp, #40]
  40867c:	str	x4, [sp, #32]
  408680:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408684:	add	x0, x0, #0x9e8
  408688:	ldr	x1, [x0]
  40868c:	add	x0, sp, #0x48
  408690:	mov	x3, #0x0                   	// #0
  408694:	ldr	w2, [sp, #56]
  408698:	bl	4468fc <ferror@plt+0x43f8c>
  40869c:	add	x0, sp, #0x48
  4086a0:	ldr	w4, [sp, #60]
  4086a4:	ldr	x3, [sp, #32]
  4086a8:	ldr	x2, [sp, #40]
  4086ac:	ldr	w1, [sp, #52]
  4086b0:	bl	408368 <ferror@plt+0x59f8>
  4086b4:	and	w19, w0, #0xff
  4086b8:	nop
  4086bc:	add	x0, sp, #0x48
  4086c0:	bl	446978 <ferror@plt+0x44008>
  4086c4:	mov	w0, w19
  4086c8:	ldr	x19, [sp, #16]
  4086cc:	ldp	x29, x30, [sp], #240
  4086d0:	ret
  4086d4:	stp	x29, x30, [sp, #-416]!
  4086d8:	mov	x29, sp
  4086dc:	str	w0, [sp, #28]
  4086e0:	str	x1, [sp, #16]
  4086e4:	str	x2, [sp, #368]
  4086e8:	str	x3, [sp, #376]
  4086ec:	str	x4, [sp, #384]
  4086f0:	str	x5, [sp, #392]
  4086f4:	str	x6, [sp, #400]
  4086f8:	str	x7, [sp, #408]
  4086fc:	str	q0, [sp, #240]
  408700:	str	q1, [sp, #256]
  408704:	str	q2, [sp, #272]
  408708:	str	q3, [sp, #288]
  40870c:	str	q4, [sp, #304]
  408710:	str	q5, [sp, #320]
  408714:	str	q6, [sp, #336]
  408718:	str	q7, [sp, #352]
  40871c:	add	x0, sp, #0xe8
  408720:	bl	4099d8 <ferror@plt+0x7068>
  408724:	add	x0, sp, #0x1a0
  408728:	str	x0, [sp, #200]
  40872c:	add	x0, sp, #0x1a0
  408730:	str	x0, [sp, #208]
  408734:	add	x0, sp, #0x170
  408738:	str	x0, [sp, #216]
  40873c:	mov	w0, #0xffffffd0            	// #-48
  408740:	str	w0, [sp, #224]
  408744:	mov	w0, #0xffffff80            	// #-128
  408748:	str	w0, [sp, #228]
  40874c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408750:	add	x0, x0, #0x9e8
  408754:	ldr	x1, [x0]
  408758:	add	x0, sp, #0x20
  40875c:	mov	x3, #0x0                   	// #0
  408760:	ldr	w2, [sp, #28]
  408764:	bl	4468fc <ferror@plt+0x43f8c>
  408768:	add	x1, sp, #0xc8
  40876c:	add	x0, sp, #0x20
  408770:	mov	w4, #0x8                   	// #8
  408774:	mov	x3, x1
  408778:	ldr	x2, [sp, #16]
  40877c:	mov	w1, #0xffffffff            	// #-1
  408780:	bl	408368 <ferror@plt+0x59f8>
  408784:	add	x0, sp, #0x20
  408788:	bl	446978 <ferror@plt+0x44008>
  40878c:	add	x0, sp, #0xe8
  408790:	bl	409a04 <ferror@plt+0x7094>
  408794:	nop
  408798:	ldp	x29, x30, [sp], #416
  40879c:	ret
  4087a0:	stp	x29, x30, [sp, #-256]!
  4087a4:	mov	x29, sp
  4087a8:	str	x0, [sp, #24]
  4087ac:	str	x1, [sp, #16]
  4087b0:	str	x2, [sp, #208]
  4087b4:	str	x3, [sp, #216]
  4087b8:	str	x4, [sp, #224]
  4087bc:	str	x5, [sp, #232]
  4087c0:	str	x6, [sp, #240]
  4087c4:	str	x7, [sp, #248]
  4087c8:	str	q0, [sp, #80]
  4087cc:	str	q1, [sp, #96]
  4087d0:	str	q2, [sp, #112]
  4087d4:	str	q3, [sp, #128]
  4087d8:	str	q4, [sp, #144]
  4087dc:	str	q5, [sp, #160]
  4087e0:	str	q6, [sp, #176]
  4087e4:	str	q7, [sp, #192]
  4087e8:	ldr	x0, [sp, #24]
  4087ec:	cmp	x0, #0x0
  4087f0:	b.ne	40880c <ferror@plt+0x5e9c>  // b.any
  4087f4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4087f8:	add	x2, x0, #0x680
  4087fc:	mov	w1, #0x4dc                 	// #1244
  408800:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408804:	add	x0, x0, #0x118
  408808:	bl	4099a4 <ferror@plt+0x7034>
  40880c:	add	x0, sp, #0x48
  408810:	bl	4099d8 <ferror@plt+0x7068>
  408814:	add	x0, sp, #0x100
  408818:	str	x0, [sp, #40]
  40881c:	add	x0, sp, #0x100
  408820:	str	x0, [sp, #48]
  408824:	add	x0, sp, #0xd0
  408828:	str	x0, [sp, #56]
  40882c:	mov	w0, #0xffffffd0            	// #-48
  408830:	str	w0, [sp, #64]
  408834:	mov	w0, #0xffffff80            	// #-128
  408838:	str	w0, [sp, #68]
  40883c:	add	x0, sp, #0x28
  408840:	mov	w4, #0x8                   	// #8
  408844:	mov	x3, x0
  408848:	ldr	x2, [sp, #16]
  40884c:	mov	w1, #0xffffffff            	// #-1
  408850:	ldr	x0, [sp, #24]
  408854:	bl	408368 <ferror@plt+0x59f8>
  408858:	add	x0, sp, #0x48
  40885c:	bl	409a04 <ferror@plt+0x7094>
  408860:	nop
  408864:	ldp	x29, x30, [sp], #256
  408868:	ret
  40886c:	stp	x29, x30, [sp, #-416]!
  408870:	mov	x29, sp
  408874:	str	w0, [sp, #44]
  408878:	str	x1, [sp, #32]
  40887c:	str	x2, [sp, #24]
  408880:	str	x3, [sp, #16]
  408884:	str	x4, [sp, #384]
  408888:	str	x5, [sp, #392]
  40888c:	str	x6, [sp, #400]
  408890:	str	x7, [sp, #408]
  408894:	str	q0, [sp, #256]
  408898:	str	q1, [sp, #272]
  40889c:	str	q2, [sp, #288]
  4088a0:	str	q3, [sp, #304]
  4088a4:	str	q4, [sp, #320]
  4088a8:	str	q5, [sp, #336]
  4088ac:	str	q6, [sp, #352]
  4088b0:	str	q7, [sp, #368]
  4088b4:	add	x0, sp, #0x1a0
  4088b8:	str	x0, [sp, #224]
  4088bc:	add	x0, sp, #0x1a0
  4088c0:	str	x0, [sp, #232]
  4088c4:	add	x0, sp, #0x180
  4088c8:	str	x0, [sp, #240]
  4088cc:	mov	w0, #0xffffffe0            	// #-32
  4088d0:	str	w0, [sp, #248]
  4088d4:	mov	w0, #0xffffff80            	// #-128
  4088d8:	str	w0, [sp, #252]
  4088dc:	add	x0, sp, #0xd8
  4088e0:	bl	4099d8 <ferror@plt+0x7068>
  4088e4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4088e8:	add	x0, x0, #0x9e8
  4088ec:	ldr	x1, [x0]
  4088f0:	add	x0, sp, #0x30
  4088f4:	mov	x3, #0x0                   	// #0
  4088f8:	ldr	w2, [sp, #44]
  4088fc:	bl	4468fc <ferror@plt+0x43f8c>
  408900:	add	x1, sp, #0xe0
  408904:	add	x0, sp, #0x30
  408908:	mov	w6, #0x8                   	// #8
  40890c:	mov	x5, x1
  408910:	ldr	x4, [sp, #16]
  408914:	ldr	x3, [sp, #24]
  408918:	ldr	x2, [sp, #32]
  40891c:	mov	w1, #0xffffffff            	// #-1
  408920:	bl	408440 <ferror@plt+0x5ad0>
  408924:	add	x0, sp, #0x30
  408928:	bl	446978 <ferror@plt+0x44008>
  40892c:	add	x0, sp, #0xd8
  408930:	bl	409a04 <ferror@plt+0x7094>
  408934:	nop
  408938:	ldp	x29, x30, [sp], #416
  40893c:	ret
  408940:	stp	x29, x30, [sp, #-432]!
  408944:	mov	x29, sp
  408948:	str	x19, [sp, #16]
  40894c:	str	w0, [sp, #44]
  408950:	str	x1, [sp, #32]
  408954:	str	x2, [sp, #384]
  408958:	str	x3, [sp, #392]
  40895c:	str	x4, [sp, #400]
  408960:	str	x5, [sp, #408]
  408964:	str	x6, [sp, #416]
  408968:	str	x7, [sp, #424]
  40896c:	str	q0, [sp, #256]
  408970:	str	q1, [sp, #272]
  408974:	str	q2, [sp, #288]
  408978:	str	q3, [sp, #304]
  40897c:	str	q4, [sp, #320]
  408980:	str	q5, [sp, #336]
  408984:	str	q6, [sp, #352]
  408988:	str	q7, [sp, #368]
  40898c:	add	x0, sp, #0xf8
  408990:	bl	4099d8 <ferror@plt+0x7068>
  408994:	add	x0, sp, #0x1b0
  408998:	str	x0, [sp, #216]
  40899c:	add	x0, sp, #0x1b0
  4089a0:	str	x0, [sp, #224]
  4089a4:	add	x0, sp, #0x180
  4089a8:	str	x0, [sp, #232]
  4089ac:	mov	w0, #0xffffffd0            	// #-48
  4089b0:	str	w0, [sp, #240]
  4089b4:	mov	w0, #0xffffff80            	// #-128
  4089b8:	str	w0, [sp, #244]
  4089bc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4089c0:	add	x0, x0, #0x9e8
  4089c4:	ldr	x1, [x0]
  4089c8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4089cc:	add	x0, x0, #0x9e0
  4089d0:	ldr	w2, [x0]
  4089d4:	add	x0, sp, #0x30
  4089d8:	mov	x3, #0x0                   	// #0
  4089dc:	bl	4468fc <ferror@plt+0x43f8c>
  4089e0:	add	x1, sp, #0xd8
  4089e4:	add	x0, sp, #0x30
  4089e8:	mov	w4, #0x6                   	// #6
  4089ec:	mov	x3, x1
  4089f0:	ldr	x2, [sp, #32]
  4089f4:	ldr	w1, [sp, #44]
  4089f8:	bl	408368 <ferror@plt+0x59f8>
  4089fc:	strb	w0, [sp, #255]
  408a00:	ldrb	w19, [sp, #255]
  408a04:	add	x0, sp, #0x30
  408a08:	bl	446978 <ferror@plt+0x44008>
  408a0c:	add	x0, sp, #0xf8
  408a10:	bl	409a04 <ferror@plt+0x7094>
  408a14:	mov	w0, w19
  408a18:	ldr	x19, [sp, #16]
  408a1c:	ldp	x29, x30, [sp], #432
  408a20:	ret
  408a24:	stp	x29, x30, [sp, #-432]!
  408a28:	mov	x29, sp
  408a2c:	str	x19, [sp, #16]
  408a30:	str	w0, [sp, #44]
  408a34:	str	w1, [sp, #40]
  408a38:	str	x2, [sp, #32]
  408a3c:	str	x3, [sp, #392]
  408a40:	str	x4, [sp, #400]
  408a44:	str	x5, [sp, #408]
  408a48:	str	x6, [sp, #416]
  408a4c:	str	x7, [sp, #424]
  408a50:	str	q0, [sp, #256]
  408a54:	str	q1, [sp, #272]
  408a58:	str	q2, [sp, #288]
  408a5c:	str	q3, [sp, #304]
  408a60:	str	q4, [sp, #320]
  408a64:	str	q5, [sp, #336]
  408a68:	str	q6, [sp, #352]
  408a6c:	str	q7, [sp, #368]
  408a70:	add	x0, sp, #0xf8
  408a74:	bl	4099d8 <ferror@plt+0x7068>
  408a78:	add	x0, sp, #0x1b0
  408a7c:	str	x0, [sp, #216]
  408a80:	add	x0, sp, #0x1b0
  408a84:	str	x0, [sp, #224]
  408a88:	add	x0, sp, #0x180
  408a8c:	str	x0, [sp, #232]
  408a90:	mov	w0, #0xffffffd8            	// #-40
  408a94:	str	w0, [sp, #240]
  408a98:	mov	w0, #0xffffff80            	// #-128
  408a9c:	str	w0, [sp, #244]
  408aa0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408aa4:	add	x0, x0, #0x9e8
  408aa8:	ldr	x1, [x0]
  408aac:	add	x0, sp, #0x30
  408ab0:	mov	x3, #0x0                   	// #0
  408ab4:	ldr	w2, [sp, #44]
  408ab8:	bl	4468fc <ferror@plt+0x43f8c>
  408abc:	add	x1, sp, #0xd8
  408ac0:	add	x0, sp, #0x30
  408ac4:	mov	w4, #0x6                   	// #6
  408ac8:	mov	x3, x1
  408acc:	ldr	x2, [sp, #32]
  408ad0:	ldr	w1, [sp, #40]
  408ad4:	bl	408368 <ferror@plt+0x59f8>
  408ad8:	strb	w0, [sp, #255]
  408adc:	ldrb	w19, [sp, #255]
  408ae0:	add	x0, sp, #0x30
  408ae4:	bl	446978 <ferror@plt+0x44008>
  408ae8:	add	x0, sp, #0xf8
  408aec:	bl	409a04 <ferror@plt+0x7094>
  408af0:	mov	w0, w19
  408af4:	ldr	x19, [sp, #16]
  408af8:	ldp	x29, x30, [sp], #432
  408afc:	ret
  408b00:	stp	x29, x30, [sp, #-288]!
  408b04:	mov	x29, sp
  408b08:	str	x19, [sp, #16]
  408b0c:	str	x0, [sp, #56]
  408b10:	str	w1, [sp, #52]
  408b14:	str	x2, [sp, #40]
  408b18:	str	x3, [sp, #248]
  408b1c:	str	x4, [sp, #256]
  408b20:	str	x5, [sp, #264]
  408b24:	str	x6, [sp, #272]
  408b28:	str	x7, [sp, #280]
  408b2c:	str	q0, [sp, #112]
  408b30:	str	q1, [sp, #128]
  408b34:	str	q2, [sp, #144]
  408b38:	str	q3, [sp, #160]
  408b3c:	str	q4, [sp, #176]
  408b40:	str	q5, [sp, #192]
  408b44:	str	q6, [sp, #208]
  408b48:	str	q7, [sp, #224]
  408b4c:	ldr	x0, [sp, #56]
  408b50:	cmp	x0, #0x0
  408b54:	b.ne	408b70 <ferror@plt+0x6200>  // b.any
  408b58:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408b5c:	add	x2, x0, #0x688
  408b60:	mov	w1, #0x518                 	// #1304
  408b64:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408b68:	add	x0, x0, #0x118
  408b6c:	bl	4099a4 <ferror@plt+0x7034>
  408b70:	add	x0, sp, #0x68
  408b74:	bl	4099d8 <ferror@plt+0x7068>
  408b78:	add	x0, sp, #0x120
  408b7c:	str	x0, [sp, #72]
  408b80:	add	x0, sp, #0x120
  408b84:	str	x0, [sp, #80]
  408b88:	add	x0, sp, #0xf0
  408b8c:	str	x0, [sp, #88]
  408b90:	mov	w0, #0xffffffd8            	// #-40
  408b94:	str	w0, [sp, #96]
  408b98:	mov	w0, #0xffffff80            	// #-128
  408b9c:	str	w0, [sp, #100]
  408ba0:	add	x0, sp, #0x48
  408ba4:	mov	w4, #0x6                   	// #6
  408ba8:	mov	x3, x0
  408bac:	ldr	x2, [sp, #40]
  408bb0:	ldr	w1, [sp, #52]
  408bb4:	ldr	x0, [sp, #56]
  408bb8:	bl	408368 <ferror@plt+0x59f8>
  408bbc:	strb	w0, [sp, #111]
  408bc0:	ldrb	w19, [sp, #111]
  408bc4:	add	x0, sp, #0x68
  408bc8:	bl	409a04 <ferror@plt+0x7094>
  408bcc:	mov	w0, w19
  408bd0:	ldr	x19, [sp, #16]
  408bd4:	ldp	x29, x30, [sp], #288
  408bd8:	ret
  408bdc:	stp	x29, x30, [sp, #-288]!
  408be0:	mov	x29, sp
  408be4:	str	x19, [sp, #16]
  408be8:	str	x0, [sp, #72]
  408bec:	str	w1, [sp, #68]
  408bf0:	str	x2, [sp, #56]
  408bf4:	str	x3, [sp, #48]
  408bf8:	str	x4, [sp, #40]
  408bfc:	str	x5, [sp, #264]
  408c00:	str	x6, [sp, #272]
  408c04:	str	x7, [sp, #280]
  408c08:	str	q0, [sp, #128]
  408c0c:	str	q1, [sp, #144]
  408c10:	str	q2, [sp, #160]
  408c14:	str	q3, [sp, #176]
  408c18:	str	q4, [sp, #192]
  408c1c:	str	q5, [sp, #208]
  408c20:	str	q6, [sp, #224]
  408c24:	str	q7, [sp, #240]
  408c28:	ldr	x0, [sp, #72]
  408c2c:	cmp	x0, #0x0
  408c30:	b.ne	408c4c <ferror@plt+0x62dc>  // b.any
  408c34:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408c38:	add	x2, x0, #0x698
  408c3c:	mov	w1, #0x528                 	// #1320
  408c40:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408c44:	add	x0, x0, #0x118
  408c48:	bl	4099a4 <ferror@plt+0x7034>
  408c4c:	add	x0, sp, #0x78
  408c50:	bl	4099d8 <ferror@plt+0x7068>
  408c54:	add	x0, sp, #0x120
  408c58:	str	x0, [sp, #88]
  408c5c:	add	x0, sp, #0x120
  408c60:	str	x0, [sp, #96]
  408c64:	add	x0, sp, #0x100
  408c68:	str	x0, [sp, #104]
  408c6c:	mov	w0, #0xffffffe8            	// #-24
  408c70:	str	w0, [sp, #112]
  408c74:	mov	w0, #0xffffff80            	// #-128
  408c78:	str	w0, [sp, #116]
  408c7c:	add	x0, sp, #0x58
  408c80:	mov	w6, #0x6                   	// #6
  408c84:	mov	x5, x0
  408c88:	ldr	x4, [sp, #40]
  408c8c:	ldr	x3, [sp, #48]
  408c90:	ldr	x2, [sp, #56]
  408c94:	ldr	w1, [sp, #68]
  408c98:	ldr	x0, [sp, #72]
  408c9c:	bl	408440 <ferror@plt+0x5ad0>
  408ca0:	strb	w0, [sp, #127]
  408ca4:	ldrb	w19, [sp, #127]
  408ca8:	add	x0, sp, #0x78
  408cac:	bl	409a04 <ferror@plt+0x7094>
  408cb0:	mov	w0, w19
  408cb4:	ldr	x19, [sp, #16]
  408cb8:	ldp	x29, x30, [sp], #288
  408cbc:	ret
  408cc0:	stp	x29, x30, [sp, #-432]!
  408cc4:	mov	x29, sp
  408cc8:	str	x19, [sp, #16]
  408ccc:	str	w0, [sp, #60]
  408cd0:	str	w1, [sp, #56]
  408cd4:	str	x2, [sp, #48]
  408cd8:	str	x3, [sp, #40]
  408cdc:	str	x4, [sp, #32]
  408ce0:	str	x5, [sp, #408]
  408ce4:	str	x6, [sp, #416]
  408ce8:	str	x7, [sp, #424]
  408cec:	str	q0, [sp, #272]
  408cf0:	str	q1, [sp, #288]
  408cf4:	str	q2, [sp, #304]
  408cf8:	str	q3, [sp, #320]
  408cfc:	str	q4, [sp, #336]
  408d00:	str	q5, [sp, #352]
  408d04:	str	q6, [sp, #368]
  408d08:	str	q7, [sp, #384]
  408d0c:	add	x0, sp, #0x108
  408d10:	bl	4099d8 <ferror@plt+0x7068>
  408d14:	add	x0, sp, #0x1b0
  408d18:	str	x0, [sp, #232]
  408d1c:	add	x0, sp, #0x1b0
  408d20:	str	x0, [sp, #240]
  408d24:	add	x0, sp, #0x190
  408d28:	str	x0, [sp, #248]
  408d2c:	mov	w0, #0xffffffe8            	// #-24
  408d30:	str	w0, [sp, #256]
  408d34:	mov	w0, #0xffffff80            	// #-128
  408d38:	str	w0, [sp, #260]
  408d3c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408d40:	add	x0, x0, #0x9e8
  408d44:	ldr	x1, [x0]
  408d48:	add	x0, sp, #0x40
  408d4c:	mov	x3, #0x0                   	// #0
  408d50:	ldr	w2, [sp, #60]
  408d54:	bl	4468fc <ferror@plt+0x43f8c>
  408d58:	add	x1, sp, #0xe8
  408d5c:	add	x0, sp, #0x40
  408d60:	mov	w6, #0x6                   	// #6
  408d64:	mov	x5, x1
  408d68:	ldr	x4, [sp, #32]
  408d6c:	ldr	x3, [sp, #40]
  408d70:	ldr	x2, [sp, #48]
  408d74:	ldr	w1, [sp, #56]
  408d78:	bl	408440 <ferror@plt+0x5ad0>
  408d7c:	strb	w0, [sp, #271]
  408d80:	ldrb	w19, [sp, #271]
  408d84:	add	x0, sp, #0x40
  408d88:	bl	446978 <ferror@plt+0x44008>
  408d8c:	add	x0, sp, #0x108
  408d90:	bl	409a04 <ferror@plt+0x7094>
  408d94:	mov	w0, w19
  408d98:	ldr	x19, [sp, #16]
  408d9c:	ldp	x29, x30, [sp], #432
  408da0:	ret
  408da4:	stp	x29, x30, [sp, #-432]!
  408da8:	mov	x29, sp
  408dac:	str	x19, [sp, #16]
  408db0:	str	w0, [sp, #44]
  408db4:	str	w1, [sp, #40]
  408db8:	str	x2, [sp, #32]
  408dbc:	str	x3, [sp, #392]
  408dc0:	str	x4, [sp, #400]
  408dc4:	str	x5, [sp, #408]
  408dc8:	str	x6, [sp, #416]
  408dcc:	str	x7, [sp, #424]
  408dd0:	str	q0, [sp, #256]
  408dd4:	str	q1, [sp, #272]
  408dd8:	str	q2, [sp, #288]
  408ddc:	str	q3, [sp, #304]
  408de0:	str	q4, [sp, #320]
  408de4:	str	q5, [sp, #336]
  408de8:	str	q6, [sp, #352]
  408dec:	str	q7, [sp, #368]
  408df0:	add	x0, sp, #0xf8
  408df4:	bl	4099d8 <ferror@plt+0x7068>
  408df8:	add	x0, sp, #0x1b0
  408dfc:	str	x0, [sp, #216]
  408e00:	add	x0, sp, #0x1b0
  408e04:	str	x0, [sp, #224]
  408e08:	add	x0, sp, #0x180
  408e0c:	str	x0, [sp, #232]
  408e10:	mov	w0, #0xffffffd8            	// #-40
  408e14:	str	w0, [sp, #240]
  408e18:	mov	w0, #0xffffff80            	// #-128
  408e1c:	str	w0, [sp, #244]
  408e20:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408e24:	add	x0, x0, #0x9e8
  408e28:	ldr	x1, [x0]
  408e2c:	add	x0, sp, #0x30
  408e30:	mov	x3, #0x0                   	// #0
  408e34:	ldr	w2, [sp, #44]
  408e38:	bl	4468fc <ferror@plt+0x43f8c>
  408e3c:	add	x1, sp, #0xd8
  408e40:	add	x0, sp, #0x30
  408e44:	mov	w4, #0xa                   	// #10
  408e48:	mov	x3, x1
  408e4c:	ldr	x2, [sp, #32]
  408e50:	ldr	w1, [sp, #40]
  408e54:	bl	408368 <ferror@plt+0x59f8>
  408e58:	strb	w0, [sp, #255]
  408e5c:	ldrb	w19, [sp, #255]
  408e60:	add	x0, sp, #0x30
  408e64:	bl	446978 <ferror@plt+0x44008>
  408e68:	add	x0, sp, #0xf8
  408e6c:	bl	409a04 <ferror@plt+0x7094>
  408e70:	mov	w0, w19
  408e74:	ldr	x19, [sp, #16]
  408e78:	ldp	x29, x30, [sp], #432
  408e7c:	ret
  408e80:	stp	x29, x30, [sp, #-288]!
  408e84:	mov	x29, sp
  408e88:	str	x19, [sp, #16]
  408e8c:	str	x0, [sp, #56]
  408e90:	str	w1, [sp, #52]
  408e94:	str	x2, [sp, #40]
  408e98:	str	x3, [sp, #248]
  408e9c:	str	x4, [sp, #256]
  408ea0:	str	x5, [sp, #264]
  408ea4:	str	x6, [sp, #272]
  408ea8:	str	x7, [sp, #280]
  408eac:	str	q0, [sp, #112]
  408eb0:	str	q1, [sp, #128]
  408eb4:	str	q2, [sp, #144]
  408eb8:	str	q3, [sp, #160]
  408ebc:	str	q4, [sp, #176]
  408ec0:	str	q5, [sp, #192]
  408ec4:	str	q6, [sp, #208]
  408ec8:	str	q7, [sp, #224]
  408ecc:	ldr	x0, [sp, #56]
  408ed0:	cmp	x0, #0x0
  408ed4:	b.ne	408ef0 <ferror@plt+0x6580>  // b.any
  408ed8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408edc:	add	x2, x0, #0x6a8
  408ee0:	mov	w1, #0x565                 	// #1381
  408ee4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  408ee8:	add	x0, x0, #0x118
  408eec:	bl	4099a4 <ferror@plt+0x7034>
  408ef0:	add	x0, sp, #0x68
  408ef4:	bl	4099d8 <ferror@plt+0x7068>
  408ef8:	add	x0, sp, #0x120
  408efc:	str	x0, [sp, #72]
  408f00:	add	x0, sp, #0x120
  408f04:	str	x0, [sp, #80]
  408f08:	add	x0, sp, #0xf0
  408f0c:	str	x0, [sp, #88]
  408f10:	mov	w0, #0xffffffd8            	// #-40
  408f14:	str	w0, [sp, #96]
  408f18:	mov	w0, #0xffffff80            	// #-128
  408f1c:	str	w0, [sp, #100]
  408f20:	add	x0, sp, #0x48
  408f24:	mov	w4, #0xa                   	// #10
  408f28:	mov	x3, x0
  408f2c:	ldr	x2, [sp, #40]
  408f30:	ldr	w1, [sp, #52]
  408f34:	ldr	x0, [sp, #56]
  408f38:	bl	408368 <ferror@plt+0x59f8>
  408f3c:	strb	w0, [sp, #111]
  408f40:	ldrb	w19, [sp, #111]
  408f44:	add	x0, sp, #0x68
  408f48:	bl	409a04 <ferror@plt+0x7094>
  408f4c:	mov	w0, w19
  408f50:	ldr	x19, [sp, #16]
  408f54:	ldp	x29, x30, [sp], #288
  408f58:	ret
  408f5c:	stp	x29, x30, [sp, #-432]!
  408f60:	mov	x29, sp
  408f64:	str	x19, [sp, #16]
  408f68:	str	w0, [sp, #44]
  408f6c:	str	x1, [sp, #32]
  408f70:	str	x2, [sp, #384]
  408f74:	str	x3, [sp, #392]
  408f78:	str	x4, [sp, #400]
  408f7c:	str	x5, [sp, #408]
  408f80:	str	x6, [sp, #416]
  408f84:	str	x7, [sp, #424]
  408f88:	str	q0, [sp, #256]
  408f8c:	str	q1, [sp, #272]
  408f90:	str	q2, [sp, #288]
  408f94:	str	q3, [sp, #304]
  408f98:	str	q4, [sp, #320]
  408f9c:	str	q5, [sp, #336]
  408fa0:	str	q6, [sp, #352]
  408fa4:	str	q7, [sp, #368]
  408fa8:	add	x0, sp, #0xf8
  408fac:	bl	4099d8 <ferror@plt+0x7068>
  408fb0:	add	x0, sp, #0x1b0
  408fb4:	str	x0, [sp, #216]
  408fb8:	add	x0, sp, #0x1b0
  408fbc:	str	x0, [sp, #224]
  408fc0:	add	x0, sp, #0x180
  408fc4:	str	x0, [sp, #232]
  408fc8:	mov	w0, #0xffffffd0            	// #-48
  408fcc:	str	w0, [sp, #240]
  408fd0:	mov	w0, #0xffffff80            	// #-128
  408fd4:	str	w0, [sp, #244]
  408fd8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  408fdc:	add	x0, x0, #0x9e8
  408fe0:	ldr	x1, [x0]
  408fe4:	add	x0, sp, #0x30
  408fe8:	mov	x3, #0x0                   	// #0
  408fec:	ldr	w2, [sp, #44]
  408ff0:	bl	4468fc <ferror@plt+0x43f8c>
  408ff4:	add	x1, sp, #0xd8
  408ff8:	add	x0, sp, #0x30
  408ffc:	mov	w4, #0xb                   	// #11
  409000:	mov	x3, x1
  409004:	ldr	x2, [sp, #32]
  409008:	mov	w1, #0xffffffff            	// #-1
  40900c:	bl	408368 <ferror@plt+0x59f8>
  409010:	strb	w0, [sp, #255]
  409014:	ldrb	w19, [sp, #255]
  409018:	add	x0, sp, #0x30
  40901c:	bl	446978 <ferror@plt+0x44008>
  409020:	add	x0, sp, #0xf8
  409024:	bl	409a04 <ferror@plt+0x7094>
  409028:	mov	w0, w19
  40902c:	ldr	x19, [sp, #16]
  409030:	ldp	x29, x30, [sp], #432
  409034:	ret
  409038:	stp	x29, x30, [sp, #-272]!
  40903c:	mov	x29, sp
  409040:	str	x19, [sp, #16]
  409044:	str	x0, [sp, #40]
  409048:	str	x1, [sp, #32]
  40904c:	str	x2, [sp, #224]
  409050:	str	x3, [sp, #232]
  409054:	str	x4, [sp, #240]
  409058:	str	x5, [sp, #248]
  40905c:	str	x6, [sp, #256]
  409060:	str	x7, [sp, #264]
  409064:	str	q0, [sp, #96]
  409068:	str	q1, [sp, #112]
  40906c:	str	q2, [sp, #128]
  409070:	str	q3, [sp, #144]
  409074:	str	q4, [sp, #160]
  409078:	str	q5, [sp, #176]
  40907c:	str	q6, [sp, #192]
  409080:	str	q7, [sp, #208]
  409084:	ldr	x0, [sp, #40]
  409088:	cmp	x0, #0x0
  40908c:	b.ne	4090a8 <ferror@plt+0x6738>  // b.any
  409090:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  409094:	add	x2, x0, #0x6b0
  409098:	mov	w1, #0x587                 	// #1415
  40909c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4090a0:	add	x0, x0, #0x118
  4090a4:	bl	4099a4 <ferror@plt+0x7034>
  4090a8:	add	x0, sp, #0x58
  4090ac:	bl	4099d8 <ferror@plt+0x7068>
  4090b0:	add	x0, sp, #0x110
  4090b4:	str	x0, [sp, #56]
  4090b8:	add	x0, sp, #0x110
  4090bc:	str	x0, [sp, #64]
  4090c0:	add	x0, sp, #0xe0
  4090c4:	str	x0, [sp, #72]
  4090c8:	mov	w0, #0xffffffd0            	// #-48
  4090cc:	str	w0, [sp, #80]
  4090d0:	mov	w0, #0xffffff80            	// #-128
  4090d4:	str	w0, [sp, #84]
  4090d8:	add	x0, sp, #0x38
  4090dc:	mov	w4, #0xb                   	// #11
  4090e0:	mov	x3, x0
  4090e4:	ldr	x2, [sp, #32]
  4090e8:	mov	w1, #0xffffffff            	// #-1
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	bl	408368 <ferror@plt+0x59f8>
  4090f4:	strb	w0, [sp, #95]
  4090f8:	ldrb	w19, [sp, #95]
  4090fc:	add	x0, sp, #0x58
  409100:	bl	409a04 <ferror@plt+0x7094>
  409104:	mov	w0, w19
  409108:	ldr	x19, [sp, #16]
  40910c:	ldp	x29, x30, [sp], #272
  409110:	ret
  409114:	stp	x29, x30, [sp, #-432]!
  409118:	mov	x29, sp
  40911c:	str	x0, [sp, #24]
  409120:	str	x1, [sp, #376]
  409124:	str	x2, [sp, #384]
  409128:	str	x3, [sp, #392]
  40912c:	str	x4, [sp, #400]
  409130:	str	x5, [sp, #408]
  409134:	str	x6, [sp, #416]
  409138:	str	x7, [sp, #424]
  40913c:	str	q0, [sp, #240]
  409140:	str	q1, [sp, #256]
  409144:	str	q2, [sp, #272]
  409148:	str	q3, [sp, #288]
  40914c:	str	q4, [sp, #304]
  409150:	str	q5, [sp, #320]
  409154:	str	q6, [sp, #336]
  409158:	str	q7, [sp, #352]
  40915c:	add	x0, sp, #0xe8
  409160:	bl	4099d8 <ferror@plt+0x7068>
  409164:	add	x0, sp, #0x1b0
  409168:	str	x0, [sp, #200]
  40916c:	add	x0, sp, #0x1b0
  409170:	str	x0, [sp, #208]
  409174:	add	x0, sp, #0x170
  409178:	str	x0, [sp, #216]
  40917c:	mov	w0, #0xffffffc8            	// #-56
  409180:	str	w0, [sp, #224]
  409184:	mov	w0, #0xffffff80            	// #-128
  409188:	str	w0, [sp, #228]
  40918c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409190:	add	x0, x0, #0x9e8
  409194:	ldr	x1, [x0]
  409198:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40919c:	add	x0, x0, #0x9e0
  4091a0:	ldr	w2, [x0]
  4091a4:	add	x0, sp, #0x20
  4091a8:	mov	x3, #0x0                   	// #0
  4091ac:	bl	4468fc <ferror@plt+0x43f8c>
  4091b0:	add	x1, sp, #0xc8
  4091b4:	add	x0, sp, #0x20
  4091b8:	mov	w4, #0x4                   	// #4
  4091bc:	mov	x3, x1
  4091c0:	ldr	x2, [sp, #24]
  4091c4:	mov	w1, #0xffffffff            	// #-1
  4091c8:	bl	408368 <ferror@plt+0x59f8>
  4091cc:	add	x0, sp, #0x20
  4091d0:	bl	446978 <ferror@plt+0x44008>
  4091d4:	add	x0, sp, #0xe8
  4091d8:	bl	409a04 <ferror@plt+0x7094>
  4091dc:	nop
  4091e0:	ldp	x29, x30, [sp], #432
  4091e4:	ret
  4091e8:	stp	x29, x30, [sp, #-416]!
  4091ec:	mov	x29, sp
  4091f0:	str	w0, [sp, #44]
  4091f4:	str	x1, [sp, #32]
  4091f8:	str	x2, [sp, #24]
  4091fc:	str	x3, [sp, #16]
  409200:	str	x4, [sp, #384]
  409204:	str	x5, [sp, #392]
  409208:	str	x6, [sp, #400]
  40920c:	str	x7, [sp, #408]
  409210:	str	q0, [sp, #256]
  409214:	str	q1, [sp, #272]
  409218:	str	q2, [sp, #288]
  40921c:	str	q3, [sp, #304]
  409220:	str	q4, [sp, #320]
  409224:	str	q5, [sp, #336]
  409228:	str	q6, [sp, #352]
  40922c:	str	q7, [sp, #368]
  409230:	add	x0, sp, #0xf8
  409234:	bl	4099d8 <ferror@plt+0x7068>
  409238:	add	x0, sp, #0x1a0
  40923c:	str	x0, [sp, #216]
  409240:	add	x0, sp, #0x1a0
  409244:	str	x0, [sp, #224]
  409248:	add	x0, sp, #0x180
  40924c:	str	x0, [sp, #232]
  409250:	mov	w0, #0xffffffe0            	// #-32
  409254:	str	w0, [sp, #240]
  409258:	mov	w0, #0xffffff80            	// #-128
  40925c:	str	w0, [sp, #244]
  409260:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409264:	add	x0, x0, #0x9e8
  409268:	ldr	x1, [x0]
  40926c:	add	x0, sp, #0x30
  409270:	mov	x3, #0x0                   	// #0
  409274:	ldr	w2, [sp, #44]
  409278:	bl	4468fc <ferror@plt+0x43f8c>
  40927c:	add	x1, sp, #0xd8
  409280:	add	x0, sp, #0x30
  409284:	mov	w6, #0x4                   	// #4
  409288:	mov	x5, x1
  40928c:	ldr	x4, [sp, #16]
  409290:	ldr	x3, [sp, #24]
  409294:	ldr	x2, [sp, #32]
  409298:	mov	w1, #0xffffffff            	// #-1
  40929c:	bl	408440 <ferror@plt+0x5ad0>
  4092a0:	add	x0, sp, #0x30
  4092a4:	bl	446978 <ferror@plt+0x44008>
  4092a8:	add	x0, sp, #0xf8
  4092ac:	bl	409a04 <ferror@plt+0x7094>
  4092b0:	nop
  4092b4:	ldp	x29, x30, [sp], #416
  4092b8:	ret
  4092bc:	stp	x29, x30, [sp, #-416]!
  4092c0:	mov	x29, sp
  4092c4:	str	w0, [sp, #28]
  4092c8:	str	x1, [sp, #16]
  4092cc:	str	x2, [sp, #368]
  4092d0:	str	x3, [sp, #376]
  4092d4:	str	x4, [sp, #384]
  4092d8:	str	x5, [sp, #392]
  4092dc:	str	x6, [sp, #400]
  4092e0:	str	x7, [sp, #408]
  4092e4:	str	q0, [sp, #240]
  4092e8:	str	q1, [sp, #256]
  4092ec:	str	q2, [sp, #272]
  4092f0:	str	q3, [sp, #288]
  4092f4:	str	q4, [sp, #304]
  4092f8:	str	q5, [sp, #320]
  4092fc:	str	q6, [sp, #336]
  409300:	str	q7, [sp, #352]
  409304:	add	x0, sp, #0xe8
  409308:	bl	4099d8 <ferror@plt+0x7068>
  40930c:	add	x0, sp, #0x1a0
  409310:	str	x0, [sp, #200]
  409314:	add	x0, sp, #0x1a0
  409318:	str	x0, [sp, #208]
  40931c:	add	x0, sp, #0x170
  409320:	str	x0, [sp, #216]
  409324:	mov	w0, #0xffffffd0            	// #-48
  409328:	str	w0, [sp, #224]
  40932c:	mov	w0, #0xffffff80            	// #-128
  409330:	str	w0, [sp, #228]
  409334:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409338:	add	x0, x0, #0x9e8
  40933c:	ldr	x1, [x0]
  409340:	add	x0, sp, #0x20
  409344:	mov	x3, #0x0                   	// #0
  409348:	ldr	w2, [sp, #28]
  40934c:	bl	4468fc <ferror@plt+0x43f8c>
  409350:	add	x1, sp, #0xc8
  409354:	add	x0, sp, #0x20
  409358:	mov	w4, #0x4                   	// #4
  40935c:	mov	x3, x1
  409360:	ldr	x2, [sp, #16]
  409364:	mov	w1, #0xffffffff            	// #-1
  409368:	bl	408368 <ferror@plt+0x59f8>
  40936c:	add	x0, sp, #0x20
  409370:	bl	446978 <ferror@plt+0x44008>
  409374:	add	x0, sp, #0xe8
  409378:	bl	409a04 <ferror@plt+0x7094>
  40937c:	nop
  409380:	ldp	x29, x30, [sp], #416
  409384:	ret
  409388:	stp	x29, x30, [sp, #-256]!
  40938c:	mov	x29, sp
  409390:	str	x0, [sp, #24]
  409394:	str	x1, [sp, #16]
  409398:	str	x2, [sp, #208]
  40939c:	str	x3, [sp, #216]
  4093a0:	str	x4, [sp, #224]
  4093a4:	str	x5, [sp, #232]
  4093a8:	str	x6, [sp, #240]
  4093ac:	str	x7, [sp, #248]
  4093b0:	str	q0, [sp, #80]
  4093b4:	str	q1, [sp, #96]
  4093b8:	str	q2, [sp, #112]
  4093bc:	str	q3, [sp, #128]
  4093c0:	str	q4, [sp, #144]
  4093c4:	str	q5, [sp, #160]
  4093c8:	str	q6, [sp, #176]
  4093cc:	str	q7, [sp, #192]
  4093d0:	ldr	x0, [sp, #24]
  4093d4:	cmp	x0, #0x0
  4093d8:	b.ne	4093f4 <ferror@plt+0x6a84>  // b.any
  4093dc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4093e0:	add	x2, x0, #0x6c0
  4093e4:	mov	w1, #0x5be                 	// #1470
  4093e8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4093ec:	add	x0, x0, #0x118
  4093f0:	bl	4099a4 <ferror@plt+0x7034>
  4093f4:	add	x0, sp, #0x48
  4093f8:	bl	4099d8 <ferror@plt+0x7068>
  4093fc:	add	x0, sp, #0x100
  409400:	str	x0, [sp, #40]
  409404:	add	x0, sp, #0x100
  409408:	str	x0, [sp, #48]
  40940c:	add	x0, sp, #0xd0
  409410:	str	x0, [sp, #56]
  409414:	mov	w0, #0xffffffd0            	// #-48
  409418:	str	w0, [sp, #64]
  40941c:	mov	w0, #0xffffff80            	// #-128
  409420:	str	w0, [sp, #68]
  409424:	add	x0, sp, #0x28
  409428:	mov	w4, #0x4                   	// #4
  40942c:	mov	x3, x0
  409430:	ldr	x2, [sp, #16]
  409434:	mov	w1, #0xffffffff            	// #-1
  409438:	ldr	x0, [sp, #24]
  40943c:	bl	408368 <ferror@plt+0x59f8>
  409440:	add	x0, sp, #0x48
  409444:	bl	409a04 <ferror@plt+0x7094>
  409448:	nop
  40944c:	ldp	x29, x30, [sp], #256
  409450:	ret
  409454:	stp	x29, x30, [sp, #-432]!
  409458:	mov	x29, sp
  40945c:	str	x0, [sp, #24]
  409460:	str	x1, [sp, #376]
  409464:	str	x2, [sp, #384]
  409468:	str	x3, [sp, #392]
  40946c:	str	x4, [sp, #400]
  409470:	str	x5, [sp, #408]
  409474:	str	x6, [sp, #416]
  409478:	str	x7, [sp, #424]
  40947c:	str	q0, [sp, #240]
  409480:	str	q1, [sp, #256]
  409484:	str	q2, [sp, #272]
  409488:	str	q3, [sp, #288]
  40948c:	str	q4, [sp, #304]
  409490:	str	q5, [sp, #320]
  409494:	str	q6, [sp, #336]
  409498:	str	q7, [sp, #352]
  40949c:	add	x0, sp, #0xe8
  4094a0:	bl	4099d8 <ferror@plt+0x7068>
  4094a4:	add	x0, sp, #0x1b0
  4094a8:	str	x0, [sp, #200]
  4094ac:	add	x0, sp, #0x1b0
  4094b0:	str	x0, [sp, #208]
  4094b4:	add	x0, sp, #0x170
  4094b8:	str	x0, [sp, #216]
  4094bc:	mov	w0, #0xffffffc8            	// #-56
  4094c0:	str	w0, [sp, #224]
  4094c4:	mov	w0, #0xffffff80            	// #-128
  4094c8:	str	w0, [sp, #228]
  4094cc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4094d0:	add	x0, x0, #0x9e8
  4094d4:	ldr	x1, [x0]
  4094d8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4094dc:	add	x0, x0, #0x9e0
  4094e0:	ldr	w2, [x0]
  4094e4:	add	x0, sp, #0x20
  4094e8:	mov	x3, #0x0                   	// #0
  4094ec:	bl	4468fc <ferror@plt+0x43f8c>
  4094f0:	add	x1, sp, #0xc8
  4094f4:	add	x0, sp, #0x20
  4094f8:	mov	w4, #0x5                   	// #5
  4094fc:	mov	x3, x1
  409500:	ldr	x2, [sp, #24]
  409504:	mov	w1, #0xffffffff            	// #-1
  409508:	bl	408368 <ferror@plt+0x59f8>
  40950c:	add	x0, sp, #0x20
  409510:	bl	446978 <ferror@plt+0x44008>
  409514:	add	x0, sp, #0xe8
  409518:	bl	409a04 <ferror@plt+0x7094>
  40951c:	nop
  409520:	ldp	x29, x30, [sp], #432
  409524:	ret
  409528:	stp	x29, x30, [sp, #-416]!
  40952c:	mov	x29, sp
  409530:	str	w0, [sp, #28]
  409534:	str	x1, [sp, #16]
  409538:	str	x2, [sp, #368]
  40953c:	str	x3, [sp, #376]
  409540:	str	x4, [sp, #384]
  409544:	str	x5, [sp, #392]
  409548:	str	x6, [sp, #400]
  40954c:	str	x7, [sp, #408]
  409550:	str	q0, [sp, #240]
  409554:	str	q1, [sp, #256]
  409558:	str	q2, [sp, #272]
  40955c:	str	q3, [sp, #288]
  409560:	str	q4, [sp, #304]
  409564:	str	q5, [sp, #320]
  409568:	str	q6, [sp, #336]
  40956c:	str	q7, [sp, #352]
  409570:	add	x0, sp, #0xe8
  409574:	bl	4099d8 <ferror@plt+0x7068>
  409578:	add	x0, sp, #0x1a0
  40957c:	str	x0, [sp, #200]
  409580:	add	x0, sp, #0x1a0
  409584:	str	x0, [sp, #208]
  409588:	add	x0, sp, #0x170
  40958c:	str	x0, [sp, #216]
  409590:	mov	w0, #0xffffffd0            	// #-48
  409594:	str	w0, [sp, #224]
  409598:	mov	w0, #0xffffff80            	// #-128
  40959c:	str	w0, [sp, #228]
  4095a0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4095a4:	add	x0, x0, #0x9e8
  4095a8:	ldr	x1, [x0]
  4095ac:	add	x0, sp, #0x20
  4095b0:	mov	x3, #0x0                   	// #0
  4095b4:	ldr	w2, [sp, #28]
  4095b8:	bl	4468fc <ferror@plt+0x43f8c>
  4095bc:	add	x1, sp, #0xc8
  4095c0:	add	x0, sp, #0x20
  4095c4:	mov	w4, #0x5                   	// #5
  4095c8:	mov	x3, x1
  4095cc:	ldr	x2, [sp, #16]
  4095d0:	mov	w1, #0xffffffff            	// #-1
  4095d4:	bl	408368 <ferror@plt+0x59f8>
  4095d8:	add	x0, sp, #0x20
  4095dc:	bl	446978 <ferror@plt+0x44008>
  4095e0:	add	x0, sp, #0xe8
  4095e4:	bl	409a04 <ferror@plt+0x7094>
  4095e8:	nop
  4095ec:	ldp	x29, x30, [sp], #416
  4095f0:	ret
  4095f4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4095f8:	add	x0, x0, #0x440
  4095fc:	ldr	x0, [x0]
  409600:	ldr	w0, [x0, #24]
  409604:	cmp	w0, #0x0
  409608:	b.ne	409624 <ferror@plt+0x6cb4>  // b.any
  40960c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409610:	add	x0, x0, #0x440
  409614:	ldr	x0, [x0]
  409618:	ldr	w0, [x0, #28]
  40961c:	cmp	w0, #0x0
  409620:	b.eq	40962c <ferror@plt+0x6cbc>  // b.none
  409624:	mov	w0, #0x1                   	// #1
  409628:	b	409630 <ferror@plt+0x6cc0>
  40962c:	mov	w0, #0x0                   	// #0
  409630:	ret
  409634:	stp	x29, x30, [sp, #-416]!
  409638:	mov	x29, sp
  40963c:	str	w0, [sp, #28]
  409640:	str	x1, [sp, #16]
  409644:	str	x2, [sp, #368]
  409648:	str	x3, [sp, #376]
  40964c:	str	x4, [sp, #384]
  409650:	str	x5, [sp, #392]
  409654:	str	x6, [sp, #400]
  409658:	str	x7, [sp, #408]
  40965c:	str	q0, [sp, #240]
  409660:	str	q1, [sp, #256]
  409664:	str	q2, [sp, #272]
  409668:	str	q3, [sp, #288]
  40966c:	str	q4, [sp, #304]
  409670:	str	q5, [sp, #320]
  409674:	str	q6, [sp, #336]
  409678:	str	q7, [sp, #352]
  40967c:	add	x0, sp, #0xe8
  409680:	bl	4099d8 <ferror@plt+0x7068>
  409684:	add	x0, sp, #0x1a0
  409688:	str	x0, [sp, #200]
  40968c:	add	x0, sp, #0x1a0
  409690:	str	x0, [sp, #208]
  409694:	add	x0, sp, #0x170
  409698:	str	x0, [sp, #216]
  40969c:	mov	w0, #0xffffffd0            	// #-48
  4096a0:	str	w0, [sp, #224]
  4096a4:	mov	w0, #0xffffff80            	// #-128
  4096a8:	str	w0, [sp, #228]
  4096ac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4096b0:	add	x0, x0, #0x9e8
  4096b4:	ldr	x1, [x0]
  4096b8:	add	x0, sp, #0x20
  4096bc:	mov	x3, #0x0                   	// #0
  4096c0:	ldr	w2, [sp, #28]
  4096c4:	bl	4468fc <ferror@plt+0x43f8c>
  4096c8:	add	x1, sp, #0xc8
  4096cc:	add	x0, sp, #0x20
  4096d0:	mov	w4, #0x2                   	// #2
  4096d4:	mov	x3, x1
  4096d8:	ldr	x2, [sp, #16]
  4096dc:	mov	w1, #0xffffffff            	// #-1
  4096e0:	bl	408368 <ferror@plt+0x59f8>
  4096e4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4096e8:	add	x2, x0, #0x6d0
  4096ec:	mov	w1, #0x5f6                 	// #1526
  4096f0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4096f4:	add	x0, x0, #0x118
  4096f8:	bl	4099a4 <ferror@plt+0x7034>
  4096fc:	stp	x29, x30, [sp, #-432]!
  409700:	mov	x29, sp
  409704:	str	x0, [sp, #24]
  409708:	str	x1, [sp, #376]
  40970c:	str	x2, [sp, #384]
  409710:	str	x3, [sp, #392]
  409714:	str	x4, [sp, #400]
  409718:	str	x5, [sp, #408]
  40971c:	str	x6, [sp, #416]
  409720:	str	x7, [sp, #424]
  409724:	str	q0, [sp, #240]
  409728:	str	q1, [sp, #256]
  40972c:	str	q2, [sp, #272]
  409730:	str	q3, [sp, #288]
  409734:	str	q4, [sp, #304]
  409738:	str	q5, [sp, #320]
  40973c:	str	q6, [sp, #336]
  409740:	str	q7, [sp, #352]
  409744:	add	x0, sp, #0xe8
  409748:	bl	4099d8 <ferror@plt+0x7068>
  40974c:	add	x0, sp, #0x1b0
  409750:	str	x0, [sp, #200]
  409754:	add	x0, sp, #0x1b0
  409758:	str	x0, [sp, #208]
  40975c:	add	x0, sp, #0x170
  409760:	str	x0, [sp, #216]
  409764:	mov	w0, #0xffffffc8            	// #-56
  409768:	str	w0, [sp, #224]
  40976c:	mov	w0, #0xffffff80            	// #-128
  409770:	str	w0, [sp, #228]
  409774:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409778:	add	x0, x0, #0x9e8
  40977c:	ldr	x1, [x0]
  409780:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409784:	add	x0, x0, #0x9e0
  409788:	ldr	w2, [x0]
  40978c:	add	x0, sp, #0x20
  409790:	mov	x3, #0x0                   	// #0
  409794:	bl	4468fc <ferror@plt+0x43f8c>
  409798:	add	x1, sp, #0xc8
  40979c:	add	x0, sp, #0x20
  4097a0:	mov	w4, #0x3                   	// #3
  4097a4:	mov	x3, x1
  4097a8:	ldr	x2, [sp, #24]
  4097ac:	mov	w1, #0xffffffff            	// #-1
  4097b0:	bl	408368 <ferror@plt+0x59f8>
  4097b4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4097b8:	add	x2, x0, #0x6e0
  4097bc:	mov	w1, #0x607                 	// #1543
  4097c0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4097c4:	add	x0, x0, #0x118
  4097c8:	bl	4099a4 <ferror@plt+0x7034>
  4097cc:	stp	x29, x30, [sp, #-432]!
  4097d0:	mov	x29, sp
  4097d4:	str	x0, [sp, #24]
  4097d8:	str	x1, [sp, #376]
  4097dc:	str	x2, [sp, #384]
  4097e0:	str	x3, [sp, #392]
  4097e4:	str	x4, [sp, #400]
  4097e8:	str	x5, [sp, #408]
  4097ec:	str	x6, [sp, #416]
  4097f0:	str	x7, [sp, #424]
  4097f4:	str	q0, [sp, #240]
  4097f8:	str	q1, [sp, #256]
  4097fc:	str	q2, [sp, #272]
  409800:	str	q3, [sp, #288]
  409804:	str	q4, [sp, #304]
  409808:	str	q5, [sp, #320]
  40980c:	str	q6, [sp, #336]
  409810:	str	q7, [sp, #352]
  409814:	add	x0, sp, #0xe8
  409818:	bl	4099d8 <ferror@plt+0x7068>
  40981c:	add	x0, sp, #0x1b0
  409820:	str	x0, [sp, #200]
  409824:	add	x0, sp, #0x1b0
  409828:	str	x0, [sp, #208]
  40982c:	add	x0, sp, #0x170
  409830:	str	x0, [sp, #216]
  409834:	mov	w0, #0xffffffc8            	// #-56
  409838:	str	w0, [sp, #224]
  40983c:	mov	w0, #0xffffff80            	// #-128
  409840:	str	w0, [sp, #228]
  409844:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409848:	add	x0, x0, #0x9e8
  40984c:	ldr	x1, [x0]
  409850:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409854:	add	x0, x0, #0x9e0
  409858:	ldr	w2, [x0]
  40985c:	add	x0, sp, #0x20
  409860:	mov	x3, #0x0                   	// #0
  409864:	bl	4468fc <ferror@plt+0x43f8c>
  409868:	add	x1, sp, #0xc8
  40986c:	add	x0, sp, #0x20
  409870:	mov	w4, #0xd                   	// #13
  409874:	mov	x3, x1
  409878:	ldr	x2, [sp, #24]
  40987c:	mov	w1, #0xffffffff            	// #-1
  409880:	bl	408368 <ferror@plt+0x59f8>
  409884:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  409888:	add	x2, x0, #0x6f0
  40988c:	mov	w1, #0x617                 	// #1559
  409890:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  409894:	add	x0, x0, #0x118
  409898:	bl	4099a4 <ferror@plt+0x7034>
  40989c:	stp	x29, x30, [sp, #-272]!
  4098a0:	mov	x29, sp
  4098a4:	str	x0, [sp, #56]
  4098a8:	str	x1, [sp, #48]
  4098ac:	str	x2, [sp, #224]
  4098b0:	str	x3, [sp, #232]
  4098b4:	str	x4, [sp, #240]
  4098b8:	str	x5, [sp, #248]
  4098bc:	str	x6, [sp, #256]
  4098c0:	str	x7, [sp, #264]
  4098c4:	str	q0, [sp, #96]
  4098c8:	str	q1, [sp, #112]
  4098cc:	str	q2, [sp, #128]
  4098d0:	str	q3, [sp, #144]
  4098d4:	str	q4, [sp, #160]
  4098d8:	str	q5, [sp, #176]
  4098dc:	str	q6, [sp, #192]
  4098e0:	str	q7, [sp, #208]
  4098e4:	add	x0, sp, #0x110
  4098e8:	str	x0, [sp, #64]
  4098ec:	add	x0, sp, #0x110
  4098f0:	str	x0, [sp, #72]
  4098f4:	add	x0, sp, #0xe0
  4098f8:	str	x0, [sp, #80]
  4098fc:	mov	w0, #0xffffffd0            	// #-48
  409900:	str	w0, [sp, #88]
  409904:	mov	w0, #0xffffff80            	// #-128
  409908:	str	w0, [sp, #92]
  40990c:	ldr	x0, [sp, #48]
  409910:	bl	402930 <gettext@plt>
  409914:	mov	x4, x0
  409918:	add	x2, sp, #0x10
  40991c:	add	x3, sp, #0x40
  409920:	ldp	x0, x1, [x3]
  409924:	stp	x0, x1, [x2]
  409928:	ldp	x0, x1, [x3, #16]
  40992c:	stp	x0, x1, [x2, #16]
  409930:	add	x0, sp, #0x10
  409934:	mov	x2, x0
  409938:	mov	x1, x4
  40993c:	ldr	x0, [sp, #56]
  409940:	bl	4028a0 <vfprintf@plt>
  409944:	nop
  409948:	ldp	x29, x30, [sp], #272
  40994c:	ret
  409950:	stp	x29, x30, [sp, #-32]!
  409954:	mov	x29, sp
  409958:	str	x0, [sp, #24]
  40995c:	ldr	x0, [sp, #24]
  409960:	ldr	w0, [x0, #216]
  409964:	cmp	w0, #0x2
  409968:	b.gt	409978 <ferror@plt+0x7008>
  40996c:	ldr	x0, [sp, #24]
  409970:	ldr	x0, [x0]
  409974:	bl	417ffc <ferror@plt+0x1568c>
  409978:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40997c:	add	x0, x0, #0x7a8
  409980:	ldr	x2, [x0]
  409984:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  409988:	add	x1, x0, #0x710
  40998c:	mov	x0, x2
  409990:	bl	40989c <ferror@plt+0x6f2c>
  409994:	mov	w1, #0x3                   	// #3
  409998:	ldr	x0, [sp, #24]
  40999c:	bl	406a74 <ferror@plt+0x4104>
  4099a0:	bl	409aac <ferror@plt+0x713c>
  4099a4:	stp	x29, x30, [sp, #-48]!
  4099a8:	mov	x29, sp
  4099ac:	str	x0, [sp, #40]
  4099b0:	str	w1, [sp, #36]
  4099b4:	str	x2, [sp, #24]
  4099b8:	ldr	x0, [sp, #40]
  4099bc:	bl	407ff0 <ferror@plt+0x5680>
  4099c0:	ldr	w3, [sp, #36]
  4099c4:	mov	x2, x0
  4099c8:	ldr	x1, [sp, #24]
  4099cc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4099d0:	add	x0, x0, #0x750
  4099d4:	bl	4096fc <ferror@plt+0x6d8c>
  4099d8:	sub	sp, sp, #0x10
  4099dc:	str	x0, [sp, #8]
  4099e0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4099e4:	add	x0, x0, #0x440
  4099e8:	ldr	x0, [x0]
  4099ec:	ldr	w1, [x0, #240]
  4099f0:	add	w1, w1, #0x1
  4099f4:	str	w1, [x0, #240]
  4099f8:	nop
  4099fc:	add	sp, sp, #0x10
  409a00:	ret
  409a04:	stp	x29, x30, [sp, #-32]!
  409a08:	mov	x29, sp
  409a0c:	str	x0, [sp, #24]
  409a10:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409a14:	add	x0, x0, #0x440
  409a18:	ldr	x0, [x0]
  409a1c:	ldr	w1, [x0, #240]
  409a20:	sub	w1, w1, #0x1
  409a24:	str	w1, [x0, #240]
  409a28:	ldr	w0, [x0, #240]
  409a2c:	cmp	w0, #0x0
  409a30:	cset	w0, eq  // eq = none
  409a34:	and	w0, w0, #0xff
  409a38:	cmp	w0, #0x0
  409a3c:	b.eq	409aa0 <ferror@plt+0x7130>  // b.none
  409a40:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409a44:	add	x0, x0, #0x440
  409a48:	ldr	x0, [x0]
  409a4c:	ldr	w0, [x0, #244]
  409a50:	cmp	w0, #0x0
  409a54:	b.le	409a90 <ferror@plt+0x7120>
  409a58:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409a5c:	add	x0, x0, #0x440
  409a60:	ldr	x0, [x0]
  409a64:	ldr	x0, [x0, #256]
  409a68:	cmp	x0, #0x0
  409a6c:	b.eq	409a90 <ferror@plt+0x7120>  // b.none
  409a70:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409a74:	add	x0, x0, #0x440
  409a78:	ldr	x0, [x0]
  409a7c:	ldr	x1, [x0, #256]
  409a80:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409a84:	add	x0, x0, #0x440
  409a88:	ldr	x0, [x0]
  409a8c:	blr	x1
  409a90:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409a94:	add	x0, x0, #0x440
  409a98:	ldr	x0, [x0]
  409a9c:	str	wzr, [x0, #244]
  409aa0:	nop
  409aa4:	ldp	x29, x30, [sp], #32
  409aa8:	ret
  409aac:	stp	x29, x30, [sp, #-16]!
  409ab0:	mov	x29, sp
  409ab4:	bl	402650 <abort@plt>
  409ab8:	sub	sp, sp, #0x10
  409abc:	str	x0, [sp, #8]
  409ac0:	str	x1, [sp]
  409ac4:	ldr	x0, [sp]
  409ac8:	add	sp, sp, #0x10
  409acc:	ret
  409ad0:	sub	sp, sp, #0x10
  409ad4:	str	x0, [sp, #8]
  409ad8:	str	w1, [sp, #4]
  409adc:	ldr	x0, [sp, #8]
  409ae0:	ldr	w0, [x0]
  409ae4:	ldr	w1, [sp, #4]
  409ae8:	sub	w0, w1, w0
  409aec:	ldr	x1, [sp, #8]
  409af0:	ldrb	w1, [x1, #6]
  409af4:	lsr	w1, w0, w1
  409af8:	ldr	x0, [sp, #8]
  409afc:	ldr	w0, [x0, #16]
  409b00:	add	w0, w1, w0
  409b04:	add	sp, sp, #0x10
  409b08:	ret
  409b0c:	sub	sp, sp, #0x10
  409b10:	str	x0, [sp, #8]
  409b14:	str	w1, [sp, #4]
  409b18:	ldr	x0, [sp, #8]
  409b1c:	ldr	w0, [x0]
  409b20:	ldr	w1, [sp, #4]
  409b24:	sub	w0, w1, w0
  409b28:	ldr	x1, [sp, #8]
  409b2c:	ldrb	w1, [x1, #6]
  409b30:	mov	w2, w1
  409b34:	mov	w1, #0x1                   	// #1
  409b38:	lsl	w1, w1, w2
  409b3c:	sub	w1, w1, #0x1
  409b40:	and	w0, w0, w1
  409b44:	ldr	x1, [sp, #8]
  409b48:	ldrb	w1, [x1, #7]
  409b4c:	lsr	w0, w0, w1
  409b50:	add	sp, sp, #0x10
  409b54:	ret
  409b58:	sub	sp, sp, #0x10
  409b5c:	str	x0, [sp, #8]
  409b60:	ldr	x0, [sp, #8]
  409b64:	ldr	w0, [x0, #20]
  409b68:	add	sp, sp, #0x10
  409b6c:	ret
  409b70:	sub	sp, sp, #0x10
  409b74:	str	x0, [sp, #8]
  409b78:	ldr	x0, [sp, #8]
  409b7c:	ldr	w0, [x0, #20]
  409b80:	cmp	w0, #0x0
  409b84:	cset	w0, eq  // eq = none
  409b88:	and	w0, w0, #0xff
  409b8c:	add	sp, sp, #0x10
  409b90:	ret
  409b94:	sub	sp, sp, #0x10
  409b98:	str	x0, [sp, #8]
  409b9c:	ldr	x0, [sp, #8]
  409ba0:	ldr	x0, [x0, #8]
  409ba4:	add	sp, sp, #0x10
  409ba8:	ret
  409bac:	stp	x29, x30, [sp, #-32]!
  409bb0:	mov	x29, sp
  409bb4:	str	x0, [sp, #24]
  409bb8:	str	w1, [sp, #20]
  409bbc:	str	w2, [sp, #16]
  409bc0:	ldr	w2, [sp, #16]
  409bc4:	ldr	w1, [sp, #20]
  409bc8:	ldr	x0, [sp, #24]
  409bcc:	bl	445468 <ferror@plt+0x42af8>
  409bd0:	mvn	w0, w0
  409bd4:	lsr	w0, w0, #31
  409bd8:	and	w0, w0, #0xff
  409bdc:	ldp	x29, x30, [sp], #32
  409be0:	ret
  409be4:	stp	x29, x30, [sp, #-32]!
  409be8:	mov	x29, sp
  409bec:	str	x0, [sp, #24]
  409bf0:	ldr	x0, [sp, #24]
  409bf4:	add	x0, x0, #0x78
  409bf8:	bl	409cec <ferror@plt+0x737c>
  409bfc:	ldp	x29, x30, [sp], #32
  409c00:	ret
  409c04:	stp	x29, x30, [sp, #-32]!
  409c08:	mov	x29, sp
  409c0c:	str	x0, [sp, #24]
  409c10:	str	w1, [sp, #20]
  409c14:	ldr	x0, [sp, #24]
  409c18:	add	x0, x0, #0x78
  409c1c:	ldr	w1, [sp, #20]
  409c20:	bl	409d04 <ferror@plt+0x7394>
  409c24:	ldr	x0, [x0]
  409c28:	ldp	x29, x30, [sp], #32
  409c2c:	ret
  409c30:	sub	sp, sp, #0x10
  409c34:	str	x0, [sp, #8]
  409c38:	ldr	x0, [sp, #8]
  409c3c:	ldrb	w0, [x0, #161]
  409c40:	eor	w0, w0, #0x1
  409c44:	and	w0, w0, #0xff
  409c48:	add	sp, sp, #0x10
  409c4c:	ret
  409c50:	sub	sp, sp, #0x10
  409c54:	str	x0, [sp, #8]
  409c58:	ldr	x0, [sp, #8]
  409c5c:	ldr	w0, [x0]
  409c60:	add	sp, sp, #0x10
  409c64:	ret
  409c68:	sub	sp, sp, #0x10
  409c6c:	str	x0, [sp, #8]
  409c70:	ldr	x0, [sp, #8]
  409c74:	ldr	w0, [x0, #4]
  409c78:	add	sp, sp, #0x10
  409c7c:	ret
  409c80:	sub	sp, sp, #0x10
  409c84:	str	x0, [sp, #8]
  409c88:	ldr	x0, [sp, #8]
  409c8c:	ldr	x0, [x0, #8]
  409c90:	add	sp, sp, #0x10
  409c94:	ret
  409c98:	stp	x29, x30, [sp, #-32]!
  409c9c:	mov	x29, sp
  409ca0:	strb	w0, [sp, #31]
  409ca4:	str	x1, [sp, #16]
  409ca8:	ldr	x0, [sp, #16]
  409cac:	bl	402330 <strlen@plt>
  409cb0:	mov	x2, x0
  409cb4:	ldr	x1, [sp, #16]
  409cb8:	ldrb	w0, [sp, #31]
  409cbc:	bl	409f6c <ferror@plt+0x75fc>
  409cc0:	ldp	x29, x30, [sp], #32
  409cc4:	ret
  409cc8:	stp	x29, x30, [sp, #-32]!
  409ccc:	mov	x29, sp
  409cd0:	str	x0, [sp, #24]
  409cd4:	ldr	x0, [sp, #24]
  409cd8:	add	x0, x0, #0x8
  409cdc:	bl	409d54 <ferror@plt+0x73e4>
  409ce0:	nop
  409ce4:	ldp	x29, x30, [sp], #32
  409ce8:	ret
  409cec:	sub	sp, sp, #0x10
  409cf0:	str	x0, [sp, #8]
  409cf4:	ldr	x0, [sp, #8]
  409cf8:	ldr	w0, [x0]
  409cfc:	add	sp, sp, #0x10
  409d00:	ret
  409d04:	sub	sp, sp, #0x10
  409d08:	str	x0, [sp, #8]
  409d0c:	str	w1, [sp, #4]
  409d10:	ldr	w0, [sp, #4]
  409d14:	cmp	w0, #0x1
  409d18:	b.gt	409d34 <ferror@plt+0x73c4>
  409d1c:	ldrsw	x0, [sp, #4]
  409d20:	lsl	x0, x0, #3
  409d24:	ldr	x1, [sp, #8]
  409d28:	add	x0, x1, x0
  409d2c:	add	x0, x0, #0x8
  409d30:	b	409d4c <ferror@plt+0x73dc>
  409d34:	ldr	x0, [sp, #8]
  409d38:	ldr	x1, [x0, #32]
  409d3c:	ldrsw	x0, [sp, #4]
  409d40:	lsl	x0, x0, #3
  409d44:	sub	x0, x0, #0x10
  409d48:	add	x0, x1, x0
  409d4c:	add	sp, sp, #0x10
  409d50:	ret
  409d54:	stp	x29, x30, [sp, #-32]!
  409d58:	mov	x29, sp
  409d5c:	str	x0, [sp, #24]
  409d60:	ldr	x0, [sp, #24]
  409d64:	ldr	x0, [x0]
  409d68:	mov	x1, x0
  409d6c:	ldr	x0, [sp, #24]
  409d70:	bl	409d80 <ferror@plt+0x7410>
  409d74:	nop
  409d78:	ldp	x29, x30, [sp], #32
  409d7c:	ret
  409d80:	stp	x29, x30, [sp, #-64]!
  409d84:	mov	x29, sp
  409d88:	str	x0, [sp, #24]
  409d8c:	str	x1, [sp, #16]
  409d90:	str	xzr, [sp, #56]
  409d94:	str	xzr, [sp, #48]
  409d98:	ldr	x0, [sp, #16]
  409d9c:	cmp	x0, #0x0
  409da0:	b.eq	409ee8 <ferror@plt+0x7578>  // b.none
  409da4:	ldr	x0, [sp, #16]
  409da8:	ldr	x0, [x0]
  409dac:	mov	x1, x0
  409db0:	ldr	x0, [sp, #24]
  409db4:	bl	409ef4 <ferror@plt+0x7584>
  409db8:	ldr	x0, [sp, #16]
  409dbc:	ldr	x0, [x0, #8]
  409dc0:	mov	x1, x0
  409dc4:	ldr	x0, [sp, #24]
  409dc8:	bl	409f30 <ferror@plt+0x75c0>
  409dcc:	ldr	x0, [sp, #16]
  409dd0:	ldr	x1, [sp, #56]
  409dd4:	str	x1, [x0, #32]
  409dd8:	ldr	x0, [sp, #16]
  409ddc:	str	x0, [sp, #56]
  409de0:	ldr	x0, [sp, #56]
  409de4:	cmp	x0, #0x0
  409de8:	b.eq	409eec <ferror@plt+0x757c>  // b.none
  409dec:	ldr	x0, [sp, #56]
  409df0:	str	x0, [sp, #48]
  409df4:	str	xzr, [sp, #56]
  409df8:	ldr	x0, [sp, #48]
  409dfc:	cmp	x0, #0x0
  409e00:	b.eq	409de0 <ferror@plt+0x7470>  // b.none
  409e04:	ldr	x0, [sp, #48]
  409e08:	ldr	x0, [x0, #16]
  409e0c:	cmp	x0, #0x0
  409e10:	b.eq	409e60 <ferror@plt+0x74f0>  // b.none
  409e14:	ldr	x0, [sp, #48]
  409e18:	ldr	x0, [x0, #16]
  409e1c:	ldr	x0, [x0]
  409e20:	mov	x1, x0
  409e24:	ldr	x0, [sp, #24]
  409e28:	bl	409ef4 <ferror@plt+0x7584>
  409e2c:	ldr	x0, [sp, #48]
  409e30:	ldr	x0, [x0, #16]
  409e34:	ldr	x0, [x0, #8]
  409e38:	mov	x1, x0
  409e3c:	ldr	x0, [sp, #24]
  409e40:	bl	409f30 <ferror@plt+0x75c0>
  409e44:	ldr	x0, [sp, #48]
  409e48:	ldr	x0, [x0, #16]
  409e4c:	ldr	x1, [sp, #56]
  409e50:	str	x1, [x0, #32]
  409e54:	ldr	x0, [sp, #48]
  409e58:	ldr	x0, [x0, #16]
  409e5c:	str	x0, [sp, #56]
  409e60:	ldr	x0, [sp, #48]
  409e64:	ldr	x0, [x0, #24]
  409e68:	cmp	x0, #0x0
  409e6c:	b.eq	409ebc <ferror@plt+0x754c>  // b.none
  409e70:	ldr	x0, [sp, #48]
  409e74:	ldr	x0, [x0, #24]
  409e78:	ldr	x0, [x0]
  409e7c:	mov	x1, x0
  409e80:	ldr	x0, [sp, #24]
  409e84:	bl	409ef4 <ferror@plt+0x7584>
  409e88:	ldr	x0, [sp, #48]
  409e8c:	ldr	x0, [x0, #24]
  409e90:	ldr	x0, [x0, #8]
  409e94:	mov	x1, x0
  409e98:	ldr	x0, [sp, #24]
  409e9c:	bl	409f30 <ferror@plt+0x75c0>
  409ea0:	ldr	x0, [sp, #48]
  409ea4:	ldr	x0, [x0, #24]
  409ea8:	ldr	x1, [sp, #56]
  409eac:	str	x1, [x0, #32]
  409eb0:	ldr	x0, [sp, #48]
  409eb4:	ldr	x0, [x0, #24]
  409eb8:	str	x0, [sp, #56]
  409ebc:	ldr	x0, [sp, #48]
  409ec0:	str	x0, [sp, #40]
  409ec4:	ldr	x0, [sp, #40]
  409ec8:	ldr	x0, [x0, #32]
  409ecc:	str	x0, [sp, #48]
  409ed0:	ldr	x0, [sp, #40]
  409ed4:	cmp	x0, #0x0
  409ed8:	b.eq	409df8 <ferror@plt+0x7488>  // b.none
  409edc:	mov	x1, #0x28                  	// #40
  409ee0:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  409ee4:	b	409df8 <ferror@plt+0x7488>
  409ee8:	nop
  409eec:	ldp	x29, x30, [sp], #64
  409ef0:	ret
  409ef4:	stp	x29, x30, [sp, #-32]!
  409ef8:	mov	x29, sp
  409efc:	str	x0, [sp, #24]
  409f00:	str	x1, [sp, #16]
  409f04:	ldr	x0, [sp, #24]
  409f08:	ldr	x0, [x0, #16]
  409f0c:	cmp	x0, #0x0
  409f10:	b.eq	409f24 <ferror@plt+0x75b4>  // b.none
  409f14:	ldr	x0, [sp, #24]
  409f18:	ldr	x1, [x0, #16]
  409f1c:	ldr	x0, [sp, #16]
  409f20:	blr	x1
  409f24:	nop
  409f28:	ldp	x29, x30, [sp], #32
  409f2c:	ret
  409f30:	stp	x29, x30, [sp, #-32]!
  409f34:	mov	x29, sp
  409f38:	str	x0, [sp, #24]
  409f3c:	str	x1, [sp, #16]
  409f40:	ldr	x0, [sp, #24]
  409f44:	ldr	x0, [x0, #24]
  409f48:	cmp	x0, #0x0
  409f4c:	b.eq	409f60 <ferror@plt+0x75f0>  // b.none
  409f50:	ldr	x0, [sp, #24]
  409f54:	ldr	x1, [x0, #24]
  409f58:	ldr	x0, [sp, #16]
  409f5c:	blr	x1
  409f60:	nop
  409f64:	ldp	x29, x30, [sp], #32
  409f68:	ret
  409f6c:	stp	x29, x30, [sp, #-64]!
  409f70:	mov	x29, sp
  409f74:	strb	w0, [sp, #47]
  409f78:	str	x1, [sp, #32]
  409f7c:	str	x2, [sp, #24]
  409f80:	ldrb	w0, [sp, #47]
  409f84:	eor	w0, w0, #0x1
  409f88:	and	w0, w0, #0xff
  409f8c:	cmp	w0, #0x0
  409f90:	b.eq	409fa0 <ferror@plt+0x7630>  // b.none
  409f94:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  409f98:	add	x0, x0, #0x8a0
  409f9c:	b	40a028 <ferror@plt+0x76b8>
  409fa0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  409fa4:	add	x0, x0, #0x448
  409fa8:	str	x0, [sp, #56]
  409fac:	ldr	x0, [sp, #56]
  409fb0:	ldr	x0, [x0]
  409fb4:	cmp	x0, #0x0
  409fb8:	b.eq	40a004 <ferror@plt+0x7694>  // b.none
  409fbc:	ldr	x0, [sp, #56]
  409fc0:	ldrb	w0, [x0, #16]
  409fc4:	and	x0, x0, #0xff
  409fc8:	ldr	x1, [sp, #24]
  409fcc:	cmp	x1, x0
  409fd0:	b.ne	409ff0 <ferror@plt+0x7680>  // b.any
  409fd4:	ldr	x0, [sp, #56]
  409fd8:	ldr	x0, [x0]
  409fdc:	ldr	x2, [sp, #24]
  409fe0:	ldr	x1, [sp, #32]
  409fe4:	bl	402690 <memcmp@plt>
  409fe8:	cmp	w0, #0x0
  409fec:	b.eq	40a000 <ferror@plt+0x7690>  // b.none
  409ff0:	ldr	x0, [sp, #56]
  409ff4:	add	x0, x0, #0x18
  409ff8:	str	x0, [sp, #56]
  409ffc:	b	409fac <ferror@plt+0x763c>
  40a000:	nop
  40a004:	ldr	x0, [sp, #56]
  40a008:	ldr	x0, [x0]
  40a00c:	cmp	x0, #0x0
  40a010:	b.ne	40a020 <ferror@plt+0x76b0>  // b.any
  40a014:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a018:	add	x0, x0, #0x8a0
  40a01c:	b	40a028 <ferror@plt+0x76b8>
  40a020:	ldr	x0, [sp, #56]
  40a024:	ldr	x0, [x0, #8]
  40a028:	ldp	x29, x30, [sp], #64
  40a02c:	ret
  40a030:	sub	sp, sp, #0x10
  40a034:	strb	w0, [sp, #15]
  40a038:	ldrb	w0, [sp, #15]
  40a03c:	cmp	w0, #0x0
  40a040:	b.eq	40a050 <ferror@plt+0x76e0>  // b.none
  40a044:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a048:	add	x0, x0, #0x8a8
  40a04c:	b	40a058 <ferror@plt+0x76e8>
  40a050:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a054:	add	x0, x0, #0x8a0
  40a058:	add	sp, sp, #0x10
  40a05c:	ret
  40a060:	stp	x29, x30, [sp, #-80]!
  40a064:	mov	x29, sp
  40a068:	str	xzr, [sp, #48]
  40a06c:	str	xzr, [sp, #40]
  40a070:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a074:	add	x0, x0, #0x8b0
  40a078:	bl	4028d0 <getenv@plt>
  40a07c:	str	x0, [sp, #24]
  40a080:	ldr	x0, [sp, #24]
  40a084:	cmp	x0, #0x0
  40a088:	b.ne	40a094 <ferror@plt+0x7724>  // b.any
  40a08c:	mov	w0, #0x1                   	// #1
  40a090:	b	40a318 <ferror@plt+0x79a8>
  40a094:	ldr	x0, [sp, #24]
  40a098:	ldrb	w0, [x0]
  40a09c:	cmp	w0, #0x0
  40a0a0:	b.ne	40a0ac <ferror@plt+0x773c>  // b.any
  40a0a4:	mov	w0, #0x0                   	// #0
  40a0a8:	b	40a318 <ferror@plt+0x79a8>
  40a0ac:	ldr	x0, [sp, #24]
  40a0b0:	str	x0, [sp, #72]
  40a0b4:	ldr	x0, [sp, #72]
  40a0b8:	str	x0, [sp, #64]
  40a0bc:	str	xzr, [sp, #56]
  40a0c0:	ldr	x0, [sp, #72]
  40a0c4:	ldrb	w0, [x0]
  40a0c8:	cmp	w0, #0x3a
  40a0cc:	b.eq	40a0e0 <ferror@plt+0x7770>  // b.none
  40a0d0:	ldr	x0, [sp, #72]
  40a0d4:	ldrb	w0, [x0]
  40a0d8:	cmp	w0, #0x0
  40a0dc:	b.ne	40a254 <ferror@plt+0x78e4>  // b.any
  40a0e0:	ldr	x0, [sp, #56]
  40a0e4:	cmp	x0, #0x0
  40a0e8:	b.eq	40a100 <ferror@plt+0x7790>  // b.none
  40a0ec:	ldr	x1, [sp, #72]
  40a0f0:	ldr	x0, [sp, #56]
  40a0f4:	sub	x0, x1, x0
  40a0f8:	str	x0, [sp, #40]
  40a0fc:	b	40a110 <ferror@plt+0x77a0>
  40a100:	ldr	x1, [sp, #72]
  40a104:	ldr	x0, [sp, #64]
  40a108:	sub	x0, x1, x0
  40a10c:	str	x0, [sp, #48]
  40a110:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40a114:	add	x0, x0, #0x448
  40a118:	str	x0, [sp, #32]
  40a11c:	ldr	x0, [sp, #32]
  40a120:	ldr	x0, [x0]
  40a124:	cmp	x0, #0x0
  40a128:	b.eq	40a174 <ferror@plt+0x7804>  // b.none
  40a12c:	ldr	x0, [sp, #32]
  40a130:	ldrb	w0, [x0, #16]
  40a134:	and	x0, x0, #0xff
  40a138:	ldr	x1, [sp, #48]
  40a13c:	cmp	x1, x0
  40a140:	b.ne	40a160 <ferror@plt+0x77f0>  // b.any
  40a144:	ldr	x0, [sp, #32]
  40a148:	ldr	x0, [x0]
  40a14c:	ldr	x2, [sp, #48]
  40a150:	ldr	x1, [sp, #64]
  40a154:	bl	402690 <memcmp@plt>
  40a158:	cmp	w0, #0x0
  40a15c:	b.eq	40a170 <ferror@plt+0x7800>  // b.none
  40a160:	ldr	x0, [sp, #32]
  40a164:	add	x0, x0, #0x18
  40a168:	str	x0, [sp, #32]
  40a16c:	b	40a11c <ferror@plt+0x77ac>
  40a170:	nop
  40a174:	ldr	x0, [sp, #32]
  40a178:	ldr	x0, [x0, #8]
  40a17c:	cmp	x0, #0x0
  40a180:	b.eq	40a220 <ferror@plt+0x78b0>  // b.none
  40a184:	ldr	x0, [sp, #56]
  40a188:	cmp	x0, #0x0
  40a18c:	b.eq	40a220 <ferror@plt+0x78b0>  // b.none
  40a190:	ldr	x0, [sp, #32]
  40a194:	ldrb	w0, [x0, #17]
  40a198:	cmp	w0, #0x0
  40a19c:	b.eq	40a1ac <ferror@plt+0x783c>  // b.none
  40a1a0:	ldr	x0, [sp, #32]
  40a1a4:	ldr	x0, [x0, #8]
  40a1a8:	bl	402730 <free@plt>
  40a1ac:	ldr	x0, [sp, #40]
  40a1b0:	add	x0, x0, #0x7
  40a1b4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  40a1b8:	str	x0, [sp, #16]
  40a1bc:	mov	x2, #0x2                   	// #2
  40a1c0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a1c4:	add	x1, x0, #0x8c0
  40a1c8:	ldr	x0, [sp, #16]
  40a1cc:	bl	4022e0 <memcpy@plt>
  40a1d0:	ldr	x0, [sp, #16]
  40a1d4:	add	x0, x0, #0x2
  40a1d8:	ldr	x2, [sp, #40]
  40a1dc:	ldr	x1, [sp, #56]
  40a1e0:	bl	4022e0 <memcpy@plt>
  40a1e4:	ldr	x0, [sp, #40]
  40a1e8:	add	x0, x0, #0x2
  40a1ec:	ldr	x1, [sp, #16]
  40a1f0:	add	x3, x1, x0
  40a1f4:	mov	x2, #0x5                   	// #5
  40a1f8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a1fc:	add	x1, x0, #0x8c8
  40a200:	mov	x0, x3
  40a204:	bl	4022e0 <memcpy@plt>
  40a208:	ldr	x0, [sp, #32]
  40a20c:	ldr	x1, [sp, #16]
  40a210:	str	x1, [x0, #8]
  40a214:	ldr	x0, [sp, #32]
  40a218:	mov	w1, #0x1                   	// #1
  40a21c:	strb	w1, [x0, #17]
  40a220:	ldr	x0, [sp, #72]
  40a224:	ldrb	w0, [x0]
  40a228:	cmp	w0, #0x0
  40a22c:	b.ne	40a238 <ferror@plt+0x78c8>  // b.any
  40a230:	mov	w0, #0x1                   	// #1
  40a234:	b	40a318 <ferror@plt+0x79a8>
  40a238:	ldr	x0, [sp, #72]
  40a23c:	add	x0, x0, #0x1
  40a240:	str	x0, [sp, #72]
  40a244:	ldr	x0, [sp, #72]
  40a248:	str	x0, [sp, #64]
  40a24c:	str	xzr, [sp, #56]
  40a250:	b	40a314 <ferror@plt+0x79a4>
  40a254:	ldr	x0, [sp, #72]
  40a258:	ldrb	w0, [x0]
  40a25c:	cmp	w0, #0x3d
  40a260:	b.ne	40a2b0 <ferror@plt+0x7940>  // b.any
  40a264:	ldr	x1, [sp, #72]
  40a268:	ldr	x0, [sp, #64]
  40a26c:	cmp	x1, x0
  40a270:	b.eq	40a280 <ferror@plt+0x7910>  // b.none
  40a274:	ldr	x0, [sp, #56]
  40a278:	cmp	x0, #0x0
  40a27c:	b.eq	40a288 <ferror@plt+0x7918>  // b.none
  40a280:	mov	w0, #0x1                   	// #1
  40a284:	b	40a318 <ferror@plt+0x79a8>
  40a288:	ldr	x1, [sp, #72]
  40a28c:	ldr	x0, [sp, #64]
  40a290:	sub	x0, x1, x0
  40a294:	str	x0, [sp, #48]
  40a298:	ldr	x0, [sp, #72]
  40a29c:	add	x0, x0, #0x1
  40a2a0:	str	x0, [sp, #72]
  40a2a4:	ldr	x0, [sp, #72]
  40a2a8:	str	x0, [sp, #56]
  40a2ac:	b	40a0c0 <ferror@plt+0x7750>
  40a2b0:	ldr	x0, [sp, #56]
  40a2b4:	cmp	x0, #0x0
  40a2b8:	b.ne	40a2cc <ferror@plt+0x795c>  // b.any
  40a2bc:	ldr	x0, [sp, #72]
  40a2c0:	add	x0, x0, #0x1
  40a2c4:	str	x0, [sp, #72]
  40a2c8:	b	40a0c0 <ferror@plt+0x7750>
  40a2cc:	ldr	x0, [sp, #72]
  40a2d0:	ldrb	w0, [x0]
  40a2d4:	cmp	w0, #0x3b
  40a2d8:	b.eq	40a2fc <ferror@plt+0x798c>  // b.none
  40a2dc:	ldr	x0, [sp, #72]
  40a2e0:	ldrb	w0, [x0]
  40a2e4:	cmp	w0, #0x2f
  40a2e8:	b.ls	40a30c <ferror@plt+0x799c>  // b.plast
  40a2ec:	ldr	x0, [sp, #72]
  40a2f0:	ldrb	w0, [x0]
  40a2f4:	cmp	w0, #0x39
  40a2f8:	b.hi	40a30c <ferror@plt+0x799c>  // b.pmore
  40a2fc:	ldr	x0, [sp, #72]
  40a300:	add	x0, x0, #0x1
  40a304:	str	x0, [sp, #72]
  40a308:	b	40a314 <ferror@plt+0x79a4>
  40a30c:	mov	w0, #0x1                   	// #1
  40a310:	b	40a318 <ferror@plt+0x79a8>
  40a314:	b	40a0c0 <ferror@plt+0x7750>
  40a318:	ldp	x29, x30, [sp], #80
  40a31c:	ret
  40a320:	stp	x29, x30, [sp, #-32]!
  40a324:	mov	x29, sp
  40a328:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a32c:	add	x0, x0, #0x8d0
  40a330:	bl	4028d0 <getenv@plt>
  40a334:	str	x0, [sp, #24]
  40a338:	ldr	x0, [sp, #24]
  40a33c:	cmp	x0, #0x0
  40a340:	b.eq	40a374 <ferror@plt+0x7a04>  // b.none
  40a344:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a348:	add	x1, x0, #0x8d8
  40a34c:	ldr	x0, [sp, #24]
  40a350:	bl	4026d0 <strcmp@plt>
  40a354:	cmp	w0, #0x0
  40a358:	b.eq	40a374 <ferror@plt+0x7a04>  // b.none
  40a35c:	mov	w0, #0x2                   	// #2
  40a360:	bl	402810 <isatty@plt>
  40a364:	cmp	w0, #0x0
  40a368:	b.eq	40a374 <ferror@plt+0x7a04>  // b.none
  40a36c:	mov	w0, #0x1                   	// #1
  40a370:	b	40a378 <ferror@plt+0x7a08>
  40a374:	mov	w0, #0x0                   	// #0
  40a378:	ldp	x29, x30, [sp], #32
  40a37c:	ret
  40a380:	stp	x29, x30, [sp, #-32]!
  40a384:	mov	x29, sp
  40a388:	str	w0, [sp, #28]
  40a38c:	ldr	w0, [sp, #28]
  40a390:	cmp	w0, #0x2
  40a394:	b.eq	40a3c8 <ferror@plt+0x7a58>  // b.none
  40a398:	cmp	w0, #0x2
  40a39c:	b.gt	40a3ec <ferror@plt+0x7a7c>
  40a3a0:	cmp	w0, #0x0
  40a3a4:	b.eq	40a3b4 <ferror@plt+0x7a44>  // b.none
  40a3a8:	cmp	w0, #0x1
  40a3ac:	b.eq	40a3bc <ferror@plt+0x7a4c>  // b.none
  40a3b0:	b	40a3ec <ferror@plt+0x7a7c>
  40a3b4:	mov	w0, #0x0                   	// #0
  40a3b8:	b	40a404 <ferror@plt+0x7a94>
  40a3bc:	bl	40a060 <ferror@plt+0x76f0>
  40a3c0:	and	w0, w0, #0xff
  40a3c4:	b	40a404 <ferror@plt+0x7a94>
  40a3c8:	bl	40a320 <ferror@plt+0x79b0>
  40a3cc:	and	w0, w0, #0xff
  40a3d0:	cmp	w0, #0x0
  40a3d4:	b.eq	40a3e4 <ferror@plt+0x7a74>  // b.none
  40a3d8:	bl	40a060 <ferror@plt+0x76f0>
  40a3dc:	and	w0, w0, #0xff
  40a3e0:	b	40a404 <ferror@plt+0x7a94>
  40a3e4:	mov	w0, #0x0                   	// #0
  40a3e8:	b	40a404 <ferror@plt+0x7a94>
  40a3ec:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a3f0:	add	x2, x0, #0x8e0
  40a3f4:	mov	w1, #0xec                  	// #236
  40a3f8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a3fc:	add	x0, x0, #0x8f0
  40a400:	bl	4099a4 <ferror@plt+0x7034>
  40a404:	ldp	x29, x30, [sp], #32
  40a408:	ret
  40a40c:	stp	x29, x30, [sp, #-32]!
  40a410:	mov	x29, sp
  40a414:	str	x0, [sp, #24]
  40a418:	str	w1, [sp, #20]
  40a41c:	ldr	w1, [sp, #20]
  40a420:	ldr	x0, [sp, #24]
  40a424:	bl	40a774 <ferror@plt+0x7e04>
  40a428:	nop
  40a42c:	ldp	x29, x30, [sp], #32
  40a430:	ret
  40a434:	stp	x29, x30, [sp, #-32]!
  40a438:	mov	x29, sp
  40a43c:	str	x0, [sp, #24]
  40a440:	mov	w1, #0xffffffff            	// #-1
  40a444:	ldr	x0, [sp, #24]
  40a448:	bl	40a774 <ferror@plt+0x7e04>
  40a44c:	nop
  40a450:	ldp	x29, x30, [sp], #32
  40a454:	ret
  40a458:	stp	x29, x30, [sp, #-32]!
  40a45c:	mov	x29, sp
  40a460:	str	x0, [sp, #24]
  40a464:	mov	w1, #0xfffffffe            	// #-2
  40a468:	ldr	x0, [sp, #24]
  40a46c:	bl	40a774 <ferror@plt+0x7e04>
  40a470:	nop
  40a474:	ldp	x29, x30, [sp], #32
  40a478:	ret
  40a47c:	stp	x29, x30, [sp, #-32]!
  40a480:	mov	x29, sp
  40a484:	str	x0, [sp, #24]
  40a488:	mov	w1, #0xfffffffd            	// #-3
  40a48c:	ldr	x0, [sp, #24]
  40a490:	bl	40a774 <ferror@plt+0x7e04>
  40a494:	nop
  40a498:	ldp	x29, x30, [sp], #32
  40a49c:	ret
  40a4a0:	sub	sp, sp, #0x10
  40a4a4:	str	x0, [sp, #8]
  40a4a8:	str	x1, [sp]
  40a4ac:	ldr	x0, [sp]
  40a4b0:	ldr	w0, [x0, #8]
  40a4b4:	mov	w1, w0
  40a4b8:	ldr	x0, [sp, #8]
  40a4bc:	str	w1, [x0]
  40a4c0:	ldr	x0, [sp]
  40a4c4:	ldr	w1, [x0, #12]
  40a4c8:	ldr	x0, [sp, #8]
  40a4cc:	str	w1, [x0, #4]
  40a4d0:	nop
  40a4d4:	add	sp, sp, #0x10
  40a4d8:	ret
  40a4dc:	stp	x29, x30, [sp, #-32]!
  40a4e0:	mov	x29, sp
  40a4e4:	str	x0, [sp, #24]
  40a4e8:	str	w1, [sp, #20]
  40a4ec:	str	w2, [sp, #16]
  40a4f0:	ldr	x0, [sp, #24]
  40a4f4:	ldr	w1, [sp, #20]
  40a4f8:	str	w1, [x0]
  40a4fc:	ldr	x0, [sp, #24]
  40a500:	ldr	w1, [sp, #16]
  40a504:	str	w1, [x0, #4]
  40a508:	ldr	w1, [sp, #20]
  40a50c:	ldr	w0, [sp, #16]
  40a510:	cmp	w1, w0
  40a514:	b.ls	40a530 <ferror@plt+0x7bc0>  // b.plast
  40a518:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a51c:	add	x2, x0, #0x9b8
  40a520:	mov	w1, #0xa5                  	// #165
  40a524:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a528:	add	x0, x0, #0x9c8
  40a52c:	bl	4099a4 <ferror@plt+0x7034>
  40a530:	nop
  40a534:	ldp	x29, x30, [sp], #32
  40a538:	ret
  40a53c:	sub	sp, sp, #0x10
  40a540:	str	x0, [sp, #8]
  40a544:	ldr	x0, [sp, #8]
  40a548:	ldr	w0, [x0]
  40a54c:	add	sp, sp, #0x10
  40a550:	ret
  40a554:	sub	sp, sp, #0x10
  40a558:	str	x0, [sp, #8]
  40a55c:	ldr	x0, [sp, #8]
  40a560:	ldr	w0, [x0, #4]
  40a564:	add	sp, sp, #0x10
  40a568:	ret
  40a56c:	sub	sp, sp, #0x10
  40a570:	str	x0, [sp, #8]
  40a574:	str	w1, [sp, #4]
  40a578:	ldr	x0, [sp, #8]
  40a57c:	ldr	w0, [x0]
  40a580:	ldr	w1, [sp, #4]
  40a584:	cmp	w1, w0
  40a588:	b.cc	40a5a8 <ferror@plt+0x7c38>  // b.lo, b.ul, b.last
  40a58c:	ldr	x0, [sp, #8]
  40a590:	ldr	w0, [x0, #4]
  40a594:	ldr	w1, [sp, #4]
  40a598:	cmp	w1, w0
  40a59c:	b.hi	40a5a8 <ferror@plt+0x7c38>  // b.pmore
  40a5a0:	mov	w0, #0x1                   	// #1
  40a5a4:	b	40a5ac <ferror@plt+0x7c3c>
  40a5a8:	mov	w0, #0x0                   	// #0
  40a5ac:	add	sp, sp, #0x10
  40a5b0:	ret
  40a5b4:	stp	x29, x30, [sp, #-64]!
  40a5b8:	mov	x29, sp
  40a5bc:	str	x0, [sp, #24]
  40a5c0:	str	x1, [sp, #16]
  40a5c4:	ldr	x0, [sp, #24]
  40a5c8:	str	x0, [sp, #56]
  40a5cc:	ldr	x0, [sp, #16]
  40a5d0:	str	x0, [sp, #48]
  40a5d4:	ldr	x0, [sp, #56]
  40a5d8:	ldr	w2, [x0]
  40a5dc:	ldr	x0, [sp, #48]
  40a5e0:	ldr	w0, [x0]
  40a5e4:	mov	w1, w0
  40a5e8:	mov	w0, w2
  40a5ec:	bl	410118 <ferror@plt+0xd7a8>
  40a5f0:	str	w0, [sp, #44]
  40a5f4:	ldr	w0, [sp, #44]
  40a5f8:	cmp	w0, #0x0
  40a5fc:	b.eq	40a608 <ferror@plt+0x7c98>  // b.none
  40a600:	ldr	w0, [sp, #44]
  40a604:	b	40a628 <ferror@plt+0x7cb8>
  40a608:	ldr	x0, [sp, #56]
  40a60c:	ldr	w2, [x0, #4]
  40a610:	ldr	x0, [sp, #48]
  40a614:	ldr	w0, [x0, #4]
  40a618:	mov	w1, w0
  40a61c:	mov	w0, w2
  40a620:	bl	410118 <ferror@plt+0xd7a8>
  40a624:	nop
  40a628:	ldp	x29, x30, [sp], #64
  40a62c:	ret
  40a630:	stp	x29, x30, [sp, #-32]!
  40a634:	mov	x29, sp
  40a638:	str	x0, [sp, #24]
  40a63c:	ldr	x0, [sp, #24]
  40a640:	add	x0, x0, #0x88
  40a644:	bl	40e3e4 <ferror@plt+0xba74>
  40a648:	ldp	x29, x30, [sp], #32
  40a64c:	ret
  40a650:	stp	x29, x30, [sp, #-32]!
  40a654:	mov	x29, sp
  40a658:	str	x0, [sp, #24]
  40a65c:	str	w1, [sp, #20]
  40a660:	ldr	x0, [sp, #24]
  40a664:	add	x0, x0, #0x88
  40a668:	ldr	w1, [sp, #20]
  40a66c:	bl	40e41c <ferror@plt+0xbaac>
  40a670:	ldp	x29, x30, [sp], #32
  40a674:	ret
  40a678:	stp	x29, x30, [sp, #-48]!
  40a67c:	mov	x29, sp
  40a680:	str	x0, [sp, #40]
  40a684:	str	x1, [sp, #32]
  40a688:	str	w2, [sp, #28]
  40a68c:	ldr	x0, [sp, #40]
  40a690:	ldr	x1, [sp, #32]
  40a694:	str	x1, [x0]
  40a698:	ldr	x0, [sp, #40]
  40a69c:	ldr	w1, [sp, #28]
  40a6a0:	str	w1, [x0, #8]
  40a6a4:	ldr	x0, [sp, #40]
  40a6a8:	mov	w1, #0xffffffff            	// #-1
  40a6ac:	str	w1, [x0, #12]
  40a6b0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a6b4:	add	x1, x0, #0x9f0
  40a6b8:	ldr	x0, [sp, #40]
  40a6bc:	bl	40a9f0 <ferror@plt+0x8080>
  40a6c0:	mov	x1, x0
  40a6c4:	ldr	x0, [sp, #40]
  40a6c8:	str	x1, [x0, #16]
  40a6cc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a6d0:	add	x1, x0, #0x9f8
  40a6d4:	ldr	x0, [sp, #40]
  40a6d8:	bl	40a9f0 <ferror@plt+0x8080>
  40a6dc:	mov	x1, x0
  40a6e0:	ldr	x0, [sp, #40]
  40a6e4:	str	x1, [x0, #24]
  40a6e8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a6ec:	add	x1, x0, #0xa00
  40a6f0:	ldr	x0, [sp, #40]
  40a6f4:	bl	40a9f0 <ferror@plt+0x8080>
  40a6f8:	mov	x1, x0
  40a6fc:	ldr	x0, [sp, #40]
  40a700:	str	x1, [x0, #32]
  40a704:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a708:	add	x1, x0, #0xa10
  40a70c:	ldr	x0, [sp, #40]
  40a710:	bl	40a9f0 <ferror@plt+0x8080>
  40a714:	mov	x1, x0
  40a718:	ldr	x0, [sp, #40]
  40a71c:	str	x1, [x0, #40]
  40a720:	ldr	x0, [sp, #32]
  40a724:	ldr	x0, [x0]
  40a728:	ldrb	w0, [x0, #67]
  40a72c:	bl	40a030 <ferror@plt+0x76c0>
  40a730:	mov	x1, x0
  40a734:	ldr	x0, [sp, #40]
  40a738:	str	x1, [x0, #48]
  40a73c:	nop
  40a740:	ldp	x29, x30, [sp], #48
  40a744:	ret
  40a748:	stp	x29, x30, [sp, #-32]!
  40a74c:	mov	x29, sp
  40a750:	str	x0, [sp, #24]
  40a754:	ldr	x0, [sp, #24]
  40a758:	ldr	w0, [x0, #12]
  40a75c:	mov	w1, w0
  40a760:	ldr	x0, [sp, #24]
  40a764:	bl	40a9a8 <ferror@plt+0x8038>
  40a768:	nop
  40a76c:	ldp	x29, x30, [sp], #32
  40a770:	ret
  40a774:	stp	x29, x30, [sp, #-32]!
  40a778:	mov	x29, sp
  40a77c:	str	x0, [sp, #24]
  40a780:	str	w1, [sp, #20]
  40a784:	ldr	x0, [sp, #24]
  40a788:	ldr	w0, [x0, #12]
  40a78c:	ldr	w1, [sp, #20]
  40a790:	cmp	w1, w0
  40a794:	b.eq	40a7c4 <ferror@plt+0x7e54>  // b.none
  40a798:	ldr	x0, [sp, #24]
  40a79c:	ldr	w0, [x0, #12]
  40a7a0:	mov	w1, w0
  40a7a4:	ldr	x0, [sp, #24]
  40a7a8:	bl	40a9a8 <ferror@plt+0x8038>
  40a7ac:	ldr	x0, [sp, #24]
  40a7b0:	ldr	w1, [sp, #20]
  40a7b4:	str	w1, [x0, #12]
  40a7b8:	ldr	w1, [sp, #20]
  40a7bc:	ldr	x0, [sp, #24]
  40a7c0:	bl	40a7d0 <ferror@plt+0x7e60>
  40a7c4:	nop
  40a7c8:	ldp	x29, x30, [sp], #32
  40a7cc:	ret
  40a7d0:	stp	x29, x30, [sp, #-48]!
  40a7d4:	mov	x29, sp
  40a7d8:	stp	x19, x20, [sp, #16]
  40a7dc:	str	x0, [sp, #40]
  40a7e0:	str	w1, [sp, #36]
  40a7e4:	ldr	w0, [sp, #36]
  40a7e8:	cmp	w0, #0x2
  40a7ec:	b.eq	40a90c <ferror@plt+0x7f9c>  // b.none
  40a7f0:	ldr	w0, [sp, #36]
  40a7f4:	cmp	w0, #0x2
  40a7f8:	b.gt	40a930 <ferror@plt+0x7fc0>
  40a7fc:	ldr	w0, [sp, #36]
  40a800:	cmp	w0, #0x1
  40a804:	b.eq	40a8e8 <ferror@plt+0x7f78>  // b.none
  40a808:	ldr	w0, [sp, #36]
  40a80c:	cmp	w0, #0x1
  40a810:	b.gt	40a930 <ferror@plt+0x7fc0>
  40a814:	ldr	w0, [sp, #36]
  40a818:	cmp	w0, #0x0
  40a81c:	b.eq	40a8a4 <ferror@plt+0x7f34>  // b.none
  40a820:	ldr	w0, [sp, #36]
  40a824:	cmp	w0, #0x0
  40a828:	b.gt	40a930 <ferror@plt+0x7fc0>
  40a82c:	ldr	w0, [sp, #36]
  40a830:	cmn	w0, #0x1
  40a834:	b.eq	40a994 <ferror@plt+0x8024>  // b.none
  40a838:	ldr	w0, [sp, #36]
  40a83c:	cmp	w0, #0x0
  40a840:	b.ge	40a930 <ferror@plt+0x7fc0>  // b.tcont
  40a844:	ldr	w0, [sp, #36]
  40a848:	cmn	w0, #0x3
  40a84c:	b.eq	40a880 <ferror@plt+0x7f10>  // b.none
  40a850:	ldr	w0, [sp, #36]
  40a854:	cmn	w0, #0x2
  40a858:	b.ne	40a930 <ferror@plt+0x7fc0>  // b.any
  40a85c:	ldr	x0, [sp, #40]
  40a860:	ldr	x0, [x0]
  40a864:	ldr	x2, [x0]
  40a868:	ldr	x0, [sp, #40]
  40a86c:	ldr	x0, [x0, #32]
  40a870:	mov	x1, x0
  40a874:	mov	x0, x2
  40a878:	bl	417e58 <ferror@plt+0x154e8>
  40a87c:	b	40a998 <ferror@plt+0x8028>
  40a880:	ldr	x0, [sp, #40]
  40a884:	ldr	x0, [x0]
  40a888:	ldr	x2, [x0]
  40a88c:	ldr	x0, [sp, #40]
  40a890:	ldr	x0, [x0, #40]
  40a894:	mov	x1, x0
  40a898:	mov	x0, x2
  40a89c:	bl	417e58 <ferror@plt+0x154e8>
  40a8a0:	b	40a998 <ferror@plt+0x8028>
  40a8a4:	ldr	x0, [sp, #40]
  40a8a8:	ldr	x0, [x0]
  40a8ac:	ldr	x19, [x0]
  40a8b0:	ldr	x0, [sp, #40]
  40a8b4:	ldr	x0, [x0]
  40a8b8:	ldr	x0, [x0]
  40a8bc:	ldrb	w20, [x0, #67]
  40a8c0:	ldr	x0, [sp, #40]
  40a8c4:	ldr	w0, [x0, #8]
  40a8c8:	bl	406404 <ferror@plt+0x3a94>
  40a8cc:	mov	x1, x0
  40a8d0:	mov	w0, w20
  40a8d4:	bl	409c98 <ferror@plt+0x7328>
  40a8d8:	mov	x1, x0
  40a8dc:	mov	x0, x19
  40a8e0:	bl	417e58 <ferror@plt+0x154e8>
  40a8e4:	b	40a998 <ferror@plt+0x8028>
  40a8e8:	ldr	x0, [sp, #40]
  40a8ec:	ldr	x0, [x0]
  40a8f0:	ldr	x2, [x0]
  40a8f4:	ldr	x0, [sp, #40]
  40a8f8:	ldr	x0, [x0, #16]
  40a8fc:	mov	x1, x0
  40a900:	mov	x0, x2
  40a904:	bl	417e58 <ferror@plt+0x154e8>
  40a908:	b	40a998 <ferror@plt+0x8028>
  40a90c:	ldr	x0, [sp, #40]
  40a910:	ldr	x0, [x0]
  40a914:	ldr	x2, [x0]
  40a918:	ldr	x0, [sp, #40]
  40a91c:	ldr	x0, [x0, #24]
  40a920:	mov	x1, x0
  40a924:	mov	x0, x2
  40a928:	bl	417e58 <ferror@plt+0x154e8>
  40a92c:	b	40a998 <ferror@plt+0x8028>
  40a930:	ldr	w0, [sp, #36]
  40a934:	cmp	w0, #0x2
  40a938:	b.gt	40a954 <ferror@plt+0x7fe4>
  40a93c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a940:	add	x2, x0, #0xa20
  40a944:	mov	w1, #0x17f                 	// #383
  40a948:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40a94c:	add	x0, x0, #0x9c8
  40a950:	bl	4099a4 <ferror@plt+0x7034>
  40a954:	ldr	x0, [sp, #40]
  40a958:	ldr	x0, [x0]
  40a95c:	ldr	x2, [x0]
  40a960:	ldr	w0, [sp, #36]
  40a964:	and	w0, w0, #0x1
  40a968:	cmp	w0, #0x0
  40a96c:	b.eq	40a97c <ferror@plt+0x800c>  // b.none
  40a970:	ldr	x0, [sp, #40]
  40a974:	ldr	x0, [x0, #16]
  40a978:	b	40a984 <ferror@plt+0x8014>
  40a97c:	ldr	x0, [sp, #40]
  40a980:	ldr	x0, [x0, #24]
  40a984:	mov	x1, x0
  40a988:	mov	x0, x2
  40a98c:	bl	417e58 <ferror@plt+0x154e8>
  40a990:	b	40a998 <ferror@plt+0x8028>
  40a994:	nop
  40a998:	nop
  40a99c:	ldp	x19, x20, [sp, #16]
  40a9a0:	ldp	x29, x30, [sp], #48
  40a9a4:	ret
  40a9a8:	stp	x29, x30, [sp, #-32]!
  40a9ac:	mov	x29, sp
  40a9b0:	str	x0, [sp, #24]
  40a9b4:	str	w1, [sp, #20]
  40a9b8:	ldr	w0, [sp, #20]
  40a9bc:	cmn	w0, #0x1
  40a9c0:	b.eq	40a9e4 <ferror@plt+0x8074>  // b.none
  40a9c4:	ldr	x0, [sp, #24]
  40a9c8:	ldr	x0, [x0]
  40a9cc:	ldr	x2, [x0]
  40a9d0:	ldr	x0, [sp, #24]
  40a9d4:	ldr	x0, [x0, #48]
  40a9d8:	mov	x1, x0
  40a9dc:	mov	x0, x2
  40a9e0:	bl	417e58 <ferror@plt+0x154e8>
  40a9e4:	nop
  40a9e8:	ldp	x29, x30, [sp], #32
  40a9ec:	ret
  40a9f0:	stp	x29, x30, [sp, #-32]!
  40a9f4:	mov	x29, sp
  40a9f8:	str	x0, [sp, #24]
  40a9fc:	str	x1, [sp, #16]
  40aa00:	ldr	x0, [sp, #24]
  40aa04:	ldr	x0, [x0]
  40aa08:	ldr	x0, [x0]
  40aa0c:	ldrb	w0, [x0, #67]
  40aa10:	ldr	x1, [sp, #16]
  40aa14:	bl	409c98 <ferror@plt+0x7328>
  40aa18:	ldp	x29, x30, [sp], #32
  40aa1c:	ret
  40aa20:	stp	x29, x30, [sp, #-64]!
  40aa24:	mov	x29, sp
  40aa28:	str	x0, [sp, #56]
  40aa2c:	str	x1, [sp, #48]
  40aa30:	str	x2, [sp, #40]
  40aa34:	str	w3, [sp, #36]
  40aa38:	str	x4, [sp, #24]
  40aa3c:	str	w5, [sp, #32]
  40aa40:	str	x6, [sp, #16]
  40aa44:	ldr	x0, [sp, #56]
  40aa48:	ldr	x1, [sp, #48]
  40aa4c:	bl	40a4a0 <ferror@plt+0x7b30>
  40aa50:	ldr	x0, [sp, #56]
  40aa54:	add	x0, x0, #0x8
  40aa58:	ldr	x1, [sp, #40]
  40aa5c:	bl	40a4a0 <ferror@plt+0x7b30>
  40aa60:	ldr	x0, [sp, #56]
  40aa64:	ldr	w1, [sp, #36]
  40aa68:	str	w1, [x0, #16]
  40aa6c:	ldr	x0, [sp, #56]
  40aa70:	add	x0, x0, #0x14
  40aa74:	ldr	x1, [sp, #24]
  40aa78:	bl	40a4a0 <ferror@plt+0x7b30>
  40aa7c:	ldr	x0, [sp, #56]
  40aa80:	ldr	w1, [sp, #32]
  40aa84:	str	w1, [x0, #28]
  40aa88:	ldr	x0, [sp, #56]
  40aa8c:	ldr	x1, [sp, #16]
  40aa90:	str	x1, [x0, #32]
  40aa94:	nop
  40aa98:	ldp	x29, x30, [sp], #64
  40aa9c:	ret
  40aaa0:	stp	x29, x30, [sp, #-32]!
  40aaa4:	mov	x29, sp
  40aaa8:	str	x0, [sp, #24]
  40aaac:	str	w1, [sp, #20]
  40aab0:	str	w2, [sp, #16]
  40aab4:	ldr	x0, [sp, #24]
  40aab8:	ldr	w1, [x0]
  40aabc:	ldr	x0, [sp, #24]
  40aac0:	ldr	w0, [x0, #8]
  40aac4:	cmp	w1, w0
  40aac8:	b.ls	40aae4 <ferror@plt+0x8174>  // b.plast
  40aacc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40aad0:	add	x2, x0, #0xa30
  40aad4:	mov	w1, #0x1d8                 	// #472
  40aad8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40aadc:	add	x0, x0, #0x9c8
  40aae0:	bl	4099a4 <ferror@plt+0x7034>
  40aae4:	ldr	x0, [sp, #24]
  40aae8:	ldr	w0, [x0]
  40aaec:	ldr	w1, [sp, #20]
  40aaf0:	cmp	w1, w0
  40aaf4:	b.cs	40ab00 <ferror@plt+0x8190>  // b.hs, b.nlast
  40aaf8:	mov	w0, #0x0                   	// #0
  40aafc:	b	40ac6c <ferror@plt+0x82fc>
  40ab00:	ldr	x0, [sp, #24]
  40ab04:	ldr	w0, [x0]
  40ab08:	ldr	w1, [sp, #20]
  40ab0c:	cmp	w1, w0
  40ab10:	b.ne	40ab94 <ferror@plt+0x8224>  // b.any
  40ab14:	ldr	x0, [sp, #24]
  40ab18:	ldr	w0, [x0, #4]
  40ab1c:	ldr	w1, [sp, #16]
  40ab20:	cmp	w1, w0
  40ab24:	b.ge	40ab30 <ferror@plt+0x81c0>  // b.tcont
  40ab28:	mov	w0, #0x0                   	// #0
  40ab2c:	b	40ac6c <ferror@plt+0x82fc>
  40ab30:	ldr	x0, [sp, #24]
  40ab34:	ldr	w0, [x0, #8]
  40ab38:	ldr	w1, [sp, #20]
  40ab3c:	cmp	w1, w0
  40ab40:	b.cs	40ab4c <ferror@plt+0x81dc>  // b.hs, b.nlast
  40ab44:	mov	w0, #0x1                   	// #1
  40ab48:	b	40ac6c <ferror@plt+0x82fc>
  40ab4c:	ldr	x0, [sp, #24]
  40ab50:	ldr	w0, [x0, #8]
  40ab54:	ldr	w1, [sp, #20]
  40ab58:	cmp	w1, w0
  40ab5c:	b.eq	40ab78 <ferror@plt+0x8208>  // b.none
  40ab60:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ab64:	add	x2, x0, #0xa30
  40ab68:	mov	w1, #0x1f3                 	// #499
  40ab6c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ab70:	add	x0, x0, #0x9c8
  40ab74:	bl	4099a4 <ferror@plt+0x7034>
  40ab78:	ldr	x0, [sp, #24]
  40ab7c:	ldr	w0, [x0, #12]
  40ab80:	ldr	w1, [sp, #16]
  40ab84:	cmp	w1, w0
  40ab88:	cset	w0, le
  40ab8c:	and	w0, w0, #0xff
  40ab90:	b	40ac6c <ferror@plt+0x82fc>
  40ab94:	ldr	x0, [sp, #24]
  40ab98:	ldr	w0, [x0]
  40ab9c:	ldr	w1, [sp, #20]
  40aba0:	cmp	w1, w0
  40aba4:	b.hi	40abc0 <ferror@plt+0x8250>  // b.pmore
  40aba8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40abac:	add	x2, x0, #0xa30
  40abb0:	mov	w1, #0x1fb                 	// #507
  40abb4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40abb8:	add	x0, x0, #0x9c8
  40abbc:	bl	4099a4 <ferror@plt+0x7034>
  40abc0:	ldr	x0, [sp, #24]
  40abc4:	ldr	w0, [x0, #8]
  40abc8:	ldr	w1, [sp, #20]
  40abcc:	cmp	w1, w0
  40abd0:	b.ls	40abdc <ferror@plt+0x826c>  // b.plast
  40abd4:	mov	w0, #0x0                   	// #0
  40abd8:	b	40ac6c <ferror@plt+0x82fc>
  40abdc:	ldr	x0, [sp, #24]
  40abe0:	ldr	w0, [x0, #8]
  40abe4:	ldr	w1, [sp, #20]
  40abe8:	cmp	w1, w0
  40abec:	b.cs	40ac28 <ferror@plt+0x82b8>  // b.hs, b.nlast
  40abf0:	ldr	x0, [sp, #24]
  40abf4:	ldr	w1, [x0]
  40abf8:	ldr	x0, [sp, #24]
  40abfc:	ldr	w0, [x0, #8]
  40ac00:	cmp	w1, w0
  40ac04:	b.cc	40ac20 <ferror@plt+0x82b0>  // b.lo, b.ul, b.last
  40ac08:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ac0c:	add	x2, x0, #0xa30
  40ac10:	mov	w1, #0x207                 	// #519
  40ac14:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ac18:	add	x0, x0, #0x9c8
  40ac1c:	bl	4099a4 <ferror@plt+0x7034>
  40ac20:	mov	w0, #0x1                   	// #1
  40ac24:	b	40ac6c <ferror@plt+0x82fc>
  40ac28:	ldr	x0, [sp, #24]
  40ac2c:	ldr	w0, [x0, #8]
  40ac30:	ldr	w1, [sp, #20]
  40ac34:	cmp	w1, w0
  40ac38:	b.eq	40ac54 <ferror@plt+0x82e4>  // b.none
  40ac3c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ac40:	add	x2, x0, #0xa30
  40ac44:	mov	w1, #0x20b                 	// #523
  40ac48:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ac4c:	add	x0, x0, #0x9c8
  40ac50:	bl	4099a4 <ferror@plt+0x7034>
  40ac54:	ldr	x0, [sp, #24]
  40ac58:	ldr	w0, [x0, #12]
  40ac5c:	ldr	w1, [sp, #16]
  40ac60:	cmp	w1, w0
  40ac64:	cset	w0, le
  40ac68:	and	w0, w0, #0xff
  40ac6c:	ldp	x29, x30, [sp], #32
  40ac70:	ret
  40ac74:	stp	x29, x30, [sp, #-32]!
  40ac78:	mov	x29, sp
  40ac7c:	str	x0, [sp, #24]
  40ac80:	str	w1, [sp, #20]
  40ac84:	ldr	x0, [sp, #24]
  40ac88:	ldr	w1, [x0]
  40ac8c:	ldr	x0, [sp, #24]
  40ac90:	ldr	w0, [x0, #8]
  40ac94:	cmp	w1, w0
  40ac98:	b.ls	40acb4 <ferror@plt+0x8344>  // b.plast
  40ac9c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40aca0:	add	x2, x0, #0xa40
  40aca4:	mov	w1, #0x215                 	// #533
  40aca8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40acac:	add	x0, x0, #0x9c8
  40acb0:	bl	4099a4 <ferror@plt+0x7034>
  40acb4:	ldr	x0, [sp, #24]
  40acb8:	ldr	w0, [x0]
  40acbc:	ldr	w1, [sp, #20]
  40acc0:	cmp	w1, w0
  40acc4:	b.cs	40acd0 <ferror@plt+0x8360>  // b.hs, b.nlast
  40acc8:	mov	w0, #0x0                   	// #0
  40accc:	b	40acf0 <ferror@plt+0x8380>
  40acd0:	ldr	x0, [sp, #24]
  40acd4:	ldr	w0, [x0, #8]
  40acd8:	ldr	w1, [sp, #20]
  40acdc:	cmp	w1, w0
  40ace0:	b.ls	40acec <ferror@plt+0x837c>  // b.plast
  40ace4:	mov	w0, #0x0                   	// #0
  40ace8:	b	40acf0 <ferror@plt+0x8380>
  40acec:	mov	w0, #0x1                   	// #1
  40acf0:	ldp	x29, x30, [sp], #32
  40acf4:	ret
  40acf8:	stp	x29, x30, [sp, #-48]!
  40acfc:	mov	x29, sp
  40ad00:	str	x0, [sp, #24]
  40ad04:	str	w1, [sp, #20]
  40ad08:	ldr	w0, [sp, #20]
  40ad0c:	str	w0, [sp, #44]
  40ad10:	ldr	w0, [sp, #44]
  40ad14:	cmp	w0, #0x0
  40ad18:	b.le	40ad68 <ferror@plt+0x83f8>
  40ad1c:	ldrsw	x0, [sp, #44]
  40ad20:	sub	x0, x0, #0x1
  40ad24:	ldr	x1, [sp, #24]
  40ad28:	add	x0, x1, x0
  40ad2c:	ldrb	w0, [x0]
  40ad30:	strb	w0, [sp, #43]
  40ad34:	ldrb	w0, [sp, #43]
  40ad38:	cmp	w0, #0x20
  40ad3c:	b.eq	40ad58 <ferror@plt+0x83e8>  // b.none
  40ad40:	ldrb	w0, [sp, #43]
  40ad44:	cmp	w0, #0x9
  40ad48:	b.eq	40ad58 <ferror@plt+0x83e8>  // b.none
  40ad4c:	ldrb	w0, [sp, #43]
  40ad50:	cmp	w0, #0xd
  40ad54:	b.ne	40ad68 <ferror@plt+0x83f8>  // b.any
  40ad58:	ldr	w0, [sp, #44]
  40ad5c:	sub	w0, w0, #0x1
  40ad60:	str	w0, [sp, #44]
  40ad64:	b	40ad10 <ferror@plt+0x83a0>
  40ad68:	ldr	w0, [sp, #44]
  40ad6c:	cmp	w0, #0x0
  40ad70:	b.ge	40ad8c <ferror@plt+0x841c>  // b.tcont
  40ad74:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ad78:	add	x2, x0, #0xa58
  40ad7c:	mov	w1, #0x2b9                 	// #697
  40ad80:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ad84:	add	x0, x0, #0x9c8
  40ad88:	bl	4099a4 <ferror@plt+0x7034>
  40ad8c:	ldr	w1, [sp, #44]
  40ad90:	ldr	w0, [sp, #20]
  40ad94:	cmp	w1, w0
  40ad98:	b.le	40adb4 <ferror@plt+0x8444>
  40ad9c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ada0:	add	x2, x0, #0xa58
  40ada4:	mov	w1, #0x2ba                 	// #698
  40ada8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40adac:	add	x0, x0, #0x9c8
  40adb0:	bl	4099a4 <ferror@plt+0x7034>
  40adb4:	ldr	w0, [sp, #44]
  40adb8:	cmp	w0, #0x0
  40adbc:	b.eq	40ae2c <ferror@plt+0x84bc>  // b.none
  40adc0:	ldrsw	x0, [sp, #44]
  40adc4:	sub	x0, x0, #0x1
  40adc8:	ldr	x1, [sp, #24]
  40adcc:	add	x0, x1, x0
  40add0:	ldrb	w0, [x0]
  40add4:	cmp	w0, #0x20
  40add8:	b.eq	40ae14 <ferror@plt+0x84a4>  // b.none
  40addc:	ldrsw	x0, [sp, #44]
  40ade0:	sub	x0, x0, #0x1
  40ade4:	ldr	x1, [sp, #24]
  40ade8:	add	x0, x1, x0
  40adec:	ldrb	w0, [x0]
  40adf0:	cmp	w0, #0x9
  40adf4:	b.eq	40ae14 <ferror@plt+0x84a4>  // b.none
  40adf8:	ldrsw	x0, [sp, #44]
  40adfc:	sub	x0, x0, #0x1
  40ae00:	ldr	x1, [sp, #24]
  40ae04:	add	x0, x1, x0
  40ae08:	ldrb	w0, [x0]
  40ae0c:	cmp	w0, #0xd
  40ae10:	b.ne	40ae2c <ferror@plt+0x84bc>  // b.any
  40ae14:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ae18:	add	x2, x0, #0xa58
  40ae1c:	mov	w1, #0x2bb                 	// #699
  40ae20:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ae24:	add	x0, x0, #0x9c8
  40ae28:	bl	4099a4 <ferror@plt+0x7034>
  40ae2c:	ldr	w0, [sp, #44]
  40ae30:	ldp	x29, x30, [sp], #48
  40ae34:	ret
  40ae38:	stp	x29, x30, [sp, #-80]!
  40ae3c:	mov	x29, sp
  40ae40:	str	w0, [sp, #28]
  40ae44:	str	w1, [sp, #24]
  40ae48:	ldr	w0, [sp, #28]
  40ae4c:	bl	410168 <ferror@plt+0xd7f8>
  40ae50:	and	w0, w0, #0xff
  40ae54:	cmp	w0, #0x0
  40ae58:	b.eq	40ae74 <ferror@plt+0x8504>  // b.none
  40ae5c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40ae60:	add	x0, x0, #0x9e8
  40ae64:	ldr	x0, [x0]
  40ae68:	ldr	w1, [sp, #28]
  40ae6c:	bl	443714 <ferror@plt+0x40da4>
  40ae70:	str	w0, [sp, #28]
  40ae74:	ldr	w0, [sp, #24]
  40ae78:	bl	410168 <ferror@plt+0xd7f8>
  40ae7c:	and	w0, w0, #0xff
  40ae80:	cmp	w0, #0x0
  40ae84:	b.eq	40aea0 <ferror@plt+0x8530>  // b.none
  40ae88:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40ae8c:	add	x0, x0, #0x9e8
  40ae90:	ldr	x0, [x0]
  40ae94:	ldr	w1, [sp, #24]
  40ae98:	bl	443714 <ferror@plt+0x40da4>
  40ae9c:	str	w0, [sp, #24]
  40aea0:	ldr	w0, [sp, #28]
  40aea4:	cmp	w0, #0x1
  40aea8:	b.ls	40aeb8 <ferror@plt+0x8548>  // b.plast
  40aeac:	ldr	w0, [sp, #24]
  40aeb0:	cmp	w0, #0x1
  40aeb4:	b.hi	40aed0 <ferror@plt+0x8560>  // b.pmore
  40aeb8:	ldr	w1, [sp, #28]
  40aebc:	ldr	w0, [sp, #24]
  40aec0:	cmp	w1, w0
  40aec4:	cset	w0, eq  // eq = none
  40aec8:	and	w0, w0, #0xff
  40aecc:	b	40affc <ferror@plt+0x868c>
  40aed0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40aed4:	add	x0, x0, #0x9e8
  40aed8:	ldr	x0, [x0]
  40aedc:	ldr	w1, [sp, #28]
  40aee0:	bl	444ab8 <ferror@plt+0x42148>
  40aee4:	str	x0, [sp, #72]
  40aee8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40aeec:	add	x0, x0, #0x9e8
  40aef0:	ldr	x0, [x0]
  40aef4:	ldr	w1, [sp, #24]
  40aef8:	bl	444ab8 <ferror@plt+0x42148>
  40aefc:	str	x0, [sp, #64]
  40af00:	ldr	x1, [sp, #72]
  40af04:	ldr	x0, [sp, #64]
  40af08:	cmp	x1, x0
  40af0c:	b.ne	40af84 <ferror@plt+0x8614>  // b.any
  40af10:	ldr	x0, [sp, #72]
  40af14:	bl	444ec0 <ferror@plt+0x42550>
  40af18:	and	w0, w0, #0xff
  40af1c:	cmp	w0, #0x0
  40af20:	b.eq	40af7c <ferror@plt+0x860c>  // b.none
  40af24:	ldr	x0, [sp, #72]
  40af28:	bl	410198 <ferror@plt+0xd828>
  40af2c:	str	x0, [sp, #40]
  40af30:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40af34:	add	x0, x0, #0x9e8
  40af38:	ldr	x0, [x0]
  40af3c:	ldr	w2, [sp, #28]
  40af40:	ldr	x1, [sp, #40]
  40af44:	bl	444f88 <ferror@plt+0x42618>
  40af48:	str	w0, [sp, #36]
  40af4c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40af50:	add	x0, x0, #0x9e8
  40af54:	ldr	x0, [x0]
  40af58:	ldr	w2, [sp, #24]
  40af5c:	ldr	x1, [sp, #40]
  40af60:	bl	444f88 <ferror@plt+0x42618>
  40af64:	str	w0, [sp, #32]
  40af68:	ldr	w1, [sp, #32]
  40af6c:	ldr	w0, [sp, #36]
  40af70:	bl	40ae38 <ferror@plt+0x84c8>
  40af74:	and	w0, w0, #0xff
  40af78:	b	40affc <ferror@plt+0x868c>
  40af7c:	mov	w0, #0x1                   	// #1
  40af80:	b	40affc <ferror@plt+0x868c>
  40af84:	ldr	x0, [sp, #72]
  40af88:	bl	444ec0 <ferror@plt+0x42550>
  40af8c:	and	w0, w0, #0xff
  40af90:	cmp	w0, #0x0
  40af94:	b.ne	40afac <ferror@plt+0x863c>  // b.any
  40af98:	ldr	x0, [sp, #64]
  40af9c:	bl	444ec0 <ferror@plt+0x42550>
  40afa0:	and	w0, w0, #0xff
  40afa4:	cmp	w0, #0x0
  40afa8:	b.eq	40afb4 <ferror@plt+0x8644>  // b.none
  40afac:	mov	w0, #0x1                   	// #1
  40afb0:	b	40afb8 <ferror@plt+0x8648>
  40afb4:	mov	w0, #0x0                   	// #0
  40afb8:	cmp	w0, #0x0
  40afbc:	b.eq	40afc8 <ferror@plt+0x8658>  // b.none
  40afc0:	mov	w0, #0x0                   	// #0
  40afc4:	b	40affc <ferror@plt+0x868c>
  40afc8:	ldr	x0, [sp, #72]
  40afcc:	bl	410184 <ferror@plt+0xd814>
  40afd0:	str	x0, [sp, #56]
  40afd4:	ldr	x0, [sp, #64]
  40afd8:	bl	410184 <ferror@plt+0xd814>
  40afdc:	str	x0, [sp, #48]
  40afe0:	ldr	x0, [sp, #56]
  40afe4:	ldr	x1, [x0, #8]
  40afe8:	ldr	x0, [sp, #48]
  40afec:	ldr	x0, [x0, #8]
  40aff0:	cmp	x1, x0
  40aff4:	cset	w0, eq  // eq = none
  40aff8:	and	w0, w0, #0xff
  40affc:	ldp	x29, x30, [sp], #80
  40b000:	ret
  40b004:	stp	x29, x30, [sp, #-64]!
  40b008:	mov	x29, sp
  40b00c:	str	x19, [sp, #16]
  40b010:	str	x0, [sp, #40]
  40b014:	str	x1, [sp, #32]
  40b018:	ldr	x0, [sp, #40]
  40b01c:	ldr	x0, [x0]
  40b020:	str	x0, [sp, #56]
  40b024:	ldr	x0, [sp, #32]
  40b028:	ldr	x0, [x0]
  40b02c:	str	x0, [sp, #48]
  40b030:	ldr	x0, [sp, #56]
  40b034:	bl	409c50 <ferror@plt+0x72e0>
  40b038:	mov	w19, w0
  40b03c:	ldr	x0, [sp, #48]
  40b040:	bl	409c50 <ferror@plt+0x72e0>
  40b044:	sub	w0, w19, w0
  40b048:	ldr	x19, [sp, #16]
  40b04c:	ldp	x29, x30, [sp], #64
  40b050:	ret
  40b054:	stp	x29, x30, [sp, #-144]!
  40b058:	mov	x29, sp
  40b05c:	str	x19, [sp, #16]
  40b060:	str	x0, [sp, #56]
  40b064:	str	x1, [sp, #48]
  40b068:	str	x2, [sp, #40]
  40b06c:	str	w3, [sp, #36]
  40b070:	ldr	x0, [sp, #56]
  40b074:	ldr	x1, [sp, #48]
  40b078:	str	x1, [x0]
  40b07c:	ldr	x0, [sp, #48]
  40b080:	ldr	x1, [x0]
  40b084:	ldr	x0, [sp, #56]
  40b088:	str	x1, [x0, #8]
  40b08c:	mov	w1, #0x0                   	// #0
  40b090:	ldr	x0, [sp, #40]
  40b094:	bl	446a74 <ferror@plt+0x44104>
  40b098:	ldr	w1, [x0]
  40b09c:	ldr	x0, [sp, #56]
  40b0a0:	str	w1, [x0, #16]
  40b0a4:	ldr	x0, [sp, #56]
  40b0a8:	add	x0, x0, #0x18
  40b0ac:	mov	x8, x0
  40b0b0:	mov	w1, #0x0                   	// #0
  40b0b4:	ldr	x0, [sp, #40]
  40b0b8:	bl	446a9c <ferror@plt+0x4412c>
  40b0bc:	ldr	x0, [sp, #56]
  40b0c0:	add	x0, x0, #0x38
  40b0c4:	ldr	w2, [sp, #36]
  40b0c8:	ldr	x1, [sp, #48]
  40b0cc:	bl	40a678 <ferror@plt+0x7d08>
  40b0d0:	ldr	x0, [sp, #48]
  40b0d4:	ldrb	w1, [x0, #221]
  40b0d8:	ldr	x0, [sp, #56]
  40b0dc:	strb	w1, [x0, #112]
  40b0e0:	ldr	x0, [sp, #48]
  40b0e4:	ldrb	w1, [x0, #222]
  40b0e8:	ldr	x0, [sp, #56]
  40b0ec:	strb	w1, [x0, #113]
  40b0f0:	ldr	x0, [sp, #48]
  40b0f4:	ldrb	w1, [x0, #223]
  40b0f8:	ldr	x0, [sp, #56]
  40b0fc:	strb	w1, [x0, #114]
  40b100:	ldr	x0, [sp, #56]
  40b104:	add	x19, x0, #0x78
  40b108:	ldr	x0, [sp, #40]
  40b10c:	bl	4101cc <ferror@plt+0xd85c>
  40b110:	mov	w0, w0
  40b114:	mov	x1, x0
  40b118:	mov	x0, x19
  40b11c:	bl	40e444 <ferror@plt+0xbad4>
  40b120:	ldr	x0, [sp, #56]
  40b124:	add	x19, x0, #0x80
  40b128:	ldr	x0, [sp, #40]
  40b12c:	bl	409be4 <ferror@plt+0x7274>
  40b130:	mov	w0, w0
  40b134:	mov	x1, x0
  40b138:	mov	x0, x19
  40b13c:	bl	410410 <ferror@plt+0xdaa0>
  40b140:	ldr	x0, [sp, #56]
  40b144:	add	x19, x0, #0x88
  40b148:	ldr	x0, [sp, #40]
  40b14c:	bl	4101cc <ferror@plt+0xd85c>
  40b150:	add	w0, w0, #0x1
  40b154:	mov	w0, w0
  40b158:	mov	x1, x0
  40b15c:	mov	x0, x19
  40b160:	bl	40e48c <ferror@plt+0xbb1c>
  40b164:	ldr	x0, [sp, #56]
  40b168:	str	wzr, [x0, #144]
  40b16c:	ldr	x0, [sp, #56]
  40b170:	str	wzr, [x0, #148]
  40b174:	str	wzr, [sp, #136]
  40b178:	ldr	x0, [sp, #40]
  40b17c:	bl	4101cc <ferror@plt+0xd85c>
  40b180:	mov	w1, w0
  40b184:	ldr	w0, [sp, #136]
  40b188:	cmp	w0, w1
  40b18c:	cset	w0, cc  // cc = lo, ul, last
  40b190:	and	w0, w0, #0xff
  40b194:	cmp	w0, #0x0
  40b198:	b.eq	40b1d0 <ferror@plt+0x8860>  // b.none
  40b19c:	ldr	w1, [sp, #136]
  40b1a0:	ldr	x0, [sp, #40]
  40b1a4:	bl	446a74 <ferror@plt+0x44104>
  40b1a8:	str	x0, [sp, #88]
  40b1ac:	mov	w3, #0x0                   	// #0
  40b1b0:	ldr	w2, [sp, #136]
  40b1b4:	ldr	x1, [sp, #88]
  40b1b8:	ldr	x0, [sp, #56]
  40b1bc:	bl	40b52c <ferror@plt+0x8bbc>
  40b1c0:	ldr	w0, [sp, #136]
  40b1c4:	add	w0, w0, #0x1
  40b1c8:	str	w0, [sp, #136]
  40b1cc:	b	40b178 <ferror@plt+0x8808>
  40b1d0:	str	wzr, [sp, #132]
  40b1d4:	ldr	x0, [sp, #40]
  40b1d8:	bl	409be4 <ferror@plt+0x7274>
  40b1dc:	mov	w1, w0
  40b1e0:	ldr	w0, [sp, #132]
  40b1e4:	cmp	w0, w1
  40b1e8:	cset	w0, cc  // cc = lo, ul, last
  40b1ec:	and	w0, w0, #0xff
  40b1f0:	cmp	w0, #0x0
  40b1f4:	b.eq	40b248 <ferror@plt+0x88d8>  // b.none
  40b1f8:	ldr	w0, [sp, #132]
  40b1fc:	mov	w1, w0
  40b200:	ldr	x0, [sp, #40]
  40b204:	bl	409c04 <ferror@plt+0x7294>
  40b208:	str	x0, [sp, #64]
  40b20c:	ldr	x0, [sp, #64]
  40b210:	mov	x1, x0
  40b214:	ldr	x0, [sp, #56]
  40b218:	bl	40bba0 <ferror@plt+0x9230>
  40b21c:	and	w0, w0, #0xff
  40b220:	cmp	w0, #0x0
  40b224:	b.eq	40b238 <ferror@plt+0x88c8>  // b.none
  40b228:	ldr	x0, [sp, #56]
  40b22c:	add	x0, x0, #0x80
  40b230:	add	x1, sp, #0x40
  40b234:	bl	410458 <ferror@plt+0xdae8>
  40b238:	ldr	w0, [sp, #132]
  40b23c:	add	w0, w0, #0x1
  40b240:	str	w0, [sp, #132]
  40b244:	b	40b1d4 <ferror@plt+0x8864>
  40b248:	ldr	x0, [sp, #56]
  40b24c:	add	x2, x0, #0x80
  40b250:	adrp	x0, 40b000 <ferror@plt+0x8690>
  40b254:	add	x1, x0, #0x4
  40b258:	mov	x0, x2
  40b25c:	bl	41048c <ferror@plt+0xdb1c>
  40b260:	ldr	x0, [sp, #56]
  40b264:	bl	40bd10 <ferror@plt+0x93a0>
  40b268:	ldr	x0, [sp, #56]
  40b26c:	add	x0, x0, #0x88
  40b270:	bl	40e3e4 <ferror@plt+0xba74>
  40b274:	cmp	w0, #0x0
  40b278:	b.ne	40b294 <ferror@plt+0x8924>  // b.any
  40b27c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b280:	add	x2, x0, #0xa88
  40b284:	mov	w1, #0x36a                 	// #874
  40b288:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b28c:	add	x0, x0, #0x9c8
  40b290:	bl	4099a4 <ferror@plt+0x7034>
  40b294:	ldr	x0, [sp, #56]
  40b298:	add	x19, x0, #0x88
  40b29c:	ldr	x0, [sp, #56]
  40b2a0:	add	x0, x0, #0x88
  40b2a4:	bl	40e3e4 <ferror@plt+0xba74>
  40b2a8:	sub	w0, w0, #0x1
  40b2ac:	mov	w1, w0
  40b2b0:	mov	x0, x19
  40b2b4:	bl	40e4d4 <ferror@plt+0xbb64>
  40b2b8:	str	x0, [sp, #112]
  40b2bc:	ldr	x0, [sp, #112]
  40b2c0:	ldr	w0, [x0, #4]
  40b2c4:	str	w0, [sp, #140]
  40b2c8:	ldr	w0, [sp, #140]
  40b2cc:	cmp	w0, #0x0
  40b2d0:	b.ge	40b2d8 <ferror@plt+0x8968>  // b.tcont
  40b2d4:	str	wzr, [sp, #140]
  40b2d8:	ldr	w0, [sp, #140]
  40b2dc:	bl	407f5c <ferror@plt+0x55ec>
  40b2e0:	mov	w1, w0
  40b2e4:	ldr	x0, [sp, #56]
  40b2e8:	str	w1, [x0, #144]
  40b2ec:	ldr	x0, [sp, #56]
  40b2f0:	add	x0, x0, #0x88
  40b2f4:	bl	40e3e4 <ferror@plt+0xba74>
  40b2f8:	cmp	w0, #0x1
  40b2fc:	cset	w0, hi  // hi = pmore
  40b300:	and	w0, w0, #0xff
  40b304:	cmp	w0, #0x0
  40b308:	b.eq	40b328 <ferror@plt+0x89b8>  // b.none
  40b30c:	ldr	x0, [sp, #56]
  40b310:	ldr	w0, [x0, #144]
  40b314:	mov	w1, #0x3                   	// #3
  40b318:	cmp	w0, #0x3
  40b31c:	csel	w1, w0, w1, ge  // ge = tcont
  40b320:	ldr	x0, [sp, #56]
  40b324:	str	w1, [x0, #144]
  40b328:	ldr	x0, [sp, #48]
  40b32c:	ldr	w1, [x0, #224]
  40b330:	ldr	x0, [sp, #56]
  40b334:	ldr	w0, [x0, #144]
  40b338:	cmp	w1, w0
  40b33c:	b.gt	40b34c <ferror@plt+0x89dc>
  40b340:	ldr	x0, [sp, #56]
  40b344:	ldr	w0, [x0, #144]
  40b348:	b	40b358 <ferror@plt+0x89e8>
  40b34c:	ldr	x0, [sp, #48]
  40b350:	ldr	w0, [x0, #224]
  40b354:	sub	w0, w0, #0x1
  40b358:	ldr	x1, [sp, #56]
  40b35c:	str	w0, [x1, #144]
  40b360:	ldr	x0, [sp, #56]
  40b364:	ldr	x0, [x0]
  40b368:	ldr	w0, [x0, #112]
  40b36c:	sxtw	x0, w0
  40b370:	str	x0, [sp, #104]
  40b374:	ldr	x0, [sp, #56]
  40b378:	ldr	x2, [x0, #24]
  40b37c:	ldr	x0, [sp, #56]
  40b380:	ldr	w0, [x0, #32]
  40b384:	mov	w1, w0
  40b388:	mov	x0, x2
  40b38c:	bl	41e4b0 <ferror@plt+0x1bb40>
  40b390:	stp	x0, x1, [sp, #72]
  40b394:	add	x0, sp, #0x48
  40b398:	bl	4102bc <ferror@plt+0xd94c>
  40b39c:	and	w0, w0, #0xff
  40b3a0:	cmp	w0, #0x0
  40b3a4:	b.eq	40b3cc <ferror@plt+0x8a5c>  // b.none
  40b3a8:	ldr	x0, [sp, #56]
  40b3ac:	ldr	w0, [x0, #36]
  40b3b0:	sxtw	x19, w0
  40b3b4:	add	x0, sp, #0x48
  40b3b8:	bl	4102e0 <ferror@plt+0xd970>
  40b3bc:	cmp	x19, x0
  40b3c0:	b.hi	40b3cc <ferror@plt+0x8a5c>  // b.pmore
  40b3c4:	mov	w0, #0x1                   	// #1
  40b3c8:	b	40b3d0 <ferror@plt+0x8a60>
  40b3cc:	mov	w0, #0x0                   	// #0
  40b3d0:	cmp	w0, #0x0
  40b3d4:	b.eq	40b4ec <ferror@plt+0x8b7c>  // b.none
  40b3d8:	mov	x0, #0xa                   	// #10
  40b3dc:	str	x0, [sp, #96]
  40b3e0:	ldr	x0, [sp, #56]
  40b3e4:	ldr	w0, [x0, #36]
  40b3e8:	sxtw	x0, w0
  40b3ec:	str	x0, [sp, #120]
  40b3f0:	ldr	x0, [sp, #56]
  40b3f4:	ldrb	w0, [x0, #114]
  40b3f8:	cmp	w0, #0x0
  40b3fc:	b.eq	40b41c <ferror@plt+0x8aac>  // b.none
  40b400:	ldr	x0, [sp, #56]
  40b404:	ldr	w0, [x0, #144]
  40b408:	add	w0, w0, #0x2
  40b40c:	sxtw	x0, w0
  40b410:	ldr	x1, [sp, #120]
  40b414:	add	x0, x1, x0
  40b418:	str	x0, [sp, #120]
  40b41c:	add	x0, sp, #0x48
  40b420:	bl	4102e0 <ferror@plt+0xd970>
  40b424:	mov	x1, x0
  40b428:	ldr	x0, [sp, #120]
  40b42c:	sub	x0, x1, x0
  40b430:	ldr	x1, [sp, #96]
  40b434:	cmp	x1, x0
  40b438:	b.ls	40b454 <ferror@plt+0x8ae4>  // b.plast
  40b43c:	add	x0, sp, #0x48
  40b440:	bl	4102e0 <ferror@plt+0xd970>
  40b444:	mov	x1, x0
  40b448:	ldr	x0, [sp, #120]
  40b44c:	sub	x0, x1, x0
  40b450:	b	40b458 <ferror@plt+0x8ae8>
  40b454:	ldr	x0, [sp, #96]
  40b458:	str	x0, [sp, #96]
  40b45c:	ldr	x1, [sp, #104]
  40b460:	ldr	x0, [sp, #96]
  40b464:	sub	x0, x1, x0
  40b468:	str	x0, [sp, #96]
  40b46c:	add	x0, sp, #0x48
  40b470:	bl	4102e0 <ferror@plt+0xd970>
  40b474:	mov	x1, x0
  40b478:	ldr	x0, [sp, #104]
  40b47c:	cmp	x0, x1
  40b480:	b.hi	40b49c <ferror@plt+0x8b2c>  // b.pmore
  40b484:	ldr	x1, [sp, #120]
  40b488:	ldr	x0, [sp, #96]
  40b48c:	cmp	x1, x0
  40b490:	b.ls	40b49c <ferror@plt+0x8b2c>  // b.plast
  40b494:	mov	w0, #0x1                   	// #1
  40b498:	b	40b4a0 <ferror@plt+0x8b30>
  40b49c:	mov	w0, #0x0                   	// #0
  40b4a0:	cmp	w0, #0x0
  40b4a4:	b.eq	40b4c4 <ferror@plt+0x8b54>  // b.none
  40b4a8:	ldr	x0, [sp, #120]
  40b4ac:	mov	w1, w0
  40b4b0:	ldr	x0, [sp, #96]
  40b4b4:	sub	w0, w1, w0
  40b4b8:	mov	w1, w0
  40b4bc:	ldr	x0, [sp, #56]
  40b4c0:	str	w1, [x0, #148]
  40b4c4:	ldr	x0, [sp, #56]
  40b4c8:	ldr	w0, [x0, #148]
  40b4cc:	cmp	w0, #0x0
  40b4d0:	b.ge	40b4ec <ferror@plt+0x8b7c>  // b.tcont
  40b4d4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b4d8:	add	x2, x0, #0xa88
  40b4dc:	mov	w1, #0x386                 	// #902
  40b4e0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b4e4:	add	x0, x0, #0x9c8
  40b4e8:	bl	4099a4 <ferror@plt+0x7034>
  40b4ec:	ldr	x0, [sp, #48]
  40b4f0:	ldrb	w0, [x0, #228]
  40b4f4:	cmp	w0, #0x0
  40b4f8:	b.eq	40b51c <ferror@plt+0x8bac>  // b.none
  40b4fc:	ldr	x0, [sp, #56]
  40b500:	ldr	w0, [x0, #148]
  40b504:	mov	w1, w0
  40b508:	ldr	x0, [sp, #104]
  40b50c:	add	w0, w1, w0
  40b510:	mov	w1, w0
  40b514:	ldr	x0, [sp, #56]
  40b518:	bl	40dd0c <ferror@plt+0xb39c>
  40b51c:	nop
  40b520:	ldr	x19, [sp, #16]
  40b524:	ldp	x29, x30, [sp], #144
  40b528:	ret
  40b52c:	stp	x29, x30, [sp, #-192]!
  40b530:	mov	x29, sp
  40b534:	str	x0, [sp, #40]
  40b538:	str	x1, [sp, #32]
  40b53c:	str	w2, [sp, #28]
  40b540:	strb	w3, [sp, #27]
  40b544:	ldr	x0, [sp, #32]
  40b548:	cmp	x0, #0x0
  40b54c:	b.ne	40b568 <ferror@plt+0x8bf8>  // b.any
  40b550:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b554:	add	x2, x0, #0xa90
  40b558:	mov	w1, #0x39f                 	// #927
  40b55c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b560:	add	x0, x0, #0x9c8
  40b564:	bl	4099a4 <ferror@plt+0x7034>
  40b568:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40b56c:	add	x0, x0, #0x9e8
  40b570:	ldr	x2, [x0]
  40b574:	ldr	x0, [sp, #32]
  40b578:	ldr	w0, [x0]
  40b57c:	mov	w1, w0
  40b580:	mov	x0, x2
  40b584:	bl	44378c <ferror@plt+0x40e1c>
  40b588:	str	x0, [sp, #184]
  40b58c:	ldr	w0, [sp, #184]
  40b590:	add	x1, sp, #0x98
  40b594:	mov	x8, x1
  40b598:	mov	w1, #0x1                   	// #1
  40b59c:	bl	41e66c <ferror@plt+0x1bcfc>
  40b5a0:	ldr	w0, [sp, #188]
  40b5a4:	add	x1, sp, #0x78
  40b5a8:	mov	x8, x1
  40b5ac:	mov	w1, #0x2                   	// #2
  40b5b0:	bl	41e66c <ferror@plt+0x1bcfc>
  40b5b4:	ldr	x0, [sp, #32]
  40b5b8:	ldr	w0, [x0]
  40b5bc:	add	x1, sp, #0x58
  40b5c0:	mov	x8, x1
  40b5c4:	mov	w1, #0x0                   	// #0
  40b5c8:	bl	41e66c <ferror@plt+0x1bcfc>
  40b5cc:	ldr	x1, [sp, #152]
  40b5d0:	ldr	x0, [sp, #40]
  40b5d4:	ldr	x0, [x0, #24]
  40b5d8:	cmp	x1, x0
  40b5dc:	b.eq	40b5e8 <ferror@plt+0x8c78>  // b.none
  40b5e0:	mov	w0, #0x0                   	// #0
  40b5e4:	b	40b830 <ferror@plt+0x8ec0>
  40b5e8:	ldr	x1, [sp, #120]
  40b5ec:	ldr	x0, [sp, #40]
  40b5f0:	ldr	x0, [x0, #24]
  40b5f4:	cmp	x1, x0
  40b5f8:	b.eq	40b604 <ferror@plt+0x8c94>  // b.none
  40b5fc:	mov	w0, #0x0                   	// #0
  40b600:	b	40b830 <ferror@plt+0x8ec0>
  40b604:	ldr	x0, [sp, #32]
  40b608:	ldr	w0, [x0, #4]
  40b60c:	cmp	w0, #0x0
  40b610:	b.ne	40b630 <ferror@plt+0x8cc0>  // b.any
  40b614:	ldr	x1, [sp, #88]
  40b618:	ldr	x0, [sp, #40]
  40b61c:	ldr	x0, [x0, #24]
  40b620:	cmp	x1, x0
  40b624:	b.eq	40b630 <ferror@plt+0x8cc0>  // b.none
  40b628:	mov	w0, #0x0                   	// #0
  40b62c:	b	40b830 <ferror@plt+0x8ec0>
  40b630:	ldr	x0, [sp, #40]
  40b634:	add	x0, x0, #0x78
  40b638:	bl	40e4fc <ferror@plt+0xbb8c>
  40b63c:	cmp	w0, #0x0
  40b640:	cset	w0, ne  // ne = any
  40b644:	and	w0, w0, #0xff
  40b648:	cmp	w0, #0x0
  40b64c:	b.eq	40b698 <ferror@plt+0x8d28>  // b.none
  40b650:	ldr	x0, [sp, #32]
  40b654:	ldr	w0, [x0, #4]
  40b658:	cmp	w0, #0x0
  40b65c:	b.ne	40b698 <ferror@plt+0x8d28>  // b.any
  40b660:	ldr	x0, [sp, #32]
  40b664:	ldr	w2, [x0]
  40b668:	ldr	x0, [sp, #40]
  40b66c:	ldr	w0, [x0, #16]
  40b670:	mov	w1, w0
  40b674:	mov	w0, w2
  40b678:	bl	40ae38 <ferror@plt+0x84c8>
  40b67c:	and	w0, w0, #0xff
  40b680:	eor	w0, w0, #0x1
  40b684:	and	w0, w0, #0xff
  40b688:	cmp	w0, #0x0
  40b68c:	b.eq	40b698 <ferror@plt+0x8d28>  // b.none
  40b690:	mov	w0, #0x0                   	// #0
  40b694:	b	40b830 <ferror@plt+0x8ec0>
  40b698:	ldr	x0, [sp, #32]
  40b69c:	ldr	w3, [x0, #4]
  40b6a0:	ldr	x0, [sp, #32]
  40b6a4:	ldr	x5, [x0, #8]
  40b6a8:	add	x4, sp, #0x58
  40b6ac:	add	x2, sp, #0x78
  40b6b0:	add	x1, sp, #0x98
  40b6b4:	add	x0, sp, #0x30
  40b6b8:	mov	x6, x5
  40b6bc:	ldr	w5, [sp, #28]
  40b6c0:	bl	40aa20 <ferror@plt+0x80b0>
  40b6c4:	ldr	w1, [sp, #160]
  40b6c8:	ldr	w0, [sp, #128]
  40b6cc:	cmp	w1, w0
  40b6d0:	b.gt	40b72c <ferror@plt+0x8dbc>
  40b6d4:	ldr	w2, [sp, #184]
  40b6d8:	ldr	x0, [sp, #40]
  40b6dc:	ldr	w0, [x0, #16]
  40b6e0:	mov	w1, w0
  40b6e4:	mov	w0, w2
  40b6e8:	bl	40ae38 <ferror@plt+0x84c8>
  40b6ec:	and	w0, w0, #0xff
  40b6f0:	eor	w0, w0, #0x1
  40b6f4:	and	w0, w0, #0xff
  40b6f8:	cmp	w0, #0x0
  40b6fc:	b.ne	40b72c <ferror@plt+0x8dbc>  // b.any
  40b700:	ldr	w2, [sp, #188]
  40b704:	ldr	x0, [sp, #40]
  40b708:	ldr	w0, [x0, #16]
  40b70c:	mov	w1, w0
  40b710:	mov	w0, w2
  40b714:	bl	40ae38 <ferror@plt+0x84c8>
  40b718:	and	w0, w0, #0xff
  40b71c:	eor	w0, w0, #0x1
  40b720:	and	w0, w0, #0xff
  40b724:	cmp	w0, #0x0
  40b728:	b.eq	40b734 <ferror@plt+0x8dc4>  // b.none
  40b72c:	mov	w0, #0x1                   	// #1
  40b730:	b	40b738 <ferror@plt+0x8dc8>
  40b734:	mov	w0, #0x0                   	// #0
  40b738:	cmp	w0, #0x0
  40b73c:	b.eq	40b77c <ferror@plt+0x8e0c>  // b.none
  40b740:	ldr	x0, [sp, #40]
  40b744:	add	x0, x0, #0x78
  40b748:	bl	40e4fc <ferror@plt+0xbb8c>
  40b74c:	cmp	w0, #0x0
  40b750:	cset	w0, eq  // eq = none
  40b754:	and	w0, w0, #0xff
  40b758:	cmp	w0, #0x0
  40b75c:	b.eq	40b774 <ferror@plt+0x8e04>  // b.none
  40b760:	ldur	x0, [sp, #68]
  40b764:	str	x0, [sp, #48]
  40b768:	ldur	x0, [sp, #68]
  40b76c:	str	x0, [sp, #56]
  40b770:	b	40b77c <ferror@plt+0x8e0c>
  40b774:	mov	w0, #0x0                   	// #0
  40b778:	b	40b830 <ferror@plt+0x8ec0>
  40b77c:	ldrb	w0, [sp, #27]
  40b780:	cmp	w0, #0x0
  40b784:	b.eq	40b81c <ferror@plt+0x8eac>  // b.none
  40b788:	ldr	w0, [sp, #160]
  40b78c:	mov	w1, w0
  40b790:	ldr	x0, [sp, #40]
  40b794:	bl	40b838 <ferror@plt+0x8ec8>
  40b798:	and	w0, w0, #0xff
  40b79c:	eor	w0, w0, #0x1
  40b7a0:	and	w0, w0, #0xff
  40b7a4:	cmp	w0, #0x0
  40b7a8:	b.eq	40b7b4 <ferror@plt+0x8e44>  // b.none
  40b7ac:	mov	w0, #0x0                   	// #0
  40b7b0:	b	40b830 <ferror@plt+0x8ec0>
  40b7b4:	ldr	w0, [sp, #128]
  40b7b8:	mov	w1, w0
  40b7bc:	ldr	x0, [sp, #40]
  40b7c0:	bl	40b838 <ferror@plt+0x8ec8>
  40b7c4:	and	w0, w0, #0xff
  40b7c8:	eor	w0, w0, #0x1
  40b7cc:	and	w0, w0, #0xff
  40b7d0:	cmp	w0, #0x0
  40b7d4:	b.eq	40b7e0 <ferror@plt+0x8e70>  // b.none
  40b7d8:	mov	w0, #0x0                   	// #0
  40b7dc:	b	40b830 <ferror@plt+0x8ec0>
  40b7e0:	ldr	x0, [sp, #32]
  40b7e4:	ldr	w0, [x0, #4]
  40b7e8:	cmp	w0, #0x0
  40b7ec:	b.ne	40b81c <ferror@plt+0x8eac>  // b.any
  40b7f0:	ldr	w0, [sp, #96]
  40b7f4:	mov	w1, w0
  40b7f8:	ldr	x0, [sp, #40]
  40b7fc:	bl	40b838 <ferror@plt+0x8ec8>
  40b800:	and	w0, w0, #0xff
  40b804:	eor	w0, w0, #0x1
  40b808:	and	w0, w0, #0xff
  40b80c:	cmp	w0, #0x0
  40b810:	b.eq	40b81c <ferror@plt+0x8eac>  // b.none
  40b814:	mov	w0, #0x0                   	// #0
  40b818:	b	40b830 <ferror@plt+0x8ec0>
  40b81c:	ldr	x0, [sp, #40]
  40b820:	add	x0, x0, #0x78
  40b824:	add	x1, sp, #0x30
  40b828:	bl	40e534 <ferror@plt+0xbbc4>
  40b82c:	mov	w0, #0x1                   	// #1
  40b830:	ldp	x29, x30, [sp], #192
  40b834:	ret
  40b838:	stp	x29, x30, [sp, #-48]!
  40b83c:	mov	x29, sp
  40b840:	str	x0, [sp, #24]
  40b844:	str	w1, [sp, #20]
  40b848:	str	wzr, [sp, #44]
  40b84c:	ldr	x0, [sp, #24]
  40b850:	bl	40a630 <ferror@plt+0x7cc0>
  40b854:	mov	w1, w0
  40b858:	ldr	w0, [sp, #44]
  40b85c:	cmp	w0, w1
  40b860:	cset	w0, lt  // lt = tstop
  40b864:	and	w0, w0, #0xff
  40b868:	cmp	w0, #0x0
  40b86c:	b.eq	40b8b0 <ferror@plt+0x8f40>  // b.none
  40b870:	ldr	w1, [sp, #44]
  40b874:	ldr	x0, [sp, #24]
  40b878:	bl	40a650 <ferror@plt+0x7ce0>
  40b87c:	str	x0, [sp, #32]
  40b880:	ldr	w1, [sp, #20]
  40b884:	ldr	x0, [sp, #32]
  40b888:	bl	40a56c <ferror@plt+0x7bfc>
  40b88c:	and	w0, w0, #0xff
  40b890:	cmp	w0, #0x0
  40b894:	b.eq	40b8a0 <ferror@plt+0x8f30>  // b.none
  40b898:	mov	w0, #0x1                   	// #1
  40b89c:	b	40b8b4 <ferror@plt+0x8f44>
  40b8a0:	ldr	w0, [sp, #44]
  40b8a4:	add	w0, w0, #0x1
  40b8a8:	str	w0, [sp, #44]
  40b8ac:	b	40b84c <ferror@plt+0x8edc>
  40b8b0:	mov	w0, #0x0                   	// #0
  40b8b4:	ldp	x29, x30, [sp], #48
  40b8b8:	ret
  40b8bc:	stp	x29, x30, [sp, #-48]!
  40b8c0:	mov	x29, sp
  40b8c4:	str	x0, [sp, #24]
  40b8c8:	ldr	x0, [sp, #24]
  40b8cc:	ldrb	w0, [x0, #114]
  40b8d0:	eor	w0, w0, #0x1
  40b8d4:	and	w0, w0, #0xff
  40b8d8:	cmp	w0, #0x0
  40b8dc:	b.eq	40b8f8 <ferror@plt+0x8f88>  // b.none
  40b8e0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b8e4:	add	x2, x0, #0xab0
  40b8e8:	mov	w1, #0x408                 	// #1032
  40b8ec:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40b8f0:	add	x0, x0, #0x9c8
  40b8f4:	bl	4099a4 <ferror@plt+0x7034>
  40b8f8:	str	wzr, [sp, #44]
  40b8fc:	ldr	x0, [sp, #24]
  40b900:	ldr	w0, [x0, #144]
  40b904:	ldr	w1, [sp, #44]
  40b908:	cmp	w1, w0
  40b90c:	b.gt	40b930 <ferror@plt+0x8fc0>
  40b910:	ldr	x0, [sp, #24]
  40b914:	ldr	x0, [x0, #8]
  40b918:	mov	w1, #0x2e                  	// #46
  40b91c:	bl	417d58 <ferror@plt+0x153e8>
  40b920:	ldr	w0, [sp, #44]
  40b924:	add	w0, w0, #0x1
  40b928:	str	w0, [sp, #44]
  40b92c:	b	40b8fc <ferror@plt+0x8f8c>
  40b930:	ldr	x0, [sp, #24]
  40b934:	ldr	x0, [x0, #8]
  40b938:	bl	417cc4 <ferror@plt+0x15354>
  40b93c:	nop
  40b940:	ldp	x29, x30, [sp], #48
  40b944:	ret
  40b948:	stp	x29, x30, [sp, #-48]!
  40b94c:	mov	x29, sp
  40b950:	str	x19, [sp, #16]
  40b954:	str	x0, [sp, #40]
  40b958:	str	w1, [sp, #36]
  40b95c:	ldr	w0, [sp, #36]
  40b960:	cmp	w0, #0x0
  40b964:	b.le	40b970 <ferror@plt+0x9000>
  40b968:	mov	w0, #0x1                   	// #1
  40b96c:	b	40b9a8 <ferror@plt+0x9038>
  40b970:	ldr	x0, [sp, #40]
  40b974:	ldr	w19, [x0, #32]
  40b978:	mov	w1, #0x0                   	// #0
  40b97c:	ldr	x0, [sp, #40]
  40b980:	bl	40a650 <ferror@plt+0x7ce0>
  40b984:	ldr	w0, [x0, #4]
  40b988:	cmp	w19, w0
  40b98c:	cset	w0, gt
  40b990:	and	w0, w0, #0xff
  40b994:	cmp	w0, #0x0
  40b998:	b.eq	40b9a4 <ferror@plt+0x9034>  // b.none
  40b99c:	mov	w0, #0x1                   	// #1
  40b9a0:	b	40b9a8 <ferror@plt+0x9038>
  40b9a4:	mov	w0, #0x0                   	// #0
  40b9a8:	ldr	x19, [sp, #16]
  40b9ac:	ldp	x29, x30, [sp], #48
  40b9b0:	ret
  40b9b4:	stp	x29, x30, [sp, #-112]!
  40b9b8:	mov	x29, sp
  40b9bc:	str	x19, [sp, #16]
  40b9c0:	mov	x19, x8
  40b9c4:	str	x0, [sp, #40]
  40b9c8:	str	x1, [sp, #32]
  40b9cc:	ldr	x0, [sp, #40]
  40b9d0:	ldr	w0, [x0, #32]
  40b9d4:	mov	w1, w0
  40b9d8:	ldr	x0, [sp, #32]
  40b9dc:	bl	40a56c <ferror@plt+0x7bfc>
  40b9e0:	and	w0, w0, #0xff
  40b9e4:	cmp	w0, #0x0
  40b9e8:	b.eq	40ba10 <ferror@plt+0x90a0>  // b.none
  40b9ec:	ldr	x0, [sp, #40]
  40b9f0:	add	x0, x0, #0x18
  40b9f4:	mov	x2, x19
  40b9f8:	mov	x3, x0
  40b9fc:	ldp	x0, x1, [x3]
  40ba00:	stp	x0, x1, [x2]
  40ba04:	ldp	x0, x1, [x3, #16]
  40ba08:	stp	x0, x1, [x2, #16]
  40ba0c:	b	40bb94 <ferror@plt+0x9224>
  40ba10:	str	wzr, [sp, #108]
  40ba14:	ldr	x0, [sp, #40]
  40ba18:	add	x0, x0, #0x78
  40ba1c:	bl	40e4fc <ferror@plt+0xbb8c>
  40ba20:	mov	w1, w0
  40ba24:	ldr	w0, [sp, #108]
  40ba28:	cmp	w0, w1
  40ba2c:	cset	w0, cc  // cc = lo, ul, last
  40ba30:	and	w0, w0, #0xff
  40ba34:	cmp	w0, #0x0
  40ba38:	b.eq	40bad4 <ferror@plt+0x9164>  // b.none
  40ba3c:	ldr	x0, [sp, #40]
  40ba40:	add	x0, x0, #0x78
  40ba44:	ldr	w1, [sp, #108]
  40ba48:	bl	40e568 <ferror@plt+0xbbf8>
  40ba4c:	str	x0, [sp, #80]
  40ba50:	ldr	x0, [sp, #80]
  40ba54:	ldr	w0, [x0]
  40ba58:	mov	w1, w0
  40ba5c:	ldr	x0, [sp, #32]
  40ba60:	bl	40a56c <ferror@plt+0x7bfc>
  40ba64:	and	w0, w0, #0xff
  40ba68:	cmp	w0, #0x0
  40ba6c:	b.eq	40bac4 <ferror@plt+0x9154>  // b.none
  40ba70:	ldr	x0, [sp, #40]
  40ba74:	add	x0, x0, #0x18
  40ba78:	add	x2, sp, #0x30
  40ba7c:	mov	x3, x0
  40ba80:	ldp	x0, x1, [x3]
  40ba84:	stp	x0, x1, [x2]
  40ba88:	ldp	x0, x1, [x3, #16]
  40ba8c:	stp	x0, x1, [x2, #16]
  40ba90:	ldr	x0, [sp, #80]
  40ba94:	ldr	w0, [x0]
  40ba98:	str	w0, [sp, #56]
  40ba9c:	ldr	x0, [sp, #80]
  40baa0:	ldr	w0, [x0, #4]
  40baa4:	str	w0, [sp, #60]
  40baa8:	mov	x3, x19
  40baac:	add	x2, sp, #0x30
  40bab0:	ldp	x0, x1, [x2]
  40bab4:	stp	x0, x1, [x3]
  40bab8:	ldp	x0, x1, [x2, #16]
  40babc:	stp	x0, x1, [x3, #16]
  40bac0:	b	40bb94 <ferror@plt+0x9224>
  40bac4:	ldr	w0, [sp, #108]
  40bac8:	add	w0, w0, #0x1
  40bacc:	str	w0, [sp, #108]
  40bad0:	b	40ba14 <ferror@plt+0x90a4>
  40bad4:	str	wzr, [sp, #104]
  40bad8:	ldr	x0, [sp, #40]
  40badc:	add	x0, x0, #0x80
  40bae0:	bl	4104c8 <ferror@plt+0xdb58>
  40bae4:	mov	w1, w0
  40bae8:	ldr	w0, [sp, #104]
  40baec:	cmp	w0, w1
  40baf0:	cset	w0, cc  // cc = lo, ul, last
  40baf4:	and	w0, w0, #0xff
  40baf8:	cmp	w0, #0x0
  40bafc:	b.eq	40bb7c <ferror@plt+0x920c>  // b.none
  40bb00:	ldr	x0, [sp, #40]
  40bb04:	add	x0, x0, #0x80
  40bb08:	ldr	w1, [sp, #104]
  40bb0c:	bl	410500 <ferror@plt+0xdb90>
  40bb10:	ldr	x0, [x0]
  40bb14:	str	x0, [sp, #96]
  40bb18:	ldr	x0, [sp, #96]
  40bb1c:	bl	409c50 <ferror@plt+0x72e0>
  40bb20:	str	w0, [sp, #92]
  40bb24:	add	x0, sp, #0x30
  40bb28:	mov	x8, x0
  40bb2c:	ldr	w0, [sp, #92]
  40bb30:	bl	41e610 <ferror@plt+0x1bca0>
  40bb34:	ldr	w0, [sp, #56]
  40bb38:	mov	w1, w0
  40bb3c:	ldr	x0, [sp, #32]
  40bb40:	bl	40a56c <ferror@plt+0x7bfc>
  40bb44:	and	w0, w0, #0xff
  40bb48:	cmp	w0, #0x0
  40bb4c:	b.eq	40bb6c <ferror@plt+0x91fc>  // b.none
  40bb50:	mov	x3, x19
  40bb54:	add	x2, sp, #0x30
  40bb58:	ldp	x0, x1, [x2]
  40bb5c:	stp	x0, x1, [x3]
  40bb60:	ldp	x0, x1, [x2, #16]
  40bb64:	stp	x0, x1, [x3, #16]
  40bb68:	b	40bb94 <ferror@plt+0x9224>
  40bb6c:	ldr	w0, [sp, #104]
  40bb70:	add	w0, w0, #0x1
  40bb74:	str	w0, [sp, #104]
  40bb78:	b	40bad8 <ferror@plt+0x9168>
  40bb7c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bb80:	add	x2, x0, #0xad0
  40bb84:	mov	w1, #0x449                 	// #1097
  40bb88:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bb8c:	add	x0, x0, #0x9c8
  40bb90:	bl	4099a4 <ferror@plt+0x7034>
  40bb94:	ldr	x19, [sp, #16]
  40bb98:	ldp	x29, x30, [sp], #112
  40bb9c:	ret
  40bba0:	stp	x29, x30, [sp, #-96]!
  40bba4:	mov	x29, sp
  40bba8:	str	x0, [sp, #24]
  40bbac:	str	x1, [sp, #16]
  40bbb0:	ldr	x0, [sp, #16]
  40bbb4:	bl	409c50 <ferror@plt+0x72e0>
  40bbb8:	mov	w1, w0
  40bbbc:	add	x0, sp, #0x20
  40bbc0:	mov	x8, x0
  40bbc4:	mov	w0, w1
  40bbc8:	bl	41e610 <ferror@plt+0x1bca0>
  40bbcc:	ldr	x1, [sp, #32]
  40bbd0:	ldr	x0, [sp, #24]
  40bbd4:	ldr	x0, [x0, #24]
  40bbd8:	cmp	x1, x0
  40bbdc:	cset	w0, ne  // ne = any
  40bbe0:	and	w0, w0, #0xff
  40bbe4:	cmp	w0, #0x0
  40bbe8:	b.eq	40bbf4 <ferror@plt+0x9284>  // b.none
  40bbec:	mov	w0, #0x0                   	// #0
  40bbf0:	b	40bc3c <ferror@plt+0x92cc>
  40bbf4:	ldr	x0, [sp, #16]
  40bbf8:	bl	409c68 <ferror@plt+0x72f8>
  40bbfc:	mov	w1, w0
  40bc00:	add	x0, sp, #0x40
  40bc04:	mov	x8, x0
  40bc08:	mov	w0, w1
  40bc0c:	bl	41e610 <ferror@plt+0x1bca0>
  40bc10:	ldr	x1, [sp, #64]
  40bc14:	ldr	x0, [sp, #24]
  40bc18:	ldr	x0, [x0, #24]
  40bc1c:	cmp	x1, x0
  40bc20:	cset	w0, ne  // ne = any
  40bc24:	and	w0, w0, #0xff
  40bc28:	cmp	w0, #0x0
  40bc2c:	b.eq	40bc38 <ferror@plt+0x92c8>  // b.none
  40bc30:	mov	w0, #0x0                   	// #0
  40bc34:	b	40bc3c <ferror@plt+0x92cc>
  40bc38:	mov	w0, #0x1                   	// #1
  40bc3c:	ldp	x29, x30, [sp], #96
  40bc40:	ret
  40bc44:	stp	x29, x30, [sp, #-128]!
  40bc48:	mov	x29, sp
  40bc4c:	str	x19, [sp, #16]
  40bc50:	str	x0, [sp, #40]
  40bc54:	ldr	x0, [sp, #40]
  40bc58:	cmp	x0, #0x0
  40bc5c:	b.ne	40bc78 <ferror@plt+0x9308>  // b.any
  40bc60:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bc64:	add	x2, x0, #0xae8
  40bc68:	mov	w1, #0x461                 	// #1121
  40bc6c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bc70:	add	x0, x0, #0x9c8
  40bc74:	bl	4099a4 <ferror@plt+0x7034>
  40bc78:	ldr	x0, [sp, #40]
  40bc7c:	bl	409c50 <ferror@plt+0x72e0>
  40bc80:	mov	w1, w0
  40bc84:	add	x0, sp, #0x30
  40bc88:	mov	x8, x0
  40bc8c:	mov	w0, w1
  40bc90:	bl	41e610 <ferror@plt+0x1bca0>
  40bc94:	ldr	w0, [sp, #56]
  40bc98:	str	w0, [sp, #124]
  40bc9c:	ldr	x0, [sp, #40]
  40bca0:	bl	4474bc <ferror@plt+0x44b4c>
  40bca4:	and	w0, w0, #0xff
  40bca8:	cmp	w0, #0x0
  40bcac:	b.eq	40bcc8 <ferror@plt+0x9358>  // b.none
  40bcb0:	ldr	w0, [sp, #124]
  40bcb4:	cmp	w0, #0x1
  40bcb8:	b.le	40bcc8 <ferror@plt+0x9358>
  40bcbc:	ldr	w0, [sp, #124]
  40bcc0:	sub	w0, w0, #0x1
  40bcc4:	str	w0, [sp, #124]
  40bcc8:	ldr	w19, [sp, #124]
  40bccc:	ldr	x0, [sp, #40]
  40bcd0:	bl	409c68 <ferror@plt+0x72f8>
  40bcd4:	mov	w1, w0
  40bcd8:	add	x0, sp, #0x58
  40bcdc:	mov	x8, x0
  40bce0:	mov	w0, w1
  40bce4:	bl	41e610 <ferror@plt+0x1bca0>
  40bce8:	ldr	w0, [sp, #96]
  40bcec:	mov	w1, w0
  40bcf0:	add	x0, sp, #0x50
  40bcf4:	mov	w2, w1
  40bcf8:	mov	w1, w19
  40bcfc:	bl	40a4dc <ferror@plt+0x7b6c>
  40bd00:	ldr	x0, [sp, #80]
  40bd04:	ldr	x19, [sp, #16]
  40bd08:	ldp	x29, x30, [sp], #128
  40bd0c:	ret
  40bd10:	stp	x29, x30, [sp, #-160]!
  40bd14:	mov	x29, sp
  40bd18:	str	x19, [sp, #16]
  40bd1c:	str	x0, [sp, #40]
  40bd20:	ldr	x0, [sp, #40]
  40bd24:	add	x0, x0, #0x88
  40bd28:	bl	40e3e4 <ferror@plt+0xba74>
  40bd2c:	cmp	w0, #0x0
  40bd30:	b.eq	40bd4c <ferror@plt+0x93dc>  // b.none
  40bd34:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bd38:	add	x2, x0, #0xb08
  40bd3c:	mov	w1, #0x49b                 	// #1179
  40bd40:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bd44:	add	x0, x0, #0x9c8
  40bd48:	bl	4099a4 <ferror@plt+0x7034>
  40bd4c:	ldr	x0, [sp, #40]
  40bd50:	add	x0, x0, #0x78
  40bd54:	bl	40e4fc <ferror@plt+0xbb8c>
  40bd58:	add	w0, w0, #0x1
  40bd5c:	mov	w1, w0
  40bd60:	add	x0, sp, #0x38
  40bd64:	bl	40e48c <ferror@plt+0xbb1c>
  40bd68:	ldr	x0, [sp, #40]
  40bd6c:	ldr	w0, [x0, #32]
  40bd70:	mov	w1, w0
  40bd74:	ldr	x0, [sp, #40]
  40bd78:	ldr	w0, [x0, #32]
  40bd7c:	mov	w2, w0
  40bd80:	add	x0, sp, #0x40
  40bd84:	bl	40a4dc <ferror@plt+0x7b6c>
  40bd88:	add	x1, sp, #0x40
  40bd8c:	add	x0, sp, #0x38
  40bd90:	bl	40e590 <ferror@plt+0xbc20>
  40bd94:	str	wzr, [sp, #156]
  40bd98:	ldr	x0, [sp, #40]
  40bd9c:	add	x0, x0, #0x78
  40bda0:	bl	40e4fc <ferror@plt+0xbb8c>
  40bda4:	mov	w1, w0
  40bda8:	ldr	w0, [sp, #156]
  40bdac:	cmp	w0, w1
  40bdb0:	cset	w0, cc  // cc = lo, ul, last
  40bdb4:	and	w0, w0, #0xff
  40bdb8:	cmp	w0, #0x0
  40bdbc:	b.eq	40be38 <ferror@plt+0x94c8>  // b.none
  40bdc0:	ldr	x0, [sp, #40]
  40bdc4:	add	x0, x0, #0x78
  40bdc8:	ldr	w1, [sp, #156]
  40bdcc:	bl	40e5c4 <ferror@plt+0xbc54>
  40bdd0:	str	x0, [sp, #88]
  40bdd4:	ldr	x0, [sp, #88]
  40bdd8:	ldr	w1, [x0]
  40bddc:	ldr	x0, [sp, #88]
  40bde0:	ldr	w0, [x0, #8]
  40bde4:	cmp	w1, w0
  40bde8:	b.ls	40be04 <ferror@plt+0x9494>  // b.plast
  40bdec:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bdf0:	add	x2, x0, #0xb08
  40bdf4:	mov	w1, #0x4a4                 	// #1188
  40bdf8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bdfc:	add	x0, x0, #0x9c8
  40be00:	bl	4099a4 <ferror@plt+0x7034>
  40be04:	ldr	x0, [sp, #88]
  40be08:	ldr	w1, [x0]
  40be0c:	ldr	x0, [sp, #88]
  40be10:	ldr	w2, [x0, #8]
  40be14:	add	x0, sp, #0x48
  40be18:	bl	40a4dc <ferror@plt+0x7b6c>
  40be1c:	add	x1, sp, #0x48
  40be20:	add	x0, sp, #0x38
  40be24:	bl	40e590 <ferror@plt+0xbc20>
  40be28:	ldr	w0, [sp, #156]
  40be2c:	add	w0, w0, #0x1
  40be30:	str	w0, [sp, #156]
  40be34:	b	40bd98 <ferror@plt+0x9428>
  40be38:	str	wzr, [sp, #152]
  40be3c:	ldr	x0, [sp, #40]
  40be40:	add	x0, x0, #0x80
  40be44:	bl	4104c8 <ferror@plt+0xdb58>
  40be48:	mov	w1, w0
  40be4c:	ldr	w0, [sp, #152]
  40be50:	cmp	w0, w1
  40be54:	cset	w0, cc  // cc = lo, ul, last
  40be58:	and	w0, w0, #0xff
  40be5c:	cmp	w0, #0x0
  40be60:	b.eq	40bec8 <ferror@plt+0x9558>  // b.none
  40be64:	ldr	x0, [sp, #40]
  40be68:	add	x0, x0, #0x80
  40be6c:	ldr	w1, [sp, #152]
  40be70:	bl	410528 <ferror@plt+0xdbb8>
  40be74:	ldr	x0, [x0]
  40be78:	str	x0, [sp, #96]
  40be7c:	ldr	x0, [sp, #96]
  40be80:	cmp	x0, #0x0
  40be84:	b.ne	40bea0 <ferror@plt+0x9530>  // b.any
  40be88:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40be8c:	add	x2, x0, #0xb08
  40be90:	mov	w1, #0x4ad                 	// #1197
  40be94:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40be98:	add	x0, x0, #0x9c8
  40be9c:	bl	4099a4 <ferror@plt+0x7034>
  40bea0:	ldr	x0, [sp, #96]
  40bea4:	bl	40bc44 <ferror@plt+0x92d4>
  40bea8:	str	x0, [sp, #80]
  40beac:	add	x1, sp, #0x50
  40beb0:	add	x0, sp, #0x38
  40beb4:	bl	40e590 <ferror@plt+0xbc20>
  40beb8:	ldr	w0, [sp, #152]
  40bebc:	add	w0, w0, #0x1
  40bec0:	str	w0, [sp, #152]
  40bec4:	b	40be3c <ferror@plt+0x94cc>
  40bec8:	add	x2, sp, #0x38
  40becc:	adrp	x0, 40a000 <ferror@plt+0x7690>
  40bed0:	add	x1, x0, #0x5b4
  40bed4:	mov	x0, x2
  40bed8:	bl	40e5ec <ferror@plt+0xbc7c>
  40bedc:	add	x0, sp, #0x38
  40bee0:	bl	40e3e4 <ferror@plt+0xba74>
  40bee4:	cmp	w0, #0x0
  40bee8:	b.ne	40bf04 <ferror@plt+0x9594>  // b.any
  40beec:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bef0:	add	x2, x0, #0xb08
  40bef4:	mov	w1, #0x4b6                 	// #1206
  40bef8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40befc:	add	x0, x0, #0x9c8
  40bf00:	bl	4099a4 <ferror@plt+0x7034>
  40bf04:	ldr	x0, [sp, #40]
  40bf08:	add	x19, x0, #0x88
  40bf0c:	add	x0, sp, #0x38
  40bf10:	mov	w1, #0x0                   	// #0
  40bf14:	bl	40e4d4 <ferror@plt+0xbb64>
  40bf18:	mov	x1, x0
  40bf1c:	mov	x0, x19
  40bf20:	bl	40e590 <ferror@plt+0xbc20>
  40bf24:	mov	w0, #0x1                   	// #1
  40bf28:	str	w0, [sp, #148]
  40bf2c:	add	x0, sp, #0x38
  40bf30:	bl	40e3e4 <ferror@plt+0xba74>
  40bf34:	mov	w1, w0
  40bf38:	ldr	w0, [sp, #148]
  40bf3c:	cmp	w0, w1
  40bf40:	cset	w0, cc  // cc = lo, ul, last
  40bf44:	and	w0, w0, #0xff
  40bf48:	cmp	w0, #0x0
  40bf4c:	b.eq	40c050 <ferror@plt+0x96e0>  // b.none
  40bf50:	ldr	x0, [sp, #40]
  40bf54:	add	x19, x0, #0x88
  40bf58:	ldr	x0, [sp, #40]
  40bf5c:	add	x0, x0, #0x88
  40bf60:	bl	40e3e4 <ferror@plt+0xba74>
  40bf64:	sub	w0, w0, #0x1
  40bf68:	mov	w1, w0
  40bf6c:	mov	x0, x19
  40bf70:	bl	40e4d4 <ferror@plt+0xbb64>
  40bf74:	str	x0, [sp, #120]
  40bf78:	add	x0, sp, #0x38
  40bf7c:	ldr	w1, [sp, #148]
  40bf80:	bl	40e4d4 <ferror@plt+0xbb64>
  40bf84:	str	x0, [sp, #112]
  40bf88:	ldr	x0, [sp, #112]
  40bf8c:	ldr	w1, [x0]
  40bf90:	ldr	x0, [sp, #120]
  40bf94:	ldr	w0, [x0]
  40bf98:	cmp	w1, w0
  40bf9c:	b.cs	40bfb8 <ferror@plt+0x9648>  // b.hs, b.nlast
  40bfa0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bfa4:	add	x2, x0, #0xb08
  40bfa8:	mov	w1, #0x4bc                 	// #1212
  40bfac:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40bfb0:	add	x0, x0, #0x9c8
  40bfb4:	bl	4099a4 <ferror@plt+0x7034>
  40bfb8:	ldr	x0, [sp, #40]
  40bfbc:	ldrb	w0, [x0, #114]
  40bfc0:	cmp	w0, #0x0
  40bfc4:	b.eq	40bfd0 <ferror@plt+0x9660>  // b.none
  40bfc8:	mov	w0, #0x1                   	// #1
  40bfcc:	b	40bfd4 <ferror@plt+0x9664>
  40bfd0:	mov	w0, #0x0                   	// #0
  40bfd4:	str	w0, [sp, #108]
  40bfd8:	ldr	x0, [sp, #112]
  40bfdc:	ldr	w0, [x0]
  40bfe0:	mov	w1, w0
  40bfe4:	ldr	x0, [sp, #120]
  40bfe8:	ldr	w0, [x0, #4]
  40bfec:	mov	w0, w0
  40bff0:	add	x2, x0, #0x1
  40bff4:	ldrsw	x0, [sp, #108]
  40bff8:	add	x0, x2, x0
  40bffc:	cmp	x1, x0
  40c000:	b.gt	40c030 <ferror@plt+0x96c0>
  40c004:	ldr	x0, [sp, #112]
  40c008:	ldr	w1, [x0, #4]
  40c00c:	ldr	x0, [sp, #120]
  40c010:	ldr	w0, [x0, #4]
  40c014:	cmp	w1, w0
  40c018:	b.ls	40c040 <ferror@plt+0x96d0>  // b.plast
  40c01c:	ldr	x0, [sp, #112]
  40c020:	ldr	w1, [x0, #4]
  40c024:	ldr	x0, [sp, #120]
  40c028:	str	w1, [x0, #4]
  40c02c:	b	40c040 <ferror@plt+0x96d0>
  40c030:	ldr	x0, [sp, #40]
  40c034:	add	x0, x0, #0x88
  40c038:	ldr	x1, [sp, #112]
  40c03c:	bl	40e590 <ferror@plt+0xbc20>
  40c040:	ldr	w0, [sp, #148]
  40c044:	add	w0, w0, #0x1
  40c048:	str	w0, [sp, #148]
  40c04c:	b	40bf2c <ferror@plt+0x95bc>
  40c050:	ldr	x0, [sp, #40]
  40c054:	add	x0, x0, #0x88
  40c058:	bl	40e3e4 <ferror@plt+0xba74>
  40c05c:	cmp	w0, #0x0
  40c060:	b.ne	40c07c <ferror@plt+0x970c>  // b.any
  40c064:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c068:	add	x2, x0, #0xb08
  40c06c:	mov	w1, #0x4cd                 	// #1229
  40c070:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c074:	add	x0, x0, #0x9c8
  40c078:	bl	4099a4 <ferror@plt+0x7034>
  40c07c:	mov	w0, #0x1                   	// #1
  40c080:	str	w0, [sp, #144]
  40c084:	ldr	x0, [sp, #40]
  40c088:	add	x0, x0, #0x88
  40c08c:	bl	40e3e4 <ferror@plt+0xba74>
  40c090:	mov	w1, w0
  40c094:	ldr	w0, [sp, #144]
  40c098:	cmp	w0, w1
  40c09c:	cset	w0, cc  // cc = lo, ul, last
  40c0a0:	and	w0, w0, #0xff
  40c0a4:	cmp	w0, #0x0
  40c0a8:	b.eq	40c1b4 <ferror@plt+0x9844>  // b.none
  40c0ac:	ldr	x0, [sp, #40]
  40c0b0:	add	x2, x0, #0x88
  40c0b4:	ldr	w0, [sp, #144]
  40c0b8:	sub	w0, w0, #0x1
  40c0bc:	mov	w1, w0
  40c0c0:	mov	x0, x2
  40c0c4:	bl	40e4d4 <ferror@plt+0xbb64>
  40c0c8:	str	x0, [sp, #136]
  40c0cc:	ldr	x0, [sp, #40]
  40c0d0:	add	x0, x0, #0x88
  40c0d4:	ldr	w1, [sp, #144]
  40c0d8:	bl	40e4d4 <ferror@plt+0xbb64>
  40c0dc:	str	x0, [sp, #128]
  40c0e0:	ldr	x0, [sp, #136]
  40c0e4:	ldr	w1, [x0]
  40c0e8:	ldr	x0, [sp, #136]
  40c0ec:	ldr	w0, [x0, #4]
  40c0f0:	cmp	w1, w0
  40c0f4:	b.ls	40c110 <ferror@plt+0x97a0>  // b.plast
  40c0f8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c0fc:	add	x2, x0, #0xb08
  40c100:	mov	w1, #0x4d3                 	// #1235
  40c104:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c108:	add	x0, x0, #0x9c8
  40c10c:	bl	4099a4 <ferror@plt+0x7034>
  40c110:	ldr	x0, [sp, #128]
  40c114:	ldr	w1, [x0]
  40c118:	ldr	x0, [sp, #128]
  40c11c:	ldr	w0, [x0, #4]
  40c120:	cmp	w1, w0
  40c124:	b.ls	40c140 <ferror@plt+0x97d0>  // b.plast
  40c128:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c12c:	add	x2, x0, #0xb08
  40c130:	mov	w1, #0x4d4                 	// #1236
  40c134:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c138:	add	x0, x0, #0x9c8
  40c13c:	bl	4099a4 <ferror@plt+0x7034>
  40c140:	ldr	x0, [sp, #136]
  40c144:	ldr	w1, [x0]
  40c148:	ldr	x0, [sp, #128]
  40c14c:	ldr	w0, [x0]
  40c150:	cmp	w1, w0
  40c154:	b.cc	40c170 <ferror@plt+0x9800>  // b.lo, b.ul, b.last
  40c158:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c15c:	add	x2, x0, #0xb08
  40c160:	mov	w1, #0x4d6                 	// #1238
  40c164:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c168:	add	x0, x0, #0x9c8
  40c16c:	bl	4099a4 <ferror@plt+0x7034>
  40c170:	ldr	x0, [sp, #136]
  40c174:	ldr	w0, [x0, #4]
  40c178:	add	w1, w0, #0x1
  40c17c:	ldr	x0, [sp, #128]
  40c180:	ldr	w0, [x0]
  40c184:	cmp	w1, w0
  40c188:	b.cc	40c1a4 <ferror@plt+0x9834>  // b.lo, b.ul, b.last
  40c18c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c190:	add	x2, x0, #0xb08
  40c194:	mov	w1, #0x4d8                 	// #1240
  40c198:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c19c:	add	x0, x0, #0x9c8
  40c1a0:	bl	4099a4 <ferror@plt+0x7034>
  40c1a4:	ldr	w0, [sp, #144]
  40c1a8:	add	w0, w0, #0x1
  40c1ac:	str	w0, [sp, #144]
  40c1b0:	b	40c084 <ferror@plt+0x9714>
  40c1b4:	add	x0, sp, #0x38
  40c1b8:	bl	40e4b4 <ferror@plt+0xbb44>
  40c1bc:	nop
  40c1c0:	ldr	x19, [sp, #16]
  40c1c4:	ldp	x29, x30, [sp], #160
  40c1c8:	ret
  40c1cc:	stp	x29, x30, [sp, #-96]!
  40c1d0:	mov	x29, sp
  40c1d4:	str	x0, [sp, #40]
  40c1d8:	str	w1, [sp, #36]
  40c1dc:	str	x2, [sp, #24]
  40c1e0:	str	w3, [sp, #32]
  40c1e4:	str	x4, [sp, #16]
  40c1e8:	ldr	x0, [sp, #40]
  40c1ec:	add	x0, x0, #0x38
  40c1f0:	bl	40a434 <ferror@plt+0x7ac4>
  40c1f4:	ldr	w1, [sp, #32]
  40c1f8:	ldr	x0, [sp, #24]
  40c1fc:	bl	40acf8 <ferror@plt+0x8388>
  40c200:	str	w0, [sp, #32]
  40c204:	ldr	x0, [sp, #40]
  40c208:	ldr	w0, [x0, #148]
  40c20c:	sxtw	x0, w0
  40c210:	ldr	x1, [sp, #24]
  40c214:	add	x0, x1, x0
  40c218:	str	x0, [sp, #24]
  40c21c:	ldr	x0, [sp, #40]
  40c220:	ldrb	w0, [x0, #114]
  40c224:	cmp	w0, #0x0
  40c228:	b.eq	40c298 <ferror@plt+0x9928>  // b.none
  40c22c:	ldr	w0, [sp, #36]
  40c230:	bl	407f5c <ferror@plt+0x55ec>
  40c234:	str	w0, [sp, #72]
  40c238:	str	wzr, [sp, #92]
  40c23c:	ldr	x0, [sp, #40]
  40c240:	ldr	w1, [x0, #144]
  40c244:	ldr	w0, [sp, #72]
  40c248:	sub	w0, w1, w0
  40c24c:	ldr	w1, [sp, #92]
  40c250:	cmp	w1, w0
  40c254:	b.ge	40c278 <ferror@plt+0x9908>  // b.tcont
  40c258:	ldr	x0, [sp, #40]
  40c25c:	ldr	x0, [x0, #8]
  40c260:	mov	w1, #0x20                  	// #32
  40c264:	bl	417d58 <ferror@plt+0x153e8>
  40c268:	ldr	w0, [sp, #92]
  40c26c:	add	w0, w0, #0x1
  40c270:	str	w0, [sp, #92]
  40c274:	b	40c23c <ferror@plt+0x98cc>
  40c278:	ldr	x0, [sp, #40]
  40c27c:	ldr	x3, [x0, #8]
  40c280:	ldr	w2, [sp, #36]
  40c284:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c288:	add	x1, x0, #0xb20
  40c28c:	mov	x0, x3
  40c290:	bl	417b6c <ferror@plt+0x151fc>
  40c294:	b	40c2a8 <ferror@plt+0x9938>
  40c298:	ldr	x0, [sp, #40]
  40c29c:	ldr	x0, [x0, #8]
  40c2a0:	mov	w1, #0x20                  	// #32
  40c2a4:	bl	417d58 <ferror@plt+0x153e8>
  40c2a8:	mov	w0, #0x7fffffff            	// #2147483647
  40c2ac:	str	w0, [sp, #88]
  40c2b0:	str	wzr, [sp, #84]
  40c2b4:	ldr	x0, [sp, #40]
  40c2b8:	ldr	w0, [x0, #148]
  40c2bc:	add	w0, w0, #0x1
  40c2c0:	str	w0, [sp, #80]
  40c2c4:	ldr	w1, [sp, #80]
  40c2c8:	ldr	w0, [sp, #32]
  40c2cc:	cmp	w1, w0
  40c2d0:	b.gt	40c3c4 <ferror@plt+0x9a54>
  40c2d4:	ldr	x0, [sp, #40]
  40c2d8:	ldrb	w0, [x0, #112]
  40c2dc:	cmp	w0, #0x0
  40c2e0:	b.eq	40c334 <ferror@plt+0x99c4>  // b.none
  40c2e4:	add	x0, sp, #0x38
  40c2e8:	mov	x5, x0
  40c2ec:	mov	w4, #0x7fffffff            	// #2147483647
  40c2f0:	mov	w3, #0x0                   	// #0
  40c2f4:	ldr	w2, [sp, #80]
  40c2f8:	ldr	w1, [sp, #36]
  40c2fc:	ldr	x0, [sp, #40]
  40c300:	bl	40da54 <ferror@plt+0xb0e4>
  40c304:	strb	w0, [sp, #71]
  40c308:	ldrb	w0, [sp, #71]
  40c30c:	cmp	w0, #0x0
  40c310:	b.eq	40c328 <ferror@plt+0x99b8>  // b.none
  40c314:	ldr	x0, [sp, #40]
  40c318:	add	x0, x0, #0x38
  40c31c:	ldr	w1, [sp, #56]
  40c320:	bl	40a40c <ferror@plt+0x7a9c>
  40c324:	b	40c334 <ferror@plt+0x99c4>
  40c328:	ldr	x0, [sp, #40]
  40c32c:	add	x0, x0, #0x38
  40c330:	bl	40a434 <ferror@plt+0x7ac4>
  40c334:	ldr	x0, [sp, #24]
  40c338:	ldrb	w0, [x0]
  40c33c:	strb	w0, [sp, #79]
  40c340:	ldrb	w0, [sp, #79]
  40c344:	cmp	w0, #0x0
  40c348:	b.eq	40c364 <ferror@plt+0x99f4>  // b.none
  40c34c:	ldrb	w0, [sp, #79]
  40c350:	cmp	w0, #0x9
  40c354:	b.eq	40c364 <ferror@plt+0x99f4>  // b.none
  40c358:	ldrb	w0, [sp, #79]
  40c35c:	cmp	w0, #0xd
  40c360:	b.ne	40c36c <ferror@plt+0x99fc>  // b.any
  40c364:	mov	w0, #0x20                  	// #32
  40c368:	strb	w0, [sp, #79]
  40c36c:	ldrb	w0, [sp, #79]
  40c370:	cmp	w0, #0x20
  40c374:	b.eq	40c398 <ferror@plt+0x9a28>  // b.none
  40c378:	ldr	w0, [sp, #80]
  40c37c:	str	w0, [sp, #84]
  40c380:	ldr	w1, [sp, #88]
  40c384:	mov	w0, #0x7fffffff            	// #2147483647
  40c388:	cmp	w1, w0
  40c38c:	b.ne	40c398 <ferror@plt+0x9a28>  // b.any
  40c390:	ldr	w0, [sp, #80]
  40c394:	str	w0, [sp, #88]
  40c398:	ldr	x0, [sp, #40]
  40c39c:	ldr	x0, [x0, #8]
  40c3a0:	ldrb	w1, [sp, #79]
  40c3a4:	bl	417d58 <ferror@plt+0x153e8>
  40c3a8:	ldr	x0, [sp, #24]
  40c3ac:	add	x0, x0, #0x1
  40c3b0:	str	x0, [sp, #24]
  40c3b4:	ldr	w0, [sp, #80]
  40c3b8:	add	w0, w0, #0x1
  40c3bc:	str	w0, [sp, #80]
  40c3c0:	b	40c2c4 <ferror@plt+0x9954>
  40c3c4:	ldr	x0, [sp, #40]
  40c3c8:	bl	40da24 <ferror@plt+0xb0b4>
  40c3cc:	ldr	x0, [sp, #16]
  40c3d0:	ldr	w1, [sp, #88]
  40c3d4:	str	w1, [x0]
  40c3d8:	ldr	x0, [sp, #16]
  40c3dc:	ldr	w1, [sp, #84]
  40c3e0:	str	w1, [x0, #4]
  40c3e4:	nop
  40c3e8:	ldp	x29, x30, [sp], #96
  40c3ec:	ret
  40c3f0:	stp	x29, x30, [sp, #-48]!
  40c3f4:	mov	x29, sp
  40c3f8:	str	x0, [sp, #24]
  40c3fc:	str	w1, [sp, #20]
  40c400:	str	wzr, [sp, #44]
  40c404:	ldr	x0, [sp, #24]
  40c408:	add	x0, x0, #0x78
  40c40c:	ldr	w1, [sp, #44]
  40c410:	add	x2, sp, #0x20
  40c414:	bl	40e628 <ferror@plt+0xbcb8>
  40c418:	and	w0, w0, #0xff
  40c41c:	cmp	w0, #0x0
  40c420:	b.eq	40c46c <ferror@plt+0x9afc>  // b.none
  40c424:	ldr	x0, [sp, #32]
  40c428:	ldr	w0, [x0, #16]
  40c42c:	cmp	w0, #0x2
  40c430:	b.ne	40c43c <ferror@plt+0x9acc>  // b.any
  40c434:	mov	w0, #0x0                   	// #0
  40c438:	b	40c470 <ferror@plt+0x9b00>
  40c43c:	ldr	x0, [sp, #32]
  40c440:	ldr	w1, [sp, #20]
  40c444:	bl	40ac74 <ferror@plt+0x8304>
  40c448:	and	w0, w0, #0xff
  40c44c:	cmp	w0, #0x0
  40c450:	b.eq	40c45c <ferror@plt+0x9aec>  // b.none
  40c454:	mov	w0, #0x1                   	// #1
  40c458:	b	40c470 <ferror@plt+0x9b00>
  40c45c:	ldr	w0, [sp, #44]
  40c460:	add	w0, w0, #0x1
  40c464:	str	w0, [sp, #44]
  40c468:	b	40c404 <ferror@plt+0x9a94>
  40c46c:	mov	w0, #0x0                   	// #0
  40c470:	ldp	x29, x30, [sp], #48
  40c474:	ret
  40c478:	stp	x29, x30, [sp, #-48]!
  40c47c:	mov	x29, sp
  40c480:	str	x0, [sp, #24]
  40c484:	strb	w1, [sp, #23]
  40c488:	ldr	x0, [sp, #24]
  40c48c:	ldrb	w0, [x0, #114]
  40c490:	cmp	w0, #0x0
  40c494:	b.eq	40c520 <ferror@plt+0x9bb0>  // b.none
  40c498:	str	wzr, [sp, #44]
  40c49c:	ldr	x0, [sp, #24]
  40c4a0:	ldr	w0, [x0, #144]
  40c4a4:	sub	w0, w0, #0x3
  40c4a8:	ldr	w1, [sp, #44]
  40c4ac:	cmp	w1, w0
  40c4b0:	b.ge	40c4d4 <ferror@plt+0x9b64>  // b.tcont
  40c4b4:	ldr	x0, [sp, #24]
  40c4b8:	ldr	x0, [x0, #8]
  40c4bc:	mov	w1, #0x20                  	// #32
  40c4c0:	bl	417d58 <ferror@plt+0x153e8>
  40c4c4:	ldr	w0, [sp, #44]
  40c4c8:	add	w0, w0, #0x1
  40c4cc:	str	w0, [sp, #44]
  40c4d0:	b	40c49c <ferror@plt+0x9b2c>
  40c4d4:	ldr	x0, [sp, #24]
  40c4d8:	ldr	w0, [x0, #144]
  40c4dc:	ldr	w1, [sp, #44]
  40c4e0:	cmp	w1, w0
  40c4e4:	b.ge	40c508 <ferror@plt+0x9b98>  // b.tcont
  40c4e8:	ldr	x0, [sp, #24]
  40c4ec:	ldr	x0, [x0, #8]
  40c4f0:	ldrb	w1, [sp, #23]
  40c4f4:	bl	417d58 <ferror@plt+0x153e8>
  40c4f8:	ldr	w0, [sp, #44]
  40c4fc:	add	w0, w0, #0x1
  40c500:	str	w0, [sp, #44]
  40c504:	b	40c4d4 <ferror@plt+0x9b64>
  40c508:	ldr	x0, [sp, #24]
  40c50c:	ldr	x2, [x0, #8]
  40c510:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40c514:	add	x1, x0, #0xb28
  40c518:	mov	x0, x2
  40c51c:	bl	417e58 <ferror@plt+0x154e8>
  40c520:	nop
  40c524:	ldp	x29, x30, [sp], #48
  40c528:	ret
  40c52c:	stp	x29, x30, [sp, #-80]!
  40c530:	mov	x29, sp
  40c534:	str	x0, [sp, #40]
  40c538:	str	w1, [sp, #36]
  40c53c:	str	x2, [sp, #24]
  40c540:	ldr	x0, [sp, #40]
  40c544:	ldr	w0, [x0, #36]
  40c548:	ldr	w1, [sp, #28]
  40c54c:	mov	w3, w1
  40c550:	mov	w2, w0
  40c554:	ldr	w1, [sp, #36]
  40c558:	ldr	x0, [sp, #40]
  40c55c:	bl	40db84 <ferror@plt+0xb214>
  40c560:	str	w0, [sp, #68]
  40c564:	mov	w1, #0x20                  	// #32
  40c568:	ldr	x0, [sp, #40]
  40c56c:	bl	40c478 <ferror@plt+0x9b08>
  40c570:	ldr	x0, [sp, #40]
  40c574:	ldr	x0, [x0, #8]
  40c578:	mov	w1, #0x20                  	// #32
  40c57c:	bl	417d58 <ferror@plt+0x153e8>
  40c580:	ldr	x0, [sp, #40]
  40c584:	ldr	w0, [x0, #148]
  40c588:	add	w0, w0, #0x1
  40c58c:	str	w0, [sp, #76]
  40c590:	ldr	w1, [sp, #76]
  40c594:	ldr	w0, [sp, #68]
  40c598:	cmp	w1, w0
  40c59c:	b.ge	40c67c <ferror@plt+0x9d0c>  // b.tcont
  40c5a0:	ldr	w0, [sp, #24]
  40c5a4:	ldr	w1, [sp, #28]
  40c5a8:	add	x2, sp, #0x38
  40c5ac:	mov	x5, x2
  40c5b0:	mov	w4, w1
  40c5b4:	mov	w3, w0
  40c5b8:	ldr	w2, [sp, #76]
  40c5bc:	ldr	w1, [sp, #36]
  40c5c0:	ldr	x0, [sp, #40]
  40c5c4:	bl	40da54 <ferror@plt+0xb0e4>
  40c5c8:	strb	w0, [sp, #67]
  40c5cc:	ldrb	w0, [sp, #67]
  40c5d0:	cmp	w0, #0x0
  40c5d4:	b.eq	40c650 <ferror@plt+0x9ce0>  // b.none
  40c5d8:	ldr	x0, [sp, #40]
  40c5dc:	add	x0, x0, #0x38
  40c5e0:	ldr	w1, [sp, #56]
  40c5e4:	bl	40a40c <ferror@plt+0x7a9c>
  40c5e8:	ldrb	w0, [sp, #60]
  40c5ec:	cmp	w0, #0x0
  40c5f0:	b.eq	40c63c <ferror@plt+0x9ccc>  // b.none
  40c5f4:	ldr	w0, [sp, #56]
  40c5f8:	cmp	w0, #0x2
  40c5fc:	b.gt	40c620 <ferror@plt+0x9cb0>
  40c600:	ldr	x0, [sp, #40]
  40c604:	ldr	x1, [x0]
  40c608:	ldr	w0, [sp, #56]
  40c60c:	sxtw	x0, w0
  40c610:	add	x0, x1, x0
  40c614:	ldrb	w0, [x0, #116]
  40c618:	strb	w0, [sp, #75]
  40c61c:	b	40c628 <ferror@plt+0x9cb8>
  40c620:	mov	w0, #0x5e                  	// #94
  40c624:	strb	w0, [sp, #75]
  40c628:	ldr	x0, [sp, #40]
  40c62c:	ldr	x0, [x0, #8]
  40c630:	ldrb	w1, [sp, #75]
  40c634:	bl	417d58 <ferror@plt+0x153e8>
  40c638:	b	40c66c <ferror@plt+0x9cfc>
  40c63c:	ldr	x0, [sp, #40]
  40c640:	ldr	x0, [x0, #8]
  40c644:	mov	w1, #0x7e                  	// #126
  40c648:	bl	417d58 <ferror@plt+0x153e8>
  40c64c:	b	40c66c <ferror@plt+0x9cfc>
  40c650:	ldr	x0, [sp, #40]
  40c654:	add	x0, x0, #0x38
  40c658:	bl	40a434 <ferror@plt+0x7ac4>
  40c65c:	ldr	x0, [sp, #40]
  40c660:	ldr	x0, [x0, #8]
  40c664:	mov	w1, #0x20                  	// #32
  40c668:	bl	417d58 <ferror@plt+0x153e8>
  40c66c:	ldr	w0, [sp, #76]
  40c670:	add	w0, w0, #0x1
  40c674:	str	w0, [sp, #76]
  40c678:	b	40c590 <ferror@plt+0x9c20>
  40c67c:	ldr	x0, [sp, #40]
  40c680:	bl	40da24 <ferror@plt+0xb0b4>
  40c684:	nop
  40c688:	ldp	x29, x30, [sp], #80
  40c68c:	ret
  40c690:	stp	x29, x30, [sp, #-48]!
  40c694:	mov	x29, sp
  40c698:	str	x0, [sp, #40]
  40c69c:	str	w1, [sp, #36]
  40c6a0:	str	w2, [sp, #32]
  40c6a4:	stp	x3, x4, [sp, #16]
  40c6a8:	ldr	x0, [sp, #40]
  40c6ac:	ldr	w1, [sp, #36]
  40c6b0:	str	w1, [x0]
  40c6b4:	ldr	x0, [sp, #40]
  40c6b8:	ldr	w1, [sp, #32]
  40c6bc:	str	w1, [x0, #4]
  40c6c0:	ldr	x2, [sp, #40]
  40c6c4:	ldp	x0, x1, [sp, #16]
  40c6c8:	stp	x0, x1, [x2, #8]
  40c6cc:	ldr	x0, [sp, #16]
  40c6d0:	bl	402330 <strlen@plt>
  40c6d4:	mov	x1, x0
  40c6d8:	ldr	x0, [sp, #40]
  40c6dc:	str	x1, [x0, #24]
  40c6e0:	ldr	x0, [sp, #40]
  40c6e4:	str	wzr, [x0, #32]
  40c6e8:	nop
  40c6ec:	ldp	x29, x30, [sp], #48
  40c6f0:	ret
  40c6f4:	stp	x29, x30, [sp, #-64]!
  40c6f8:	mov	x29, sp
  40c6fc:	str	x0, [sp, #24]
  40c700:	str	x1, [sp, #16]
  40c704:	ldr	x0, [sp, #24]
  40c708:	str	x0, [sp, #56]
  40c70c:	ldr	x0, [sp, #16]
  40c710:	str	x0, [sp, #48]
  40c714:	ldr	x0, [sp, #56]
  40c718:	ldr	w0, [x0, #4]
  40c71c:	mov	w2, w0
  40c720:	ldr	x0, [sp, #48]
  40c724:	ldr	w0, [x0, #4]
  40c728:	mov	w1, w0
  40c72c:	mov	w0, w2
  40c730:	bl	410118 <ferror@plt+0xd7a8>
  40c734:	str	w0, [sp, #44]
  40c738:	ldr	w0, [sp, #44]
  40c73c:	cmp	w0, #0x0
  40c740:	b.eq	40c74c <ferror@plt+0x9ddc>  // b.none
  40c744:	ldr	w0, [sp, #44]
  40c748:	b	40c770 <ferror@plt+0x9e00>
  40c74c:	ldr	x0, [sp, #56]
  40c750:	ldr	w0, [x0]
  40c754:	mov	w2, w0
  40c758:	ldr	x0, [sp, #48]
  40c75c:	ldr	w0, [x0]
  40c760:	mov	w1, w0
  40c764:	mov	w0, w2
  40c768:	bl	410118 <ferror@plt+0xd7a8>
  40c76c:	nop
  40c770:	ldp	x29, x30, [sp], #64
  40c774:	ret
  40c778:	stp	x29, x30, [sp, #-192]!
  40c77c:	mov	x29, sp
  40c780:	str	x19, [sp, #16]
  40c784:	str	x0, [sp, #40]
  40c788:	str	w1, [sp, #36]
  40c78c:	add	x0, sp, #0x68
  40c790:	bl	40e67c <ferror@plt+0xbd0c>
  40c794:	str	wzr, [sp, #188]
  40c798:	ldr	x0, [sp, #40]
  40c79c:	add	x0, x0, #0x78
  40c7a0:	ldr	w1, [sp, #188]
  40c7a4:	add	x2, sp, #0x60
  40c7a8:	bl	40e628 <ferror@plt+0xbcb8>
  40c7ac:	and	w0, w0, #0xff
  40c7b0:	cmp	w0, #0x0
  40c7b4:	b.eq	40c8ac <ferror@plt+0x9f3c>  // b.none
  40c7b8:	ldr	x0, [sp, #96]
  40c7bc:	ldr	x0, [x0, #32]
  40c7c0:	cmp	x0, #0x0
  40c7c4:	b.eq	40c880 <ferror@plt+0x9f10>  // b.none
  40c7c8:	ldr	x0, [sp, #96]
  40c7cc:	ldr	w0, [x0, #20]
  40c7d0:	ldr	w1, [sp, #36]
  40c7d4:	cmp	w1, w0
  40c7d8:	b.ne	40c888 <ferror@plt+0x9f18>  // b.any
  40c7dc:	ldr	x0, [sp, #96]
  40c7e0:	ldr	w1, [x0, #24]
  40c7e4:	ldr	x0, [sp, #40]
  40c7e8:	ldr	w0, [x0, #148]
  40c7ec:	cmp	w1, w0
  40c7f0:	b.le	40c890 <ferror@plt+0x9f20>
  40c7f4:	add	x0, sp, #0x50
  40c7f8:	bl	4101ec <ferror@plt+0xd87c>
  40c7fc:	ldr	x0, [sp, #96]
  40c800:	ldr	x3, [x0, #32]
  40c804:	ldr	x0, [sp, #96]
  40c808:	ldr	x0, [x0, #32]
  40c80c:	ldr	x0, [x0]
  40c810:	add	x0, x0, #0x10
  40c814:	ldr	x2, [x0]
  40c818:	ldr	x0, [sp, #96]
  40c81c:	ldr	w0, [x0, #28]
  40c820:	mov	w1, w0
  40c824:	mov	x0, x3
  40c828:	blr	x2
  40c82c:	stp	x0, x1, [sp, #112]
  40c830:	add	x0, sp, #0x50
  40c834:	add	x1, sp, #0x70
  40c838:	ldr	x2, [x1]
  40c83c:	str	x2, [x0]
  40c840:	ldrb	w1, [x1, #8]
  40c844:	strb	w1, [x0, #8]
  40c848:	ldr	x0, [sp, #80]
  40c84c:	cmp	x0, #0x0
  40c850:	b.eq	40c898 <ferror@plt+0x9f28>  // b.none
  40c854:	ldr	x0, [sp, #96]
  40c858:	ldr	w1, [x0, #24]
  40c85c:	add	x0, sp, #0x80
  40c860:	ldp	x3, x4, [sp, #80]
  40c864:	mov	w2, w1
  40c868:	ldr	w1, [sp, #188]
  40c86c:	bl	40c690 <ferror@plt+0x9d20>
  40c870:	add	x1, sp, #0x80
  40c874:	add	x0, sp, #0x68
  40c878:	bl	40e6b8 <ferror@plt+0xbd48>
  40c87c:	b	40c89c <ferror@plt+0x9f2c>
  40c880:	nop
  40c884:	b	40c89c <ferror@plt+0x9f2c>
  40c888:	nop
  40c88c:	b	40c89c <ferror@plt+0x9f2c>
  40c890:	nop
  40c894:	b	40c89c <ferror@plt+0x9f2c>
  40c898:	nop
  40c89c:	ldr	w0, [sp, #188]
  40c8a0:	add	w0, w0, #0x1
  40c8a4:	str	w0, [sp, #188]
  40c8a8:	b	40c798 <ferror@plt+0x9e28>
  40c8ac:	add	x0, sp, #0x68
  40c8b0:	bl	40e6ec <ferror@plt+0xbd7c>
  40c8b4:	cmp	w0, #0x0
  40c8b8:	cset	w0, eq  // eq = none
  40c8bc:	and	w0, w0, #0xff
  40c8c0:	cmp	w0, #0x0
  40c8c4:	b.eq	40c8d0 <ferror@plt+0x9f60>  // b.none
  40c8c8:	mov	w19, #0x0                   	// #0
  40c8cc:	b	40cbc8 <ferror@plt+0xa258>
  40c8d0:	add	x2, sp, #0x68
  40c8d4:	adrp	x0, 40c000 <ferror@plt+0x9690>
  40c8d8:	add	x1, x0, #0x6f4
  40c8dc:	mov	x0, x2
  40c8e0:	bl	40e724 <ferror@plt+0xbdb4>
  40c8e4:	mov	w0, #0x1                   	// #1
  40c8e8:	str	w0, [sp, #184]
  40c8ec:	mov	w0, #0x7fffffff            	// #2147483647
  40c8f0:	str	w0, [sp, #180]
  40c8f4:	add	x0, sp, #0x68
  40c8f8:	bl	40e6ec <ferror@plt+0xbd7c>
  40c8fc:	sub	w0, w0, #0x1
  40c900:	str	w0, [sp, #188]
  40c904:	ldr	w1, [sp, #188]
  40c908:	add	x2, sp, #0x48
  40c90c:	add	x0, sp, #0x68
  40c910:	bl	40e760 <ferror@plt+0xbdf0>
  40c914:	and	w0, w0, #0xff
  40c918:	cmp	w0, #0x0
  40c91c:	b.eq	40c978 <ferror@plt+0xa008>  // b.none
  40c920:	ldr	x0, [sp, #72]
  40c924:	ldr	w0, [x0, #4]
  40c928:	sxtw	x1, w0
  40c92c:	ldr	x0, [sp, #72]
  40c930:	ldr	x0, [x0, #24]
  40c934:	add	x1, x1, x0
  40c938:	ldrsw	x0, [sp, #180]
  40c93c:	cmp	x1, x0
  40c940:	b.cc	40c950 <ferror@plt+0x9fe0>  // b.lo, b.ul, b.last
  40c944:	ldr	w0, [sp, #184]
  40c948:	add	w0, w0, #0x1
  40c94c:	str	w0, [sp, #184]
  40c950:	ldr	x0, [sp, #72]
  40c954:	ldr	w1, [sp, #184]
  40c958:	str	w1, [x0, #32]
  40c95c:	ldr	x0, [sp, #72]
  40c960:	ldr	w0, [x0, #4]
  40c964:	str	w0, [sp, #180]
  40c968:	ldr	w0, [sp, #188]
  40c96c:	sub	w0, w0, #0x1
  40c970:	str	w0, [sp, #188]
  40c974:	b	40c904 <ferror@plt+0x9f94>
  40c978:	str	wzr, [sp, #176]
  40c97c:	str	wzr, [sp, #172]
  40c980:	ldr	w1, [sp, #172]
  40c984:	ldr	w0, [sp, #184]
  40c988:	cmp	w1, w0
  40c98c:	b.gt	40cb88 <ferror@plt+0xa218>
  40c990:	mov	w1, #0x20                  	// #32
  40c994:	ldr	x0, [sp, #40]
  40c998:	bl	40c478 <ferror@plt+0x9b08>
  40c99c:	ldr	x0, [sp, #40]
  40c9a0:	ldr	x0, [x0, #8]
  40c9a4:	mov	w1, #0x20                  	// #32
  40c9a8:	bl	417d58 <ferror@plt+0x153e8>
  40c9ac:	ldr	x0, [sp, #40]
  40c9b0:	ldr	w0, [x0, #148]
  40c9b4:	add	w0, w0, #0x1
  40c9b8:	str	w0, [sp, #68]
  40c9bc:	str	wzr, [sp, #188]
  40c9c0:	ldr	w1, [sp, #188]
  40c9c4:	add	x2, sp, #0x38
  40c9c8:	add	x0, sp, #0x68
  40c9cc:	bl	40e760 <ferror@plt+0xbdf0>
  40c9d0:	and	w0, w0, #0xff
  40c9d4:	cmp	w0, #0x0
  40c9d8:	b.eq	40cb70 <ferror@plt+0xa200>  // b.none
  40c9dc:	ldr	x0, [sp, #56]
  40c9e0:	ldr	w0, [x0, #32]
  40c9e4:	ldr	w1, [sp, #172]
  40c9e8:	cmp	w1, w0
  40c9ec:	b.gt	40cb6c <ferror@plt+0xa1fc>
  40c9f0:	ldr	x0, [sp, #56]
  40c9f4:	ldr	w0, [x0, #32]
  40c9f8:	ldr	w1, [sp, #172]
  40c9fc:	cmp	w1, w0
  40ca00:	b.ne	40cab0 <ferror@plt+0xa140>  // b.any
  40ca04:	ldr	x0, [sp, #56]
  40ca08:	ldr	w1, [x0, #4]
  40ca0c:	ldr	w0, [sp, #68]
  40ca10:	cmp	w1, w0
  40ca14:	b.ge	40ca30 <ferror@plt+0xa0c0>  // b.tcont
  40ca18:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ca1c:	add	x2, x0, #0xb30
  40ca20:	mov	w1, #0x609                 	// #1545
  40ca24:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ca28:	add	x0, x0, #0x9c8
  40ca2c:	bl	4099a4 <ferror@plt+0x7034>
  40ca30:	ldr	x0, [sp, #56]
  40ca34:	ldr	w1, [x0, #4]
  40ca38:	add	x0, sp, #0x44
  40ca3c:	mov	w3, #0x1                   	// #1
  40ca40:	mov	w2, w1
  40ca44:	mov	x1, x0
  40ca48:	ldr	x0, [sp, #40]
  40ca4c:	bl	40dc68 <ferror@plt+0xb2f8>
  40ca50:	ldr	x0, [sp, #40]
  40ca54:	add	x2, x0, #0x38
  40ca58:	ldr	x0, [sp, #56]
  40ca5c:	ldr	w0, [x0]
  40ca60:	mov	w1, w0
  40ca64:	mov	x0, x2
  40ca68:	bl	40a40c <ferror@plt+0x7a9c>
  40ca6c:	ldr	x0, [sp, #40]
  40ca70:	ldr	x2, [x0, #8]
  40ca74:	ldr	x0, [sp, #56]
  40ca78:	ldr	x0, [x0, #8]
  40ca7c:	mov	x1, x0
  40ca80:	mov	x0, x2
  40ca84:	bl	417e58 <ferror@plt+0x154e8>
  40ca88:	ldr	x0, [sp, #40]
  40ca8c:	add	x0, x0, #0x38
  40ca90:	bl	40a434 <ferror@plt+0x7ac4>
  40ca94:	ldr	x0, [sp, #56]
  40ca98:	ldr	x0, [x0, #24]
  40ca9c:	mov	w1, w0
  40caa0:	ldr	w0, [sp, #68]
  40caa4:	add	w0, w1, w0
  40caa8:	str	w0, [sp, #68]
  40caac:	b	40cb5c <ferror@plt+0xa1ec>
  40cab0:	ldr	x0, [sp, #56]
  40cab4:	ldr	w0, [x0, #4]
  40cab8:	ldr	w1, [sp, #176]
  40cabc:	cmp	w1, w0
  40cac0:	b.eq	40cb5c <ferror@plt+0xa1ec>  // b.none
  40cac4:	ldr	x0, [sp, #56]
  40cac8:	ldr	w1, [x0, #4]
  40cacc:	ldr	w0, [sp, #68]
  40cad0:	cmp	w1, w0
  40cad4:	b.ge	40caf0 <ferror@plt+0xa180>  // b.tcont
  40cad8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40cadc:	add	x2, x0, #0xb30
  40cae0:	mov	w1, #0x612                 	// #1554
  40cae4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40cae8:	add	x0, x0, #0x9c8
  40caec:	bl	4099a4 <ferror@plt+0x7034>
  40caf0:	ldr	x0, [sp, #56]
  40caf4:	ldr	w1, [x0, #4]
  40caf8:	add	x0, sp, #0x44
  40cafc:	mov	w3, #0x1                   	// #1
  40cb00:	mov	w2, w1
  40cb04:	mov	x1, x0
  40cb08:	ldr	x0, [sp, #40]
  40cb0c:	bl	40dc68 <ferror@plt+0xb2f8>
  40cb10:	ldr	x0, [sp, #40]
  40cb14:	add	x2, x0, #0x38
  40cb18:	ldr	x0, [sp, #56]
  40cb1c:	ldr	w0, [x0]
  40cb20:	mov	w1, w0
  40cb24:	mov	x0, x2
  40cb28:	bl	40a40c <ferror@plt+0x7a9c>
  40cb2c:	ldr	x0, [sp, #40]
  40cb30:	ldr	x0, [x0, #8]
  40cb34:	mov	w1, #0x7c                  	// #124
  40cb38:	bl	417d58 <ferror@plt+0x153e8>
  40cb3c:	ldr	x0, [sp, #40]
  40cb40:	add	x0, x0, #0x38
  40cb44:	bl	40a434 <ferror@plt+0x7ac4>
  40cb48:	ldr	w0, [sp, #68]
  40cb4c:	str	w0, [sp, #176]
  40cb50:	ldr	w0, [sp, #68]
  40cb54:	add	w0, w0, #0x1
  40cb58:	str	w0, [sp, #68]
  40cb5c:	ldr	w0, [sp, #188]
  40cb60:	add	w0, w0, #0x1
  40cb64:	str	w0, [sp, #188]
  40cb68:	b	40c9c0 <ferror@plt+0xa050>
  40cb6c:	nop
  40cb70:	ldr	x0, [sp, #40]
  40cb74:	bl	40da24 <ferror@plt+0xb0b4>
  40cb78:	ldr	w0, [sp, #172]
  40cb7c:	add	w0, w0, #0x1
  40cb80:	str	w0, [sp, #172]
  40cb84:	b	40c980 <ferror@plt+0xa010>
  40cb88:	str	wzr, [sp, #188]
  40cb8c:	ldr	w1, [sp, #188]
  40cb90:	add	x2, sp, #0x30
  40cb94:	add	x0, sp, #0x68
  40cb98:	bl	40e760 <ferror@plt+0xbdf0>
  40cb9c:	and	w0, w0, #0xff
  40cba0:	cmp	w0, #0x0
  40cba4:	b.eq	40cbc4 <ferror@plt+0xa254>  // b.none
  40cba8:	ldr	x0, [sp, #48]
  40cbac:	add	x0, x0, #0x8
  40cbb0:	bl	410210 <ferror@plt+0xd8a0>
  40cbb4:	ldr	w0, [sp, #188]
  40cbb8:	add	w0, w0, #0x1
  40cbbc:	str	w0, [sp, #188]
  40cbc0:	b	40cb8c <ferror@plt+0xa21c>
  40cbc4:	mov	w19, #0x1                   	// #1
  40cbc8:	add	x0, sp, #0x68
  40cbcc:	bl	40e698 <ferror@plt+0xbd28>
  40cbd0:	cmp	w19, #0x1
  40cbd4:	ldr	x19, [sp, #16]
  40cbd8:	ldp	x29, x30, [sp], #192
  40cbdc:	ret
  40cbe0:	stp	x29, x30, [sp, #-80]!
  40cbe4:	mov	x29, sp
  40cbe8:	str	x19, [sp, #16]
  40cbec:	str	x0, [sp, #40]
  40cbf0:	str	w1, [sp, #36]
  40cbf4:	str	wzr, [sp, #76]
  40cbf8:	ldr	x0, [sp, #40]
  40cbfc:	add	x0, x0, #0x80
  40cc00:	bl	4104c8 <ferror@plt+0xdb58>
  40cc04:	mov	w1, w0
  40cc08:	ldr	w0, [sp, #76]
  40cc0c:	cmp	w0, w1
  40cc10:	cset	w0, cc  // cc = lo, ul, last
  40cc14:	and	w0, w0, #0xff
  40cc18:	cmp	w0, #0x0
  40cc1c:	b.eq	40cd78 <ferror@plt+0xa408>  // b.none
  40cc20:	ldr	x0, [sp, #40]
  40cc24:	add	x0, x0, #0x80
  40cc28:	ldr	w1, [sp, #76]
  40cc2c:	bl	410528 <ferror@plt+0xdbb8>
  40cc30:	ldr	x0, [x0]
  40cc34:	str	x0, [sp, #56]
  40cc38:	ldr	x0, [sp, #56]
  40cc3c:	bl	4474bc <ferror@plt+0x44b4c>
  40cc40:	and	w0, w0, #0xff
  40cc44:	eor	w0, w0, #0x1
  40cc48:	and	w0, w0, #0xff
  40cc4c:	cmp	w0, #0x0
  40cc50:	b.ne	40cd64 <ferror@plt+0xa3f4>  // b.any
  40cc54:	ldr	x0, [sp, #56]
  40cc58:	bl	41025c <ferror@plt+0xd8ec>
  40cc5c:	and	w0, w0, #0xff
  40cc60:	eor	w0, w0, #0x1
  40cc64:	and	w0, w0, #0xff
  40cc68:	cmp	w0, #0x0
  40cc6c:	b.eq	40cc88 <ferror@plt+0xa318>  // b.none
  40cc70:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40cc74:	add	x2, x0, #0xb48
  40cc78:	mov	w1, #0x638                 	// #1592
  40cc7c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40cc80:	add	x0, x0, #0x9c8
  40cc84:	bl	4099a4 <ferror@plt+0x7034>
  40cc88:	ldr	x0, [sp, #40]
  40cc8c:	ldr	x0, [x0, #24]
  40cc90:	ldr	w1, [sp, #36]
  40cc94:	mov	w2, w1
  40cc98:	mov	x1, x0
  40cc9c:	ldr	x0, [sp, #56]
  40cca0:	bl	447330 <ferror@plt+0x449c0>
  40cca4:	and	w0, w0, #0xff
  40cca8:	cmp	w0, #0x0
  40ccac:	b.eq	40cd68 <ferror@plt+0xa3f8>  // b.none
  40ccb0:	ldr	x0, [sp, #40]
  40ccb4:	add	x0, x0, #0x38
  40ccb8:	bl	40a434 <ferror@plt+0x7ac4>
  40ccbc:	mov	w1, #0x2b                  	// #43
  40ccc0:	ldr	x0, [sp, #40]
  40ccc4:	bl	40c478 <ferror@plt+0x9b08>
  40ccc8:	ldr	x0, [sp, #40]
  40cccc:	ldr	x0, [x0, #8]
  40ccd0:	mov	w1, #0x2b                  	// #43
  40ccd4:	bl	417d58 <ferror@plt+0x153e8>
  40ccd8:	ldr	x0, [sp, #40]
  40ccdc:	add	x0, x0, #0x38
  40cce0:	bl	40a458 <ferror@plt+0x7ae8>
  40cce4:	str	xzr, [sp, #64]
  40cce8:	ldr	x0, [sp, #56]
  40ccec:	bl	410244 <ferror@plt+0xd8d4>
  40ccf0:	sub	x0, x0, #0x1
  40ccf4:	ldr	x1, [sp, #64]
  40ccf8:	cmp	x1, x0
  40ccfc:	cset	w0, cc  // cc = lo, ul, last
  40cd00:	and	w0, w0, #0xff
  40cd04:	cmp	w0, #0x0
  40cd08:	b.eq	40cd48 <ferror@plt+0xa3d8>  // b.none
  40cd0c:	ldr	x0, [sp, #40]
  40cd10:	ldr	x19, [x0, #8]
  40cd14:	ldr	x0, [sp, #56]
  40cd18:	bl	409c80 <ferror@plt+0x7310>
  40cd1c:	mov	x1, x0
  40cd20:	ldr	x0, [sp, #64]
  40cd24:	add	x0, x1, x0
  40cd28:	ldrb	w0, [x0]
  40cd2c:	mov	w1, w0
  40cd30:	mov	x0, x19
  40cd34:	bl	417d58 <ferror@plt+0x153e8>
  40cd38:	ldr	x0, [sp, #64]
  40cd3c:	add	x0, x0, #0x1
  40cd40:	str	x0, [sp, #64]
  40cd44:	b	40cce8 <ferror@plt+0xa378>
  40cd48:	ldr	x0, [sp, #40]
  40cd4c:	add	x0, x0, #0x38
  40cd50:	bl	40a434 <ferror@plt+0x7ac4>
  40cd54:	ldr	x0, [sp, #40]
  40cd58:	ldr	x0, [x0, #8]
  40cd5c:	bl	417cc4 <ferror@plt+0x15354>
  40cd60:	b	40cd68 <ferror@plt+0xa3f8>
  40cd64:	nop
  40cd68:	ldr	w0, [sp, #76]
  40cd6c:	add	w0, w0, #0x1
  40cd70:	str	w0, [sp, #76]
  40cd74:	b	40cbf8 <ferror@plt+0xa288>
  40cd78:	nop
  40cd7c:	ldr	x19, [sp, #16]
  40cd80:	ldp	x29, x30, [sp], #80
  40cd84:	ret
  40cd88:	stp	x29, x30, [sp, #-64]!
  40cd8c:	mov	x29, sp
  40cd90:	str	x0, [sp, #40]
  40cd94:	str	w1, [sp, #36]
  40cd98:	str	w2, [sp, #32]
  40cd9c:	str	w3, [sp, #28]
  40cda0:	str	wzr, [sp, #60]
  40cda4:	ldr	x0, [sp, #40]
  40cda8:	add	x0, x0, #0x78
  40cdac:	ldr	w1, [sp, #60]
  40cdb0:	add	x2, sp, #0x30
  40cdb4:	bl	40e628 <ferror@plt+0xbcb8>
  40cdb8:	and	w0, w0, #0xff
  40cdbc:	cmp	w0, #0x0
  40cdc0:	b.eq	40ce2c <ferror@plt+0xa4bc>  // b.none
  40cdc4:	ldr	x0, [sp, #48]
  40cdc8:	ldr	w0, [x0]
  40cdcc:	ldr	w1, [sp, #36]
  40cdd0:	cmp	w1, w0
  40cdd4:	b.ne	40ce1c <ferror@plt+0xa4ac>  // b.any
  40cdd8:	ldr	x0, [sp, #48]
  40cddc:	ldr	w0, [x0, #4]
  40cde0:	ldr	w1, [sp, #32]
  40cde4:	cmp	w1, w0
  40cde8:	b.ne	40ce1c <ferror@plt+0xa4ac>  // b.any
  40cdec:	ldr	x0, [sp, #48]
  40cdf0:	ldr	w0, [x0, #8]
  40cdf4:	ldr	w1, [sp, #36]
  40cdf8:	cmp	w1, w0
  40cdfc:	b.ne	40ce1c <ferror@plt+0xa4ac>  // b.any
  40ce00:	ldr	x0, [sp, #48]
  40ce04:	ldr	w0, [x0, #12]
  40ce08:	ldr	w1, [sp, #28]
  40ce0c:	cmp	w1, w0
  40ce10:	b.ne	40ce1c <ferror@plt+0xa4ac>  // b.any
  40ce14:	mov	w0, #0x1                   	// #1
  40ce18:	b	40ce30 <ferror@plt+0xa4c0>
  40ce1c:	ldr	w0, [sp, #60]
  40ce20:	add	w0, w0, #0x1
  40ce24:	str	w0, [sp, #60]
  40ce28:	b	40cda4 <ferror@plt+0xa434>
  40ce2c:	mov	w0, #0x0                   	// #0
  40ce30:	ldp	x29, x30, [sp], #64
  40ce34:	ret
  40ce38:	stp	x29, x30, [sp, #-32]!
  40ce3c:	mov	x29, sp
  40ce40:	str	x0, [sp, #24]
  40ce44:	str	w1, [sp, #20]
  40ce48:	str	w2, [sp, #16]
  40ce4c:	ldr	x0, [sp, #24]
  40ce50:	ldr	w1, [sp, #20]
  40ce54:	str	w1, [x0]
  40ce58:	ldr	x0, [sp, #24]
  40ce5c:	ldr	w1, [sp, #16]
  40ce60:	str	w1, [x0, #4]
  40ce64:	ldr	x0, [sp, #24]
  40ce68:	ldr	w1, [x0]
  40ce6c:	ldr	x0, [sp, #24]
  40ce70:	ldr	w0, [x0, #4]
  40ce74:	cmp	w1, w0
  40ce78:	b.le	40ceb0 <ferror@plt+0xa540>
  40ce7c:	ldr	x0, [sp, #24]
  40ce80:	ldr	w1, [x0, #4]
  40ce84:	ldr	x0, [sp, #24]
  40ce88:	ldr	w0, [x0]
  40ce8c:	sub	w0, w0, #0x1
  40ce90:	cmp	w1, w0
  40ce94:	b.eq	40ceb0 <ferror@plt+0xa540>  // b.none
  40ce98:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40ce9c:	add	x2, x0, #0xb60
  40cea0:	mov	w1, #0x6bc                 	// #1724
  40cea4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40cea8:	add	x0, x0, #0x9c8
  40ceac:	bl	4099a4 <ferror@plt+0x7034>
  40ceb0:	nop
  40ceb4:	ldp	x29, x30, [sp], #32
  40ceb8:	ret
  40cebc:	stp	x29, x30, [sp, #-112]!
  40cec0:	mov	x29, sp
  40cec4:	str	x0, [sp, #24]
  40cec8:	ldr	x0, [sp, #24]
  40cecc:	bl	409c50 <ferror@plt+0x72e0>
  40ced0:	mov	w1, w0
  40ced4:	add	x0, sp, #0x20
  40ced8:	mov	x8, x0
  40cedc:	mov	w0, w1
  40cee0:	bl	41e610 <ferror@plt+0x1bca0>
  40cee4:	ldr	w0, [sp, #44]
  40cee8:	str	w0, [sp, #108]
  40ceec:	ldr	x0, [sp, #24]
  40cef0:	bl	409c68 <ferror@plt+0x72f8>
  40cef4:	mov	w1, w0
  40cef8:	add	x0, sp, #0x40
  40cefc:	mov	x8, x0
  40cf00:	mov	w0, w1
  40cf04:	bl	41e610 <ferror@plt+0x1bca0>
  40cf08:	ldr	w0, [sp, #76]
  40cf0c:	sub	w0, w0, #0x1
  40cf10:	str	w0, [sp, #104]
  40cf14:	add	x0, sp, #0x60
  40cf18:	ldr	w2, [sp, #104]
  40cf1c:	ldr	w1, [sp, #108]
  40cf20:	bl	40ce38 <ferror@plt+0xa4c8>
  40cf24:	ldr	x0, [sp, #96]
  40cf28:	ldp	x29, x30, [sp], #112
  40cf2c:	ret
  40cf30:	stp	x29, x30, [sp, #-128]!
  40cf34:	mov	x29, sp
  40cf38:	str	x0, [sp, #24]
  40cf3c:	ldr	x0, [sp, #24]
  40cf40:	bl	409c50 <ferror@plt+0x72e0>
  40cf44:	mov	w1, w0
  40cf48:	add	x0, sp, #0x20
  40cf4c:	mov	x8, x0
  40cf50:	mov	w0, w1
  40cf54:	bl	41e610 <ferror@plt+0x1bca0>
  40cf58:	ldr	w0, [sp, #44]
  40cf5c:	str	w0, [sp, #124]
  40cf60:	ldr	x0, [sp, #24]
  40cf64:	bl	410244 <ferror@plt+0xd8d4>
  40cf68:	mov	w1, w0
  40cf6c:	ldr	w0, [sp, #124]
  40cf70:	add	w0, w1, w0
  40cf74:	sub	w0, w0, #0x1
  40cf78:	str	w0, [sp, #120]
  40cf7c:	ldr	x0, [sp, #24]
  40cf80:	bl	41025c <ferror@plt+0xd8ec>
  40cf84:	and	w0, w0, #0xff
  40cf88:	cmp	w0, #0x0
  40cf8c:	b.eq	40cfa8 <ferror@plt+0xa638>  // b.none
  40cf90:	add	x0, sp, #0x40
  40cf94:	ldr	w2, [sp, #120]
  40cf98:	ldr	w1, [sp, #124]
  40cf9c:	bl	40ce38 <ferror@plt+0xa4c8>
  40cfa0:	ldr	x0, [sp, #64]
  40cfa4:	b	40d004 <ferror@plt+0xa694>
  40cfa8:	ldr	x0, [sp, #24]
  40cfac:	bl	409c68 <ferror@plt+0x72f8>
  40cfb0:	mov	w1, w0
  40cfb4:	add	x0, sp, #0x48
  40cfb8:	mov	x8, x0
  40cfbc:	mov	w0, w1
  40cfc0:	bl	41e610 <ferror@plt+0x1bca0>
  40cfc4:	ldr	w0, [sp, #84]
  40cfc8:	sub	w0, w0, #0x1
  40cfcc:	str	w0, [sp, #116]
  40cfd0:	ldr	w1, [sp, #116]
  40cfd4:	ldr	w0, [sp, #120]
  40cfd8:	cmp	w1, w0
  40cfdc:	b.le	40cfe8 <ferror@plt+0xa678>
  40cfe0:	ldr	w0, [sp, #116]
  40cfe4:	b	40cfec <ferror@plt+0xa67c>
  40cfe8:	ldr	w0, [sp, #120]
  40cfec:	add	x3, sp, #0x68
  40cff0:	mov	w2, w0
  40cff4:	ldr	w1, [sp, #124]
  40cff8:	mov	x0, x3
  40cffc:	bl	40ce38 <ferror@plt+0xa4c8>
  40d000:	ldr	x0, [sp, #104]
  40d004:	ldp	x29, x30, [sp], #128
  40d008:	ret
  40d00c:	stp	x29, x30, [sp, #-64]!
  40d010:	mov	x29, sp
  40d014:	str	x0, [sp, #56]
  40d018:	str	x1, [sp, #48]
  40d01c:	str	x2, [sp, #40]
  40d020:	str	x3, [sp, #32]
  40d024:	str	x4, [sp, #24]
  40d028:	ldr	x0, [sp, #56]
  40d02c:	ldr	x1, [sp, #48]
  40d030:	str	x1, [x0]
  40d034:	ldr	x0, [sp, #56]
  40d038:	ldr	x1, [sp, #40]
  40d03c:	str	x1, [x0, #8]
  40d040:	ldr	x0, [sp, #32]
  40d044:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  40d048:	mov	x1, x0
  40d04c:	ldr	x0, [sp, #56]
  40d050:	str	x1, [x0, #16]
  40d054:	ldr	x0, [sp, #56]
  40d058:	ldr	x1, [sp, #24]
  40d05c:	str	x1, [x0, #24]
  40d060:	ldr	x0, [sp, #24]
  40d064:	add	x1, x0, #0x1
  40d068:	ldr	x0, [sp, #56]
  40d06c:	str	x1, [x0, #32]
  40d070:	nop
  40d074:	ldp	x29, x30, [sp], #64
  40d078:	ret
  40d07c:	stp	x29, x30, [sp, #-32]!
  40d080:	mov	x29, sp
  40d084:	str	x0, [sp, #24]
  40d088:	ldr	x0, [sp, #24]
  40d08c:	ldr	x0, [x0, #16]
  40d090:	bl	402730 <free@plt>
  40d094:	nop
  40d098:	ldp	x29, x30, [sp], #32
  40d09c:	ret
  40d0a0:	sub	sp, sp, #0x10
  40d0a4:	str	x0, [sp, #8]
  40d0a8:	ldr	x0, [sp, #8]
  40d0ac:	ldr	w1, [x0]
  40d0b0:	ldr	x0, [sp, #8]
  40d0b4:	ldr	w0, [x0, #4]
  40d0b8:	add	w0, w0, #0x1
  40d0bc:	cmp	w1, w0
  40d0c0:	cset	w0, eq  // eq = none
  40d0c4:	and	w0, w0, #0xff
  40d0c8:	add	sp, sp, #0x10
  40d0cc:	ret
  40d0d0:	stp	x29, x30, [sp, #-64]!
  40d0d4:	mov	x29, sp
  40d0d8:	stp	x19, x20, [sp, #16]
  40d0dc:	str	x0, [sp, #56]
  40d0e0:	str	w1, [sp, #52]
  40d0e4:	str	x2, [sp, #40]
  40d0e8:	ldr	w0, [sp, #52]
  40d0ec:	cmp	w0, #0x0
  40d0f0:	b.ge	40d10c <ferror@plt+0xa79c>  // b.tcont
  40d0f4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d0f8:	add	x2, x0, #0xb70
  40d0fc:	mov	w1, #0x705                 	// #1797
  40d100:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d104:	add	x0, x0, #0x9c8
  40d108:	bl	4099a4 <ferror@plt+0x7034>
  40d10c:	ldrsw	x19, [sp, #52]
  40d110:	ldr	x0, [sp, #40]
  40d114:	bl	4102e0 <ferror@plt+0xd970>
  40d118:	add	x1, x19, x0
  40d11c:	ldr	x0, [sp, #56]
  40d120:	ldr	x0, [x0, #32]
  40d124:	cmp	x1, x0
  40d128:	b.cc	40d144 <ferror@plt+0xa7d4>  // b.lo, b.ul, b.last
  40d12c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d130:	add	x2, x0, #0xb70
  40d134:	mov	w1, #0x706                 	// #1798
  40d138:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d13c:	add	x0, x0, #0x9c8
  40d140:	bl	4099a4 <ferror@plt+0x7034>
  40d144:	ldr	x0, [sp, #56]
  40d148:	ldr	x1, [x0, #16]
  40d14c:	ldrsw	x0, [sp, #52]
  40d150:	add	x19, x1, x0
  40d154:	ldr	x0, [sp, #40]
  40d158:	bl	4102f8 <ferror@plt+0xd988>
  40d15c:	mov	x20, x0
  40d160:	ldr	x0, [sp, #40]
  40d164:	bl	4102e0 <ferror@plt+0xd970>
  40d168:	mov	x2, x0
  40d16c:	mov	x1, x20
  40d170:	mov	x0, x19
  40d174:	bl	4022e0 <memcpy@plt>
  40d178:	nop
  40d17c:	ldp	x19, x20, [sp, #16]
  40d180:	ldp	x29, x30, [sp], #64
  40d184:	ret
  40d188:	stp	x29, x30, [sp, #-48]!
  40d18c:	mov	x29, sp
  40d190:	str	x0, [sp, #24]
  40d194:	str	x1, [sp, #16]
  40d198:	ldr	x0, [sp, #24]
  40d19c:	ldr	x1, [x0, #32]
  40d1a0:	ldr	x0, [sp, #16]
  40d1a4:	add	x0, x0, #0x1
  40d1a8:	cmp	x1, x0
  40d1ac:	b.cs	40d1e8 <ferror@plt+0xa878>  // b.hs, b.nlast
  40d1b0:	ldr	x0, [sp, #16]
  40d1b4:	add	x0, x0, #0x1
  40d1b8:	lsl	x0, x0, #1
  40d1bc:	str	x0, [sp, #40]
  40d1c0:	ldr	x0, [sp, #24]
  40d1c4:	ldr	x0, [x0, #16]
  40d1c8:	ldr	x1, [sp, #40]
  40d1cc:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  40d1d0:	mov	x1, x0
  40d1d4:	ldr	x0, [sp, #24]
  40d1d8:	str	x1, [x0, #16]
  40d1dc:	ldr	x0, [sp, #24]
  40d1e0:	ldr	x1, [sp, #40]
  40d1e4:	str	x1, [x0, #32]
  40d1e8:	nop
  40d1ec:	ldp	x29, x30, [sp], #48
  40d1f0:	ret
  40d1f4:	stp	x29, x30, [sp, #-32]!
  40d1f8:	mov	x29, sp
  40d1fc:	str	x0, [sp, #24]
  40d200:	ldr	x0, [sp, #24]
  40d204:	ldr	x1, [x0, #24]
  40d208:	ldr	x0, [sp, #24]
  40d20c:	ldr	x0, [x0, #32]
  40d210:	cmp	x1, x0
  40d214:	b.cc	40d230 <ferror@plt+0xa8c0>  // b.lo, b.ul, b.last
  40d218:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d21c:	add	x2, x0, #0xb80
  40d220:	mov	w1, #0x732                 	// #1842
  40d224:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d228:	add	x0, x0, #0x9c8
  40d22c:	bl	4099a4 <ferror@plt+0x7034>
  40d230:	ldr	x0, [sp, #24]
  40d234:	ldr	x1, [x0, #16]
  40d238:	ldr	x0, [sp, #24]
  40d23c:	ldr	x0, [x0, #24]
  40d240:	add	x0, x1, x0
  40d244:	strb	wzr, [x0]
  40d248:	nop
  40d24c:	ldp	x29, x30, [sp], #32
  40d250:	ret
  40d254:	stp	x29, x30, [sp, #-48]!
  40d258:	mov	x29, sp
  40d25c:	str	x0, [sp, #40]
  40d260:	str	x1, [sp, #32]
  40d264:	str	w2, [sp, #28]
  40d268:	ldr	x0, [sp, #40]
  40d26c:	ldr	x1, [sp, #32]
  40d270:	str	x1, [x0]
  40d274:	ldr	x0, [sp, #40]
  40d278:	ldr	w1, [sp, #28]
  40d27c:	str	w1, [x0, #8]
  40d280:	ldr	x0, [sp, #40]
  40d284:	add	x0, x0, #0x10
  40d288:	bl	40e7b4 <ferror@plt+0xbe44>
  40d28c:	nop
  40d290:	ldp	x29, x30, [sp], #48
  40d294:	ret
  40d298:	stp	x29, x30, [sp, #-64]!
  40d29c:	mov	x29, sp
  40d2a0:	str	x19, [sp, #16]
  40d2a4:	str	x0, [sp, #40]
  40d2a8:	str	wzr, [sp, #60]
  40d2ac:	ldr	x0, [sp, #40]
  40d2b0:	add	x0, x0, #0x10
  40d2b4:	add	x1, sp, #0x30
  40d2b8:	mov	x2, x1
  40d2bc:	ldr	w1, [sp, #60]
  40d2c0:	bl	40e7f0 <ferror@plt+0xbe80>
  40d2c4:	and	w0, w0, #0xff
  40d2c8:	cmp	w0, #0x0
  40d2cc:	b.eq	40d300 <ferror@plt+0xa990>  // b.none
  40d2d0:	ldr	x19, [sp, #48]
  40d2d4:	cmp	x19, #0x0
  40d2d8:	b.eq	40d2f0 <ferror@plt+0xa980>  // b.none
  40d2dc:	mov	x0, x19
  40d2e0:	bl	40d07c <ferror@plt+0xa70c>
  40d2e4:	mov	x1, #0x28                  	// #40
  40d2e8:	mov	x0, x19
  40d2ec:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  40d2f0:	ldr	w0, [sp, #60]
  40d2f4:	add	w0, w0, #0x1
  40d2f8:	str	w0, [sp, #60]
  40d2fc:	b	40d2ac <ferror@plt+0xa93c>
  40d300:	ldr	x0, [sp, #40]
  40d304:	add	x0, x0, #0x10
  40d308:	bl	40e7d0 <ferror@plt+0xbe60>
  40d30c:	nop
  40d310:	ldr	x19, [sp, #16]
  40d314:	ldp	x29, x30, [sp], #64
  40d318:	ret
  40d31c:	stp	x29, x30, [sp, #-48]!
  40d320:	mov	x29, sp
  40d324:	str	x0, [sp, #24]
  40d328:	ldr	x0, [sp, #24]
  40d32c:	ldr	x1, [x0]
  40d330:	ldr	x0, [sp, #24]
  40d334:	ldr	w0, [x0, #8]
  40d338:	sxtw	x2, w0
  40d33c:	add	x0, sp, #0x20
  40d340:	bl	410288 <ferror@plt+0xd918>
  40d344:	ldp	x0, x1, [sp, #32]
  40d348:	ldp	x29, x30, [sp], #48
  40d34c:	ret
  40d350:	stp	x29, x30, [sp, #-64]!
  40d354:	mov	x29, sp
  40d358:	str	x0, [sp, #40]
  40d35c:	str	x1, [sp, #32]
  40d360:	str	w2, [sp, #28]
  40d364:	ldr	w1, [sp, #28]
  40d368:	ldr	x0, [sp, #32]
  40d36c:	bl	41e4b0 <ferror@plt+0x1bb40>
  40d370:	stp	x0, x1, [sp, #48]
  40d374:	add	x0, sp, #0x30
  40d378:	bl	4102f8 <ferror@plt+0xd988>
  40d37c:	mov	x1, x0
  40d380:	ldr	x0, [sp, #40]
  40d384:	str	x1, [x0]
  40d388:	add	x0, sp, #0x30
  40d38c:	bl	4102e0 <ferror@plt+0xd970>
  40d390:	mov	w1, w0
  40d394:	ldr	x0, [sp, #40]
  40d398:	str	w1, [x0, #8]
  40d39c:	nop
  40d3a0:	ldp	x29, x30, [sp], #64
  40d3a4:	ret
  40d3a8:	stp	x29, x30, [sp, #-208]!
  40d3ac:	mov	x29, sp
  40d3b0:	stp	x19, x20, [sp, #16]
  40d3b4:	stp	x21, x22, [sp, #32]
  40d3b8:	str	x0, [sp, #56]
  40d3bc:	str	x1, [sp, #48]
  40d3c0:	ldr	x0, [sp, #48]
  40d3c4:	bl	40cebc <ferror@plt+0xa54c>
  40d3c8:	str	x0, [sp, #104]
  40d3cc:	ldr	x0, [sp, #48]
  40d3d0:	bl	40cf30 <ferror@plt+0xa5c0>
  40d3d4:	str	x0, [sp, #96]
  40d3d8:	ldr	x0, [sp, #56]
  40d3dc:	add	x0, x0, #0x10
  40d3e0:	bl	40e844 <ferror@plt+0xbed4>
  40d3e4:	and	w0, w0, #0xff
  40d3e8:	eor	w0, w0, #0x1
  40d3ec:	and	w0, w0, #0xff
  40d3f0:	cmp	w0, #0x0
  40d3f4:	b.eq	40d688 <ferror@plt+0xad18>  // b.none
  40d3f8:	ldr	x0, [sp, #56]
  40d3fc:	add	x19, x0, #0x10
  40d400:	ldr	x0, [sp, #56]
  40d404:	add	x0, x0, #0x10
  40d408:	bl	40e88c <ferror@plt+0xbf1c>
  40d40c:	sub	w0, w0, #0x1
  40d410:	mov	w1, w0
  40d414:	mov	x0, x19
  40d418:	bl	40e8c4 <ferror@plt+0xbf54>
  40d41c:	ldr	x0, [x0]
  40d420:	str	x0, [sp, #200]
  40d424:	ldr	w1, [sp, #104]
  40d428:	ldr	x0, [sp, #200]
  40d42c:	ldr	w0, [x0]
  40d430:	cmp	w1, w0
  40d434:	b.ge	40d450 <ferror@plt+0xaae0>  // b.tcont
  40d438:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d43c:	add	x2, x0, #0xb98
  40d440:	mov	w1, #0x77a                 	// #1914
  40d444:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d448:	add	x0, x0, #0x9c8
  40d44c:	bl	4099a4 <ferror@plt+0x7034>
  40d450:	ldr	w1, [sp, #96]
  40d454:	ldr	x0, [sp, #200]
  40d458:	ldr	w0, [x0, #8]
  40d45c:	cmp	w1, w0
  40d460:	b.ge	40d47c <ferror@plt+0xab0c>  // b.tcont
  40d464:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d468:	add	x2, x0, #0xb98
  40d46c:	mov	w1, #0x77c                 	// #1916
  40d470:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d474:	add	x0, x0, #0x9c8
  40d478:	bl	4099a4 <ferror@plt+0x7034>
  40d47c:	ldr	w1, [sp, #96]
  40d480:	ldr	x0, [sp, #200]
  40d484:	ldr	w0, [x0, #12]
  40d488:	cmp	w1, w0
  40d48c:	b.gt	40d688 <ferror@plt+0xad18>
  40d490:	ldr	x0, [sp, #200]
  40d494:	ldr	w0, [x0, #4]
  40d498:	add	w1, w0, #0x1
  40d49c:	ldr	w0, [sp, #96]
  40d4a0:	sub	w2, w0, #0x1
  40d4a4:	add	x0, sp, #0x58
  40d4a8:	bl	40ce38 <ferror@plt+0xa4c8>
  40d4ac:	ldr	x0, [sp, #56]
  40d4b0:	ldr	x1, [x0]
  40d4b4:	ldr	x0, [sp, #56]
  40d4b8:	ldr	w0, [x0, #8]
  40d4bc:	mov	w2, w0
  40d4c0:	add	x0, sp, #0x48
  40d4c4:	bl	40d350 <ferror@plt+0xa9e0>
  40d4c8:	ldr	x0, [sp, #72]
  40d4cc:	cmp	x0, #0x0
  40d4d0:	b.eq	40d688 <ferror@plt+0xad18>  // b.none
  40d4d4:	ldr	w1, [sp, #92]
  40d4d8:	ldr	w0, [sp, #80]
  40d4dc:	cmp	w1, w0
  40d4e0:	b.ge	40d688 <ferror@plt+0xad18>  // b.tcont
  40d4e4:	ldr	x0, [sp, #200]
  40d4e8:	ldr	x0, [x0, #24]
  40d4ec:	str	w0, [sp, #196]
  40d4f0:	ldr	w0, [sp, #196]
  40d4f4:	cmp	w0, #0x0
  40d4f8:	b.ge	40d514 <ferror@plt+0xaba4>  // b.tcont
  40d4fc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d500:	add	x2, x0, #0xb98
  40d504:	mov	w1, #0x792                 	// #1938
  40d508:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d50c:	add	x0, x0, #0x9c8
  40d510:	bl	4099a4 <ferror@plt+0x7034>
  40d514:	ldr	w0, [sp, #92]
  40d518:	add	w1, w0, #0x1
  40d51c:	ldr	w0, [sp, #88]
  40d520:	sub	w0, w1, w0
  40d524:	str	w0, [sp, #192]
  40d528:	ldr	w0, [sp, #192]
  40d52c:	cmp	w0, #0x0
  40d530:	b.ge	40d54c <ferror@plt+0xabdc>  // b.tcont
  40d534:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d538:	add	x2, x0, #0xb98
  40d53c:	mov	w1, #0x794                 	// #1940
  40d540:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d544:	add	x0, x0, #0x9c8
  40d548:	bl	4099a4 <ferror@plt+0x7034>
  40d54c:	ldr	w1, [sp, #196]
  40d550:	ldr	w0, [sp, #192]
  40d554:	add	w0, w1, w0
  40d558:	mov	w19, w0
  40d55c:	ldr	x0, [sp, #48]
  40d560:	bl	410244 <ferror@plt+0xd8d4>
  40d564:	add	w0, w19, w0
  40d568:	str	w0, [sp, #188]
  40d56c:	ldr	w0, [sp, #188]
  40d570:	cmp	w0, #0x0
  40d574:	b.ge	40d590 <ferror@plt+0xac20>  // b.tcont
  40d578:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d57c:	add	x2, x0, #0xb98
  40d580:	mov	w1, #0x796                 	// #1942
  40d584:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  40d588:	add	x0, x0, #0x9c8
  40d58c:	bl	4099a4 <ferror@plt+0x7034>
  40d590:	ldrsw	x0, [sp, #188]
  40d594:	mov	x1, x0
  40d598:	ldr	x0, [sp, #200]
  40d59c:	bl	40d188 <ferror@plt+0xa818>
  40d5a0:	add	x0, sp, #0x48
  40d5a4:	bl	40d31c <ferror@plt+0xa9ac>
  40d5a8:	stp	x0, x1, [sp, #128]
  40d5ac:	ldr	w0, [sp, #88]
  40d5b0:	sub	w3, w0, #0x1
  40d5b4:	ldr	w0, [sp, #92]
  40d5b8:	add	w1, w0, #0x1
  40d5bc:	ldr	w0, [sp, #88]
  40d5c0:	sub	w1, w1, w0
  40d5c4:	add	x0, sp, #0x80
  40d5c8:	mov	w2, w1
  40d5cc:	mov	w1, w3
  40d5d0:	bl	410310 <ferror@plt+0xd9a0>
  40d5d4:	stp	x0, x1, [sp, #112]
  40d5d8:	add	x0, sp, #0x70
  40d5dc:	mov	x2, x0
  40d5e0:	ldr	w1, [sp, #196]
  40d5e4:	ldr	x0, [sp, #200]
  40d5e8:	bl	40d0d0 <ferror@plt+0xa760>
  40d5ec:	ldr	w1, [sp, #196]
  40d5f0:	ldr	w0, [sp, #192]
  40d5f4:	add	w19, w1, w0
  40d5f8:	ldr	x0, [sp, #48]
  40d5fc:	bl	409c80 <ferror@plt+0x7310>
  40d600:	mov	x20, x0
  40d604:	ldr	x0, [sp, #48]
  40d608:	bl	410244 <ferror@plt+0xd8d4>
  40d60c:	mov	x1, x0
  40d610:	add	x0, sp, #0x90
  40d614:	mov	x2, x1
  40d618:	mov	x1, x20
  40d61c:	bl	410288 <ferror@plt+0xd918>
  40d620:	add	x0, sp, #0x90
  40d624:	mov	x2, x0
  40d628:	mov	w1, w19
  40d62c:	ldr	x0, [sp, #200]
  40d630:	bl	40d0d0 <ferror@plt+0xa760>
  40d634:	ldrsw	x1, [sp, #188]
  40d638:	ldr	x0, [sp, #200]
  40d63c:	str	x1, [x0, #24]
  40d640:	ldr	x0, [sp, #200]
  40d644:	bl	40d1f4 <ferror@plt+0xa884>
  40d648:	ldr	w1, [sp, #108]
  40d64c:	ldr	x0, [sp, #200]
  40d650:	str	w1, [x0, #4]
  40d654:	ldrsw	x19, [sp, #192]
  40d658:	ldr	x0, [sp, #48]
  40d65c:	bl	410244 <ferror@plt+0xd8d4>
  40d660:	add	x2, x19, x0
  40d664:	ldr	x0, [sp, #200]
  40d668:	ldr	w0, [x0, #12]
  40d66c:	mov	w1, w0
  40d670:	mov	w0, w2
  40d674:	add	w0, w1, w0
  40d678:	mov	w1, w0
  40d67c:	ldr	x0, [sp, #200]
  40d680:	str	w1, [x0, #12]
  40d684:	b	40d6f0 <ferror@plt+0xad80>
  40d688:	ldr	x0, [sp, #56]
  40d68c:	add	x20, x0, #0x10
  40d690:	ldr	x0, [sp, #104]
  40d694:	str	x0, [sp, #168]
  40d698:	ldr	x0, [sp, #96]
  40d69c:	str	x0, [sp, #176]
  40d6a0:	ldr	x0, [sp, #48]
  40d6a4:	bl	409c80 <ferror@plt+0x7310>
  40d6a8:	mov	x21, x0
  40d6ac:	ldr	x0, [sp, #48]
  40d6b0:	bl	410244 <ferror@plt+0xd8d4>
  40d6b4:	mov	x22, x0
  40d6b8:	mov	x0, #0x28                  	// #40
  40d6bc:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  40d6c0:	mov	x19, x0
  40d6c4:	mov	x4, x22
  40d6c8:	mov	x3, x21
  40d6cc:	ldr	x2, [sp, #176]
  40d6d0:	ldr	x1, [sp, #168]
  40d6d4:	mov	x0, x19
  40d6d8:	bl	40d00c <ferror@plt+0xa69c>
  40d6dc:	str	x19, [sp, #160]
  40d6e0:	add	x0, sp, #0xa0
  40d6e4:	mov	x1, x0
  40d6e8:	mov	x0, x20
  40d6ec:	bl	40e8ec <ferror@plt+0xbf7c>
  40d6f0:	ldp	x19, x20, [sp, #16]
  40d6f4:	ldp	x21, x22, [sp, #32]
  40d6f8:	ldp	x29, x30, [sp], #208
  40d6fc:	ret
  40d700:	stp	x29, x30, [sp, #-112]!
  40d704:	mov	x29, sp
  40d708:	str	x0, [sp, #24]
  40d70c:	str	w1, [sp, #20]
  40d710:	ldr	x0, [sp, #24]
  40d714:	ldr	x1, [x0, #24]
  40d718:	add	x0, sp, #0x38
  40d71c:	ldr	w2, [sp, #20]
  40d720:	bl	40d254 <ferror@plt+0xa8e4>
  40d724:	str	wzr, [sp, #108]
  40d728:	ldr	x0, [sp, #24]
  40d72c:	add	x0, x0, #0x80
  40d730:	bl	4104c8 <ferror@plt+0xdb58>
  40d734:	mov	w1, w0
  40d738:	ldr	w0, [sp, #108]
  40d73c:	cmp	w0, w1
  40d740:	cset	w0, cc  // cc = lo, ul, last
  40d744:	and	w0, w0, #0xff
  40d748:	cmp	w0, #0x0
  40d74c:	b.eq	40d7c8 <ferror@plt+0xae58>  // b.none
  40d750:	ldr	x0, [sp, #24]
  40d754:	add	x0, x0, #0x80
  40d758:	ldr	w1, [sp, #108]
  40d75c:	bl	410528 <ferror@plt+0xdbb8>
  40d760:	ldr	x0, [x0]
  40d764:	str	x0, [sp, #80]
  40d768:	ldr	x0, [sp, #80]
  40d76c:	bl	4474bc <ferror@plt+0x44b4c>
  40d770:	and	w0, w0, #0xff
  40d774:	cmp	w0, #0x0
  40d778:	b.ne	40d7b4 <ferror@plt+0xae44>  // b.any
  40d77c:	ldr	x0, [sp, #24]
  40d780:	ldr	x0, [x0, #24]
  40d784:	ldr	w1, [sp, #20]
  40d788:	mov	w2, w1
  40d78c:	mov	x1, x0
  40d790:	ldr	x0, [sp, #80]
  40d794:	bl	447330 <ferror@plt+0x449c0>
  40d798:	and	w0, w0, #0xff
  40d79c:	cmp	w0, #0x0
  40d7a0:	b.eq	40d7b8 <ferror@plt+0xae48>  // b.none
  40d7a4:	add	x0, sp, #0x38
  40d7a8:	ldr	x1, [sp, #80]
  40d7ac:	bl	40d3a8 <ferror@plt+0xaa38>
  40d7b0:	b	40d7b8 <ferror@plt+0xae48>
  40d7b4:	nop
  40d7b8:	ldr	w0, [sp, #108]
  40d7bc:	add	w0, w0, #0x1
  40d7c0:	str	w0, [sp, #108]
  40d7c4:	b	40d728 <ferror@plt+0xadb8>
  40d7c8:	ldr	x0, [sp, #24]
  40d7cc:	ldr	w0, [x0, #148]
  40d7d0:	str	w0, [sp, #44]
  40d7d4:	add	x0, sp, #0x38
  40d7d8:	add	x0, x0, #0x10
  40d7dc:	bl	40e844 <ferror@plt+0xbed4>
  40d7e0:	and	w0, w0, #0xff
  40d7e4:	eor	w0, w0, #0x1
  40d7e8:	and	w0, w0, #0xff
  40d7ec:	cmp	w0, #0x0
  40d7f0:	b.eq	40d800 <ferror@plt+0xae90>  // b.none
  40d7f4:	mov	w1, #0x20                  	// #32
  40d7f8:	ldr	x0, [sp, #24]
  40d7fc:	bl	40c478 <ferror@plt+0x9b08>
  40d800:	str	wzr, [sp, #104]
  40d804:	add	x1, sp, #0x30
  40d808:	add	x0, sp, #0x38
  40d80c:	add	x0, x0, #0x10
  40d810:	mov	x2, x1
  40d814:	ldr	w1, [sp, #104]
  40d818:	bl	40e7f0 <ferror@plt+0xbe80>
  40d81c:	and	w0, w0, #0xff
  40d820:	cmp	w0, #0x0
  40d824:	b.eq	40d9f8 <ferror@plt+0xb088>  // b.none
  40d828:	ldr	x0, [sp, #48]
  40d82c:	bl	40d0a0 <ferror@plt+0xa730>
  40d830:	and	w0, w0, #0xff
  40d834:	cmp	w0, #0x0
  40d838:	b.eq	40d8b0 <ferror@plt+0xaf40>  // b.none
  40d83c:	ldr	x0, [sp, #48]
  40d840:	ldr	w0, [x0, #8]
  40d844:	str	w0, [sp, #92]
  40d848:	add	x0, sp, #0x2c
  40d84c:	mov	w3, #0x1                   	// #1
  40d850:	ldr	w2, [sp, #92]
  40d854:	mov	x1, x0
  40d858:	ldr	x0, [sp, #24]
  40d85c:	bl	40dc68 <ferror@plt+0xb2f8>
  40d860:	ldr	x0, [sp, #24]
  40d864:	add	x0, x0, #0x38
  40d868:	bl	40a458 <ferror@plt+0x7ae8>
  40d86c:	ldr	x0, [sp, #24]
  40d870:	ldr	x2, [x0, #8]
  40d874:	ldr	x0, [sp, #48]
  40d878:	ldr	x0, [x0, #16]
  40d87c:	mov	x1, x0
  40d880:	mov	x0, x2
  40d884:	bl	417e58 <ferror@plt+0x154e8>
  40d888:	ldr	x0, [sp, #24]
  40d88c:	add	x0, x0, #0x38
  40d890:	bl	40a434 <ferror@plt+0x7ac4>
  40d894:	ldr	x0, [sp, #48]
  40d898:	ldr	x0, [x0, #24]
  40d89c:	mov	w1, w0
  40d8a0:	ldr	w0, [sp, #44]
  40d8a4:	add	w0, w1, w0
  40d8a8:	str	w0, [sp, #44]
  40d8ac:	b	40d9e8 <ferror@plt+0xb078>
  40d8b0:	ldr	x0, [sp, #48]
  40d8b4:	ldr	w0, [x0]
  40d8b8:	str	w0, [sp, #100]
  40d8bc:	ldr	x0, [sp, #48]
  40d8c0:	ldr	w0, [x0, #4]
  40d8c4:	str	w0, [sp, #96]
  40d8c8:	ldr	w3, [sp, #96]
  40d8cc:	ldr	w2, [sp, #100]
  40d8d0:	ldr	w1, [sp, #20]
  40d8d4:	ldr	x0, [sp, #24]
  40d8d8:	bl	40cd88 <ferror@plt+0xa418>
  40d8dc:	and	w0, w0, #0xff
  40d8e0:	eor	w0, w0, #0x1
  40d8e4:	and	w0, w0, #0xff
  40d8e8:	cmp	w0, #0x0
  40d8ec:	b.ne	40d900 <ferror@plt+0xaf90>  // b.any
  40d8f0:	ldr	x0, [sp, #48]
  40d8f4:	ldr	x0, [x0, #24]
  40d8f8:	cmp	x0, #0x0
  40d8fc:	b.ne	40d908 <ferror@plt+0xaf98>  // b.any
  40d900:	mov	w0, #0x1                   	// #1
  40d904:	b	40d90c <ferror@plt+0xaf9c>
  40d908:	mov	w0, #0x0                   	// #0
  40d90c:	cmp	w0, #0x0
  40d910:	b.eq	40d974 <ferror@plt+0xb004>  // b.none
  40d914:	add	x0, sp, #0x2c
  40d918:	mov	w3, #0x1                   	// #1
  40d91c:	ldr	w2, [sp, #100]
  40d920:	mov	x1, x0
  40d924:	ldr	x0, [sp, #24]
  40d928:	bl	40dc68 <ferror@plt+0xb2f8>
  40d92c:	ldr	x0, [sp, #24]
  40d930:	add	x0, x0, #0x38
  40d934:	bl	40a47c <ferror@plt+0x7b0c>
  40d938:	ldr	w0, [sp, #44]
  40d93c:	ldr	w1, [sp, #96]
  40d940:	cmp	w1, w0
  40d944:	b.lt	40d968 <ferror@plt+0xaff8>  // b.tstop
  40d948:	ldr	x0, [sp, #24]
  40d94c:	ldr	x0, [x0, #8]
  40d950:	mov	w1, #0x2d                  	// #45
  40d954:	bl	417d58 <ferror@plt+0x153e8>
  40d958:	ldr	w0, [sp, #44]
  40d95c:	add	w0, w0, #0x1
  40d960:	str	w0, [sp, #44]
  40d964:	b	40d938 <ferror@plt+0xafc8>
  40d968:	ldr	x0, [sp, #24]
  40d96c:	add	x0, x0, #0x38
  40d970:	bl	40a434 <ferror@plt+0x7ac4>
  40d974:	ldr	x0, [sp, #48]
  40d978:	ldr	x0, [x0, #24]
  40d97c:	cmp	x0, #0x0
  40d980:	b.eq	40d9e8 <ferror@plt+0xb078>  // b.none
  40d984:	add	x0, sp, #0x2c
  40d988:	mov	w3, #0x1                   	// #1
  40d98c:	ldr	w2, [sp, #100]
  40d990:	mov	x1, x0
  40d994:	ldr	x0, [sp, #24]
  40d998:	bl	40dc68 <ferror@plt+0xb2f8>
  40d99c:	ldr	x0, [sp, #24]
  40d9a0:	add	x0, x0, #0x38
  40d9a4:	bl	40a458 <ferror@plt+0x7ae8>
  40d9a8:	ldr	x0, [sp, #24]
  40d9ac:	ldr	x2, [x0, #8]
  40d9b0:	ldr	x0, [sp, #48]
  40d9b4:	ldr	x0, [x0, #16]
  40d9b8:	mov	x1, x0
  40d9bc:	mov	x0, x2
  40d9c0:	bl	417e58 <ferror@plt+0x154e8>
  40d9c4:	ldr	x0, [sp, #24]
  40d9c8:	add	x0, x0, #0x38
  40d9cc:	bl	40a434 <ferror@plt+0x7ac4>
  40d9d0:	ldr	x0, [sp, #48]
  40d9d4:	ldr	x0, [x0, #24]
  40d9d8:	mov	w1, w0
  40d9dc:	ldr	w0, [sp, #44]
  40d9e0:	add	w0, w1, w0
  40d9e4:	str	w0, [sp, #44]
  40d9e8:	ldr	w0, [sp, #104]
  40d9ec:	add	w0, w0, #0x1
  40d9f0:	str	w0, [sp, #104]
  40d9f4:	b	40d804 <ferror@plt+0xae94>
  40d9f8:	add	x0, sp, #0x2c
  40d9fc:	mov	w3, #0x0                   	// #0
  40da00:	mov	w2, #0x0                   	// #0
  40da04:	mov	x1, x0
  40da08:	ldr	x0, [sp, #24]
  40da0c:	bl	40dc68 <ferror@plt+0xb2f8>
  40da10:	add	x0, sp, #0x38
  40da14:	bl	40d298 <ferror@plt+0xa928>
  40da18:	nop
  40da1c:	ldp	x29, x30, [sp], #112
  40da20:	ret
  40da24:	stp	x29, x30, [sp, #-32]!
  40da28:	mov	x29, sp
  40da2c:	str	x0, [sp, #24]
  40da30:	ldr	x0, [sp, #24]
  40da34:	add	x0, x0, #0x38
  40da38:	bl	40a434 <ferror@plt+0x7ac4>
  40da3c:	ldr	x0, [sp, #24]
  40da40:	ldr	x0, [x0, #8]
  40da44:	bl	417cc4 <ferror@plt+0x15354>
  40da48:	nop
  40da4c:	ldp	x29, x30, [sp], #32
  40da50:	ret
  40da54:	stp	x29, x30, [sp, #-64]!
  40da58:	mov	x29, sp
  40da5c:	str	x0, [sp, #40]
  40da60:	str	w1, [sp, #36]
  40da64:	str	w2, [sp, #32]
  40da68:	str	w3, [sp, #28]
  40da6c:	str	w4, [sp, #24]
  40da70:	str	x5, [sp, #16]
  40da74:	str	wzr, [sp, #60]
  40da78:	ldr	x0, [sp, #40]
  40da7c:	add	x0, x0, #0x78
  40da80:	ldr	w1, [sp, #60]
  40da84:	add	x2, sp, #0x30
  40da88:	bl	40e628 <ferror@plt+0xbcb8>
  40da8c:	and	w0, w0, #0xff
  40da90:	cmp	w0, #0x0
  40da94:	b.eq	40db78 <ferror@plt+0xb208>  // b.none
  40da98:	ldr	x0, [sp, #48]
  40da9c:	ldr	w0, [x0, #16]
  40daa0:	cmp	w0, #0x2
  40daa4:	b.eq	40db64 <ferror@plt+0xb1f4>  // b.none
  40daa8:	ldr	x0, [sp, #48]
  40daac:	ldr	w2, [sp, #32]
  40dab0:	ldr	w1, [sp, #36]
  40dab4:	bl	40aaa0 <ferror@plt+0x8130>
  40dab8:	and	w0, w0, #0xff
  40dabc:	cmp	w0, #0x0
  40dac0:	b.eq	40db68 <ferror@plt+0xb1f8>  // b.none
  40dac4:	ldr	x0, [sp, #16]
  40dac8:	ldr	w1, [sp, #60]
  40dacc:	str	w1, [x0]
  40dad0:	ldr	x0, [sp, #16]
  40dad4:	strb	wzr, [x0, #4]
  40dad8:	ldr	x0, [sp, #48]
  40dadc:	ldr	w0, [x0, #16]
  40dae0:	cmp	w0, #0x0
  40dae4:	b.ne	40db1c <ferror@plt+0xb1ac>  // b.any
  40dae8:	ldr	x0, [sp, #48]
  40daec:	ldr	w0, [x0, #20]
  40daf0:	ldr	w1, [sp, #36]
  40daf4:	cmp	w1, w0
  40daf8:	b.ne	40db1c <ferror@plt+0xb1ac>  // b.any
  40dafc:	ldr	x0, [sp, #48]
  40db00:	ldr	w0, [x0, #24]
  40db04:	ldr	w1, [sp, #32]
  40db08:	cmp	w1, w0
  40db0c:	b.ne	40db1c <ferror@plt+0xb1ac>  // b.any
  40db10:	ldr	x0, [sp, #16]
  40db14:	mov	w1, #0x1                   	// #1
  40db18:	strb	w1, [x0, #4]
  40db1c:	ldr	x0, [sp, #16]
  40db20:	ldrb	w0, [x0, #4]
  40db24:	eor	w0, w0, #0x1
  40db28:	and	w0, w0, #0xff
  40db2c:	cmp	w0, #0x0
  40db30:	b.eq	40db5c <ferror@plt+0xb1ec>  // b.none
  40db34:	ldr	w1, [sp, #32]
  40db38:	ldr	w0, [sp, #28]
  40db3c:	cmp	w1, w0
  40db40:	b.lt	40db54 <ferror@plt+0xb1e4>  // b.tstop
  40db44:	ldr	w1, [sp, #32]
  40db48:	ldr	w0, [sp, #24]
  40db4c:	cmp	w1, w0
  40db50:	b.le	40db5c <ferror@plt+0xb1ec>
  40db54:	mov	w0, #0x0                   	// #0
  40db58:	b	40db7c <ferror@plt+0xb20c>
  40db5c:	mov	w0, #0x1                   	// #1
  40db60:	b	40db7c <ferror@plt+0xb20c>
  40db64:	nop
  40db68:	ldr	w0, [sp, #60]
  40db6c:	add	w0, w0, #0x1
  40db70:	str	w0, [sp, #60]
  40db74:	b	40da78 <ferror@plt+0xb108>
  40db78:	mov	w0, #0x0                   	// #0
  40db7c:	ldp	x29, x30, [sp], #64
  40db80:	ret
  40db84:	stp	x29, x30, [sp, #-64]!
  40db88:	mov	x29, sp
  40db8c:	str	x0, [sp, #40]
  40db90:	str	w1, [sp, #36]
  40db94:	str	w2, [sp, #32]
  40db98:	str	w3, [sp, #28]
  40db9c:	ldr	w0, [sp, #32]
  40dba0:	add	w0, w0, #0x1
  40dba4:	str	w0, [sp, #60]
  40dba8:	str	wzr, [sp, #56]
  40dbac:	ldr	x0, [sp, #40]
  40dbb0:	add	x0, x0, #0x78
  40dbb4:	ldr	w1, [sp, #56]
  40dbb8:	add	x2, sp, #0x30
  40dbbc:	bl	40e628 <ferror@plt+0xbcb8>
  40dbc0:	and	w0, w0, #0xff
  40dbc4:	cmp	w0, #0x0
  40dbc8:	b.eq	40dc5c <ferror@plt+0xb2ec>  // b.none
  40dbcc:	ldr	x0, [sp, #48]
  40dbd0:	ldr	w0, [x0]
  40dbd4:	ldr	w1, [sp, #36]
  40dbd8:	cmp	w1, w0
  40dbdc:	b.cc	40dc4c <ferror@plt+0xb2dc>  // b.lo, b.ul, b.last
  40dbe0:	ldr	x0, [sp, #48]
  40dbe4:	ldr	w0, [x0, #8]
  40dbe8:	ldr	w1, [sp, #36]
  40dbec:	cmp	w1, w0
  40dbf0:	b.ne	40dc1c <ferror@plt+0xb2ac>  // b.any
  40dbf4:	ldr	x0, [sp, #48]
  40dbf8:	ldr	w0, [x0, #12]
  40dbfc:	ldr	w1, [sp, #60]
  40dc00:	cmp	w1, w0
  40dc04:	b.gt	40dc4c <ferror@plt+0xb2dc>
  40dc08:	ldr	x0, [sp, #48]
  40dc0c:	ldr	w0, [x0, #12]
  40dc10:	add	w0, w0, #0x1
  40dc14:	str	w0, [sp, #60]
  40dc18:	b	40dc4c <ferror@plt+0xb2dc>
  40dc1c:	ldr	x0, [sp, #48]
  40dc20:	ldr	w0, [x0, #8]
  40dc24:	ldr	w1, [sp, #36]
  40dc28:	cmp	w1, w0
  40dc2c:	b.cs	40dc4c <ferror@plt+0xb2dc>  // b.hs, b.nlast
  40dc30:	ldr	w1, [sp, #60]
  40dc34:	ldr	w0, [sp, #28]
  40dc38:	cmp	w1, w0
  40dc3c:	b.gt	40dc4c <ferror@plt+0xb2dc>
  40dc40:	ldr	w0, [sp, #28]
  40dc44:	add	w0, w0, #0x1
  40dc48:	str	w0, [sp, #60]
  40dc4c:	ldr	w0, [sp, #56]
  40dc50:	add	w0, w0, #0x1
  40dc54:	str	w0, [sp, #56]
  40dc58:	b	40dbac <ferror@plt+0xb23c>
  40dc5c:	ldr	w0, [sp, #60]
  40dc60:	ldp	x29, x30, [sp], #64
  40dc64:	ret
  40dc68:	stp	x29, x30, [sp, #-48]!
  40dc6c:	mov	x29, sp
  40dc70:	str	x0, [sp, #40]
  40dc74:	str	x1, [sp, #32]
  40dc78:	str	w2, [sp, #28]
  40dc7c:	strb	w3, [sp, #27]
  40dc80:	ldr	x0, [sp, #32]
  40dc84:	ldr	w0, [x0]
  40dc88:	ldr	w1, [sp, #28]
  40dc8c:	cmp	w1, w0
  40dc90:	b.ge	40dcc4 <ferror@plt+0xb354>  // b.tcont
  40dc94:	ldr	x0, [sp, #40]
  40dc98:	bl	40da24 <ferror@plt+0xb0b4>
  40dc9c:	ldrb	w0, [sp, #27]
  40dca0:	cmp	w0, #0x0
  40dca4:	b.eq	40dcb4 <ferror@plt+0xb344>  // b.none
  40dca8:	mov	w1, #0x20                  	// #32
  40dcac:	ldr	x0, [sp, #40]
  40dcb0:	bl	40c478 <ferror@plt+0x9b08>
  40dcb4:	ldr	x0, [sp, #40]
  40dcb8:	ldr	w1, [x0, #148]
  40dcbc:	ldr	x0, [sp, #32]
  40dcc0:	str	w1, [x0]
  40dcc4:	ldr	x0, [sp, #32]
  40dcc8:	ldr	w0, [x0]
  40dccc:	ldr	w1, [sp, #28]
  40dcd0:	cmp	w1, w0
  40dcd4:	b.le	40dd00 <ferror@plt+0xb390>
  40dcd8:	ldr	x0, [sp, #40]
  40dcdc:	ldr	x0, [x0, #8]
  40dce0:	mov	w1, #0x20                  	// #32
  40dce4:	bl	417d58 <ferror@plt+0x153e8>
  40dce8:	ldr	x0, [sp, #32]
  40dcec:	ldr	w0, [x0]
  40dcf0:	add	w1, w0, #0x1
  40dcf4:	ldr	x0, [sp, #32]
  40dcf8:	str	w1, [x0]
  40dcfc:	b	40dcc4 <ferror@plt+0xb354>
  40dd00:	nop
  40dd04:	ldp	x29, x30, [sp], #48
  40dd08:	ret
  40dd0c:	stp	x29, x30, [sp, #-48]!
  40dd10:	mov	x29, sp
  40dd14:	str	x0, [sp, #24]
  40dd18:	str	w1, [sp, #20]
  40dd1c:	ldr	w0, [sp, #20]
  40dd20:	cmp	w0, #0x63
  40dd24:	b.le	40de38 <ferror@plt+0xb4c8>
  40dd28:	mov	w1, #0x20                  	// #32
  40dd2c:	ldr	x0, [sp, #24]
  40dd30:	bl	40c478 <ferror@plt+0x9b08>
  40dd34:	ldr	x0, [sp, #24]
  40dd38:	ldr	x0, [x0, #8]
  40dd3c:	mov	w1, #0x20                  	// #32
  40dd40:	bl	417d58 <ferror@plt+0x153e8>
  40dd44:	ldr	x0, [sp, #24]
  40dd48:	ldr	w0, [x0, #148]
  40dd4c:	add	w0, w0, #0x1
  40dd50:	str	w0, [sp, #44]
  40dd54:	ldr	w1, [sp, #44]
  40dd58:	ldr	w0, [sp, #20]
  40dd5c:	cmp	w1, w0
  40dd60:	b.gt	40de2c <ferror@plt+0xb4bc>
  40dd64:	ldr	w2, [sp, #44]
  40dd68:	mov	w0, #0x6667                	// #26215
  40dd6c:	movk	w0, #0x6666, lsl #16
  40dd70:	smull	x0, w2, w0
  40dd74:	lsr	x0, x0, #32
  40dd78:	asr	w1, w0, #2
  40dd7c:	asr	w0, w2, #31
  40dd80:	sub	w1, w1, w0
  40dd84:	mov	w0, w1
  40dd88:	lsl	w0, w0, #2
  40dd8c:	add	w0, w0, w1
  40dd90:	lsl	w0, w0, #1
  40dd94:	sub	w1, w2, w0
  40dd98:	cmp	w1, #0x0
  40dd9c:	b.ne	40de0c <ferror@plt+0xb49c>  // b.any
  40dda0:	ldr	x0, [sp, #24]
  40dda4:	ldr	x3, [x0, #8]
  40dda8:	ldr	w0, [sp, #44]
  40ddac:	mov	w1, #0x851f                	// #34079
  40ddb0:	movk	w1, #0x51eb, lsl #16
  40ddb4:	smull	x1, w0, w1
  40ddb8:	lsr	x1, x1, #32
  40ddbc:	asr	w1, w1, #5
  40ddc0:	asr	w0, w0, #31
  40ddc4:	sub	w2, w1, w0
  40ddc8:	mov	w0, #0x6667                	// #26215
  40ddcc:	movk	w0, #0x6666, lsl #16
  40ddd0:	smull	x0, w2, w0
  40ddd4:	lsr	x0, x0, #32
  40ddd8:	asr	w1, w0, #2
  40dddc:	asr	w0, w2, #31
  40dde0:	sub	w1, w1, w0
  40dde4:	mov	w0, w1
  40dde8:	lsl	w0, w0, #2
  40ddec:	add	w0, w0, w1
  40ddf0:	lsl	w0, w0, #1
  40ddf4:	sub	w1, w2, w0
  40ddf8:	add	w0, w1, #0x30
  40ddfc:	mov	w1, w0
  40de00:	mov	x0, x3
  40de04:	bl	417d58 <ferror@plt+0x153e8>
  40de08:	b	40de1c <ferror@plt+0xb4ac>
  40de0c:	ldr	x0, [sp, #24]
  40de10:	ldr	x0, [x0, #8]
  40de14:	mov	w1, #0x20                  	// #32
  40de18:	bl	417d58 <ferror@plt+0x153e8>
  40de1c:	ldr	w0, [sp, #44]
  40de20:	add	w0, w0, #0x1
  40de24:	str	w0, [sp, #44]
  40de28:	b	40dd54 <ferror@plt+0xb3e4>
  40de2c:	ldr	x0, [sp, #24]
  40de30:	ldr	x0, [x0, #8]
  40de34:	bl	417cc4 <ferror@plt+0x15354>
  40de38:	mov	w1, #0x20                  	// #32
  40de3c:	ldr	x0, [sp, #24]
  40de40:	bl	40c478 <ferror@plt+0x9b08>
  40de44:	ldr	x0, [sp, #24]
  40de48:	ldr	x0, [x0, #8]
  40de4c:	mov	w1, #0x20                  	// #32
  40de50:	bl	417d58 <ferror@plt+0x153e8>
  40de54:	ldr	x0, [sp, #24]
  40de58:	ldr	w0, [x0, #148]
  40de5c:	add	w0, w0, #0x1
  40de60:	str	w0, [sp, #40]
  40de64:	ldr	w1, [sp, #40]
  40de68:	ldr	w0, [sp, #20]
  40de6c:	cmp	w1, w0
  40de70:	b.gt	40df3c <ferror@plt+0xb5cc>
  40de74:	ldr	w2, [sp, #40]
  40de78:	mov	w0, #0x6667                	// #26215
  40de7c:	movk	w0, #0x6666, lsl #16
  40de80:	smull	x0, w2, w0
  40de84:	lsr	x0, x0, #32
  40de88:	asr	w1, w0, #2
  40de8c:	asr	w0, w2, #31
  40de90:	sub	w1, w1, w0
  40de94:	mov	w0, w1
  40de98:	lsl	w0, w0, #2
  40de9c:	add	w0, w0, w1
  40dea0:	lsl	w0, w0, #1
  40dea4:	sub	w1, w2, w0
  40dea8:	cmp	w1, #0x0
  40deac:	b.ne	40df1c <ferror@plt+0xb5ac>  // b.any
  40deb0:	ldr	x0, [sp, #24]
  40deb4:	ldr	x3, [x0, #8]
  40deb8:	ldr	w0, [sp, #40]
  40debc:	mov	w1, #0x6667                	// #26215
  40dec0:	movk	w1, #0x6666, lsl #16
  40dec4:	smull	x1, w0, w1
  40dec8:	lsr	x1, x1, #32
  40decc:	asr	w1, w1, #2
  40ded0:	asr	w0, w0, #31
  40ded4:	sub	w2, w1, w0
  40ded8:	mov	w0, #0x6667                	// #26215
  40dedc:	movk	w0, #0x6666, lsl #16
  40dee0:	smull	x0, w2, w0
  40dee4:	lsr	x0, x0, #32
  40dee8:	asr	w1, w0, #2
  40deec:	asr	w0, w2, #31
  40def0:	sub	w1, w1, w0
  40def4:	mov	w0, w1
  40def8:	lsl	w0, w0, #2
  40defc:	add	w0, w0, w1
  40df00:	lsl	w0, w0, #1
  40df04:	sub	w1, w2, w0
  40df08:	add	w0, w1, #0x30
  40df0c:	mov	w1, w0
  40df10:	mov	x0, x3
  40df14:	bl	417d58 <ferror@plt+0x153e8>
  40df18:	b	40df2c <ferror@plt+0xb5bc>
  40df1c:	ldr	x0, [sp, #24]
  40df20:	ldr	x0, [x0, #8]
  40df24:	mov	w1, #0x20                  	// #32
  40df28:	bl	417d58 <ferror@plt+0x153e8>
  40df2c:	ldr	w0, [sp, #40]
  40df30:	add	w0, w0, #0x1
  40df34:	str	w0, [sp, #40]
  40df38:	b	40de64 <ferror@plt+0xb4f4>
  40df3c:	ldr	x0, [sp, #24]
  40df40:	ldr	x0, [x0, #8]
  40df44:	bl	417cc4 <ferror@plt+0x15354>
  40df48:	mov	w1, #0x20                  	// #32
  40df4c:	ldr	x0, [sp, #24]
  40df50:	bl	40c478 <ferror@plt+0x9b08>
  40df54:	ldr	x0, [sp, #24]
  40df58:	ldr	x0, [x0, #8]
  40df5c:	mov	w1, #0x20                  	// #32
  40df60:	bl	417d58 <ferror@plt+0x153e8>
  40df64:	ldr	x0, [sp, #24]
  40df68:	ldr	w0, [x0, #148]
  40df6c:	add	w0, w0, #0x1
  40df70:	str	w0, [sp, #36]
  40df74:	ldr	w1, [sp, #36]
  40df78:	ldr	w0, [sp, #20]
  40df7c:	cmp	w1, w0
  40df80:	b.gt	40dfe0 <ferror@plt+0xb670>
  40df84:	ldr	x0, [sp, #24]
  40df88:	ldr	x3, [x0, #8]
  40df8c:	ldr	w2, [sp, #36]
  40df90:	mov	w0, #0x6667                	// #26215
  40df94:	movk	w0, #0x6666, lsl #16
  40df98:	smull	x0, w2, w0
  40df9c:	lsr	x0, x0, #32
  40dfa0:	asr	w1, w0, #2
  40dfa4:	asr	w0, w2, #31
  40dfa8:	sub	w1, w1, w0
  40dfac:	mov	w0, w1
  40dfb0:	lsl	w0, w0, #2
  40dfb4:	add	w0, w0, w1
  40dfb8:	lsl	w0, w0, #1
  40dfbc:	sub	w1, w2, w0
  40dfc0:	add	w0, w1, #0x30
  40dfc4:	mov	w1, w0
  40dfc8:	mov	x0, x3
  40dfcc:	bl	417d58 <ferror@plt+0x153e8>
  40dfd0:	ldr	w0, [sp, #36]
  40dfd4:	add	w0, w0, #0x1
  40dfd8:	str	w0, [sp, #36]
  40dfdc:	b	40df74 <ferror@plt+0xb604>
  40dfe0:	ldr	x0, [sp, #24]
  40dfe4:	ldr	x0, [x0, #8]
  40dfe8:	bl	417cc4 <ferror@plt+0x15354>
  40dfec:	nop
  40dff0:	ldp	x29, x30, [sp], #48
  40dff4:	ret
  40dff8:	stp	x29, x30, [sp, #-80]!
  40dffc:	mov	x29, sp
  40e000:	str	x19, [sp, #16]
  40e004:	str	x0, [sp, #40]
  40e008:	str	w1, [sp, #36]
  40e00c:	ldr	x0, [sp, #40]
  40e010:	ldr	x0, [x0, #24]
  40e014:	ldr	w1, [sp, #36]
  40e018:	bl	41e4b0 <ferror@plt+0x1bb40>
  40e01c:	stp	x0, x1, [sp, #64]
  40e020:	add	x0, sp, #0x40
  40e024:	bl	4102bc <ferror@plt+0xd94c>
  40e028:	and	w0, w0, #0xff
  40e02c:	eor	w0, w0, #0x1
  40e030:	and	w0, w0, #0xff
  40e034:	cmp	w0, #0x0
  40e038:	b.ne	40e0d0 <ferror@plt+0xb760>  // b.any
  40e03c:	ldr	w1, [sp, #36]
  40e040:	ldr	x0, [sp, #40]
  40e044:	bl	40cbe0 <ferror@plt+0xa270>
  40e048:	add	x0, sp, #0x40
  40e04c:	bl	4102f8 <ferror@plt+0xd988>
  40e050:	mov	x19, x0
  40e054:	add	x0, sp, #0x40
  40e058:	bl	4102e0 <ferror@plt+0xd970>
  40e05c:	mov	w1, w0
  40e060:	add	x0, sp, #0x38
  40e064:	mov	x4, x0
  40e068:	mov	w3, w1
  40e06c:	mov	x2, x19
  40e070:	ldr	w1, [sp, #36]
  40e074:	ldr	x0, [sp, #40]
  40e078:	bl	40c1cc <ferror@plt+0x985c>
  40e07c:	ldr	w1, [sp, #36]
  40e080:	ldr	x0, [sp, #40]
  40e084:	bl	40c3f0 <ferror@plt+0x9a80>
  40e088:	and	w0, w0, #0xff
  40e08c:	cmp	w0, #0x0
  40e090:	b.eq	40e0a4 <ferror@plt+0xb734>  // b.none
  40e094:	ldr	x2, [sp, #56]
  40e098:	ldr	w1, [sp, #36]
  40e09c:	ldr	x0, [sp, #40]
  40e0a0:	bl	40c52c <ferror@plt+0x9bbc>
  40e0a4:	ldr	x0, [sp, #40]
  40e0a8:	ldrb	w0, [x0, #113]
  40e0ac:	cmp	w0, #0x0
  40e0b0:	b.eq	40e0c0 <ferror@plt+0xb750>  // b.none
  40e0b4:	ldr	w1, [sp, #36]
  40e0b8:	ldr	x0, [sp, #40]
  40e0bc:	bl	40c778 <ferror@plt+0x9e08>
  40e0c0:	ldr	w1, [sp, #36]
  40e0c4:	ldr	x0, [sp, #40]
  40e0c8:	bl	40d700 <ferror@plt+0xad90>
  40e0cc:	b	40e0d4 <ferror@plt+0xb764>
  40e0d0:	nop
  40e0d4:	ldr	x19, [sp, #16]
  40e0d8:	ldp	x29, x30, [sp], #80
  40e0dc:	ret
  40e0e0:	stp	x29, x30, [sp, #-32]!
  40e0e4:	mov	x29, sp
  40e0e8:	str	x0, [sp, #24]
  40e0ec:	ldr	x0, [sp, #24]
  40e0f0:	add	x0, x0, #0x88
  40e0f4:	bl	40e4b4 <ferror@plt+0xbb44>
  40e0f8:	ldr	x0, [sp, #24]
  40e0fc:	add	x0, x0, #0x80
  40e100:	bl	410438 <ferror@plt+0xdac8>
  40e104:	ldr	x0, [sp, #24]
  40e108:	add	x0, x0, #0x78
  40e10c:	bl	40e46c <ferror@plt+0xbafc>
  40e110:	ldr	x0, [sp, #24]
  40e114:	add	x0, x0, #0x38
  40e118:	bl	40a748 <ferror@plt+0x7dd8>
  40e11c:	nop
  40e120:	ldp	x29, x30, [sp], #32
  40e124:	ret
  40e128:	stp	x29, x30, [sp, #-224]!
  40e12c:	mov	x29, sp
  40e130:	str	x19, [sp, #16]
  40e134:	str	x0, [sp, #40]
  40e138:	str	w1, [sp, #36]
  40e13c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  40e140:	add	x0, x0, #0x440
  40e144:	ldr	x1, [x0]
  40e148:	ldr	x2, [sp, #40]
  40e14c:	add	x0, sp, #0x48
  40e150:	mov	w3, #0x4                   	// #4
  40e154:	bl	40b054 <ferror@plt+0x86e4>
  40e158:	ldr	w0, [sp, #36]
  40e15c:	str	w0, [sp, #56]
  40e160:	mov	w0, #0x1                   	// #1
  40e164:	str	w0, [sp, #60]
  40e168:	add	x1, sp, #0x38
  40e16c:	add	x0, sp, #0x48
  40e170:	mov	w3, #0x1                   	// #1
  40e174:	mov	w2, #0x0                   	// #0
  40e178:	bl	40b52c <ferror@plt+0x8bbc>
  40e17c:	and	w0, w0, #0xff
  40e180:	eor	w0, w0, #0x1
  40e184:	and	w0, w0, #0xff
  40e188:	cmp	w0, #0x0
  40e18c:	b.eq	40e198 <ferror@plt+0xb828>  // b.none
  40e190:	mov	w19, #0x0                   	// #0
  40e194:	b	40e1b0 <ferror@plt+0xb840>
  40e198:	ldr	x0, [sp, #40]
  40e19c:	mov	x3, #0x0                   	// #0
  40e1a0:	mov	w2, #0x1                   	// #1
  40e1a4:	ldr	w1, [sp, #36]
  40e1a8:	bl	446bbc <ferror@plt+0x4424c>
  40e1ac:	mov	w19, #0x1                   	// #1
  40e1b0:	add	x0, sp, #0x48
  40e1b4:	bl	40e0e0 <ferror@plt+0xb770>
  40e1b8:	mov	w0, w19
  40e1bc:	ldr	x19, [sp, #16]
  40e1c0:	ldp	x29, x30, [sp], #224
  40e1c4:	ret
  40e1c8:	stp	x29, x30, [sp, #-320]!
  40e1cc:	mov	x29, sp
  40e1d0:	str	x0, [sp, #72]
  40e1d4:	str	x1, [sp, #64]
  40e1d8:	str	w2, [sp, #60]
  40e1dc:	ldr	x0, [sp, #72]
  40e1e0:	ldr	x0, [x0]
  40e1e4:	bl	417cc4 <ferror@plt+0x15354>
  40e1e8:	ldr	x0, [sp, #64]
  40e1ec:	bl	4101ac <ferror@plt+0xd83c>
  40e1f0:	str	w0, [sp, #300]
  40e1f4:	ldr	x0, [sp, #72]
  40e1f8:	ldrb	w0, [x0, #108]
  40e1fc:	eor	w0, w0, #0x1
  40e200:	and	w0, w0, #0xff
  40e204:	cmp	w0, #0x0
  40e208:	b.ne	40e3c8 <ferror@plt+0xba58>  // b.any
  40e20c:	ldr	w0, [sp, #300]
  40e210:	cmp	w0, #0x1
  40e214:	b.ls	40e3d0 <ferror@plt+0xba60>  // b.plast
  40e218:	ldr	x0, [sp, #72]
  40e21c:	ldr	w0, [x0, #200]
  40e220:	ldr	w1, [sp, #300]
  40e224:	cmp	w1, w0
  40e228:	b.ne	40e244 <ferror@plt+0xb8d4>  // b.any
  40e22c:	ldr	x0, [sp, #64]
  40e230:	bl	409be4 <ferror@plt+0x7274>
  40e234:	cmp	w0, #0x0
  40e238:	b.ne	40e244 <ferror@plt+0xb8d4>  // b.any
  40e23c:	mov	w0, #0x1                   	// #1
  40e240:	b	40e248 <ferror@plt+0xb8d8>
  40e244:	mov	w0, #0x0                   	// #0
  40e248:	cmp	w0, #0x0
  40e24c:	b.ne	40e3d8 <ferror@plt+0xba68>  // b.any
  40e250:	ldr	x0, [sp, #72]
  40e254:	ldr	w1, [sp, #300]
  40e258:	str	w1, [x0, #200]
  40e25c:	ldr	x0, [sp, #72]
  40e260:	ldr	x0, [x0]
  40e264:	bl	4177d4 <ferror@plt+0x14e64>
  40e268:	str	x0, [sp, #288]
  40e26c:	ldr	x0, [sp, #72]
  40e270:	ldr	x0, [x0]
  40e274:	mov	x1, #0x0                   	// #0
  40e278:	bl	417788 <ferror@plt+0x14e18>
  40e27c:	add	x0, sp, #0x78
  40e280:	ldr	w3, [sp, #60]
  40e284:	ldr	x2, [sp, #64]
  40e288:	ldr	x1, [sp, #72]
  40e28c:	bl	40b054 <ferror@plt+0x86e4>
  40e290:	str	wzr, [sp, #316]
  40e294:	add	x0, sp, #0x78
  40e298:	bl	40a630 <ferror@plt+0x7cc0>
  40e29c:	mov	w1, w0
  40e2a0:	ldr	w0, [sp, #316]
  40e2a4:	cmp	w0, w1
  40e2a8:	cset	w0, lt  // lt = tstop
  40e2ac:	and	w0, w0, #0xff
  40e2b0:	cmp	w0, #0x0
  40e2b4:	b.eq	40e3ac <ferror@plt+0xba3c>  // b.none
  40e2b8:	add	x0, sp, #0x78
  40e2bc:	ldr	w1, [sp, #316]
  40e2c0:	bl	40a650 <ferror@plt+0x7ce0>
  40e2c4:	str	x0, [sp, #280]
  40e2c8:	ldr	x0, [sp, #72]
  40e2cc:	ldrb	w0, [x0, #223]
  40e2d0:	cmp	w0, #0x0
  40e2d4:	b.eq	40e2f0 <ferror@plt+0xb980>  // b.none
  40e2d8:	ldr	w0, [sp, #316]
  40e2dc:	cmp	w0, #0x0
  40e2e0:	b.le	40e34c <ferror@plt+0xb9dc>
  40e2e4:	add	x0, sp, #0x78
  40e2e8:	bl	40b8bc <ferror@plt+0x8f4c>
  40e2ec:	b	40e34c <ferror@plt+0xb9dc>
  40e2f0:	add	x0, sp, #0x78
  40e2f4:	ldr	w1, [sp, #316]
  40e2f8:	bl	40b948 <ferror@plt+0x8fd8>
  40e2fc:	and	w0, w0, #0xff
  40e300:	cmp	w0, #0x0
  40e304:	b.eq	40e34c <ferror@plt+0xb9dc>  // b.none
  40e308:	add	x0, sp, #0x78
  40e30c:	add	x1, sp, #0x58
  40e310:	mov	x8, x1
  40e314:	ldr	x1, [sp, #280]
  40e318:	bl	40b9b4 <ferror@plt+0x9044>
  40e31c:	ldr	x0, [sp, #72]
  40e320:	ldr	x4, [x0, #144]
  40e324:	add	x2, sp, #0x10
  40e328:	add	x3, sp, #0x58
  40e32c:	ldp	x0, x1, [x3]
  40e330:	stp	x0, x1, [x2]
  40e334:	ldp	x0, x1, [x3, #16]
  40e338:	stp	x0, x1, [x2, #16]
  40e33c:	add	x0, sp, #0x10
  40e340:	mov	x1, x0
  40e344:	ldr	x0, [sp, #72]
  40e348:	blr	x4
  40e34c:	ldr	x0, [sp, #280]
  40e350:	bl	40a554 <ferror@plt+0x7be4>
  40e354:	mov	w0, w0
  40e358:	str	x0, [sp, #272]
  40e35c:	ldr	x0, [sp, #280]
  40e360:	bl	40a53c <ferror@plt+0x7bcc>
  40e364:	mov	w0, w0
  40e368:	str	x0, [sp, #304]
  40e36c:	ldr	x1, [sp, #304]
  40e370:	ldr	x0, [sp, #272]
  40e374:	cmp	x1, x0
  40e378:	b.gt	40e39c <ferror@plt+0xba2c>
  40e37c:	ldr	x0, [sp, #304]
  40e380:	mov	w1, w0
  40e384:	add	x0, sp, #0x78
  40e388:	bl	40dff8 <ferror@plt+0xb688>
  40e38c:	ldr	x0, [sp, #304]
  40e390:	add	x0, x0, #0x1
  40e394:	str	x0, [sp, #304]
  40e398:	b	40e36c <ferror@plt+0xb9fc>
  40e39c:	ldr	w0, [sp, #316]
  40e3a0:	add	w0, w0, #0x1
  40e3a4:	str	w0, [sp, #316]
  40e3a8:	b	40e294 <ferror@plt+0xb924>
  40e3ac:	ldr	x0, [sp, #72]
  40e3b0:	ldr	x0, [x0]
  40e3b4:	ldr	x1, [sp, #288]
  40e3b8:	bl	417788 <ferror@plt+0x14e18>
  40e3bc:	add	x0, sp, #0x78
  40e3c0:	bl	40e0e0 <ferror@plt+0xb770>
  40e3c4:	b	40e3dc <ferror@plt+0xba6c>
  40e3c8:	nop
  40e3cc:	b	40e3dc <ferror@plt+0xba6c>
  40e3d0:	nop
  40e3d4:	b	40e3dc <ferror@plt+0xba6c>
  40e3d8:	nop
  40e3dc:	ldp	x29, x30, [sp], #320
  40e3e0:	ret
  40e3e4:	stp	x29, x30, [sp, #-32]!
  40e3e8:	mov	x29, sp
  40e3ec:	str	x0, [sp, #24]
  40e3f0:	ldr	x0, [sp, #24]
  40e3f4:	ldr	x0, [x0]
  40e3f8:	cmp	x0, #0x0
  40e3fc:	b.eq	40e410 <ferror@plt+0xbaa0>  // b.none
  40e400:	ldr	x0, [sp, #24]
  40e404:	ldr	x0, [x0]
  40e408:	bl	40e920 <ferror@plt+0xbfb0>
  40e40c:	b	40e414 <ferror@plt+0xbaa4>
  40e410:	mov	w0, #0x0                   	// #0
  40e414:	ldp	x29, x30, [sp], #32
  40e418:	ret
  40e41c:	stp	x29, x30, [sp, #-32]!
  40e420:	mov	x29, sp
  40e424:	str	x0, [sp, #24]
  40e428:	str	w1, [sp, #20]
  40e42c:	ldr	x0, [sp, #24]
  40e430:	ldr	x0, [x0]
  40e434:	ldr	w1, [sp, #20]
  40e438:	bl	40e938 <ferror@plt+0xbfc8>
  40e43c:	ldp	x29, x30, [sp], #32
  40e440:	ret
  40e444:	stp	x29, x30, [sp, #-32]!
  40e448:	mov	x29, sp
  40e44c:	str	x0, [sp, #24]
  40e450:	str	x1, [sp, #16]
  40e454:	ldr	x0, [sp, #24]
  40e458:	ldr	x1, [sp, #16]
  40e45c:	bl	40e960 <ferror@plt+0xbff0>
  40e460:	nop
  40e464:	ldp	x29, x30, [sp], #32
  40e468:	ret
  40e46c:	stp	x29, x30, [sp, #-32]!
  40e470:	mov	x29, sp
  40e474:	str	x0, [sp, #24]
  40e478:	ldr	x0, [sp, #24]
  40e47c:	bl	40e99c <ferror@plt+0xc02c>
  40e480:	nop
  40e484:	ldp	x29, x30, [sp], #32
  40e488:	ret
  40e48c:	stp	x29, x30, [sp, #-32]!
  40e490:	mov	x29, sp
  40e494:	str	x0, [sp, #24]
  40e498:	str	x1, [sp, #16]
  40e49c:	ldr	x0, [sp, #24]
  40e4a0:	ldr	x1, [sp, #16]
  40e4a4:	bl	40e9f4 <ferror@plt+0xc084>
  40e4a8:	nop
  40e4ac:	ldp	x29, x30, [sp], #32
  40e4b0:	ret
  40e4b4:	stp	x29, x30, [sp, #-32]!
  40e4b8:	mov	x29, sp
  40e4bc:	str	x0, [sp, #24]
  40e4c0:	ldr	x0, [sp, #24]
  40e4c4:	bl	40ea30 <ferror@plt+0xc0c0>
  40e4c8:	nop
  40e4cc:	ldp	x29, x30, [sp], #32
  40e4d0:	ret
  40e4d4:	stp	x29, x30, [sp, #-32]!
  40e4d8:	mov	x29, sp
  40e4dc:	str	x0, [sp, #24]
  40e4e0:	str	w1, [sp, #20]
  40e4e4:	ldr	x0, [sp, #24]
  40e4e8:	ldr	x0, [x0]
  40e4ec:	ldr	w1, [sp, #20]
  40e4f0:	bl	40e938 <ferror@plt+0xbfc8>
  40e4f4:	ldp	x29, x30, [sp], #32
  40e4f8:	ret
  40e4fc:	stp	x29, x30, [sp, #-32]!
  40e500:	mov	x29, sp
  40e504:	str	x0, [sp, #24]
  40e508:	ldr	x0, [sp, #24]
  40e50c:	ldr	x0, [x0]
  40e510:	cmp	x0, #0x0
  40e514:	b.eq	40e528 <ferror@plt+0xbbb8>  // b.none
  40e518:	ldr	x0, [sp, #24]
  40e51c:	ldr	x0, [x0]
  40e520:	bl	40ea88 <ferror@plt+0xc118>
  40e524:	b	40e52c <ferror@plt+0xbbbc>
  40e528:	mov	w0, #0x0                   	// #0
  40e52c:	ldp	x29, x30, [sp], #32
  40e530:	ret
  40e534:	stp	x29, x30, [sp, #-32]!
  40e538:	mov	x29, sp
  40e53c:	str	x0, [sp, #24]
  40e540:	str	x1, [sp, #16]
  40e544:	mov	w2, #0x0                   	// #0
  40e548:	mov	w1, #0x1                   	// #1
  40e54c:	ldr	x0, [sp, #24]
  40e550:	bl	40eaa0 <ferror@plt+0xc130>
  40e554:	ldr	x1, [sp, #16]
  40e558:	ldr	x0, [sp, #24]
  40e55c:	bl	40ebb4 <ferror@plt+0xc244>
  40e560:	ldp	x29, x30, [sp], #32
  40e564:	ret
  40e568:	stp	x29, x30, [sp, #-32]!
  40e56c:	mov	x29, sp
  40e570:	str	x0, [sp, #24]
  40e574:	str	w1, [sp, #20]
  40e578:	ldr	x0, [sp, #24]
  40e57c:	ldr	x0, [x0]
  40e580:	ldr	w1, [sp, #20]
  40e584:	bl	40ebdc <ferror@plt+0xc26c>
  40e588:	ldp	x29, x30, [sp], #32
  40e58c:	ret
  40e590:	stp	x29, x30, [sp, #-32]!
  40e594:	mov	x29, sp
  40e598:	str	x0, [sp, #24]
  40e59c:	str	x1, [sp, #16]
  40e5a0:	mov	w2, #0x0                   	// #0
  40e5a4:	mov	w1, #0x1                   	// #1
  40e5a8:	ldr	x0, [sp, #24]
  40e5ac:	bl	40ec10 <ferror@plt+0xc2a0>
  40e5b0:	ldr	x1, [sp, #16]
  40e5b4:	ldr	x0, [sp, #24]
  40e5b8:	bl	40ed24 <ferror@plt+0xc3b4>
  40e5bc:	ldp	x29, x30, [sp], #32
  40e5c0:	ret
  40e5c4:	stp	x29, x30, [sp, #-32]!
  40e5c8:	mov	x29, sp
  40e5cc:	str	x0, [sp, #24]
  40e5d0:	str	w1, [sp, #20]
  40e5d4:	ldr	x0, [sp, #24]
  40e5d8:	ldr	x0, [x0]
  40e5dc:	ldr	w1, [sp, #20]
  40e5e0:	bl	40ebdc <ferror@plt+0xc26c>
  40e5e4:	ldp	x29, x30, [sp], #32
  40e5e8:	ret
  40e5ec:	stp	x29, x30, [sp, #-32]!
  40e5f0:	mov	x29, sp
  40e5f4:	str	x0, [sp, #24]
  40e5f8:	str	x1, [sp, #16]
  40e5fc:	ldr	x0, [sp, #24]
  40e600:	ldr	x0, [x0]
  40e604:	cmp	x0, #0x0
  40e608:	b.eq	40e61c <ferror@plt+0xbcac>  // b.none
  40e60c:	ldr	x0, [sp, #24]
  40e610:	ldr	x0, [x0]
  40e614:	ldr	x1, [sp, #16]
  40e618:	bl	40ed4c <ferror@plt+0xc3dc>
  40e61c:	nop
  40e620:	ldp	x29, x30, [sp], #32
  40e624:	ret
  40e628:	stp	x29, x30, [sp, #-48]!
  40e62c:	mov	x29, sp
  40e630:	str	x0, [sp, #40]
  40e634:	str	w1, [sp, #36]
  40e638:	str	x2, [sp, #24]
  40e63c:	ldr	x0, [sp, #40]
  40e640:	ldr	x0, [x0]
  40e644:	cmp	x0, #0x0
  40e648:	b.eq	40e668 <ferror@plt+0xbcf8>  // b.none
  40e64c:	ldr	x0, [sp, #40]
  40e650:	ldr	x0, [x0]
  40e654:	ldr	x2, [sp, #24]
  40e658:	ldr	w1, [sp, #36]
  40e65c:	bl	40edb8 <ferror@plt+0xc448>
  40e660:	and	w0, w0, #0xff
  40e664:	b	40e674 <ferror@plt+0xbd04>
  40e668:	ldr	x0, [sp, #24]
  40e66c:	str	xzr, [x0]
  40e670:	mov	w0, #0x0                   	// #0
  40e674:	ldp	x29, x30, [sp], #48
  40e678:	ret
  40e67c:	sub	sp, sp, #0x10
  40e680:	str	x0, [sp, #8]
  40e684:	ldr	x0, [sp, #8]
  40e688:	str	xzr, [x0]
  40e68c:	nop
  40e690:	add	sp, sp, #0x10
  40e694:	ret
  40e698:	stp	x29, x30, [sp, #-32]!
  40e69c:	mov	x29, sp
  40e6a0:	str	x0, [sp, #24]
  40e6a4:	ldr	x0, [sp, #24]
  40e6a8:	bl	40ee20 <ferror@plt+0xc4b0>
  40e6ac:	nop
  40e6b0:	ldp	x29, x30, [sp], #32
  40e6b4:	ret
  40e6b8:	stp	x29, x30, [sp, #-32]!
  40e6bc:	mov	x29, sp
  40e6c0:	str	x0, [sp, #24]
  40e6c4:	str	x1, [sp, #16]
  40e6c8:	mov	w2, #0x0                   	// #0
  40e6cc:	mov	w1, #0x1                   	// #1
  40e6d0:	ldr	x0, [sp, #24]
  40e6d4:	bl	40ee78 <ferror@plt+0xc508>
  40e6d8:	ldr	x1, [sp, #16]
  40e6dc:	ldr	x0, [sp, #24]
  40e6e0:	bl	40ef8c <ferror@plt+0xc61c>
  40e6e4:	ldp	x29, x30, [sp], #32
  40e6e8:	ret
  40e6ec:	stp	x29, x30, [sp, #-32]!
  40e6f0:	mov	x29, sp
  40e6f4:	str	x0, [sp, #24]
  40e6f8:	ldr	x0, [sp, #24]
  40e6fc:	ldr	x0, [x0]
  40e700:	cmp	x0, #0x0
  40e704:	b.eq	40e718 <ferror@plt+0xbda8>  // b.none
  40e708:	ldr	x0, [sp, #24]
  40e70c:	ldr	x0, [x0]
  40e710:	bl	40efb4 <ferror@plt+0xc644>
  40e714:	b	40e71c <ferror@plt+0xbdac>
  40e718:	mov	w0, #0x0                   	// #0
  40e71c:	ldp	x29, x30, [sp], #32
  40e720:	ret
  40e724:	stp	x29, x30, [sp, #-32]!
  40e728:	mov	x29, sp
  40e72c:	str	x0, [sp, #24]
  40e730:	str	x1, [sp, #16]
  40e734:	ldr	x0, [sp, #24]
  40e738:	ldr	x0, [x0]
  40e73c:	cmp	x0, #0x0
  40e740:	b.eq	40e754 <ferror@plt+0xbde4>  // b.none
  40e744:	ldr	x0, [sp, #24]
  40e748:	ldr	x0, [x0]
  40e74c:	ldr	x1, [sp, #16]
  40e750:	bl	40efcc <ferror@plt+0xc65c>
  40e754:	nop
  40e758:	ldp	x29, x30, [sp], #32
  40e75c:	ret
  40e760:	stp	x29, x30, [sp, #-48]!
  40e764:	mov	x29, sp
  40e768:	str	x0, [sp, #40]
  40e76c:	str	w1, [sp, #36]
  40e770:	str	x2, [sp, #24]
  40e774:	ldr	x0, [sp, #40]
  40e778:	ldr	x0, [x0]
  40e77c:	cmp	x0, #0x0
  40e780:	b.eq	40e7a0 <ferror@plt+0xbe30>  // b.none
  40e784:	ldr	x0, [sp, #40]
  40e788:	ldr	x0, [x0]
  40e78c:	ldr	x2, [sp, #24]
  40e790:	ldr	w1, [sp, #36]
  40e794:	bl	40f038 <ferror@plt+0xc6c8>
  40e798:	and	w0, w0, #0xff
  40e79c:	b	40e7ac <ferror@plt+0xbe3c>
  40e7a0:	ldr	x0, [sp, #24]
  40e7a4:	str	xzr, [x0]
  40e7a8:	mov	w0, #0x0                   	// #0
  40e7ac:	ldp	x29, x30, [sp], #48
  40e7b0:	ret
  40e7b4:	sub	sp, sp, #0x10
  40e7b8:	str	x0, [sp, #8]
  40e7bc:	ldr	x0, [sp, #8]
  40e7c0:	str	xzr, [x0]
  40e7c4:	nop
  40e7c8:	add	sp, sp, #0x10
  40e7cc:	ret
  40e7d0:	stp	x29, x30, [sp, #-32]!
  40e7d4:	mov	x29, sp
  40e7d8:	str	x0, [sp, #24]
  40e7dc:	ldr	x0, [sp, #24]
  40e7e0:	bl	40f0a0 <ferror@plt+0xc730>
  40e7e4:	nop
  40e7e8:	ldp	x29, x30, [sp], #32
  40e7ec:	ret
  40e7f0:	stp	x29, x30, [sp, #-48]!
  40e7f4:	mov	x29, sp
  40e7f8:	str	x0, [sp, #40]
  40e7fc:	str	w1, [sp, #36]
  40e800:	str	x2, [sp, #24]
  40e804:	ldr	x0, [sp, #40]
  40e808:	ldr	x0, [x0]
  40e80c:	cmp	x0, #0x0
  40e810:	b.eq	40e830 <ferror@plt+0xbec0>  // b.none
  40e814:	ldr	x0, [sp, #40]
  40e818:	ldr	x0, [x0]
  40e81c:	ldr	x2, [sp, #24]
  40e820:	ldr	w1, [sp, #36]
  40e824:	bl	40f0f8 <ferror@plt+0xc788>
  40e828:	and	w0, w0, #0xff
  40e82c:	b	40e83c <ferror@plt+0xbecc>
  40e830:	ldr	x0, [sp, #24]
  40e834:	str	xzr, [x0]
  40e838:	mov	w0, #0x0                   	// #0
  40e83c:	ldp	x29, x30, [sp], #48
  40e840:	ret
  40e844:	stp	x29, x30, [sp, #-32]!
  40e848:	mov	x29, sp
  40e84c:	str	x0, [sp, #24]
  40e850:	ldr	x0, [sp, #24]
  40e854:	ldr	x0, [x0]
  40e858:	cmp	x0, #0x0
  40e85c:	b.eq	40e878 <ferror@plt+0xbf08>  // b.none
  40e860:	ldr	x0, [sp, #24]
  40e864:	ldr	x0, [x0]
  40e868:	bl	40f154 <ferror@plt+0xc7e4>
  40e86c:	and	w0, w0, #0xff
  40e870:	cmp	w0, #0x0
  40e874:	b.eq	40e880 <ferror@plt+0xbf10>  // b.none
  40e878:	mov	w0, #0x1                   	// #1
  40e87c:	b	40e884 <ferror@plt+0xbf14>
  40e880:	mov	w0, #0x0                   	// #0
  40e884:	ldp	x29, x30, [sp], #32
  40e888:	ret
  40e88c:	stp	x29, x30, [sp, #-32]!
  40e890:	mov	x29, sp
  40e894:	str	x0, [sp, #24]
  40e898:	ldr	x0, [sp, #24]
  40e89c:	ldr	x0, [x0]
  40e8a0:	cmp	x0, #0x0
  40e8a4:	b.eq	40e8b8 <ferror@plt+0xbf48>  // b.none
  40e8a8:	ldr	x0, [sp, #24]
  40e8ac:	ldr	x0, [x0]
  40e8b0:	bl	40f178 <ferror@plt+0xc808>
  40e8b4:	b	40e8bc <ferror@plt+0xbf4c>
  40e8b8:	mov	w0, #0x0                   	// #0
  40e8bc:	ldp	x29, x30, [sp], #32
  40e8c0:	ret
  40e8c4:	stp	x29, x30, [sp, #-32]!
  40e8c8:	mov	x29, sp
  40e8cc:	str	x0, [sp, #24]
  40e8d0:	str	w1, [sp, #20]
  40e8d4:	ldr	x0, [sp, #24]
  40e8d8:	ldr	x0, [x0]
  40e8dc:	ldr	w1, [sp, #20]
  40e8e0:	bl	40f190 <ferror@plt+0xc820>
  40e8e4:	ldp	x29, x30, [sp], #32
  40e8e8:	ret
  40e8ec:	stp	x29, x30, [sp, #-32]!
  40e8f0:	mov	x29, sp
  40e8f4:	str	x0, [sp, #24]
  40e8f8:	str	x1, [sp, #16]
  40e8fc:	mov	w2, #0x0                   	// #0
  40e900:	mov	w1, #0x1                   	// #1
  40e904:	ldr	x0, [sp, #24]
  40e908:	bl	40f1b8 <ferror@plt+0xc848>
  40e90c:	ldr	x1, [sp, #16]
  40e910:	ldr	x0, [sp, #24]
  40e914:	bl	40f2cc <ferror@plt+0xc95c>
  40e918:	ldp	x29, x30, [sp], #32
  40e91c:	ret
  40e920:	sub	sp, sp, #0x10
  40e924:	str	x0, [sp, #8]
  40e928:	ldr	x0, [sp, #8]
  40e92c:	ldr	w0, [x0, #4]
  40e930:	add	sp, sp, #0x10
  40e934:	ret
  40e938:	sub	sp, sp, #0x10
  40e93c:	str	x0, [sp, #8]
  40e940:	str	w1, [sp, #4]
  40e944:	ldr	w0, [sp, #4]
  40e948:	lsl	x0, x0, #3
  40e94c:	ldr	x1, [sp, #8]
  40e950:	add	x0, x1, x0
  40e954:	add	x0, x0, #0x8
  40e958:	add	sp, sp, #0x10
  40e95c:	ret
  40e960:	stp	x29, x30, [sp, #-32]!
  40e964:	mov	x29, sp
  40e968:	str	x0, [sp, #24]
  40e96c:	str	w1, [sp, #20]
  40e970:	ldr	x0, [sp, #24]
  40e974:	str	xzr, [x0]
  40e978:	ldr	w0, [sp, #20]
  40e97c:	cmp	w0, #0x0
  40e980:	b.eq	40e990 <ferror@plt+0xc020>  // b.none
  40e984:	ldr	w1, [sp, #20]
  40e988:	ldr	x0, [sp, #24]
  40e98c:	bl	40f2f4 <ferror@plt+0xc984>
  40e990:	nop
  40e994:	ldp	x29, x30, [sp], #32
  40e998:	ret
  40e99c:	stp	x29, x30, [sp, #-32]!
  40e9a0:	mov	x29, sp
  40e9a4:	str	x0, [sp, #24]
  40e9a8:	ldr	x0, [sp, #24]
  40e9ac:	ldr	x0, [x0]
  40e9b0:	cmp	x0, #0x0
  40e9b4:	b.eq	40e9e8 <ferror@plt+0xc078>  // b.none
  40e9b8:	ldr	x0, [sp, #24]
  40e9bc:	bl	40f320 <ferror@plt+0xc9b0>
  40e9c0:	and	w0, w0, #0xff
  40e9c4:	cmp	w0, #0x0
  40e9c8:	b.eq	40e9dc <ferror@plt+0xc06c>  // b.none
  40e9cc:	ldr	x0, [sp, #24]
  40e9d0:	ldr	x0, [x0]
  40e9d4:	str	wzr, [x0, #4]
  40e9d8:	b	40e9ec <ferror@plt+0xc07c>
  40e9dc:	ldr	x0, [sp, #24]
  40e9e0:	bl	40f350 <ferror@plt+0xc9e0>
  40e9e4:	b	40e9ec <ferror@plt+0xc07c>
  40e9e8:	nop
  40e9ec:	ldp	x29, x30, [sp], #32
  40e9f0:	ret
  40e9f4:	stp	x29, x30, [sp, #-32]!
  40e9f8:	mov	x29, sp
  40e9fc:	str	x0, [sp, #24]
  40ea00:	str	w1, [sp, #20]
  40ea04:	ldr	x0, [sp, #24]
  40ea08:	str	xzr, [x0]
  40ea0c:	ldr	w0, [sp, #20]
  40ea10:	cmp	w0, #0x0
  40ea14:	b.eq	40ea24 <ferror@plt+0xc0b4>  // b.none
  40ea18:	ldr	w1, [sp, #20]
  40ea1c:	ldr	x0, [sp, #24]
  40ea20:	bl	40f398 <ferror@plt+0xca28>
  40ea24:	nop
  40ea28:	ldp	x29, x30, [sp], #32
  40ea2c:	ret
  40ea30:	stp	x29, x30, [sp, #-32]!
  40ea34:	mov	x29, sp
  40ea38:	str	x0, [sp, #24]
  40ea3c:	ldr	x0, [sp, #24]
  40ea40:	ldr	x0, [x0]
  40ea44:	cmp	x0, #0x0
  40ea48:	b.eq	40ea7c <ferror@plt+0xc10c>  // b.none
  40ea4c:	ldr	x0, [sp, #24]
  40ea50:	bl	40f3c4 <ferror@plt+0xca54>
  40ea54:	and	w0, w0, #0xff
  40ea58:	cmp	w0, #0x0
  40ea5c:	b.eq	40ea70 <ferror@plt+0xc100>  // b.none
  40ea60:	ldr	x0, [sp, #24]
  40ea64:	ldr	x0, [x0]
  40ea68:	str	wzr, [x0, #4]
  40ea6c:	b	40ea80 <ferror@plt+0xc110>
  40ea70:	ldr	x0, [sp, #24]
  40ea74:	bl	40f3f4 <ferror@plt+0xca84>
  40ea78:	b	40ea80 <ferror@plt+0xc110>
  40ea7c:	nop
  40ea80:	ldp	x29, x30, [sp], #32
  40ea84:	ret
  40ea88:	sub	sp, sp, #0x10
  40ea8c:	str	x0, [sp, #8]
  40ea90:	ldr	x0, [sp, #8]
  40ea94:	ldr	w0, [x0, #4]
  40ea98:	add	sp, sp, #0x10
  40ea9c:	ret
  40eaa0:	stp	x29, x30, [sp, #-80]!
  40eaa4:	mov	x29, sp
  40eaa8:	str	x19, [sp, #16]
  40eaac:	str	x0, [sp, #40]
  40eab0:	str	w1, [sp, #36]
  40eab4:	strb	w2, [sp, #35]
  40eab8:	ldr	w0, [sp, #36]
  40eabc:	mov	w1, w0
  40eac0:	ldr	x0, [sp, #40]
  40eac4:	bl	40f43c <ferror@plt+0xcacc>
  40eac8:	and	w0, w0, #0xff
  40eacc:	cmp	w0, #0x0
  40ead0:	b.eq	40eadc <ferror@plt+0xc16c>  // b.none
  40ead4:	mov	w0, #0x0                   	// #0
  40ead8:	b	40eba8 <ferror@plt+0xc238>
  40eadc:	ldr	x0, [sp, #40]
  40eae0:	ldr	x0, [x0]
  40eae4:	str	x0, [sp, #64]
  40eae8:	str	wzr, [sp, #76]
  40eaec:	ldr	x0, [sp, #40]
  40eaf0:	ldr	x0, [x0]
  40eaf4:	cmp	x0, #0x0
  40eaf8:	b.eq	40eb18 <ferror@plt+0xc1a8>  // b.none
  40eafc:	ldr	x0, [sp, #40]
  40eb00:	bl	40f320 <ferror@plt+0xc9b0>
  40eb04:	and	w0, w0, #0xff
  40eb08:	cmp	w0, #0x0
  40eb0c:	b.eq	40eb18 <ferror@plt+0xc1a8>  // b.none
  40eb10:	mov	w0, #0x1                   	// #1
  40eb14:	b	40eb1c <ferror@plt+0xc1ac>
  40eb18:	mov	w0, #0x0                   	// #0
  40eb1c:	strb	w0, [sp, #63]
  40eb20:	ldrb	w0, [sp, #63]
  40eb24:	cmp	w0, #0x0
  40eb28:	b.eq	40eb50 <ferror@plt+0xc1e0>  // b.none
  40eb2c:	ldr	x0, [sp, #40]
  40eb30:	str	xzr, [x0]
  40eb34:	ldr	x0, [sp, #64]
  40eb38:	bl	40ea88 <ferror@plt+0xc118>
  40eb3c:	str	w0, [sp, #76]
  40eb40:	ldr	w1, [sp, #36]
  40eb44:	ldr	w0, [sp, #76]
  40eb48:	add	w0, w1, w0
  40eb4c:	str	w0, [sp, #36]
  40eb50:	ldr	x0, [sp, #40]
  40eb54:	ldrb	w2, [sp, #35]
  40eb58:	ldr	w1, [sp, #36]
  40eb5c:	bl	40f498 <ferror@plt+0xcb28>
  40eb60:	ldrb	w0, [sp, #63]
  40eb64:	cmp	w0, #0x0
  40eb68:	b.eq	40eba4 <ferror@plt+0xc234>  // b.none
  40eb6c:	ldr	x0, [sp, #40]
  40eb70:	ldr	x0, [x0]
  40eb74:	bl	40f558 <ferror@plt+0xcbe8>
  40eb78:	mov	x19, x0
  40eb7c:	ldr	x0, [sp, #64]
  40eb80:	bl	40f558 <ferror@plt+0xcbe8>
  40eb84:	ldr	w2, [sp, #76]
  40eb88:	mov	x1, x0
  40eb8c:	mov	x0, x19
  40eb90:	bl	40f570 <ferror@plt+0xcc00>
  40eb94:	ldr	x0, [sp, #40]
  40eb98:	ldr	x0, [x0]
  40eb9c:	ldr	w1, [sp, #76]
  40eba0:	str	w1, [x0, #4]
  40eba4:	mov	w0, #0x1                   	// #1
  40eba8:	ldr	x19, [sp, #16]
  40ebac:	ldp	x29, x30, [sp], #80
  40ebb0:	ret
  40ebb4:	stp	x29, x30, [sp, #-32]!
  40ebb8:	mov	x29, sp
  40ebbc:	str	x0, [sp, #24]
  40ebc0:	str	x1, [sp, #16]
  40ebc4:	ldr	x0, [sp, #24]
  40ebc8:	ldr	x0, [x0]
  40ebcc:	ldr	x1, [sp, #16]
  40ebd0:	bl	40f5f0 <ferror@plt+0xcc80>
  40ebd4:	ldp	x29, x30, [sp], #32
  40ebd8:	ret
  40ebdc:	sub	sp, sp, #0x10
  40ebe0:	str	x0, [sp, #8]
  40ebe4:	str	w1, [sp, #4]
  40ebe8:	ldr	w1, [sp, #4]
  40ebec:	mov	x0, x1
  40ebf0:	lsl	x0, x0, #2
  40ebf4:	add	x0, x0, x1
  40ebf8:	lsl	x0, x0, #3
  40ebfc:	ldr	x1, [sp, #8]
  40ec00:	add	x0, x1, x0
  40ec04:	add	x0, x0, #0x8
  40ec08:	add	sp, sp, #0x10
  40ec0c:	ret
  40ec10:	stp	x29, x30, [sp, #-80]!
  40ec14:	mov	x29, sp
  40ec18:	str	x19, [sp, #16]
  40ec1c:	str	x0, [sp, #40]
  40ec20:	str	w1, [sp, #36]
  40ec24:	strb	w2, [sp, #35]
  40ec28:	ldr	w0, [sp, #36]
  40ec2c:	mov	w1, w0
  40ec30:	ldr	x0, [sp, #40]
  40ec34:	bl	40f660 <ferror@plt+0xccf0>
  40ec38:	and	w0, w0, #0xff
  40ec3c:	cmp	w0, #0x0
  40ec40:	b.eq	40ec4c <ferror@plt+0xc2dc>  // b.none
  40ec44:	mov	w0, #0x0                   	// #0
  40ec48:	b	40ed18 <ferror@plt+0xc3a8>
  40ec4c:	ldr	x0, [sp, #40]
  40ec50:	ldr	x0, [x0]
  40ec54:	str	x0, [sp, #64]
  40ec58:	str	wzr, [sp, #76]
  40ec5c:	ldr	x0, [sp, #40]
  40ec60:	ldr	x0, [x0]
  40ec64:	cmp	x0, #0x0
  40ec68:	b.eq	40ec88 <ferror@plt+0xc318>  // b.none
  40ec6c:	ldr	x0, [sp, #40]
  40ec70:	bl	40f3c4 <ferror@plt+0xca54>
  40ec74:	and	w0, w0, #0xff
  40ec78:	cmp	w0, #0x0
  40ec7c:	b.eq	40ec88 <ferror@plt+0xc318>  // b.none
  40ec80:	mov	w0, #0x1                   	// #1
  40ec84:	b	40ec8c <ferror@plt+0xc31c>
  40ec88:	mov	w0, #0x0                   	// #0
  40ec8c:	strb	w0, [sp, #63]
  40ec90:	ldrb	w0, [sp, #63]
  40ec94:	cmp	w0, #0x0
  40ec98:	b.eq	40ecc0 <ferror@plt+0xc350>  // b.none
  40ec9c:	ldr	x0, [sp, #40]
  40eca0:	str	xzr, [x0]
  40eca4:	ldr	x0, [sp, #64]
  40eca8:	bl	40e920 <ferror@plt+0xbfb0>
  40ecac:	str	w0, [sp, #76]
  40ecb0:	ldr	w1, [sp, #36]
  40ecb4:	ldr	w0, [sp, #76]
  40ecb8:	add	w0, w1, w0
  40ecbc:	str	w0, [sp, #36]
  40ecc0:	ldr	x0, [sp, #40]
  40ecc4:	ldrb	w2, [sp, #35]
  40ecc8:	ldr	w1, [sp, #36]
  40eccc:	bl	40f6bc <ferror@plt+0xcd4c>
  40ecd0:	ldrb	w0, [sp, #63]
  40ecd4:	cmp	w0, #0x0
  40ecd8:	b.eq	40ed14 <ferror@plt+0xc3a4>  // b.none
  40ecdc:	ldr	x0, [sp, #40]
  40ece0:	ldr	x0, [x0]
  40ece4:	bl	40f77c <ferror@plt+0xce0c>
  40ece8:	mov	x19, x0
  40ecec:	ldr	x0, [sp, #64]
  40ecf0:	bl	40f77c <ferror@plt+0xce0c>
  40ecf4:	ldr	w2, [sp, #76]
  40ecf8:	mov	x1, x0
  40ecfc:	mov	x0, x19
  40ed00:	bl	40f794 <ferror@plt+0xce24>
  40ed04:	ldr	x0, [sp, #40]
  40ed08:	ldr	x0, [x0]
  40ed0c:	ldr	w1, [sp, #76]
  40ed10:	str	w1, [x0, #4]
  40ed14:	mov	w0, #0x1                   	// #1
  40ed18:	ldr	x19, [sp, #16]
  40ed1c:	ldp	x29, x30, [sp], #80
  40ed20:	ret
  40ed24:	stp	x29, x30, [sp, #-32]!
  40ed28:	mov	x29, sp
  40ed2c:	str	x0, [sp, #24]
  40ed30:	str	x1, [sp, #16]
  40ed34:	ldr	x0, [sp, #24]
  40ed38:	ldr	x0, [x0]
  40ed3c:	ldr	x1, [sp, #16]
  40ed40:	bl	40f808 <ferror@plt+0xce98>
  40ed44:	ldp	x29, x30, [sp], #32
  40ed48:	ret
  40ed4c:	stp	x29, x30, [sp, #-48]!
  40ed50:	mov	x29, sp
  40ed54:	str	x19, [sp, #16]
  40ed58:	str	x0, [sp, #40]
  40ed5c:	str	x1, [sp, #32]
  40ed60:	ldr	x0, [sp, #40]
  40ed64:	bl	40e920 <ferror@plt+0xbfb0>
  40ed68:	cmp	w0, #0x1
  40ed6c:	cset	w0, hi  // hi = pmore
  40ed70:	and	w0, w0, #0xff
  40ed74:	cmp	w0, #0x0
  40ed78:	b.eq	40eda8 <ferror@plt+0xc438>  // b.none
  40ed7c:	ldr	x0, [sp, #40]
  40ed80:	bl	40f77c <ferror@plt+0xce0c>
  40ed84:	mov	x19, x0
  40ed88:	ldr	x0, [sp, #40]
  40ed8c:	bl	40e920 <ferror@plt+0xbfb0>
  40ed90:	mov	w0, w0
  40ed94:	ldr	x3, [sp, #32]
  40ed98:	mov	x2, #0x8                   	// #8
  40ed9c:	mov	x1, x0
  40eda0:	mov	x0, x19
  40eda4:	bl	424110 <ferror@plt+0x217a0>
  40eda8:	nop
  40edac:	ldr	x19, [sp, #16]
  40edb0:	ldp	x29, x30, [sp], #48
  40edb4:	ret
  40edb8:	sub	sp, sp, #0x20
  40edbc:	str	x0, [sp, #24]
  40edc0:	str	w1, [sp, #20]
  40edc4:	str	x2, [sp, #8]
  40edc8:	ldr	x0, [sp, #24]
  40edcc:	ldr	w0, [x0, #4]
  40edd0:	ldr	w1, [sp, #20]
  40edd4:	cmp	w1, w0
  40edd8:	b.cs	40ee0c <ferror@plt+0xc49c>  // b.hs, b.nlast
  40eddc:	ldr	w1, [sp, #20]
  40ede0:	mov	x0, x1
  40ede4:	lsl	x0, x0, #2
  40ede8:	add	x0, x0, x1
  40edec:	lsl	x0, x0, #3
  40edf0:	ldr	x1, [sp, #24]
  40edf4:	add	x0, x1, x0
  40edf8:	add	x1, x0, #0x8
  40edfc:	ldr	x0, [sp, #8]
  40ee00:	str	x1, [x0]
  40ee04:	mov	w0, #0x1                   	// #1
  40ee08:	b	40ee18 <ferror@plt+0xc4a8>
  40ee0c:	ldr	x0, [sp, #8]
  40ee10:	str	xzr, [x0]
  40ee14:	mov	w0, #0x0                   	// #0
  40ee18:	add	sp, sp, #0x20
  40ee1c:	ret
  40ee20:	stp	x29, x30, [sp, #-32]!
  40ee24:	mov	x29, sp
  40ee28:	str	x0, [sp, #24]
  40ee2c:	ldr	x0, [sp, #24]
  40ee30:	ldr	x0, [x0]
  40ee34:	cmp	x0, #0x0
  40ee38:	b.eq	40ee6c <ferror@plt+0xc4fc>  // b.none
  40ee3c:	ldr	x0, [sp, #24]
  40ee40:	bl	40f85c <ferror@plt+0xceec>
  40ee44:	and	w0, w0, #0xff
  40ee48:	cmp	w0, #0x0
  40ee4c:	b.eq	40ee60 <ferror@plt+0xc4f0>  // b.none
  40ee50:	ldr	x0, [sp, #24]
  40ee54:	ldr	x0, [x0]
  40ee58:	str	wzr, [x0, #4]
  40ee5c:	b	40ee70 <ferror@plt+0xc500>
  40ee60:	ldr	x0, [sp, #24]
  40ee64:	bl	40f88c <ferror@plt+0xcf1c>
  40ee68:	b	40ee70 <ferror@plt+0xc500>
  40ee6c:	nop
  40ee70:	ldp	x29, x30, [sp], #32
  40ee74:	ret
  40ee78:	stp	x29, x30, [sp, #-80]!
  40ee7c:	mov	x29, sp
  40ee80:	str	x19, [sp, #16]
  40ee84:	str	x0, [sp, #40]
  40ee88:	str	w1, [sp, #36]
  40ee8c:	strb	w2, [sp, #35]
  40ee90:	ldr	w0, [sp, #36]
  40ee94:	mov	w1, w0
  40ee98:	ldr	x0, [sp, #40]
  40ee9c:	bl	40f8d4 <ferror@plt+0xcf64>
  40eea0:	and	w0, w0, #0xff
  40eea4:	cmp	w0, #0x0
  40eea8:	b.eq	40eeb4 <ferror@plt+0xc544>  // b.none
  40eeac:	mov	w0, #0x0                   	// #0
  40eeb0:	b	40ef80 <ferror@plt+0xc610>
  40eeb4:	ldr	x0, [sp, #40]
  40eeb8:	ldr	x0, [x0]
  40eebc:	str	x0, [sp, #64]
  40eec0:	str	wzr, [sp, #76]
  40eec4:	ldr	x0, [sp, #40]
  40eec8:	ldr	x0, [x0]
  40eecc:	cmp	x0, #0x0
  40eed0:	b.eq	40eef0 <ferror@plt+0xc580>  // b.none
  40eed4:	ldr	x0, [sp, #40]
  40eed8:	bl	40f85c <ferror@plt+0xceec>
  40eedc:	and	w0, w0, #0xff
  40eee0:	cmp	w0, #0x0
  40eee4:	b.eq	40eef0 <ferror@plt+0xc580>  // b.none
  40eee8:	mov	w0, #0x1                   	// #1
  40eeec:	b	40eef4 <ferror@plt+0xc584>
  40eef0:	mov	w0, #0x0                   	// #0
  40eef4:	strb	w0, [sp, #63]
  40eef8:	ldrb	w0, [sp, #63]
  40eefc:	cmp	w0, #0x0
  40ef00:	b.eq	40ef28 <ferror@plt+0xc5b8>  // b.none
  40ef04:	ldr	x0, [sp, #40]
  40ef08:	str	xzr, [x0]
  40ef0c:	ldr	x0, [sp, #64]
  40ef10:	bl	40efb4 <ferror@plt+0xc644>
  40ef14:	str	w0, [sp, #76]
  40ef18:	ldr	w1, [sp, #36]
  40ef1c:	ldr	w0, [sp, #76]
  40ef20:	add	w0, w1, w0
  40ef24:	str	w0, [sp, #36]
  40ef28:	ldr	x0, [sp, #40]
  40ef2c:	ldrb	w2, [sp, #35]
  40ef30:	ldr	w1, [sp, #36]
  40ef34:	bl	40f930 <ferror@plt+0xcfc0>
  40ef38:	ldrb	w0, [sp, #63]
  40ef3c:	cmp	w0, #0x0
  40ef40:	b.eq	40ef7c <ferror@plt+0xc60c>  // b.none
  40ef44:	ldr	x0, [sp, #40]
  40ef48:	ldr	x0, [x0]
  40ef4c:	bl	40f9f0 <ferror@plt+0xd080>
  40ef50:	mov	x19, x0
  40ef54:	ldr	x0, [sp, #64]
  40ef58:	bl	40f9f0 <ferror@plt+0xd080>
  40ef5c:	ldr	w2, [sp, #76]
  40ef60:	mov	x1, x0
  40ef64:	mov	x0, x19
  40ef68:	bl	40fa08 <ferror@plt+0xd098>
  40ef6c:	ldr	x0, [sp, #40]
  40ef70:	ldr	x0, [x0]
  40ef74:	ldr	w1, [sp, #76]
  40ef78:	str	w1, [x0, #4]
  40ef7c:	mov	w0, #0x1                   	// #1
  40ef80:	ldr	x19, [sp, #16]
  40ef84:	ldp	x29, x30, [sp], #80
  40ef88:	ret
  40ef8c:	stp	x29, x30, [sp, #-32]!
  40ef90:	mov	x29, sp
  40ef94:	str	x0, [sp, #24]
  40ef98:	str	x1, [sp, #16]
  40ef9c:	ldr	x0, [sp, #24]
  40efa0:	ldr	x0, [x0]
  40efa4:	ldr	x1, [sp, #16]
  40efa8:	bl	40fa88 <ferror@plt+0xd118>
  40efac:	ldp	x29, x30, [sp], #32
  40efb0:	ret
  40efb4:	sub	sp, sp, #0x10
  40efb8:	str	x0, [sp, #8]
  40efbc:	ldr	x0, [sp, #8]
  40efc0:	ldr	w0, [x0, #4]
  40efc4:	add	sp, sp, #0x10
  40efc8:	ret
  40efcc:	stp	x29, x30, [sp, #-48]!
  40efd0:	mov	x29, sp
  40efd4:	str	x19, [sp, #16]
  40efd8:	str	x0, [sp, #40]
  40efdc:	str	x1, [sp, #32]
  40efe0:	ldr	x0, [sp, #40]
  40efe4:	bl	40efb4 <ferror@plt+0xc644>
  40efe8:	cmp	w0, #0x1
  40efec:	cset	w0, hi  // hi = pmore
  40eff0:	and	w0, w0, #0xff
  40eff4:	cmp	w0, #0x0
  40eff8:	b.eq	40f028 <ferror@plt+0xc6b8>  // b.none
  40effc:	ldr	x0, [sp, #40]
  40f000:	bl	40f9f0 <ferror@plt+0xd080>
  40f004:	mov	x19, x0
  40f008:	ldr	x0, [sp, #40]
  40f00c:	bl	40efb4 <ferror@plt+0xc644>
  40f010:	mov	w0, w0
  40f014:	ldr	x3, [sp, #32]
  40f018:	mov	x2, #0x28                  	// #40
  40f01c:	mov	x1, x0
  40f020:	mov	x0, x19
  40f024:	bl	424110 <ferror@plt+0x217a0>
  40f028:	nop
  40f02c:	ldr	x19, [sp, #16]
  40f030:	ldp	x29, x30, [sp], #48
  40f034:	ret
  40f038:	sub	sp, sp, #0x20
  40f03c:	str	x0, [sp, #24]
  40f040:	str	w1, [sp, #20]
  40f044:	str	x2, [sp, #8]
  40f048:	ldr	x0, [sp, #24]
  40f04c:	ldr	w0, [x0, #4]
  40f050:	ldr	w1, [sp, #20]
  40f054:	cmp	w1, w0
  40f058:	b.cs	40f08c <ferror@plt+0xc71c>  // b.hs, b.nlast
  40f05c:	ldr	w1, [sp, #20]
  40f060:	mov	x0, x1
  40f064:	lsl	x0, x0, #2
  40f068:	add	x0, x0, x1
  40f06c:	lsl	x0, x0, #3
  40f070:	ldr	x1, [sp, #24]
  40f074:	add	x0, x1, x0
  40f078:	add	x1, x0, #0x8
  40f07c:	ldr	x0, [sp, #8]
  40f080:	str	x1, [x0]
  40f084:	mov	w0, #0x1                   	// #1
  40f088:	b	40f098 <ferror@plt+0xc728>
  40f08c:	ldr	x0, [sp, #8]
  40f090:	str	xzr, [x0]
  40f094:	mov	w0, #0x0                   	// #0
  40f098:	add	sp, sp, #0x20
  40f09c:	ret
  40f0a0:	stp	x29, x30, [sp, #-32]!
  40f0a4:	mov	x29, sp
  40f0a8:	str	x0, [sp, #24]
  40f0ac:	ldr	x0, [sp, #24]
  40f0b0:	ldr	x0, [x0]
  40f0b4:	cmp	x0, #0x0
  40f0b8:	b.eq	40f0ec <ferror@plt+0xc77c>  // b.none
  40f0bc:	ldr	x0, [sp, #24]
  40f0c0:	bl	40faf8 <ferror@plt+0xd188>
  40f0c4:	and	w0, w0, #0xff
  40f0c8:	cmp	w0, #0x0
  40f0cc:	b.eq	40f0e0 <ferror@plt+0xc770>  // b.none
  40f0d0:	ldr	x0, [sp, #24]
  40f0d4:	ldr	x0, [x0]
  40f0d8:	str	wzr, [x0, #4]
  40f0dc:	b	40f0f0 <ferror@plt+0xc780>
  40f0e0:	ldr	x0, [sp, #24]
  40f0e4:	bl	40fb28 <ferror@plt+0xd1b8>
  40f0e8:	b	40f0f0 <ferror@plt+0xc780>
  40f0ec:	nop
  40f0f0:	ldp	x29, x30, [sp], #32
  40f0f4:	ret
  40f0f8:	sub	sp, sp, #0x20
  40f0fc:	str	x0, [sp, #24]
  40f100:	str	w1, [sp, #20]
  40f104:	str	x2, [sp, #8]
  40f108:	ldr	x0, [sp, #24]
  40f10c:	ldr	w0, [x0, #4]
  40f110:	ldr	w1, [sp, #20]
  40f114:	cmp	w1, w0
  40f118:	b.cs	40f140 <ferror@plt+0xc7d0>  // b.hs, b.nlast
  40f11c:	ldr	x1, [sp, #24]
  40f120:	ldr	w0, [sp, #20]
  40f124:	lsl	x0, x0, #3
  40f128:	add	x0, x1, x0
  40f12c:	ldr	x1, [x0, #8]
  40f130:	ldr	x0, [sp, #8]
  40f134:	str	x1, [x0]
  40f138:	mov	w0, #0x1                   	// #1
  40f13c:	b	40f14c <ferror@plt+0xc7dc>
  40f140:	ldr	x0, [sp, #8]
  40f144:	str	xzr, [x0]
  40f148:	mov	w0, #0x0                   	// #0
  40f14c:	add	sp, sp, #0x20
  40f150:	ret
  40f154:	sub	sp, sp, #0x10
  40f158:	str	x0, [sp, #8]
  40f15c:	ldr	x0, [sp, #8]
  40f160:	ldr	w0, [x0, #4]
  40f164:	cmp	w0, #0x0
  40f168:	cset	w0, eq  // eq = none
  40f16c:	and	w0, w0, #0xff
  40f170:	add	sp, sp, #0x10
  40f174:	ret
  40f178:	sub	sp, sp, #0x10
  40f17c:	str	x0, [sp, #8]
  40f180:	ldr	x0, [sp, #8]
  40f184:	ldr	w0, [x0, #4]
  40f188:	add	sp, sp, #0x10
  40f18c:	ret
  40f190:	sub	sp, sp, #0x10
  40f194:	str	x0, [sp, #8]
  40f198:	str	w1, [sp, #4]
  40f19c:	ldr	w0, [sp, #4]
  40f1a0:	lsl	x0, x0, #3
  40f1a4:	ldr	x1, [sp, #8]
  40f1a8:	add	x0, x1, x0
  40f1ac:	add	x0, x0, #0x8
  40f1b0:	add	sp, sp, #0x10
  40f1b4:	ret
  40f1b8:	stp	x29, x30, [sp, #-80]!
  40f1bc:	mov	x29, sp
  40f1c0:	str	x19, [sp, #16]
  40f1c4:	str	x0, [sp, #40]
  40f1c8:	str	w1, [sp, #36]
  40f1cc:	strb	w2, [sp, #35]
  40f1d0:	ldr	w0, [sp, #36]
  40f1d4:	mov	w1, w0
  40f1d8:	ldr	x0, [sp, #40]
  40f1dc:	bl	40fb70 <ferror@plt+0xd200>
  40f1e0:	and	w0, w0, #0xff
  40f1e4:	cmp	w0, #0x0
  40f1e8:	b.eq	40f1f4 <ferror@plt+0xc884>  // b.none
  40f1ec:	mov	w0, #0x0                   	// #0
  40f1f0:	b	40f2c0 <ferror@plt+0xc950>
  40f1f4:	ldr	x0, [sp, #40]
  40f1f8:	ldr	x0, [x0]
  40f1fc:	str	x0, [sp, #64]
  40f200:	str	wzr, [sp, #76]
  40f204:	ldr	x0, [sp, #40]
  40f208:	ldr	x0, [x0]
  40f20c:	cmp	x0, #0x0
  40f210:	b.eq	40f230 <ferror@plt+0xc8c0>  // b.none
  40f214:	ldr	x0, [sp, #40]
  40f218:	bl	40faf8 <ferror@plt+0xd188>
  40f21c:	and	w0, w0, #0xff
  40f220:	cmp	w0, #0x0
  40f224:	b.eq	40f230 <ferror@plt+0xc8c0>  // b.none
  40f228:	mov	w0, #0x1                   	// #1
  40f22c:	b	40f234 <ferror@plt+0xc8c4>
  40f230:	mov	w0, #0x0                   	// #0
  40f234:	strb	w0, [sp, #63]
  40f238:	ldrb	w0, [sp, #63]
  40f23c:	cmp	w0, #0x0
  40f240:	b.eq	40f268 <ferror@plt+0xc8f8>  // b.none
  40f244:	ldr	x0, [sp, #40]
  40f248:	str	xzr, [x0]
  40f24c:	ldr	x0, [sp, #64]
  40f250:	bl	40f178 <ferror@plt+0xc808>
  40f254:	str	w0, [sp, #76]
  40f258:	ldr	w1, [sp, #36]
  40f25c:	ldr	w0, [sp, #76]
  40f260:	add	w0, w1, w0
  40f264:	str	w0, [sp, #36]
  40f268:	ldr	x0, [sp, #40]
  40f26c:	ldrb	w2, [sp, #35]
  40f270:	ldr	w1, [sp, #36]
  40f274:	bl	40fbcc <ferror@plt+0xd25c>
  40f278:	ldrb	w0, [sp, #63]
  40f27c:	cmp	w0, #0x0
  40f280:	b.eq	40f2bc <ferror@plt+0xc94c>  // b.none
  40f284:	ldr	x0, [sp, #40]
  40f288:	ldr	x0, [x0]
  40f28c:	bl	40fc8c <ferror@plt+0xd31c>
  40f290:	mov	x19, x0
  40f294:	ldr	x0, [sp, #64]
  40f298:	bl	40fc8c <ferror@plt+0xd31c>
  40f29c:	ldr	w2, [sp, #76]
  40f2a0:	mov	x1, x0
  40f2a4:	mov	x0, x19
  40f2a8:	bl	40fca4 <ferror@plt+0xd334>
  40f2ac:	ldr	x0, [sp, #40]
  40f2b0:	ldr	x0, [x0]
  40f2b4:	ldr	w1, [sp, #76]
  40f2b8:	str	w1, [x0, #4]
  40f2bc:	mov	w0, #0x1                   	// #1
  40f2c0:	ldr	x19, [sp, #16]
  40f2c4:	ldp	x29, x30, [sp], #80
  40f2c8:	ret
  40f2cc:	stp	x29, x30, [sp, #-32]!
  40f2d0:	mov	x29, sp
  40f2d4:	str	x0, [sp, #24]
  40f2d8:	str	x1, [sp, #16]
  40f2dc:	ldr	x0, [sp, #24]
  40f2e0:	ldr	x0, [x0]
  40f2e4:	ldr	x1, [sp, #16]
  40f2e8:	bl	40fd18 <ferror@plt+0xd3a8>
  40f2ec:	ldp	x29, x30, [sp], #32
  40f2f0:	ret
  40f2f4:	stp	x29, x30, [sp, #-32]!
  40f2f8:	mov	x29, sp
  40f2fc:	str	x0, [sp, #24]
  40f300:	str	w1, [sp, #20]
  40f304:	mov	w2, #0x1                   	// #1
  40f308:	ldr	w1, [sp, #20]
  40f30c:	ldr	x0, [sp, #24]
  40f310:	bl	40eaa0 <ferror@plt+0xc130>
  40f314:	and	w0, w0, #0xff
  40f318:	ldp	x29, x30, [sp], #32
  40f31c:	ret
  40f320:	sub	sp, sp, #0x10
  40f324:	str	x0, [sp, #8]
  40f328:	ldr	x0, [sp, #8]
  40f32c:	ldr	x0, [x0]
  40f330:	ldrb	w0, [x0, #3]
  40f334:	and	w0, w0, #0xffffff80
  40f338:	and	w0, w0, #0xff
  40f33c:	cmp	w0, #0x0
  40f340:	cset	w0, ne  // ne = any
  40f344:	and	w0, w0, #0xff
  40f348:	add	sp, sp, #0x10
  40f34c:	ret
  40f350:	stp	x29, x30, [sp, #-48]!
  40f354:	mov	x29, sp
  40f358:	str	x0, [sp, #24]
  40f35c:	mov	x0, #0x28                  	// #40
  40f360:	str	x0, [sp, #40]
  40f364:	ldr	x0, [sp, #24]
  40f368:	ldr	x0, [x0]
  40f36c:	cmp	x0, #0x0
  40f370:	b.eq	40f38c <ferror@plt+0xca1c>  // b.none
  40f374:	ldr	x0, [sp, #24]
  40f378:	ldr	x0, [x0]
  40f37c:	bl	402730 <free@plt>
  40f380:	ldr	x0, [sp, #24]
  40f384:	str	xzr, [x0]
  40f388:	b	40f390 <ferror@plt+0xca20>
  40f38c:	nop
  40f390:	ldp	x29, x30, [sp], #48
  40f394:	ret
  40f398:	stp	x29, x30, [sp, #-32]!
  40f39c:	mov	x29, sp
  40f3a0:	str	x0, [sp, #24]
  40f3a4:	str	w1, [sp, #20]
  40f3a8:	mov	w2, #0x1                   	// #1
  40f3ac:	ldr	w1, [sp, #20]
  40f3b0:	ldr	x0, [sp, #24]
  40f3b4:	bl	40ec10 <ferror@plt+0xc2a0>
  40f3b8:	and	w0, w0, #0xff
  40f3bc:	ldp	x29, x30, [sp], #32
  40f3c0:	ret
  40f3c4:	sub	sp, sp, #0x10
  40f3c8:	str	x0, [sp, #8]
  40f3cc:	ldr	x0, [sp, #8]
  40f3d0:	ldr	x0, [x0]
  40f3d4:	ldrb	w0, [x0, #3]
  40f3d8:	and	w0, w0, #0xffffff80
  40f3dc:	and	w0, w0, #0xff
  40f3e0:	cmp	w0, #0x0
  40f3e4:	cset	w0, ne  // ne = any
  40f3e8:	and	w0, w0, #0xff
  40f3ec:	add	sp, sp, #0x10
  40f3f0:	ret
  40f3f4:	stp	x29, x30, [sp, #-48]!
  40f3f8:	mov	x29, sp
  40f3fc:	str	x0, [sp, #24]
  40f400:	mov	x0, #0x8                   	// #8
  40f404:	str	x0, [sp, #40]
  40f408:	ldr	x0, [sp, #24]
  40f40c:	ldr	x0, [x0]
  40f410:	cmp	x0, #0x0
  40f414:	b.eq	40f430 <ferror@plt+0xcac0>  // b.none
  40f418:	ldr	x0, [sp, #24]
  40f41c:	ldr	x0, [x0]
  40f420:	bl	402730 <free@plt>
  40f424:	ldr	x0, [sp, #24]
  40f428:	str	xzr, [x0]
  40f42c:	b	40f434 <ferror@plt+0xcac4>
  40f430:	nop
  40f434:	ldp	x29, x30, [sp], #48
  40f438:	ret
  40f43c:	stp	x29, x30, [sp, #-32]!
  40f440:	mov	x29, sp
  40f444:	str	x0, [sp, #24]
  40f448:	str	w1, [sp, #20]
  40f44c:	ldr	x0, [sp, #24]
  40f450:	ldr	x0, [x0]
  40f454:	cmp	x0, #0x0
  40f458:	b.eq	40f480 <ferror@plt+0xcb10>  // b.none
  40f45c:	ldr	x0, [sp, #24]
  40f460:	ldr	x0, [x0]
  40f464:	ldr	w1, [sp, #20]
  40f468:	bl	40fd6c <ferror@plt+0xd3fc>
  40f46c:	and	w0, w0, #0xff
  40f470:	cmp	w0, #0x0
  40f474:	cset	w0, ne  // ne = any
  40f478:	and	w0, w0, #0xff
  40f47c:	b	40f490 <ferror@plt+0xcb20>
  40f480:	ldr	w0, [sp, #20]
  40f484:	cmp	w0, #0x0
  40f488:	cset	w0, eq  // eq = none
  40f48c:	and	w0, w0, #0xff
  40f490:	ldp	x29, x30, [sp], #32
  40f494:	ret
  40f498:	stp	x29, x30, [sp, #-64]!
  40f49c:	mov	x29, sp
  40f4a0:	str	x0, [sp, #24]
  40f4a4:	str	w1, [sp, #20]
  40f4a8:	strb	w2, [sp, #19]
  40f4ac:	mov	x0, #0x28                  	// #40
  40f4b0:	str	x0, [sp, #40]
  40f4b4:	ldr	x0, [sp, #24]
  40f4b8:	ldr	x0, [x0]
  40f4bc:	cmp	x0, #0x0
  40f4c0:	b.eq	40f4d0 <ferror@plt+0xcb60>  // b.none
  40f4c4:	ldr	x0, [sp, #24]
  40f4c8:	ldr	x0, [x0]
  40f4cc:	b	40f4d4 <ferror@plt+0xcb64>
  40f4d0:	mov	x0, #0x0                   	// #0
  40f4d4:	ldrb	w2, [sp, #19]
  40f4d8:	ldr	w1, [sp, #20]
  40f4dc:	bl	410074 <ferror@plt+0xd704>
  40f4e0:	str	w0, [sp, #60]
  40f4e4:	ldr	w0, [sp, #60]
  40f4e8:	bl	40fdac <ferror@plt+0xd43c>
  40f4ec:	str	x0, [sp, #48]
  40f4f0:	ldr	x0, [sp, #24]
  40f4f4:	ldr	x0, [x0]
  40f4f8:	cmp	x0, #0x0
  40f4fc:	b.eq	40f510 <ferror@plt+0xcba0>  // b.none
  40f500:	ldr	x0, [sp, #24]
  40f504:	ldr	x0, [x0]
  40f508:	bl	40ea88 <ferror@plt+0xc118>
  40f50c:	b	40f514 <ferror@plt+0xcba4>
  40f510:	mov	w0, #0x0                   	// #0
  40f514:	str	w0, [sp, #36]
  40f518:	ldr	x0, [sp, #24]
  40f51c:	ldr	x0, [x0]
  40f520:	ldr	x1, [sp, #48]
  40f524:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  40f528:	mov	x1, x0
  40f52c:	ldr	x0, [sp, #24]
  40f530:	str	x1, [x0]
  40f534:	ldr	x0, [sp, #24]
  40f538:	ldr	x0, [x0]
  40f53c:	mov	w3, #0x0                   	// #0
  40f540:	ldr	w2, [sp, #36]
  40f544:	ldr	w1, [sp, #60]
  40f548:	bl	40fdd4 <ferror@plt+0xd464>
  40f54c:	nop
  40f550:	ldp	x29, x30, [sp], #64
  40f554:	ret
  40f558:	sub	sp, sp, #0x10
  40f55c:	str	x0, [sp, #8]
  40f560:	ldr	x0, [sp, #8]
  40f564:	add	x0, x0, #0x8
  40f568:	add	sp, sp, #0x10
  40f56c:	ret
  40f570:	stp	x29, x30, [sp, #-48]!
  40f574:	mov	x29, sp
  40f578:	str	x0, [sp, #40]
  40f57c:	str	x1, [sp, #32]
  40f580:	str	w2, [sp, #28]
  40f584:	ldr	w0, [sp, #28]
  40f588:	cmp	w0, #0x0
  40f58c:	b.eq	40f5e4 <ferror@plt+0xcc74>  // b.none
  40f590:	ldr	x0, [sp, #40]
  40f594:	mov	x1, x0
  40f598:	mov	x0, #0x28                  	// #40
  40f59c:	bl	409ab8 <ferror@plt+0x7148>
  40f5a0:	ldr	x1, [sp, #32]
  40f5a4:	ldp	x2, x3, [x1]
  40f5a8:	stp	x2, x3, [x0]
  40f5ac:	ldp	x2, x3, [x1, #16]
  40f5b0:	stp	x2, x3, [x0, #16]
  40f5b4:	ldr	x1, [x1, #32]
  40f5b8:	str	x1, [x0, #32]
  40f5bc:	ldr	x0, [sp, #40]
  40f5c0:	add	x0, x0, #0x28
  40f5c4:	str	x0, [sp, #40]
  40f5c8:	ldr	x0, [sp, #32]
  40f5cc:	add	x0, x0, #0x28
  40f5d0:	str	x0, [sp, #32]
  40f5d4:	ldr	w0, [sp, #28]
  40f5d8:	sub	w0, w0, #0x1
  40f5dc:	str	w0, [sp, #28]
  40f5e0:	b	40f584 <ferror@plt+0xcc14>
  40f5e4:	nop
  40f5e8:	ldp	x29, x30, [sp], #48
  40f5ec:	ret
  40f5f0:	sub	sp, sp, #0x20
  40f5f4:	str	x0, [sp, #8]
  40f5f8:	str	x1, [sp]
  40f5fc:	ldr	x0, [sp, #8]
  40f600:	ldr	w0, [x0, #4]
  40f604:	add	w2, w0, #0x1
  40f608:	ldr	x1, [sp, #8]
  40f60c:	str	w2, [x1, #4]
  40f610:	mov	w1, w0
  40f614:	mov	x0, x1
  40f618:	lsl	x0, x0, #2
  40f61c:	add	x0, x0, x1
  40f620:	lsl	x0, x0, #3
  40f624:	ldr	x1, [sp, #8]
  40f628:	add	x0, x1, x0
  40f62c:	add	x0, x0, #0x8
  40f630:	str	x0, [sp, #24]
  40f634:	ldr	x0, [sp, #24]
  40f638:	ldr	x1, [sp]
  40f63c:	ldp	x2, x3, [x1]
  40f640:	stp	x2, x3, [x0]
  40f644:	ldp	x2, x3, [x1, #16]
  40f648:	stp	x2, x3, [x0, #16]
  40f64c:	ldr	x1, [x1, #32]
  40f650:	str	x1, [x0, #32]
  40f654:	ldr	x0, [sp, #24]
  40f658:	add	sp, sp, #0x20
  40f65c:	ret
  40f660:	stp	x29, x30, [sp, #-32]!
  40f664:	mov	x29, sp
  40f668:	str	x0, [sp, #24]
  40f66c:	str	w1, [sp, #20]
  40f670:	ldr	x0, [sp, #24]
  40f674:	ldr	x0, [x0]
  40f678:	cmp	x0, #0x0
  40f67c:	b.eq	40f6a4 <ferror@plt+0xcd34>  // b.none
  40f680:	ldr	x0, [sp, #24]
  40f684:	ldr	x0, [x0]
  40f688:	ldr	w1, [sp, #20]
  40f68c:	bl	40fe34 <ferror@plt+0xd4c4>
  40f690:	and	w0, w0, #0xff
  40f694:	cmp	w0, #0x0
  40f698:	cset	w0, ne  // ne = any
  40f69c:	and	w0, w0, #0xff
  40f6a0:	b	40f6b4 <ferror@plt+0xcd44>
  40f6a4:	ldr	w0, [sp, #20]
  40f6a8:	cmp	w0, #0x0
  40f6ac:	cset	w0, eq  // eq = none
  40f6b0:	and	w0, w0, #0xff
  40f6b4:	ldp	x29, x30, [sp], #32
  40f6b8:	ret
  40f6bc:	stp	x29, x30, [sp, #-64]!
  40f6c0:	mov	x29, sp
  40f6c4:	str	x0, [sp, #24]
  40f6c8:	str	w1, [sp, #20]
  40f6cc:	strb	w2, [sp, #19]
  40f6d0:	mov	x0, #0x8                   	// #8
  40f6d4:	str	x0, [sp, #40]
  40f6d8:	ldr	x0, [sp, #24]
  40f6dc:	ldr	x0, [x0]
  40f6e0:	cmp	x0, #0x0
  40f6e4:	b.eq	40f6f4 <ferror@plt+0xcd84>  // b.none
  40f6e8:	ldr	x0, [sp, #24]
  40f6ec:	ldr	x0, [x0]
  40f6f0:	b	40f6f8 <ferror@plt+0xcd88>
  40f6f4:	mov	x0, #0x0                   	// #0
  40f6f8:	ldrb	w2, [sp, #19]
  40f6fc:	ldr	w1, [sp, #20]
  40f700:	bl	410074 <ferror@plt+0xd704>
  40f704:	str	w0, [sp, #60]
  40f708:	ldr	w0, [sp, #60]
  40f70c:	bl	40fe74 <ferror@plt+0xd504>
  40f710:	str	x0, [sp, #48]
  40f714:	ldr	x0, [sp, #24]
  40f718:	ldr	x0, [x0]
  40f71c:	cmp	x0, #0x0
  40f720:	b.eq	40f734 <ferror@plt+0xcdc4>  // b.none
  40f724:	ldr	x0, [sp, #24]
  40f728:	ldr	x0, [x0]
  40f72c:	bl	40e920 <ferror@plt+0xbfb0>
  40f730:	b	40f738 <ferror@plt+0xcdc8>
  40f734:	mov	w0, #0x0                   	// #0
  40f738:	str	w0, [sp, #36]
  40f73c:	ldr	x0, [sp, #24]
  40f740:	ldr	x0, [x0]
  40f744:	ldr	x1, [sp, #48]
  40f748:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  40f74c:	mov	x1, x0
  40f750:	ldr	x0, [sp, #24]
  40f754:	str	x1, [x0]
  40f758:	ldr	x0, [sp, #24]
  40f75c:	ldr	x0, [x0]
  40f760:	mov	w3, #0x0                   	// #0
  40f764:	ldr	w2, [sp, #36]
  40f768:	ldr	w1, [sp, #60]
  40f76c:	bl	40fe90 <ferror@plt+0xd520>
  40f770:	nop
  40f774:	ldp	x29, x30, [sp], #64
  40f778:	ret
  40f77c:	sub	sp, sp, #0x10
  40f780:	str	x0, [sp, #8]
  40f784:	ldr	x0, [sp, #8]
  40f788:	add	x0, x0, #0x8
  40f78c:	add	sp, sp, #0x10
  40f790:	ret
  40f794:	stp	x29, x30, [sp, #-48]!
  40f798:	mov	x29, sp
  40f79c:	str	x0, [sp, #40]
  40f7a0:	str	x1, [sp, #32]
  40f7a4:	str	w2, [sp, #28]
  40f7a8:	ldr	w0, [sp, #28]
  40f7ac:	cmp	w0, #0x0
  40f7b0:	b.eq	40f7fc <ferror@plt+0xce8c>  // b.none
  40f7b4:	ldr	x0, [sp, #40]
  40f7b8:	mov	x1, x0
  40f7bc:	mov	x0, #0x8                   	// #8
  40f7c0:	bl	409ab8 <ferror@plt+0x7148>
  40f7c4:	mov	x1, x0
  40f7c8:	ldr	x0, [sp, #32]
  40f7cc:	ldr	x0, [x0]
  40f7d0:	str	x0, [x1]
  40f7d4:	ldr	x0, [sp, #40]
  40f7d8:	add	x0, x0, #0x8
  40f7dc:	str	x0, [sp, #40]
  40f7e0:	ldr	x0, [sp, #32]
  40f7e4:	add	x0, x0, #0x8
  40f7e8:	str	x0, [sp, #32]
  40f7ec:	ldr	w0, [sp, #28]
  40f7f0:	sub	w0, w0, #0x1
  40f7f4:	str	w0, [sp, #28]
  40f7f8:	b	40f7a8 <ferror@plt+0xce38>
  40f7fc:	nop
  40f800:	ldp	x29, x30, [sp], #48
  40f804:	ret
  40f808:	sub	sp, sp, #0x20
  40f80c:	str	x0, [sp, #8]
  40f810:	str	x1, [sp]
  40f814:	ldr	x0, [sp, #8]
  40f818:	ldr	w0, [x0, #4]
  40f81c:	add	w2, w0, #0x1
  40f820:	ldr	x1, [sp, #8]
  40f824:	str	w2, [x1, #4]
  40f828:	mov	w0, w0
  40f82c:	lsl	x0, x0, #3
  40f830:	ldr	x1, [sp, #8]
  40f834:	add	x0, x1, x0
  40f838:	add	x0, x0, #0x8
  40f83c:	str	x0, [sp, #24]
  40f840:	ldr	x0, [sp, #24]
  40f844:	ldr	x1, [sp]
  40f848:	ldr	x1, [x1]
  40f84c:	str	x1, [x0]
  40f850:	ldr	x0, [sp, #24]
  40f854:	add	sp, sp, #0x20
  40f858:	ret
  40f85c:	sub	sp, sp, #0x10
  40f860:	str	x0, [sp, #8]
  40f864:	ldr	x0, [sp, #8]
  40f868:	ldr	x0, [x0]
  40f86c:	ldrb	w0, [x0, #3]
  40f870:	and	w0, w0, #0xffffff80
  40f874:	and	w0, w0, #0xff
  40f878:	cmp	w0, #0x0
  40f87c:	cset	w0, ne  // ne = any
  40f880:	and	w0, w0, #0xff
  40f884:	add	sp, sp, #0x10
  40f888:	ret
  40f88c:	stp	x29, x30, [sp, #-48]!
  40f890:	mov	x29, sp
  40f894:	str	x0, [sp, #24]
  40f898:	mov	x0, #0x28                  	// #40
  40f89c:	str	x0, [sp, #40]
  40f8a0:	ldr	x0, [sp, #24]
  40f8a4:	ldr	x0, [x0]
  40f8a8:	cmp	x0, #0x0
  40f8ac:	b.eq	40f8c8 <ferror@plt+0xcf58>  // b.none
  40f8b0:	ldr	x0, [sp, #24]
  40f8b4:	ldr	x0, [x0]
  40f8b8:	bl	402730 <free@plt>
  40f8bc:	ldr	x0, [sp, #24]
  40f8c0:	str	xzr, [x0]
  40f8c4:	b	40f8cc <ferror@plt+0xcf5c>
  40f8c8:	nop
  40f8cc:	ldp	x29, x30, [sp], #48
  40f8d0:	ret
  40f8d4:	stp	x29, x30, [sp, #-32]!
  40f8d8:	mov	x29, sp
  40f8dc:	str	x0, [sp, #24]
  40f8e0:	str	w1, [sp, #20]
  40f8e4:	ldr	x0, [sp, #24]
  40f8e8:	ldr	x0, [x0]
  40f8ec:	cmp	x0, #0x0
  40f8f0:	b.eq	40f918 <ferror@plt+0xcfa8>  // b.none
  40f8f4:	ldr	x0, [sp, #24]
  40f8f8:	ldr	x0, [x0]
  40f8fc:	ldr	w1, [sp, #20]
  40f900:	bl	40fef0 <ferror@plt+0xd580>
  40f904:	and	w0, w0, #0xff
  40f908:	cmp	w0, #0x0
  40f90c:	cset	w0, ne  // ne = any
  40f910:	and	w0, w0, #0xff
  40f914:	b	40f928 <ferror@plt+0xcfb8>
  40f918:	ldr	w0, [sp, #20]
  40f91c:	cmp	w0, #0x0
  40f920:	cset	w0, eq  // eq = none
  40f924:	and	w0, w0, #0xff
  40f928:	ldp	x29, x30, [sp], #32
  40f92c:	ret
  40f930:	stp	x29, x30, [sp, #-64]!
  40f934:	mov	x29, sp
  40f938:	str	x0, [sp, #24]
  40f93c:	str	w1, [sp, #20]
  40f940:	strb	w2, [sp, #19]
  40f944:	mov	x0, #0x28                  	// #40
  40f948:	str	x0, [sp, #40]
  40f94c:	ldr	x0, [sp, #24]
  40f950:	ldr	x0, [x0]
  40f954:	cmp	x0, #0x0
  40f958:	b.eq	40f968 <ferror@plt+0xcff8>  // b.none
  40f95c:	ldr	x0, [sp, #24]
  40f960:	ldr	x0, [x0]
  40f964:	b	40f96c <ferror@plt+0xcffc>
  40f968:	mov	x0, #0x0                   	// #0
  40f96c:	ldrb	w2, [sp, #19]
  40f970:	ldr	w1, [sp, #20]
  40f974:	bl	410074 <ferror@plt+0xd704>
  40f978:	str	w0, [sp, #60]
  40f97c:	ldr	w0, [sp, #60]
  40f980:	bl	40ff30 <ferror@plt+0xd5c0>
  40f984:	str	x0, [sp, #48]
  40f988:	ldr	x0, [sp, #24]
  40f98c:	ldr	x0, [x0]
  40f990:	cmp	x0, #0x0
  40f994:	b.eq	40f9a8 <ferror@plt+0xd038>  // b.none
  40f998:	ldr	x0, [sp, #24]
  40f99c:	ldr	x0, [x0]
  40f9a0:	bl	40efb4 <ferror@plt+0xc644>
  40f9a4:	b	40f9ac <ferror@plt+0xd03c>
  40f9a8:	mov	w0, #0x0                   	// #0
  40f9ac:	str	w0, [sp, #36]
  40f9b0:	ldr	x0, [sp, #24]
  40f9b4:	ldr	x0, [x0]
  40f9b8:	ldr	x1, [sp, #48]
  40f9bc:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  40f9c0:	mov	x1, x0
  40f9c4:	ldr	x0, [sp, #24]
  40f9c8:	str	x1, [x0]
  40f9cc:	ldr	x0, [sp, #24]
  40f9d0:	ldr	x0, [x0]
  40f9d4:	mov	w3, #0x0                   	// #0
  40f9d8:	ldr	w2, [sp, #36]
  40f9dc:	ldr	w1, [sp, #60]
  40f9e0:	bl	40ff58 <ferror@plt+0xd5e8>
  40f9e4:	nop
  40f9e8:	ldp	x29, x30, [sp], #64
  40f9ec:	ret
  40f9f0:	sub	sp, sp, #0x10
  40f9f4:	str	x0, [sp, #8]
  40f9f8:	ldr	x0, [sp, #8]
  40f9fc:	add	x0, x0, #0x8
  40fa00:	add	sp, sp, #0x10
  40fa04:	ret
  40fa08:	stp	x29, x30, [sp, #-48]!
  40fa0c:	mov	x29, sp
  40fa10:	str	x0, [sp, #40]
  40fa14:	str	x1, [sp, #32]
  40fa18:	str	w2, [sp, #28]
  40fa1c:	ldr	w0, [sp, #28]
  40fa20:	cmp	w0, #0x0
  40fa24:	b.eq	40fa7c <ferror@plt+0xd10c>  // b.none
  40fa28:	ldr	x0, [sp, #40]
  40fa2c:	mov	x1, x0
  40fa30:	mov	x0, #0x28                  	// #40
  40fa34:	bl	409ab8 <ferror@plt+0x7148>
  40fa38:	ldr	x1, [sp, #32]
  40fa3c:	ldp	x2, x3, [x1]
  40fa40:	stp	x2, x3, [x0]
  40fa44:	ldp	x2, x3, [x1, #16]
  40fa48:	stp	x2, x3, [x0, #16]
  40fa4c:	ldr	x1, [x1, #32]
  40fa50:	str	x1, [x0, #32]
  40fa54:	ldr	x0, [sp, #40]
  40fa58:	add	x0, x0, #0x28
  40fa5c:	str	x0, [sp, #40]
  40fa60:	ldr	x0, [sp, #32]
  40fa64:	add	x0, x0, #0x28
  40fa68:	str	x0, [sp, #32]
  40fa6c:	ldr	w0, [sp, #28]
  40fa70:	sub	w0, w0, #0x1
  40fa74:	str	w0, [sp, #28]
  40fa78:	b	40fa1c <ferror@plt+0xd0ac>
  40fa7c:	nop
  40fa80:	ldp	x29, x30, [sp], #48
  40fa84:	ret
  40fa88:	sub	sp, sp, #0x20
  40fa8c:	str	x0, [sp, #8]
  40fa90:	str	x1, [sp]
  40fa94:	ldr	x0, [sp, #8]
  40fa98:	ldr	w0, [x0, #4]
  40fa9c:	add	w2, w0, #0x1
  40faa0:	ldr	x1, [sp, #8]
  40faa4:	str	w2, [x1, #4]
  40faa8:	mov	w1, w0
  40faac:	mov	x0, x1
  40fab0:	lsl	x0, x0, #2
  40fab4:	add	x0, x0, x1
  40fab8:	lsl	x0, x0, #3
  40fabc:	ldr	x1, [sp, #8]
  40fac0:	add	x0, x1, x0
  40fac4:	add	x0, x0, #0x8
  40fac8:	str	x0, [sp, #24]
  40facc:	ldr	x0, [sp, #24]
  40fad0:	ldr	x1, [sp]
  40fad4:	ldp	x2, x3, [x1]
  40fad8:	stp	x2, x3, [x0]
  40fadc:	ldp	x2, x3, [x1, #16]
  40fae0:	stp	x2, x3, [x0, #16]
  40fae4:	ldr	w1, [x1, #32]
  40fae8:	str	w1, [x0, #32]
  40faec:	ldr	x0, [sp, #24]
  40faf0:	add	sp, sp, #0x20
  40faf4:	ret
  40faf8:	sub	sp, sp, #0x10
  40fafc:	str	x0, [sp, #8]
  40fb00:	ldr	x0, [sp, #8]
  40fb04:	ldr	x0, [x0]
  40fb08:	ldrb	w0, [x0, #3]
  40fb0c:	and	w0, w0, #0xffffff80
  40fb10:	and	w0, w0, #0xff
  40fb14:	cmp	w0, #0x0
  40fb18:	cset	w0, ne  // ne = any
  40fb1c:	and	w0, w0, #0xff
  40fb20:	add	sp, sp, #0x10
  40fb24:	ret
  40fb28:	stp	x29, x30, [sp, #-48]!
  40fb2c:	mov	x29, sp
  40fb30:	str	x0, [sp, #24]
  40fb34:	mov	x0, #0x8                   	// #8
  40fb38:	str	x0, [sp, #40]
  40fb3c:	ldr	x0, [sp, #24]
  40fb40:	ldr	x0, [x0]
  40fb44:	cmp	x0, #0x0
  40fb48:	b.eq	40fb64 <ferror@plt+0xd1f4>  // b.none
  40fb4c:	ldr	x0, [sp, #24]
  40fb50:	ldr	x0, [x0]
  40fb54:	bl	402730 <free@plt>
  40fb58:	ldr	x0, [sp, #24]
  40fb5c:	str	xzr, [x0]
  40fb60:	b	40fb68 <ferror@plt+0xd1f8>
  40fb64:	nop
  40fb68:	ldp	x29, x30, [sp], #48
  40fb6c:	ret
  40fb70:	stp	x29, x30, [sp, #-32]!
  40fb74:	mov	x29, sp
  40fb78:	str	x0, [sp, #24]
  40fb7c:	str	w1, [sp, #20]
  40fb80:	ldr	x0, [sp, #24]
  40fb84:	ldr	x0, [x0]
  40fb88:	cmp	x0, #0x0
  40fb8c:	b.eq	40fbb4 <ferror@plt+0xd244>  // b.none
  40fb90:	ldr	x0, [sp, #24]
  40fb94:	ldr	x0, [x0]
  40fb98:	ldr	w1, [sp, #20]
  40fb9c:	bl	40ffb8 <ferror@plt+0xd648>
  40fba0:	and	w0, w0, #0xff
  40fba4:	cmp	w0, #0x0
  40fba8:	cset	w0, ne  // ne = any
  40fbac:	and	w0, w0, #0xff
  40fbb0:	b	40fbc4 <ferror@plt+0xd254>
  40fbb4:	ldr	w0, [sp, #20]
  40fbb8:	cmp	w0, #0x0
  40fbbc:	cset	w0, eq  // eq = none
  40fbc0:	and	w0, w0, #0xff
  40fbc4:	ldp	x29, x30, [sp], #32
  40fbc8:	ret
  40fbcc:	stp	x29, x30, [sp, #-64]!
  40fbd0:	mov	x29, sp
  40fbd4:	str	x0, [sp, #24]
  40fbd8:	str	w1, [sp, #20]
  40fbdc:	strb	w2, [sp, #19]
  40fbe0:	mov	x0, #0x8                   	// #8
  40fbe4:	str	x0, [sp, #40]
  40fbe8:	ldr	x0, [sp, #24]
  40fbec:	ldr	x0, [x0]
  40fbf0:	cmp	x0, #0x0
  40fbf4:	b.eq	40fc04 <ferror@plt+0xd294>  // b.none
  40fbf8:	ldr	x0, [sp, #24]
  40fbfc:	ldr	x0, [x0]
  40fc00:	b	40fc08 <ferror@plt+0xd298>
  40fc04:	mov	x0, #0x0                   	// #0
  40fc08:	ldrb	w2, [sp, #19]
  40fc0c:	ldr	w1, [sp, #20]
  40fc10:	bl	410074 <ferror@plt+0xd704>
  40fc14:	str	w0, [sp, #60]
  40fc18:	ldr	w0, [sp, #60]
  40fc1c:	bl	40fff8 <ferror@plt+0xd688>
  40fc20:	str	x0, [sp, #48]
  40fc24:	ldr	x0, [sp, #24]
  40fc28:	ldr	x0, [x0]
  40fc2c:	cmp	x0, #0x0
  40fc30:	b.eq	40fc44 <ferror@plt+0xd2d4>  // b.none
  40fc34:	ldr	x0, [sp, #24]
  40fc38:	ldr	x0, [x0]
  40fc3c:	bl	40f178 <ferror@plt+0xc808>
  40fc40:	b	40fc48 <ferror@plt+0xd2d8>
  40fc44:	mov	w0, #0x0                   	// #0
  40fc48:	str	w0, [sp, #36]
  40fc4c:	ldr	x0, [sp, #24]
  40fc50:	ldr	x0, [x0]
  40fc54:	ldr	x1, [sp, #48]
  40fc58:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  40fc5c:	mov	x1, x0
  40fc60:	ldr	x0, [sp, #24]
  40fc64:	str	x1, [x0]
  40fc68:	ldr	x0, [sp, #24]
  40fc6c:	ldr	x0, [x0]
  40fc70:	mov	w3, #0x0                   	// #0
  40fc74:	ldr	w2, [sp, #36]
  40fc78:	ldr	w1, [sp, #60]
  40fc7c:	bl	410014 <ferror@plt+0xd6a4>
  40fc80:	nop
  40fc84:	ldp	x29, x30, [sp], #64
  40fc88:	ret
  40fc8c:	sub	sp, sp, #0x10
  40fc90:	str	x0, [sp, #8]
  40fc94:	ldr	x0, [sp, #8]
  40fc98:	add	x0, x0, #0x8
  40fc9c:	add	sp, sp, #0x10
  40fca0:	ret
  40fca4:	stp	x29, x30, [sp, #-48]!
  40fca8:	mov	x29, sp
  40fcac:	str	x0, [sp, #40]
  40fcb0:	str	x1, [sp, #32]
  40fcb4:	str	w2, [sp, #28]
  40fcb8:	ldr	w0, [sp, #28]
  40fcbc:	cmp	w0, #0x0
  40fcc0:	b.eq	40fd0c <ferror@plt+0xd39c>  // b.none
  40fcc4:	ldr	x0, [sp, #40]
  40fcc8:	mov	x1, x0
  40fccc:	mov	x0, #0x8                   	// #8
  40fcd0:	bl	409ab8 <ferror@plt+0x7148>
  40fcd4:	mov	x1, x0
  40fcd8:	ldr	x0, [sp, #32]
  40fcdc:	ldr	x0, [x0]
  40fce0:	str	x0, [x1]
  40fce4:	ldr	x0, [sp, #40]
  40fce8:	add	x0, x0, #0x8
  40fcec:	str	x0, [sp, #40]
  40fcf0:	ldr	x0, [sp, #32]
  40fcf4:	add	x0, x0, #0x8
  40fcf8:	str	x0, [sp, #32]
  40fcfc:	ldr	w0, [sp, #28]
  40fd00:	sub	w0, w0, #0x1
  40fd04:	str	w0, [sp, #28]
  40fd08:	b	40fcb8 <ferror@plt+0xd348>
  40fd0c:	nop
  40fd10:	ldp	x29, x30, [sp], #48
  40fd14:	ret
  40fd18:	sub	sp, sp, #0x20
  40fd1c:	str	x0, [sp, #8]
  40fd20:	str	x1, [sp]
  40fd24:	ldr	x0, [sp, #8]
  40fd28:	ldr	w0, [x0, #4]
  40fd2c:	add	w2, w0, #0x1
  40fd30:	ldr	x1, [sp, #8]
  40fd34:	str	w2, [x1, #4]
  40fd38:	mov	w0, w0
  40fd3c:	lsl	x0, x0, #3
  40fd40:	ldr	x1, [sp, #8]
  40fd44:	add	x0, x1, x0
  40fd48:	add	x0, x0, #0x8
  40fd4c:	str	x0, [sp, #24]
  40fd50:	ldr	x0, [sp]
  40fd54:	ldr	x1, [x0]
  40fd58:	ldr	x0, [sp, #24]
  40fd5c:	str	x1, [x0]
  40fd60:	ldr	x0, [sp, #24]
  40fd64:	add	sp, sp, #0x20
  40fd68:	ret
  40fd6c:	sub	sp, sp, #0x10
  40fd70:	str	x0, [sp, #8]
  40fd74:	str	w1, [sp, #4]
  40fd78:	ldr	x0, [sp, #8]
  40fd7c:	ldr	w0, [x0]
  40fd80:	ubfx	x0, x0, #0, #31
  40fd84:	mov	w1, w0
  40fd88:	ldr	x0, [sp, #8]
  40fd8c:	ldr	w0, [x0, #4]
  40fd90:	sub	w0, w1, w0
  40fd94:	ldr	w1, [sp, #4]
  40fd98:	cmp	w1, w0
  40fd9c:	cset	w0, ls  // ls = plast
  40fda0:	and	w0, w0, #0xff
  40fda4:	add	sp, sp, #0x10
  40fda8:	ret
  40fdac:	sub	sp, sp, #0x10
  40fdb0:	str	w0, [sp, #12]
  40fdb4:	ldr	w1, [sp, #12]
  40fdb8:	mov	x0, x1
  40fdbc:	lsl	x0, x0, #2
  40fdc0:	add	x0, x0, x1
  40fdc4:	lsl	x0, x0, #3
  40fdc8:	add	x0, x0, #0x8
  40fdcc:	add	sp, sp, #0x10
  40fdd0:	ret
  40fdd4:	sub	sp, sp, #0x20
  40fdd8:	str	x0, [sp, #24]
  40fddc:	str	w1, [sp, #20]
  40fde0:	str	w2, [sp, #16]
  40fde4:	str	w3, [sp, #12]
  40fde8:	ldr	w0, [sp, #20]
  40fdec:	and	w2, w0, #0x7fffffff
  40fdf0:	ldr	x1, [sp, #24]
  40fdf4:	ldr	w0, [x1]
  40fdf8:	bfxil	w0, w2, #0, #31
  40fdfc:	str	w0, [x1]
  40fe00:	ldr	w0, [sp, #12]
  40fe04:	and	w0, w0, #0x1
  40fe08:	and	w2, w0, #0xff
  40fe0c:	ldr	x1, [sp, #24]
  40fe10:	ldrb	w0, [x1, #3]
  40fe14:	bfi	w0, w2, #7, #1
  40fe18:	strb	w0, [x1, #3]
  40fe1c:	ldr	x0, [sp, #24]
  40fe20:	ldr	w1, [sp, #16]
  40fe24:	str	w1, [x0, #4]
  40fe28:	nop
  40fe2c:	add	sp, sp, #0x20
  40fe30:	ret
  40fe34:	sub	sp, sp, #0x10
  40fe38:	str	x0, [sp, #8]
  40fe3c:	str	w1, [sp, #4]
  40fe40:	ldr	x0, [sp, #8]
  40fe44:	ldr	w0, [x0]
  40fe48:	ubfx	x0, x0, #0, #31
  40fe4c:	mov	w1, w0
  40fe50:	ldr	x0, [sp, #8]
  40fe54:	ldr	w0, [x0, #4]
  40fe58:	sub	w0, w1, w0
  40fe5c:	ldr	w1, [sp, #4]
  40fe60:	cmp	w1, w0
  40fe64:	cset	w0, ls  // ls = plast
  40fe68:	and	w0, w0, #0xff
  40fe6c:	add	sp, sp, #0x10
  40fe70:	ret
  40fe74:	sub	sp, sp, #0x10
  40fe78:	str	w0, [sp, #12]
  40fe7c:	ldr	w0, [sp, #12]
  40fe80:	add	x0, x0, #0x1
  40fe84:	lsl	x0, x0, #3
  40fe88:	add	sp, sp, #0x10
  40fe8c:	ret
  40fe90:	sub	sp, sp, #0x20
  40fe94:	str	x0, [sp, #24]
  40fe98:	str	w1, [sp, #20]
  40fe9c:	str	w2, [sp, #16]
  40fea0:	str	w3, [sp, #12]
  40fea4:	ldr	w0, [sp, #20]
  40fea8:	and	w2, w0, #0x7fffffff
  40feac:	ldr	x1, [sp, #24]
  40feb0:	ldr	w0, [x1]
  40feb4:	bfxil	w0, w2, #0, #31
  40feb8:	str	w0, [x1]
  40febc:	ldr	w0, [sp, #12]
  40fec0:	and	w0, w0, #0x1
  40fec4:	and	w2, w0, #0xff
  40fec8:	ldr	x1, [sp, #24]
  40fecc:	ldrb	w0, [x1, #3]
  40fed0:	bfi	w0, w2, #7, #1
  40fed4:	strb	w0, [x1, #3]
  40fed8:	ldr	x0, [sp, #24]
  40fedc:	ldr	w1, [sp, #16]
  40fee0:	str	w1, [x0, #4]
  40fee4:	nop
  40fee8:	add	sp, sp, #0x20
  40feec:	ret
  40fef0:	sub	sp, sp, #0x10
  40fef4:	str	x0, [sp, #8]
  40fef8:	str	w1, [sp, #4]
  40fefc:	ldr	x0, [sp, #8]
  40ff00:	ldr	w0, [x0]
  40ff04:	ubfx	x0, x0, #0, #31
  40ff08:	mov	w1, w0
  40ff0c:	ldr	x0, [sp, #8]
  40ff10:	ldr	w0, [x0, #4]
  40ff14:	sub	w0, w1, w0
  40ff18:	ldr	w1, [sp, #4]
  40ff1c:	cmp	w1, w0
  40ff20:	cset	w0, ls  // ls = plast
  40ff24:	and	w0, w0, #0xff
  40ff28:	add	sp, sp, #0x10
  40ff2c:	ret
  40ff30:	sub	sp, sp, #0x10
  40ff34:	str	w0, [sp, #12]
  40ff38:	ldr	w1, [sp, #12]
  40ff3c:	mov	x0, x1
  40ff40:	lsl	x0, x0, #2
  40ff44:	add	x0, x0, x1
  40ff48:	lsl	x0, x0, #3
  40ff4c:	add	x0, x0, #0x8
  40ff50:	add	sp, sp, #0x10
  40ff54:	ret
  40ff58:	sub	sp, sp, #0x20
  40ff5c:	str	x0, [sp, #24]
  40ff60:	str	w1, [sp, #20]
  40ff64:	str	w2, [sp, #16]
  40ff68:	str	w3, [sp, #12]
  40ff6c:	ldr	w0, [sp, #20]
  40ff70:	and	w2, w0, #0x7fffffff
  40ff74:	ldr	x1, [sp, #24]
  40ff78:	ldr	w0, [x1]
  40ff7c:	bfxil	w0, w2, #0, #31
  40ff80:	str	w0, [x1]
  40ff84:	ldr	w0, [sp, #12]
  40ff88:	and	w0, w0, #0x1
  40ff8c:	and	w2, w0, #0xff
  40ff90:	ldr	x1, [sp, #24]
  40ff94:	ldrb	w0, [x1, #3]
  40ff98:	bfi	w0, w2, #7, #1
  40ff9c:	strb	w0, [x1, #3]
  40ffa0:	ldr	x0, [sp, #24]
  40ffa4:	ldr	w1, [sp, #16]
  40ffa8:	str	w1, [x0, #4]
  40ffac:	nop
  40ffb0:	add	sp, sp, #0x20
  40ffb4:	ret
  40ffb8:	sub	sp, sp, #0x10
  40ffbc:	str	x0, [sp, #8]
  40ffc0:	str	w1, [sp, #4]
  40ffc4:	ldr	x0, [sp, #8]
  40ffc8:	ldr	w0, [x0]
  40ffcc:	ubfx	x0, x0, #0, #31
  40ffd0:	mov	w1, w0
  40ffd4:	ldr	x0, [sp, #8]
  40ffd8:	ldr	w0, [x0, #4]
  40ffdc:	sub	w0, w1, w0
  40ffe0:	ldr	w1, [sp, #4]
  40ffe4:	cmp	w1, w0
  40ffe8:	cset	w0, ls  // ls = plast
  40ffec:	and	w0, w0, #0xff
  40fff0:	add	sp, sp, #0x10
  40fff4:	ret
  40fff8:	sub	sp, sp, #0x10
  40fffc:	str	w0, [sp, #12]
  410000:	ldr	w0, [sp, #12]
  410004:	add	x0, x0, #0x1
  410008:	lsl	x0, x0, #3
  41000c:	add	sp, sp, #0x10
  410010:	ret
  410014:	sub	sp, sp, #0x20
  410018:	str	x0, [sp, #24]
  41001c:	str	w1, [sp, #20]
  410020:	str	w2, [sp, #16]
  410024:	str	w3, [sp, #12]
  410028:	ldr	w0, [sp, #20]
  41002c:	and	w2, w0, #0x7fffffff
  410030:	ldr	x1, [sp, #24]
  410034:	ldr	w0, [x1]
  410038:	bfxil	w0, w2, #0, #31
  41003c:	str	w0, [x1]
  410040:	ldr	w0, [sp, #12]
  410044:	and	w0, w0, #0x1
  410048:	and	w2, w0, #0xff
  41004c:	ldr	x1, [sp, #24]
  410050:	ldrb	w0, [x1, #3]
  410054:	bfi	w0, w2, #7, #1
  410058:	strb	w0, [x1, #3]
  41005c:	ldr	x0, [sp, #24]
  410060:	ldr	w1, [sp, #16]
  410064:	str	w1, [x0, #4]
  410068:	nop
  41006c:	add	sp, sp, #0x20
  410070:	ret
  410074:	stp	x29, x30, [sp, #-32]!
  410078:	mov	x29, sp
  41007c:	str	x0, [sp, #24]
  410080:	str	w1, [sp, #20]
  410084:	strb	w2, [sp, #19]
  410088:	ldrb	w0, [sp, #19]
  41008c:	cmp	w0, #0x0
  410090:	b.eq	4100bc <ferror@plt+0xd74c>  // b.none
  410094:	ldr	x0, [sp, #24]
  410098:	cmp	x0, #0x0
  41009c:	b.eq	4100ac <ferror@plt+0xd73c>  // b.none
  4100a0:	ldr	x0, [sp, #24]
  4100a4:	ldr	w0, [x0, #4]
  4100a8:	b	4100b0 <ferror@plt+0xd740>
  4100ac:	mov	w0, #0x0                   	// #0
  4100b0:	ldr	w1, [sp, #20]
  4100b4:	add	w0, w0, w1
  4100b8:	b	410110 <ferror@plt+0xd7a0>
  4100bc:	ldr	x0, [sp, #24]
  4100c0:	cmp	x0, #0x0
  4100c4:	b.ne	4100e0 <ferror@plt+0xd770>  // b.any
  4100c8:	ldr	w2, [sp, #20]
  4100cc:	ldr	w1, [sp, #20]
  4100d0:	mov	w0, #0x4                   	// #4
  4100d4:	cmp	w2, #0x4
  4100d8:	csel	w0, w1, w0, cs  // cs = hs, nlast
  4100dc:	b	410110 <ferror@plt+0xd7a0>
  4100e0:	ldr	x0, [sp, #24]
  4100e4:	ldr	w0, [x0]
  4100e8:	ubfx	x0, x0, #0, #31
  4100ec:	mov	w2, w0
  4100f0:	ldr	x0, [sp, #24]
  4100f4:	ldr	w1, [x0, #4]
  4100f8:	ldr	w0, [sp, #20]
  4100fc:	add	w0, w1, w0
  410100:	mov	w1, w0
  410104:	mov	w0, w2
  410108:	bl	418fd4 <ferror@plt+0x16664>
  41010c:	nop
  410110:	ldp	x29, x30, [sp], #32
  410114:	ret
  410118:	sub	sp, sp, #0x20
  41011c:	str	w0, [sp, #12]
  410120:	str	w1, [sp, #8]
  410124:	ldr	w1, [sp, #12]
  410128:	ldr	w0, [sp, #8]
  41012c:	sub	x0, x1, x0
  410130:	str	x0, [sp, #24]
  410134:	ldr	x0, [sp, #24]
  410138:	cmp	x0, #0x0
  41013c:	b.eq	41015c <ferror@plt+0xd7ec>  // b.none
  410140:	ldr	x0, [sp, #24]
  410144:	cmp	x0, #0x0
  410148:	b.le	410154 <ferror@plt+0xd7e4>
  41014c:	mov	w0, #0x1                   	// #1
  410150:	b	410160 <ferror@plt+0xd7f0>
  410154:	mov	w0, #0xffffffff            	// #-1
  410158:	b	410160 <ferror@plt+0xd7f0>
  41015c:	mov	w0, #0x0                   	// #0
  410160:	add	sp, sp, #0x20
  410164:	ret
  410168:	sub	sp, sp, #0x10
  41016c:	str	w0, [sp, #12]
  410170:	ldr	w0, [sp, #12]
  410174:	lsr	w0, w0, #31
  410178:	and	w0, w0, #0xff
  41017c:	add	sp, sp, #0x10
  410180:	ret
  410184:	sub	sp, sp, #0x10
  410188:	str	x0, [sp, #8]
  41018c:	ldr	x0, [sp, #8]
  410190:	add	sp, sp, #0x10
  410194:	ret
  410198:	sub	sp, sp, #0x10
  41019c:	str	x0, [sp, #8]
  4101a0:	ldr	x0, [sp, #8]
  4101a4:	add	sp, sp, #0x10
  4101a8:	ret
  4101ac:	stp	x29, x30, [sp, #-32]!
  4101b0:	mov	x29, sp
  4101b4:	str	x0, [sp, #24]
  4101b8:	mov	w1, #0x0                   	// #0
  4101bc:	ldr	x0, [sp, #24]
  4101c0:	bl	446a1c <ferror@plt+0x440ac>
  4101c4:	ldp	x29, x30, [sp], #32
  4101c8:	ret
  4101cc:	stp	x29, x30, [sp, #-32]!
  4101d0:	mov	x29, sp
  4101d4:	str	x0, [sp, #24]
  4101d8:	ldr	x0, [sp, #24]
  4101dc:	add	x0, x0, #0x8
  4101e0:	bl	4103f8 <ferror@plt+0xda88>
  4101e4:	ldp	x29, x30, [sp], #32
  4101e8:	ret
  4101ec:	sub	sp, sp, #0x10
  4101f0:	str	x0, [sp, #8]
  4101f4:	ldr	x0, [sp, #8]
  4101f8:	str	xzr, [x0]
  4101fc:	ldr	x0, [sp, #8]
  410200:	strb	wzr, [x0, #8]
  410204:	nop
  410208:	add	sp, sp, #0x10
  41020c:	ret
  410210:	stp	x29, x30, [sp, #-32]!
  410214:	mov	x29, sp
  410218:	str	x0, [sp, #24]
  41021c:	ldr	x0, [sp, #24]
  410220:	ldrb	w0, [x0, #8]
  410224:	cmp	w0, #0x0
  410228:	b.eq	410238 <ferror@plt+0xd8c8>  // b.none
  41022c:	ldr	x0, [sp, #24]
  410230:	ldr	x0, [x0]
  410234:	bl	402730 <free@plt>
  410238:	nop
  41023c:	ldp	x29, x30, [sp], #32
  410240:	ret
  410244:	sub	sp, sp, #0x10
  410248:	str	x0, [sp, #8]
  41024c:	ldr	x0, [sp, #8]
  410250:	ldr	x0, [x0, #16]
  410254:	add	sp, sp, #0x10
  410258:	ret
  41025c:	sub	sp, sp, #0x10
  410260:	str	x0, [sp, #8]
  410264:	ldr	x0, [sp, #8]
  410268:	ldr	w1, [x0]
  41026c:	ldr	x0, [sp, #8]
  410270:	ldr	w0, [x0, #4]
  410274:	cmp	w1, w0
  410278:	cset	w0, eq  // eq = none
  41027c:	and	w0, w0, #0xff
  410280:	add	sp, sp, #0x10
  410284:	ret
  410288:	sub	sp, sp, #0x20
  41028c:	str	x0, [sp, #24]
  410290:	str	x1, [sp, #16]
  410294:	str	x2, [sp, #8]
  410298:	ldr	x0, [sp, #24]
  41029c:	ldr	x1, [sp, #16]
  4102a0:	str	x1, [x0]
  4102a4:	ldr	x0, [sp, #24]
  4102a8:	ldr	x1, [sp, #8]
  4102ac:	str	x1, [x0, #8]
  4102b0:	nop
  4102b4:	add	sp, sp, #0x20
  4102b8:	ret
  4102bc:	sub	sp, sp, #0x10
  4102c0:	str	x0, [sp, #8]
  4102c4:	ldr	x0, [sp, #8]
  4102c8:	ldr	x0, [x0]
  4102cc:	cmp	x0, #0x0
  4102d0:	cset	w0, ne  // ne = any
  4102d4:	and	w0, w0, #0xff
  4102d8:	add	sp, sp, #0x10
  4102dc:	ret
  4102e0:	sub	sp, sp, #0x10
  4102e4:	str	x0, [sp, #8]
  4102e8:	ldr	x0, [sp, #8]
  4102ec:	ldr	x0, [x0, #8]
  4102f0:	add	sp, sp, #0x10
  4102f4:	ret
  4102f8:	sub	sp, sp, #0x10
  4102fc:	str	x0, [sp, #8]
  410300:	ldr	x0, [sp, #8]
  410304:	ldr	x0, [x0]
  410308:	add	sp, sp, #0x10
  41030c:	ret
  410310:	stp	x29, x30, [sp, #-48]!
  410314:	mov	x29, sp
  410318:	str	x0, [sp, #24]
  41031c:	str	w1, [sp, #20]
  410320:	str	w2, [sp, #16]
  410324:	ldr	w0, [sp, #20]
  410328:	cmp	w0, #0x0
  41032c:	b.ge	410348 <ferror@plt+0xd9d8>  // b.tcont
  410330:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410334:	add	x2, x0, #0x998
  410338:	mov	w1, #0x44                  	// #68
  41033c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410340:	add	x0, x0, #0x9a0
  410344:	bl	4099a4 <ferror@plt+0x7034>
  410348:	ldr	x0, [sp, #24]
  41034c:	ldr	x0, [x0, #8]
  410350:	mov	w1, w0
  410354:	ldr	w0, [sp, #20]
  410358:	cmp	w0, w1
  41035c:	b.lt	410378 <ferror@plt+0xda08>  // b.tstop
  410360:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410364:	add	x2, x0, #0x998
  410368:	mov	w1, #0x45                  	// #69
  41036c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410370:	add	x0, x0, #0x9a0
  410374:	bl	4099a4 <ferror@plt+0x7034>
  410378:	ldr	w0, [sp, #16]
  41037c:	cmp	w0, #0x0
  410380:	b.ge	41039c <ferror@plt+0xda2c>  // b.tcont
  410384:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410388:	add	x2, x0, #0x998
  41038c:	mov	w1, #0x46                  	// #70
  410390:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410394:	add	x0, x0, #0x9a0
  410398:	bl	4099a4 <ferror@plt+0x7034>
  41039c:	ldr	w1, [sp, #20]
  4103a0:	ldr	w0, [sp, #16]
  4103a4:	add	w0, w1, w0
  4103a8:	ldr	x1, [sp, #24]
  4103ac:	ldr	x1, [x1, #8]
  4103b0:	cmp	w0, w1
  4103b4:	b.le	4103d0 <ferror@plt+0xda60>
  4103b8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4103bc:	add	x2, x0, #0x998
  4103c0:	mov	w1, #0x47                  	// #71
  4103c4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4103c8:	add	x0, x0, #0x9a0
  4103cc:	bl	4099a4 <ferror@plt+0x7034>
  4103d0:	ldr	x0, [sp, #24]
  4103d4:	ldr	x1, [x0]
  4103d8:	ldrsw	x0, [sp, #20]
  4103dc:	add	x1, x1, x0
  4103e0:	ldrsw	x2, [sp, #16]
  4103e4:	add	x0, sp, #0x20
  4103e8:	bl	410288 <ferror@plt+0xd918>
  4103ec:	ldp	x0, x1, [sp, #32]
  4103f0:	ldp	x29, x30, [sp], #48
  4103f4:	ret
  4103f8:	sub	sp, sp, #0x10
  4103fc:	str	x0, [sp, #8]
  410400:	ldr	x0, [sp, #8]
  410404:	ldr	w0, [x0]
  410408:	add	sp, sp, #0x10
  41040c:	ret
  410410:	stp	x29, x30, [sp, #-32]!
  410414:	mov	x29, sp
  410418:	str	x0, [sp, #24]
  41041c:	str	x1, [sp, #16]
  410420:	ldr	x0, [sp, #24]
  410424:	ldr	x1, [sp, #16]
  410428:	bl	410550 <ferror@plt+0xdbe0>
  41042c:	nop
  410430:	ldp	x29, x30, [sp], #32
  410434:	ret
  410438:	stp	x29, x30, [sp, #-32]!
  41043c:	mov	x29, sp
  410440:	str	x0, [sp, #24]
  410444:	ldr	x0, [sp, #24]
  410448:	bl	41058c <ferror@plt+0xdc1c>
  41044c:	nop
  410450:	ldp	x29, x30, [sp], #32
  410454:	ret
  410458:	stp	x29, x30, [sp, #-32]!
  41045c:	mov	x29, sp
  410460:	str	x0, [sp, #24]
  410464:	str	x1, [sp, #16]
  410468:	mov	w2, #0x0                   	// #0
  41046c:	mov	w1, #0x1                   	// #1
  410470:	ldr	x0, [sp, #24]
  410474:	bl	4105e4 <ferror@plt+0xdc74>
  410478:	ldr	x1, [sp, #16]
  41047c:	ldr	x0, [sp, #24]
  410480:	bl	4106f8 <ferror@plt+0xdd88>
  410484:	ldp	x29, x30, [sp], #32
  410488:	ret
  41048c:	stp	x29, x30, [sp, #-32]!
  410490:	mov	x29, sp
  410494:	str	x0, [sp, #24]
  410498:	str	x1, [sp, #16]
  41049c:	ldr	x0, [sp, #24]
  4104a0:	ldr	x0, [x0]
  4104a4:	cmp	x0, #0x0
  4104a8:	b.eq	4104bc <ferror@plt+0xdb4c>  // b.none
  4104ac:	ldr	x0, [sp, #24]
  4104b0:	ldr	x0, [x0]
  4104b4:	ldr	x1, [sp, #16]
  4104b8:	bl	410720 <ferror@plt+0xddb0>
  4104bc:	nop
  4104c0:	ldp	x29, x30, [sp], #32
  4104c4:	ret
  4104c8:	stp	x29, x30, [sp, #-32]!
  4104cc:	mov	x29, sp
  4104d0:	str	x0, [sp, #24]
  4104d4:	ldr	x0, [sp, #24]
  4104d8:	ldr	x0, [x0]
  4104dc:	cmp	x0, #0x0
  4104e0:	b.eq	4104f4 <ferror@plt+0xdb84>  // b.none
  4104e4:	ldr	x0, [sp, #24]
  4104e8:	ldr	x0, [x0]
  4104ec:	bl	41078c <ferror@plt+0xde1c>
  4104f0:	b	4104f8 <ferror@plt+0xdb88>
  4104f4:	mov	w0, #0x0                   	// #0
  4104f8:	ldp	x29, x30, [sp], #32
  4104fc:	ret
  410500:	stp	x29, x30, [sp, #-32]!
  410504:	mov	x29, sp
  410508:	str	x0, [sp, #24]
  41050c:	str	w1, [sp, #20]
  410510:	ldr	x0, [sp, #24]
  410514:	ldr	x0, [x0]
  410518:	ldr	w1, [sp, #20]
  41051c:	bl	4107a4 <ferror@plt+0xde34>
  410520:	ldp	x29, x30, [sp], #32
  410524:	ret
  410528:	stp	x29, x30, [sp, #-32]!
  41052c:	mov	x29, sp
  410530:	str	x0, [sp, #24]
  410534:	str	w1, [sp, #20]
  410538:	ldr	x0, [sp, #24]
  41053c:	ldr	x0, [x0]
  410540:	ldr	w1, [sp, #20]
  410544:	bl	4107a4 <ferror@plt+0xde34>
  410548:	ldp	x29, x30, [sp], #32
  41054c:	ret
  410550:	stp	x29, x30, [sp, #-32]!
  410554:	mov	x29, sp
  410558:	str	x0, [sp, #24]
  41055c:	str	w1, [sp, #20]
  410560:	ldr	x0, [sp, #24]
  410564:	str	xzr, [x0]
  410568:	ldr	w0, [sp, #20]
  41056c:	cmp	w0, #0x0
  410570:	b.eq	410580 <ferror@plt+0xdc10>  // b.none
  410574:	ldr	w1, [sp, #20]
  410578:	ldr	x0, [sp, #24]
  41057c:	bl	4107cc <ferror@plt+0xde5c>
  410580:	nop
  410584:	ldp	x29, x30, [sp], #32
  410588:	ret
  41058c:	stp	x29, x30, [sp, #-32]!
  410590:	mov	x29, sp
  410594:	str	x0, [sp, #24]
  410598:	ldr	x0, [sp, #24]
  41059c:	ldr	x0, [x0]
  4105a0:	cmp	x0, #0x0
  4105a4:	b.eq	4105d8 <ferror@plt+0xdc68>  // b.none
  4105a8:	ldr	x0, [sp, #24]
  4105ac:	bl	4107f8 <ferror@plt+0xde88>
  4105b0:	and	w0, w0, #0xff
  4105b4:	cmp	w0, #0x0
  4105b8:	b.eq	4105cc <ferror@plt+0xdc5c>  // b.none
  4105bc:	ldr	x0, [sp, #24]
  4105c0:	ldr	x0, [x0]
  4105c4:	str	wzr, [x0, #4]
  4105c8:	b	4105dc <ferror@plt+0xdc6c>
  4105cc:	ldr	x0, [sp, #24]
  4105d0:	bl	410828 <ferror@plt+0xdeb8>
  4105d4:	b	4105dc <ferror@plt+0xdc6c>
  4105d8:	nop
  4105dc:	ldp	x29, x30, [sp], #32
  4105e0:	ret
  4105e4:	stp	x29, x30, [sp, #-80]!
  4105e8:	mov	x29, sp
  4105ec:	str	x19, [sp, #16]
  4105f0:	str	x0, [sp, #40]
  4105f4:	str	w1, [sp, #36]
  4105f8:	strb	w2, [sp, #35]
  4105fc:	ldr	w0, [sp, #36]
  410600:	mov	w1, w0
  410604:	ldr	x0, [sp, #40]
  410608:	bl	410870 <ferror@plt+0xdf00>
  41060c:	and	w0, w0, #0xff
  410610:	cmp	w0, #0x0
  410614:	b.eq	410620 <ferror@plt+0xdcb0>  // b.none
  410618:	mov	w0, #0x0                   	// #0
  41061c:	b	4106ec <ferror@plt+0xdd7c>
  410620:	ldr	x0, [sp, #40]
  410624:	ldr	x0, [x0]
  410628:	str	x0, [sp, #64]
  41062c:	str	wzr, [sp, #76]
  410630:	ldr	x0, [sp, #40]
  410634:	ldr	x0, [x0]
  410638:	cmp	x0, #0x0
  41063c:	b.eq	41065c <ferror@plt+0xdcec>  // b.none
  410640:	ldr	x0, [sp, #40]
  410644:	bl	4107f8 <ferror@plt+0xde88>
  410648:	and	w0, w0, #0xff
  41064c:	cmp	w0, #0x0
  410650:	b.eq	41065c <ferror@plt+0xdcec>  // b.none
  410654:	mov	w0, #0x1                   	// #1
  410658:	b	410660 <ferror@plt+0xdcf0>
  41065c:	mov	w0, #0x0                   	// #0
  410660:	strb	w0, [sp, #63]
  410664:	ldrb	w0, [sp, #63]
  410668:	cmp	w0, #0x0
  41066c:	b.eq	410694 <ferror@plt+0xdd24>  // b.none
  410670:	ldr	x0, [sp, #40]
  410674:	str	xzr, [x0]
  410678:	ldr	x0, [sp, #64]
  41067c:	bl	41078c <ferror@plt+0xde1c>
  410680:	str	w0, [sp, #76]
  410684:	ldr	w1, [sp, #36]
  410688:	ldr	w0, [sp, #76]
  41068c:	add	w0, w1, w0
  410690:	str	w0, [sp, #36]
  410694:	ldr	x0, [sp, #40]
  410698:	ldrb	w2, [sp, #35]
  41069c:	ldr	w1, [sp, #36]
  4106a0:	bl	4108cc <ferror@plt+0xdf5c>
  4106a4:	ldrb	w0, [sp, #63]
  4106a8:	cmp	w0, #0x0
  4106ac:	b.eq	4106e8 <ferror@plt+0xdd78>  // b.none
  4106b0:	ldr	x0, [sp, #40]
  4106b4:	ldr	x0, [x0]
  4106b8:	bl	41098c <ferror@plt+0xe01c>
  4106bc:	mov	x19, x0
  4106c0:	ldr	x0, [sp, #64]
  4106c4:	bl	41098c <ferror@plt+0xe01c>
  4106c8:	ldr	w2, [sp, #76]
  4106cc:	mov	x1, x0
  4106d0:	mov	x0, x19
  4106d4:	bl	4109a4 <ferror@plt+0xe034>
  4106d8:	ldr	x0, [sp, #40]
  4106dc:	ldr	x0, [x0]
  4106e0:	ldr	w1, [sp, #76]
  4106e4:	str	w1, [x0, #4]
  4106e8:	mov	w0, #0x1                   	// #1
  4106ec:	ldr	x19, [sp, #16]
  4106f0:	ldp	x29, x30, [sp], #80
  4106f4:	ret
  4106f8:	stp	x29, x30, [sp, #-32]!
  4106fc:	mov	x29, sp
  410700:	str	x0, [sp, #24]
  410704:	str	x1, [sp, #16]
  410708:	ldr	x0, [sp, #24]
  41070c:	ldr	x0, [x0]
  410710:	ldr	x1, [sp, #16]
  410714:	bl	410a18 <ferror@plt+0xe0a8>
  410718:	ldp	x29, x30, [sp], #32
  41071c:	ret
  410720:	stp	x29, x30, [sp, #-48]!
  410724:	mov	x29, sp
  410728:	str	x19, [sp, #16]
  41072c:	str	x0, [sp, #40]
  410730:	str	x1, [sp, #32]
  410734:	ldr	x0, [sp, #40]
  410738:	bl	41078c <ferror@plt+0xde1c>
  41073c:	cmp	w0, #0x1
  410740:	cset	w0, hi  // hi = pmore
  410744:	and	w0, w0, #0xff
  410748:	cmp	w0, #0x0
  41074c:	b.eq	41077c <ferror@plt+0xde0c>  // b.none
  410750:	ldr	x0, [sp, #40]
  410754:	bl	41098c <ferror@plt+0xe01c>
  410758:	mov	x19, x0
  41075c:	ldr	x0, [sp, #40]
  410760:	bl	41078c <ferror@plt+0xde1c>
  410764:	mov	w0, w0
  410768:	ldr	x3, [sp, #32]
  41076c:	mov	x2, #0x8                   	// #8
  410770:	mov	x1, x0
  410774:	mov	x0, x19
  410778:	bl	424110 <ferror@plt+0x217a0>
  41077c:	nop
  410780:	ldr	x19, [sp, #16]
  410784:	ldp	x29, x30, [sp], #48
  410788:	ret
  41078c:	sub	sp, sp, #0x10
  410790:	str	x0, [sp, #8]
  410794:	ldr	x0, [sp, #8]
  410798:	ldr	w0, [x0, #4]
  41079c:	add	sp, sp, #0x10
  4107a0:	ret
  4107a4:	sub	sp, sp, #0x10
  4107a8:	str	x0, [sp, #8]
  4107ac:	str	w1, [sp, #4]
  4107b0:	ldr	w0, [sp, #4]
  4107b4:	lsl	x0, x0, #3
  4107b8:	ldr	x1, [sp, #8]
  4107bc:	add	x0, x1, x0
  4107c0:	add	x0, x0, #0x8
  4107c4:	add	sp, sp, #0x10
  4107c8:	ret
  4107cc:	stp	x29, x30, [sp, #-32]!
  4107d0:	mov	x29, sp
  4107d4:	str	x0, [sp, #24]
  4107d8:	str	w1, [sp, #20]
  4107dc:	mov	w2, #0x1                   	// #1
  4107e0:	ldr	w1, [sp, #20]
  4107e4:	ldr	x0, [sp, #24]
  4107e8:	bl	4105e4 <ferror@plt+0xdc74>
  4107ec:	and	w0, w0, #0xff
  4107f0:	ldp	x29, x30, [sp], #32
  4107f4:	ret
  4107f8:	sub	sp, sp, #0x10
  4107fc:	str	x0, [sp, #8]
  410800:	ldr	x0, [sp, #8]
  410804:	ldr	x0, [x0]
  410808:	ldrb	w0, [x0, #3]
  41080c:	and	w0, w0, #0xffffff80
  410810:	and	w0, w0, #0xff
  410814:	cmp	w0, #0x0
  410818:	cset	w0, ne  // ne = any
  41081c:	and	w0, w0, #0xff
  410820:	add	sp, sp, #0x10
  410824:	ret
  410828:	stp	x29, x30, [sp, #-48]!
  41082c:	mov	x29, sp
  410830:	str	x0, [sp, #24]
  410834:	mov	x0, #0x8                   	// #8
  410838:	str	x0, [sp, #40]
  41083c:	ldr	x0, [sp, #24]
  410840:	ldr	x0, [x0]
  410844:	cmp	x0, #0x0
  410848:	b.eq	410864 <ferror@plt+0xdef4>  // b.none
  41084c:	ldr	x0, [sp, #24]
  410850:	ldr	x0, [x0]
  410854:	bl	402730 <free@plt>
  410858:	ldr	x0, [sp, #24]
  41085c:	str	xzr, [x0]
  410860:	b	410868 <ferror@plt+0xdef8>
  410864:	nop
  410868:	ldp	x29, x30, [sp], #48
  41086c:	ret
  410870:	stp	x29, x30, [sp, #-32]!
  410874:	mov	x29, sp
  410878:	str	x0, [sp, #24]
  41087c:	str	w1, [sp, #20]
  410880:	ldr	x0, [sp, #24]
  410884:	ldr	x0, [x0]
  410888:	cmp	x0, #0x0
  41088c:	b.eq	4108b4 <ferror@plt+0xdf44>  // b.none
  410890:	ldr	x0, [sp, #24]
  410894:	ldr	x0, [x0]
  410898:	ldr	w1, [sp, #20]
  41089c:	bl	410a6c <ferror@plt+0xe0fc>
  4108a0:	and	w0, w0, #0xff
  4108a4:	cmp	w0, #0x0
  4108a8:	cset	w0, ne  // ne = any
  4108ac:	and	w0, w0, #0xff
  4108b0:	b	4108c4 <ferror@plt+0xdf54>
  4108b4:	ldr	w0, [sp, #20]
  4108b8:	cmp	w0, #0x0
  4108bc:	cset	w0, eq  // eq = none
  4108c0:	and	w0, w0, #0xff
  4108c4:	ldp	x29, x30, [sp], #32
  4108c8:	ret
  4108cc:	stp	x29, x30, [sp, #-64]!
  4108d0:	mov	x29, sp
  4108d4:	str	x0, [sp, #24]
  4108d8:	str	w1, [sp, #20]
  4108dc:	strb	w2, [sp, #19]
  4108e0:	mov	x0, #0x8                   	// #8
  4108e4:	str	x0, [sp, #40]
  4108e8:	ldr	x0, [sp, #24]
  4108ec:	ldr	x0, [x0]
  4108f0:	cmp	x0, #0x0
  4108f4:	b.eq	410904 <ferror@plt+0xdf94>  // b.none
  4108f8:	ldr	x0, [sp, #24]
  4108fc:	ldr	x0, [x0]
  410900:	b	410908 <ferror@plt+0xdf98>
  410904:	mov	x0, #0x0                   	// #0
  410908:	ldrb	w2, [sp, #19]
  41090c:	ldr	w1, [sp, #20]
  410910:	bl	410074 <ferror@plt+0xd704>
  410914:	str	w0, [sp, #60]
  410918:	ldr	w0, [sp, #60]
  41091c:	bl	410aac <ferror@plt+0xe13c>
  410920:	str	x0, [sp, #48]
  410924:	ldr	x0, [sp, #24]
  410928:	ldr	x0, [x0]
  41092c:	cmp	x0, #0x0
  410930:	b.eq	410944 <ferror@plt+0xdfd4>  // b.none
  410934:	ldr	x0, [sp, #24]
  410938:	ldr	x0, [x0]
  41093c:	bl	41078c <ferror@plt+0xde1c>
  410940:	b	410948 <ferror@plt+0xdfd8>
  410944:	mov	w0, #0x0                   	// #0
  410948:	str	w0, [sp, #36]
  41094c:	ldr	x0, [sp, #24]
  410950:	ldr	x0, [x0]
  410954:	ldr	x1, [sp, #48]
  410958:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  41095c:	mov	x1, x0
  410960:	ldr	x0, [sp, #24]
  410964:	str	x1, [x0]
  410968:	ldr	x0, [sp, #24]
  41096c:	ldr	x0, [x0]
  410970:	mov	w3, #0x0                   	// #0
  410974:	ldr	w2, [sp, #36]
  410978:	ldr	w1, [sp, #60]
  41097c:	bl	410ac8 <ferror@plt+0xe158>
  410980:	nop
  410984:	ldp	x29, x30, [sp], #64
  410988:	ret
  41098c:	sub	sp, sp, #0x10
  410990:	str	x0, [sp, #8]
  410994:	ldr	x0, [sp, #8]
  410998:	add	x0, x0, #0x8
  41099c:	add	sp, sp, #0x10
  4109a0:	ret
  4109a4:	stp	x29, x30, [sp, #-48]!
  4109a8:	mov	x29, sp
  4109ac:	str	x0, [sp, #40]
  4109b0:	str	x1, [sp, #32]
  4109b4:	str	w2, [sp, #28]
  4109b8:	ldr	w0, [sp, #28]
  4109bc:	cmp	w0, #0x0
  4109c0:	b.eq	410a0c <ferror@plt+0xe09c>  // b.none
  4109c4:	ldr	x0, [sp, #40]
  4109c8:	mov	x1, x0
  4109cc:	mov	x0, #0x8                   	// #8
  4109d0:	bl	409ab8 <ferror@plt+0x7148>
  4109d4:	mov	x1, x0
  4109d8:	ldr	x0, [sp, #32]
  4109dc:	ldr	x0, [x0]
  4109e0:	str	x0, [x1]
  4109e4:	ldr	x0, [sp, #40]
  4109e8:	add	x0, x0, #0x8
  4109ec:	str	x0, [sp, #40]
  4109f0:	ldr	x0, [sp, #32]
  4109f4:	add	x0, x0, #0x8
  4109f8:	str	x0, [sp, #32]
  4109fc:	ldr	w0, [sp, #28]
  410a00:	sub	w0, w0, #0x1
  410a04:	str	w0, [sp, #28]
  410a08:	b	4109b8 <ferror@plt+0xe048>
  410a0c:	nop
  410a10:	ldp	x29, x30, [sp], #48
  410a14:	ret
  410a18:	sub	sp, sp, #0x20
  410a1c:	str	x0, [sp, #8]
  410a20:	str	x1, [sp]
  410a24:	ldr	x0, [sp, #8]
  410a28:	ldr	w0, [x0, #4]
  410a2c:	add	w2, w0, #0x1
  410a30:	ldr	x1, [sp, #8]
  410a34:	str	w2, [x1, #4]
  410a38:	mov	w0, w0
  410a3c:	lsl	x0, x0, #3
  410a40:	ldr	x1, [sp, #8]
  410a44:	add	x0, x1, x0
  410a48:	add	x0, x0, #0x8
  410a4c:	str	x0, [sp, #24]
  410a50:	ldr	x0, [sp]
  410a54:	ldr	x1, [x0]
  410a58:	ldr	x0, [sp, #24]
  410a5c:	str	x1, [x0]
  410a60:	ldr	x0, [sp, #24]
  410a64:	add	sp, sp, #0x20
  410a68:	ret
  410a6c:	sub	sp, sp, #0x10
  410a70:	str	x0, [sp, #8]
  410a74:	str	w1, [sp, #4]
  410a78:	ldr	x0, [sp, #8]
  410a7c:	ldr	w0, [x0]
  410a80:	ubfx	x0, x0, #0, #31
  410a84:	mov	w1, w0
  410a88:	ldr	x0, [sp, #8]
  410a8c:	ldr	w0, [x0, #4]
  410a90:	sub	w0, w1, w0
  410a94:	ldr	w1, [sp, #4]
  410a98:	cmp	w1, w0
  410a9c:	cset	w0, ls  // ls = plast
  410aa0:	and	w0, w0, #0xff
  410aa4:	add	sp, sp, #0x10
  410aa8:	ret
  410aac:	sub	sp, sp, #0x10
  410ab0:	str	w0, [sp, #12]
  410ab4:	ldr	w0, [sp, #12]
  410ab8:	add	x0, x0, #0x1
  410abc:	lsl	x0, x0, #3
  410ac0:	add	sp, sp, #0x10
  410ac4:	ret
  410ac8:	sub	sp, sp, #0x20
  410acc:	str	x0, [sp, #24]
  410ad0:	str	w1, [sp, #20]
  410ad4:	str	w2, [sp, #16]
  410ad8:	str	w3, [sp, #12]
  410adc:	ldr	w0, [sp, #20]
  410ae0:	and	w2, w0, #0x7fffffff
  410ae4:	ldr	x1, [sp, #24]
  410ae8:	ldr	w0, [x1]
  410aec:	bfxil	w0, w2, #0, #31
  410af0:	str	w0, [x1]
  410af4:	ldr	w0, [sp, #12]
  410af8:	and	w0, w0, #0x1
  410afc:	and	w2, w0, #0xff
  410b00:	ldr	x1, [sp, #24]
  410b04:	ldrb	w0, [x1, #3]
  410b08:	bfi	w0, w2, #7, #1
  410b0c:	strb	w0, [x1, #3]
  410b10:	ldr	x0, [sp, #24]
  410b14:	ldr	w1, [sp, #16]
  410b18:	str	w1, [x0, #4]
  410b1c:	nop
  410b20:	add	sp, sp, #0x20
  410b24:	ret
  410b28:	stp	x29, x30, [sp, #-32]!
  410b2c:	mov	x29, sp
  410b30:	str	x0, [sp, #24]
  410b34:	ldr	x0, [sp, #24]
  410b38:	mov	w1, #0x1                   	// #1
  410b3c:	strb	w1, [x0]
  410b40:	ldr	x0, [sp, #24]
  410b44:	add	x4, x0, #0x8
  410b48:	adrp	x0, 411000 <ferror@plt+0xe690>
  410b4c:	add	x3, x0, #0x60
  410b50:	mov	x2, #0x0                   	// #0
  410b54:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  410b58:	add	x1, x0, #0x6d0
  410b5c:	mov	x0, x4
  410b60:	bl	4125c4 <ferror@plt+0xfc54>
  410b64:	nop
  410b68:	ldp	x29, x30, [sp], #32
  410b6c:	ret
  410b70:	stp	x29, x30, [sp, #-48]!
  410b74:	mov	x29, sp
  410b78:	str	x0, [sp, #24]
  410b7c:	str	x1, [sp, #16]
  410b80:	ldr	x0, [sp, #24]
  410b84:	ldrb	w0, [x0]
  410b88:	eor	w0, w0, #0x1
  410b8c:	and	w0, w0, #0xff
  410b90:	cmp	w0, #0x0
  410b94:	b.ne	410c2c <ferror@plt+0xe2bc>  // b.any
  410b98:	ldr	x0, [sp, #16]
  410b9c:	bl	4122d4 <ferror@plt+0xf964>
  410ba0:	and	w0, w0, #0xff
  410ba4:	cmp	w0, #0x0
  410ba8:	b.eq	410bb8 <ferror@plt+0xe248>  // b.none
  410bac:	ldr	x0, [sp, #24]
  410bb0:	strb	wzr, [x0]
  410bb4:	b	410c30 <ferror@plt+0xe2c0>
  410bb8:	str	wzr, [sp, #44]
  410bbc:	ldr	x0, [sp, #16]
  410bc0:	bl	409be4 <ferror@plt+0x7274>
  410bc4:	mov	w1, w0
  410bc8:	ldr	w0, [sp, #44]
  410bcc:	cmp	w0, w1
  410bd0:	cset	w0, cc  // cc = lo, ul, last
  410bd4:	and	w0, w0, #0xff
  410bd8:	cmp	w0, #0x0
  410bdc:	b.eq	410c30 <ferror@plt+0xe2c0>  // b.none
  410be0:	ldr	w0, [sp, #44]
  410be4:	mov	w1, w0
  410be8:	ldr	x0, [sp, #16]
  410bec:	bl	409c04 <ferror@plt+0x7294>
  410bf0:	str	x0, [sp, #32]
  410bf4:	ldr	x1, [sp, #32]
  410bf8:	ldr	x0, [sp, #24]
  410bfc:	bl	410dd0 <ferror@plt+0xe460>
  410c00:	and	w0, w0, #0xff
  410c04:	eor	w0, w0, #0x1
  410c08:	and	w0, w0, #0xff
  410c0c:	cmp	w0, #0x0
  410c10:	b.eq	410c1c <ferror@plt+0xe2ac>  // b.none
  410c14:	ldr	x0, [sp, #24]
  410c18:	strb	wzr, [x0]
  410c1c:	ldr	w0, [sp, #44]
  410c20:	add	w0, w0, #0x1
  410c24:	str	w0, [sp, #44]
  410c28:	b	410bbc <ferror@plt+0xe24c>
  410c2c:	nop
  410c30:	ldp	x29, x30, [sp], #48
  410c34:	ret
  410c38:	stp	x29, x30, [sp, #-48]!
  410c3c:	mov	x29, sp
  410c40:	str	x0, [sp, #24]
  410c44:	str	x1, [sp, #16]
  410c48:	ldr	x0, [sp, #24]
  410c4c:	ldrb	w0, [x0]
  410c50:	eor	w0, w0, #0x1
  410c54:	and	w0, w0, #0xff
  410c58:	cmp	w0, #0x0
  410c5c:	b.eq	410c68 <ferror@plt+0xe2f8>  // b.none
  410c60:	mov	x0, #0x0                   	// #0
  410c64:	b	410c84 <ferror@plt+0xe314>
  410c68:	ldr	x1, [sp, #16]
  410c6c:	ldr	x0, [sp, #24]
  410c70:	bl	410f4c <ferror@plt+0xe5dc>
  410c74:	str	x0, [sp, #40]
  410c78:	ldr	x0, [sp, #40]
  410c7c:	bl	4110a0 <ferror@plt+0xe730>
  410c80:	nop
  410c84:	ldp	x29, x30, [sp], #48
  410c88:	ret
  410c8c:	stp	x29, x30, [sp, #-64]!
  410c90:	mov	x29, sp
  410c94:	str	x0, [sp, #40]
  410c98:	str	x1, [sp, #32]
  410c9c:	str	w2, [sp, #28]
  410ca0:	str	w3, [sp, #24]
  410ca4:	ldr	x1, [sp, #32]
  410ca8:	ldr	x0, [sp, #40]
  410cac:	bl	410f00 <ferror@plt+0xe590>
  410cb0:	str	x0, [sp, #56]
  410cb4:	ldr	x0, [sp, #56]
  410cb8:	cmp	x0, #0x0
  410cbc:	b.ne	410cc8 <ferror@plt+0xe358>  // b.any
  410cc0:	ldr	w0, [sp, #24]
  410cc4:	b	410cdc <ferror@plt+0xe36c>
  410cc8:	ldr	w2, [sp, #24]
  410ccc:	ldr	w1, [sp, #28]
  410cd0:	ldr	x0, [sp, #56]
  410cd4:	bl	411180 <ferror@plt+0xe810>
  410cd8:	nop
  410cdc:	ldp	x29, x30, [sp], #64
  410ce0:	ret
  410ce4:	stp	x29, x30, [sp, #-128]!
  410ce8:	mov	x29, sp
  410cec:	str	x19, [sp, #16]
  410cf0:	str	x0, [sp, #40]
  410cf4:	strb	w1, [sp, #39]
  410cf8:	ldr	x0, [sp, #40]
  410cfc:	ldrb	w0, [x0]
  410d00:	eor	w0, w0, #0x1
  410d04:	and	w0, w0, #0xff
  410d08:	cmp	w0, #0x0
  410d0c:	b.eq	410d18 <ferror@plt+0xe3a8>  // b.none
  410d10:	mov	x19, #0x0                   	// #0
  410d14:	b	410d54 <ferror@plt+0xe3e4>
  410d18:	add	x0, sp, #0x38
  410d1c:	mov	w1, #0x0                   	// #0
  410d20:	bl	4178e4 <ferror@plt+0x14f74>
  410d24:	add	x0, sp, #0x38
  410d28:	ldrb	w2, [sp, #39]
  410d2c:	mov	x1, x0
  410d30:	ldr	x0, [sp, #40]
  410d34:	bl	410d64 <ferror@plt+0xe3f4>
  410d38:	add	x0, sp, #0x38
  410d3c:	bl	417b04 <ferror@plt+0x15194>
  410d40:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  410d44:	mov	x19, x0
  410d48:	nop
  410d4c:	add	x0, sp, #0x38
  410d50:	bl	4179c8 <ferror@plt+0x15058>
  410d54:	mov	x0, x19
  410d58:	ldr	x19, [sp, #16]
  410d5c:	ldp	x29, x30, [sp], #128
  410d60:	ret
  410d64:	stp	x29, x30, [sp, #-64]!
  410d68:	mov	x29, sp
  410d6c:	str	x0, [sp, #40]
  410d70:	str	x1, [sp, #32]
  410d74:	strb	w2, [sp, #31]
  410d78:	ldr	x0, [sp, #40]
  410d7c:	ldrb	w0, [x0]
  410d80:	eor	w0, w0, #0x1
  410d84:	and	w0, w0, #0xff
  410d88:	cmp	w0, #0x0
  410d8c:	b.ne	410dc4 <ferror@plt+0xe454>  // b.any
  410d90:	add	x0, sp, #0x30
  410d94:	ldrb	w2, [sp, #31]
  410d98:	ldr	x1, [sp, #32]
  410d9c:	bl	412368 <ferror@plt+0xf9f8>
  410da0:	ldr	x0, [sp, #40]
  410da4:	add	x3, x0, #0x8
  410da8:	add	x0, sp, #0x30
  410dac:	mov	x2, x0
  410db0:	adrp	x0, 412000 <ferror@plt+0xf690>
  410db4:	add	x1, x0, #0x39c
  410db8:	mov	x0, x3
  410dbc:	bl	412610 <ferror@plt+0xfca0>
  410dc0:	b	410dc8 <ferror@plt+0xe458>
  410dc4:	nop
  410dc8:	ldp	x29, x30, [sp], #64
  410dcc:	ret
  410dd0:	stp	x29, x30, [sp, #-144]!
  410dd4:	mov	x29, sp
  410dd8:	stp	x19, x20, [sp, #16]
  410ddc:	stp	x21, x22, [sp, #32]
  410de0:	str	x0, [sp, #56]
  410de4:	str	x1, [sp, #48]
  410de8:	ldr	x0, [sp, #48]
  410dec:	bl	409c50 <ferror@plt+0x72e0>
  410df0:	mov	w1, w0
  410df4:	add	x0, sp, #0x68
  410df8:	mov	x8, x0
  410dfc:	mov	w0, w1
  410e00:	bl	41e610 <ferror@plt+0x1bca0>
  410e04:	ldr	x0, [sp, #48]
  410e08:	bl	409c68 <ferror@plt+0x72f8>
  410e0c:	mov	w1, w0
  410e10:	add	x0, sp, #0x48
  410e14:	mov	x8, x0
  410e18:	mov	w0, w1
  410e1c:	bl	41e610 <ferror@plt+0x1bca0>
  410e20:	ldr	x1, [sp, #104]
  410e24:	ldr	x0, [sp, #72]
  410e28:	cmp	x1, x0
  410e2c:	b.eq	410e38 <ferror@plt+0xe4c8>  // b.none
  410e30:	mov	w0, #0x0                   	// #0
  410e34:	b	410ef0 <ferror@plt+0xe580>
  410e38:	ldr	w1, [sp, #112]
  410e3c:	ldr	w0, [sp, #80]
  410e40:	cmp	w1, w0
  410e44:	b.eq	410e50 <ferror@plt+0xe4e0>  // b.none
  410e48:	mov	w0, #0x0                   	// #0
  410e4c:	b	410ef0 <ferror@plt+0xe580>
  410e50:	ldr	w0, [sp, #116]
  410e54:	cmp	w0, #0x0
  410e58:	b.ne	410e64 <ferror@plt+0xe4f4>  // b.any
  410e5c:	mov	w0, #0x0                   	// #0
  410e60:	b	410ef0 <ferror@plt+0xe580>
  410e64:	ldr	w0, [sp, #84]
  410e68:	cmp	w0, #0x0
  410e6c:	b.ne	410e78 <ferror@plt+0xe508>  // b.any
  410e70:	mov	w0, #0x0                   	// #0
  410e74:	b	410ef0 <ferror@plt+0xe580>
  410e78:	ldr	x0, [sp, #104]
  410e7c:	mov	x1, x0
  410e80:	ldr	x0, [sp, #56]
  410e84:	bl	410f4c <ferror@plt+0xe5dc>
  410e88:	str	x0, [sp, #136]
  410e8c:	ldr	x0, [sp, #56]
  410e90:	ldrb	w0, [x0]
  410e94:	eor	w0, w0, #0x1
  410e98:	and	w0, w0, #0xff
  410e9c:	cmp	w0, #0x0
  410ea0:	b.eq	410eac <ferror@plt+0xe53c>  // b.none
  410ea4:	mov	w0, #0x0                   	// #0
  410ea8:	b	410ef0 <ferror@plt+0xe580>
  410eac:	ldr	w19, [sp, #112]
  410eb0:	ldr	w20, [sp, #116]
  410eb4:	ldr	w21, [sp, #84]
  410eb8:	ldr	x0, [sp, #48]
  410ebc:	bl	409c80 <ferror@plt+0x7310>
  410ec0:	mov	x22, x0
  410ec4:	ldr	x0, [sp, #48]
  410ec8:	bl	410244 <ferror@plt+0xd8d4>
  410ecc:	mov	w5, w0
  410ed0:	mov	x4, x22
  410ed4:	mov	w3, w21
  410ed8:	mov	w2, w20
  410edc:	mov	w1, w19
  410ee0:	ldr	x0, [sp, #136]
  410ee4:	bl	411114 <ferror@plt+0xe7a4>
  410ee8:	and	w0, w0, #0xff
  410eec:	nop
  410ef0:	ldp	x19, x20, [sp, #16]
  410ef4:	ldp	x21, x22, [sp, #32]
  410ef8:	ldp	x29, x30, [sp], #144
  410efc:	ret
  410f00:	stp	x29, x30, [sp, #-32]!
  410f04:	mov	x29, sp
  410f08:	str	x0, [sp, #24]
  410f0c:	str	x1, [sp, #16]
  410f10:	ldr	x0, [sp, #16]
  410f14:	cmp	x0, #0x0
  410f18:	b.ne	410f34 <ferror@plt+0xe5c4>  // b.any
  410f1c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410f20:	add	x2, x0, #0xc58
  410f24:	mov	w1, #0x140                 	// #320
  410f28:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410f2c:	add	x0, x0, #0xc68
  410f30:	bl	4099a4 <ferror@plt+0x7034>
  410f34:	ldr	x0, [sp, #24]
  410f38:	add	x0, x0, #0x8
  410f3c:	ldr	x1, [sp, #16]
  410f40:	bl	412640 <ferror@plt+0xfcd0>
  410f44:	ldp	x29, x30, [sp], #32
  410f48:	ret
  410f4c:	stp	x29, x30, [sp, #-64]!
  410f50:	mov	x29, sp
  410f54:	str	x19, [sp, #16]
  410f58:	str	x0, [sp, #40]
  410f5c:	str	x1, [sp, #32]
  410f60:	ldr	x0, [sp, #32]
  410f64:	cmp	x0, #0x0
  410f68:	b.ne	410f84 <ferror@plt+0xe614>  // b.any
  410f6c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410f70:	add	x2, x0, #0xc88
  410f74:	mov	w1, #0x149                 	// #329
  410f78:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  410f7c:	add	x0, x0, #0xc68
  410f80:	bl	4099a4 <ferror@plt+0x7034>
  410f84:	ldr	x1, [sp, #32]
  410f88:	ldr	x0, [sp, #40]
  410f8c:	bl	410f00 <ferror@plt+0xe590>
  410f90:	str	x0, [sp, #56]
  410f94:	ldr	x0, [sp, #56]
  410f98:	cmp	x0, #0x0
  410f9c:	b.eq	410fa8 <ferror@plt+0xe638>  // b.none
  410fa0:	ldr	x0, [sp, #56]
  410fa4:	b	410fdc <ferror@plt+0xe66c>
  410fa8:	mov	x0, #0x30                  	// #48
  410fac:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  410fb0:	mov	x19, x0
  410fb4:	ldr	x1, [sp, #32]
  410fb8:	mov	x0, x19
  410fbc:	bl	411008 <ferror@plt+0xe698>
  410fc0:	str	x19, [sp, #56]
  410fc4:	ldr	x0, [sp, #40]
  410fc8:	add	x0, x0, #0x8
  410fcc:	ldr	x2, [sp, #56]
  410fd0:	ldr	x1, [sp, #32]
  410fd4:	bl	412670 <ferror@plt+0xfd00>
  410fd8:	ldr	x0, [sp, #56]
  410fdc:	ldr	x19, [sp, #16]
  410fe0:	ldp	x29, x30, [sp], #64
  410fe4:	ret
  410fe8:	sub	sp, sp, #0x10
  410fec:	str	w0, [sp, #12]
  410ff0:	str	w1, [sp, #8]
  410ff4:	ldr	w1, [sp, #12]
  410ff8:	ldr	w0, [sp, #8]
  410ffc:	sub	w0, w1, w0
  411000:	add	sp, sp, #0x10
  411004:	ret
  411008:	stp	x29, x30, [sp, #-32]!
  41100c:	mov	x29, sp
  411010:	str	x0, [sp, #24]
  411014:	str	x1, [sp, #16]
  411018:	ldr	x0, [sp, #24]
  41101c:	ldr	x1, [sp, #16]
  411020:	str	x1, [x0]
  411024:	ldr	x0, [sp, #24]
  411028:	add	x4, x0, #0x8
  41102c:	adrp	x0, 411000 <ferror@plt+0xe690>
  411030:	add	x3, x0, #0xd24
  411034:	mov	x2, #0x0                   	// #0
  411038:	adrp	x0, 410000 <ferror@plt+0xd690>
  41103c:	add	x1, x0, #0xfe8
  411040:	mov	x0, x4
  411044:	bl	4126a0 <ferror@plt+0xfd30>
  411048:	ldr	x0, [sp, #24]
  41104c:	mov	w1, #0xffffffff            	// #-1
  411050:	str	w1, [x0, #40]
  411054:	nop
  411058:	ldp	x29, x30, [sp], #32
  41105c:	ret
  411060:	stp	x29, x30, [sp, #-48]!
  411064:	mov	x29, sp
  411068:	str	x19, [sp, #16]
  41106c:	str	x0, [sp, #40]
  411070:	ldr	x19, [sp, #40]
  411074:	cmp	x19, #0x0
  411078:	b.eq	411090 <ferror@plt+0xe720>  // b.none
  41107c:	mov	x0, x19
  411080:	bl	412568 <ferror@plt+0xfbf8>
  411084:	mov	x1, #0x30                  	// #48
  411088:	mov	x0, x19
  41108c:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  411090:	nop
  411094:	ldr	x19, [sp, #16]
  411098:	ldp	x29, x30, [sp], #48
  41109c:	ret
  4110a0:	stp	x29, x30, [sp, #-128]!
  4110a4:	mov	x29, sp
  4110a8:	str	x19, [sp, #16]
  4110ac:	str	x0, [sp, #40]
  4110b0:	add	x0, sp, #0x38
  4110b4:	mov	w1, #0x0                   	// #0
  4110b8:	bl	4178e4 <ferror@plt+0x14f74>
  4110bc:	add	x0, sp, #0x38
  4110c0:	mov	x1, x0
  4110c4:	ldr	x0, [sp, #40]
  4110c8:	bl	4111d0 <ferror@plt+0xe860>
  4110cc:	and	w0, w0, #0xff
  4110d0:	eor	w0, w0, #0x1
  4110d4:	and	w0, w0, #0xff
  4110d8:	cmp	w0, #0x0
  4110dc:	b.eq	4110e8 <ferror@plt+0xe778>  // b.none
  4110e0:	mov	x19, #0x0                   	// #0
  4110e4:	b	4110fc <ferror@plt+0xe78c>
  4110e8:	add	x0, sp, #0x38
  4110ec:	bl	417b04 <ferror@plt+0x15194>
  4110f0:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  4110f4:	mov	x19, x0
  4110f8:	nop
  4110fc:	add	x0, sp, #0x38
  411100:	bl	4179c8 <ferror@plt+0x15058>
  411104:	mov	x0, x19
  411108:	ldr	x19, [sp, #16]
  41110c:	ldp	x29, x30, [sp], #128
  411110:	ret
  411114:	stp	x29, x30, [sp, #-64]!
  411118:	mov	x29, sp
  41111c:	str	x0, [sp, #40]
  411120:	str	w1, [sp, #36]
  411124:	str	w2, [sp, #32]
  411128:	str	w3, [sp, #28]
  41112c:	str	x4, [sp, #16]
  411130:	str	w5, [sp, #24]
  411134:	ldr	w1, [sp, #36]
  411138:	ldr	x0, [sp, #40]
  41113c:	bl	411a0c <ferror@plt+0xf09c>
  411140:	str	x0, [sp, #56]
  411144:	ldr	x0, [sp, #56]
  411148:	cmp	x0, #0x0
  41114c:	b.ne	411158 <ferror@plt+0xe7e8>  // b.any
  411150:	mov	w0, #0x0                   	// #0
  411154:	b	411178 <ferror@plt+0xe808>
  411158:	ldr	w4, [sp, #24]
  41115c:	ldr	x3, [sp, #16]
  411160:	ldr	w2, [sp, #28]
  411164:	ldr	w1, [sp, #32]
  411168:	ldr	x0, [sp, #56]
  41116c:	bl	411dc4 <ferror@plt+0xf454>
  411170:	and	w0, w0, #0xff
  411174:	nop
  411178:	ldp	x29, x30, [sp], #64
  41117c:	ret
  411180:	stp	x29, x30, [sp, #-48]!
  411184:	mov	x29, sp
  411188:	str	x0, [sp, #24]
  41118c:	str	w1, [sp, #20]
  411190:	str	w2, [sp, #16]
  411194:	ldr	w1, [sp, #20]
  411198:	ldr	x0, [sp, #24]
  41119c:	bl	4119e4 <ferror@plt+0xf074>
  4111a0:	str	x0, [sp, #40]
  4111a4:	ldr	x0, [sp, #40]
  4111a8:	cmp	x0, #0x0
  4111ac:	b.ne	4111b8 <ferror@plt+0xe848>  // b.any
  4111b0:	ldr	w0, [sp, #16]
  4111b4:	b	4111c8 <ferror@plt+0xe858>
  4111b8:	ldr	w1, [sp, #16]
  4111bc:	ldr	x0, [sp, #40]
  4111c0:	bl	411d64 <ferror@plt+0xf3f4>
  4111c4:	nop
  4111c8:	ldp	x29, x30, [sp], #48
  4111cc:	ret
  4111d0:	stp	x29, x30, [sp, #-96]!
  4111d4:	mov	x29, sp
  4111d8:	str	x0, [sp, #24]
  4111dc:	str	x1, [sp, #16]
  4111e0:	add	x0, sp, #0x3f
  4111e4:	mov	x1, x0
  4111e8:	ldr	x0, [sp, #24]
  4111ec:	bl	411ad4 <ferror@plt+0xf164>
  4111f0:	str	w0, [sp, #76]
  4111f4:	mov	w0, #0x1                   	// #1
  4111f8:	str	w0, [sp, #92]
  4111fc:	ldr	w1, [sp, #92]
  411200:	ldr	w0, [sp, #76]
  411204:	cmp	w1, w0
  411208:	b.gt	4112f4 <ferror@plt+0xe984>
  41120c:	ldr	w1, [sp, #92]
  411210:	ldr	x0, [sp, #24]
  411214:	bl	4119e4 <ferror@plt+0xf074>
  411218:	str	x0, [sp, #64]
  41121c:	ldr	x0, [sp, #64]
  411220:	cmp	x0, #0x0
  411224:	b.eq	411238 <ferror@plt+0xe8c8>  // b.none
  411228:	ldr	x1, [sp, #16]
  41122c:	ldr	x0, [sp, #64]
  411230:	bl	412098 <ferror@plt+0xf728>
  411234:	b	4112c8 <ferror@plt+0xe958>
  411238:	ldr	x0, [sp, #24]
  41123c:	ldr	x0, [x0]
  411240:	ldr	w1, [sp, #92]
  411244:	bl	41e4b0 <ferror@plt+0x1bb40>
  411248:	stp	x0, x1, [sp, #40]
  41124c:	add	x0, sp, #0x28
  411250:	bl	4102bc <ferror@plt+0xd94c>
  411254:	and	w0, w0, #0xff
  411258:	eor	w0, w0, #0x1
  41125c:	and	w0, w0, #0xff
  411260:	cmp	w0, #0x0
  411264:	b.eq	411270 <ferror@plt+0xe900>  // b.none
  411268:	mov	w0, #0x0                   	// #0
  41126c:	b	411318 <ferror@plt+0xe9a8>
  411270:	str	xzr, [sp, #80]
  411274:	add	x0, sp, #0x28
  411278:	bl	4102e0 <ferror@plt+0xd970>
  41127c:	mov	x1, x0
  411280:	ldr	x0, [sp, #80]
  411284:	cmp	x0, x1
  411288:	cset	w0, cc  // cc = lo, ul, last
  41128c:	and	w0, w0, #0xff
  411290:	cmp	w0, #0x0
  411294:	b.eq	4112c8 <ferror@plt+0xe958>  // b.none
  411298:	ldr	x0, [sp, #80]
  41129c:	mov	w1, w0
  4112a0:	add	x0, sp, #0x28
  4112a4:	bl	4122ec <ferror@plt+0xf97c>
  4112a8:	and	w0, w0, #0xff
  4112ac:	mov	w1, w0
  4112b0:	ldr	x0, [sp, #16]
  4112b4:	bl	417d58 <ferror@plt+0x153e8>
  4112b8:	ldr	x0, [sp, #80]
  4112bc:	add	x0, x0, #0x1
  4112c0:	str	x0, [sp, #80]
  4112c4:	b	411274 <ferror@plt+0xe904>
  4112c8:	ldr	w1, [sp, #92]
  4112cc:	ldr	w0, [sp, #76]
  4112d0:	cmp	w1, w0
  4112d4:	b.ge	4112e4 <ferror@plt+0xe974>  // b.tcont
  4112d8:	mov	w1, #0xa                   	// #10
  4112dc:	ldr	x0, [sp, #16]
  4112e0:	bl	417d58 <ferror@plt+0x153e8>
  4112e4:	ldr	w0, [sp, #92]
  4112e8:	add	w0, w0, #0x1
  4112ec:	str	w0, [sp, #92]
  4112f0:	b	4111fc <ferror@plt+0xe88c>
  4112f4:	ldrb	w0, [sp, #63]
  4112f8:	eor	w0, w0, #0x1
  4112fc:	and	w0, w0, #0xff
  411300:	cmp	w0, #0x0
  411304:	b.eq	411314 <ferror@plt+0xe9a4>  // b.none
  411308:	mov	w1, #0xa                   	// #10
  41130c:	ldr	x0, [sp, #16]
  411310:	bl	417d58 <ferror@plt+0x153e8>
  411314:	mov	w0, #0x1                   	// #1
  411318:	ldp	x29, x30, [sp], #96
  41131c:	ret
  411320:	stp	x29, x30, [sp, #-112]!
  411324:	mov	x29, sp
  411328:	str	x19, [sp, #16]
  41132c:	str	x0, [sp, #56]
  411330:	str	x1, [sp, #48]
  411334:	strb	w2, [sp, #47]
  411338:	ldrb	w0, [sp, #47]
  41133c:	cmp	w0, #0x0
  411340:	b.eq	4113b8 <ferror@plt+0xea48>  // b.none
  411344:	ldr	x0, [sp, #48]
  411348:	ldrb	w2, [x0, #67]
  41134c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411350:	add	x1, x0, #0xca0
  411354:	mov	w0, w2
  411358:	bl	409c98 <ferror@plt+0x7328>
  41135c:	mov	x1, x0
  411360:	ldr	x0, [sp, #48]
  411364:	bl	417e58 <ferror@plt+0x154e8>
  411368:	ldr	x0, [sp, #56]
  41136c:	ldr	x0, [x0]
  411370:	mov	x2, x0
  411374:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411378:	add	x1, x0, #0xcb0
  41137c:	ldr	x0, [sp, #48]
  411380:	bl	417b6c <ferror@plt+0x151fc>
  411384:	ldr	x0, [sp, #56]
  411388:	ldr	x0, [x0]
  41138c:	mov	x2, x0
  411390:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411394:	add	x1, x0, #0xcb8
  411398:	ldr	x0, [sp, #48]
  41139c:	bl	417b6c <ferror@plt+0x151fc>
  4113a0:	ldr	x0, [sp, #48]
  4113a4:	ldrb	w0, [x0, #67]
  4113a8:	bl	40a030 <ferror@plt+0x76c0>
  4113ac:	mov	x1, x0
  4113b0:	ldr	x0, [sp, #48]
  4113b4:	bl	417e58 <ferror@plt+0x154e8>
  4113b8:	ldr	x0, [sp, #56]
  4113bc:	add	x0, x0, #0x8
  4113c0:	bl	412718 <ferror@plt+0xfda8>
  4113c4:	str	x0, [sp, #104]
  4113c8:	add	x0, sp, #0x43
  4113cc:	mov	x1, x0
  4113d0:	ldr	x0, [sp, #56]
  4113d4:	bl	411ad4 <ferror@plt+0xf164>
  4113d8:	str	w0, [sp, #84]
  4113dc:	mov	w0, #0x3                   	// #3
  4113e0:	str	w0, [sp, #80]
  4113e4:	str	wzr, [sp, #100]
  4113e8:	ldr	x0, [sp, #104]
  4113ec:	cmp	x0, #0x0
  4113f0:	b.eq	411574 <ferror@plt+0xec04>  // b.none
  4113f4:	ldr	x0, [sp, #104]
  4113f8:	bl	41247c <ferror@plt+0xfb0c>
  4113fc:	str	w0, [sp, #96]
  411400:	ldr	w0, [sp, #96]
  411404:	sub	w0, w0, #0x3
  411408:	str	w0, [sp, #96]
  41140c:	ldr	w0, [sp, #96]
  411410:	cmp	w0, #0x0
  411414:	b.gt	411420 <ferror@plt+0xeab0>
  411418:	mov	w0, #0x1                   	// #1
  41141c:	str	w0, [sp, #96]
  411420:	ldr	x0, [sp, #56]
  411424:	add	x19, x0, #0x8
  411428:	ldr	x0, [sp, #104]
  41142c:	bl	41247c <ferror@plt+0xfb0c>
  411430:	mov	w1, w0
  411434:	mov	x0, x19
  411438:	bl	412738 <ferror@plt+0xfdc8>
  41143c:	str	x0, [sp, #72]
  411440:	ldr	x0, [sp, #72]
  411444:	cmp	x0, #0x0
  411448:	b.eq	4114b4 <ferror@plt+0xeb44>  // b.none
  41144c:	ldr	x0, [sp, #104]
  411450:	bl	41247c <ferror@plt+0xfb0c>
  411454:	add	w0, w0, #0x3
  411458:	str	w0, [sp, #92]
  41145c:	ldr	x0, [sp, #104]
  411460:	bl	4124ac <ferror@plt+0xfb3c>
  411464:	and	w0, w0, #0xff
  411468:	eor	w0, w0, #0x1
  41146c:	and	w0, w0, #0xff
  411470:	cmp	w0, #0x0
  411474:	b.eq	411484 <ferror@plt+0xeb14>  // b.none
  411478:	ldr	w0, [sp, #92]
  41147c:	sub	w0, w0, #0x1
  411480:	str	w0, [sp, #92]
  411484:	ldr	x0, [sp, #72]
  411488:	bl	41247c <ferror@plt+0xfb0c>
  41148c:	sub	w0, w0, #0x3
  411490:	ldr	w1, [sp, #92]
  411494:	cmp	w1, w0
  411498:	cset	w0, ge  // ge = tcont
  41149c:	and	w0, w0, #0xff
  4114a0:	cmp	w0, #0x0
  4114a4:	b.eq	4114bc <ferror@plt+0xeb4c>  // b.none
  4114a8:	ldr	x0, [sp, #72]
  4114ac:	str	x0, [sp, #104]
  4114b0:	b	411420 <ferror@plt+0xeab0>
  4114b4:	nop
  4114b8:	b	4114c0 <ferror@plt+0xeb50>
  4114bc:	nop
  4114c0:	ldr	x0, [sp, #104]
  4114c4:	bl	41247c <ferror@plt+0xfb0c>
  4114c8:	str	w0, [sp, #88]
  4114cc:	ldr	w0, [sp, #88]
  4114d0:	add	w0, w0, #0x3
  4114d4:	str	w0, [sp, #88]
  4114d8:	ldr	x0, [sp, #104]
  4114dc:	bl	4124ac <ferror@plt+0xfb3c>
  4114e0:	and	w0, w0, #0xff
  4114e4:	eor	w0, w0, #0x1
  4114e8:	and	w0, w0, #0xff
  4114ec:	cmp	w0, #0x0
  4114f0:	b.eq	411500 <ferror@plt+0xeb90>  // b.none
  4114f4:	ldr	w0, [sp, #88]
  4114f8:	sub	w0, w0, #0x1
  4114fc:	str	w0, [sp, #88]
  411500:	ldr	w1, [sp, #88]
  411504:	ldr	w0, [sp, #84]
  411508:	cmp	w1, w0
  41150c:	b.le	411518 <ferror@plt+0xeba8>
  411510:	ldr	w0, [sp, #84]
  411514:	str	w0, [sp, #88]
  411518:	ldr	w1, [sp, #96]
  41151c:	ldr	w0, [sp, #100]
  411520:	add	w0, w1, w0
  411524:	str	w0, [sp, #68]
  411528:	ldr	w4, [sp, #68]
  41152c:	ldr	w3, [sp, #88]
  411530:	ldr	w2, [sp, #96]
  411534:	ldr	x1, [sp, #48]
  411538:	ldr	x0, [sp, #56]
  41153c:	bl	411584 <ferror@plt+0xec14>
  411540:	mov	w1, w0
  411544:	ldr	w0, [sp, #100]
  411548:	add	w0, w0, w1
  41154c:	str	w0, [sp, #100]
  411550:	ldr	x0, [sp, #56]
  411554:	add	x19, x0, #0x8
  411558:	ldr	x0, [sp, #104]
  41155c:	bl	41247c <ferror@plt+0xfb0c>
  411560:	mov	w1, w0
  411564:	mov	x0, x19
  411568:	bl	412738 <ferror@plt+0xfdc8>
  41156c:	str	x0, [sp, #104]
  411570:	b	4113e8 <ferror@plt+0xea78>
  411574:	nop
  411578:	ldr	x19, [sp, #16]
  41157c:	ldp	x29, x30, [sp], #112
  411580:	ret
  411584:	stp	x29, x30, [sp, #-112]!
  411588:	mov	x29, sp
  41158c:	str	x19, [sp, #16]
  411590:	str	x0, [sp, #56]
  411594:	str	x1, [sp, #48]
  411598:	str	w2, [sp, #44]
  41159c:	str	w3, [sp, #40]
  4115a0:	str	w4, [sp, #36]
  4115a4:	ldr	w1, [sp, #40]
  4115a8:	ldr	w0, [sp, #44]
  4115ac:	sub	w0, w1, w0
  4115b0:	add	w0, w0, #0x1
  4115b4:	str	w0, [sp, #104]
  4115b8:	ldr	w2, [sp, #40]
  4115bc:	ldr	w1, [sp, #44]
  4115c0:	ldr	x0, [sp, #56]
  4115c4:	bl	411954 <ferror@plt+0xefe4>
  4115c8:	str	w0, [sp, #100]
  4115cc:	ldr	x0, [sp, #48]
  4115d0:	ldrb	w2, [x0, #67]
  4115d4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4115d8:	add	x1, x0, #0xcc0
  4115dc:	mov	w0, w2
  4115e0:	bl	409c98 <ferror@plt+0x7328>
  4115e4:	mov	x1, x0
  4115e8:	ldr	x0, [sp, #48]
  4115ec:	bl	417e58 <ferror@plt+0x154e8>
  4115f0:	ldr	w5, [sp, #100]
  4115f4:	ldr	w4, [sp, #36]
  4115f8:	ldr	w3, [sp, #104]
  4115fc:	ldr	w2, [sp, #44]
  411600:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411604:	add	x1, x0, #0xcd0
  411608:	ldr	x0, [sp, #48]
  41160c:	bl	417b6c <ferror@plt+0x151fc>
  411610:	ldr	x0, [sp, #48]
  411614:	ldrb	w0, [x0, #67]
  411618:	bl	40a030 <ferror@plt+0x76c0>
  41161c:	mov	x1, x0
  411620:	ldr	x0, [sp, #48]
  411624:	bl	417e58 <ferror@plt+0x154e8>
  411628:	ldr	w0, [sp, #44]
  41162c:	str	w0, [sp, #108]
  411630:	ldr	w1, [sp, #108]
  411634:	ldr	w0, [sp, #40]
  411638:	cmp	w1, w0
  41163c:	b.gt	411704 <ferror@plt+0xed94>
  411640:	ldr	w1, [sp, #108]
  411644:	ldr	x0, [sp, #56]
  411648:	bl	4119e4 <ferror@plt+0xf074>
  41164c:	str	x0, [sp, #88]
  411650:	ldr	x0, [sp, #88]
  411654:	cmp	x0, #0x0
  411658:	b.eq	4116b8 <ferror@plt+0xed48>  // b.none
  41165c:	ldr	w0, [sp, #108]
  411660:	str	w0, [sp, #84]
  411664:	ldr	w1, [sp, #108]
  411668:	ldr	x0, [sp, #56]
  41166c:	bl	4119e4 <ferror@plt+0xf074>
  411670:	cmp	x0, #0x0
  411674:	cset	w0, ne  // ne = any
  411678:	and	w0, w0, #0xff
  41167c:	cmp	w0, #0x0
  411680:	b.eq	411694 <ferror@plt+0xed24>  // b.none
  411684:	ldr	w0, [sp, #108]
  411688:	add	w0, w0, #0x1
  41168c:	str	w0, [sp, #108]
  411690:	b	411664 <ferror@plt+0xecf4>
  411694:	ldr	w0, [sp, #108]
  411698:	sub	w0, w0, #0x1
  41169c:	str	w0, [sp, #80]
  4116a0:	ldr	w3, [sp, #80]
  4116a4:	ldr	w2, [sp, #84]
  4116a8:	ldr	x1, [sp, #48]
  4116ac:	ldr	x0, [sp, #56]
  4116b0:	bl	41171c <ferror@plt+0xedac>
  4116b4:	b	411630 <ferror@plt+0xecc0>
  4116b8:	ldr	x0, [sp, #56]
  4116bc:	ldr	x0, [x0]
  4116c0:	ldr	w1, [sp, #108]
  4116c4:	bl	41e4b0 <ferror@plt+0x1bb40>
  4116c8:	stp	x0, x1, [sp, #64]
  4116cc:	add	x0, sp, #0x40
  4116d0:	bl	4102f8 <ferror@plt+0xd988>
  4116d4:	mov	x19, x0
  4116d8:	add	x0, sp, #0x40
  4116dc:	bl	4102e0 <ferror@plt+0xd970>
  4116e0:	mov	w3, w0
  4116e4:	mov	x2, x19
  4116e8:	mov	w1, #0x20                  	// #32
  4116ec:	ldr	x0, [sp, #48]
  4116f0:	bl	4118d4 <ferror@plt+0xef64>
  4116f4:	ldr	w0, [sp, #108]
  4116f8:	add	w0, w0, #0x1
  4116fc:	str	w0, [sp, #108]
  411700:	b	411630 <ferror@plt+0xecc0>
  411704:	ldr	w1, [sp, #100]
  411708:	ldr	w0, [sp, #104]
  41170c:	sub	w0, w1, w0
  411710:	ldr	x19, [sp, #16]
  411714:	ldp	x29, x30, [sp], #112
  411718:	ret
  41171c:	stp	x29, x30, [sp, #-112]!
  411720:	mov	x29, sp
  411724:	str	x19, [sp, #16]
  411728:	str	x0, [sp, #56]
  41172c:	str	x1, [sp, #48]
  411730:	str	w2, [sp, #44]
  411734:	str	w3, [sp, #40]
  411738:	ldr	x0, [sp, #48]
  41173c:	ldrb	w2, [x0, #67]
  411740:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411744:	add	x1, x0, #0xce8
  411748:	mov	w0, w2
  41174c:	bl	409c98 <ferror@plt+0x7328>
  411750:	mov	x1, x0
  411754:	ldr	x0, [sp, #48]
  411758:	bl	417e58 <ferror@plt+0x154e8>
  41175c:	ldr	w0, [sp, #44]
  411760:	str	w0, [sp, #108]
  411764:	ldr	w1, [sp, #108]
  411768:	ldr	w0, [sp, #40]
  41176c:	cmp	w1, w0
  411770:	b.gt	411808 <ferror@plt+0xee98>
  411774:	ldr	w1, [sp, #108]
  411778:	ldr	x0, [sp, #56]
  41177c:	bl	4119e4 <ferror@plt+0xf074>
  411780:	str	x0, [sp, #96]
  411784:	ldr	x0, [sp, #96]
  411788:	cmp	x0, #0x0
  41178c:	b.ne	4117a8 <ferror@plt+0xee38>  // b.any
  411790:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411794:	add	x2, x0, #0xcf8
  411798:	mov	w1, #0x239                 	// #569
  41179c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4117a0:	add	x0, x0, #0xc68
  4117a4:	bl	4099a4 <ferror@plt+0x7034>
  4117a8:	ldr	x0, [sp, #96]
  4117ac:	bl	4124ac <ferror@plt+0xfb3c>
  4117b0:	and	w0, w0, #0xff
  4117b4:	cmp	w0, #0x0
  4117b8:	b.eq	4117f8 <ferror@plt+0xee88>  // b.none
  4117bc:	ldr	x0, [sp, #56]
  4117c0:	ldr	x0, [x0]
  4117c4:	ldr	w1, [sp, #108]
  4117c8:	bl	41e4b0 <ferror@plt+0x1bb40>
  4117cc:	stp	x0, x1, [sp, #72]
  4117d0:	add	x0, sp, #0x48
  4117d4:	bl	4102f8 <ferror@plt+0xd988>
  4117d8:	mov	x19, x0
  4117dc:	add	x0, sp, #0x48
  4117e0:	bl	4102e0 <ferror@plt+0xd970>
  4117e4:	mov	w3, w0
  4117e8:	mov	x2, x19
  4117ec:	mov	w1, #0x2d                  	// #45
  4117f0:	ldr	x0, [sp, #48]
  4117f4:	bl	4118d4 <ferror@plt+0xef64>
  4117f8:	ldr	w0, [sp, #108]
  4117fc:	add	w0, w0, #0x1
  411800:	str	w0, [sp, #108]
  411804:	b	411764 <ferror@plt+0xedf4>
  411808:	ldr	x0, [sp, #48]
  41180c:	ldrb	w0, [x0, #67]
  411810:	bl	40a030 <ferror@plt+0x76c0>
  411814:	mov	x1, x0
  411818:	ldr	x0, [sp, #48]
  41181c:	bl	417e58 <ferror@plt+0x154e8>
  411820:	ldr	x0, [sp, #48]
  411824:	ldrb	w2, [x0, #67]
  411828:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41182c:	add	x1, x0, #0xd18
  411830:	mov	w0, w2
  411834:	bl	409c98 <ferror@plt+0x7328>
  411838:	mov	x1, x0
  41183c:	ldr	x0, [sp, #48]
  411840:	bl	417e58 <ferror@plt+0x154e8>
  411844:	ldr	w0, [sp, #44]
  411848:	str	w0, [sp, #104]
  41184c:	ldr	w1, [sp, #104]
  411850:	ldr	w0, [sp, #40]
  411854:	cmp	w1, w0
  411858:	b.gt	4118ac <ferror@plt+0xef3c>
  41185c:	ldr	w1, [sp, #104]
  411860:	ldr	x0, [sp, #56]
  411864:	bl	4119e4 <ferror@plt+0xf074>
  411868:	str	x0, [sp, #88]
  41186c:	ldr	x0, [sp, #88]
  411870:	cmp	x0, #0x0
  411874:	b.ne	411890 <ferror@plt+0xef20>  // b.any
  411878:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41187c:	add	x2, x0, #0xcf8
  411880:	mov	w1, #0x24b                 	// #587
  411884:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411888:	add	x0, x0, #0xc68
  41188c:	bl	4099a4 <ferror@plt+0x7034>
  411890:	ldr	x1, [sp, #48]
  411894:	ldr	x0, [sp, #88]
  411898:	bl	41211c <ferror@plt+0xf7ac>
  41189c:	ldr	w0, [sp, #104]
  4118a0:	add	w0, w0, #0x1
  4118a4:	str	w0, [sp, #104]
  4118a8:	b	41184c <ferror@plt+0xeedc>
  4118ac:	ldr	x0, [sp, #48]
  4118b0:	ldrb	w0, [x0, #67]
  4118b4:	bl	40a030 <ferror@plt+0x76c0>
  4118b8:	mov	x1, x0
  4118bc:	ldr	x0, [sp, #48]
  4118c0:	bl	417e58 <ferror@plt+0x154e8>
  4118c4:	nop
  4118c8:	ldr	x19, [sp, #16]
  4118cc:	ldp	x29, x30, [sp], #112
  4118d0:	ret
  4118d4:	stp	x29, x30, [sp, #-64]!
  4118d8:	mov	x29, sp
  4118dc:	str	x0, [sp, #40]
  4118e0:	strb	w1, [sp, #39]
  4118e4:	str	x2, [sp, #24]
  4118e8:	str	w3, [sp, #32]
  4118ec:	ldrb	w0, [sp, #39]
  4118f0:	mov	w1, w0
  4118f4:	ldr	x0, [sp, #40]
  4118f8:	bl	417d58 <ferror@plt+0x153e8>
  4118fc:	str	wzr, [sp, #60]
  411900:	ldr	w1, [sp, #60]
  411904:	ldr	w0, [sp, #32]
  411908:	cmp	w1, w0
  41190c:	b.ge	41193c <ferror@plt+0xefcc>  // b.tcont
  411910:	ldrsw	x0, [sp, #60]
  411914:	ldr	x1, [sp, #24]
  411918:	add	x0, x1, x0
  41191c:	ldrb	w0, [x0]
  411920:	mov	w1, w0
  411924:	ldr	x0, [sp, #40]
  411928:	bl	417d58 <ferror@plt+0x153e8>
  41192c:	ldr	w0, [sp, #60]
  411930:	add	w0, w0, #0x1
  411934:	str	w0, [sp, #60]
  411938:	b	411900 <ferror@plt+0xef90>
  41193c:	mov	w1, #0xa                   	// #10
  411940:	ldr	x0, [sp, #40]
  411944:	bl	417d58 <ferror@plt+0x153e8>
  411948:	nop
  41194c:	ldp	x29, x30, [sp], #64
  411950:	ret
  411954:	stp	x29, x30, [sp, #-48]!
  411958:	mov	x29, sp
  41195c:	str	x0, [sp, #24]
  411960:	str	w1, [sp, #20]
  411964:	str	w2, [sp, #16]
  411968:	str	wzr, [sp, #44]
  41196c:	ldr	w0, [sp, #20]
  411970:	str	w0, [sp, #40]
  411974:	ldr	w1, [sp, #40]
  411978:	ldr	w0, [sp, #16]
  41197c:	cmp	w1, w0
  411980:	b.gt	4119d8 <ferror@plt+0xf068>
  411984:	ldr	w1, [sp, #40]
  411988:	ldr	x0, [sp, #24]
  41198c:	bl	4119e4 <ferror@plt+0xf074>
  411990:	str	x0, [sp, #32]
  411994:	ldr	x0, [sp, #32]
  411998:	cmp	x0, #0x0
  41199c:	b.eq	4119bc <ferror@plt+0xf04c>  // b.none
  4119a0:	ldr	x0, [sp, #32]
  4119a4:	bl	412074 <ferror@plt+0xf704>
  4119a8:	mov	w1, w0
  4119ac:	ldr	w0, [sp, #44]
  4119b0:	add	w0, w0, w1
  4119b4:	str	w0, [sp, #44]
  4119b8:	b	4119c8 <ferror@plt+0xf058>
  4119bc:	ldr	w0, [sp, #44]
  4119c0:	add	w0, w0, #0x1
  4119c4:	str	w0, [sp, #44]
  4119c8:	ldr	w0, [sp, #40]
  4119cc:	add	w0, w0, #0x1
  4119d0:	str	w0, [sp, #40]
  4119d4:	b	411974 <ferror@plt+0xf004>
  4119d8:	ldr	w0, [sp, #44]
  4119dc:	ldp	x29, x30, [sp], #48
  4119e0:	ret
  4119e4:	stp	x29, x30, [sp, #-32]!
  4119e8:	mov	x29, sp
  4119ec:	str	x0, [sp, #24]
  4119f0:	str	w1, [sp, #20]
  4119f4:	ldr	x0, [sp, #24]
  4119f8:	add	x0, x0, #0x8
  4119fc:	ldr	w1, [sp, #20]
  411a00:	bl	412768 <ferror@plt+0xfdf8>
  411a04:	ldp	x29, x30, [sp], #32
  411a08:	ret
  411a0c:	stp	x29, x30, [sp, #-64]!
  411a10:	mov	x29, sp
  411a14:	str	x19, [sp, #16]
  411a18:	str	x0, [sp, #40]
  411a1c:	str	w1, [sp, #36]
  411a20:	ldr	w1, [sp, #36]
  411a24:	ldr	x0, [sp, #40]
  411a28:	bl	4119e4 <ferror@plt+0xf074>
  411a2c:	str	x0, [sp, #56]
  411a30:	ldr	x0, [sp, #56]
  411a34:	cmp	x0, #0x0
  411a38:	b.eq	411a44 <ferror@plt+0xf0d4>  // b.none
  411a3c:	ldr	x0, [sp, #56]
  411a40:	b	411ac8 <ferror@plt+0xf158>
  411a44:	mov	x0, #0x28                  	// #40
  411a48:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  411a4c:	mov	x19, x0
  411a50:	ldr	x0, [sp, #40]
  411a54:	ldr	x0, [x0]
  411a58:	ldr	w2, [sp, #36]
  411a5c:	mov	x1, x0
  411a60:	mov	x0, x19
  411a64:	bl	411b98 <ferror@plt+0xf228>
  411a68:	str	x19, [sp, #56]
  411a6c:	ldr	x0, [sp, #56]
  411a70:	bl	412494 <ferror@plt+0xfb24>
  411a74:	cmp	x0, #0x0
  411a78:	cset	w0, eq  // eq = none
  411a7c:	and	w0, w0, #0xff
  411a80:	cmp	w0, #0x0
  411a84:	b.eq	411ab0 <ferror@plt+0xf140>  // b.none
  411a88:	ldr	x19, [sp, #56]
  411a8c:	cmp	x19, #0x0
  411a90:	b.eq	411aa8 <ferror@plt+0xf138>  // b.none
  411a94:	mov	x0, x19
  411a98:	bl	411c88 <ferror@plt+0xf318>
  411a9c:	mov	x1, #0x28                  	// #40
  411aa0:	mov	x0, x19
  411aa4:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  411aa8:	mov	x0, #0x0                   	// #0
  411aac:	b	411ac8 <ferror@plt+0xf158>
  411ab0:	ldr	x0, [sp, #40]
  411ab4:	add	x0, x0, #0x8
  411ab8:	ldr	x2, [sp, #56]
  411abc:	ldr	w1, [sp, #36]
  411ac0:	bl	412798 <ferror@plt+0xfe28>
  411ac4:	ldr	x0, [sp, #56]
  411ac8:	ldr	x19, [sp, #16]
  411acc:	ldp	x29, x30, [sp], #64
  411ad0:	ret
  411ad4:	stp	x29, x30, [sp, #-48]!
  411ad8:	mov	x29, sp
  411adc:	str	x0, [sp, #24]
  411ae0:	str	x1, [sp, #16]
  411ae4:	ldr	x0, [sp, #16]
  411ae8:	cmp	x0, #0x0
  411aec:	b.ne	411b08 <ferror@plt+0xf198>  // b.any
  411af0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411af4:	add	x2, x0, #0xd28
  411af8:	mov	w1, #0x296                 	// #662
  411afc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411b00:	add	x0, x0, #0xc68
  411b04:	bl	4099a4 <ferror@plt+0x7034>
  411b08:	ldr	x0, [sp, #24]
  411b0c:	ldr	w0, [x0, #40]
  411b10:	cmn	w0, #0x1
  411b14:	b.ne	411b70 <ferror@plt+0xf200>  // b.any
  411b18:	ldr	x0, [sp, #24]
  411b1c:	str	wzr, [x0, #40]
  411b20:	ldr	x0, [sp, #24]
  411b24:	ldr	x2, [x0]
  411b28:	ldr	x0, [sp, #24]
  411b2c:	ldr	w0, [x0, #40]
  411b30:	add	w0, w0, #0x1
  411b34:	mov	w1, w0
  411b38:	mov	x0, x2
  411b3c:	bl	41e4b0 <ferror@plt+0x1bb40>
  411b40:	stp	x0, x1, [sp, #32]
  411b44:	add	x0, sp, #0x20
  411b48:	bl	4102bc <ferror@plt+0xd94c>
  411b4c:	and	w0, w0, #0xff
  411b50:	cmp	w0, #0x0
  411b54:	b.eq	411b70 <ferror@plt+0xf200>  // b.none
  411b58:	ldr	x0, [sp, #24]
  411b5c:	ldr	w0, [x0, #40]
  411b60:	add	w1, w0, #0x1
  411b64:	ldr	x0, [sp, #24]
  411b68:	str	w1, [x0, #40]
  411b6c:	b	411b20 <ferror@plt+0xf1b0>
  411b70:	ldr	x0, [sp, #24]
  411b74:	ldr	x0, [x0]
  411b78:	bl	41e588 <ferror@plt+0x1bc18>
  411b7c:	and	w1, w0, #0xff
  411b80:	ldr	x0, [sp, #16]
  411b84:	strb	w1, [x0]
  411b88:	ldr	x0, [sp, #24]
  411b8c:	ldr	w0, [x0, #40]
  411b90:	ldp	x29, x30, [sp], #48
  411b94:	ret
  411b98:	stp	x29, x30, [sp, #-80]!
  411b9c:	mov	x29, sp
  411ba0:	str	x19, [sp, #16]
  411ba4:	str	x0, [sp, #56]
  411ba8:	str	x1, [sp, #48]
  411bac:	str	w2, [sp, #44]
  411bb0:	ldr	x0, [sp, #56]
  411bb4:	ldr	w1, [sp, #44]
  411bb8:	str	w1, [x0]
  411bbc:	ldr	x0, [sp, #56]
  411bc0:	str	xzr, [x0, #8]
  411bc4:	ldr	x0, [sp, #56]
  411bc8:	str	wzr, [x0, #16]
  411bcc:	ldr	x0, [sp, #56]
  411bd0:	str	wzr, [x0, #20]
  411bd4:	ldr	x0, [sp, #56]
  411bd8:	add	x0, x0, #0x18
  411bdc:	bl	4127c8 <ferror@plt+0xfe58>
  411be0:	ldr	x0, [sp, #56]
  411be4:	add	x0, x0, #0x20
  411be8:	bl	412804 <ferror@plt+0xfe94>
  411bec:	ldr	w1, [sp, #44]
  411bf0:	ldr	x0, [sp, #48]
  411bf4:	bl	41e4b0 <ferror@plt+0x1bb40>
  411bf8:	stp	x0, x1, [sp, #64]
  411bfc:	add	x0, sp, #0x40
  411c00:	bl	4102bc <ferror@plt+0xd94c>
  411c04:	and	w0, w0, #0xff
  411c08:	eor	w0, w0, #0x1
  411c0c:	and	w0, w0, #0xff
  411c10:	cmp	w0, #0x0
  411c14:	b.ne	411c78 <ferror@plt+0xf308>  // b.any
  411c18:	add	x0, sp, #0x40
  411c1c:	bl	4102e0 <ferror@plt+0xd970>
  411c20:	mov	w1, w0
  411c24:	ldr	x0, [sp, #56]
  411c28:	str	w1, [x0, #16]
  411c2c:	ldr	x0, [sp, #56]
  411c30:	ldr	w0, [x0, #16]
  411c34:	mov	w1, w0
  411c38:	ldr	x0, [sp, #56]
  411c3c:	bl	412200 <ferror@plt+0xf890>
  411c40:	ldr	x0, [sp, #56]
  411c44:	ldr	x19, [x0, #8]
  411c48:	add	x0, sp, #0x40
  411c4c:	bl	4102f8 <ferror@plt+0xd988>
  411c50:	mov	x1, x0
  411c54:	ldr	x0, [sp, #56]
  411c58:	ldr	w0, [x0, #16]
  411c5c:	sxtw	x0, w0
  411c60:	mov	x2, x0
  411c64:	mov	x0, x19
  411c68:	bl	4022e0 <memcpy@plt>
  411c6c:	ldr	x0, [sp, #56]
  411c70:	bl	412270 <ferror@plt+0xf900>
  411c74:	b	411c7c <ferror@plt+0xf30c>
  411c78:	nop
  411c7c:	ldr	x19, [sp, #16]
  411c80:	ldp	x29, x30, [sp], #80
  411c84:	ret
  411c88:	stp	x29, x30, [sp, #-64]!
  411c8c:	mov	x29, sp
  411c90:	str	x19, [sp, #16]
  411c94:	str	x0, [sp, #40]
  411c98:	ldr	x0, [sp, #40]
  411c9c:	ldr	x0, [x0, #8]
  411ca0:	bl	402730 <free@plt>
  411ca4:	str	wzr, [sp, #60]
  411ca8:	ldr	x0, [sp, #40]
  411cac:	add	x0, x0, #0x20
  411cb0:	add	x1, sp, #0x30
  411cb4:	mov	x2, x1
  411cb8:	ldr	w1, [sp, #60]
  411cbc:	bl	412840 <ferror@plt+0xfed0>
  411cc0:	and	w0, w0, #0xff
  411cc4:	cmp	w0, #0x0
  411cc8:	b.eq	411cfc <ferror@plt+0xf38c>  // b.none
  411ccc:	ldr	x19, [sp, #48]
  411cd0:	cmp	x19, #0x0
  411cd4:	b.eq	411cec <ferror@plt+0xf37c>  // b.none
  411cd8:	mov	x0, x19
  411cdc:	bl	412428 <ferror@plt+0xfab8>
  411ce0:	mov	x1, #0x10                  	// #16
  411ce4:	mov	x0, x19
  411ce8:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  411cec:	ldr	w0, [sp, #60]
  411cf0:	add	w0, w0, #0x1
  411cf4:	str	w0, [sp, #60]
  411cf8:	b	411ca8 <ferror@plt+0xf338>
  411cfc:	ldr	x0, [sp, #40]
  411d00:	add	x0, x0, #0x20
  411d04:	bl	412820 <ferror@plt+0xfeb0>
  411d08:	ldr	x0, [sp, #40]
  411d0c:	add	x0, x0, #0x18
  411d10:	bl	4127e4 <ferror@plt+0xfe74>
  411d14:	nop
  411d18:	ldr	x19, [sp, #16]
  411d1c:	ldp	x29, x30, [sp], #64
  411d20:	ret
  411d24:	stp	x29, x30, [sp, #-48]!
  411d28:	mov	x29, sp
  411d2c:	str	x19, [sp, #16]
  411d30:	str	x0, [sp, #40]
  411d34:	ldr	x19, [sp, #40]
  411d38:	cmp	x19, #0x0
  411d3c:	b.eq	411d54 <ferror@plt+0xf3e4>  // b.none
  411d40:	mov	x0, x19
  411d44:	bl	411c88 <ferror@plt+0xf318>
  411d48:	mov	x1, #0x28                  	// #40
  411d4c:	mov	x0, x19
  411d50:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  411d54:	nop
  411d58:	ldr	x19, [sp, #16]
  411d5c:	ldp	x29, x30, [sp], #48
  411d60:	ret
  411d64:	stp	x29, x30, [sp, #-48]!
  411d68:	mov	x29, sp
  411d6c:	str	x0, [sp, #24]
  411d70:	str	w1, [sp, #20]
  411d74:	str	wzr, [sp, #44]
  411d78:	ldr	x0, [sp, #24]
  411d7c:	add	x0, x0, #0x18
  411d80:	ldr	w1, [sp, #44]
  411d84:	add	x2, sp, #0x20
  411d88:	bl	412894 <ferror@plt+0xff24>
  411d8c:	and	w0, w0, #0xff
  411d90:	cmp	w0, #0x0
  411d94:	b.eq	411db8 <ferror@plt+0xf448>  // b.none
  411d98:	ldr	x0, [sp, #32]
  411d9c:	ldr	w1, [sp, #20]
  411da0:	bl	412520 <ferror@plt+0xfbb0>
  411da4:	str	w0, [sp, #20]
  411da8:	ldr	w0, [sp, #44]
  411dac:	add	w0, w0, #0x1
  411db0:	str	w0, [sp, #44]
  411db4:	b	411d78 <ferror@plt+0xf408>
  411db8:	ldr	w0, [sp, #20]
  411dbc:	ldp	x29, x30, [sp], #48
  411dc0:	ret
  411dc4:	stp	x29, x30, [sp, #-128]!
  411dc8:	mov	x29, sp
  411dcc:	stp	x19, x20, [sp, #16]
  411dd0:	str	x0, [sp, #56]
  411dd4:	str	w1, [sp, #52]
  411dd8:	str	w2, [sp, #48]
  411ddc:	str	x3, [sp, #40]
  411de0:	str	w4, [sp, #36]
  411de4:	ldr	w0, [sp, #36]
  411de8:	cmp	w0, #0x1
  411dec:	b.le	411e54 <ferror@plt+0xf4e4>
  411df0:	ldrsw	x0, [sp, #36]
  411df4:	sub	x0, x0, #0x1
  411df8:	ldr	x1, [sp, #40]
  411dfc:	add	x0, x1, x0
  411e00:	ldrb	w0, [x0]
  411e04:	cmp	w0, #0xa
  411e08:	b.ne	411e54 <ferror@plt+0xf4e4>  // b.any
  411e0c:	ldr	x0, [sp, #56]
  411e10:	add	x20, x0, #0x20
  411e14:	mov	x0, #0x10                  	// #16
  411e18:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  411e1c:	mov	x19, x0
  411e20:	ldr	w0, [sp, #36]
  411e24:	sub	w0, w0, #0x1
  411e28:	mov	w2, w0
  411e2c:	ldr	x1, [sp, #40]
  411e30:	mov	x0, x19
  411e34:	bl	4123e0 <ferror@plt+0xfa70>
  411e38:	str	x19, [sp, #72]
  411e3c:	add	x0, sp, #0x48
  411e40:	mov	x1, x0
  411e44:	mov	x0, x20
  411e48:	bl	4128e8 <ferror@plt+0xff78>
  411e4c:	mov	w0, #0x1                   	// #1
  411e50:	b	412068 <ferror@plt+0xf6f8>
  411e54:	ldr	w1, [sp, #52]
  411e58:	ldr	x0, [sp, #56]
  411e5c:	bl	411d64 <ferror@plt+0xf3f4>
  411e60:	str	w0, [sp, #52]
  411e64:	ldr	w1, [sp, #48]
  411e68:	ldr	x0, [sp, #56]
  411e6c:	bl	411d64 <ferror@plt+0xf3f4>
  411e70:	str	w0, [sp, #48]
  411e74:	ldr	w0, [sp, #52]
  411e78:	sub	w0, w0, #0x1
  411e7c:	str	w0, [sp, #124]
  411e80:	ldr	w0, [sp, #48]
  411e84:	sub	w0, w0, #0x1
  411e88:	str	w0, [sp, #120]
  411e8c:	ldr	w0, [sp, #124]
  411e90:	cmp	w0, #0x0
  411e94:	b.ge	411eb0 <ferror@plt+0xf540>  // b.tcont
  411e98:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411e9c:	add	x2, x0, #0xd38
  411ea0:	mov	w1, #0x2fa                 	// #762
  411ea4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411ea8:	add	x0, x0, #0xc68
  411eac:	bl	4099a4 <ferror@plt+0x7034>
  411eb0:	ldr	w0, [sp, #120]
  411eb4:	cmp	w0, #0x0
  411eb8:	b.ge	411ed4 <ferror@plt+0xf564>  // b.tcont
  411ebc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411ec0:	add	x2, x0, #0xd38
  411ec4:	mov	w1, #0x2fb                 	// #763
  411ec8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411ecc:	add	x0, x0, #0xc68
  411ed0:	bl	4099a4 <ferror@plt+0x7034>
  411ed4:	ldr	w1, [sp, #52]
  411ed8:	ldr	w0, [sp, #48]
  411edc:	cmp	w1, w0
  411ee0:	b.le	411eec <ferror@plt+0xf57c>
  411ee4:	mov	w0, #0x0                   	// #0
  411ee8:	b	412068 <ferror@plt+0xf6f8>
  411eec:	ldr	x0, [sp, #56]
  411ef0:	ldr	w0, [x0, #16]
  411ef4:	ldr	w1, [sp, #124]
  411ef8:	cmp	w1, w0
  411efc:	b.le	411f08 <ferror@plt+0xf598>
  411f00:	mov	w0, #0x0                   	// #0
  411f04:	b	412068 <ferror@plt+0xf6f8>
  411f08:	ldr	x0, [sp, #56]
  411f0c:	ldr	w0, [x0, #16]
  411f10:	ldr	w1, [sp, #120]
  411f14:	cmp	w1, w0
  411f18:	b.le	411f24 <ferror@plt+0xf5b4>
  411f1c:	mov	w0, #0x0                   	// #0
  411f20:	b	412068 <ferror@plt+0xf6f8>
  411f24:	ldr	w1, [sp, #120]
  411f28:	ldr	w0, [sp, #124]
  411f2c:	sub	w0, w1, w0
  411f30:	sxtw	x0, w0
  411f34:	str	x0, [sp, #112]
  411f38:	ldr	x0, [sp, #56]
  411f3c:	ldr	w1, [x0, #16]
  411f40:	ldr	w0, [sp, #36]
  411f44:	add	w0, w1, w0
  411f48:	sxtw	x1, w0
  411f4c:	ldr	x0, [sp, #112]
  411f50:	sub	x0, x1, x0
  411f54:	str	x0, [sp, #104]
  411f58:	ldr	x0, [sp, #104]
  411f5c:	mov	w1, w0
  411f60:	ldr	x0, [sp, #56]
  411f64:	bl	412200 <ferror@plt+0xf890>
  411f68:	ldr	x0, [sp, #56]
  411f6c:	ldr	x1, [x0, #8]
  411f70:	ldrsw	x0, [sp, #120]
  411f74:	add	x0, x1, x0
  411f78:	str	x0, [sp, #96]
  411f7c:	ldr	x0, [sp, #56]
  411f80:	ldr	x1, [x0, #8]
  411f84:	ldr	x0, [sp, #56]
  411f88:	ldr	w0, [x0, #16]
  411f8c:	sxtw	x0, w0
  411f90:	add	x0, x1, x0
  411f94:	ldr	x1, [sp, #96]
  411f98:	cmp	x1, x0
  411f9c:	b.ls	411fb8 <ferror@plt+0xf648>  // b.plast
  411fa0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411fa4:	add	x2, x0, #0xd38
  411fa8:	mov	w1, #0x30b                 	// #779
  411fac:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  411fb0:	add	x0, x0, #0xc68
  411fb4:	bl	4099a4 <ferror@plt+0x7034>
  411fb8:	ldr	x0, [sp, #56]
  411fbc:	ldr	x1, [x0, #8]
  411fc0:	ldr	x0, [sp, #56]
  411fc4:	ldr	w0, [x0, #16]
  411fc8:	sxtw	x0, w0
  411fcc:	add	x1, x1, x0
  411fd0:	ldr	x0, [sp, #96]
  411fd4:	sub	x0, x1, x0
  411fd8:	str	x0, [sp, #88]
  411fdc:	ldr	x0, [sp, #56]
  411fe0:	ldr	x1, [x0, #8]
  411fe4:	ldrsw	x2, [sp, #124]
  411fe8:	ldrsw	x0, [sp, #36]
  411fec:	add	x0, x2, x0
  411ff0:	add	x0, x1, x0
  411ff4:	ldr	x2, [sp, #88]
  411ff8:	ldr	x1, [sp, #96]
  411ffc:	bl	4022f0 <memmove@plt>
  412000:	ldr	x0, [sp, #56]
  412004:	ldr	x1, [x0, #8]
  412008:	ldrsw	x0, [sp, #124]
  41200c:	add	x0, x1, x0
  412010:	ldrsw	x1, [sp, #36]
  412014:	mov	x2, x1
  412018:	ldr	x1, [sp, #40]
  41201c:	bl	4022e0 <memcpy@plt>
  412020:	ldr	x0, [sp, #104]
  412024:	mov	w1, w0
  412028:	ldr	x0, [sp, #56]
  41202c:	str	w1, [x0, #16]
  412030:	ldr	x0, [sp, #56]
  412034:	bl	412270 <ferror@plt+0xf900>
  412038:	ldr	x0, [sp, #56]
  41203c:	add	x19, x0, #0x18
  412040:	add	x0, sp, #0x50
  412044:	ldr	w3, [sp, #36]
  412048:	ldr	w2, [sp, #48]
  41204c:	ldr	w1, [sp, #52]
  412050:	bl	4124d8 <ferror@plt+0xfb68>
  412054:	add	x0, sp, #0x50
  412058:	mov	x1, x0
  41205c:	mov	x0, x19
  412060:	bl	41291c <ferror@plt+0xffac>
  412064:	mov	w0, #0x1                   	// #1
  412068:	ldp	x19, x20, [sp, #16]
  41206c:	ldp	x29, x30, [sp], #128
  412070:	ret
  412074:	stp	x29, x30, [sp, #-32]!
  412078:	mov	x29, sp
  41207c:	str	x0, [sp, #24]
  412080:	ldr	x0, [sp, #24]
  412084:	add	x0, x0, #0x20
  412088:	bl	412950 <ferror@plt+0xffe0>
  41208c:	add	w0, w0, #0x1
  412090:	ldp	x29, x30, [sp], #32
  412094:	ret
  412098:	stp	x29, x30, [sp, #-48]!
  41209c:	mov	x29, sp
  4120a0:	str	x0, [sp, #24]
  4120a4:	str	x1, [sp, #16]
  4120a8:	str	wzr, [sp, #44]
  4120ac:	ldr	x0, [sp, #24]
  4120b0:	add	x0, x0, #0x20
  4120b4:	add	x1, sp, #0x20
  4120b8:	mov	x2, x1
  4120bc:	ldr	w1, [sp, #44]
  4120c0:	bl	412840 <ferror@plt+0xfed0>
  4120c4:	and	w0, w0, #0xff
  4120c8:	cmp	w0, #0x0
  4120cc:	b.eq	4120fc <ferror@plt+0xf78c>  // b.none
  4120d0:	ldr	x0, [sp, #32]
  4120d4:	bl	41244c <ferror@plt+0xfadc>
  4120d8:	mov	x1, x0
  4120dc:	ldr	x0, [sp, #16]
  4120e0:	bl	417e58 <ferror@plt+0x154e8>
  4120e4:	ldr	x0, [sp, #16]
  4120e8:	bl	417cc4 <ferror@plt+0x15354>
  4120ec:	ldr	w0, [sp, #44]
  4120f0:	add	w0, w0, #0x1
  4120f4:	str	w0, [sp, #44]
  4120f8:	b	4120ac <ferror@plt+0xf73c>
  4120fc:	ldr	x0, [sp, #24]
  412100:	ldr	x0, [x0, #8]
  412104:	mov	x1, x0
  412108:	ldr	x0, [sp, #16]
  41210c:	bl	417e58 <ferror@plt+0x154e8>
  412110:	nop
  412114:	ldp	x29, x30, [sp], #48
  412118:	ret
  41211c:	stp	x29, x30, [sp, #-64]!
  412120:	mov	x29, sp
  412124:	str	x19, [sp, #16]
  412128:	str	x0, [sp, #40]
  41212c:	str	x1, [sp, #32]
  412130:	str	wzr, [sp, #60]
  412134:	ldr	x0, [sp, #40]
  412138:	add	x0, x0, #0x20
  41213c:	add	x1, sp, #0x30
  412140:	mov	x2, x1
  412144:	ldr	w1, [sp, #60]
  412148:	bl	412840 <ferror@plt+0xfed0>
  41214c:	and	w0, w0, #0xff
  412150:	cmp	w0, #0x0
  412154:	b.eq	412190 <ferror@plt+0xf820>  // b.none
  412158:	ldr	x0, [sp, #48]
  41215c:	bl	41244c <ferror@plt+0xfadc>
  412160:	mov	x19, x0
  412164:	ldr	x0, [sp, #48]
  412168:	bl	412464 <ferror@plt+0xfaf4>
  41216c:	mov	w3, w0
  412170:	mov	x2, x19
  412174:	mov	w1, #0x2b                  	// #43
  412178:	ldr	x0, [sp, #32]
  41217c:	bl	4118d4 <ferror@plt+0xef64>
  412180:	ldr	w0, [sp, #60]
  412184:	add	w0, w0, #0x1
  412188:	str	w0, [sp, #60]
  41218c:	b	412134 <ferror@plt+0xf7c4>
  412190:	ldr	x0, [sp, #40]
  412194:	bl	4124ac <ferror@plt+0xfb3c>
  412198:	and	w0, w0, #0xff
  41219c:	cmp	w0, #0x0
  4121a0:	b.eq	4121cc <ferror@plt+0xf85c>  // b.none
  4121a4:	ldr	x0, [sp, #40]
  4121a8:	ldr	x1, [x0, #8]
  4121ac:	ldr	x0, [sp, #40]
  4121b0:	ldr	w0, [x0, #16]
  4121b4:	mov	w3, w0
  4121b8:	mov	x2, x1
  4121bc:	mov	w1, #0x2b                  	// #43
  4121c0:	ldr	x0, [sp, #32]
  4121c4:	bl	4118d4 <ferror@plt+0xef64>
  4121c8:	b	4121f0 <ferror@plt+0xf880>
  4121cc:	ldr	x0, [sp, #40]
  4121d0:	ldr	x1, [x0, #8]
  4121d4:	ldr	x0, [sp, #40]
  4121d8:	ldr	w0, [x0, #16]
  4121dc:	mov	w3, w0
  4121e0:	mov	x2, x1
  4121e4:	mov	w1, #0x20                  	// #32
  4121e8:	ldr	x0, [sp, #32]
  4121ec:	bl	4118d4 <ferror@plt+0xef64>
  4121f0:	nop
  4121f4:	ldr	x19, [sp, #16]
  4121f8:	ldp	x29, x30, [sp], #64
  4121fc:	ret
  412200:	stp	x29, x30, [sp, #-48]!
  412204:	mov	x29, sp
  412208:	str	x0, [sp, #24]
  41220c:	str	w1, [sp, #20]
  412210:	ldr	x0, [sp, #24]
  412214:	ldr	w0, [x0, #20]
  412218:	ldr	w1, [sp, #20]
  41221c:	cmp	w1, w0
  412220:	b.lt	412264 <ferror@plt+0xf8f4>  // b.tstop
  412224:	ldr	w0, [sp, #20]
  412228:	add	w0, w0, #0x1
  41222c:	lsl	w0, w0, #1
  412230:	sxtw	x0, w0
  412234:	str	x0, [sp, #40]
  412238:	ldr	x0, [sp, #24]
  41223c:	ldr	x0, [x0, #8]
  412240:	ldr	x1, [sp, #40]
  412244:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  412248:	mov	x1, x0
  41224c:	ldr	x0, [sp, #24]
  412250:	str	x1, [x0, #8]
  412254:	ldr	x0, [sp, #40]
  412258:	mov	w1, w0
  41225c:	ldr	x0, [sp, #24]
  412260:	str	w1, [x0, #20]
  412264:	nop
  412268:	ldp	x29, x30, [sp], #48
  41226c:	ret
  412270:	stp	x29, x30, [sp, #-32]!
  412274:	mov	x29, sp
  412278:	str	x0, [sp, #24]
  41227c:	ldr	x0, [sp, #24]
  412280:	ldr	w1, [x0, #16]
  412284:	ldr	x0, [sp, #24]
  412288:	ldr	w0, [x0, #20]
  41228c:	cmp	w1, w0
  412290:	b.lt	4122ac <ferror@plt+0xf93c>  // b.tstop
  412294:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  412298:	add	x2, x0, #0xd48
  41229c:	mov	w1, #0x36b                 	// #875
  4122a0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4122a4:	add	x0, x0, #0xc68
  4122a8:	bl	4099a4 <ferror@plt+0x7034>
  4122ac:	ldr	x0, [sp, #24]
  4122b0:	ldr	x1, [x0, #8]
  4122b4:	ldr	x0, [sp, #24]
  4122b8:	ldr	w0, [x0, #16]
  4122bc:	sxtw	x0, w0
  4122c0:	add	x0, x1, x0
  4122c4:	strb	wzr, [x0]
  4122c8:	nop
  4122cc:	ldp	x29, x30, [sp], #32
  4122d0:	ret
  4122d4:	sub	sp, sp, #0x10
  4122d8:	str	x0, [sp, #8]
  4122dc:	ldr	x0, [sp, #8]
  4122e0:	ldrb	w0, [x0, #160]
  4122e4:	add	sp, sp, #0x10
  4122e8:	ret
  4122ec:	stp	x29, x30, [sp, #-32]!
  4122f0:	mov	x29, sp
  4122f4:	str	x0, [sp, #24]
  4122f8:	str	w1, [sp, #20]
  4122fc:	ldr	w0, [sp, #20]
  412300:	cmp	w0, #0x0
  412304:	b.ge	412320 <ferror@plt+0xf9b0>  // b.tcont
  412308:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41230c:	add	x2, x0, #0xc30
  412310:	mov	w1, #0x3d                  	// #61
  412314:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  412318:	add	x0, x0, #0xc40
  41231c:	bl	4099a4 <ferror@plt+0x7034>
  412320:	ldrsw	x1, [sp, #20]
  412324:	ldr	x0, [sp, #24]
  412328:	ldr	x0, [x0, #8]
  41232c:	cmp	x1, x0
  412330:	b.cc	41234c <ferror@plt+0xf9dc>  // b.lo, b.ul, b.last
  412334:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  412338:	add	x2, x0, #0xc30
  41233c:	mov	w1, #0x3e                  	// #62
  412340:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  412344:	add	x0, x0, #0xc40
  412348:	bl	4099a4 <ferror@plt+0x7034>
  41234c:	ldr	x0, [sp, #24]
  412350:	ldr	x1, [x0]
  412354:	ldrsw	x0, [sp, #20]
  412358:	add	x0, x1, x0
  41235c:	ldrb	w0, [x0]
  412360:	ldp	x29, x30, [sp], #32
  412364:	ret
  412368:	sub	sp, sp, #0x20
  41236c:	str	x0, [sp, #24]
  412370:	str	x1, [sp, #16]
  412374:	strb	w2, [sp, #15]
  412378:	ldr	x0, [sp, #24]
  41237c:	ldr	x1, [sp, #16]
  412380:	str	x1, [x0]
  412384:	ldr	x0, [sp, #24]
  412388:	ldrb	w1, [sp, #15]
  41238c:	strb	w1, [x0, #8]
  412390:	nop
  412394:	add	sp, sp, #0x20
  412398:	ret
  41239c:	stp	x29, x30, [sp, #-64]!
  4123a0:	mov	x29, sp
  4123a4:	str	x0, [sp, #40]
  4123a8:	str	x1, [sp, #32]
  4123ac:	str	x2, [sp, #24]
  4123b0:	ldr	x0, [sp, #24]
  4123b4:	str	x0, [sp, #56]
  4123b8:	ldr	x0, [sp, #56]
  4123bc:	ldr	x1, [x0]
  4123c0:	ldr	x0, [sp, #56]
  4123c4:	ldrb	w0, [x0, #8]
  4123c8:	mov	w2, w0
  4123cc:	ldr	x0, [sp, #32]
  4123d0:	bl	411320 <ferror@plt+0xe9b0>
  4123d4:	mov	w0, #0x0                   	// #0
  4123d8:	ldp	x29, x30, [sp], #64
  4123dc:	ret
  4123e0:	stp	x29, x30, [sp, #-48]!
  4123e4:	mov	x29, sp
  4123e8:	str	x0, [sp, #40]
  4123ec:	str	x1, [sp, #32]
  4123f0:	str	w2, [sp, #28]
  4123f4:	ldrsw	x0, [sp, #28]
  4123f8:	mov	x1, x0
  4123fc:	ldr	x0, [sp, #32]
  412400:	bl	46f94c <_obstack_memory_used@@Base+0x3e8>
  412404:	mov	x1, x0
  412408:	ldr	x0, [sp, #40]
  41240c:	str	x1, [x0]
  412410:	ldr	x0, [sp, #40]
  412414:	ldr	w1, [sp, #28]
  412418:	str	w1, [x0, #8]
  41241c:	nop
  412420:	ldp	x29, x30, [sp], #48
  412424:	ret
  412428:	stp	x29, x30, [sp, #-32]!
  41242c:	mov	x29, sp
  412430:	str	x0, [sp, #24]
  412434:	ldr	x0, [sp, #24]
  412438:	ldr	x0, [x0]
  41243c:	bl	402730 <free@plt>
  412440:	nop
  412444:	ldp	x29, x30, [sp], #32
  412448:	ret
  41244c:	sub	sp, sp, #0x10
  412450:	str	x0, [sp, #8]
  412454:	ldr	x0, [sp, #8]
  412458:	ldr	x0, [x0]
  41245c:	add	sp, sp, #0x10
  412460:	ret
  412464:	sub	sp, sp, #0x10
  412468:	str	x0, [sp, #8]
  41246c:	ldr	x0, [sp, #8]
  412470:	ldr	w0, [x0, #8]
  412474:	add	sp, sp, #0x10
  412478:	ret
  41247c:	sub	sp, sp, #0x10
  412480:	str	x0, [sp, #8]
  412484:	ldr	x0, [sp, #8]
  412488:	ldr	w0, [x0]
  41248c:	add	sp, sp, #0x10
  412490:	ret
  412494:	sub	sp, sp, #0x10
  412498:	str	x0, [sp, #8]
  41249c:	ldr	x0, [sp, #8]
  4124a0:	ldr	x0, [x0, #8]
  4124a4:	add	sp, sp, #0x10
  4124a8:	ret
  4124ac:	stp	x29, x30, [sp, #-32]!
  4124b0:	mov	x29, sp
  4124b4:	str	x0, [sp, #24]
  4124b8:	ldr	x0, [sp, #24]
  4124bc:	add	x0, x0, #0x18
  4124c0:	bl	41258c <ferror@plt+0xfc1c>
  4124c4:	cmp	w0, #0x0
  4124c8:	cset	w0, ne  // ne = any
  4124cc:	and	w0, w0, #0xff
  4124d0:	ldp	x29, x30, [sp], #32
  4124d4:	ret
  4124d8:	sub	sp, sp, #0x20
  4124dc:	str	x0, [sp, #24]
  4124e0:	str	w1, [sp, #20]
  4124e4:	str	w2, [sp, #16]
  4124e8:	str	w3, [sp, #12]
  4124ec:	ldr	x0, [sp, #24]
  4124f0:	ldr	w1, [sp, #20]
  4124f4:	str	w1, [x0]
  4124f8:	ldr	w1, [sp, #16]
  4124fc:	ldr	w0, [sp, #20]
  412500:	sub	w0, w1, w0
  412504:	ldr	w1, [sp, #12]
  412508:	sub	w1, w1, w0
  41250c:	ldr	x0, [sp, #24]
  412510:	str	w1, [x0, #4]
  412514:	nop
  412518:	add	sp, sp, #0x20
  41251c:	ret
  412520:	sub	sp, sp, #0x10
  412524:	str	x0, [sp, #8]
  412528:	str	w1, [sp, #4]
  41252c:	ldr	x0, [sp, #8]
  412530:	ldr	w0, [x0]
  412534:	ldr	w1, [sp, #4]
  412538:	cmp	w1, w0
  41253c:	b.lt	41255c <ferror@plt+0xfbec>  // b.tstop
  412540:	ldr	x0, [sp, #8]
  412544:	ldr	w0, [x0, #4]
  412548:	ldr	w1, [sp, #4]
  41254c:	add	w0, w1, w0
  412550:	str	w0, [sp, #4]
  412554:	ldr	w0, [sp, #4]
  412558:	b	412560 <ferror@plt+0xfbf0>
  41255c:	ldr	w0, [sp, #4]
  412560:	add	sp, sp, #0x10
  412564:	ret
  412568:	stp	x29, x30, [sp, #-32]!
  41256c:	mov	x29, sp
  412570:	str	x0, [sp, #24]
  412574:	ldr	x0, [sp, #24]
  412578:	add	x0, x0, #0x8
  41257c:	bl	4126ec <ferror@plt+0xfd7c>
  412580:	nop
  412584:	ldp	x29, x30, [sp], #32
  412588:	ret
  41258c:	stp	x29, x30, [sp, #-32]!
  412590:	mov	x29, sp
  412594:	str	x0, [sp, #24]
  412598:	ldr	x0, [sp, #24]
  41259c:	ldr	x0, [x0]
  4125a0:	cmp	x0, #0x0
  4125a4:	b.eq	4125b8 <ferror@plt+0xfc48>  // b.none
  4125a8:	ldr	x0, [sp, #24]
  4125ac:	ldr	x0, [x0]
  4125b0:	bl	412988 <ferror@plt+0x10018>
  4125b4:	b	4125bc <ferror@plt+0xfc4c>
  4125b8:	mov	w0, #0x0                   	// #0
  4125bc:	ldp	x29, x30, [sp], #32
  4125c0:	ret
  4125c4:	sub	sp, sp, #0x20
  4125c8:	str	x0, [sp, #24]
  4125cc:	str	x1, [sp, #16]
  4125d0:	str	x2, [sp, #8]
  4125d4:	str	x3, [sp]
  4125d8:	ldr	x0, [sp, #24]
  4125dc:	str	xzr, [x0]
  4125e0:	ldr	x0, [sp, #24]
  4125e4:	ldr	x1, [sp, #16]
  4125e8:	str	x1, [x0, #8]
  4125ec:	ldr	x0, [sp, #24]
  4125f0:	ldr	x1, [sp, #8]
  4125f4:	str	x1, [x0, #16]
  4125f8:	ldr	x0, [sp, #24]
  4125fc:	ldr	x1, [sp]
  412600:	str	x1, [x0, #24]
  412604:	nop
  412608:	add	sp, sp, #0x20
  41260c:	ret
  412610:	stp	x29, x30, [sp, #-48]!
  412614:	mov	x29, sp
  412618:	str	x0, [sp, #40]
  41261c:	str	x1, [sp, #32]
  412620:	str	x2, [sp, #24]
  412624:	ldr	x0, [sp, #40]
  412628:	ldr	x0, [x0]
  41262c:	ldr	x2, [sp, #24]
  412630:	ldr	x1, [sp, #32]
  412634:	bl	4129a0 <ferror@plt+0x10030>
  412638:	ldp	x29, x30, [sp], #48
  41263c:	ret
  412640:	stp	x29, x30, [sp, #-48]!
  412644:	mov	x29, sp
  412648:	str	x0, [sp, #24]
  41264c:	str	x1, [sp, #16]
  412650:	ldr	x1, [sp, #16]
  412654:	ldr	x0, [sp, #24]
  412658:	bl	412a68 <ferror@plt+0x100f8>
  41265c:	str	x0, [sp, #40]
  412660:	ldr	x0, [sp, #40]
  412664:	bl	412ae4 <ferror@plt+0x10174>
  412668:	ldp	x29, x30, [sp], #48
  41266c:	ret
  412670:	stp	x29, x30, [sp, #-48]!
  412674:	mov	x29, sp
  412678:	str	x0, [sp, #40]
  41267c:	str	x1, [sp, #32]
  412680:	str	x2, [sp, #24]
  412684:	ldr	x2, [sp, #24]
  412688:	ldr	x1, [sp, #32]
  41268c:	ldr	x0, [sp, #40]
  412690:	bl	412b10 <ferror@plt+0x101a0>
  412694:	nop
  412698:	ldp	x29, x30, [sp], #48
  41269c:	ret
  4126a0:	sub	sp, sp, #0x20
  4126a4:	str	x0, [sp, #24]
  4126a8:	str	x1, [sp, #16]
  4126ac:	str	x2, [sp, #8]
  4126b0:	str	x3, [sp]
  4126b4:	ldr	x0, [sp, #24]
  4126b8:	str	xzr, [x0]
  4126bc:	ldr	x0, [sp, #24]
  4126c0:	ldr	x1, [sp, #16]
  4126c4:	str	x1, [x0, #8]
  4126c8:	ldr	x0, [sp, #24]
  4126cc:	ldr	x1, [sp, #8]
  4126d0:	str	x1, [x0, #16]
  4126d4:	ldr	x0, [sp, #24]
  4126d8:	ldr	x1, [sp]
  4126dc:	str	x1, [x0, #24]
  4126e0:	nop
  4126e4:	add	sp, sp, #0x20
  4126e8:	ret
  4126ec:	stp	x29, x30, [sp, #-32]!
  4126f0:	mov	x29, sp
  4126f4:	str	x0, [sp, #24]
  4126f8:	ldr	x0, [sp, #24]
  4126fc:	ldr	x0, [x0]
  412700:	mov	x1, x0
  412704:	ldr	x0, [sp, #24]
  412708:	bl	412c88 <ferror@plt+0x10318>
  41270c:	nop
  412710:	ldp	x29, x30, [sp], #32
  412714:	ret
  412718:	stp	x29, x30, [sp, #-32]!
  41271c:	mov	x29, sp
  412720:	str	x0, [sp, #24]
  412724:	ldr	x0, [sp, #24]
  412728:	bl	412e28 <ferror@plt+0x104b8>
  41272c:	bl	412dfc <ferror@plt+0x1048c>
  412730:	ldp	x29, x30, [sp], #32
  412734:	ret
  412738:	stp	x29, x30, [sp, #-48]!
  41273c:	mov	x29, sp
  412740:	str	x0, [sp, #24]
  412744:	str	w1, [sp, #20]
  412748:	ldr	w1, [sp, #20]
  41274c:	ldr	x0, [sp, #24]
  412750:	bl	412e7c <ferror@plt+0x1050c>
  412754:	str	x0, [sp, #40]
  412758:	ldr	x0, [sp, #40]
  41275c:	bl	412dfc <ferror@plt+0x1048c>
  412760:	ldp	x29, x30, [sp], #48
  412764:	ret
  412768:	stp	x29, x30, [sp, #-48]!
  41276c:	mov	x29, sp
  412770:	str	x0, [sp, #24]
  412774:	str	w1, [sp, #20]
  412778:	ldr	w1, [sp, #20]
  41277c:	ldr	x0, [sp, #24]
  412780:	bl	412f30 <ferror@plt+0x105c0>
  412784:	str	x0, [sp, #40]
  412788:	ldr	x0, [sp, #40]
  41278c:	bl	412dfc <ferror@plt+0x1048c>
  412790:	ldp	x29, x30, [sp], #48
  412794:	ret
  412798:	stp	x29, x30, [sp, #-48]!
  41279c:	mov	x29, sp
  4127a0:	str	x0, [sp, #40]
  4127a4:	str	w1, [sp, #36]
  4127a8:	str	x2, [sp, #24]
  4127ac:	ldr	x2, [sp, #24]
  4127b0:	ldr	w1, [sp, #36]
  4127b4:	ldr	x0, [sp, #40]
  4127b8:	bl	412fac <ferror@plt+0x1063c>
  4127bc:	nop
  4127c0:	ldp	x29, x30, [sp], #48
  4127c4:	ret
  4127c8:	sub	sp, sp, #0x10
  4127cc:	str	x0, [sp, #8]
  4127d0:	ldr	x0, [sp, #8]
  4127d4:	str	xzr, [x0]
  4127d8:	nop
  4127dc:	add	sp, sp, #0x10
  4127e0:	ret
  4127e4:	stp	x29, x30, [sp, #-32]!
  4127e8:	mov	x29, sp
  4127ec:	str	x0, [sp, #24]
  4127f0:	ldr	x0, [sp, #24]
  4127f4:	bl	413124 <ferror@plt+0x107b4>
  4127f8:	nop
  4127fc:	ldp	x29, x30, [sp], #32
  412800:	ret
  412804:	sub	sp, sp, #0x10
  412808:	str	x0, [sp, #8]
  41280c:	ldr	x0, [sp, #8]
  412810:	str	xzr, [x0]
  412814:	nop
  412818:	add	sp, sp, #0x10
  41281c:	ret
  412820:	stp	x29, x30, [sp, #-32]!
  412824:	mov	x29, sp
  412828:	str	x0, [sp, #24]
  41282c:	ldr	x0, [sp, #24]
  412830:	bl	41317c <ferror@plt+0x1080c>
  412834:	nop
  412838:	ldp	x29, x30, [sp], #32
  41283c:	ret
  412840:	stp	x29, x30, [sp, #-48]!
  412844:	mov	x29, sp
  412848:	str	x0, [sp, #40]
  41284c:	str	w1, [sp, #36]
  412850:	str	x2, [sp, #24]
  412854:	ldr	x0, [sp, #40]
  412858:	ldr	x0, [x0]
  41285c:	cmp	x0, #0x0
  412860:	b.eq	412880 <ferror@plt+0xff10>  // b.none
  412864:	ldr	x0, [sp, #40]
  412868:	ldr	x0, [x0]
  41286c:	ldr	x2, [sp, #24]
  412870:	ldr	w1, [sp, #36]
  412874:	bl	4131d4 <ferror@plt+0x10864>
  412878:	and	w0, w0, #0xff
  41287c:	b	41288c <ferror@plt+0xff1c>
  412880:	ldr	x0, [sp, #24]
  412884:	str	xzr, [x0]
  412888:	mov	w0, #0x0                   	// #0
  41288c:	ldp	x29, x30, [sp], #48
  412890:	ret
  412894:	stp	x29, x30, [sp, #-48]!
  412898:	mov	x29, sp
  41289c:	str	x0, [sp, #40]
  4128a0:	str	w1, [sp, #36]
  4128a4:	str	x2, [sp, #24]
  4128a8:	ldr	x0, [sp, #40]
  4128ac:	ldr	x0, [x0]
  4128b0:	cmp	x0, #0x0
  4128b4:	b.eq	4128d4 <ferror@plt+0xff64>  // b.none
  4128b8:	ldr	x0, [sp, #40]
  4128bc:	ldr	x0, [x0]
  4128c0:	ldr	x2, [sp, #24]
  4128c4:	ldr	w1, [sp, #36]
  4128c8:	bl	413230 <ferror@plt+0x108c0>
  4128cc:	and	w0, w0, #0xff
  4128d0:	b	4128e0 <ferror@plt+0xff70>
  4128d4:	ldr	x0, [sp, #24]
  4128d8:	str	xzr, [x0]
  4128dc:	mov	w0, #0x0                   	// #0
  4128e0:	ldp	x29, x30, [sp], #48
  4128e4:	ret
  4128e8:	stp	x29, x30, [sp, #-32]!
  4128ec:	mov	x29, sp
  4128f0:	str	x0, [sp, #24]
  4128f4:	str	x1, [sp, #16]
  4128f8:	mov	w2, #0x0                   	// #0
  4128fc:	mov	w1, #0x1                   	// #1
  412900:	ldr	x0, [sp, #24]
  412904:	bl	41328c <ferror@plt+0x1091c>
  412908:	ldr	x1, [sp, #16]
  41290c:	ldr	x0, [sp, #24]
  412910:	bl	4133a0 <ferror@plt+0x10a30>
  412914:	ldp	x29, x30, [sp], #32
  412918:	ret
  41291c:	stp	x29, x30, [sp, #-32]!
  412920:	mov	x29, sp
  412924:	str	x0, [sp, #24]
  412928:	str	x1, [sp, #16]
  41292c:	mov	w2, #0x0                   	// #0
  412930:	mov	w1, #0x1                   	// #1
  412934:	ldr	x0, [sp, #24]
  412938:	bl	4133c8 <ferror@plt+0x10a58>
  41293c:	ldr	x1, [sp, #16]
  412940:	ldr	x0, [sp, #24]
  412944:	bl	4134dc <ferror@plt+0x10b6c>
  412948:	ldp	x29, x30, [sp], #32
  41294c:	ret
  412950:	stp	x29, x30, [sp, #-32]!
  412954:	mov	x29, sp
  412958:	str	x0, [sp, #24]
  41295c:	ldr	x0, [sp, #24]
  412960:	ldr	x0, [x0]
  412964:	cmp	x0, #0x0
  412968:	b.eq	41297c <ferror@plt+0x1000c>  // b.none
  41296c:	ldr	x0, [sp, #24]
  412970:	ldr	x0, [x0]
  412974:	bl	413504 <ferror@plt+0x10b94>
  412978:	b	412980 <ferror@plt+0x10010>
  41297c:	mov	w0, #0x0                   	// #0
  412980:	ldp	x29, x30, [sp], #32
  412984:	ret
  412988:	sub	sp, sp, #0x10
  41298c:	str	x0, [sp, #8]
  412990:	ldr	x0, [sp, #8]
  412994:	ldr	w0, [x0, #4]
  412998:	add	sp, sp, #0x10
  41299c:	ret
  4129a0:	stp	x29, x30, [sp, #-64]!
  4129a4:	mov	x29, sp
  4129a8:	str	x0, [sp, #40]
  4129ac:	str	x1, [sp, #32]
  4129b0:	str	x2, [sp, #24]
  4129b4:	str	xzr, [sp, #48]
  4129b8:	str	wzr, [sp, #60]
  4129bc:	ldr	x0, [sp, #40]
  4129c0:	cmp	x0, #0x0
  4129c4:	b.eq	4129ec <ferror@plt+0x1007c>  // b.none
  4129c8:	ldr	x0, [sp, #40]
  4129cc:	ldr	x1, [sp, #48]
  4129d0:	str	x1, [x0, #32]
  4129d4:	ldr	x0, [sp, #40]
  4129d8:	str	x0, [sp, #48]
  4129dc:	ldr	x0, [sp, #40]
  4129e0:	ldr	x0, [x0, #16]
  4129e4:	str	x0, [sp, #40]
  4129e8:	b	4129bc <ferror@plt+0x1004c>
  4129ec:	ldr	x0, [sp, #48]
  4129f0:	cmp	x0, #0x0
  4129f4:	b.eq	412a50 <ferror@plt+0x100e0>  // b.none
  4129f8:	ldr	x0, [sp, #48]
  4129fc:	str	x0, [sp, #40]
  412a00:	ldr	x0, [sp, #48]
  412a04:	ldr	x0, [x0, #32]
  412a08:	str	x0, [sp, #48]
  412a0c:	ldr	x0, [sp, #40]
  412a10:	ldr	x4, [x0]
  412a14:	ldr	x0, [sp, #40]
  412a18:	ldr	x0, [x0, #8]
  412a1c:	ldr	x3, [sp, #32]
  412a20:	ldr	x2, [sp, #24]
  412a24:	mov	x1, x0
  412a28:	mov	x0, x4
  412a2c:	blr	x3
  412a30:	str	w0, [sp, #60]
  412a34:	ldr	w0, [sp, #60]
  412a38:	cmp	w0, #0x0
  412a3c:	b.ne	412a58 <ferror@plt+0x100e8>  // b.any
  412a40:	ldr	x0, [sp, #40]
  412a44:	ldr	x0, [x0, #24]
  412a48:	str	x0, [sp, #40]
  412a4c:	b	4129bc <ferror@plt+0x1004c>
  412a50:	nop
  412a54:	b	412a5c <ferror@plt+0x100ec>
  412a58:	nop
  412a5c:	ldr	w0, [sp, #60]
  412a60:	ldp	x29, x30, [sp], #64
  412a64:	ret
  412a68:	stp	x29, x30, [sp, #-32]!
  412a6c:	mov	x29, sp
  412a70:	str	x0, [sp, #24]
  412a74:	str	x1, [sp, #16]
  412a78:	ldr	x1, [sp, #16]
  412a7c:	ldr	x0, [sp, #24]
  412a80:	bl	41351c <ferror@plt+0x10bac>
  412a84:	ldr	x0, [sp, #24]
  412a88:	ldr	x0, [x0]
  412a8c:	cmp	x0, #0x0
  412a90:	b.eq	412ac0 <ferror@plt+0x10150>  // b.none
  412a94:	ldr	x0, [sp, #24]
  412a98:	ldr	x2, [x0, #8]
  412a9c:	ldr	x0, [sp, #24]
  412aa0:	ldr	x0, [x0]
  412aa4:	ldr	x0, [x0]
  412aa8:	ldr	x1, [sp, #16]
  412aac:	blr	x2
  412ab0:	cmp	w0, #0x0
  412ab4:	b.ne	412ac0 <ferror@plt+0x10150>  // b.any
  412ab8:	mov	w0, #0x1                   	// #1
  412abc:	b	412ac4 <ferror@plt+0x10154>
  412ac0:	mov	w0, #0x0                   	// #0
  412ac4:	cmp	w0, #0x0
  412ac8:	b.eq	412ad8 <ferror@plt+0x10168>  // b.none
  412acc:	ldr	x0, [sp, #24]
  412ad0:	ldr	x0, [x0]
  412ad4:	b	412adc <ferror@plt+0x1016c>
  412ad8:	mov	x0, #0x0                   	// #0
  412adc:	ldp	x29, x30, [sp], #32
  412ae0:	ret
  412ae4:	sub	sp, sp, #0x10
  412ae8:	str	x0, [sp, #8]
  412aec:	ldr	x0, [sp, #8]
  412af0:	cmp	x0, #0x0
  412af4:	b.eq	412b04 <ferror@plt+0x10194>  // b.none
  412af8:	ldr	x0, [sp, #8]
  412afc:	ldr	x0, [x0, #8]
  412b00:	b	412b08 <ferror@plt+0x10198>
  412b04:	mov	x0, #0x0                   	// #0
  412b08:	add	sp, sp, #0x10
  412b0c:	ret
  412b10:	stp	x29, x30, [sp, #-64]!
  412b14:	mov	x29, sp
  412b18:	str	x0, [sp, #40]
  412b1c:	str	x1, [sp, #32]
  412b20:	str	x2, [sp, #24]
  412b24:	str	wzr, [sp, #60]
  412b28:	ldr	x1, [sp, #32]
  412b2c:	ldr	x0, [sp, #40]
  412b30:	bl	41351c <ferror@plt+0x10bac>
  412b34:	ldr	x0, [sp, #40]
  412b38:	ldr	x0, [x0]
  412b3c:	cmp	x0, #0x0
  412b40:	b.eq	412b64 <ferror@plt+0x101f4>  // b.none
  412b44:	ldr	x0, [sp, #40]
  412b48:	ldr	x2, [x0, #8]
  412b4c:	ldr	x0, [sp, #40]
  412b50:	ldr	x0, [x0]
  412b54:	ldr	x0, [x0]
  412b58:	ldr	x1, [sp, #32]
  412b5c:	blr	x2
  412b60:	str	w0, [sp, #60]
  412b64:	ldr	x0, [sp, #40]
  412b68:	ldr	x0, [x0]
  412b6c:	cmp	x0, #0x0
  412b70:	b.eq	412bac <ferror@plt+0x1023c>  // b.none
  412b74:	ldr	w0, [sp, #60]
  412b78:	cmp	w0, #0x0
  412b7c:	b.ne	412bac <ferror@plt+0x1023c>  // b.any
  412b80:	ldr	x0, [sp, #40]
  412b84:	ldr	x0, [x0]
  412b88:	ldr	x0, [x0, #8]
  412b8c:	mov	x1, x0
  412b90:	ldr	x0, [sp, #40]
  412b94:	bl	409f30 <ferror@plt+0x75c0>
  412b98:	ldr	x0, [sp, #40]
  412b9c:	ldr	x0, [x0]
  412ba0:	ldr	x1, [sp, #24]
  412ba4:	str	x1, [x0, #8]
  412ba8:	b	412c78 <ferror@plt+0x10308>
  412bac:	mov	x0, #0x28                  	// #40
  412bb0:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  412bb4:	str	x0, [sp, #48]
  412bb8:	ldr	x0, [sp, #48]
  412bbc:	ldr	x1, [sp, #32]
  412bc0:	str	x1, [x0]
  412bc4:	ldr	x0, [sp, #48]
  412bc8:	ldr	x1, [sp, #24]
  412bcc:	str	x1, [x0, #8]
  412bd0:	ldr	x0, [sp, #40]
  412bd4:	ldr	x0, [x0]
  412bd8:	cmp	x0, #0x0
  412bdc:	b.ne	412bfc <ferror@plt+0x1028c>  // b.any
  412be0:	ldr	x0, [sp, #48]
  412be4:	str	xzr, [x0, #24]
  412be8:	ldr	x0, [sp, #48]
  412bec:	ldr	x1, [x0, #24]
  412bf0:	ldr	x0, [sp, #48]
  412bf4:	str	x1, [x0, #16]
  412bf8:	b	412c6c <ferror@plt+0x102fc>
  412bfc:	ldr	w0, [sp, #60]
  412c00:	cmp	w0, #0x0
  412c04:	b.ge	412c3c <ferror@plt+0x102cc>  // b.tcont
  412c08:	ldr	x0, [sp, #40]
  412c0c:	ldr	x1, [x0]
  412c10:	ldr	x0, [sp, #48]
  412c14:	str	x1, [x0, #16]
  412c18:	ldr	x0, [sp, #48]
  412c1c:	ldr	x0, [x0, #16]
  412c20:	ldr	x1, [x0, #24]
  412c24:	ldr	x0, [sp, #48]
  412c28:	str	x1, [x0, #24]
  412c2c:	ldr	x0, [sp, #48]
  412c30:	ldr	x0, [x0, #16]
  412c34:	str	xzr, [x0, #24]
  412c38:	b	412c6c <ferror@plt+0x102fc>
  412c3c:	ldr	x0, [sp, #40]
  412c40:	ldr	x1, [x0]
  412c44:	ldr	x0, [sp, #48]
  412c48:	str	x1, [x0, #24]
  412c4c:	ldr	x0, [sp, #48]
  412c50:	ldr	x0, [x0, #24]
  412c54:	ldr	x1, [x0, #16]
  412c58:	ldr	x0, [sp, #48]
  412c5c:	str	x1, [x0, #16]
  412c60:	ldr	x0, [sp, #48]
  412c64:	ldr	x0, [x0, #24]
  412c68:	str	xzr, [x0, #16]
  412c6c:	ldr	x0, [sp, #40]
  412c70:	ldr	x1, [sp, #48]
  412c74:	str	x1, [x0]
  412c78:	ldr	x0, [sp, #40]
  412c7c:	ldr	x0, [x0]
  412c80:	ldp	x29, x30, [sp], #64
  412c84:	ret
  412c88:	stp	x29, x30, [sp, #-64]!
  412c8c:	mov	x29, sp
  412c90:	str	x0, [sp, #24]
  412c94:	str	x1, [sp, #16]
  412c98:	str	xzr, [sp, #56]
  412c9c:	str	xzr, [sp, #48]
  412ca0:	ldr	x0, [sp, #16]
  412ca4:	cmp	x0, #0x0
  412ca8:	b.eq	412df0 <ferror@plt+0x10480>  // b.none
  412cac:	ldr	x0, [sp, #16]
  412cb0:	ldr	w0, [x0]
  412cb4:	mov	w1, w0
  412cb8:	ldr	x0, [sp, #24]
  412cbc:	bl	4137bc <ferror@plt+0x10e4c>
  412cc0:	ldr	x0, [sp, #16]
  412cc4:	ldr	x0, [x0, #8]
  412cc8:	mov	x1, x0
  412ccc:	ldr	x0, [sp, #24]
  412cd0:	bl	4137f8 <ferror@plt+0x10e88>
  412cd4:	ldr	x0, [sp, #16]
  412cd8:	ldr	x1, [sp, #56]
  412cdc:	str	x1, [x0, #32]
  412ce0:	ldr	x0, [sp, #16]
  412ce4:	str	x0, [sp, #56]
  412ce8:	ldr	x0, [sp, #56]
  412cec:	cmp	x0, #0x0
  412cf0:	b.eq	412df4 <ferror@plt+0x10484>  // b.none
  412cf4:	ldr	x0, [sp, #56]
  412cf8:	str	x0, [sp, #48]
  412cfc:	str	xzr, [sp, #56]
  412d00:	ldr	x0, [sp, #48]
  412d04:	cmp	x0, #0x0
  412d08:	b.eq	412ce8 <ferror@plt+0x10378>  // b.none
  412d0c:	ldr	x0, [sp, #48]
  412d10:	ldr	x0, [x0, #16]
  412d14:	cmp	x0, #0x0
  412d18:	b.eq	412d68 <ferror@plt+0x103f8>  // b.none
  412d1c:	ldr	x0, [sp, #48]
  412d20:	ldr	x0, [x0, #16]
  412d24:	ldr	w0, [x0]
  412d28:	mov	w1, w0
  412d2c:	ldr	x0, [sp, #24]
  412d30:	bl	4137bc <ferror@plt+0x10e4c>
  412d34:	ldr	x0, [sp, #48]
  412d38:	ldr	x0, [x0, #16]
  412d3c:	ldr	x0, [x0, #8]
  412d40:	mov	x1, x0
  412d44:	ldr	x0, [sp, #24]
  412d48:	bl	4137f8 <ferror@plt+0x10e88>
  412d4c:	ldr	x0, [sp, #48]
  412d50:	ldr	x0, [x0, #16]
  412d54:	ldr	x1, [sp, #56]
  412d58:	str	x1, [x0, #32]
  412d5c:	ldr	x0, [sp, #48]
  412d60:	ldr	x0, [x0, #16]
  412d64:	str	x0, [sp, #56]
  412d68:	ldr	x0, [sp, #48]
  412d6c:	ldr	x0, [x0, #24]
  412d70:	cmp	x0, #0x0
  412d74:	b.eq	412dc4 <ferror@plt+0x10454>  // b.none
  412d78:	ldr	x0, [sp, #48]
  412d7c:	ldr	x0, [x0, #24]
  412d80:	ldr	w0, [x0]
  412d84:	mov	w1, w0
  412d88:	ldr	x0, [sp, #24]
  412d8c:	bl	4137bc <ferror@plt+0x10e4c>
  412d90:	ldr	x0, [sp, #48]
  412d94:	ldr	x0, [x0, #24]
  412d98:	ldr	x0, [x0, #8]
  412d9c:	mov	x1, x0
  412da0:	ldr	x0, [sp, #24]
  412da4:	bl	4137f8 <ferror@plt+0x10e88>
  412da8:	ldr	x0, [sp, #48]
  412dac:	ldr	x0, [x0, #24]
  412db0:	ldr	x1, [sp, #56]
  412db4:	str	x1, [x0, #32]
  412db8:	ldr	x0, [sp, #48]
  412dbc:	ldr	x0, [x0, #24]
  412dc0:	str	x0, [sp, #56]
  412dc4:	ldr	x0, [sp, #48]
  412dc8:	str	x0, [sp, #40]
  412dcc:	ldr	x0, [sp, #40]
  412dd0:	ldr	x0, [x0, #32]
  412dd4:	str	x0, [sp, #48]
  412dd8:	ldr	x0, [sp, #40]
  412ddc:	cmp	x0, #0x0
  412de0:	b.eq	412d00 <ferror@plt+0x10390>  // b.none
  412de4:	mov	x1, #0x28                  	// #40
  412de8:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  412dec:	b	412d00 <ferror@plt+0x10390>
  412df0:	nop
  412df4:	ldp	x29, x30, [sp], #64
  412df8:	ret
  412dfc:	sub	sp, sp, #0x10
  412e00:	str	x0, [sp, #8]
  412e04:	ldr	x0, [sp, #8]
  412e08:	cmp	x0, #0x0
  412e0c:	b.eq	412e1c <ferror@plt+0x104ac>  // b.none
  412e10:	ldr	x0, [sp, #8]
  412e14:	ldr	x0, [x0, #8]
  412e18:	b	412e20 <ferror@plt+0x104b0>
  412e1c:	mov	x0, #0x0                   	// #0
  412e20:	add	sp, sp, #0x10
  412e24:	ret
  412e28:	sub	sp, sp, #0x20
  412e2c:	str	x0, [sp, #8]
  412e30:	ldr	x0, [sp, #8]
  412e34:	ldr	x0, [x0]
  412e38:	str	x0, [sp, #24]
  412e3c:	ldr	x0, [sp, #24]
  412e40:	cmp	x0, #0x0
  412e44:	b.ne	412e50 <ferror@plt+0x104e0>  // b.any
  412e48:	mov	x0, #0x0                   	// #0
  412e4c:	b	412e74 <ferror@plt+0x10504>
  412e50:	ldr	x0, [sp, #24]
  412e54:	ldr	x0, [x0, #16]
  412e58:	cmp	x0, #0x0
  412e5c:	b.eq	412e70 <ferror@plt+0x10500>  // b.none
  412e60:	ldr	x0, [sp, #24]
  412e64:	ldr	x0, [x0, #16]
  412e68:	str	x0, [sp, #24]
  412e6c:	b	412e50 <ferror@plt+0x104e0>
  412e70:	ldr	x0, [sp, #24]
  412e74:	add	sp, sp, #0x20
  412e78:	ret
  412e7c:	stp	x29, x30, [sp, #-48]!
  412e80:	mov	x29, sp
  412e84:	str	x0, [sp, #24]
  412e88:	str	w1, [sp, #20]
  412e8c:	ldr	x0, [sp, #24]
  412e90:	ldr	x0, [x0]
  412e94:	cmp	x0, #0x0
  412e98:	b.ne	412ea4 <ferror@plt+0x10534>  // b.any
  412e9c:	mov	x0, #0x0                   	// #0
  412ea0:	b	412f28 <ferror@plt+0x105b8>
  412ea4:	ldr	w1, [sp, #20]
  412ea8:	ldr	x0, [sp, #24]
  412eac:	bl	413834 <ferror@plt+0x10ec4>
  412eb0:	ldr	x0, [sp, #24]
  412eb4:	ldr	x2, [x0, #8]
  412eb8:	ldr	x0, [sp, #24]
  412ebc:	ldr	x0, [x0]
  412ec0:	ldr	w0, [x0]
  412ec4:	ldr	w1, [sp, #20]
  412ec8:	blr	x2
  412ecc:	str	w0, [sp, #36]
  412ed0:	ldr	w0, [sp, #36]
  412ed4:	cmp	w0, #0x0
  412ed8:	b.le	412ee8 <ferror@plt+0x10578>
  412edc:	ldr	x0, [sp, #24]
  412ee0:	ldr	x0, [x0]
  412ee4:	b	412f28 <ferror@plt+0x105b8>
  412ee8:	ldr	x0, [sp, #24]
  412eec:	ldr	x0, [x0]
  412ef0:	ldr	x0, [x0, #24]
  412ef4:	str	x0, [sp, #40]
  412ef8:	ldr	x0, [sp, #40]
  412efc:	cmp	x0, #0x0
  412f00:	b.eq	412f24 <ferror@plt+0x105b4>  // b.none
  412f04:	ldr	x0, [sp, #40]
  412f08:	ldr	x0, [x0, #16]
  412f0c:	cmp	x0, #0x0
  412f10:	b.eq	412f24 <ferror@plt+0x105b4>  // b.none
  412f14:	ldr	x0, [sp, #40]
  412f18:	ldr	x0, [x0, #16]
  412f1c:	str	x0, [sp, #40]
  412f20:	b	412f04 <ferror@plt+0x10594>
  412f24:	ldr	x0, [sp, #40]
  412f28:	ldp	x29, x30, [sp], #48
  412f2c:	ret
  412f30:	stp	x29, x30, [sp, #-32]!
  412f34:	mov	x29, sp
  412f38:	str	x0, [sp, #24]
  412f3c:	str	w1, [sp, #20]
  412f40:	ldr	w1, [sp, #20]
  412f44:	ldr	x0, [sp, #24]
  412f48:	bl	413834 <ferror@plt+0x10ec4>
  412f4c:	ldr	x0, [sp, #24]
  412f50:	ldr	x0, [x0]
  412f54:	cmp	x0, #0x0
  412f58:	b.eq	412f88 <ferror@plt+0x10618>  // b.none
  412f5c:	ldr	x0, [sp, #24]
  412f60:	ldr	x2, [x0, #8]
  412f64:	ldr	x0, [sp, #24]
  412f68:	ldr	x0, [x0]
  412f6c:	ldr	w0, [x0]
  412f70:	ldr	w1, [sp, #20]
  412f74:	blr	x2
  412f78:	cmp	w0, #0x0
  412f7c:	b.ne	412f88 <ferror@plt+0x10618>  // b.any
  412f80:	mov	w0, #0x1                   	// #1
  412f84:	b	412f8c <ferror@plt+0x1061c>
  412f88:	mov	w0, #0x0                   	// #0
  412f8c:	cmp	w0, #0x0
  412f90:	b.eq	412fa0 <ferror@plt+0x10630>  // b.none
  412f94:	ldr	x0, [sp, #24]
  412f98:	ldr	x0, [x0]
  412f9c:	b	412fa4 <ferror@plt+0x10634>
  412fa0:	mov	x0, #0x0                   	// #0
  412fa4:	ldp	x29, x30, [sp], #32
  412fa8:	ret
  412fac:	stp	x29, x30, [sp, #-64]!
  412fb0:	mov	x29, sp
  412fb4:	str	x0, [sp, #40]
  412fb8:	str	w1, [sp, #36]
  412fbc:	str	x2, [sp, #24]
  412fc0:	str	wzr, [sp, #60]
  412fc4:	ldr	w1, [sp, #36]
  412fc8:	ldr	x0, [sp, #40]
  412fcc:	bl	413834 <ferror@plt+0x10ec4>
  412fd0:	ldr	x0, [sp, #40]
  412fd4:	ldr	x0, [x0]
  412fd8:	cmp	x0, #0x0
  412fdc:	b.eq	413000 <ferror@plt+0x10690>  // b.none
  412fe0:	ldr	x0, [sp, #40]
  412fe4:	ldr	x2, [x0, #8]
  412fe8:	ldr	x0, [sp, #40]
  412fec:	ldr	x0, [x0]
  412ff0:	ldr	w0, [x0]
  412ff4:	ldr	w1, [sp, #36]
  412ff8:	blr	x2
  412ffc:	str	w0, [sp, #60]
  413000:	ldr	x0, [sp, #40]
  413004:	ldr	x0, [x0]
  413008:	cmp	x0, #0x0
  41300c:	b.eq	413048 <ferror@plt+0x106d8>  // b.none
  413010:	ldr	w0, [sp, #60]
  413014:	cmp	w0, #0x0
  413018:	b.ne	413048 <ferror@plt+0x106d8>  // b.any
  41301c:	ldr	x0, [sp, #40]
  413020:	ldr	x0, [x0]
  413024:	ldr	x0, [x0, #8]
  413028:	mov	x1, x0
  41302c:	ldr	x0, [sp, #40]
  413030:	bl	4137f8 <ferror@plt+0x10e88>
  413034:	ldr	x0, [sp, #40]
  413038:	ldr	x0, [x0]
  41303c:	ldr	x1, [sp, #24]
  413040:	str	x1, [x0, #8]
  413044:	b	413114 <ferror@plt+0x107a4>
  413048:	mov	x0, #0x28                  	// #40
  41304c:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  413050:	str	x0, [sp, #48]
  413054:	ldr	x0, [sp, #48]
  413058:	ldr	w1, [sp, #36]
  41305c:	str	w1, [x0]
  413060:	ldr	x0, [sp, #48]
  413064:	ldr	x1, [sp, #24]
  413068:	str	x1, [x0, #8]
  41306c:	ldr	x0, [sp, #40]
  413070:	ldr	x0, [x0]
  413074:	cmp	x0, #0x0
  413078:	b.ne	413098 <ferror@plt+0x10728>  // b.any
  41307c:	ldr	x0, [sp, #48]
  413080:	str	xzr, [x0, #24]
  413084:	ldr	x0, [sp, #48]
  413088:	ldr	x1, [x0, #24]
  41308c:	ldr	x0, [sp, #48]
  413090:	str	x1, [x0, #16]
  413094:	b	413108 <ferror@plt+0x10798>
  413098:	ldr	w0, [sp, #60]
  41309c:	cmp	w0, #0x0
  4130a0:	b.ge	4130d8 <ferror@plt+0x10768>  // b.tcont
  4130a4:	ldr	x0, [sp, #40]
  4130a8:	ldr	x1, [x0]
  4130ac:	ldr	x0, [sp, #48]
  4130b0:	str	x1, [x0, #16]
  4130b4:	ldr	x0, [sp, #48]
  4130b8:	ldr	x0, [x0, #16]
  4130bc:	ldr	x1, [x0, #24]
  4130c0:	ldr	x0, [sp, #48]
  4130c4:	str	x1, [x0, #24]
  4130c8:	ldr	x0, [sp, #48]
  4130cc:	ldr	x0, [x0, #16]
  4130d0:	str	xzr, [x0, #24]
  4130d4:	b	413108 <ferror@plt+0x10798>
  4130d8:	ldr	x0, [sp, #40]
  4130dc:	ldr	x1, [x0]
  4130e0:	ldr	x0, [sp, #48]
  4130e4:	str	x1, [x0, #24]
  4130e8:	ldr	x0, [sp, #48]
  4130ec:	ldr	x0, [x0, #24]
  4130f0:	ldr	x1, [x0, #16]
  4130f4:	ldr	x0, [sp, #48]
  4130f8:	str	x1, [x0, #16]
  4130fc:	ldr	x0, [sp, #48]
  413100:	ldr	x0, [x0, #24]
  413104:	str	xzr, [x0, #16]
  413108:	ldr	x0, [sp, #40]
  41310c:	ldr	x1, [sp, #48]
  413110:	str	x1, [x0]
  413114:	ldr	x0, [sp, #40]
  413118:	ldr	x0, [x0]
  41311c:	ldp	x29, x30, [sp], #64
  413120:	ret
  413124:	stp	x29, x30, [sp, #-32]!
  413128:	mov	x29, sp
  41312c:	str	x0, [sp, #24]
  413130:	ldr	x0, [sp, #24]
  413134:	ldr	x0, [x0]
  413138:	cmp	x0, #0x0
  41313c:	b.eq	413170 <ferror@plt+0x10800>  // b.none
  413140:	ldr	x0, [sp, #24]
  413144:	bl	413ad4 <ferror@plt+0x11164>
  413148:	and	w0, w0, #0xff
  41314c:	cmp	w0, #0x0
  413150:	b.eq	413164 <ferror@plt+0x107f4>  // b.none
  413154:	ldr	x0, [sp, #24]
  413158:	ldr	x0, [x0]
  41315c:	str	wzr, [x0, #4]
  413160:	b	413174 <ferror@plt+0x10804>
  413164:	ldr	x0, [sp, #24]
  413168:	bl	413b04 <ferror@plt+0x11194>
  41316c:	b	413174 <ferror@plt+0x10804>
  413170:	nop
  413174:	ldp	x29, x30, [sp], #32
  413178:	ret
  41317c:	stp	x29, x30, [sp, #-32]!
  413180:	mov	x29, sp
  413184:	str	x0, [sp, #24]
  413188:	ldr	x0, [sp, #24]
  41318c:	ldr	x0, [x0]
  413190:	cmp	x0, #0x0
  413194:	b.eq	4131c8 <ferror@plt+0x10858>  // b.none
  413198:	ldr	x0, [sp, #24]
  41319c:	bl	413b4c <ferror@plt+0x111dc>
  4131a0:	and	w0, w0, #0xff
  4131a4:	cmp	w0, #0x0
  4131a8:	b.eq	4131bc <ferror@plt+0x1084c>  // b.none
  4131ac:	ldr	x0, [sp, #24]
  4131b0:	ldr	x0, [x0]
  4131b4:	str	wzr, [x0, #4]
  4131b8:	b	4131cc <ferror@plt+0x1085c>
  4131bc:	ldr	x0, [sp, #24]
  4131c0:	bl	413b7c <ferror@plt+0x1120c>
  4131c4:	b	4131cc <ferror@plt+0x1085c>
  4131c8:	nop
  4131cc:	ldp	x29, x30, [sp], #32
  4131d0:	ret
  4131d4:	sub	sp, sp, #0x20
  4131d8:	str	x0, [sp, #24]
  4131dc:	str	w1, [sp, #20]
  4131e0:	str	x2, [sp, #8]
  4131e4:	ldr	x0, [sp, #24]
  4131e8:	ldr	w0, [x0, #4]
  4131ec:	ldr	w1, [sp, #20]
  4131f0:	cmp	w1, w0
  4131f4:	b.cs	41321c <ferror@plt+0x108ac>  // b.hs, b.nlast
  4131f8:	ldr	x1, [sp, #24]
  4131fc:	ldr	w0, [sp, #20]
  413200:	lsl	x0, x0, #3
  413204:	add	x0, x1, x0
  413208:	ldr	x1, [x0, #8]
  41320c:	ldr	x0, [sp, #8]
  413210:	str	x1, [x0]
  413214:	mov	w0, #0x1                   	// #1
  413218:	b	413228 <ferror@plt+0x108b8>
  41321c:	ldr	x0, [sp, #8]
  413220:	str	xzr, [x0]
  413224:	mov	w0, #0x0                   	// #0
  413228:	add	sp, sp, #0x20
  41322c:	ret
  413230:	sub	sp, sp, #0x20
  413234:	str	x0, [sp, #24]
  413238:	str	w1, [sp, #20]
  41323c:	str	x2, [sp, #8]
  413240:	ldr	x0, [sp, #24]
  413244:	ldr	w0, [x0, #4]
  413248:	ldr	w1, [sp, #20]
  41324c:	cmp	w1, w0
  413250:	b.cs	413278 <ferror@plt+0x10908>  // b.hs, b.nlast
  413254:	ldr	w0, [sp, #20]
  413258:	lsl	x0, x0, #3
  41325c:	ldr	x1, [sp, #24]
  413260:	add	x0, x1, x0
  413264:	add	x1, x0, #0x8
  413268:	ldr	x0, [sp, #8]
  41326c:	str	x1, [x0]
  413270:	mov	w0, #0x1                   	// #1
  413274:	b	413284 <ferror@plt+0x10914>
  413278:	ldr	x0, [sp, #8]
  41327c:	str	xzr, [x0]
  413280:	mov	w0, #0x0                   	// #0
  413284:	add	sp, sp, #0x20
  413288:	ret
  41328c:	stp	x29, x30, [sp, #-80]!
  413290:	mov	x29, sp
  413294:	str	x19, [sp, #16]
  413298:	str	x0, [sp, #40]
  41329c:	str	w1, [sp, #36]
  4132a0:	strb	w2, [sp, #35]
  4132a4:	ldr	w0, [sp, #36]
  4132a8:	mov	w1, w0
  4132ac:	ldr	x0, [sp, #40]
  4132b0:	bl	413bc4 <ferror@plt+0x11254>
  4132b4:	and	w0, w0, #0xff
  4132b8:	cmp	w0, #0x0
  4132bc:	b.eq	4132c8 <ferror@plt+0x10958>  // b.none
  4132c0:	mov	w0, #0x0                   	// #0
  4132c4:	b	413394 <ferror@plt+0x10a24>
  4132c8:	ldr	x0, [sp, #40]
  4132cc:	ldr	x0, [x0]
  4132d0:	str	x0, [sp, #64]
  4132d4:	str	wzr, [sp, #76]
  4132d8:	ldr	x0, [sp, #40]
  4132dc:	ldr	x0, [x0]
  4132e0:	cmp	x0, #0x0
  4132e4:	b.eq	413304 <ferror@plt+0x10994>  // b.none
  4132e8:	ldr	x0, [sp, #40]
  4132ec:	bl	413b4c <ferror@plt+0x111dc>
  4132f0:	and	w0, w0, #0xff
  4132f4:	cmp	w0, #0x0
  4132f8:	b.eq	413304 <ferror@plt+0x10994>  // b.none
  4132fc:	mov	w0, #0x1                   	// #1
  413300:	b	413308 <ferror@plt+0x10998>
  413304:	mov	w0, #0x0                   	// #0
  413308:	strb	w0, [sp, #63]
  41330c:	ldrb	w0, [sp, #63]
  413310:	cmp	w0, #0x0
  413314:	b.eq	41333c <ferror@plt+0x109cc>  // b.none
  413318:	ldr	x0, [sp, #40]
  41331c:	str	xzr, [x0]
  413320:	ldr	x0, [sp, #64]
  413324:	bl	413504 <ferror@plt+0x10b94>
  413328:	str	w0, [sp, #76]
  41332c:	ldr	w1, [sp, #36]
  413330:	ldr	w0, [sp, #76]
  413334:	add	w0, w1, w0
  413338:	str	w0, [sp, #36]
  41333c:	ldr	x0, [sp, #40]
  413340:	ldrb	w2, [sp, #35]
  413344:	ldr	w1, [sp, #36]
  413348:	bl	413c20 <ferror@plt+0x112b0>
  41334c:	ldrb	w0, [sp, #63]
  413350:	cmp	w0, #0x0
  413354:	b.eq	413390 <ferror@plt+0x10a20>  // b.none
  413358:	ldr	x0, [sp, #40]
  41335c:	ldr	x0, [x0]
  413360:	bl	413ce0 <ferror@plt+0x11370>
  413364:	mov	x19, x0
  413368:	ldr	x0, [sp, #64]
  41336c:	bl	413ce0 <ferror@plt+0x11370>
  413370:	ldr	w2, [sp, #76]
  413374:	mov	x1, x0
  413378:	mov	x0, x19
  41337c:	bl	413cf8 <ferror@plt+0x11388>
  413380:	ldr	x0, [sp, #40]
  413384:	ldr	x0, [x0]
  413388:	ldr	w1, [sp, #76]
  41338c:	str	w1, [x0, #4]
  413390:	mov	w0, #0x1                   	// #1
  413394:	ldr	x19, [sp, #16]
  413398:	ldp	x29, x30, [sp], #80
  41339c:	ret
  4133a0:	stp	x29, x30, [sp, #-32]!
  4133a4:	mov	x29, sp
  4133a8:	str	x0, [sp, #24]
  4133ac:	str	x1, [sp, #16]
  4133b0:	ldr	x0, [sp, #24]
  4133b4:	ldr	x0, [x0]
  4133b8:	ldr	x1, [sp, #16]
  4133bc:	bl	413d6c <ferror@plt+0x113fc>
  4133c0:	ldp	x29, x30, [sp], #32
  4133c4:	ret
  4133c8:	stp	x29, x30, [sp, #-80]!
  4133cc:	mov	x29, sp
  4133d0:	str	x19, [sp, #16]
  4133d4:	str	x0, [sp, #40]
  4133d8:	str	w1, [sp, #36]
  4133dc:	strb	w2, [sp, #35]
  4133e0:	ldr	w0, [sp, #36]
  4133e4:	mov	w1, w0
  4133e8:	ldr	x0, [sp, #40]
  4133ec:	bl	413dc0 <ferror@plt+0x11450>
  4133f0:	and	w0, w0, #0xff
  4133f4:	cmp	w0, #0x0
  4133f8:	b.eq	413404 <ferror@plt+0x10a94>  // b.none
  4133fc:	mov	w0, #0x0                   	// #0
  413400:	b	4134d0 <ferror@plt+0x10b60>
  413404:	ldr	x0, [sp, #40]
  413408:	ldr	x0, [x0]
  41340c:	str	x0, [sp, #64]
  413410:	str	wzr, [sp, #76]
  413414:	ldr	x0, [sp, #40]
  413418:	ldr	x0, [x0]
  41341c:	cmp	x0, #0x0
  413420:	b.eq	413440 <ferror@plt+0x10ad0>  // b.none
  413424:	ldr	x0, [sp, #40]
  413428:	bl	413ad4 <ferror@plt+0x11164>
  41342c:	and	w0, w0, #0xff
  413430:	cmp	w0, #0x0
  413434:	b.eq	413440 <ferror@plt+0x10ad0>  // b.none
  413438:	mov	w0, #0x1                   	// #1
  41343c:	b	413444 <ferror@plt+0x10ad4>
  413440:	mov	w0, #0x0                   	// #0
  413444:	strb	w0, [sp, #63]
  413448:	ldrb	w0, [sp, #63]
  41344c:	cmp	w0, #0x0
  413450:	b.eq	413478 <ferror@plt+0x10b08>  // b.none
  413454:	ldr	x0, [sp, #40]
  413458:	str	xzr, [x0]
  41345c:	ldr	x0, [sp, #64]
  413460:	bl	412988 <ferror@plt+0x10018>
  413464:	str	w0, [sp, #76]
  413468:	ldr	w1, [sp, #36]
  41346c:	ldr	w0, [sp, #76]
  413470:	add	w0, w1, w0
  413474:	str	w0, [sp, #36]
  413478:	ldr	x0, [sp, #40]
  41347c:	ldrb	w2, [sp, #35]
  413480:	ldr	w1, [sp, #36]
  413484:	bl	413e1c <ferror@plt+0x114ac>
  413488:	ldrb	w0, [sp, #63]
  41348c:	cmp	w0, #0x0
  413490:	b.eq	4134cc <ferror@plt+0x10b5c>  // b.none
  413494:	ldr	x0, [sp, #40]
  413498:	ldr	x0, [x0]
  41349c:	bl	413edc <ferror@plt+0x1156c>
  4134a0:	mov	x19, x0
  4134a4:	ldr	x0, [sp, #64]
  4134a8:	bl	413edc <ferror@plt+0x1156c>
  4134ac:	ldr	w2, [sp, #76]
  4134b0:	mov	x1, x0
  4134b4:	mov	x0, x19
  4134b8:	bl	413ef4 <ferror@plt+0x11584>
  4134bc:	ldr	x0, [sp, #40]
  4134c0:	ldr	x0, [x0]
  4134c4:	ldr	w1, [sp, #76]
  4134c8:	str	w1, [x0, #4]
  4134cc:	mov	w0, #0x1                   	// #1
  4134d0:	ldr	x19, [sp, #16]
  4134d4:	ldp	x29, x30, [sp], #80
  4134d8:	ret
  4134dc:	stp	x29, x30, [sp, #-32]!
  4134e0:	mov	x29, sp
  4134e4:	str	x0, [sp, #24]
  4134e8:	str	x1, [sp, #16]
  4134ec:	ldr	x0, [sp, #24]
  4134f0:	ldr	x0, [x0]
  4134f4:	ldr	x1, [sp, #16]
  4134f8:	bl	413f68 <ferror@plt+0x115f8>
  4134fc:	ldp	x29, x30, [sp], #32
  413500:	ret
  413504:	sub	sp, sp, #0x10
  413508:	str	x0, [sp, #8]
  41350c:	ldr	x0, [sp, #8]
  413510:	ldr	w0, [x0, #4]
  413514:	add	sp, sp, #0x10
  413518:	ret
  41351c:	stp	x29, x30, [sp, #-64]!
  413520:	mov	x29, sp
  413524:	str	x0, [sp, #24]
  413528:	str	x1, [sp, #16]
  41352c:	ldr	x0, [sp, #24]
  413530:	ldr	x0, [x0]
  413534:	cmp	x0, #0x0
  413538:	b.eq	4137a0 <ferror@plt+0x10e30>  // b.none
  41353c:	ldr	x0, [sp, #24]
  413540:	ldr	x0, [x0]
  413544:	str	x0, [sp, #48]
  413548:	ldr	x0, [sp, #24]
  41354c:	ldr	x2, [x0, #8]
  413550:	ldr	x0, [sp, #48]
  413554:	ldr	x0, [x0]
  413558:	mov	x1, x0
  41355c:	ldr	x0, [sp, #16]
  413560:	blr	x2
  413564:	str	w0, [sp, #44]
  413568:	ldr	w0, [sp, #44]
  41356c:	cmp	w0, #0x0
  413570:	b.eq	4137a8 <ferror@plt+0x10e38>  // b.none
  413574:	ldr	w0, [sp, #44]
  413578:	cmp	w0, #0x0
  41357c:	b.ge	413590 <ferror@plt+0x10c20>  // b.tcont
  413580:	ldr	x0, [sp, #48]
  413584:	ldr	x0, [x0, #16]
  413588:	str	x0, [sp, #56]
  41358c:	b	41359c <ferror@plt+0x10c2c>
  413590:	ldr	x0, [sp, #48]
  413594:	ldr	x0, [x0, #24]
  413598:	str	x0, [sp, #56]
  41359c:	ldr	x0, [sp, #56]
  4135a0:	cmp	x0, #0x0
  4135a4:	b.eq	4137b0 <ferror@plt+0x10e40>  // b.none
  4135a8:	ldr	x0, [sp, #24]
  4135ac:	ldr	x2, [x0, #8]
  4135b0:	ldr	x0, [sp, #56]
  4135b4:	ldr	x0, [x0]
  4135b8:	mov	x1, x0
  4135bc:	ldr	x0, [sp, #16]
  4135c0:	blr	x2
  4135c4:	str	w0, [sp, #40]
  4135c8:	ldr	w0, [sp, #40]
  4135cc:	cmp	w0, #0x0
  4135d0:	b.eq	41360c <ferror@plt+0x10c9c>  // b.none
  4135d4:	ldr	w0, [sp, #40]
  4135d8:	cmp	w0, #0x0
  4135dc:	b.ge	4135f0 <ferror@plt+0x10c80>  // b.tcont
  4135e0:	ldr	x0, [sp, #56]
  4135e4:	ldr	x0, [x0, #16]
  4135e8:	cmp	x0, #0x0
  4135ec:	b.eq	41360c <ferror@plt+0x10c9c>  // b.none
  4135f0:	ldr	w0, [sp, #40]
  4135f4:	cmp	w0, #0x0
  4135f8:	b.le	413640 <ferror@plt+0x10cd0>
  4135fc:	ldr	x0, [sp, #56]
  413600:	ldr	x0, [x0, #24]
  413604:	cmp	x0, #0x0
  413608:	b.ne	413640 <ferror@plt+0x10cd0>  // b.any
  41360c:	ldr	w0, [sp, #44]
  413610:	cmp	w0, #0x0
  413614:	b.ge	41362c <ferror@plt+0x10cbc>  // b.tcont
  413618:	ldr	x0, [sp, #24]
  41361c:	ldr	x2, [sp, #56]
  413620:	ldr	x1, [sp, #48]
  413624:	bl	413fbc <ferror@plt+0x1164c>
  413628:	b	4137b4 <ferror@plt+0x10e44>
  41362c:	ldr	x0, [sp, #24]
  413630:	ldr	x2, [sp, #56]
  413634:	ldr	x1, [sp, #48]
  413638:	bl	414008 <ferror@plt+0x11698>
  41363c:	b	4137b4 <ferror@plt+0x10e44>
  413640:	ldr	w0, [sp, #44]
  413644:	cmp	w0, #0x0
  413648:	b.ge	413698 <ferror@plt+0x10d28>  // b.tcont
  41364c:	ldr	w0, [sp, #40]
  413650:	cmp	w0, #0x0
  413654:	b.ge	413698 <ferror@plt+0x10d28>  // b.tcont
  413658:	ldr	x0, [sp, #48]
  41365c:	add	x3, x0, #0x10
  413660:	ldr	x0, [sp, #56]
  413664:	ldr	x0, [x0, #16]
  413668:	mov	x2, x0
  41366c:	ldr	x1, [sp, #56]
  413670:	mov	x0, x3
  413674:	bl	413fbc <ferror@plt+0x1164c>
  413678:	ldr	x3, [sp, #24]
  41367c:	ldr	x0, [sp, #48]
  413680:	ldr	x0, [x0, #16]
  413684:	mov	x2, x0
  413688:	ldr	x1, [sp, #48]
  41368c:	mov	x0, x3
  413690:	bl	413fbc <ferror@plt+0x1164c>
  413694:	b	41379c <ferror@plt+0x10e2c>
  413698:	ldr	w0, [sp, #44]
  41369c:	cmp	w0, #0x0
  4136a0:	b.le	4136f0 <ferror@plt+0x10d80>
  4136a4:	ldr	w0, [sp, #40]
  4136a8:	cmp	w0, #0x0
  4136ac:	b.le	4136f0 <ferror@plt+0x10d80>
  4136b0:	ldr	x0, [sp, #48]
  4136b4:	add	x3, x0, #0x18
  4136b8:	ldr	x0, [sp, #56]
  4136bc:	ldr	x0, [x0, #24]
  4136c0:	mov	x2, x0
  4136c4:	ldr	x1, [sp, #56]
  4136c8:	mov	x0, x3
  4136cc:	bl	414008 <ferror@plt+0x11698>
  4136d0:	ldr	x3, [sp, #24]
  4136d4:	ldr	x0, [sp, #48]
  4136d8:	ldr	x0, [x0, #24]
  4136dc:	mov	x2, x0
  4136e0:	ldr	x1, [sp, #48]
  4136e4:	mov	x0, x3
  4136e8:	bl	414008 <ferror@plt+0x11698>
  4136ec:	b	41379c <ferror@plt+0x10e2c>
  4136f0:	ldr	w0, [sp, #44]
  4136f4:	cmp	w0, #0x0
  4136f8:	b.ge	413748 <ferror@plt+0x10dd8>  // b.tcont
  4136fc:	ldr	w0, [sp, #40]
  413700:	cmp	w0, #0x0
  413704:	b.le	413748 <ferror@plt+0x10dd8>
  413708:	ldr	x0, [sp, #48]
  41370c:	add	x3, x0, #0x10
  413710:	ldr	x0, [sp, #56]
  413714:	ldr	x0, [x0, #24]
  413718:	mov	x2, x0
  41371c:	ldr	x1, [sp, #56]
  413720:	mov	x0, x3
  413724:	bl	414008 <ferror@plt+0x11698>
  413728:	ldr	x3, [sp, #24]
  41372c:	ldr	x0, [sp, #48]
  413730:	ldr	x0, [x0, #16]
  413734:	mov	x2, x0
  413738:	ldr	x1, [sp, #48]
  41373c:	mov	x0, x3
  413740:	bl	413fbc <ferror@plt+0x1164c>
  413744:	b	41379c <ferror@plt+0x10e2c>
  413748:	ldr	w0, [sp, #44]
  41374c:	cmp	w0, #0x0
  413750:	b.le	41353c <ferror@plt+0x10bcc>
  413754:	ldr	w0, [sp, #40]
  413758:	cmp	w0, #0x0
  41375c:	b.ge	41353c <ferror@plt+0x10bcc>  // b.tcont
  413760:	ldr	x0, [sp, #48]
  413764:	add	x3, x0, #0x18
  413768:	ldr	x0, [sp, #56]
  41376c:	ldr	x0, [x0, #16]
  413770:	mov	x2, x0
  413774:	ldr	x1, [sp, #56]
  413778:	mov	x0, x3
  41377c:	bl	413fbc <ferror@plt+0x1164c>
  413780:	ldr	x3, [sp, #24]
  413784:	ldr	x0, [sp, #48]
  413788:	ldr	x0, [x0, #24]
  41378c:	mov	x2, x0
  413790:	ldr	x1, [sp, #48]
  413794:	mov	x0, x3
  413798:	bl	414008 <ferror@plt+0x11698>
  41379c:	b	41353c <ferror@plt+0x10bcc>
  4137a0:	nop
  4137a4:	b	4137b4 <ferror@plt+0x10e44>
  4137a8:	nop
  4137ac:	b	4137b4 <ferror@plt+0x10e44>
  4137b0:	nop
  4137b4:	ldp	x29, x30, [sp], #64
  4137b8:	ret
  4137bc:	stp	x29, x30, [sp, #-32]!
  4137c0:	mov	x29, sp
  4137c4:	str	x0, [sp, #24]
  4137c8:	str	w1, [sp, #20]
  4137cc:	ldr	x0, [sp, #24]
  4137d0:	ldr	x0, [x0, #16]
  4137d4:	cmp	x0, #0x0
  4137d8:	b.eq	4137ec <ferror@plt+0x10e7c>  // b.none
  4137dc:	ldr	x0, [sp, #24]
  4137e0:	ldr	x1, [x0, #16]
  4137e4:	ldr	w0, [sp, #20]
  4137e8:	blr	x1
  4137ec:	nop
  4137f0:	ldp	x29, x30, [sp], #32
  4137f4:	ret
  4137f8:	stp	x29, x30, [sp, #-32]!
  4137fc:	mov	x29, sp
  413800:	str	x0, [sp, #24]
  413804:	str	x1, [sp, #16]
  413808:	ldr	x0, [sp, #24]
  41380c:	ldr	x0, [x0, #24]
  413810:	cmp	x0, #0x0
  413814:	b.eq	413828 <ferror@plt+0x10eb8>  // b.none
  413818:	ldr	x0, [sp, #24]
  41381c:	ldr	x1, [x0, #24]
  413820:	ldr	x0, [sp, #16]
  413824:	blr	x1
  413828:	nop
  41382c:	ldp	x29, x30, [sp], #32
  413830:	ret
  413834:	stp	x29, x30, [sp, #-64]!
  413838:	mov	x29, sp
  41383c:	str	x0, [sp, #24]
  413840:	str	w1, [sp, #20]
  413844:	ldr	x0, [sp, #24]
  413848:	ldr	x0, [x0]
  41384c:	cmp	x0, #0x0
  413850:	b.eq	413ab8 <ferror@plt+0x11148>  // b.none
  413854:	ldr	x0, [sp, #24]
  413858:	ldr	x0, [x0]
  41385c:	str	x0, [sp, #48]
  413860:	ldr	x0, [sp, #24]
  413864:	ldr	x2, [x0, #8]
  413868:	ldr	x0, [sp, #48]
  41386c:	ldr	w0, [x0]
  413870:	mov	w1, w0
  413874:	ldr	w0, [sp, #20]
  413878:	blr	x2
  41387c:	str	w0, [sp, #44]
  413880:	ldr	w0, [sp, #44]
  413884:	cmp	w0, #0x0
  413888:	b.eq	413ac0 <ferror@plt+0x11150>  // b.none
  41388c:	ldr	w0, [sp, #44]
  413890:	cmp	w0, #0x0
  413894:	b.ge	4138a8 <ferror@plt+0x10f38>  // b.tcont
  413898:	ldr	x0, [sp, #48]
  41389c:	ldr	x0, [x0, #16]
  4138a0:	str	x0, [sp, #56]
  4138a4:	b	4138b4 <ferror@plt+0x10f44>
  4138a8:	ldr	x0, [sp, #48]
  4138ac:	ldr	x0, [x0, #24]
  4138b0:	str	x0, [sp, #56]
  4138b4:	ldr	x0, [sp, #56]
  4138b8:	cmp	x0, #0x0
  4138bc:	b.eq	413ac8 <ferror@plt+0x11158>  // b.none
  4138c0:	ldr	x0, [sp, #24]
  4138c4:	ldr	x2, [x0, #8]
  4138c8:	ldr	x0, [sp, #56]
  4138cc:	ldr	w0, [x0]
  4138d0:	mov	w1, w0
  4138d4:	ldr	w0, [sp, #20]
  4138d8:	blr	x2
  4138dc:	str	w0, [sp, #40]
  4138e0:	ldr	w0, [sp, #40]
  4138e4:	cmp	w0, #0x0
  4138e8:	b.eq	413924 <ferror@plt+0x10fb4>  // b.none
  4138ec:	ldr	w0, [sp, #40]
  4138f0:	cmp	w0, #0x0
  4138f4:	b.ge	413908 <ferror@plt+0x10f98>  // b.tcont
  4138f8:	ldr	x0, [sp, #56]
  4138fc:	ldr	x0, [x0, #16]
  413900:	cmp	x0, #0x0
  413904:	b.eq	413924 <ferror@plt+0x10fb4>  // b.none
  413908:	ldr	w0, [sp, #40]
  41390c:	cmp	w0, #0x0
  413910:	b.le	413958 <ferror@plt+0x10fe8>
  413914:	ldr	x0, [sp, #56]
  413918:	ldr	x0, [x0, #24]
  41391c:	cmp	x0, #0x0
  413920:	b.ne	413958 <ferror@plt+0x10fe8>  // b.any
  413924:	ldr	w0, [sp, #44]
  413928:	cmp	w0, #0x0
  41392c:	b.ge	413944 <ferror@plt+0x10fd4>  // b.tcont
  413930:	ldr	x0, [sp, #24]
  413934:	ldr	x2, [sp, #56]
  413938:	ldr	x1, [sp, #48]
  41393c:	bl	414054 <ferror@plt+0x116e4>
  413940:	b	413acc <ferror@plt+0x1115c>
  413944:	ldr	x0, [sp, #24]
  413948:	ldr	x2, [sp, #56]
  41394c:	ldr	x1, [sp, #48]
  413950:	bl	4140a0 <ferror@plt+0x11730>
  413954:	b	413acc <ferror@plt+0x1115c>
  413958:	ldr	w0, [sp, #44]
  41395c:	cmp	w0, #0x0
  413960:	b.ge	4139b0 <ferror@plt+0x11040>  // b.tcont
  413964:	ldr	w0, [sp, #40]
  413968:	cmp	w0, #0x0
  41396c:	b.ge	4139b0 <ferror@plt+0x11040>  // b.tcont
  413970:	ldr	x0, [sp, #48]
  413974:	add	x3, x0, #0x10
  413978:	ldr	x0, [sp, #56]
  41397c:	ldr	x0, [x0, #16]
  413980:	mov	x2, x0
  413984:	ldr	x1, [sp, #56]
  413988:	mov	x0, x3
  41398c:	bl	414054 <ferror@plt+0x116e4>
  413990:	ldr	x3, [sp, #24]
  413994:	ldr	x0, [sp, #48]
  413998:	ldr	x0, [x0, #16]
  41399c:	mov	x2, x0
  4139a0:	ldr	x1, [sp, #48]
  4139a4:	mov	x0, x3
  4139a8:	bl	414054 <ferror@plt+0x116e4>
  4139ac:	b	413ab4 <ferror@plt+0x11144>
  4139b0:	ldr	w0, [sp, #44]
  4139b4:	cmp	w0, #0x0
  4139b8:	b.le	413a08 <ferror@plt+0x11098>
  4139bc:	ldr	w0, [sp, #40]
  4139c0:	cmp	w0, #0x0
  4139c4:	b.le	413a08 <ferror@plt+0x11098>
  4139c8:	ldr	x0, [sp, #48]
  4139cc:	add	x3, x0, #0x18
  4139d0:	ldr	x0, [sp, #56]
  4139d4:	ldr	x0, [x0, #24]
  4139d8:	mov	x2, x0
  4139dc:	ldr	x1, [sp, #56]
  4139e0:	mov	x0, x3
  4139e4:	bl	4140a0 <ferror@plt+0x11730>
  4139e8:	ldr	x3, [sp, #24]
  4139ec:	ldr	x0, [sp, #48]
  4139f0:	ldr	x0, [x0, #24]
  4139f4:	mov	x2, x0
  4139f8:	ldr	x1, [sp, #48]
  4139fc:	mov	x0, x3
  413a00:	bl	4140a0 <ferror@plt+0x11730>
  413a04:	b	413ab4 <ferror@plt+0x11144>
  413a08:	ldr	w0, [sp, #44]
  413a0c:	cmp	w0, #0x0
  413a10:	b.ge	413a60 <ferror@plt+0x110f0>  // b.tcont
  413a14:	ldr	w0, [sp, #40]
  413a18:	cmp	w0, #0x0
  413a1c:	b.le	413a60 <ferror@plt+0x110f0>
  413a20:	ldr	x0, [sp, #48]
  413a24:	add	x3, x0, #0x10
  413a28:	ldr	x0, [sp, #56]
  413a2c:	ldr	x0, [x0, #24]
  413a30:	mov	x2, x0
  413a34:	ldr	x1, [sp, #56]
  413a38:	mov	x0, x3
  413a3c:	bl	4140a0 <ferror@plt+0x11730>
  413a40:	ldr	x3, [sp, #24]
  413a44:	ldr	x0, [sp, #48]
  413a48:	ldr	x0, [x0, #16]
  413a4c:	mov	x2, x0
  413a50:	ldr	x1, [sp, #48]
  413a54:	mov	x0, x3
  413a58:	bl	414054 <ferror@plt+0x116e4>
  413a5c:	b	413ab4 <ferror@plt+0x11144>
  413a60:	ldr	w0, [sp, #44]
  413a64:	cmp	w0, #0x0
  413a68:	b.le	413854 <ferror@plt+0x10ee4>
  413a6c:	ldr	w0, [sp, #40]
  413a70:	cmp	w0, #0x0
  413a74:	b.ge	413854 <ferror@plt+0x10ee4>  // b.tcont
  413a78:	ldr	x0, [sp, #48]
  413a7c:	add	x3, x0, #0x18
  413a80:	ldr	x0, [sp, #56]
  413a84:	ldr	x0, [x0, #16]
  413a88:	mov	x2, x0
  413a8c:	ldr	x1, [sp, #56]
  413a90:	mov	x0, x3
  413a94:	bl	414054 <ferror@plt+0x116e4>
  413a98:	ldr	x3, [sp, #24]
  413a9c:	ldr	x0, [sp, #48]
  413aa0:	ldr	x0, [x0, #24]
  413aa4:	mov	x2, x0
  413aa8:	ldr	x1, [sp, #48]
  413aac:	mov	x0, x3
  413ab0:	bl	4140a0 <ferror@plt+0x11730>
  413ab4:	b	413854 <ferror@plt+0x10ee4>
  413ab8:	nop
  413abc:	b	413acc <ferror@plt+0x1115c>
  413ac0:	nop
  413ac4:	b	413acc <ferror@plt+0x1115c>
  413ac8:	nop
  413acc:	ldp	x29, x30, [sp], #64
  413ad0:	ret
  413ad4:	sub	sp, sp, #0x10
  413ad8:	str	x0, [sp, #8]
  413adc:	ldr	x0, [sp, #8]
  413ae0:	ldr	x0, [x0]
  413ae4:	ldrb	w0, [x0, #3]
  413ae8:	and	w0, w0, #0xffffff80
  413aec:	and	w0, w0, #0xff
  413af0:	cmp	w0, #0x0
  413af4:	cset	w0, ne  // ne = any
  413af8:	and	w0, w0, #0xff
  413afc:	add	sp, sp, #0x10
  413b00:	ret
  413b04:	stp	x29, x30, [sp, #-48]!
  413b08:	mov	x29, sp
  413b0c:	str	x0, [sp, #24]
  413b10:	mov	x0, #0x8                   	// #8
  413b14:	str	x0, [sp, #40]
  413b18:	ldr	x0, [sp, #24]
  413b1c:	ldr	x0, [x0]
  413b20:	cmp	x0, #0x0
  413b24:	b.eq	413b40 <ferror@plt+0x111d0>  // b.none
  413b28:	ldr	x0, [sp, #24]
  413b2c:	ldr	x0, [x0]
  413b30:	bl	402730 <free@plt>
  413b34:	ldr	x0, [sp, #24]
  413b38:	str	xzr, [x0]
  413b3c:	b	413b44 <ferror@plt+0x111d4>
  413b40:	nop
  413b44:	ldp	x29, x30, [sp], #48
  413b48:	ret
  413b4c:	sub	sp, sp, #0x10
  413b50:	str	x0, [sp, #8]
  413b54:	ldr	x0, [sp, #8]
  413b58:	ldr	x0, [x0]
  413b5c:	ldrb	w0, [x0, #3]
  413b60:	and	w0, w0, #0xffffff80
  413b64:	and	w0, w0, #0xff
  413b68:	cmp	w0, #0x0
  413b6c:	cset	w0, ne  // ne = any
  413b70:	and	w0, w0, #0xff
  413b74:	add	sp, sp, #0x10
  413b78:	ret
  413b7c:	stp	x29, x30, [sp, #-48]!
  413b80:	mov	x29, sp
  413b84:	str	x0, [sp, #24]
  413b88:	mov	x0, #0x8                   	// #8
  413b8c:	str	x0, [sp, #40]
  413b90:	ldr	x0, [sp, #24]
  413b94:	ldr	x0, [x0]
  413b98:	cmp	x0, #0x0
  413b9c:	b.eq	413bb8 <ferror@plt+0x11248>  // b.none
  413ba0:	ldr	x0, [sp, #24]
  413ba4:	ldr	x0, [x0]
  413ba8:	bl	402730 <free@plt>
  413bac:	ldr	x0, [sp, #24]
  413bb0:	str	xzr, [x0]
  413bb4:	b	413bbc <ferror@plt+0x1124c>
  413bb8:	nop
  413bbc:	ldp	x29, x30, [sp], #48
  413bc0:	ret
  413bc4:	stp	x29, x30, [sp, #-32]!
  413bc8:	mov	x29, sp
  413bcc:	str	x0, [sp, #24]
  413bd0:	str	w1, [sp, #20]
  413bd4:	ldr	x0, [sp, #24]
  413bd8:	ldr	x0, [x0]
  413bdc:	cmp	x0, #0x0
  413be0:	b.eq	413c08 <ferror@plt+0x11298>  // b.none
  413be4:	ldr	x0, [sp, #24]
  413be8:	ldr	x0, [x0]
  413bec:	ldr	w1, [sp, #20]
  413bf0:	bl	4140ec <ferror@plt+0x1177c>
  413bf4:	and	w0, w0, #0xff
  413bf8:	cmp	w0, #0x0
  413bfc:	cset	w0, ne  // ne = any
  413c00:	and	w0, w0, #0xff
  413c04:	b	413c18 <ferror@plt+0x112a8>
  413c08:	ldr	w0, [sp, #20]
  413c0c:	cmp	w0, #0x0
  413c10:	cset	w0, eq  // eq = none
  413c14:	and	w0, w0, #0xff
  413c18:	ldp	x29, x30, [sp], #32
  413c1c:	ret
  413c20:	stp	x29, x30, [sp, #-64]!
  413c24:	mov	x29, sp
  413c28:	str	x0, [sp, #24]
  413c2c:	str	w1, [sp, #20]
  413c30:	strb	w2, [sp, #19]
  413c34:	mov	x0, #0x8                   	// #8
  413c38:	str	x0, [sp, #40]
  413c3c:	ldr	x0, [sp, #24]
  413c40:	ldr	x0, [x0]
  413c44:	cmp	x0, #0x0
  413c48:	b.eq	413c58 <ferror@plt+0x112e8>  // b.none
  413c4c:	ldr	x0, [sp, #24]
  413c50:	ldr	x0, [x0]
  413c54:	b	413c5c <ferror@plt+0x112ec>
  413c58:	mov	x0, #0x0                   	// #0
  413c5c:	ldrb	w2, [sp, #19]
  413c60:	ldr	w1, [sp, #20]
  413c64:	bl	410074 <ferror@plt+0xd704>
  413c68:	str	w0, [sp, #60]
  413c6c:	ldr	w0, [sp, #60]
  413c70:	bl	41412c <ferror@plt+0x117bc>
  413c74:	str	x0, [sp, #48]
  413c78:	ldr	x0, [sp, #24]
  413c7c:	ldr	x0, [x0]
  413c80:	cmp	x0, #0x0
  413c84:	b.eq	413c98 <ferror@plt+0x11328>  // b.none
  413c88:	ldr	x0, [sp, #24]
  413c8c:	ldr	x0, [x0]
  413c90:	bl	413504 <ferror@plt+0x10b94>
  413c94:	b	413c9c <ferror@plt+0x1132c>
  413c98:	mov	w0, #0x0                   	// #0
  413c9c:	str	w0, [sp, #36]
  413ca0:	ldr	x0, [sp, #24]
  413ca4:	ldr	x0, [x0]
  413ca8:	ldr	x1, [sp, #48]
  413cac:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  413cb0:	mov	x1, x0
  413cb4:	ldr	x0, [sp, #24]
  413cb8:	str	x1, [x0]
  413cbc:	ldr	x0, [sp, #24]
  413cc0:	ldr	x0, [x0]
  413cc4:	mov	w3, #0x0                   	// #0
  413cc8:	ldr	w2, [sp, #36]
  413ccc:	ldr	w1, [sp, #60]
  413cd0:	bl	414148 <ferror@plt+0x117d8>
  413cd4:	nop
  413cd8:	ldp	x29, x30, [sp], #64
  413cdc:	ret
  413ce0:	sub	sp, sp, #0x10
  413ce4:	str	x0, [sp, #8]
  413ce8:	ldr	x0, [sp, #8]
  413cec:	add	x0, x0, #0x8
  413cf0:	add	sp, sp, #0x10
  413cf4:	ret
  413cf8:	stp	x29, x30, [sp, #-48]!
  413cfc:	mov	x29, sp
  413d00:	str	x0, [sp, #40]
  413d04:	str	x1, [sp, #32]
  413d08:	str	w2, [sp, #28]
  413d0c:	ldr	w0, [sp, #28]
  413d10:	cmp	w0, #0x0
  413d14:	b.eq	413d60 <ferror@plt+0x113f0>  // b.none
  413d18:	ldr	x0, [sp, #40]
  413d1c:	mov	x1, x0
  413d20:	mov	x0, #0x8                   	// #8
  413d24:	bl	409ab8 <ferror@plt+0x7148>
  413d28:	mov	x1, x0
  413d2c:	ldr	x0, [sp, #32]
  413d30:	ldr	x0, [x0]
  413d34:	str	x0, [x1]
  413d38:	ldr	x0, [sp, #40]
  413d3c:	add	x0, x0, #0x8
  413d40:	str	x0, [sp, #40]
  413d44:	ldr	x0, [sp, #32]
  413d48:	add	x0, x0, #0x8
  413d4c:	str	x0, [sp, #32]
  413d50:	ldr	w0, [sp, #28]
  413d54:	sub	w0, w0, #0x1
  413d58:	str	w0, [sp, #28]
  413d5c:	b	413d0c <ferror@plt+0x1139c>
  413d60:	nop
  413d64:	ldp	x29, x30, [sp], #48
  413d68:	ret
  413d6c:	sub	sp, sp, #0x20
  413d70:	str	x0, [sp, #8]
  413d74:	str	x1, [sp]
  413d78:	ldr	x0, [sp, #8]
  413d7c:	ldr	w0, [x0, #4]
  413d80:	add	w2, w0, #0x1
  413d84:	ldr	x1, [sp, #8]
  413d88:	str	w2, [x1, #4]
  413d8c:	mov	w0, w0
  413d90:	lsl	x0, x0, #3
  413d94:	ldr	x1, [sp, #8]
  413d98:	add	x0, x1, x0
  413d9c:	add	x0, x0, #0x8
  413da0:	str	x0, [sp, #24]
  413da4:	ldr	x0, [sp]
  413da8:	ldr	x1, [x0]
  413dac:	ldr	x0, [sp, #24]
  413db0:	str	x1, [x0]
  413db4:	ldr	x0, [sp, #24]
  413db8:	add	sp, sp, #0x20
  413dbc:	ret
  413dc0:	stp	x29, x30, [sp, #-32]!
  413dc4:	mov	x29, sp
  413dc8:	str	x0, [sp, #24]
  413dcc:	str	w1, [sp, #20]
  413dd0:	ldr	x0, [sp, #24]
  413dd4:	ldr	x0, [x0]
  413dd8:	cmp	x0, #0x0
  413ddc:	b.eq	413e04 <ferror@plt+0x11494>  // b.none
  413de0:	ldr	x0, [sp, #24]
  413de4:	ldr	x0, [x0]
  413de8:	ldr	w1, [sp, #20]
  413dec:	bl	4141a8 <ferror@plt+0x11838>
  413df0:	and	w0, w0, #0xff
  413df4:	cmp	w0, #0x0
  413df8:	cset	w0, ne  // ne = any
  413dfc:	and	w0, w0, #0xff
  413e00:	b	413e14 <ferror@plt+0x114a4>
  413e04:	ldr	w0, [sp, #20]
  413e08:	cmp	w0, #0x0
  413e0c:	cset	w0, eq  // eq = none
  413e10:	and	w0, w0, #0xff
  413e14:	ldp	x29, x30, [sp], #32
  413e18:	ret
  413e1c:	stp	x29, x30, [sp, #-64]!
  413e20:	mov	x29, sp
  413e24:	str	x0, [sp, #24]
  413e28:	str	w1, [sp, #20]
  413e2c:	strb	w2, [sp, #19]
  413e30:	mov	x0, #0x8                   	// #8
  413e34:	str	x0, [sp, #40]
  413e38:	ldr	x0, [sp, #24]
  413e3c:	ldr	x0, [x0]
  413e40:	cmp	x0, #0x0
  413e44:	b.eq	413e54 <ferror@plt+0x114e4>  // b.none
  413e48:	ldr	x0, [sp, #24]
  413e4c:	ldr	x0, [x0]
  413e50:	b	413e58 <ferror@plt+0x114e8>
  413e54:	mov	x0, #0x0                   	// #0
  413e58:	ldrb	w2, [sp, #19]
  413e5c:	ldr	w1, [sp, #20]
  413e60:	bl	410074 <ferror@plt+0xd704>
  413e64:	str	w0, [sp, #60]
  413e68:	ldr	w0, [sp, #60]
  413e6c:	bl	4141e8 <ferror@plt+0x11878>
  413e70:	str	x0, [sp, #48]
  413e74:	ldr	x0, [sp, #24]
  413e78:	ldr	x0, [x0]
  413e7c:	cmp	x0, #0x0
  413e80:	b.eq	413e94 <ferror@plt+0x11524>  // b.none
  413e84:	ldr	x0, [sp, #24]
  413e88:	ldr	x0, [x0]
  413e8c:	bl	412988 <ferror@plt+0x10018>
  413e90:	b	413e98 <ferror@plt+0x11528>
  413e94:	mov	w0, #0x0                   	// #0
  413e98:	str	w0, [sp, #36]
  413e9c:	ldr	x0, [sp, #24]
  413ea0:	ldr	x0, [x0]
  413ea4:	ldr	x1, [sp, #48]
  413ea8:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  413eac:	mov	x1, x0
  413eb0:	ldr	x0, [sp, #24]
  413eb4:	str	x1, [x0]
  413eb8:	ldr	x0, [sp, #24]
  413ebc:	ldr	x0, [x0]
  413ec0:	mov	w3, #0x0                   	// #0
  413ec4:	ldr	w2, [sp, #36]
  413ec8:	ldr	w1, [sp, #60]
  413ecc:	bl	414204 <ferror@plt+0x11894>
  413ed0:	nop
  413ed4:	ldp	x29, x30, [sp], #64
  413ed8:	ret
  413edc:	sub	sp, sp, #0x10
  413ee0:	str	x0, [sp, #8]
  413ee4:	ldr	x0, [sp, #8]
  413ee8:	add	x0, x0, #0x8
  413eec:	add	sp, sp, #0x10
  413ef0:	ret
  413ef4:	stp	x29, x30, [sp, #-48]!
  413ef8:	mov	x29, sp
  413efc:	str	x0, [sp, #40]
  413f00:	str	x1, [sp, #32]
  413f04:	str	w2, [sp, #28]
  413f08:	ldr	w0, [sp, #28]
  413f0c:	cmp	w0, #0x0
  413f10:	b.eq	413f5c <ferror@plt+0x115ec>  // b.none
  413f14:	ldr	x0, [sp, #40]
  413f18:	mov	x1, x0
  413f1c:	mov	x0, #0x8                   	// #8
  413f20:	bl	409ab8 <ferror@plt+0x7148>
  413f24:	mov	x1, x0
  413f28:	ldr	x0, [sp, #32]
  413f2c:	ldr	x0, [x0]
  413f30:	str	x0, [x1]
  413f34:	ldr	x0, [sp, #40]
  413f38:	add	x0, x0, #0x8
  413f3c:	str	x0, [sp, #40]
  413f40:	ldr	x0, [sp, #32]
  413f44:	add	x0, x0, #0x8
  413f48:	str	x0, [sp, #32]
  413f4c:	ldr	w0, [sp, #28]
  413f50:	sub	w0, w0, #0x1
  413f54:	str	w0, [sp, #28]
  413f58:	b	413f08 <ferror@plt+0x11598>
  413f5c:	nop
  413f60:	ldp	x29, x30, [sp], #48
  413f64:	ret
  413f68:	sub	sp, sp, #0x20
  413f6c:	str	x0, [sp, #8]
  413f70:	str	x1, [sp]
  413f74:	ldr	x0, [sp, #8]
  413f78:	ldr	w0, [x0, #4]
  413f7c:	add	w2, w0, #0x1
  413f80:	ldr	x1, [sp, #8]
  413f84:	str	w2, [x1, #4]
  413f88:	mov	w0, w0
  413f8c:	lsl	x0, x0, #3
  413f90:	ldr	x1, [sp, #8]
  413f94:	add	x0, x1, x0
  413f98:	add	x0, x0, #0x8
  413f9c:	str	x0, [sp, #24]
  413fa0:	ldr	x0, [sp, #24]
  413fa4:	ldr	x1, [sp]
  413fa8:	ldr	x1, [x1]
  413fac:	str	x1, [x0]
  413fb0:	ldr	x0, [sp, #24]
  413fb4:	add	sp, sp, #0x20
  413fb8:	ret
  413fbc:	sub	sp, sp, #0x30
  413fc0:	str	x0, [sp, #24]
  413fc4:	str	x1, [sp, #16]
  413fc8:	str	x2, [sp, #8]
  413fcc:	ldr	x0, [sp, #8]
  413fd0:	ldr	x0, [x0, #24]
  413fd4:	str	x0, [sp, #40]
  413fd8:	ldr	x0, [sp, #8]
  413fdc:	ldr	x1, [sp, #16]
  413fe0:	str	x1, [x0, #24]
  413fe4:	ldr	x0, [sp, #16]
  413fe8:	ldr	x1, [sp, #40]
  413fec:	str	x1, [x0, #16]
  413ff0:	ldr	x0, [sp, #24]
  413ff4:	ldr	x1, [sp, #8]
  413ff8:	str	x1, [x0]
  413ffc:	nop
  414000:	add	sp, sp, #0x30
  414004:	ret
  414008:	sub	sp, sp, #0x30
  41400c:	str	x0, [sp, #24]
  414010:	str	x1, [sp, #16]
  414014:	str	x2, [sp, #8]
  414018:	ldr	x0, [sp, #8]
  41401c:	ldr	x0, [x0, #16]
  414020:	str	x0, [sp, #40]
  414024:	ldr	x0, [sp, #8]
  414028:	ldr	x1, [sp, #16]
  41402c:	str	x1, [x0, #16]
  414030:	ldr	x0, [sp, #16]
  414034:	ldr	x1, [sp, #40]
  414038:	str	x1, [x0, #24]
  41403c:	ldr	x0, [sp, #24]
  414040:	ldr	x1, [sp, #8]
  414044:	str	x1, [x0]
  414048:	nop
  41404c:	add	sp, sp, #0x30
  414050:	ret
  414054:	sub	sp, sp, #0x30
  414058:	str	x0, [sp, #24]
  41405c:	str	x1, [sp, #16]
  414060:	str	x2, [sp, #8]
  414064:	ldr	x0, [sp, #8]
  414068:	ldr	x0, [x0, #24]
  41406c:	str	x0, [sp, #40]
  414070:	ldr	x0, [sp, #8]
  414074:	ldr	x1, [sp, #16]
  414078:	str	x1, [x0, #24]
  41407c:	ldr	x0, [sp, #16]
  414080:	ldr	x1, [sp, #40]
  414084:	str	x1, [x0, #16]
  414088:	ldr	x0, [sp, #24]
  41408c:	ldr	x1, [sp, #8]
  414090:	str	x1, [x0]
  414094:	nop
  414098:	add	sp, sp, #0x30
  41409c:	ret
  4140a0:	sub	sp, sp, #0x30
  4140a4:	str	x0, [sp, #24]
  4140a8:	str	x1, [sp, #16]
  4140ac:	str	x2, [sp, #8]
  4140b0:	ldr	x0, [sp, #8]
  4140b4:	ldr	x0, [x0, #16]
  4140b8:	str	x0, [sp, #40]
  4140bc:	ldr	x0, [sp, #8]
  4140c0:	ldr	x1, [sp, #16]
  4140c4:	str	x1, [x0, #16]
  4140c8:	ldr	x0, [sp, #16]
  4140cc:	ldr	x1, [sp, #40]
  4140d0:	str	x1, [x0, #24]
  4140d4:	ldr	x0, [sp, #24]
  4140d8:	ldr	x1, [sp, #8]
  4140dc:	str	x1, [x0]
  4140e0:	nop
  4140e4:	add	sp, sp, #0x30
  4140e8:	ret
  4140ec:	sub	sp, sp, #0x10
  4140f0:	str	x0, [sp, #8]
  4140f4:	str	w1, [sp, #4]
  4140f8:	ldr	x0, [sp, #8]
  4140fc:	ldr	w0, [x0]
  414100:	ubfx	x0, x0, #0, #31
  414104:	mov	w1, w0
  414108:	ldr	x0, [sp, #8]
  41410c:	ldr	w0, [x0, #4]
  414110:	sub	w0, w1, w0
  414114:	ldr	w1, [sp, #4]
  414118:	cmp	w1, w0
  41411c:	cset	w0, ls  // ls = plast
  414120:	and	w0, w0, #0xff
  414124:	add	sp, sp, #0x10
  414128:	ret
  41412c:	sub	sp, sp, #0x10
  414130:	str	w0, [sp, #12]
  414134:	ldr	w0, [sp, #12]
  414138:	add	x0, x0, #0x1
  41413c:	lsl	x0, x0, #3
  414140:	add	sp, sp, #0x10
  414144:	ret
  414148:	sub	sp, sp, #0x20
  41414c:	str	x0, [sp, #24]
  414150:	str	w1, [sp, #20]
  414154:	str	w2, [sp, #16]
  414158:	str	w3, [sp, #12]
  41415c:	ldr	w0, [sp, #20]
  414160:	and	w2, w0, #0x7fffffff
  414164:	ldr	x1, [sp, #24]
  414168:	ldr	w0, [x1]
  41416c:	bfxil	w0, w2, #0, #31
  414170:	str	w0, [x1]
  414174:	ldr	w0, [sp, #12]
  414178:	and	w0, w0, #0x1
  41417c:	and	w2, w0, #0xff
  414180:	ldr	x1, [sp, #24]
  414184:	ldrb	w0, [x1, #3]
  414188:	bfi	w0, w2, #7, #1
  41418c:	strb	w0, [x1, #3]
  414190:	ldr	x0, [sp, #24]
  414194:	ldr	w1, [sp, #16]
  414198:	str	w1, [x0, #4]
  41419c:	nop
  4141a0:	add	sp, sp, #0x20
  4141a4:	ret
  4141a8:	sub	sp, sp, #0x10
  4141ac:	str	x0, [sp, #8]
  4141b0:	str	w1, [sp, #4]
  4141b4:	ldr	x0, [sp, #8]
  4141b8:	ldr	w0, [x0]
  4141bc:	ubfx	x0, x0, #0, #31
  4141c0:	mov	w1, w0
  4141c4:	ldr	x0, [sp, #8]
  4141c8:	ldr	w0, [x0, #4]
  4141cc:	sub	w0, w1, w0
  4141d0:	ldr	w1, [sp, #4]
  4141d4:	cmp	w1, w0
  4141d8:	cset	w0, ls  // ls = plast
  4141dc:	and	w0, w0, #0xff
  4141e0:	add	sp, sp, #0x10
  4141e4:	ret
  4141e8:	sub	sp, sp, #0x10
  4141ec:	str	w0, [sp, #12]
  4141f0:	ldr	w0, [sp, #12]
  4141f4:	add	x0, x0, #0x1
  4141f8:	lsl	x0, x0, #3
  4141fc:	add	sp, sp, #0x10
  414200:	ret
  414204:	sub	sp, sp, #0x20
  414208:	str	x0, [sp, #24]
  41420c:	str	w1, [sp, #20]
  414210:	str	w2, [sp, #16]
  414214:	str	w3, [sp, #12]
  414218:	ldr	w0, [sp, #20]
  41421c:	and	w2, w0, #0x7fffffff
  414220:	ldr	x1, [sp, #24]
  414224:	ldr	w0, [x1]
  414228:	bfxil	w0, w2, #0, #31
  41422c:	str	w0, [x1]
  414230:	ldr	w0, [sp, #12]
  414234:	and	w0, w0, #0x1
  414238:	and	w2, w0, #0xff
  41423c:	ldr	x1, [sp, #24]
  414240:	ldrb	w0, [x1, #3]
  414244:	bfi	w0, w2, #7, #1
  414248:	strb	w0, [x1, #3]
  41424c:	ldr	x0, [sp, #24]
  414250:	ldr	w1, [sp, #16]
  414254:	str	w1, [x0, #4]
  414258:	nop
  41425c:	add	sp, sp, #0x20
  414260:	ret
  414264:	stp	x29, x30, [sp, #-48]!
  414268:	mov	x29, sp
  41426c:	str	x0, [sp, #24]
  414270:	ldr	x0, [sp, #24]
  414274:	ldr	x0, [x0, #176]
  414278:	str	x0, [sp, #40]
  41427c:	ldr	x0, [sp, #40]
  414280:	str	x0, [sp, #32]
  414284:	ldr	x0, [sp, #32]
  414288:	ldr	x1, [x0, #32]
  41428c:	ldr	x0, [sp, #32]
  414290:	ldr	x0, [x0, #24]
  414294:	sub	x0, x1, x0
  414298:	cmp	x0, #0x0
  41429c:	cset	w0, eq  // eq = none
  4142a0:	and	w0, w0, #0xff
  4142a4:	cmp	w0, #0x0
  4142a8:	b.eq	4142b8 <ferror@plt+0x11948>  // b.none
  4142ac:	mov	x1, #0x1                   	// #1
  4142b0:	ldr	x0, [sp, #40]
  4142b4:	bl	46f1e4 <_obstack_newchunk@@Base>
  4142b8:	ldr	x0, [sp, #40]
  4142bc:	ldr	x0, [x0, #24]
  4142c0:	add	x2, x0, #0x1
  4142c4:	ldr	x1, [sp, #40]
  4142c8:	str	x2, [x1, #24]
  4142cc:	strb	wzr, [x0]
  4142d0:	ldr	x0, [sp, #24]
  4142d4:	ldr	x0, [x0, #176]
  4142d8:	ldr	x0, [x0, #16]
  4142dc:	ldp	x29, x30, [sp], #48
  4142e0:	ret
  4142e4:	stp	x29, x30, [sp, #-80]!
  4142e8:	mov	x29, sp
  4142ec:	str	x0, [sp, #40]
  4142f0:	str	x1, [sp, #32]
  4142f4:	str	w2, [sp, #28]
  4142f8:	ldr	x0, [sp, #40]
  4142fc:	ldr	x0, [x0, #176]
  414300:	str	x0, [sp, #64]
  414304:	ldrsw	x0, [sp, #28]
  414308:	str	x0, [sp, #56]
  41430c:	ldr	x0, [sp, #64]
  414310:	str	x0, [sp, #48]
  414314:	ldr	x0, [sp, #48]
  414318:	ldr	x1, [x0, #32]
  41431c:	ldr	x0, [sp, #48]
  414320:	ldr	x0, [x0, #24]
  414324:	sub	x0, x1, x0
  414328:	mov	x1, x0
  41432c:	ldr	x0, [sp, #56]
  414330:	cmp	x1, x0
  414334:	cset	w0, cc  // cc = lo, ul, last
  414338:	and	w0, w0, #0xff
  41433c:	cmp	w0, #0x0
  414340:	b.eq	414350 <ferror@plt+0x119e0>  // b.none
  414344:	ldr	x1, [sp, #56]
  414348:	ldr	x0, [sp, #64]
  41434c:	bl	46f1e4 <_obstack_newchunk@@Base>
  414350:	ldr	x0, [sp, #64]
  414354:	ldr	x0, [x0, #24]
  414358:	ldr	x2, [sp, #56]
  41435c:	ldr	x1, [sp, #32]
  414360:	bl	4022e0 <memcpy@plt>
  414364:	ldr	x0, [sp, #64]
  414368:	ldr	x1, [x0, #24]
  41436c:	ldr	x0, [sp, #56]
  414370:	add	x1, x1, x0
  414374:	ldr	x0, [sp, #64]
  414378:	str	x1, [x0, #24]
  41437c:	str	wzr, [sp, #76]
  414380:	ldr	w1, [sp, #76]
  414384:	ldr	w0, [sp, #28]
  414388:	cmp	w1, w0
  41438c:	b.ge	4143d8 <ferror@plt+0x11a68>  // b.tcont
  414390:	ldrsw	x0, [sp, #76]
  414394:	ldr	x1, [sp, #32]
  414398:	add	x0, x1, x0
  41439c:	ldrb	w0, [x0]
  4143a0:	cmp	w0, #0xa
  4143a4:	b.ne	4143b4 <ferror@plt+0x11a44>  // b.any
  4143a8:	ldr	x0, [sp, #40]
  4143ac:	str	wzr, [x0, #200]
  4143b0:	b	4143c8 <ferror@plt+0x11a58>
  4143b4:	ldr	x0, [sp, #40]
  4143b8:	ldr	w0, [x0, #200]
  4143bc:	add	w1, w0, #0x1
  4143c0:	ldr	x0, [sp, #40]
  4143c4:	str	w1, [x0, #200]
  4143c8:	ldr	w0, [sp, #76]
  4143cc:	add	w0, w0, #0x1
  4143d0:	str	w0, [sp, #76]
  4143d4:	b	414380 <ferror@plt+0x11a10>
  4143d8:	nop
  4143dc:	ldp	x29, x30, [sp], #80
  4143e0:	ret
  4143e4:	sub	sp, sp, #0x20
  4143e8:	str	x0, [sp, #8]
  4143ec:	str	xzr, [sp, #24]
  4143f0:	ldr	x0, [sp, #8]
  4143f4:	ldr	x0, [x0, #176]
  4143f8:	str	x0, [sp, #16]
  4143fc:	ldr	x0, [sp, #16]
  414400:	ldr	x1, [x0, #16]
  414404:	ldr	x0, [sp, #16]
  414408:	ldr	x0, [x0, #24]
  41440c:	cmp	x1, x0
  414410:	b.eq	414424 <ferror@plt+0x11ab4>  // b.none
  414414:	ldr	x0, [sp, #16]
  414418:	ldr	x0, [x0, #24]
  41441c:	sub	x0, x0, #0x1
  414420:	str	x0, [sp, #24]
  414424:	ldr	x0, [sp, #24]
  414428:	add	sp, sp, #0x20
  41442c:	ret
  414430:	sub	sp, sp, #0x20
  414434:	str	x0, [sp, #8]
  414438:	ldr	x0, [sp, #8]
  41443c:	ldur	x0, [x0, #36]
  414440:	str	x0, [sp, #24]
  414444:	ldr	x0, [sp, #8]
  414448:	str	wzr, [x0, #40]
  41444c:	ldr	x0, [sp, #8]
  414450:	mov	w1, #0x1                   	// #1
  414454:	str	w1, [x0, #36]
  414458:	ldr	x0, [sp, #24]
  41445c:	add	sp, sp, #0x20
  414460:	ret
  414464:	stp	x29, x30, [sp, #-48]!
  414468:	mov	x29, sp
  41446c:	str	x0, [sp, #40]
  414470:	str	w1, [sp, #36]
  414474:	str	w2, [sp, #32]
  414478:	str	w3, [sp, #28]
  41447c:	ldr	x0, [sp, #40]
  414480:	ldr	x0, [x0, #32]
  414484:	ldr	w3, [sp, #28]
  414488:	ldr	w2, [sp, #32]
  41448c:	ldr	w1, [sp, #36]
  414490:	bl	446c08 <ferror@plt+0x44298>
  414494:	nop
  414498:	ldp	x29, x30, [sp], #48
  41449c:	ret
  4144a0:	stp	x29, x30, [sp, #-32]!
  4144a4:	mov	x29, sp
  4144a8:	str	x0, [sp, #24]
  4144ac:	str	w1, [sp, #20]
  4144b0:	ldr	w0, [sp, #20]
  4144b4:	cmp	w0, #0x0
  4144b8:	b.ne	4144cc <ferror@plt+0x11b5c>  // b.any
  4144bc:	ldr	x0, [sp, #24]
  4144c0:	ldr	x0, [x0, #32]
  4144c4:	bl	4101ac <ferror@plt+0xd83c>
  4144c8:	b	4144d0 <ferror@plt+0x11b60>
  4144cc:	mov	w0, #0x0                   	// #0
  4144d0:	ldp	x29, x30, [sp], #32
  4144d4:	ret
  4144d8:	stp	x29, x30, [sp, #-32]!
  4144dc:	mov	x29, sp
  4144e0:	str	x0, [sp, #24]
  4144e4:	ldr	x0, [sp, #24]
  4144e8:	str	xzr, [x0]
  4144ec:	ldr	x0, [sp, #24]
  4144f0:	str	xzr, [x0, #8]
  4144f4:	ldr	x0, [sp, #24]
  4144f8:	str	xzr, [x0, #16]
  4144fc:	ldr	x0, [sp, #24]
  414500:	str	xzr, [x0, #24]
  414504:	ldr	x0, [sp, #24]
  414508:	str	xzr, [x0, #32]
  41450c:	ldr	x0, [sp, #24]
  414510:	str	xzr, [x0, #40]
  414514:	ldr	x0, [sp, #24]
  414518:	str	xzr, [x0, #48]
  41451c:	ldr	x0, [sp, #24]
  414520:	str	xzr, [x0, #56]
  414524:	ldr	x0, [sp, #24]
  414528:	str	xzr, [x0, #64]
  41452c:	ldr	x0, [sp, #24]
  414530:	str	xzr, [x0, #72]
  414534:	ldr	x0, [sp, #24]
  414538:	ldrb	w1, [x0, #80]
  41453c:	and	w1, w1, #0xfffffffe
  414540:	strb	w1, [x0, #80]
  414544:	ldr	x0, [sp, #24]
  414548:	ldrb	w1, [x0, #80]
  41454c:	and	w1, w1, #0xfffffffd
  414550:	strb	w1, [x0, #80]
  414554:	ldr	x0, [sp, #24]
  414558:	ldrb	w1, [x0, #80]
  41455c:	and	w1, w1, #0xfffffffb
  414560:	strb	w1, [x0, #80]
  414564:	ldr	x0, [sp, #24]
  414568:	str	xzr, [x0, #88]
  41456c:	ldr	x0, [sp, #24]
  414570:	str	xzr, [x0, #96]
  414574:	ldr	x0, [sp, #24]
  414578:	str	xzr, [x0, #104]
  41457c:	ldr	x0, [sp, #24]
  414580:	str	xzr, [x0, #112]
  414584:	ldr	x0, [sp, #24]
  414588:	str	xzr, [x0, #120]
  41458c:	ldr	x0, [sp, #24]
  414590:	str	xzr, [x0, #128]
  414594:	ldr	x0, [sp, #24]
  414598:	str	xzr, [x0, #136]
  41459c:	ldr	x0, [sp, #24]
  4145a0:	str	xzr, [x0, #144]
  4145a4:	ldr	x0, [sp, #24]
  4145a8:	str	xzr, [x0, #152]
  4145ac:	ldr	x0, [sp, #24]
  4145b0:	str	xzr, [x0, #160]
  4145b4:	ldr	x0, [sp, #24]
  4145b8:	ldrb	w1, [x0, #168]
  4145bc:	and	w1, w1, #0xfffffffe
  4145c0:	strb	w1, [x0, #168]
  4145c4:	ldr	x0, [sp, #24]
  4145c8:	ldrb	w1, [x0, #168]
  4145cc:	and	w1, w1, #0xfffffffd
  4145d0:	strb	w1, [x0, #168]
  4145d4:	ldr	x0, [sp, #24]
  4145d8:	ldrb	w1, [x0, #168]
  4145dc:	and	w1, w1, #0xfffffffb
  4145e0:	strb	w1, [x0, #168]
  4145e4:	ldr	x1, [sp, #24]
  4145e8:	ldr	x0, [sp, #24]
  4145ec:	str	x1, [x0, #176]
  4145f0:	ldr	x0, [sp, #24]
  4145f4:	str	xzr, [x0, #184]
  4145f8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4145fc:	add	x0, x0, #0x7a8
  414600:	ldr	x1, [x0]
  414604:	ldr	x0, [sp, #24]
  414608:	str	x1, [x0, #192]
  41460c:	ldr	x0, [sp, #24]
  414610:	str	wzr, [x0, #200]
  414614:	ldr	x0, [sp, #24]
  414618:	add	x1, x0, #0xcc
  41461c:	mov	x0, #0x7f                  	// #127
  414620:	cmp	x0, #0x0
  414624:	b.lt	414638 <ferror@plt+0x11cc8>  // b.tstop
  414628:	strb	wzr, [x1]
  41462c:	add	x1, x1, #0x1
  414630:	sub	x0, x0, #0x1
  414634:	b	414620 <ferror@plt+0x11cb0>
  414638:	ldr	x0, [sp, #24]
  41463c:	mov	w1, #0x1                   	// #1
  414640:	strb	w1, [x0, #332]
  414644:	ldr	x5, [sp, #24]
  414648:	adrp	x0, 422000 <ferror@plt+0x1f690>
  41464c:	add	x4, x0, #0xfdc
  414650:	adrp	x0, 422000 <ferror@plt+0x1f690>
  414654:	add	x3, x0, #0xfa8
  414658:	mov	x2, #0x0                   	// #0
  41465c:	mov	x1, #0x0                   	// #0
  414660:	mov	x0, x5
  414664:	bl	46f11c <_obstack_begin@@Base>
  414668:	ldr	x0, [sp, #24]
  41466c:	add	x5, x0, #0x58
  414670:	adrp	x0, 422000 <ferror@plt+0x1f690>
  414674:	add	x4, x0, #0xfdc
  414678:	adrp	x0, 422000 <ferror@plt+0x1f690>
  41467c:	add	x3, x0, #0xfa8
  414680:	mov	x2, #0x0                   	// #0
  414684:	mov	x1, #0x0                   	// #0
  414688:	mov	x0, x5
  41468c:	bl	46f11c <_obstack_begin@@Base>
  414690:	nop
  414694:	ldp	x29, x30, [sp], #32
  414698:	ret
  41469c:	stp	x29, x30, [sp, #-64]!
  4146a0:	mov	x29, sp
  4146a4:	str	x0, [sp, #24]
  4146a8:	ldr	x0, [sp, #24]
  4146ac:	add	x0, x0, #0x58
  4146b0:	str	x0, [sp, #56]
  4146b4:	str	xzr, [sp, #48]
  4146b8:	ldr	x0, [sp, #56]
  4146bc:	ldr	x0, [x0, #8]
  4146c0:	ldr	x1, [sp, #48]
  4146c4:	cmp	x1, x0
  4146c8:	b.ls	414700 <ferror@plt+0x11d90>  // b.plast
  4146cc:	ldr	x0, [sp, #56]
  4146d0:	ldr	x0, [x0, #32]
  4146d4:	ldr	x1, [sp, #48]
  4146d8:	cmp	x1, x0
  4146dc:	b.cs	414700 <ferror@plt+0x11d90>  // b.hs, b.nlast
  4146e0:	ldr	x0, [sp, #56]
  4146e4:	ldr	x1, [sp, #48]
  4146e8:	str	x1, [x0, #16]
  4146ec:	ldr	x0, [sp, #56]
  4146f0:	ldr	x1, [x0, #16]
  4146f4:	ldr	x0, [sp, #56]
  4146f8:	str	x1, [x0, #24]
  4146fc:	b	41470c <ferror@plt+0x11d9c>
  414700:	ldr	x1, [sp, #48]
  414704:	ldr	x0, [sp, #56]
  414708:	bl	46f480 <_obstack_free@@Base>
  41470c:	ldr	x0, [sp, #24]
  414710:	str	x0, [sp, #40]
  414714:	str	xzr, [sp, #32]
  414718:	ldr	x0, [sp, #40]
  41471c:	ldr	x0, [x0, #8]
  414720:	ldr	x1, [sp, #32]
  414724:	cmp	x1, x0
  414728:	b.ls	414760 <ferror@plt+0x11df0>  // b.plast
  41472c:	ldr	x0, [sp, #40]
  414730:	ldr	x0, [x0, #32]
  414734:	ldr	x1, [sp, #32]
  414738:	cmp	x1, x0
  41473c:	b.cs	414760 <ferror@plt+0x11df0>  // b.hs, b.nlast
  414740:	ldr	x0, [sp, #40]
  414744:	ldr	x1, [sp, #32]
  414748:	str	x1, [x0, #16]
  41474c:	ldr	x0, [sp, #40]
  414750:	ldr	x1, [x0, #16]
  414754:	ldr	x0, [sp, #40]
  414758:	str	x1, [x0, #24]
  41475c:	b	414770 <ferror@plt+0x11e00>
  414760:	ldr	x1, [sp, #32]
  414764:	ldr	x0, [sp, #40]
  414768:	bl	46f480 <_obstack_free@@Base>
  41476c:	nop
  414770:	nop
  414774:	ldp	x29, x30, [sp], #64
  414778:	ret
  41477c:	stp	x29, x30, [sp, #-48]!
  414780:	mov	x29, sp
  414784:	str	x0, [sp, #24]
  414788:	ldr	x0, [sp, #24]
  41478c:	ldr	w0, [x0, #40]
  414790:	cmp	w0, #0x0
  414794:	b.le	4147b8 <ferror@plt+0x11e48>
  414798:	ldr	x0, [sp, #24]
  41479c:	ldr	w0, [x0, #36]
  4147a0:	cmp	w0, #0x0
  4147a4:	b.eq	4147b8 <ferror@plt+0x11e48>  // b.none
  4147a8:	ldr	x0, [sp, #24]
  4147ac:	ldr	w0, [x0, #36]
  4147b0:	cmp	w0, #0x1
  4147b4:	b.ne	4147cc <ferror@plt+0x11e5c>  // b.any
  4147b8:	ldr	x0, [sp, #24]
  4147bc:	ldr	w1, [x0, #40]
  4147c0:	ldr	x0, [sp, #24]
  4147c4:	str	w1, [x0, #28]
  4147c8:	b	414834 <ferror@plt+0x11ec4>
  4147cc:	ldr	x0, [sp, #24]
  4147d0:	ldr	x0, [x0, #16]
  4147d4:	cmp	x0, #0x0
  4147d8:	b.eq	4147ec <ferror@plt+0x11e7c>  // b.none
  4147dc:	ldr	x0, [sp, #24]
  4147e0:	ldr	x0, [x0, #16]
  4147e4:	bl	402330 <strlen@plt>
  4147e8:	b	4147f0 <ferror@plt+0x11e80>
  4147ec:	mov	w0, #0x0                   	// #0
  4147f0:	str	w0, [sp, #44]
  4147f4:	ldr	x0, [sp, #24]
  4147f8:	ldr	w1, [x0, #40]
  4147fc:	ldr	w0, [sp, #44]
  414800:	sub	w0, w1, w0
  414804:	cmp	w0, #0x1f
  414808:	b.gt	414824 <ferror@plt+0x11eb4>
  41480c:	ldr	x0, [sp, #24]
  414810:	ldr	w0, [x0, #40]
  414814:	add	w1, w0, #0x20
  414818:	ldr	x0, [sp, #24]
  41481c:	str	w1, [x0, #28]
  414820:	b	414834 <ferror@plt+0x11ec4>
  414824:	ldr	x0, [sp, #24]
  414828:	ldr	w1, [x0, #40]
  41482c:	ldr	x0, [sp, #24]
  414830:	str	w1, [x0, #28]
  414834:	nop
  414838:	ldp	x29, x30, [sp], #48
  41483c:	ret
  414840:	sub	sp, sp, #0x10
  414844:	str	x0, [sp, #8]
  414848:	ldr	x0, [sp, #8]
  41484c:	strb	wzr, [x0, #64]
  414850:	ldr	x0, [sp, #8]
  414854:	str	wzr, [x0, #32]
  414858:	nop
  41485c:	add	sp, sp, #0x10
  414860:	ret
  414864:	stp	x29, x30, [sp, #-48]!
  414868:	mov	x29, sp
  41486c:	str	x0, [sp, #24]
  414870:	ldr	x0, [sp, #24]
  414874:	bl	417b04 <ferror@plt+0x15194>
  414878:	str	x0, [sp, #40]
  41487c:	ldr	x0, [sp, #24]
  414880:	ldr	x0, [x0, #8]
  414884:	ldr	x0, [x0, #192]
  414888:	mov	x1, x0
  41488c:	ldr	x0, [sp, #40]
  414890:	bl	402340 <fputs@plt>
  414894:	ldr	x0, [sp, #24]
  414898:	bl	4176ec <ferror@plt+0x14d7c>
  41489c:	nop
  4148a0:	ldp	x29, x30, [sp], #48
  4148a4:	ret
  4148a8:	stp	x29, x30, [sp, #-64]!
  4148ac:	mov	x29, sp
  4148b0:	str	x0, [sp, #24]
  4148b4:	strb	w1, [sp, #23]
  4148b8:	ldr	x0, [sp, #24]
  4148bc:	bl	417b04 <ferror@plt+0x15194>
  4148c0:	str	x0, [sp, #40]
  4148c4:	ldr	x0, [sp, #40]
  4148c8:	str	x0, [sp, #56]
  4148cc:	ldr	x0, [sp, #24]
  4148d0:	ldr	x0, [x0, #8]
  4148d4:	ldr	x0, [x0, #192]
  4148d8:	str	x0, [sp, #32]
  4148dc:	ldr	x0, [sp, #56]
  4148e0:	ldrb	w0, [x0]
  4148e4:	cmp	w0, #0x0
  4148e8:	b.eq	414a00 <ferror@plt+0x12090>  // b.none
  4148ec:	ldr	x0, [sp, #56]
  4148f0:	ldrb	w0, [x0]
  4148f4:	cmp	w0, #0x7d
  4148f8:	b.gt	4149c0 <ferror@plt+0x12050>
  4148fc:	cmp	w0, #0x7b
  414900:	b.ge	41497c <ferror@plt+0x1200c>  // b.tcont
  414904:	cmp	w0, #0x5c
  414908:	b.eq	414988 <ferror@plt+0x12018>  // b.none
  41490c:	cmp	w0, #0x5c
  414910:	b.gt	4149c0 <ferror@plt+0x12050>
  414914:	cmp	w0, #0x3e
  414918:	b.eq	41497c <ferror@plt+0x1200c>  // b.none
  41491c:	cmp	w0, #0x3e
  414920:	b.gt	4149c0 <ferror@plt+0x12050>
  414924:	cmp	w0, #0x3c
  414928:	b.eq	41497c <ferror@plt+0x1200c>  // b.none
  41492c:	cmp	w0, #0x3c
  414930:	b.gt	4149c0 <ferror@plt+0x12050>
  414934:	cmp	w0, #0x22
  414938:	b.eq	4149b4 <ferror@plt+0x12044>  // b.none
  41493c:	cmp	w0, #0x22
  414940:	b.gt	4149c0 <ferror@plt+0x12050>
  414944:	cmp	w0, #0xa
  414948:	b.eq	414958 <ferror@plt+0x11fe8>  // b.none
  41494c:	cmp	w0, #0x20
  414950:	b.eq	41497c <ferror@plt+0x1200c>  // b.none
  414954:	b	4149c0 <ferror@plt+0x12050>
  414958:	ldr	x3, [sp, #32]
  41495c:	mov	x2, #0x2                   	// #2
  414960:	mov	x1, #0x1                   	// #1
  414964:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  414968:	add	x0, x0, #0xdf0
  41496c:	bl	402770 <fwrite@plt>
  414970:	mov	w0, #0x1                   	// #1
  414974:	strb	w0, [sp, #55]
  414978:	b	4149c8 <ferror@plt+0x12058>
  41497c:	ldrb	w0, [sp, #23]
  414980:	strb	w0, [sp, #55]
  414984:	b	4149c8 <ferror@plt+0x12058>
  414988:	ldr	x0, [sp, #56]
  41498c:	add	x0, x0, #0x1
  414990:	ldrb	w0, [x0]
  414994:	cmp	w0, #0x0
  414998:	b.ne	4149b4 <ferror@plt+0x12044>  // b.any
  41499c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4149a0:	add	x2, x0, #0xdf8
  4149a4:	mov	w1, #0x378                 	// #888
  4149a8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4149ac:	add	x0, x0, #0xe20
  4149b0:	bl	4099a4 <ferror@plt+0x7034>
  4149b4:	mov	w0, #0x1                   	// #1
  4149b8:	strb	w0, [sp, #55]
  4149bc:	b	4149c8 <ferror@plt+0x12058>
  4149c0:	strb	wzr, [sp, #55]
  4149c4:	nop
  4149c8:	ldrb	w0, [sp, #55]
  4149cc:	cmp	w0, #0x0
  4149d0:	b.eq	4149e0 <ferror@plt+0x12070>  // b.none
  4149d4:	ldr	x1, [sp, #32]
  4149d8:	mov	w0, #0x5c                  	// #92
  4149dc:	bl	402400 <fputc@plt>
  4149e0:	ldr	x0, [sp, #56]
  4149e4:	ldrb	w0, [x0]
  4149e8:	ldr	x1, [sp, #32]
  4149ec:	bl	402400 <fputc@plt>
  4149f0:	ldr	x0, [sp, #56]
  4149f4:	add	x0, x0, #0x1
  4149f8:	str	x0, [sp, #56]
  4149fc:	b	4148dc <ferror@plt+0x11f6c>
  414a00:	ldr	x0, [sp, #24]
  414a04:	bl	4176ec <ferror@plt+0x14d7c>
  414a08:	nop
  414a0c:	ldp	x29, x30, [sp], #64
  414a10:	ret
  414a14:	stp	x29, x30, [sp, #-80]!
  414a18:	mov	x29, sp
  414a1c:	str	x19, [sp, #16]
  414a20:	str	x0, [sp, #56]
  414a24:	str	x1, [sp, #48]
  414a28:	str	x2, [sp, #40]
  414a2c:	ldr	x0, [sp, #56]
  414a30:	ldr	w0, [x0, #40]
  414a34:	cmp	w0, #0x0
  414a38:	cset	w0, gt
  414a3c:	strb	w0, [sp, #71]
  414a40:	ldr	x1, [sp, #48]
  414a44:	ldr	x0, [sp, #40]
  414a48:	cmp	x1, x0
  414a4c:	b.eq	414b98 <ferror@plt+0x12228>  // b.none
  414a50:	ldr	x0, [sp, #48]
  414a54:	str	x0, [sp, #72]
  414a58:	ldr	x1, [sp, #72]
  414a5c:	ldr	x0, [sp, #40]
  414a60:	cmp	x1, x0
  414a64:	b.eq	414ab0 <ferror@plt+0x12140>  // b.none
  414a68:	ldr	x0, [sp, #72]
  414a6c:	ldrb	w0, [x0]
  414a70:	mov	w1, w0
  414a74:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  414a78:	add	x0, x0, #0x498
  414a7c:	sxtw	x1, w1
  414a80:	ldrh	w0, [x0, x1, lsl #1]
  414a84:	and	w0, w0, #0x1
  414a88:	cmp	w0, #0x0
  414a8c:	b.ne	414ab0 <ferror@plt+0x12140>  // b.any
  414a90:	ldr	x0, [sp, #72]
  414a94:	ldrb	w0, [x0]
  414a98:	cmp	w0, #0xa
  414a9c:	b.eq	414ab0 <ferror@plt+0x12140>  // b.none
  414aa0:	ldr	x0, [sp, #72]
  414aa4:	add	x0, x0, #0x1
  414aa8:	str	x0, [sp, #72]
  414aac:	b	414a58 <ferror@plt+0x120e8>
  414ab0:	ldrb	w0, [sp, #71]
  414ab4:	cmp	w0, #0x0
  414ab8:	b.eq	414ae4 <ferror@plt+0x12174>  // b.none
  414abc:	ldr	x1, [sp, #72]
  414ac0:	ldr	x0, [sp, #48]
  414ac4:	sub	x19, x1, x0
  414ac8:	ldr	x0, [sp, #56]
  414acc:	bl	417b44 <ferror@plt+0x151d4>
  414ad0:	sxtw	x0, w0
  414ad4:	cmp	x19, x0
  414ad8:	b.lt	414ae4 <ferror@plt+0x12174>  // b.tstop
  414adc:	mov	w0, #0x1                   	// #1
  414ae0:	b	414ae8 <ferror@plt+0x12178>
  414ae4:	mov	w0, #0x0                   	// #0
  414ae8:	cmp	w0, #0x0
  414aec:	b.eq	414af8 <ferror@plt+0x12188>  // b.none
  414af0:	ldr	x0, [sp, #56]
  414af4:	bl	417cc4 <ferror@plt+0x15354>
  414af8:	ldr	x2, [sp, #72]
  414afc:	ldr	x1, [sp, #48]
  414b00:	ldr	x0, [sp, #56]
  414b04:	bl	417a6c <ferror@plt+0x150fc>
  414b08:	ldr	x0, [sp, #72]
  414b0c:	str	x0, [sp, #48]
  414b10:	ldr	x1, [sp, #48]
  414b14:	ldr	x0, [sp, #40]
  414b18:	cmp	x1, x0
  414b1c:	b.eq	414b60 <ferror@plt+0x121f0>  // b.none
  414b20:	ldr	x0, [sp, #48]
  414b24:	ldrb	w0, [x0]
  414b28:	mov	w1, w0
  414b2c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  414b30:	add	x0, x0, #0x498
  414b34:	sxtw	x1, w1
  414b38:	ldrh	w0, [x0, x1, lsl #1]
  414b3c:	and	w0, w0, #0x1
  414b40:	cmp	w0, #0x0
  414b44:	b.eq	414b60 <ferror@plt+0x121f0>  // b.none
  414b48:	mov	w1, #0x20                  	// #32
  414b4c:	ldr	x0, [sp, #56]
  414b50:	bl	417d58 <ferror@plt+0x153e8>
  414b54:	ldr	x0, [sp, #48]
  414b58:	add	x0, x0, #0x1
  414b5c:	str	x0, [sp, #48]
  414b60:	ldr	x1, [sp, #48]
  414b64:	ldr	x0, [sp, #40]
  414b68:	cmp	x1, x0
  414b6c:	b.eq	414a40 <ferror@plt+0x120d0>  // b.none
  414b70:	ldr	x0, [sp, #48]
  414b74:	ldrb	w0, [x0]
  414b78:	cmp	w0, #0xa
  414b7c:	b.ne	414a40 <ferror@plt+0x120d0>  // b.any
  414b80:	ldr	x0, [sp, #56]
  414b84:	bl	417cc4 <ferror@plt+0x15354>
  414b88:	ldr	x0, [sp, #48]
  414b8c:	add	x0, x0, #0x1
  414b90:	str	x0, [sp, #48]
  414b94:	b	414a40 <ferror@plt+0x120d0>
  414b98:	nop
  414b9c:	ldr	x19, [sp, #16]
  414ba0:	ldp	x29, x30, [sp], #80
  414ba4:	ret
  414ba8:	stp	x29, x30, [sp, #-48]!
  414bac:	mov	x29, sp
  414bb0:	str	x0, [sp, #40]
  414bb4:	str	x1, [sp, #32]
  414bb8:	str	x2, [sp, #24]
  414bbc:	ldr	x0, [sp, #40]
  414bc0:	ldr	w0, [x0, #40]
  414bc4:	cmp	w0, #0x0
  414bc8:	b.le	414be0 <ferror@plt+0x12270>
  414bcc:	ldr	x2, [sp, #24]
  414bd0:	ldr	x1, [sp, #32]
  414bd4:	ldr	x0, [sp, #40]
  414bd8:	bl	414a14 <ferror@plt+0x120a4>
  414bdc:	b	414bf0 <ferror@plt+0x12280>
  414be0:	ldr	x2, [sp, #24]
  414be4:	ldr	x1, [sp, #32]
  414be8:	ldr	x0, [sp, #40]
  414bec:	bl	417a6c <ferror@plt+0x150fc>
  414bf0:	nop
  414bf4:	ldp	x29, x30, [sp], #48
  414bf8:	ret
  414bfc:	stp	x29, x30, [sp, #-48]!
  414c00:	mov	x29, sp
  414c04:	str	x0, [sp, #40]
  414c08:	str	x1, [sp, #32]
  414c0c:	str	w2, [sp, #28]
  414c10:	ldr	x0, [sp, #40]
  414c14:	ldr	x0, [x0, #8]
  414c18:	ldr	w2, [sp, #28]
  414c1c:	ldr	x1, [sp, #32]
  414c20:	bl	4142e4 <ferror@plt+0x11974>
  414c24:	nop
  414c28:	ldp	x29, x30, [sp], #48
  414c2c:	ret
  414c30:	stp	x29, x30, [sp, #-48]!
  414c34:	mov	x29, sp
  414c38:	str	x0, [sp, #24]
  414c3c:	ldr	x0, [sp, #24]
  414c40:	ldr	w0, [x0, #32]
  414c44:	str	w0, [sp, #40]
  414c48:	str	wzr, [sp, #44]
  414c4c:	ldr	w1, [sp, #44]
  414c50:	ldr	w0, [sp, #40]
  414c54:	cmp	w1, w0
  414c58:	b.ge	414c78 <ferror@plt+0x12308>  // b.tcont
  414c5c:	mov	w1, #0x20                  	// #32
  414c60:	ldr	x0, [sp, #24]
  414c64:	bl	417d58 <ferror@plt+0x153e8>
  414c68:	ldr	w0, [sp, #44]
  414c6c:	add	w0, w0, #0x1
  414c70:	str	w0, [sp, #44]
  414c74:	b	414c4c <ferror@plt+0x122dc>
  414c78:	nop
  414c7c:	ldp	x29, x30, [sp], #48
  414c80:	ret
  414c84:	sub	sp, sp, #0x380
  414c88:	stp	x29, x30, [sp, #16]
  414c8c:	add	x29, sp, #0x10
  414c90:	str	x0, [sp, #40]
  414c94:	str	x1, [sp, #32]
  414c98:	ldr	x0, [sp, #40]
  414c9c:	ldr	x0, [x0, #8]
  414ca0:	str	x0, [sp, #848]
  414ca4:	str	wzr, [sp, #884]
  414ca8:	str	wzr, [sp, #880]
  414cac:	strb	wzr, [sp, #875]
  414cb0:	strb	wzr, [sp, #874]
  414cb4:	ldr	x0, [sp, #848]
  414cb8:	add	x0, x0, #0x58
  414cbc:	str	x0, [sp, #840]
  414cc0:	ldr	x0, [sp, #840]
  414cc4:	str	x0, [sp, #832]
  414cc8:	mov	x0, #0x1e8                 	// #488
  414ccc:	str	x0, [sp, #824]
  414cd0:	ldr	x0, [sp, #832]
  414cd4:	str	x0, [sp, #816]
  414cd8:	ldr	x0, [sp, #816]
  414cdc:	ldr	x1, [x0, #32]
  414ce0:	ldr	x0, [sp, #816]
  414ce4:	ldr	x0, [x0, #24]
  414ce8:	sub	x0, x1, x0
  414cec:	mov	x1, x0
  414cf0:	ldr	x0, [sp, #824]
  414cf4:	cmp	x1, x0
  414cf8:	cset	w0, cc  // cc = lo, ul, last
  414cfc:	and	w0, w0, #0xff
  414d00:	cmp	w0, #0x0
  414d04:	b.eq	414d14 <ferror@plt+0x123a4>  // b.none
  414d08:	ldr	x1, [sp, #824]
  414d0c:	ldr	x0, [sp, #832]
  414d10:	bl	46f1e4 <_obstack_newchunk@@Base>
  414d14:	ldr	x0, [sp, #832]
  414d18:	ldr	x1, [x0, #24]
  414d1c:	ldr	x0, [sp, #824]
  414d20:	add	x1, x1, x0
  414d24:	ldr	x0, [sp, #832]
  414d28:	str	x1, [x0, #24]
  414d2c:	ldr	x0, [sp, #840]
  414d30:	str	x0, [sp, #808]
  414d34:	ldr	x0, [sp, #808]
  414d38:	ldr	x0, [x0, #16]
  414d3c:	str	x0, [sp, #800]
  414d40:	ldr	x0, [sp, #808]
  414d44:	ldr	x0, [x0, #24]
  414d48:	ldr	x1, [sp, #800]
  414d4c:	cmp	x1, x0
  414d50:	b.ne	414d64 <ferror@plt+0x123f4>  // b.any
  414d54:	ldr	x0, [sp, #808]
  414d58:	ldrb	w1, [x0, #80]
  414d5c:	orr	w1, w1, #0x2
  414d60:	strb	w1, [x0, #80]
  414d64:	ldr	x0, [sp, #808]
  414d68:	ldr	x0, [x0, #24]
  414d6c:	mov	x1, x0
  414d70:	ldr	x0, [sp, #808]
  414d74:	ldr	x0, [x0, #48]
  414d78:	add	x1, x1, x0
  414d7c:	ldr	x0, [sp, #808]
  414d80:	ldr	x0, [x0, #48]
  414d84:	mvn	x0, x0
  414d88:	and	x0, x1, x0
  414d8c:	mov	x1, x0
  414d90:	ldr	x0, [sp, #808]
  414d94:	str	x1, [x0, #24]
  414d98:	ldr	x0, [sp, #808]
  414d9c:	ldr	x1, [x0, #24]
  414da0:	ldr	x0, [sp, #808]
  414da4:	ldr	x0, [x0, #8]
  414da8:	sub	x0, x1, x0
  414dac:	mov	x2, x0
  414db0:	ldr	x0, [sp, #808]
  414db4:	ldr	x1, [x0, #32]
  414db8:	ldr	x0, [sp, #808]
  414dbc:	ldr	x0, [x0, #8]
  414dc0:	sub	x0, x1, x0
  414dc4:	cmp	x2, x0
  414dc8:	b.ls	414ddc <ferror@plt+0x1246c>  // b.plast
  414dcc:	ldr	x0, [sp, #808]
  414dd0:	ldr	x1, [x0, #32]
  414dd4:	ldr	x0, [sp, #808]
  414dd8:	str	x1, [x0, #24]
  414ddc:	ldr	x0, [sp, #808]
  414de0:	ldr	x1, [x0, #24]
  414de4:	ldr	x0, [sp, #808]
  414de8:	str	x1, [x0, #16]
  414dec:	ldr	x0, [sp, #800]
  414df0:	str	x0, [sp, #792]
  414df4:	ldr	x0, [sp, #848]
  414df8:	ldr	x1, [x0, #184]
  414dfc:	ldr	x0, [sp, #792]
  414e00:	str	x1, [x0]
  414e04:	ldr	x0, [sp, #848]
  414e08:	ldr	x1, [sp, #792]
  414e0c:	str	x1, [x0, #184]
  414e10:	ldr	x0, [sp, #792]
  414e14:	add	x0, x0, #0x8
  414e18:	str	x0, [sp, #784]
  414e1c:	add	x0, sp, #0x50
  414e20:	mov	x2, #0xf0                  	// #240
  414e24:	mov	w1, #0x0                   	// #0
  414e28:	bl	402530 <memset@plt>
  414e2c:	ldr	x0, [sp, #32]
  414e30:	ldr	x0, [x0]
  414e34:	str	x0, [sp, #888]
  414e38:	ldr	x0, [sp, #888]
  414e3c:	ldrb	w0, [x0]
  414e40:	cmp	w0, #0x0
  414e44:	b.eq	415c5c <ferror@plt+0x132ec>  // b.none
  414e48:	ldr	x0, [sp, #888]
  414e4c:	ldrb	w0, [x0]
  414e50:	cmp	w0, #0x0
  414e54:	b.eq	414ee0 <ferror@plt+0x12570>  // b.none
  414e58:	ldr	x0, [sp, #888]
  414e5c:	ldrb	w0, [x0]
  414e60:	cmp	w0, #0x25
  414e64:	b.eq	414ee0 <ferror@plt+0x12570>  // b.none
  414e68:	ldr	x0, [sp, #848]
  414e6c:	add	x0, x0, #0x58
  414e70:	str	x0, [sp, #776]
  414e74:	ldr	x0, [sp, #776]
  414e78:	str	x0, [sp, #768]
  414e7c:	ldr	x0, [sp, #768]
  414e80:	ldr	x1, [x0, #32]
  414e84:	ldr	x0, [sp, #768]
  414e88:	ldr	x0, [x0, #24]
  414e8c:	sub	x0, x1, x0
  414e90:	cmp	x0, #0x0
  414e94:	cset	w0, eq  // eq = none
  414e98:	and	w0, w0, #0xff
  414e9c:	cmp	w0, #0x0
  414ea0:	b.eq	414eb0 <ferror@plt+0x12540>  // b.none
  414ea4:	mov	x1, #0x1                   	// #1
  414ea8:	ldr	x0, [sp, #776]
  414eac:	bl	46f1e4 <_obstack_newchunk@@Base>
  414eb0:	ldr	x0, [sp, #776]
  414eb4:	ldr	x0, [x0, #24]
  414eb8:	add	x2, x0, #0x1
  414ebc:	ldr	x1, [sp, #776]
  414ec0:	str	x2, [x1, #24]
  414ec4:	ldr	x1, [sp, #888]
  414ec8:	ldrb	w1, [x1]
  414ecc:	strb	w1, [x0]
  414ed0:	ldr	x0, [sp, #888]
  414ed4:	add	x0, x0, #0x1
  414ed8:	str	x0, [sp, #888]
  414edc:	b	414e48 <ferror@plt+0x124d8>
  414ee0:	ldr	x0, [sp, #888]
  414ee4:	ldrb	w0, [x0]
  414ee8:	cmp	w0, #0x0
  414eec:	b.eq	415c50 <ferror@plt+0x132e0>  // b.none
  414ef0:	ldr	x0, [sp, #888]
  414ef4:	add	x0, x0, #0x1
  414ef8:	str	x0, [sp, #888]
  414efc:	ldr	x0, [sp, #888]
  414f00:	ldrb	w0, [x0]
  414f04:	cmp	w0, #0x6d
  414f08:	b.eq	415338 <ferror@plt+0x129c8>  // b.none
  414f0c:	cmp	w0, #0x6d
  414f10:	b.gt	4153e0 <ferror@plt+0x12a70>
  414f14:	cmp	w0, #0x52
  414f18:	b.eq	415290 <ferror@plt+0x12920>  // b.none
  414f1c:	cmp	w0, #0x52
  414f20:	b.gt	4153e0 <ferror@plt+0x12a70>
  414f24:	cmp	w0, #0x3e
  414f28:	b.eq	415148 <ferror@plt+0x127d8>  // b.none
  414f2c:	cmp	w0, #0x3e
  414f30:	b.gt	4153e0 <ferror@plt+0x12a70>
  414f34:	cmp	w0, #0x3c
  414f38:	b.eq	414ff4 <ferror@plt+0x12684>  // b.none
  414f3c:	cmp	w0, #0x3c
  414f40:	b.gt	4153e0 <ferror@plt+0x12a70>
  414f44:	cmp	w0, #0x27
  414f48:	b.eq	4151e0 <ferror@plt+0x12870>  // b.none
  414f4c:	cmp	w0, #0x27
  414f50:	b.gt	4153e0 <ferror@plt+0x12a70>
  414f54:	cmp	w0, #0x0
  414f58:	b.eq	414f68 <ferror@plt+0x125f8>  // b.none
  414f5c:	cmp	w0, #0x25
  414f60:	b.eq	414f80 <ferror@plt+0x12610>  // b.none
  414f64:	b	4153e0 <ferror@plt+0x12a70>
  414f68:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  414f6c:	add	x2, x0, #0xe40
  414f70:	mov	w1, #0x41e                 	// #1054
  414f74:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  414f78:	add	x0, x0, #0xe20
  414f7c:	bl	4099a4 <ferror@plt+0x7034>
  414f80:	ldr	x0, [sp, #848]
  414f84:	add	x0, x0, #0x58
  414f88:	str	x0, [sp, #584]
  414f8c:	ldr	x0, [sp, #584]
  414f90:	str	x0, [sp, #576]
  414f94:	ldr	x0, [sp, #576]
  414f98:	ldr	x1, [x0, #32]
  414f9c:	ldr	x0, [sp, #576]
  414fa0:	ldr	x0, [x0, #24]
  414fa4:	sub	x0, x1, x0
  414fa8:	cmp	x0, #0x0
  414fac:	cset	w0, eq  // eq = none
  414fb0:	and	w0, w0, #0xff
  414fb4:	cmp	w0, #0x0
  414fb8:	b.eq	414fc8 <ferror@plt+0x12658>  // b.none
  414fbc:	mov	x1, #0x1                   	// #1
  414fc0:	ldr	x0, [sp, #584]
  414fc4:	bl	46f1e4 <_obstack_newchunk@@Base>
  414fc8:	ldr	x0, [sp, #584]
  414fcc:	ldr	x0, [x0, #24]
  414fd0:	add	x2, x0, #0x1
  414fd4:	ldr	x1, [sp, #584]
  414fd8:	str	x2, [x1, #24]
  414fdc:	mov	w1, #0x25                  	// #37
  414fe0:	strb	w1, [x0]
  414fe4:	ldr	x0, [sp, #888]
  414fe8:	add	x0, x0, #0x1
  414fec:	str	x0, [sp, #888]
  414ff0:	b	415c4c <ferror@plt+0x132dc>
  414ff4:	ldr	x0, [sp, #848]
  414ff8:	add	x0, x0, #0x58
  414ffc:	str	x0, [sp, #664]
  415000:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  415004:	add	x0, x0, #0x6a0
  415008:	ldr	x0, [x0]
  41500c:	bl	402330 <strlen@plt>
  415010:	str	x0, [sp, #656]
  415014:	ldr	x0, [sp, #664]
  415018:	str	x0, [sp, #648]
  41501c:	ldr	x0, [sp, #648]
  415020:	ldr	x1, [x0, #32]
  415024:	ldr	x0, [sp, #648]
  415028:	ldr	x0, [x0, #24]
  41502c:	sub	x0, x1, x0
  415030:	mov	x1, x0
  415034:	ldr	x0, [sp, #656]
  415038:	cmp	x1, x0
  41503c:	cset	w0, cc  // cc = lo, ul, last
  415040:	and	w0, w0, #0xff
  415044:	cmp	w0, #0x0
  415048:	b.eq	415058 <ferror@plt+0x126e8>  // b.none
  41504c:	ldr	x1, [sp, #656]
  415050:	ldr	x0, [sp, #664]
  415054:	bl	46f1e4 <_obstack_newchunk@@Base>
  415058:	ldr	x0, [sp, #664]
  41505c:	ldr	x3, [x0, #24]
  415060:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  415064:	add	x0, x0, #0x6a0
  415068:	ldr	x0, [x0]
  41506c:	ldr	x2, [sp, #656]
  415070:	mov	x1, x0
  415074:	mov	x0, x3
  415078:	bl	4022e0 <memcpy@plt>
  41507c:	ldr	x0, [sp, #664]
  415080:	ldr	x1, [x0, #24]
  415084:	ldr	x0, [sp, #656]
  415088:	add	x1, x1, x0
  41508c:	ldr	x0, [sp, #664]
  415090:	str	x1, [x0, #24]
  415094:	ldr	x0, [sp, #40]
  415098:	ldrb	w2, [x0, #67]
  41509c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4150a0:	add	x1, x0, #0xe50
  4150a4:	mov	w0, w2
  4150a8:	bl	409c98 <ferror@plt+0x7328>
  4150ac:	str	x0, [sp, #640]
  4150b0:	ldr	x0, [sp, #848]
  4150b4:	add	x0, x0, #0x58
  4150b8:	str	x0, [sp, #632]
  4150bc:	ldr	x0, [sp, #640]
  4150c0:	bl	402330 <strlen@plt>
  4150c4:	str	x0, [sp, #624]
  4150c8:	ldr	x0, [sp, #632]
  4150cc:	str	x0, [sp, #616]
  4150d0:	ldr	x0, [sp, #616]
  4150d4:	ldr	x1, [x0, #32]
  4150d8:	ldr	x0, [sp, #616]
  4150dc:	ldr	x0, [x0, #24]
  4150e0:	sub	x0, x1, x0
  4150e4:	mov	x1, x0
  4150e8:	ldr	x0, [sp, #624]
  4150ec:	cmp	x1, x0
  4150f0:	cset	w0, cc  // cc = lo, ul, last
  4150f4:	and	w0, w0, #0xff
  4150f8:	cmp	w0, #0x0
  4150fc:	b.eq	41510c <ferror@plt+0x1279c>  // b.none
  415100:	ldr	x1, [sp, #624]
  415104:	ldr	x0, [sp, #632]
  415108:	bl	46f1e4 <_obstack_newchunk@@Base>
  41510c:	ldr	x0, [sp, #632]
  415110:	ldr	x0, [x0, #24]
  415114:	ldr	x2, [sp, #624]
  415118:	ldr	x1, [sp, #640]
  41511c:	bl	4022e0 <memcpy@plt>
  415120:	ldr	x0, [sp, #632]
  415124:	ldr	x1, [x0, #24]
  415128:	ldr	x0, [sp, #624]
  41512c:	add	x1, x1, x0
  415130:	ldr	x0, [sp, #632]
  415134:	str	x1, [x0, #24]
  415138:	ldr	x0, [sp, #888]
  41513c:	add	x0, x0, #0x1
  415140:	str	x0, [sp, #888]
  415144:	b	415c4c <ferror@plt+0x132dc>
  415148:	ldr	x0, [sp, #40]
  41514c:	ldrb	w0, [x0, #67]
  415150:	bl	40a030 <ferror@plt+0x76c0>
  415154:	str	x0, [sp, #696]
  415158:	ldr	x0, [sp, #848]
  41515c:	add	x0, x0, #0x58
  415160:	str	x0, [sp, #688]
  415164:	ldr	x0, [sp, #696]
  415168:	bl	402330 <strlen@plt>
  41516c:	str	x0, [sp, #680]
  415170:	ldr	x0, [sp, #688]
  415174:	str	x0, [sp, #672]
  415178:	ldr	x0, [sp, #672]
  41517c:	ldr	x1, [x0, #32]
  415180:	ldr	x0, [sp, #672]
  415184:	ldr	x0, [x0, #24]
  415188:	sub	x0, x1, x0
  41518c:	mov	x1, x0
  415190:	ldr	x0, [sp, #680]
  415194:	cmp	x1, x0
  415198:	cset	w0, cc  // cc = lo, ul, last
  41519c:	and	w0, w0, #0xff
  4151a0:	cmp	w0, #0x0
  4151a4:	b.eq	4151b4 <ferror@plt+0x12844>  // b.none
  4151a8:	ldr	x1, [sp, #680]
  4151ac:	ldr	x0, [sp, #688]
  4151b0:	bl	46f1e4 <_obstack_newchunk@@Base>
  4151b4:	ldr	x0, [sp, #688]
  4151b8:	ldr	x0, [x0, #24]
  4151bc:	ldr	x2, [sp, #680]
  4151c0:	ldr	x1, [sp, #696]
  4151c4:	bl	4022e0 <memcpy@plt>
  4151c8:	ldr	x0, [sp, #688]
  4151cc:	ldr	x1, [x0, #24]
  4151d0:	ldr	x0, [sp, #680]
  4151d4:	add	x1, x1, x0
  4151d8:	ldr	x0, [sp, #688]
  4151dc:	str	x1, [x0, #24]
  4151e0:	ldr	x0, [sp, #848]
  4151e4:	add	x0, x0, #0x58
  4151e8:	str	x0, [sp, #608]
  4151ec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4151f0:	add	x0, x0, #0x6a8
  4151f4:	ldr	x0, [x0]
  4151f8:	bl	402330 <strlen@plt>
  4151fc:	str	x0, [sp, #600]
  415200:	ldr	x0, [sp, #608]
  415204:	str	x0, [sp, #592]
  415208:	ldr	x0, [sp, #592]
  41520c:	ldr	x1, [x0, #32]
  415210:	ldr	x0, [sp, #592]
  415214:	ldr	x0, [x0, #24]
  415218:	sub	x0, x1, x0
  41521c:	mov	x1, x0
  415220:	ldr	x0, [sp, #600]
  415224:	cmp	x1, x0
  415228:	cset	w0, cc  // cc = lo, ul, last
  41522c:	and	w0, w0, #0xff
  415230:	cmp	w0, #0x0
  415234:	b.eq	415244 <ferror@plt+0x128d4>  // b.none
  415238:	ldr	x1, [sp, #600]
  41523c:	ldr	x0, [sp, #608]
  415240:	bl	46f1e4 <_obstack_newchunk@@Base>
  415244:	ldr	x0, [sp, #608]
  415248:	ldr	x3, [x0, #24]
  41524c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  415250:	add	x0, x0, #0x6a8
  415254:	ldr	x0, [x0]
  415258:	ldr	x2, [sp, #600]
  41525c:	mov	x1, x0
  415260:	mov	x0, x3
  415264:	bl	4022e0 <memcpy@plt>
  415268:	ldr	x0, [sp, #608]
  41526c:	ldr	x1, [x0, #24]
  415270:	ldr	x0, [sp, #600]
  415274:	add	x1, x1, x0
  415278:	ldr	x0, [sp, #608]
  41527c:	str	x1, [x0, #24]
  415280:	ldr	x0, [sp, #888]
  415284:	add	x0, x0, #0x1
  415288:	str	x0, [sp, #888]
  41528c:	b	415c4c <ferror@plt+0x132dc>
  415290:	ldr	x0, [sp, #40]
  415294:	ldrb	w0, [x0, #67]
  415298:	bl	40a030 <ferror@plt+0x76c0>
  41529c:	str	x0, [sp, #728]
  4152a0:	ldr	x0, [sp, #848]
  4152a4:	add	x0, x0, #0x58
  4152a8:	str	x0, [sp, #720]
  4152ac:	ldr	x0, [sp, #728]
  4152b0:	bl	402330 <strlen@plt>
  4152b4:	str	x0, [sp, #712]
  4152b8:	ldr	x0, [sp, #720]
  4152bc:	str	x0, [sp, #704]
  4152c0:	ldr	x0, [sp, #704]
  4152c4:	ldr	x1, [x0, #32]
  4152c8:	ldr	x0, [sp, #704]
  4152cc:	ldr	x0, [x0, #24]
  4152d0:	sub	x0, x1, x0
  4152d4:	mov	x1, x0
  4152d8:	ldr	x0, [sp, #712]
  4152dc:	cmp	x1, x0
  4152e0:	cset	w0, cc  // cc = lo, ul, last
  4152e4:	and	w0, w0, #0xff
  4152e8:	cmp	w0, #0x0
  4152ec:	b.eq	4152fc <ferror@plt+0x1298c>  // b.none
  4152f0:	ldr	x1, [sp, #712]
  4152f4:	ldr	x0, [sp, #720]
  4152f8:	bl	46f1e4 <_obstack_newchunk@@Base>
  4152fc:	ldr	x0, [sp, #720]
  415300:	ldr	x0, [x0, #24]
  415304:	ldr	x2, [sp, #712]
  415308:	ldr	x1, [sp, #728]
  41530c:	bl	4022e0 <memcpy@plt>
  415310:	ldr	x0, [sp, #720]
  415314:	ldr	x1, [x0, #24]
  415318:	ldr	x0, [sp, #712]
  41531c:	add	x1, x1, x0
  415320:	ldr	x0, [sp, #720]
  415324:	str	x1, [x0, #24]
  415328:	ldr	x0, [sp, #888]
  41532c:	add	x0, x0, #0x1
  415330:	str	x0, [sp, #888]
  415334:	b	415c4c <ferror@plt+0x132dc>
  415338:	ldr	x0, [sp, #32]
  41533c:	ldr	w0, [x0, #16]
  415340:	bl	46f8f8 <_obstack_memory_used@@Base+0x394>
  415344:	str	x0, [sp, #760]
  415348:	ldr	x0, [sp, #848]
  41534c:	add	x0, x0, #0x58
  415350:	str	x0, [sp, #752]
  415354:	ldr	x0, [sp, #760]
  415358:	bl	402330 <strlen@plt>
  41535c:	str	x0, [sp, #744]
  415360:	ldr	x0, [sp, #752]
  415364:	str	x0, [sp, #736]
  415368:	ldr	x0, [sp, #736]
  41536c:	ldr	x1, [x0, #32]
  415370:	ldr	x0, [sp, #736]
  415374:	ldr	x0, [x0, #24]
  415378:	sub	x0, x1, x0
  41537c:	mov	x1, x0
  415380:	ldr	x0, [sp, #744]
  415384:	cmp	x1, x0
  415388:	cset	w0, cc  // cc = lo, ul, last
  41538c:	and	w0, w0, #0xff
  415390:	cmp	w0, #0x0
  415394:	b.eq	4153a4 <ferror@plt+0x12a34>  // b.none
  415398:	ldr	x1, [sp, #744]
  41539c:	ldr	x0, [sp, #752]
  4153a0:	bl	46f1e4 <_obstack_newchunk@@Base>
  4153a4:	ldr	x0, [sp, #752]
  4153a8:	ldr	x0, [x0, #24]
  4153ac:	ldr	x2, [sp, #744]
  4153b0:	ldr	x1, [sp, #760]
  4153b4:	bl	4022e0 <memcpy@plt>
  4153b8:	ldr	x0, [sp, #752]
  4153bc:	ldr	x1, [x0, #24]
  4153c0:	ldr	x0, [sp, #744]
  4153c4:	add	x1, x1, x0
  4153c8:	ldr	x0, [sp, #752]
  4153cc:	str	x1, [x0, #24]
  4153d0:	ldr	x0, [sp, #888]
  4153d4:	add	x0, x0, #0x1
  4153d8:	str	x0, [sp, #888]
  4153dc:	b	415c4c <ferror@plt+0x132dc>
  4153e0:	ldr	x0, [sp, #848]
  4153e4:	add	x0, x0, #0x58
  4153e8:	str	x0, [sp, #568]
  4153ec:	ldr	x0, [sp, #568]
  4153f0:	str	x0, [sp, #560]
  4153f4:	ldr	x0, [sp, #560]
  4153f8:	ldr	x1, [x0, #32]
  4153fc:	ldr	x0, [sp, #560]
  415400:	ldr	x0, [x0, #24]
  415404:	sub	x0, x1, x0
  415408:	cmp	x0, #0x0
  41540c:	cset	w0, eq  // eq = none
  415410:	and	w0, w0, #0xff
  415414:	cmp	w0, #0x0
  415418:	b.eq	415428 <ferror@plt+0x12ab8>  // b.none
  41541c:	mov	x1, #0x1                   	// #1
  415420:	ldr	x0, [sp, #568]
  415424:	bl	46f1e4 <_obstack_newchunk@@Base>
  415428:	ldr	x0, [sp, #568]
  41542c:	ldr	x0, [x0, #24]
  415430:	add	x2, x0, #0x1
  415434:	ldr	x1, [sp, #568]
  415438:	str	x2, [x1, #24]
  41543c:	strb	wzr, [x0]
  415440:	ldr	w0, [sp, #880]
  415444:	cmp	w0, #0x3b
  415448:	b.ls	415464 <ferror@plt+0x12af4>  // b.plast
  41544c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415450:	add	x2, x0, #0xe40
  415454:	mov	w1, #0x450                 	// #1104
  415458:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41545c:	add	x0, x0, #0xe20
  415460:	bl	4099a4 <ferror@plt+0x7034>
  415464:	ldr	w0, [sp, #880]
  415468:	add	w1, w0, #0x1
  41546c:	str	w1, [sp, #880]
  415470:	mov	w0, w0
  415474:	lsl	x0, x0, #3
  415478:	ldr	x1, [sp, #784]
  41547c:	add	x1, x1, x0
  415480:	ldr	x0, [sp, #848]
  415484:	add	x0, x0, #0x58
  415488:	str	x0, [sp, #552]
  41548c:	ldr	x0, [sp, #552]
  415490:	ldr	x0, [x0, #16]
  415494:	str	x0, [sp, #544]
  415498:	ldr	x0, [sp, #552]
  41549c:	ldr	x0, [x0, #24]
  4154a0:	ldr	x2, [sp, #544]
  4154a4:	cmp	x2, x0
  4154a8:	b.ne	4154bc <ferror@plt+0x12b4c>  // b.any
  4154ac:	ldr	x0, [sp, #552]
  4154b0:	ldrb	w2, [x0, #80]
  4154b4:	orr	w2, w2, #0x2
  4154b8:	strb	w2, [x0, #80]
  4154bc:	ldr	x0, [sp, #552]
  4154c0:	ldr	x0, [x0, #24]
  4154c4:	mov	x2, x0
  4154c8:	ldr	x0, [sp, #552]
  4154cc:	ldr	x0, [x0, #48]
  4154d0:	add	x2, x2, x0
  4154d4:	ldr	x0, [sp, #552]
  4154d8:	ldr	x0, [x0, #48]
  4154dc:	mvn	x0, x0
  4154e0:	and	x0, x2, x0
  4154e4:	mov	x2, x0
  4154e8:	ldr	x0, [sp, #552]
  4154ec:	str	x2, [x0, #24]
  4154f0:	ldr	x0, [sp, #552]
  4154f4:	ldr	x2, [x0, #24]
  4154f8:	ldr	x0, [sp, #552]
  4154fc:	ldr	x0, [x0, #8]
  415500:	sub	x0, x2, x0
  415504:	mov	x3, x0
  415508:	ldr	x0, [sp, #552]
  41550c:	ldr	x2, [x0, #32]
  415510:	ldr	x0, [sp, #552]
  415514:	ldr	x0, [x0, #8]
  415518:	sub	x0, x2, x0
  41551c:	cmp	x3, x0
  415520:	b.ls	415534 <ferror@plt+0x12bc4>  // b.plast
  415524:	ldr	x0, [sp, #552]
  415528:	ldr	x2, [x0, #32]
  41552c:	ldr	x0, [sp, #552]
  415530:	str	x2, [x0, #24]
  415534:	ldr	x0, [sp, #552]
  415538:	ldr	x2, [x0, #24]
  41553c:	ldr	x0, [sp, #552]
  415540:	str	x2, [x0, #16]
  415544:	ldr	x0, [sp, #544]
  415548:	str	x0, [x1]
  41554c:	nop
  415550:	ldr	x0, [sp, #888]
  415554:	ldrb	w0, [x0]
  415558:	mov	w1, w0
  41555c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  415560:	add	x0, x0, #0x498
  415564:	sxtw	x1, w1
  415568:	ldrh	w0, [x0, x1, lsl #1]
  41556c:	and	w0, w0, #0x4
  415570:	cmp	w0, #0x0
  415574:	b.eq	4155fc <ferror@plt+0x12c8c>  // b.none
  415578:	add	x0, sp, #0x48
  41557c:	mov	w2, #0xa                   	// #10
  415580:	mov	x1, x0
  415584:	ldr	x0, [sp, #888]
  415588:	bl	402320 <strtoul@plt>
  41558c:	sub	w0, w0, #0x1
  415590:	str	w0, [sp, #876]
  415594:	ldr	x0, [sp, #72]
  415598:	str	x0, [sp, #888]
  41559c:	ldr	x0, [sp, #888]
  4155a0:	ldrb	w0, [x0]
  4155a4:	cmp	w0, #0x24
  4155a8:	b.eq	4155c4 <ferror@plt+0x12c54>  // b.none
  4155ac:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4155b0:	add	x2, x0, #0xe40
  4155b4:	mov	w1, #0x45a                 	// #1114
  4155b8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4155bc:	add	x0, x0, #0xe20
  4155c0:	bl	4099a4 <ferror@plt+0x7034>
  4155c4:	ldr	x0, [sp, #888]
  4155c8:	add	x0, x0, #0x1
  4155cc:	str	x0, [sp, #888]
  4155d0:	mov	w0, #0x1                   	// #1
  4155d4:	strb	w0, [sp, #874]
  4155d8:	ldrb	w0, [sp, #875]
  4155dc:	cmp	w0, #0x0
  4155e0:	b.eq	415638 <ferror@plt+0x12cc8>  // b.none
  4155e4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4155e8:	add	x2, x0, #0xe40
  4155ec:	mov	w1, #0x45e                 	// #1118
  4155f0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4155f4:	add	x0, x0, #0xe20
  4155f8:	bl	4099a4 <ferror@plt+0x7034>
  4155fc:	ldr	w0, [sp, #884]
  415600:	add	w1, w0, #0x1
  415604:	str	w1, [sp, #884]
  415608:	str	w0, [sp, #876]
  41560c:	mov	w0, #0x1                   	// #1
  415610:	strb	w0, [sp, #875]
  415614:	ldrb	w0, [sp, #874]
  415618:	cmp	w0, #0x0
  41561c:	b.eq	415638 <ferror@plt+0x12cc8>  // b.none
  415620:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415624:	add	x2, x0, #0xe40
  415628:	mov	w1, #0x464                 	// #1124
  41562c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415630:	add	x0, x0, #0xe20
  415634:	bl	4099a4 <ferror@plt+0x7034>
  415638:	ldr	w0, [sp, #876]
  41563c:	cmp	w0, #0x1d
  415640:	b.ls	41565c <ferror@plt+0x12cec>  // b.plast
  415644:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415648:	add	x2, x0, #0xe40
  41564c:	mov	w1, #0x466                 	// #1126
  415650:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415654:	add	x0, x0, #0xe20
  415658:	bl	4099a4 <ferror@plt+0x7034>
  41565c:	ldr	w0, [sp, #876]
  415660:	lsl	x0, x0, #3
  415664:	add	x1, sp, #0x50
  415668:	ldr	x0, [x1, x0]
  41566c:	cmp	x0, #0x0
  415670:	b.eq	41568c <ferror@plt+0x12d1c>  // b.none
  415674:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415678:	add	x2, x0, #0xe40
  41567c:	mov	w1, #0x467                 	// #1127
  415680:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415684:	add	x0, x0, #0xe20
  415688:	bl	4099a4 <ferror@plt+0x7034>
  41568c:	ldr	w0, [sp, #880]
  415690:	lsl	x0, x0, #3
  415694:	ldr	x1, [sp, #784]
  415698:	add	x2, x1, x0
  41569c:	ldr	w0, [sp, #876]
  4156a0:	lsl	x0, x0, #3
  4156a4:	add	x1, sp, #0x50
  4156a8:	str	x2, [x1, x0]
  4156ac:	ldr	x0, [sp, #848]
  4156b0:	add	x0, x0, #0x58
  4156b4:	str	x0, [sp, #536]
  4156b8:	ldr	x0, [sp, #536]
  4156bc:	str	x0, [sp, #528]
  4156c0:	ldr	x0, [sp, #528]
  4156c4:	ldr	x1, [x0, #32]
  4156c8:	ldr	x0, [sp, #528]
  4156cc:	ldr	x0, [x0, #24]
  4156d0:	sub	x0, x1, x0
  4156d4:	cmp	x0, #0x0
  4156d8:	cset	w0, eq  // eq = none
  4156dc:	and	w0, w0, #0xff
  4156e0:	cmp	w0, #0x0
  4156e4:	b.eq	4156f4 <ferror@plt+0x12d84>  // b.none
  4156e8:	mov	x1, #0x1                   	// #1
  4156ec:	ldr	x0, [sp, #536]
  4156f0:	bl	46f1e4 <_obstack_newchunk@@Base>
  4156f4:	ldr	x0, [sp, #536]
  4156f8:	ldr	x0, [x0, #24]
  4156fc:	add	x2, x0, #0x1
  415700:	ldr	x1, [sp, #536]
  415704:	str	x2, [x1, #24]
  415708:	ldr	x1, [sp, #888]
  41570c:	ldrb	w1, [x1]
  415710:	strb	w1, [x0]
  415714:	ldr	x0, [sp, #888]
  415718:	add	x0, x0, #0x1
  41571c:	str	x0, [sp, #888]
  415720:	ldr	x0, [sp, #888]
  415724:	sub	x0, x0, #0x1
  415728:	ldrb	w0, [x0]
  41572c:	mov	w1, w0
  415730:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415734:	add	x0, x0, #0xe58
  415738:	bl	402760 <strchr@plt>
  41573c:	cmp	x0, #0x0
  415740:	b.eq	415748 <ferror@plt+0x12dd8>  // b.none
  415744:	b	4156ac <ferror@plt+0x12d3c>
  415748:	ldr	x0, [sp, #888]
  41574c:	sub	x0, x0, #0x1
  415750:	ldrb	w0, [x0]
  415754:	cmp	w0, #0x2e
  415758:	b.ne	415ad0 <ferror@plt+0x13160>  // b.any
  41575c:	ldr	x0, [sp, #888]
  415760:	ldrb	w0, [x0]
  415764:	mov	w1, w0
  415768:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  41576c:	add	x0, x0, #0x498
  415770:	sxtw	x1, w1
  415774:	ldrh	w0, [x0, x1, lsl #1]
  415778:	and	w0, w0, #0x4
  41577c:	cmp	w0, #0x0
  415780:	b.eq	415854 <ferror@plt+0x12ee4>  // b.none
  415784:	ldr	x0, [sp, #848]
  415788:	add	x0, x0, #0x58
  41578c:	str	x0, [sp, #480]
  415790:	ldr	x0, [sp, #480]
  415794:	str	x0, [sp, #472]
  415798:	ldr	x0, [sp, #472]
  41579c:	ldr	x1, [x0, #32]
  4157a0:	ldr	x0, [sp, #472]
  4157a4:	ldr	x0, [x0, #24]
  4157a8:	sub	x0, x1, x0
  4157ac:	cmp	x0, #0x0
  4157b0:	cset	w0, eq  // eq = none
  4157b4:	and	w0, w0, #0xff
  4157b8:	cmp	w0, #0x0
  4157bc:	b.eq	4157cc <ferror@plt+0x12e5c>  // b.none
  4157c0:	mov	x1, #0x1                   	// #1
  4157c4:	ldr	x0, [sp, #480]
  4157c8:	bl	46f1e4 <_obstack_newchunk@@Base>
  4157cc:	ldr	x0, [sp, #480]
  4157d0:	ldr	x0, [x0, #24]
  4157d4:	add	x2, x0, #0x1
  4157d8:	ldr	x1, [sp, #480]
  4157dc:	str	x2, [x1, #24]
  4157e0:	ldr	x1, [sp, #888]
  4157e4:	ldrb	w1, [x1]
  4157e8:	strb	w1, [x0]
  4157ec:	ldr	x0, [sp, #888]
  4157f0:	add	x0, x0, #0x1
  4157f4:	str	x0, [sp, #888]
  4157f8:	ldr	x0, [sp, #888]
  4157fc:	sub	x0, x0, #0x1
  415800:	ldrb	w0, [x0]
  415804:	mov	w1, w0
  415808:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  41580c:	add	x0, x0, #0x498
  415810:	sxtw	x1, w1
  415814:	ldrh	w0, [x0, x1, lsl #1]
  415818:	and	w0, w0, #0x4
  41581c:	cmp	w0, #0x0
  415820:	b.eq	415828 <ferror@plt+0x12eb8>  // b.none
  415824:	b	415784 <ferror@plt+0x12e14>
  415828:	ldr	x0, [sp, #888]
  41582c:	sub	x0, x0, #0x1
  415830:	ldrb	w0, [x0]
  415834:	cmp	w0, #0x73
  415838:	b.eq	415ad0 <ferror@plt+0x13160>  // b.none
  41583c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415840:	add	x2, x0, #0xe40
  415844:	mov	w1, #0x47c                 	// #1148
  415848:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41584c:	add	x0, x0, #0xe20
  415850:	bl	4099a4 <ferror@plt+0x7034>
  415854:	ldr	x0, [sp, #888]
  415858:	ldrb	w0, [x0]
  41585c:	cmp	w0, #0x2a
  415860:	b.eq	41587c <ferror@plt+0x12f0c>  // b.none
  415864:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415868:	add	x2, x0, #0xe40
  41586c:	mov	w1, #0x480                 	// #1152
  415870:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415874:	add	x0, x0, #0xe20
  415878:	bl	4099a4 <ferror@plt+0x7034>
  41587c:	ldr	x0, [sp, #848]
  415880:	add	x0, x0, #0x58
  415884:	str	x0, [sp, #520]
  415888:	ldr	x0, [sp, #520]
  41588c:	str	x0, [sp, #512]
  415890:	ldr	x0, [sp, #512]
  415894:	ldr	x1, [x0, #32]
  415898:	ldr	x0, [sp, #512]
  41589c:	ldr	x0, [x0, #24]
  4158a0:	sub	x0, x1, x0
  4158a4:	cmp	x0, #0x0
  4158a8:	cset	w0, eq  // eq = none
  4158ac:	and	w0, w0, #0xff
  4158b0:	cmp	w0, #0x0
  4158b4:	b.eq	4158c4 <ferror@plt+0x12f54>  // b.none
  4158b8:	mov	x1, #0x1                   	// #1
  4158bc:	ldr	x0, [sp, #520]
  4158c0:	bl	46f1e4 <_obstack_newchunk@@Base>
  4158c4:	ldr	x0, [sp, #520]
  4158c8:	ldr	x0, [x0, #24]
  4158cc:	add	x2, x0, #0x1
  4158d0:	ldr	x1, [sp, #520]
  4158d4:	str	x2, [x1, #24]
  4158d8:	mov	w1, #0x2a                  	// #42
  4158dc:	strb	w1, [x0]
  4158e0:	ldr	x0, [sp, #888]
  4158e4:	add	x0, x0, #0x1
  4158e8:	str	x0, [sp, #888]
  4158ec:	ldr	x0, [sp, #888]
  4158f0:	ldrb	w0, [x0]
  4158f4:	mov	w1, w0
  4158f8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4158fc:	add	x0, x0, #0x498
  415900:	sxtw	x1, w1
  415904:	ldrh	w0, [x0, x1, lsl #1]
  415908:	and	w0, w0, #0x4
  41590c:	cmp	w0, #0x0
  415910:	b.eq	4159e0 <ferror@plt+0x13070>  // b.none
  415914:	add	x0, sp, #0x40
  415918:	mov	w2, #0xa                   	// #10
  41591c:	mov	x1, x0
  415920:	ldr	x0, [sp, #888]
  415924:	bl	402320 <strtoul@plt>
  415928:	sub	w0, w0, #0x1
  41592c:	str	w0, [sp, #508]
  415930:	ldr	x0, [sp, #64]
  415934:	str	x0, [sp, #888]
  415938:	ldr	w0, [sp, #876]
  41593c:	sub	w0, w0, #0x1
  415940:	ldr	w1, [sp, #508]
  415944:	cmp	w1, w0
  415948:	b.eq	415964 <ferror@plt+0x12ff4>  // b.none
  41594c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415950:	add	x2, x0, #0xe40
  415954:	mov	w1, #0x489                 	// #1161
  415958:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41595c:	add	x0, x0, #0xe20
  415960:	bl	4099a4 <ferror@plt+0x7034>
  415964:	ldrb	w0, [sp, #875]
  415968:	cmp	w0, #0x0
  41596c:	b.eq	415988 <ferror@plt+0x13018>  // b.none
  415970:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415974:	add	x2, x0, #0xe40
  415978:	mov	w1, #0x48a                 	// #1162
  41597c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415980:	add	x0, x0, #0xe20
  415984:	bl	4099a4 <ferror@plt+0x7034>
  415988:	ldr	x0, [sp, #888]
  41598c:	ldrb	w0, [x0]
  415990:	cmp	w0, #0x24
  415994:	b.eq	4159b0 <ferror@plt+0x13040>  // b.none
  415998:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41599c:	add	x2, x0, #0xe40
  4159a0:	mov	w1, #0x48b                 	// #1163
  4159a4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4159a8:	add	x0, x0, #0xe20
  4159ac:	bl	4099a4 <ferror@plt+0x7034>
  4159b0:	ldr	x0, [sp, #888]
  4159b4:	add	x0, x0, #0x1
  4159b8:	str	x0, [sp, #888]
  4159bc:	ldr	w0, [sp, #876]
  4159c0:	lsl	x0, x0, #3
  4159c4:	add	x1, sp, #0x50
  4159c8:	ldr	x2, [x1, x0]
  4159cc:	ldr	w0, [sp, #508]
  4159d0:	lsl	x0, x0, #3
  4159d4:	add	x1, sp, #0x50
  4159d8:	str	x2, [x1, x0]
  4159dc:	b	415a38 <ferror@plt+0x130c8>
  4159e0:	ldrb	w0, [sp, #874]
  4159e4:	cmp	w0, #0x0
  4159e8:	b.eq	415a04 <ferror@plt+0x13094>  // b.none
  4159ec:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4159f0:	add	x2, x0, #0xe40
  4159f4:	mov	w1, #0x492                 	// #1170
  4159f8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4159fc:	add	x0, x0, #0xe20
  415a00:	bl	4099a4 <ferror@plt+0x7034>
  415a04:	ldr	w0, [sp, #876]
  415a08:	add	w3, w0, #0x1
  415a0c:	ldr	w0, [sp, #876]
  415a10:	lsl	x0, x0, #3
  415a14:	add	x1, sp, #0x50
  415a18:	ldr	x2, [x1, x0]
  415a1c:	mov	w0, w3
  415a20:	lsl	x0, x0, #3
  415a24:	add	x1, sp, #0x50
  415a28:	str	x2, [x1, x0]
  415a2c:	ldr	w0, [sp, #884]
  415a30:	add	w0, w0, #0x1
  415a34:	str	w0, [sp, #884]
  415a38:	ldr	x0, [sp, #888]
  415a3c:	ldrb	w0, [x0]
  415a40:	cmp	w0, #0x73
  415a44:	b.eq	415a60 <ferror@plt+0x130f0>  // b.none
  415a48:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415a4c:	add	x2, x0, #0xe40
  415a50:	mov	w1, #0x496                 	// #1174
  415a54:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415a58:	add	x0, x0, #0xe20
  415a5c:	bl	4099a4 <ferror@plt+0x7034>
  415a60:	ldr	x0, [sp, #848]
  415a64:	add	x0, x0, #0x58
  415a68:	str	x0, [sp, #496]
  415a6c:	ldr	x0, [sp, #496]
  415a70:	str	x0, [sp, #488]
  415a74:	ldr	x0, [sp, #488]
  415a78:	ldr	x1, [x0, #32]
  415a7c:	ldr	x0, [sp, #488]
  415a80:	ldr	x0, [x0, #24]
  415a84:	sub	x0, x1, x0
  415a88:	cmp	x0, #0x0
  415a8c:	cset	w0, eq  // eq = none
  415a90:	and	w0, w0, #0xff
  415a94:	cmp	w0, #0x0
  415a98:	b.eq	415aa8 <ferror@plt+0x13138>  // b.none
  415a9c:	mov	x1, #0x1                   	// #1
  415aa0:	ldr	x0, [sp, #496]
  415aa4:	bl	46f1e4 <_obstack_newchunk@@Base>
  415aa8:	ldr	x0, [sp, #496]
  415aac:	ldr	x0, [x0, #24]
  415ab0:	add	x2, x0, #0x1
  415ab4:	ldr	x1, [sp, #496]
  415ab8:	str	x2, [x1, #24]
  415abc:	mov	w1, #0x73                  	// #115
  415ac0:	strb	w1, [x0]
  415ac4:	ldr	x0, [sp, #888]
  415ac8:	add	x0, x0, #0x1
  415acc:	str	x0, [sp, #888]
  415ad0:	ldr	x0, [sp, #888]
  415ad4:	ldrb	w0, [x0]
  415ad8:	cmp	w0, #0x0
  415adc:	b.eq	415c58 <ferror@plt+0x132e8>  // b.none
  415ae0:	ldr	x0, [sp, #848]
  415ae4:	add	x0, x0, #0x58
  415ae8:	str	x0, [sp, #464]
  415aec:	ldr	x0, [sp, #464]
  415af0:	str	x0, [sp, #456]
  415af4:	ldr	x0, [sp, #456]
  415af8:	ldr	x1, [x0, #32]
  415afc:	ldr	x0, [sp, #456]
  415b00:	ldr	x0, [x0, #24]
  415b04:	sub	x0, x1, x0
  415b08:	cmp	x0, #0x0
  415b0c:	cset	w0, eq  // eq = none
  415b10:	and	w0, w0, #0xff
  415b14:	cmp	w0, #0x0
  415b18:	b.eq	415b28 <ferror@plt+0x131b8>  // b.none
  415b1c:	mov	x1, #0x1                   	// #1
  415b20:	ldr	x0, [sp, #464]
  415b24:	bl	46f1e4 <_obstack_newchunk@@Base>
  415b28:	ldr	x0, [sp, #464]
  415b2c:	ldr	x0, [x0, #24]
  415b30:	add	x2, x0, #0x1
  415b34:	ldr	x1, [sp, #464]
  415b38:	str	x2, [x1, #24]
  415b3c:	strb	wzr, [x0]
  415b40:	ldr	w0, [sp, #880]
  415b44:	cmp	w0, #0x3b
  415b48:	b.ls	415b64 <ferror@plt+0x131f4>  // b.plast
  415b4c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415b50:	add	x2, x0, #0xe40
  415b54:	mov	w1, #0x49f                 	// #1183
  415b58:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415b5c:	add	x0, x0, #0xe20
  415b60:	bl	4099a4 <ferror@plt+0x7034>
  415b64:	ldr	w0, [sp, #880]
  415b68:	add	w1, w0, #0x1
  415b6c:	str	w1, [sp, #880]
  415b70:	mov	w0, w0
  415b74:	lsl	x0, x0, #3
  415b78:	ldr	x1, [sp, #784]
  415b7c:	add	x1, x1, x0
  415b80:	ldr	x0, [sp, #848]
  415b84:	add	x0, x0, #0x58
  415b88:	str	x0, [sp, #448]
  415b8c:	ldr	x0, [sp, #448]
  415b90:	ldr	x0, [x0, #16]
  415b94:	str	x0, [sp, #440]
  415b98:	ldr	x0, [sp, #448]
  415b9c:	ldr	x0, [x0, #24]
  415ba0:	ldr	x2, [sp, #440]
  415ba4:	cmp	x2, x0
  415ba8:	b.ne	415bbc <ferror@plt+0x1324c>  // b.any
  415bac:	ldr	x0, [sp, #448]
  415bb0:	ldrb	w2, [x0, #80]
  415bb4:	orr	w2, w2, #0x2
  415bb8:	strb	w2, [x0, #80]
  415bbc:	ldr	x0, [sp, #448]
  415bc0:	ldr	x0, [x0, #24]
  415bc4:	mov	x2, x0
  415bc8:	ldr	x0, [sp, #448]
  415bcc:	ldr	x0, [x0, #48]
  415bd0:	add	x2, x2, x0
  415bd4:	ldr	x0, [sp, #448]
  415bd8:	ldr	x0, [x0, #48]
  415bdc:	mvn	x0, x0
  415be0:	and	x0, x2, x0
  415be4:	mov	x2, x0
  415be8:	ldr	x0, [sp, #448]
  415bec:	str	x2, [x0, #24]
  415bf0:	ldr	x0, [sp, #448]
  415bf4:	ldr	x2, [x0, #24]
  415bf8:	ldr	x0, [sp, #448]
  415bfc:	ldr	x0, [x0, #8]
  415c00:	sub	x0, x2, x0
  415c04:	mov	x3, x0
  415c08:	ldr	x0, [sp, #448]
  415c0c:	ldr	x2, [x0, #32]
  415c10:	ldr	x0, [sp, #448]
  415c14:	ldr	x0, [x0, #8]
  415c18:	sub	x0, x2, x0
  415c1c:	cmp	x3, x0
  415c20:	b.ls	415c34 <ferror@plt+0x132c4>  // b.plast
  415c24:	ldr	x0, [sp, #448]
  415c28:	ldr	x2, [x0, #32]
  415c2c:	ldr	x0, [sp, #448]
  415c30:	str	x2, [x0, #24]
  415c34:	ldr	x0, [sp, #448]
  415c38:	ldr	x2, [x0, #24]
  415c3c:	ldr	x0, [sp, #448]
  415c40:	str	x2, [x0, #16]
  415c44:	ldr	x0, [sp, #440]
  415c48:	str	x0, [x1]
  415c4c:	b	414e38 <ferror@plt+0x124c8>
  415c50:	nop
  415c54:	b	415c5c <ferror@plt+0x132ec>
  415c58:	nop
  415c5c:	ldr	x0, [sp, #848]
  415c60:	add	x0, x0, #0x58
  415c64:	str	x0, [sp, #432]
  415c68:	ldr	x0, [sp, #432]
  415c6c:	str	x0, [sp, #424]
  415c70:	ldr	x0, [sp, #424]
  415c74:	ldr	x1, [x0, #32]
  415c78:	ldr	x0, [sp, #424]
  415c7c:	ldr	x0, [x0, #24]
  415c80:	sub	x0, x1, x0
  415c84:	cmp	x0, #0x0
  415c88:	cset	w0, eq  // eq = none
  415c8c:	and	w0, w0, #0xff
  415c90:	cmp	w0, #0x0
  415c94:	b.eq	415ca4 <ferror@plt+0x13334>  // b.none
  415c98:	mov	x1, #0x1                   	// #1
  415c9c:	ldr	x0, [sp, #432]
  415ca0:	bl	46f1e4 <_obstack_newchunk@@Base>
  415ca4:	ldr	x0, [sp, #432]
  415ca8:	ldr	x0, [x0, #24]
  415cac:	add	x2, x0, #0x1
  415cb0:	ldr	x1, [sp, #432]
  415cb4:	str	x2, [x1, #24]
  415cb8:	strb	wzr, [x0]
  415cbc:	ldr	w0, [sp, #880]
  415cc0:	cmp	w0, #0x3b
  415cc4:	b.ls	415ce0 <ferror@plt+0x13370>  // b.plast
  415cc8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415ccc:	add	x2, x0, #0xe40
  415cd0:	mov	w1, #0x4a4                 	// #1188
  415cd4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415cd8:	add	x0, x0, #0xe20
  415cdc:	bl	4099a4 <ferror@plt+0x7034>
  415ce0:	ldr	w0, [sp, #880]
  415ce4:	add	w1, w0, #0x1
  415ce8:	str	w1, [sp, #880]
  415cec:	mov	w0, w0
  415cf0:	lsl	x0, x0, #3
  415cf4:	ldr	x1, [sp, #784]
  415cf8:	add	x1, x1, x0
  415cfc:	ldr	x0, [sp, #848]
  415d00:	add	x0, x0, #0x58
  415d04:	str	x0, [sp, #416]
  415d08:	ldr	x0, [sp, #416]
  415d0c:	ldr	x0, [x0, #16]
  415d10:	str	x0, [sp, #408]
  415d14:	ldr	x0, [sp, #416]
  415d18:	ldr	x0, [x0, #24]
  415d1c:	ldr	x2, [sp, #408]
  415d20:	cmp	x2, x0
  415d24:	b.ne	415d38 <ferror@plt+0x133c8>  // b.any
  415d28:	ldr	x0, [sp, #416]
  415d2c:	ldrb	w2, [x0, #80]
  415d30:	orr	w2, w2, #0x2
  415d34:	strb	w2, [x0, #80]
  415d38:	ldr	x0, [sp, #416]
  415d3c:	ldr	x0, [x0, #24]
  415d40:	mov	x2, x0
  415d44:	ldr	x0, [sp, #416]
  415d48:	ldr	x0, [x0, #48]
  415d4c:	add	x2, x2, x0
  415d50:	ldr	x0, [sp, #416]
  415d54:	ldr	x0, [x0, #48]
  415d58:	mvn	x0, x0
  415d5c:	and	x0, x2, x0
  415d60:	mov	x2, x0
  415d64:	ldr	x0, [sp, #416]
  415d68:	str	x2, [x0, #24]
  415d6c:	ldr	x0, [sp, #416]
  415d70:	ldr	x2, [x0, #24]
  415d74:	ldr	x0, [sp, #416]
  415d78:	ldr	x0, [x0, #8]
  415d7c:	sub	x0, x2, x0
  415d80:	mov	x3, x0
  415d84:	ldr	x0, [sp, #416]
  415d88:	ldr	x2, [x0, #32]
  415d8c:	ldr	x0, [sp, #416]
  415d90:	ldr	x0, [x0, #8]
  415d94:	sub	x0, x2, x0
  415d98:	cmp	x3, x0
  415d9c:	b.ls	415db0 <ferror@plt+0x13440>  // b.plast
  415da0:	ldr	x0, [sp, #416]
  415da4:	ldr	x2, [x0, #32]
  415da8:	ldr	x0, [sp, #416]
  415dac:	str	x2, [x0, #24]
  415db0:	ldr	x0, [sp, #416]
  415db4:	ldr	x2, [x0, #24]
  415db8:	ldr	x0, [sp, #416]
  415dbc:	str	x2, [x0, #16]
  415dc0:	ldr	x0, [sp, #408]
  415dc4:	str	x0, [x1]
  415dc8:	ldr	w0, [sp, #880]
  415dcc:	lsl	x0, x0, #3
  415dd0:	ldr	x1, [sp, #784]
  415dd4:	add	x0, x1, x0
  415dd8:	str	xzr, [x0]
  415ddc:	ldr	x0, [sp, #848]
  415de0:	add	x1, x0, #0x58
  415de4:	ldr	x0, [sp, #848]
  415de8:	str	x1, [x0, #176]
  415dec:	ldr	x0, [sp, #40]
  415df0:	bl	414430 <ferror@plt+0x11ac0>
  415df4:	str	x0, [sp, #320]
  415df8:	str	wzr, [sp, #876]
  415dfc:	ldr	w0, [sp, #876]
  415e00:	lsl	x0, x0, #3
  415e04:	add	x1, sp, #0x50
  415e08:	ldr	x0, [x1, x0]
  415e0c:	cmp	x0, #0x0
  415e10:	b.eq	417418 <ferror@plt+0x14aa8>  // b.none
  415e14:	str	wzr, [sp, #868]
  415e18:	strb	wzr, [sp, #867]
  415e1c:	strb	wzr, [sp, #866]
  415e20:	strb	wzr, [sp, #865]
  415e24:	strb	wzr, [sp, #63]
  415e28:	ldr	w0, [sp, #876]
  415e2c:	lsl	x0, x0, #3
  415e30:	add	x1, sp, #0x50
  415e34:	ldr	x0, [x1, x0]
  415e38:	ldr	x0, [x0]
  415e3c:	str	x0, [sp, #888]
  415e40:	ldr	x0, [sp, #888]
  415e44:	ldrb	w0, [x0]
  415e48:	cmp	w0, #0x77
  415e4c:	b.eq	415f1c <ferror@plt+0x135ac>  // b.none
  415e50:	cmp	w0, #0x77
  415e54:	b.gt	415f90 <ferror@plt+0x13620>
  415e58:	cmp	w0, #0x71
  415e5c:	b.eq	415e8c <ferror@plt+0x1351c>  // b.none
  415e60:	cmp	w0, #0x71
  415e64:	b.gt	415f90 <ferror@plt+0x13620>
  415e68:	cmp	w0, #0x6c
  415e6c:	b.eq	415f4c <ferror@plt+0x135dc>  // b.none
  415e70:	cmp	w0, #0x6c
  415e74:	b.gt	415f90 <ferror@plt+0x13620>
  415e78:	cmp	w0, #0x23
  415e7c:	b.eq	415eec <ferror@plt+0x1357c>  // b.none
  415e80:	cmp	w0, #0x2b
  415e84:	b.eq	415ebc <ferror@plt+0x1354c>  // b.none
  415e88:	b	415f90 <ferror@plt+0x13620>
  415e8c:	ldrb	w0, [sp, #63]
  415e90:	cmp	w0, #0x0
  415e94:	b.eq	415eb0 <ferror@plt+0x13540>  // b.none
  415e98:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415e9c:	add	x2, x0, #0xe40
  415ea0:	mov	w1, #0x4c0                 	// #1216
  415ea4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415ea8:	add	x0, x0, #0xe20
  415eac:	bl	4099a4 <ferror@plt+0x7034>
  415eb0:	mov	w0, #0x1                   	// #1
  415eb4:	strb	w0, [sp, #63]
  415eb8:	b	415f80 <ferror@plt+0x13610>
  415ebc:	ldrb	w0, [sp, #866]
  415ec0:	cmp	w0, #0x0
  415ec4:	b.eq	415ee0 <ferror@plt+0x13570>  // b.none
  415ec8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415ecc:	add	x2, x0, #0xe40
  415ed0:	mov	w1, #0x4c5                 	// #1221
  415ed4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415ed8:	add	x0, x0, #0xe20
  415edc:	bl	4099a4 <ferror@plt+0x7034>
  415ee0:	mov	w0, #0x1                   	// #1
  415ee4:	strb	w0, [sp, #866]
  415ee8:	b	415f80 <ferror@plt+0x13610>
  415eec:	ldrb	w0, [sp, #865]
  415ef0:	cmp	w0, #0x0
  415ef4:	b.eq	415f10 <ferror@plt+0x135a0>  // b.none
  415ef8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415efc:	add	x2, x0, #0xe40
  415f00:	mov	w1, #0x4ca                 	// #1226
  415f04:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415f08:	add	x0, x0, #0xe20
  415f0c:	bl	4099a4 <ferror@plt+0x7034>
  415f10:	mov	w0, #0x1                   	// #1
  415f14:	strb	w0, [sp, #865]
  415f18:	b	415f80 <ferror@plt+0x13610>
  415f1c:	ldrb	w0, [sp, #867]
  415f20:	cmp	w0, #0x0
  415f24:	b.eq	415f40 <ferror@plt+0x135d0>  // b.none
  415f28:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415f2c:	add	x2, x0, #0xe40
  415f30:	mov	w1, #0x4cf                 	// #1231
  415f34:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415f38:	add	x0, x0, #0xe20
  415f3c:	bl	4099a4 <ferror@plt+0x7034>
  415f40:	mov	w0, #0x1                   	// #1
  415f44:	strb	w0, [sp, #867]
  415f48:	b	415f80 <ferror@plt+0x13610>
  415f4c:	ldr	w0, [sp, #868]
  415f50:	cmp	w0, #0x1
  415f54:	b.le	415f70 <ferror@plt+0x13600>
  415f58:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415f5c:	add	x2, x0, #0xe40
  415f60:	mov	w1, #0x4d5                 	// #1237
  415f64:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415f68:	add	x0, x0, #0xe20
  415f6c:	bl	4099a4 <ferror@plt+0x7034>
  415f70:	ldr	w0, [sp, #868]
  415f74:	add	w0, w0, #0x1
  415f78:	str	w0, [sp, #868]
  415f7c:	nop
  415f80:	ldr	x0, [sp, #888]
  415f84:	add	x0, x0, #0x1
  415f88:	str	x0, [sp, #888]
  415f8c:	b	415e40 <ferror@plt+0x134d0>
  415f90:	nop
  415f94:	ldrb	w0, [sp, #867]
  415f98:	cmp	w0, #0x0
  415f9c:	b.eq	415fc4 <ferror@plt+0x13654>  // b.none
  415fa0:	ldr	w0, [sp, #868]
  415fa4:	cmp	w0, #0x0
  415fa8:	b.eq	415fc4 <ferror@plt+0x13654>  // b.none
  415fac:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415fb0:	add	x2, x0, #0xe40
  415fb4:	mov	w1, #0x4dc                 	// #1244
  415fb8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  415fbc:	add	x0, x0, #0xe20
  415fc0:	bl	4099a4 <ferror@plt+0x7034>
  415fc4:	ldrb	w0, [sp, #63]
  415fc8:	cmp	w0, #0x0
  415fcc:	b.eq	415fe4 <ferror@plt+0x13674>  // b.none
  415fd0:	ldr	x0, [sp, #40]
  415fd4:	ldrb	w0, [x0, #67]
  415fd8:	mov	w1, w0
  415fdc:	ldr	x0, [sp, #40]
  415fe0:	bl	4180b0 <ferror@plt+0x15740>
  415fe4:	ldr	x0, [sp, #888]
  415fe8:	ldrb	w0, [x0]
  415fec:	cmp	w0, #0x78
  415ff0:	b.eq	416d2c <ferror@plt+0x143bc>  // b.none
  415ff4:	cmp	w0, #0x78
  415ff8:	b.gt	41720c <ferror@plt+0x1489c>
  415ffc:	cmp	w0, #0x75
  416000:	b.eq	416894 <ferror@plt+0x13f24>  // b.none
  416004:	cmp	w0, #0x75
  416008:	b.gt	41720c <ferror@plt+0x1489c>
  41600c:	cmp	w0, #0x73
  416010:	b.eq	416714 <ferror@plt+0x13da4>  // b.none
  416014:	cmp	w0, #0x73
  416018:	b.gt	41720c <ferror@plt+0x1489c>
  41601c:	cmp	w0, #0x72
  416020:	b.eq	4160a0 <ferror@plt+0x13730>  // b.none
  416024:	cmp	w0, #0x72
  416028:	b.gt	41720c <ferror@plt+0x1489c>
  41602c:	cmp	w0, #0x70
  416030:	b.eq	4167fc <ferror@plt+0x13e8c>  // b.none
  416034:	cmp	w0, #0x70
  416038:	b.gt	41720c <ferror@plt+0x1489c>
  41603c:	cmp	w0, #0x6f
  416040:	b.eq	41646c <ferror@plt+0x13afc>  // b.none
  416044:	cmp	w0, #0x6f
  416048:	b.gt	41720c <ferror@plt+0x1489c>
  41604c:	cmp	w0, #0x69
  416050:	b.eq	4161f0 <ferror@plt+0x13880>  // b.none
  416054:	cmp	w0, #0x69
  416058:	b.gt	41720c <ferror@plt+0x1489c>
  41605c:	cmp	w0, #0x66
  416060:	b.eq	416b3c <ferror@plt+0x141cc>  // b.none
  416064:	cmp	w0, #0x66
  416068:	b.gt	41720c <ferror@plt+0x1489c>
  41606c:	cmp	w0, #0x64
  416070:	b.eq	4161f0 <ferror@plt+0x13880>  // b.none
  416074:	cmp	w0, #0x64
  416078:	b.gt	41720c <ferror@plt+0x1489c>
  41607c:	cmp	w0, #0x63
  416080:	b.eq	416120 <ferror@plt+0x137b0>  // b.none
  416084:	cmp	w0, #0x63
  416088:	b.gt	41720c <ferror@plt+0x1489c>
  41608c:	cmp	w0, #0x2e
  416090:	b.eq	416fd4 <ferror@plt+0x14664>  // b.none
  416094:	cmp	w0, #0x5a
  416098:	b.eq	416bd0 <ferror@plt+0x14260>  // b.none
  41609c:	b	41720c <ferror@plt+0x1489c>
  4160a0:	ldr	x0, [sp, #40]
  4160a4:	ldrb	w4, [x0, #67]
  4160a8:	ldr	x0, [sp, #32]
  4160ac:	ldr	x0, [x0, #8]
  4160b0:	ldr	w2, [x0, #24]
  4160b4:	ldr	x1, [x0]
  4160b8:	cmp	w2, #0x0
  4160bc:	b.lt	4160d0 <ferror@plt+0x13760>  // b.tstop
  4160c0:	add	x2, x1, #0xf
  4160c4:	and	x2, x2, #0xfffffffffffffff8
  4160c8:	str	x2, [x0]
  4160cc:	b	416100 <ferror@plt+0x13790>
  4160d0:	add	w3, w2, #0x8
  4160d4:	str	w3, [x0, #24]
  4160d8:	ldr	w3, [x0, #24]
  4160dc:	cmp	w3, #0x0
  4160e0:	b.le	4160f4 <ferror@plt+0x13784>
  4160e4:	add	x2, x1, #0xf
  4160e8:	and	x2, x2, #0xfffffffffffffff8
  4160ec:	str	x2, [x0]
  4160f0:	b	416100 <ferror@plt+0x13790>
  4160f4:	ldr	x1, [x0, #8]
  4160f8:	sxtw	x0, w2
  4160fc:	add	x1, x1, x0
  416100:	ldr	x0, [x1]
  416104:	mov	x1, x0
  416108:	mov	w0, w4
  41610c:	bl	409c98 <ferror@plt+0x7328>
  416110:	mov	x1, x0
  416114:	ldr	x0, [sp, #40]
  416118:	bl	417e58 <ferror@plt+0x154e8>
  41611c:	b	4172ac <ferror@plt+0x1493c>
  416120:	ldr	x0, [sp, #32]
  416124:	ldr	x0, [x0, #8]
  416128:	ldr	w2, [x0, #24]
  41612c:	ldr	x1, [x0]
  416130:	cmp	w2, #0x0
  416134:	b.lt	416148 <ferror@plt+0x137d8>  // b.tstop
  416138:	add	x2, x1, #0xb
  41613c:	and	x2, x2, #0xfffffffffffffff8
  416140:	str	x2, [x0]
  416144:	b	416178 <ferror@plt+0x13808>
  416148:	add	w3, w2, #0x8
  41614c:	str	w3, [x0, #24]
  416150:	ldr	w3, [x0, #24]
  416154:	cmp	w3, #0x0
  416158:	b.le	41616c <ferror@plt+0x137fc>
  41615c:	add	x2, x1, #0xb
  416160:	and	x2, x2, #0xfffffffffffffff8
  416164:	str	x2, [x0]
  416168:	b	416178 <ferror@plt+0x13808>
  41616c:	ldr	x1, [x0, #8]
  416170:	sxtw	x0, w2
  416174:	add	x1, x1, x0
  416178:	ldr	w0, [x1]
  41617c:	str	w0, [sp, #404]
  416180:	ldr	w0, [sp, #404]
  416184:	and	w1, w0, #0xff
  416188:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  41618c:	add	x0, x0, #0x498
  416190:	sxtw	x1, w1
  416194:	ldrh	w0, [x0, x1, lsl #1]
  416198:	and	w0, w0, #0x10
  41619c:	cmp	w0, #0x0
  4161a0:	b.ne	4161b8 <ferror@plt+0x13848>  // b.any
  4161a4:	ldrb	w0, [sp, #63]
  4161a8:	eor	w0, w0, #0x1
  4161ac:	and	w0, w0, #0xff
  4161b0:	cmp	w0, #0x0
  4161b4:	b.eq	4161c8 <ferror@plt+0x13858>  // b.none
  4161b8:	ldr	w1, [sp, #404]
  4161bc:	ldr	x0, [sp, #40]
  4161c0:	bl	417d58 <ferror@plt+0x153e8>
  4161c4:	b	4172ac <ferror@plt+0x1493c>
  4161c8:	strh	wzr, [sp, #56]
  4161cc:	ldr	w0, [sp, #404]
  4161d0:	and	w0, w0, #0xff
  4161d4:	strb	w0, [sp, #56]
  4161d8:	add	x0, sp, #0x38
  4161dc:	mov	x2, #0x1                   	// #1
  4161e0:	mov	x1, x0
  4161e4:	ldr	x0, [sp, #40]
  4161e8:	bl	417e98 <ferror@plt+0x15528>
  4161ec:	b	4172ac <ferror@plt+0x1493c>
  4161f0:	ldrb	w0, [sp, #867]
  4161f4:	cmp	w0, #0x0
  4161f8:	b.eq	416268 <ferror@plt+0x138f8>  // b.none
  4161fc:	ldr	x0, [sp, #32]
  416200:	ldr	x0, [x0, #8]
  416204:	ldr	w2, [x0, #24]
  416208:	ldr	x1, [x0]
  41620c:	cmp	w2, #0x0
  416210:	b.lt	416224 <ferror@plt+0x138b4>  // b.tstop
  416214:	add	x2, x1, #0xf
  416218:	and	x2, x2, #0xfffffffffffffff8
  41621c:	str	x2, [x0]
  416220:	b	416254 <ferror@plt+0x138e4>
  416224:	add	w3, w2, #0x8
  416228:	str	w3, [x0, #24]
  41622c:	ldr	w3, [x0, #24]
  416230:	cmp	w3, #0x0
  416234:	b.le	416248 <ferror@plt+0x138d8>
  416238:	add	x2, x1, #0xf
  41623c:	and	x2, x2, #0xfffffffffffffff8
  416240:	str	x2, [x0]
  416244:	b	416254 <ferror@plt+0x138e4>
  416248:	ldr	x1, [x0, #8]
  41624c:	sxtw	x0, w2
  416250:	add	x1, x1, x0
  416254:	ldr	x0, [x1]
  416258:	mov	x1, x0
  41625c:	ldr	x0, [sp, #40]
  416260:	bl	418890 <ferror@plt+0x15f20>
  416264:	b	4172ac <ferror@plt+0x1493c>
  416268:	ldr	w0, [sp, #868]
  41626c:	cmp	w0, #0x2
  416270:	b.eq	4163cc <ferror@plt+0x13a5c>  // b.none
  416274:	ldr	w0, [sp, #868]
  416278:	cmp	w0, #0x2
  41627c:	b.gt	416464 <ferror@plt+0x13af4>
  416280:	ldr	w0, [sp, #868]
  416284:	cmp	w0, #0x0
  416288:	b.eq	41629c <ferror@plt+0x1392c>  // b.none
  41628c:	ldr	w0, [sp, #868]
  416290:	cmp	w0, #0x1
  416294:	b.eq	416334 <ferror@plt+0x139c4>  // b.none
  416298:	b	416464 <ferror@plt+0x13af4>
  41629c:	ldr	x0, [sp, #40]
  4162a0:	ldr	x0, [x0, #8]
  4162a4:	add	x4, x0, #0xcc
  4162a8:	ldr	x0, [sp, #32]
  4162ac:	ldr	x0, [x0, #8]
  4162b0:	ldr	w2, [x0, #24]
  4162b4:	ldr	x1, [x0]
  4162b8:	cmp	w2, #0x0
  4162bc:	b.lt	4162d0 <ferror@plt+0x13960>  // b.tstop
  4162c0:	add	x2, x1, #0xb
  4162c4:	and	x2, x2, #0xfffffffffffffff8
  4162c8:	str	x2, [x0]
  4162cc:	b	416300 <ferror@plt+0x13990>
  4162d0:	add	w3, w2, #0x8
  4162d4:	str	w3, [x0, #24]
  4162d8:	ldr	w3, [x0, #24]
  4162dc:	cmp	w3, #0x0
  4162e0:	b.le	4162f4 <ferror@plt+0x13984>
  4162e4:	add	x2, x1, #0xb
  4162e8:	and	x2, x2, #0xfffffffffffffff8
  4162ec:	str	x2, [x0]
  4162f0:	b	416300 <ferror@plt+0x13990>
  4162f4:	ldr	x1, [x0, #8]
  4162f8:	sxtw	x0, w2
  4162fc:	add	x1, x1, x0
  416300:	ldr	w0, [x1]
  416304:	mov	w2, w0
  416308:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41630c:	add	x1, x0, #0xe60
  416310:	mov	x0, x4
  416314:	bl	4023d0 <sprintf@plt>
  416318:	ldr	x0, [sp, #40]
  41631c:	ldr	x0, [x0, #8]
  416320:	add	x0, x0, #0xcc
  416324:	mov	x1, x0
  416328:	ldr	x0, [sp, #40]
  41632c:	bl	417e58 <ferror@plt+0x154e8>
  416330:	b	416468 <ferror@plt+0x13af8>
  416334:	ldr	x0, [sp, #40]
  416338:	ldr	x0, [x0, #8]
  41633c:	add	x4, x0, #0xcc
  416340:	ldr	x0, [sp, #32]
  416344:	ldr	x0, [x0, #8]
  416348:	ldr	w2, [x0, #24]
  41634c:	ldr	x1, [x0]
  416350:	cmp	w2, #0x0
  416354:	b.lt	416368 <ferror@plt+0x139f8>  // b.tstop
  416358:	add	x2, x1, #0xf
  41635c:	and	x2, x2, #0xfffffffffffffff8
  416360:	str	x2, [x0]
  416364:	b	416398 <ferror@plt+0x13a28>
  416368:	add	w3, w2, #0x8
  41636c:	str	w3, [x0, #24]
  416370:	ldr	w3, [x0, #24]
  416374:	cmp	w3, #0x0
  416378:	b.le	41638c <ferror@plt+0x13a1c>
  41637c:	add	x2, x1, #0xf
  416380:	and	x2, x2, #0xfffffffffffffff8
  416384:	str	x2, [x0]
  416388:	b	416398 <ferror@plt+0x13a28>
  41638c:	ldr	x1, [x0, #8]
  416390:	sxtw	x0, w2
  416394:	add	x1, x1, x0
  416398:	ldr	x0, [x1]
  41639c:	mov	x2, x0
  4163a0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4163a4:	add	x1, x0, #0xde8
  4163a8:	mov	x0, x4
  4163ac:	bl	4023d0 <sprintf@plt>
  4163b0:	ldr	x0, [sp, #40]
  4163b4:	ldr	x0, [x0, #8]
  4163b8:	add	x0, x0, #0xcc
  4163bc:	mov	x1, x0
  4163c0:	ldr	x0, [sp, #40]
  4163c4:	bl	417e58 <ferror@plt+0x154e8>
  4163c8:	b	416468 <ferror@plt+0x13af8>
  4163cc:	ldr	x0, [sp, #40]
  4163d0:	ldr	x0, [x0, #8]
  4163d4:	add	x4, x0, #0xcc
  4163d8:	ldr	x0, [sp, #32]
  4163dc:	ldr	x0, [x0, #8]
  4163e0:	ldr	w2, [x0, #24]
  4163e4:	ldr	x1, [x0]
  4163e8:	cmp	w2, #0x0
  4163ec:	b.lt	416400 <ferror@plt+0x13a90>  // b.tstop
  4163f0:	add	x2, x1, #0xf
  4163f4:	and	x2, x2, #0xfffffffffffffff8
  4163f8:	str	x2, [x0]
  4163fc:	b	416430 <ferror@plt+0x13ac0>
  416400:	add	w3, w2, #0x8
  416404:	str	w3, [x0, #24]
  416408:	ldr	w3, [x0, #24]
  41640c:	cmp	w3, #0x0
  416410:	b.le	416424 <ferror@plt+0x13ab4>
  416414:	add	x2, x1, #0xf
  416418:	and	x2, x2, #0xfffffffffffffff8
  41641c:	str	x2, [x0]
  416420:	b	416430 <ferror@plt+0x13ac0>
  416424:	ldr	x1, [x0, #8]
  416428:	sxtw	x0, w2
  41642c:	add	x1, x1, x0
  416430:	ldr	x0, [x1]
  416434:	mov	x2, x0
  416438:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41643c:	add	x1, x0, #0xe68
  416440:	mov	x0, x4
  416444:	bl	4023d0 <sprintf@plt>
  416448:	ldr	x0, [sp, #40]
  41644c:	ldr	x0, [x0, #8]
  416450:	add	x0, x0, #0xcc
  416454:	mov	x1, x0
  416458:	ldr	x0, [sp, #40]
  41645c:	bl	417e58 <ferror@plt+0x154e8>
  416460:	b	416468 <ferror@plt+0x13af8>
  416464:	nop
  416468:	b	4172ac <ferror@plt+0x1493c>
  41646c:	ldrb	w0, [sp, #867]
  416470:	cmp	w0, #0x0
  416474:	b.eq	416510 <ferror@plt+0x13ba0>  // b.none
  416478:	ldr	x0, [sp, #40]
  41647c:	ldr	x0, [x0, #8]
  416480:	add	x4, x0, #0xcc
  416484:	ldr	x0, [sp, #32]
  416488:	ldr	x0, [x0, #8]
  41648c:	ldr	w2, [x0, #24]
  416490:	ldr	x1, [x0]
  416494:	cmp	w2, #0x0
  416498:	b.lt	4164ac <ferror@plt+0x13b3c>  // b.tstop
  41649c:	add	x2, x1, #0xf
  4164a0:	and	x2, x2, #0xfffffffffffffff8
  4164a4:	str	x2, [x0]
  4164a8:	b	4164dc <ferror@plt+0x13b6c>
  4164ac:	add	w3, w2, #0x8
  4164b0:	str	w3, [x0, #24]
  4164b4:	ldr	w3, [x0, #24]
  4164b8:	cmp	w3, #0x0
  4164bc:	b.le	4164d0 <ferror@plt+0x13b60>
  4164c0:	add	x2, x1, #0xf
  4164c4:	and	x2, x2, #0xfffffffffffffff8
  4164c8:	str	x2, [x0]
  4164cc:	b	4164dc <ferror@plt+0x13b6c>
  4164d0:	ldr	x1, [x0, #8]
  4164d4:	sxtw	x0, w2
  4164d8:	add	x1, x1, x0
  4164dc:	ldr	x0, [x1]
  4164e0:	mov	x2, x0
  4164e4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4164e8:	add	x1, x0, #0xe70
  4164ec:	mov	x0, x4
  4164f0:	bl	4023d0 <sprintf@plt>
  4164f4:	ldr	x0, [sp, #40]
  4164f8:	ldr	x0, [x0, #8]
  4164fc:	add	x0, x0, #0xcc
  416500:	mov	x1, x0
  416504:	ldr	x0, [sp, #40]
  416508:	bl	417e58 <ferror@plt+0x154e8>
  41650c:	b	4172ac <ferror@plt+0x1493c>
  416510:	ldr	w0, [sp, #868]
  416514:	cmp	w0, #0x2
  416518:	b.eq	416674 <ferror@plt+0x13d04>  // b.none
  41651c:	ldr	w0, [sp, #868]
  416520:	cmp	w0, #0x2
  416524:	b.gt	41670c <ferror@plt+0x13d9c>
  416528:	ldr	w0, [sp, #868]
  41652c:	cmp	w0, #0x0
  416530:	b.eq	416544 <ferror@plt+0x13bd4>  // b.none
  416534:	ldr	w0, [sp, #868]
  416538:	cmp	w0, #0x1
  41653c:	b.eq	4165dc <ferror@plt+0x13c6c>  // b.none
  416540:	b	41670c <ferror@plt+0x13d9c>
  416544:	ldr	x0, [sp, #40]
  416548:	ldr	x0, [x0, #8]
  41654c:	add	x4, x0, #0xcc
  416550:	ldr	x0, [sp, #32]
  416554:	ldr	x0, [x0, #8]
  416558:	ldr	w2, [x0, #24]
  41655c:	ldr	x1, [x0]
  416560:	cmp	w2, #0x0
  416564:	b.lt	416578 <ferror@plt+0x13c08>  // b.tstop
  416568:	add	x2, x1, #0xb
  41656c:	and	x2, x2, #0xfffffffffffffff8
  416570:	str	x2, [x0]
  416574:	b	4165a8 <ferror@plt+0x13c38>
  416578:	add	w3, w2, #0x8
  41657c:	str	w3, [x0, #24]
  416580:	ldr	w3, [x0, #24]
  416584:	cmp	w3, #0x0
  416588:	b.le	41659c <ferror@plt+0x13c2c>
  41658c:	add	x2, x1, #0xb
  416590:	and	x2, x2, #0xfffffffffffffff8
  416594:	str	x2, [x0]
  416598:	b	4165a8 <ferror@plt+0x13c38>
  41659c:	ldr	x1, [x0, #8]
  4165a0:	sxtw	x0, w2
  4165a4:	add	x1, x1, x0
  4165a8:	ldr	w0, [x1]
  4165ac:	mov	w2, w0
  4165b0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4165b4:	add	x1, x0, #0xe78
  4165b8:	mov	x0, x4
  4165bc:	bl	4023d0 <sprintf@plt>
  4165c0:	ldr	x0, [sp, #40]
  4165c4:	ldr	x0, [x0, #8]
  4165c8:	add	x0, x0, #0xcc
  4165cc:	mov	x1, x0
  4165d0:	ldr	x0, [sp, #40]
  4165d4:	bl	417e58 <ferror@plt+0x154e8>
  4165d8:	b	416710 <ferror@plt+0x13da0>
  4165dc:	ldr	x0, [sp, #40]
  4165e0:	ldr	x0, [x0, #8]
  4165e4:	add	x4, x0, #0xcc
  4165e8:	ldr	x0, [sp, #32]
  4165ec:	ldr	x0, [x0, #8]
  4165f0:	ldr	w2, [x0, #24]
  4165f4:	ldr	x1, [x0]
  4165f8:	cmp	w2, #0x0
  4165fc:	b.lt	416610 <ferror@plt+0x13ca0>  // b.tstop
  416600:	add	x2, x1, #0xf
  416604:	and	x2, x2, #0xfffffffffffffff8
  416608:	str	x2, [x0]
  41660c:	b	416640 <ferror@plt+0x13cd0>
  416610:	add	w3, w2, #0x8
  416614:	str	w3, [x0, #24]
  416618:	ldr	w3, [x0, #24]
  41661c:	cmp	w3, #0x0
  416620:	b.le	416634 <ferror@plt+0x13cc4>
  416624:	add	x2, x1, #0xf
  416628:	and	x2, x2, #0xfffffffffffffff8
  41662c:	str	x2, [x0]
  416630:	b	416640 <ferror@plt+0x13cd0>
  416634:	ldr	x1, [x0, #8]
  416638:	sxtw	x0, w2
  41663c:	add	x1, x1, x0
  416640:	ldr	x0, [x1]
  416644:	mov	x2, x0
  416648:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41664c:	add	x1, x0, #0xe70
  416650:	mov	x0, x4
  416654:	bl	4023d0 <sprintf@plt>
  416658:	ldr	x0, [sp, #40]
  41665c:	ldr	x0, [x0, #8]
  416660:	add	x0, x0, #0xcc
  416664:	mov	x1, x0
  416668:	ldr	x0, [sp, #40]
  41666c:	bl	417e58 <ferror@plt+0x154e8>
  416670:	b	416710 <ferror@plt+0x13da0>
  416674:	ldr	x0, [sp, #40]
  416678:	ldr	x0, [x0, #8]
  41667c:	add	x4, x0, #0xcc
  416680:	ldr	x0, [sp, #32]
  416684:	ldr	x0, [x0, #8]
  416688:	ldr	w2, [x0, #24]
  41668c:	ldr	x1, [x0]
  416690:	cmp	w2, #0x0
  416694:	b.lt	4166a8 <ferror@plt+0x13d38>  // b.tstop
  416698:	add	x2, x1, #0xf
  41669c:	and	x2, x2, #0xfffffffffffffff8
  4166a0:	str	x2, [x0]
  4166a4:	b	4166d8 <ferror@plt+0x13d68>
  4166a8:	add	w3, w2, #0x8
  4166ac:	str	w3, [x0, #24]
  4166b0:	ldr	w3, [x0, #24]
  4166b4:	cmp	w3, #0x0
  4166b8:	b.le	4166cc <ferror@plt+0x13d5c>
  4166bc:	add	x2, x1, #0xf
  4166c0:	and	x2, x2, #0xfffffffffffffff8
  4166c4:	str	x2, [x0]
  4166c8:	b	4166d8 <ferror@plt+0x13d68>
  4166cc:	ldr	x1, [x0, #8]
  4166d0:	sxtw	x0, w2
  4166d4:	add	x1, x1, x0
  4166d8:	ldr	x0, [x1]
  4166dc:	mov	x2, x0
  4166e0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4166e4:	add	x1, x0, #0xe80
  4166e8:	mov	x0, x4
  4166ec:	bl	4023d0 <sprintf@plt>
  4166f0:	ldr	x0, [sp, #40]
  4166f4:	ldr	x0, [x0, #8]
  4166f8:	add	x0, x0, #0xcc
  4166fc:	mov	x1, x0
  416700:	ldr	x0, [sp, #40]
  416704:	bl	417e58 <ferror@plt+0x154e8>
  416708:	b	416710 <ferror@plt+0x13da0>
  41670c:	nop
  416710:	b	4172ac <ferror@plt+0x1493c>
  416714:	ldrb	w0, [sp, #63]
  416718:	cmp	w0, #0x0
  41671c:	b.eq	416790 <ferror@plt+0x13e20>  // b.none
  416720:	ldr	x0, [sp, #32]
  416724:	ldr	x0, [x0, #8]
  416728:	ldr	w2, [x0, #24]
  41672c:	ldr	x1, [x0]
  416730:	cmp	w2, #0x0
  416734:	b.lt	416748 <ferror@plt+0x13dd8>  // b.tstop
  416738:	add	x2, x1, #0xf
  41673c:	and	x2, x2, #0xfffffffffffffff8
  416740:	str	x2, [x0]
  416744:	b	416778 <ferror@plt+0x13e08>
  416748:	add	w3, w2, #0x8
  41674c:	str	w3, [x0, #24]
  416750:	ldr	w3, [x0, #24]
  416754:	cmp	w3, #0x0
  416758:	b.le	41676c <ferror@plt+0x13dfc>
  41675c:	add	x2, x1, #0xf
  416760:	and	x2, x2, #0xfffffffffffffff8
  416764:	str	x2, [x0]
  416768:	b	416778 <ferror@plt+0x13e08>
  41676c:	ldr	x1, [x0, #8]
  416770:	sxtw	x0, w2
  416774:	add	x1, x1, x0
  416778:	ldr	x0, [x1]
  41677c:	mov	x2, #0xffffffffffffffff    	// #-1
  416780:	mov	x1, x0
  416784:	ldr	x0, [sp, #40]
  416788:	bl	417e98 <ferror@plt+0x15528>
  41678c:	b	4172ac <ferror@plt+0x1493c>
  416790:	ldr	x0, [sp, #32]
  416794:	ldr	x0, [x0, #8]
  416798:	ldr	w2, [x0, #24]
  41679c:	ldr	x1, [x0]
  4167a0:	cmp	w2, #0x0
  4167a4:	b.lt	4167b8 <ferror@plt+0x13e48>  // b.tstop
  4167a8:	add	x2, x1, #0xf
  4167ac:	and	x2, x2, #0xfffffffffffffff8
  4167b0:	str	x2, [x0]
  4167b4:	b	4167e8 <ferror@plt+0x13e78>
  4167b8:	add	w3, w2, #0x8
  4167bc:	str	w3, [x0, #24]
  4167c0:	ldr	w3, [x0, #24]
  4167c4:	cmp	w3, #0x0
  4167c8:	b.le	4167dc <ferror@plt+0x13e6c>
  4167cc:	add	x2, x1, #0xf
  4167d0:	and	x2, x2, #0xfffffffffffffff8
  4167d4:	str	x2, [x0]
  4167d8:	b	4167e8 <ferror@plt+0x13e78>
  4167dc:	ldr	x1, [x0, #8]
  4167e0:	sxtw	x0, w2
  4167e4:	add	x1, x1, x0
  4167e8:	ldr	x0, [x1]
  4167ec:	mov	x1, x0
  4167f0:	ldr	x0, [sp, #40]
  4167f4:	bl	417e58 <ferror@plt+0x154e8>
  4167f8:	b	4172ac <ferror@plt+0x1493c>
  4167fc:	ldr	x0, [sp, #40]
  416800:	ldr	x0, [x0, #8]
  416804:	add	x4, x0, #0xcc
  416808:	ldr	x0, [sp, #32]
  41680c:	ldr	x0, [x0, #8]
  416810:	ldr	w2, [x0, #24]
  416814:	ldr	x1, [x0]
  416818:	cmp	w2, #0x0
  41681c:	b.lt	416830 <ferror@plt+0x13ec0>  // b.tstop
  416820:	add	x2, x1, #0xf
  416824:	and	x2, x2, #0xfffffffffffffff8
  416828:	str	x2, [x0]
  41682c:	b	416860 <ferror@plt+0x13ef0>
  416830:	add	w3, w2, #0x8
  416834:	str	w3, [x0, #24]
  416838:	ldr	w3, [x0, #24]
  41683c:	cmp	w3, #0x0
  416840:	b.le	416854 <ferror@plt+0x13ee4>
  416844:	add	x2, x1, #0xf
  416848:	and	x2, x2, #0xfffffffffffffff8
  41684c:	str	x2, [x0]
  416850:	b	416860 <ferror@plt+0x13ef0>
  416854:	ldr	x1, [x0, #8]
  416858:	sxtw	x0, w2
  41685c:	add	x1, x1, x0
  416860:	ldr	x0, [x1]
  416864:	mov	x2, x0
  416868:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41686c:	add	x1, x0, #0xe88
  416870:	mov	x0, x4
  416874:	bl	4023d0 <sprintf@plt>
  416878:	ldr	x0, [sp, #40]
  41687c:	ldr	x0, [x0, #8]
  416880:	add	x0, x0, #0xcc
  416884:	mov	x1, x0
  416888:	ldr	x0, [sp, #40]
  41688c:	bl	417e58 <ferror@plt+0x154e8>
  416890:	b	4172ac <ferror@plt+0x1493c>
  416894:	ldrb	w0, [sp, #867]
  416898:	cmp	w0, #0x0
  41689c:	b.eq	416938 <ferror@plt+0x13fc8>  // b.none
  4168a0:	ldr	x0, [sp, #40]
  4168a4:	ldr	x0, [x0, #8]
  4168a8:	add	x4, x0, #0xcc
  4168ac:	ldr	x0, [sp, #32]
  4168b0:	ldr	x0, [x0, #8]
  4168b4:	ldr	w2, [x0, #24]
  4168b8:	ldr	x1, [x0]
  4168bc:	cmp	w2, #0x0
  4168c0:	b.lt	4168d4 <ferror@plt+0x13f64>  // b.tstop
  4168c4:	add	x2, x1, #0xf
  4168c8:	and	x2, x2, #0xfffffffffffffff8
  4168cc:	str	x2, [x0]
  4168d0:	b	416904 <ferror@plt+0x13f94>
  4168d4:	add	w3, w2, #0x8
  4168d8:	str	w3, [x0, #24]
  4168dc:	ldr	w3, [x0, #24]
  4168e0:	cmp	w3, #0x0
  4168e4:	b.le	4168f8 <ferror@plt+0x13f88>
  4168e8:	add	x2, x1, #0xf
  4168ec:	and	x2, x2, #0xfffffffffffffff8
  4168f0:	str	x2, [x0]
  4168f4:	b	416904 <ferror@plt+0x13f94>
  4168f8:	ldr	x1, [x0, #8]
  4168fc:	sxtw	x0, w2
  416900:	add	x1, x1, x0
  416904:	ldr	x0, [x1]
  416908:	mov	x2, x0
  41690c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416910:	add	x1, x0, #0xe90
  416914:	mov	x0, x4
  416918:	bl	4023d0 <sprintf@plt>
  41691c:	ldr	x0, [sp, #40]
  416920:	ldr	x0, [x0, #8]
  416924:	add	x0, x0, #0xcc
  416928:	mov	x1, x0
  41692c:	ldr	x0, [sp, #40]
  416930:	bl	417e58 <ferror@plt+0x154e8>
  416934:	b	4172ac <ferror@plt+0x1493c>
  416938:	ldr	w0, [sp, #868]
  41693c:	cmp	w0, #0x2
  416940:	b.eq	416a9c <ferror@plt+0x1412c>  // b.none
  416944:	ldr	w0, [sp, #868]
  416948:	cmp	w0, #0x2
  41694c:	b.gt	416b34 <ferror@plt+0x141c4>
  416950:	ldr	w0, [sp, #868]
  416954:	cmp	w0, #0x0
  416958:	b.eq	41696c <ferror@plt+0x13ffc>  // b.none
  41695c:	ldr	w0, [sp, #868]
  416960:	cmp	w0, #0x1
  416964:	b.eq	416a04 <ferror@plt+0x14094>  // b.none
  416968:	b	416b34 <ferror@plt+0x141c4>
  41696c:	ldr	x0, [sp, #40]
  416970:	ldr	x0, [x0, #8]
  416974:	add	x4, x0, #0xcc
  416978:	ldr	x0, [sp, #32]
  41697c:	ldr	x0, [x0, #8]
  416980:	ldr	w2, [x0, #24]
  416984:	ldr	x1, [x0]
  416988:	cmp	w2, #0x0
  41698c:	b.lt	4169a0 <ferror@plt+0x14030>  // b.tstop
  416990:	add	x2, x1, #0xb
  416994:	and	x2, x2, #0xfffffffffffffff8
  416998:	str	x2, [x0]
  41699c:	b	4169d0 <ferror@plt+0x14060>
  4169a0:	add	w3, w2, #0x8
  4169a4:	str	w3, [x0, #24]
  4169a8:	ldr	w3, [x0, #24]
  4169ac:	cmp	w3, #0x0
  4169b0:	b.le	4169c4 <ferror@plt+0x14054>
  4169b4:	add	x2, x1, #0xb
  4169b8:	and	x2, x2, #0xfffffffffffffff8
  4169bc:	str	x2, [x0]
  4169c0:	b	4169d0 <ferror@plt+0x14060>
  4169c4:	ldr	x1, [x0, #8]
  4169c8:	sxtw	x0, w2
  4169cc:	add	x1, x1, x0
  4169d0:	ldr	w0, [x1]
  4169d4:	mov	w2, w0
  4169d8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4169dc:	add	x1, x0, #0xe98
  4169e0:	mov	x0, x4
  4169e4:	bl	4023d0 <sprintf@plt>
  4169e8:	ldr	x0, [sp, #40]
  4169ec:	ldr	x0, [x0, #8]
  4169f0:	add	x0, x0, #0xcc
  4169f4:	mov	x1, x0
  4169f8:	ldr	x0, [sp, #40]
  4169fc:	bl	417e58 <ferror@plt+0x154e8>
  416a00:	b	416b38 <ferror@plt+0x141c8>
  416a04:	ldr	x0, [sp, #40]
  416a08:	ldr	x0, [x0, #8]
  416a0c:	add	x4, x0, #0xcc
  416a10:	ldr	x0, [sp, #32]
  416a14:	ldr	x0, [x0, #8]
  416a18:	ldr	w2, [x0, #24]
  416a1c:	ldr	x1, [x0]
  416a20:	cmp	w2, #0x0
  416a24:	b.lt	416a38 <ferror@plt+0x140c8>  // b.tstop
  416a28:	add	x2, x1, #0xf
  416a2c:	and	x2, x2, #0xfffffffffffffff8
  416a30:	str	x2, [x0]
  416a34:	b	416a68 <ferror@plt+0x140f8>
  416a38:	add	w3, w2, #0x8
  416a3c:	str	w3, [x0, #24]
  416a40:	ldr	w3, [x0, #24]
  416a44:	cmp	w3, #0x0
  416a48:	b.le	416a5c <ferror@plt+0x140ec>
  416a4c:	add	x2, x1, #0xf
  416a50:	and	x2, x2, #0xfffffffffffffff8
  416a54:	str	x2, [x0]
  416a58:	b	416a68 <ferror@plt+0x140f8>
  416a5c:	ldr	x1, [x0, #8]
  416a60:	sxtw	x0, w2
  416a64:	add	x1, x1, x0
  416a68:	ldr	x0, [x1]
  416a6c:	mov	x2, x0
  416a70:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416a74:	add	x1, x0, #0xe90
  416a78:	mov	x0, x4
  416a7c:	bl	4023d0 <sprintf@plt>
  416a80:	ldr	x0, [sp, #40]
  416a84:	ldr	x0, [x0, #8]
  416a88:	add	x0, x0, #0xcc
  416a8c:	mov	x1, x0
  416a90:	ldr	x0, [sp, #40]
  416a94:	bl	417e58 <ferror@plt+0x154e8>
  416a98:	b	416b38 <ferror@plt+0x141c8>
  416a9c:	ldr	x0, [sp, #40]
  416aa0:	ldr	x0, [x0, #8]
  416aa4:	add	x4, x0, #0xcc
  416aa8:	ldr	x0, [sp, #32]
  416aac:	ldr	x0, [x0, #8]
  416ab0:	ldr	w2, [x0, #24]
  416ab4:	ldr	x1, [x0]
  416ab8:	cmp	w2, #0x0
  416abc:	b.lt	416ad0 <ferror@plt+0x14160>  // b.tstop
  416ac0:	add	x2, x1, #0xf
  416ac4:	and	x2, x2, #0xfffffffffffffff8
  416ac8:	str	x2, [x0]
  416acc:	b	416b00 <ferror@plt+0x14190>
  416ad0:	add	w3, w2, #0x8
  416ad4:	str	w3, [x0, #24]
  416ad8:	ldr	w3, [x0, #24]
  416adc:	cmp	w3, #0x0
  416ae0:	b.le	416af4 <ferror@plt+0x14184>
  416ae4:	add	x2, x1, #0xf
  416ae8:	and	x2, x2, #0xfffffffffffffff8
  416aec:	str	x2, [x0]
  416af0:	b	416b00 <ferror@plt+0x14190>
  416af4:	ldr	x1, [x0, #8]
  416af8:	sxtw	x0, w2
  416afc:	add	x1, x1, x0
  416b00:	ldr	x0, [x1]
  416b04:	mov	x2, x0
  416b08:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416b0c:	add	x1, x0, #0xea0
  416b10:	mov	x0, x4
  416b14:	bl	4023d0 <sprintf@plt>
  416b18:	ldr	x0, [sp, #40]
  416b1c:	ldr	x0, [x0, #8]
  416b20:	add	x0, x0, #0xcc
  416b24:	mov	x1, x0
  416b28:	ldr	x0, [sp, #40]
  416b2c:	bl	417e58 <ferror@plt+0x154e8>
  416b30:	b	416b38 <ferror@plt+0x141c8>
  416b34:	nop
  416b38:	b	4172ac <ferror@plt+0x1493c>
  416b3c:	ldr	x0, [sp, #40]
  416b40:	ldr	x0, [x0, #8]
  416b44:	add	x4, x0, #0xcc
  416b48:	ldr	x0, [sp, #32]
  416b4c:	ldr	x0, [x0, #8]
  416b50:	ldr	w2, [x0, #28]
  416b54:	ldr	x1, [x0]
  416b58:	cmp	w2, #0x0
  416b5c:	b.lt	416b70 <ferror@plt+0x14200>  // b.tstop
  416b60:	add	x2, x1, #0xf
  416b64:	and	x2, x2, #0xfffffffffffffff8
  416b68:	str	x2, [x0]
  416b6c:	b	416ba0 <ferror@plt+0x14230>
  416b70:	add	w3, w2, #0x10
  416b74:	str	w3, [x0, #28]
  416b78:	ldr	w3, [x0, #28]
  416b7c:	cmp	w3, #0x0
  416b80:	b.le	416b94 <ferror@plt+0x14224>
  416b84:	add	x2, x1, #0xf
  416b88:	and	x2, x2, #0xfffffffffffffff8
  416b8c:	str	x2, [x0]
  416b90:	b	416ba0 <ferror@plt+0x14230>
  416b94:	ldr	x1, [x0, #16]
  416b98:	sxtw	x0, w2
  416b9c:	add	x1, x1, x0
  416ba0:	ldr	d0, [x1]
  416ba4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416ba8:	add	x1, x0, #0xea8
  416bac:	mov	x0, x4
  416bb0:	bl	4023d0 <sprintf@plt>
  416bb4:	ldr	x0, [sp, #40]
  416bb8:	ldr	x0, [x0, #8]
  416bbc:	add	x0, x0, #0xcc
  416bc0:	mov	x1, x0
  416bc4:	ldr	x0, [sp, #40]
  416bc8:	bl	417e58 <ferror@plt+0x154e8>
  416bcc:	b	4172ac <ferror@plt+0x1493c>
  416bd0:	ldr	x0, [sp, #32]
  416bd4:	ldr	x0, [x0, #8]
  416bd8:	ldr	w2, [x0, #24]
  416bdc:	ldr	x1, [x0]
  416be0:	cmp	w2, #0x0
  416be4:	b.lt	416bf8 <ferror@plt+0x14288>  // b.tstop
  416be8:	add	x2, x1, #0xf
  416bec:	and	x2, x2, #0xfffffffffffffff8
  416bf0:	str	x2, [x0]
  416bf4:	b	416c28 <ferror@plt+0x142b8>
  416bf8:	add	w3, w2, #0x8
  416bfc:	str	w3, [x0, #24]
  416c00:	ldr	w3, [x0, #24]
  416c04:	cmp	w3, #0x0
  416c08:	b.le	416c1c <ferror@plt+0x142ac>
  416c0c:	add	x2, x1, #0xf
  416c10:	and	x2, x2, #0xfffffffffffffff8
  416c14:	str	x2, [x0]
  416c18:	b	416c28 <ferror@plt+0x142b8>
  416c1c:	ldr	x1, [x0, #8]
  416c20:	sxtw	x0, w2
  416c24:	add	x1, x1, x0
  416c28:	ldr	x0, [x1]
  416c2c:	str	x0, [sp, #392]
  416c30:	ldr	x0, [sp, #32]
  416c34:	ldr	x0, [x0, #8]
  416c38:	ldr	w2, [x0, #24]
  416c3c:	ldr	x1, [x0]
  416c40:	cmp	w2, #0x0
  416c44:	b.lt	416c58 <ferror@plt+0x142e8>  // b.tstop
  416c48:	add	x2, x1, #0xb
  416c4c:	and	x2, x2, #0xfffffffffffffff8
  416c50:	str	x2, [x0]
  416c54:	b	416c88 <ferror@plt+0x14318>
  416c58:	add	w3, w2, #0x8
  416c5c:	str	w3, [x0, #24]
  416c60:	ldr	w3, [x0, #24]
  416c64:	cmp	w3, #0x0
  416c68:	b.le	416c7c <ferror@plt+0x1430c>
  416c6c:	add	x2, x1, #0xb
  416c70:	and	x2, x2, #0xfffffffffffffff8
  416c74:	str	x2, [x0]
  416c78:	b	416c88 <ferror@plt+0x14318>
  416c7c:	ldr	x1, [x0, #8]
  416c80:	sxtw	x0, w2
  416c84:	add	x1, x1, x0
  416c88:	ldr	w0, [x1]
  416c8c:	str	w0, [sp, #388]
  416c90:	str	wzr, [sp, #860]
  416c94:	ldr	w1, [sp, #860]
  416c98:	ldr	w0, [sp, #388]
  416c9c:	cmp	w1, w0
  416ca0:	b.cs	4172a8 <ferror@plt+0x14938>  // b.hs, b.nlast
  416ca4:	ldr	x0, [sp, #40]
  416ca8:	ldr	x0, [x0, #8]
  416cac:	add	x3, x0, #0xcc
  416cb0:	ldr	w0, [sp, #860]
  416cb4:	lsl	x0, x0, #2
  416cb8:	ldr	x1, [sp, #392]
  416cbc:	add	x0, x1, x0
  416cc0:	ldr	w0, [x0]
  416cc4:	mov	w2, w0
  416cc8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416ccc:	add	x1, x0, #0xeb0
  416cd0:	mov	x0, x3
  416cd4:	bl	4023d0 <sprintf@plt>
  416cd8:	ldr	x0, [sp, #40]
  416cdc:	ldr	x0, [x0, #8]
  416ce0:	add	x0, x0, #0xcc
  416ce4:	mov	x1, x0
  416ce8:	ldr	x0, [sp, #40]
  416cec:	bl	417e58 <ferror@plt+0x154e8>
  416cf0:	ldr	w0, [sp, #388]
  416cf4:	sub	w0, w0, #0x1
  416cf8:	ldr	w1, [sp, #860]
  416cfc:	cmp	w1, w0
  416d00:	b.cs	416d1c <ferror@plt+0x143ac>  // b.hs, b.nlast
  416d04:	mov	w1, #0x2c                  	// #44
  416d08:	ldr	x0, [sp, #40]
  416d0c:	bl	417d58 <ferror@plt+0x153e8>
  416d10:	mov	w1, #0x20                  	// #32
  416d14:	ldr	x0, [sp, #40]
  416d18:	bl	417d58 <ferror@plt+0x153e8>
  416d1c:	ldr	w0, [sp, #860]
  416d20:	add	w0, w0, #0x1
  416d24:	str	w0, [sp, #860]
  416d28:	b	416c94 <ferror@plt+0x14324>
  416d2c:	ldrb	w0, [sp, #867]
  416d30:	cmp	w0, #0x0
  416d34:	b.eq	416dd0 <ferror@plt+0x14460>  // b.none
  416d38:	ldr	x0, [sp, #40]
  416d3c:	ldr	x0, [x0, #8]
  416d40:	add	x4, x0, #0xcc
  416d44:	ldr	x0, [sp, #32]
  416d48:	ldr	x0, [x0, #8]
  416d4c:	ldr	w2, [x0, #24]
  416d50:	ldr	x1, [x0]
  416d54:	cmp	w2, #0x0
  416d58:	b.lt	416d6c <ferror@plt+0x143fc>  // b.tstop
  416d5c:	add	x2, x1, #0xf
  416d60:	and	x2, x2, #0xfffffffffffffff8
  416d64:	str	x2, [x0]
  416d68:	b	416d9c <ferror@plt+0x1442c>
  416d6c:	add	w3, w2, #0x8
  416d70:	str	w3, [x0, #24]
  416d74:	ldr	w3, [x0, #24]
  416d78:	cmp	w3, #0x0
  416d7c:	b.le	416d90 <ferror@plt+0x14420>
  416d80:	add	x2, x1, #0xf
  416d84:	and	x2, x2, #0xfffffffffffffff8
  416d88:	str	x2, [x0]
  416d8c:	b	416d9c <ferror@plt+0x1442c>
  416d90:	ldr	x1, [x0, #8]
  416d94:	sxtw	x0, w2
  416d98:	add	x1, x1, x0
  416d9c:	ldr	x0, [x1]
  416da0:	mov	x2, x0
  416da4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416da8:	add	x1, x0, #0xeb8
  416dac:	mov	x0, x4
  416db0:	bl	4023d0 <sprintf@plt>
  416db4:	ldr	x0, [sp, #40]
  416db8:	ldr	x0, [x0, #8]
  416dbc:	add	x0, x0, #0xcc
  416dc0:	mov	x1, x0
  416dc4:	ldr	x0, [sp, #40]
  416dc8:	bl	417e58 <ferror@plt+0x154e8>
  416dcc:	b	4172ac <ferror@plt+0x1493c>
  416dd0:	ldr	w0, [sp, #868]
  416dd4:	cmp	w0, #0x2
  416dd8:	b.eq	416f34 <ferror@plt+0x145c4>  // b.none
  416ddc:	ldr	w0, [sp, #868]
  416de0:	cmp	w0, #0x2
  416de4:	b.gt	416fcc <ferror@plt+0x1465c>
  416de8:	ldr	w0, [sp, #868]
  416dec:	cmp	w0, #0x0
  416df0:	b.eq	416e04 <ferror@plt+0x14494>  // b.none
  416df4:	ldr	w0, [sp, #868]
  416df8:	cmp	w0, #0x1
  416dfc:	b.eq	416e9c <ferror@plt+0x1452c>  // b.none
  416e00:	b	416fcc <ferror@plt+0x1465c>
  416e04:	ldr	x0, [sp, #40]
  416e08:	ldr	x0, [x0, #8]
  416e0c:	add	x4, x0, #0xcc
  416e10:	ldr	x0, [sp, #32]
  416e14:	ldr	x0, [x0, #8]
  416e18:	ldr	w2, [x0, #24]
  416e1c:	ldr	x1, [x0]
  416e20:	cmp	w2, #0x0
  416e24:	b.lt	416e38 <ferror@plt+0x144c8>  // b.tstop
  416e28:	add	x2, x1, #0xb
  416e2c:	and	x2, x2, #0xfffffffffffffff8
  416e30:	str	x2, [x0]
  416e34:	b	416e68 <ferror@plt+0x144f8>
  416e38:	add	w3, w2, #0x8
  416e3c:	str	w3, [x0, #24]
  416e40:	ldr	w3, [x0, #24]
  416e44:	cmp	w3, #0x0
  416e48:	b.le	416e5c <ferror@plt+0x144ec>
  416e4c:	add	x2, x1, #0xb
  416e50:	and	x2, x2, #0xfffffffffffffff8
  416e54:	str	x2, [x0]
  416e58:	b	416e68 <ferror@plt+0x144f8>
  416e5c:	ldr	x1, [x0, #8]
  416e60:	sxtw	x0, w2
  416e64:	add	x1, x1, x0
  416e68:	ldr	w0, [x1]
  416e6c:	mov	w2, w0
  416e70:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416e74:	add	x1, x0, #0xec0
  416e78:	mov	x0, x4
  416e7c:	bl	4023d0 <sprintf@plt>
  416e80:	ldr	x0, [sp, #40]
  416e84:	ldr	x0, [x0, #8]
  416e88:	add	x0, x0, #0xcc
  416e8c:	mov	x1, x0
  416e90:	ldr	x0, [sp, #40]
  416e94:	bl	417e58 <ferror@plt+0x154e8>
  416e98:	b	416fd0 <ferror@plt+0x14660>
  416e9c:	ldr	x0, [sp, #40]
  416ea0:	ldr	x0, [x0, #8]
  416ea4:	add	x4, x0, #0xcc
  416ea8:	ldr	x0, [sp, #32]
  416eac:	ldr	x0, [x0, #8]
  416eb0:	ldr	w2, [x0, #24]
  416eb4:	ldr	x1, [x0]
  416eb8:	cmp	w2, #0x0
  416ebc:	b.lt	416ed0 <ferror@plt+0x14560>  // b.tstop
  416ec0:	add	x2, x1, #0xf
  416ec4:	and	x2, x2, #0xfffffffffffffff8
  416ec8:	str	x2, [x0]
  416ecc:	b	416f00 <ferror@plt+0x14590>
  416ed0:	add	w3, w2, #0x8
  416ed4:	str	w3, [x0, #24]
  416ed8:	ldr	w3, [x0, #24]
  416edc:	cmp	w3, #0x0
  416ee0:	b.le	416ef4 <ferror@plt+0x14584>
  416ee4:	add	x2, x1, #0xf
  416ee8:	and	x2, x2, #0xfffffffffffffff8
  416eec:	str	x2, [x0]
  416ef0:	b	416f00 <ferror@plt+0x14590>
  416ef4:	ldr	x1, [x0, #8]
  416ef8:	sxtw	x0, w2
  416efc:	add	x1, x1, x0
  416f00:	ldr	x0, [x1]
  416f04:	mov	x2, x0
  416f08:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416f0c:	add	x1, x0, #0xec8
  416f10:	mov	x0, x4
  416f14:	bl	4023d0 <sprintf@plt>
  416f18:	ldr	x0, [sp, #40]
  416f1c:	ldr	x0, [x0, #8]
  416f20:	add	x0, x0, #0xcc
  416f24:	mov	x1, x0
  416f28:	ldr	x0, [sp, #40]
  416f2c:	bl	417e58 <ferror@plt+0x154e8>
  416f30:	b	416fd0 <ferror@plt+0x14660>
  416f34:	ldr	x0, [sp, #40]
  416f38:	ldr	x0, [x0, #8]
  416f3c:	add	x4, x0, #0xcc
  416f40:	ldr	x0, [sp, #32]
  416f44:	ldr	x0, [x0, #8]
  416f48:	ldr	w2, [x0, #24]
  416f4c:	ldr	x1, [x0]
  416f50:	cmp	w2, #0x0
  416f54:	b.lt	416f68 <ferror@plt+0x145f8>  // b.tstop
  416f58:	add	x2, x1, #0xf
  416f5c:	and	x2, x2, #0xfffffffffffffff8
  416f60:	str	x2, [x0]
  416f64:	b	416f98 <ferror@plt+0x14628>
  416f68:	add	w3, w2, #0x8
  416f6c:	str	w3, [x0, #24]
  416f70:	ldr	w3, [x0, #24]
  416f74:	cmp	w3, #0x0
  416f78:	b.le	416f8c <ferror@plt+0x1461c>
  416f7c:	add	x2, x1, #0xf
  416f80:	and	x2, x2, #0xfffffffffffffff8
  416f84:	str	x2, [x0]
  416f88:	b	416f98 <ferror@plt+0x14628>
  416f8c:	ldr	x1, [x0, #8]
  416f90:	sxtw	x0, w2
  416f94:	add	x1, x1, x0
  416f98:	ldr	x0, [x1]
  416f9c:	mov	x2, x0
  416fa0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  416fa4:	add	x1, x0, #0xed0
  416fa8:	mov	x0, x4
  416fac:	bl	4023d0 <sprintf@plt>
  416fb0:	ldr	x0, [sp, #40]
  416fb4:	ldr	x0, [x0, #8]
  416fb8:	add	x0, x0, #0xcc
  416fbc:	mov	x1, x0
  416fc0:	ldr	x0, [sp, #40]
  416fc4:	bl	417e58 <ferror@plt+0x154e8>
  416fc8:	b	416fd0 <ferror@plt+0x14660>
  416fcc:	nop
  416fd0:	b	4172ac <ferror@plt+0x1493c>
  416fd4:	ldr	x0, [sp, #888]
  416fd8:	add	x0, x0, #0x1
  416fdc:	str	x0, [sp, #888]
  416fe0:	ldr	x0, [sp, #888]
  416fe4:	ldrb	w0, [x0]
  416fe8:	mov	w1, w0
  416fec:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  416ff0:	add	x0, x0, #0x498
  416ff4:	sxtw	x1, w1
  416ff8:	ldrh	w0, [x0, x1, lsl #1]
  416ffc:	and	w0, w0, #0x4
  417000:	cmp	w0, #0x0
  417004:	b.eq	417050 <ferror@plt+0x146e0>  // b.none
  417008:	add	x0, sp, #0x30
  41700c:	mov	w2, #0xa                   	// #10
  417010:	mov	x1, x0
  417014:	ldr	x0, [sp, #888]
  417018:	bl	402320 <strtoul@plt>
  41701c:	str	w0, [sp, #856]
  417020:	ldr	x0, [sp, #48]
  417024:	str	x0, [sp, #888]
  417028:	ldr	x0, [sp, #888]
  41702c:	ldrb	w0, [x0]
  417030:	cmp	w0, #0x73
  417034:	b.eq	417160 <ferror@plt+0x147f0>  // b.none
  417038:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41703c:	add	x2, x0, #0xe40
  417040:	mov	w1, #0x54b                 	// #1355
  417044:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417048:	add	x0, x0, #0xe20
  41704c:	bl	4099a4 <ferror@plt+0x7034>
  417050:	ldr	x0, [sp, #888]
  417054:	ldrb	w0, [x0]
  417058:	cmp	w0, #0x2a
  41705c:	b.eq	417078 <ferror@plt+0x14708>  // b.none
  417060:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417064:	add	x2, x0, #0xe40
  417068:	mov	w1, #0x54f                 	// #1359
  41706c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417070:	add	x0, x0, #0xe20
  417074:	bl	4099a4 <ferror@plt+0x7034>
  417078:	ldr	x0, [sp, #888]
  41707c:	add	x0, x0, #0x1
  417080:	str	x0, [sp, #888]
  417084:	ldr	x0, [sp, #888]
  417088:	ldrb	w0, [x0]
  41708c:	cmp	w0, #0x73
  417090:	b.eq	4170ac <ferror@plt+0x1473c>  // b.none
  417094:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417098:	add	x2, x0, #0xe40
  41709c:	mov	w1, #0x551                 	// #1361
  4170a0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4170a4:	add	x0, x0, #0xe20
  4170a8:	bl	4099a4 <ferror@plt+0x7034>
  4170ac:	ldr	x0, [sp, #32]
  4170b0:	ldr	x0, [x0, #8]
  4170b4:	ldr	w2, [x0, #24]
  4170b8:	ldr	x1, [x0]
  4170bc:	cmp	w2, #0x0
  4170c0:	b.lt	4170d4 <ferror@plt+0x14764>  // b.tstop
  4170c4:	add	x2, x1, #0xb
  4170c8:	and	x2, x2, #0xfffffffffffffff8
  4170cc:	str	x2, [x0]
  4170d0:	b	417104 <ferror@plt+0x14794>
  4170d4:	add	w3, w2, #0x8
  4170d8:	str	w3, [x0, #24]
  4170dc:	ldr	w3, [x0, #24]
  4170e0:	cmp	w3, #0x0
  4170e4:	b.le	4170f8 <ferror@plt+0x14788>
  4170e8:	add	x2, x1, #0xb
  4170ec:	and	x2, x2, #0xfffffffffffffff8
  4170f0:	str	x2, [x0]
  4170f4:	b	417104 <ferror@plt+0x14794>
  4170f8:	ldr	x1, [x0, #8]
  4170fc:	sxtw	x0, w2
  417100:	add	x1, x1, x0
  417104:	ldr	w0, [x1]
  417108:	str	w0, [sp, #856]
  41710c:	ldr	w0, [sp, #876]
  417110:	lsl	x0, x0, #3
  417114:	add	x1, sp, #0x50
  417118:	ldr	x1, [x1, x0]
  41711c:	ldr	w0, [sp, #876]
  417120:	add	w0, w0, #0x1
  417124:	mov	w0, w0
  417128:	lsl	x0, x0, #3
  41712c:	add	x2, sp, #0x50
  417130:	ldr	x0, [x2, x0]
  417134:	cmp	x1, x0
  417138:	b.eq	417154 <ferror@plt+0x147e4>  // b.none
  41713c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417140:	add	x2, x0, #0xe40
  417144:	mov	w1, #0x555                 	// #1365
  417148:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41714c:	add	x0, x0, #0xe20
  417150:	bl	4099a4 <ferror@plt+0x7034>
  417154:	ldr	w0, [sp, #876]
  417158:	add	w0, w0, #0x1
  41715c:	str	w0, [sp, #876]
  417160:	ldr	x0, [sp, #32]
  417164:	ldr	x0, [x0, #8]
  417168:	ldr	w2, [x0, #24]
  41716c:	ldr	x1, [x0]
  417170:	cmp	w2, #0x0
  417174:	b.lt	417188 <ferror@plt+0x14818>  // b.tstop
  417178:	add	x2, x1, #0xf
  41717c:	and	x2, x2, #0xfffffffffffffff8
  417180:	str	x2, [x0]
  417184:	b	4171b8 <ferror@plt+0x14848>
  417188:	add	w3, w2, #0x8
  41718c:	str	w3, [x0, #24]
  417190:	ldr	w3, [x0, #24]
  417194:	cmp	w3, #0x0
  417198:	b.le	4171ac <ferror@plt+0x1483c>
  41719c:	add	x2, x1, #0xf
  4171a0:	and	x2, x2, #0xfffffffffffffff8
  4171a4:	str	x2, [x0]
  4171a8:	b	4171b8 <ferror@plt+0x14848>
  4171ac:	ldr	x1, [x0, #8]
  4171b0:	sxtw	x0, w2
  4171b4:	add	x1, x1, x0
  4171b8:	ldr	x0, [x1]
  4171bc:	str	x0, [sp, #376]
  4171c0:	ldr	w0, [sp, #856]
  4171c4:	cmp	w0, #0x0
  4171c8:	b.ge	4171d8 <ferror@plt+0x14868>  // b.tcont
  4171cc:	ldr	x0, [sp, #376]
  4171d0:	bl	402330 <strlen@plt>
  4171d4:	b	4171e8 <ferror@plt+0x14878>
  4171d8:	ldrsw	x0, [sp, #856]
  4171dc:	mov	x1, x0
  4171e0:	ldr	x0, [sp, #376]
  4171e4:	bl	402380 <strnlen@plt>
  4171e8:	str	x0, [sp, #368]
  4171ec:	ldr	x1, [sp, #376]
  4171f0:	ldr	x0, [sp, #368]
  4171f4:	add	x0, x1, x0
  4171f8:	mov	x2, x0
  4171fc:	ldr	x1, [sp, #376]
  417200:	ldr	x0, [sp, #40]
  417204:	bl	417a6c <ferror@plt+0x150fc>
  417208:	b	4172ac <ferror@plt+0x1493c>
  41720c:	ldr	x0, [sp, #40]
  417210:	ldr	x0, [x0, #48]
  417214:	cmp	x0, #0x0
  417218:	b.ne	417234 <ferror@plt+0x148c4>  // b.any
  41721c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417220:	add	x2, x0, #0xe40
  417224:	mov	w1, #0x56d                 	// #1389
  417228:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  41722c:	add	x0, x0, #0xe20
  417230:	bl	4099a4 <ferror@plt+0x7034>
  417234:	ldr	x0, [sp, #40]
  417238:	ldr	x8, [x0, #48]
  41723c:	ldr	w0, [sp, #876]
  417240:	lsl	x0, x0, #3
  417244:	add	x1, sp, #0x50
  417248:	ldr	x0, [x1, x0]
  41724c:	add	x1, sp, #0x3f
  417250:	str	x0, [sp]
  417254:	mov	x7, x1
  417258:	ldrb	w6, [sp, #865]
  41725c:	ldrb	w5, [sp, #866]
  417260:	ldrb	w4, [sp, #867]
  417264:	ldr	w3, [sp, #868]
  417268:	ldr	x2, [sp, #888]
  41726c:	ldr	x1, [sp, #32]
  417270:	ldr	x0, [sp, #40]
  417274:	blr	x8
  417278:	strb	w0, [sp, #367]
  41727c:	ldrb	w0, [sp, #367]
  417280:	eor	w0, w0, #0x1
  417284:	and	w0, w0, #0xff
  417288:	cmp	w0, #0x0
  41728c:	b.eq	4172ac <ferror@plt+0x1493c>  // b.none
  417290:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417294:	add	x2, x0, #0xe40
  417298:	mov	w1, #0x571                 	// #1393
  41729c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4172a0:	add	x0, x0, #0xe20
  4172a4:	bl	4099a4 <ferror@plt+0x7034>
  4172a8:	nop
  4172ac:	ldrb	w0, [sp, #63]
  4172b0:	cmp	w0, #0x0
  4172b4:	b.eq	4172cc <ferror@plt+0x1495c>  // b.none
  4172b8:	ldr	x0, [sp, #40]
  4172bc:	ldrb	w0, [x0, #67]
  4172c0:	mov	w1, w0
  4172c4:	ldr	x0, [sp, #40]
  4172c8:	bl	418100 <ferror@plt+0x15790>
  4172cc:	ldr	x0, [sp, #848]
  4172d0:	add	x0, x0, #0x58
  4172d4:	str	x0, [sp, #352]
  4172d8:	ldr	x0, [sp, #352]
  4172dc:	str	x0, [sp, #344]
  4172e0:	ldr	x0, [sp, #344]
  4172e4:	ldr	x1, [x0, #32]
  4172e8:	ldr	x0, [sp, #344]
  4172ec:	ldr	x0, [x0, #24]
  4172f0:	sub	x0, x1, x0
  4172f4:	cmp	x0, #0x0
  4172f8:	cset	w0, eq  // eq = none
  4172fc:	and	w0, w0, #0xff
  417300:	cmp	w0, #0x0
  417304:	b.eq	417314 <ferror@plt+0x149a4>  // b.none
  417308:	mov	x1, #0x1                   	// #1
  41730c:	ldr	x0, [sp, #352]
  417310:	bl	46f1e4 <_obstack_newchunk@@Base>
  417314:	ldr	x0, [sp, #352]
  417318:	ldr	x0, [x0, #24]
  41731c:	add	x2, x0, #0x1
  417320:	ldr	x1, [sp, #352]
  417324:	str	x2, [x1, #24]
  417328:	strb	wzr, [x0]
  41732c:	ldr	w0, [sp, #876]
  417330:	lsl	x0, x0, #3
  417334:	add	x1, sp, #0x50
  417338:	ldr	x1, [x1, x0]
  41733c:	ldr	x0, [sp, #848]
  417340:	add	x0, x0, #0x58
  417344:	str	x0, [sp, #336]
  417348:	ldr	x0, [sp, #336]
  41734c:	ldr	x0, [x0, #16]
  417350:	str	x0, [sp, #328]
  417354:	ldr	x0, [sp, #336]
  417358:	ldr	x0, [x0, #24]
  41735c:	ldr	x2, [sp, #328]
  417360:	cmp	x2, x0
  417364:	b.ne	417378 <ferror@plt+0x14a08>  // b.any
  417368:	ldr	x0, [sp, #336]
  41736c:	ldrb	w2, [x0, #80]
  417370:	orr	w2, w2, #0x2
  417374:	strb	w2, [x0, #80]
  417378:	ldr	x0, [sp, #336]
  41737c:	ldr	x0, [x0, #24]
  417380:	mov	x2, x0
  417384:	ldr	x0, [sp, #336]
  417388:	ldr	x0, [x0, #48]
  41738c:	add	x2, x2, x0
  417390:	ldr	x0, [sp, #336]
  417394:	ldr	x0, [x0, #48]
  417398:	mvn	x0, x0
  41739c:	and	x0, x2, x0
  4173a0:	mov	x2, x0
  4173a4:	ldr	x0, [sp, #336]
  4173a8:	str	x2, [x0, #24]
  4173ac:	ldr	x0, [sp, #336]
  4173b0:	ldr	x2, [x0, #24]
  4173b4:	ldr	x0, [sp, #336]
  4173b8:	ldr	x0, [x0, #8]
  4173bc:	sub	x0, x2, x0
  4173c0:	mov	x3, x0
  4173c4:	ldr	x0, [sp, #336]
  4173c8:	ldr	x2, [x0, #32]
  4173cc:	ldr	x0, [sp, #336]
  4173d0:	ldr	x0, [x0, #8]
  4173d4:	sub	x0, x2, x0
  4173d8:	cmp	x3, x0
  4173dc:	b.ls	4173f0 <ferror@plt+0x14a80>  // b.plast
  4173e0:	ldr	x0, [sp, #336]
  4173e4:	ldr	x2, [x0, #32]
  4173e8:	ldr	x0, [sp, #336]
  4173ec:	str	x2, [x0, #24]
  4173f0:	ldr	x0, [sp, #336]
  4173f4:	ldr	x2, [x0, #24]
  4173f8:	ldr	x0, [sp, #336]
  4173fc:	str	x2, [x0, #16]
  417400:	ldr	x0, [sp, #328]
  417404:	str	x0, [x1]
  417408:	ldr	w0, [sp, #876]
  41740c:	add	w0, w0, #0x1
  417410:	str	w0, [sp, #876]
  417414:	b	415dfc <ferror@plt+0x1348c>
  417418:	ldr	x0, [sp, #40]
  41741c:	ldr	x0, [x0, #56]
  417420:	cmp	x0, #0x0
  417424:	b.eq	417450 <ferror@plt+0x14ae0>  // b.none
  417428:	ldr	x0, [sp, #40]
  41742c:	ldr	x3, [x0, #56]
  417430:	ldr	x0, [sp, #40]
  417434:	ldr	x0, [x0, #56]
  417438:	ldr	x0, [x0]
  41743c:	add	x0, x0, #0x10
  417440:	ldr	x2, [x0]
  417444:	ldr	x1, [sp, #40]
  417448:	mov	x0, x3
  41744c:	blr	x2
  417450:	ldr	x1, [sp, #848]
  417454:	ldr	x0, [sp, #848]
  417458:	str	x1, [x0, #176]
  41745c:	ldr	x0, [sp, #848]
  417460:	str	wzr, [x0, #200]
  417464:	ldr	x0, [sp, #40]
  417468:	ldr	x1, [sp, #320]
  41746c:	stur	x1, [x0, #36]
  417470:	ldr	x0, [sp, #40]
  417474:	bl	414840 <ferror@plt+0x11ed0>
  417478:	nop
  41747c:	ldp	x29, x30, [sp, #16]
  417480:	add	sp, sp, #0x380
  417484:	ret
  417488:	stp	x29, x30, [sp, #-80]!
  41748c:	mov	x29, sp
  417490:	str	x0, [sp, #24]
  417494:	ldr	x0, [sp, #24]
  417498:	ldr	x0, [x0, #8]
  41749c:	str	x0, [sp, #64]
  4174a0:	ldr	x0, [sp, #64]
  4174a4:	ldr	x0, [x0, #184]
  4174a8:	str	x0, [sp, #56]
  4174ac:	ldr	x0, [sp, #56]
  4174b0:	add	x0, x0, #0x8
  4174b4:	str	x0, [sp, #48]
  4174b8:	ldr	x0, [sp, #64]
  4174bc:	ldr	x1, [x0, #176]
  4174c0:	ldr	x0, [sp, #64]
  4174c4:	cmp	x1, x0
  4174c8:	b.eq	4174e4 <ferror@plt+0x14b74>  // b.none
  4174cc:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4174d0:	add	x2, x0, #0xed8
  4174d4:	mov	w1, #0x595                 	// #1429
  4174d8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4174dc:	add	x0, x0, #0xe20
  4174e0:	bl	4099a4 <ferror@plt+0x7034>
  4174e4:	ldr	x0, [sp, #64]
  4174e8:	ldr	w0, [x0, #200]
  4174ec:	cmp	w0, #0x0
  4174f0:	b.eq	41750c <ferror@plt+0x14b9c>  // b.none
  4174f4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4174f8:	add	x2, x0, #0xed8
  4174fc:	mov	w1, #0x596                 	// #1430
  417500:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417504:	add	x0, x0, #0xe20
  417508:	bl	4099a4 <ferror@plt+0x7034>
  41750c:	str	wzr, [sp, #76]
  417510:	ldr	w0, [sp, #76]
  417514:	lsl	x0, x0, #3
  417518:	ldr	x1, [sp, #48]
  41751c:	add	x0, x1, x0
  417520:	ldr	x0, [x0]
  417524:	cmp	x0, #0x0
  417528:	b.eq	41755c <ferror@plt+0x14bec>  // b.none
  41752c:	ldr	w0, [sp, #76]
  417530:	lsl	x0, x0, #3
  417534:	ldr	x1, [sp, #48]
  417538:	add	x0, x1, x0
  41753c:	ldr	x0, [x0]
  417540:	mov	x1, x0
  417544:	ldr	x0, [sp, #24]
  417548:	bl	417e58 <ferror@plt+0x154e8>
  41754c:	ldr	w0, [sp, #76]
  417550:	add	w0, w0, #0x1
  417554:	str	w0, [sp, #76]
  417558:	b	417510 <ferror@plt+0x14ba0>
  41755c:	ldr	x0, [sp, #56]
  417560:	ldr	x1, [x0]
  417564:	ldr	x0, [sp, #64]
  417568:	str	x1, [x0, #184]
  41756c:	ldr	x0, [sp, #64]
  417570:	add	x0, x0, #0x58
  417574:	str	x0, [sp, #40]
  417578:	ldr	x0, [sp, #56]
  41757c:	str	x0, [sp, #32]
  417580:	ldr	x0, [sp, #40]
  417584:	ldr	x0, [x0, #8]
  417588:	ldr	x1, [sp, #32]
  41758c:	cmp	x1, x0
  417590:	b.ls	4175c8 <ferror@plt+0x14c58>  // b.plast
  417594:	ldr	x0, [sp, #40]
  417598:	ldr	x0, [x0, #32]
  41759c:	ldr	x1, [sp, #32]
  4175a0:	cmp	x1, x0
  4175a4:	b.cs	4175c8 <ferror@plt+0x14c58>  // b.hs, b.nlast
  4175a8:	ldr	x0, [sp, #40]
  4175ac:	ldr	x1, [sp, #32]
  4175b0:	str	x1, [x0, #16]
  4175b4:	ldr	x0, [sp, #40]
  4175b8:	ldr	x1, [x0, #16]
  4175bc:	ldr	x0, [sp, #40]
  4175c0:	str	x1, [x0, #24]
  4175c4:	b	4175d8 <ferror@plt+0x14c68>
  4175c8:	ldr	x1, [sp, #32]
  4175cc:	ldr	x0, [sp, #40]
  4175d0:	bl	46f480 <_obstack_free@@Base>
  4175d4:	nop
  4175d8:	nop
  4175dc:	ldp	x29, x30, [sp], #80
  4175e0:	ret
  4175e4:	stp	x29, x30, [sp, #-48]!
  4175e8:	mov	x29, sp
  4175ec:	str	x0, [sp, #24]
  4175f0:	str	x1, [sp, #16]
  4175f4:	ldr	x0, [sp, #24]
  4175f8:	bl	414430 <ferror@plt+0x11ac0>
  4175fc:	str	x0, [sp, #40]
  417600:	ldr	x1, [sp, #16]
  417604:	ldr	x0, [sp, #24]
  417608:	bl	414c84 <ferror@plt+0x12314>
  41760c:	ldr	x0, [sp, #24]
  417610:	bl	417488 <ferror@plt+0x14b18>
  417614:	ldr	x0, [sp, #24]
  417618:	ldr	x1, [sp, #40]
  41761c:	stur	x1, [x0, #36]
  417620:	nop
  417624:	ldp	x29, x30, [sp], #48
  417628:	ret
  41762c:	stp	x29, x30, [sp, #-32]!
  417630:	mov	x29, sp
  417634:	str	x0, [sp, #24]
  417638:	ldr	x0, [sp, #24]
  41763c:	bl	414840 <ferror@plt+0x11ed0>
  417640:	ldr	x0, [sp, #24]
  417644:	ldr	x0, [x0, #8]
  417648:	ldrb	w0, [x0, #332]
  41764c:	eor	w0, w0, #0x1
  417650:	and	w0, w0, #0xff
  417654:	cmp	w0, #0x0
  417658:	b.ne	417678 <ferror@plt+0x14d08>  // b.any
  41765c:	ldr	x0, [sp, #24]
  417660:	bl	414864 <ferror@plt+0x11ef4>
  417664:	ldr	x0, [sp, #24]
  417668:	ldr	x0, [x0, #8]
  41766c:	ldr	x0, [x0, #192]
  417670:	bl	4027a0 <fflush@plt>
  417674:	b	41767c <ferror@plt+0x14d0c>
  417678:	nop
  41767c:	ldp	x29, x30, [sp], #32
  417680:	ret
  417684:	stp	x29, x30, [sp, #-32]!
  417688:	mov	x29, sp
  41768c:	str	x0, [sp, #24]
  417690:	ldr	x0, [sp, #24]
  417694:	bl	414840 <ferror@plt+0x11ed0>
  417698:	ldr	x0, [sp, #24]
  41769c:	bl	414864 <ferror@plt+0x11ef4>
  4176a0:	ldr	x0, [sp, #24]
  4176a4:	ldr	x0, [x0, #8]
  4176a8:	ldr	x0, [x0, #192]
  4176ac:	bl	4027a0 <fflush@plt>
  4176b0:	nop
  4176b4:	ldp	x29, x30, [sp], #32
  4176b8:	ret
  4176bc:	stp	x29, x30, [sp, #-32]!
  4176c0:	mov	x29, sp
  4176c4:	str	x0, [sp, #24]
  4176c8:	str	w1, [sp, #20]
  4176cc:	ldr	x0, [sp, #24]
  4176d0:	ldr	w1, [sp, #20]
  4176d4:	str	w1, [x0, #40]
  4176d8:	ldr	x0, [sp, #24]
  4176dc:	bl	41477c <ferror@plt+0x11e0c>
  4176e0:	nop
  4176e4:	ldp	x29, x30, [sp], #32
  4176e8:	ret
  4176ec:	stp	x29, x30, [sp, #-48]!
  4176f0:	mov	x29, sp
  4176f4:	str	x0, [sp, #24]
  4176f8:	ldr	x0, [sp, #24]
  4176fc:	ldr	x0, [x0, #8]
  417700:	ldr	x0, [x0, #176]
  417704:	str	x0, [sp, #40]
  417708:	ldr	x0, [sp, #24]
  41770c:	ldr	x0, [x0, #8]
  417710:	ldr	x0, [x0, #176]
  417714:	ldr	x0, [x0, #16]
  417718:	str	x0, [sp, #32]
  41771c:	ldr	x0, [sp, #40]
  417720:	ldr	x0, [x0, #8]
  417724:	ldr	x1, [sp, #32]
  417728:	cmp	x1, x0
  41772c:	b.ls	417764 <ferror@plt+0x14df4>  // b.plast
  417730:	ldr	x0, [sp, #40]
  417734:	ldr	x0, [x0, #32]
  417738:	ldr	x1, [sp, #32]
  41773c:	cmp	x1, x0
  417740:	b.cs	417764 <ferror@plt+0x14df4>  // b.hs, b.nlast
  417744:	ldr	x0, [sp, #40]
  417748:	ldr	x1, [sp, #32]
  41774c:	str	x1, [x0, #16]
  417750:	ldr	x0, [sp, #40]
  417754:	ldr	x1, [x0, #16]
  417758:	ldr	x0, [sp, #40]
  41775c:	str	x1, [x0, #24]
  417760:	b	417770 <ferror@plt+0x14e00>
  417764:	ldr	x1, [sp, #32]
  417768:	ldr	x0, [sp, #40]
  41776c:	bl	46f480 <_obstack_free@@Base>
  417770:	ldr	x0, [sp, #24]
  417774:	ldr	x0, [x0, #8]
  417778:	str	wzr, [x0, #200]
  41777c:	nop
  417780:	ldp	x29, x30, [sp], #48
  417784:	ret
  417788:	stp	x29, x30, [sp, #-32]!
  41778c:	mov	x29, sp
  417790:	str	x0, [sp, #24]
  417794:	str	x1, [sp, #16]
  417798:	ldr	x0, [sp, #24]
  41779c:	ldr	x0, [x0, #16]
  4177a0:	bl	402730 <free@plt>
  4177a4:	ldr	x0, [sp, #24]
  4177a8:	ldr	x1, [sp, #16]
  4177ac:	str	x1, [x0, #16]
  4177b0:	ldr	x0, [sp, #24]
  4177b4:	bl	41477c <ferror@plt+0x11e0c>
  4177b8:	ldr	x0, [sp, #24]
  4177bc:	strb	wzr, [x0, #64]
  4177c0:	ldr	x0, [sp, #24]
  4177c4:	str	wzr, [x0, #32]
  4177c8:	nop
  4177cc:	ldp	x29, x30, [sp], #32
  4177d0:	ret
  4177d4:	sub	sp, sp, #0x20
  4177d8:	str	x0, [sp, #8]
  4177dc:	ldr	x0, [sp, #8]
  4177e0:	ldr	x0, [x0, #16]
  4177e4:	str	x0, [sp, #24]
  4177e8:	ldr	x0, [sp, #8]
  4177ec:	str	xzr, [x0, #16]
  4177f0:	ldr	x0, [sp, #24]
  4177f4:	add	sp, sp, #0x20
  4177f8:	ret
  4177fc:	stp	x29, x30, [sp, #-32]!
  417800:	mov	x29, sp
  417804:	str	x0, [sp, #24]
  417808:	ldr	x0, [sp, #24]
  41780c:	ldr	x0, [x0, #16]
  417810:	cmp	x0, #0x0
  417814:	b.eq	41782c <ferror@plt+0x14ebc>  // b.none
  417818:	ldr	x0, [sp, #24]
  41781c:	ldr	x0, [x0, #16]
  417820:	bl	402730 <free@plt>
  417824:	ldr	x0, [sp, #24]
  417828:	str	xzr, [x0, #16]
  41782c:	nop
  417830:	ldp	x29, x30, [sp], #32
  417834:	ret
  417838:	stp	x29, x30, [sp, #-48]!
  41783c:	mov	x29, sp
  417840:	str	x0, [sp, #24]
  417844:	ldr	x0, [sp, #24]
  417848:	ldr	x0, [x0, #16]
  41784c:	cmp	x0, #0x0
  417850:	b.eq	4178d8 <ferror@plt+0x14f68>  // b.none
  417854:	ldr	x0, [sp, #24]
  417858:	ldr	w0, [x0, #36]
  41785c:	cmp	w0, #0x0
  417860:	b.eq	417870 <ferror@plt+0x14f00>  // b.none
  417864:	cmp	w0, #0x2
  417868:	b.eq	4178a0 <ferror@plt+0x14f30>  // b.none
  41786c:	b	4178d8 <ferror@plt+0x14f68>
  417870:	ldr	x0, [sp, #24]
  417874:	ldrb	w0, [x0, #64]
  417878:	cmp	w0, #0x0
  41787c:	b.eq	41788c <ferror@plt+0x14f1c>  // b.none
  417880:	ldr	x0, [sp, #24]
  417884:	bl	414c30 <ferror@plt+0x122c0>
  417888:	b	4178d8 <ferror@plt+0x14f68>
  41788c:	ldr	x0, [sp, #24]
  417890:	ldr	w0, [x0, #32]
  417894:	add	w1, w0, #0x3
  417898:	ldr	x0, [sp, #24]
  41789c:	str	w1, [x0, #32]
  4178a0:	ldr	x0, [sp, #24]
  4178a4:	ldr	x0, [x0, #16]
  4178a8:	bl	402330 <strlen@plt>
  4178ac:	str	w0, [sp, #44]
  4178b0:	ldr	x0, [sp, #24]
  4178b4:	ldr	x0, [x0, #16]
  4178b8:	ldr	w2, [sp, #44]
  4178bc:	mov	x1, x0
  4178c0:	ldr	x0, [sp, #24]
  4178c4:	bl	414bfc <ferror@plt+0x1228c>
  4178c8:	ldr	x0, [sp, #24]
  4178cc:	mov	w1, #0x1                   	// #1
  4178d0:	strb	w1, [x0, #64]
  4178d4:	nop
  4178d8:	nop
  4178dc:	ldp	x29, x30, [sp], #48
  4178e0:	ret
  4178e4:	stp	x29, x30, [sp, #-48]!
  4178e8:	mov	x29, sp
  4178ec:	str	x19, [sp, #16]
  4178f0:	str	x0, [sp, #40]
  4178f4:	str	w1, [sp, #36]
  4178f8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4178fc:	add	x1, x0, #0xf40
  417900:	ldr	x0, [sp, #40]
  417904:	str	x1, [x0]
  417908:	mov	x1, #0x150                 	// #336
  41790c:	mov	x0, #0x1                   	// #1
  417910:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  417914:	mov	x1, x0
  417918:	mov	x0, #0x150                 	// #336
  41791c:	bl	409ab8 <ferror@plt+0x7148>
  417920:	mov	x19, x0
  417924:	mov	x0, x19
  417928:	bl	4144d8 <ferror@plt+0x11b68>
  41792c:	ldr	x0, [sp, #40]
  417930:	str	x19, [x0, #8]
  417934:	ldr	x0, [sp, #40]
  417938:	str	xzr, [x0, #16]
  41793c:	ldr	x0, [sp, #40]
  417940:	str	wzr, [x0, #24]
  417944:	ldr	x0, [sp, #40]
  417948:	str	wzr, [x0, #28]
  41794c:	ldr	x0, [sp, #40]
  417950:	str	wzr, [x0, #32]
  417954:	ldr	x0, [sp, #40]
  417958:	str	wzr, [x0, #36]
  41795c:	ldr	x0, [sp, #40]
  417960:	str	wzr, [x0, #40]
  417964:	ldr	x0, [sp, #40]
  417968:	str	xzr, [x0, #48]
  41796c:	ldr	x0, [sp, #40]
  417970:	str	xzr, [x0, #56]
  417974:	ldr	x0, [sp, #40]
  417978:	strb	wzr, [x0, #64]
  41797c:	ldr	x0, [sp, #40]
  417980:	strb	wzr, [x0, #65]
  417984:	ldr	x0, [sp, #40]
  417988:	mov	w1, #0x1                   	// #1
  41798c:	strb	w1, [x0, #66]
  417990:	ldr	x0, [sp, #40]
  417994:	strb	wzr, [x0, #67]
  417998:	ldr	x0, [sp, #40]
  41799c:	ldr	w1, [sp, #36]
  4179a0:	str	w1, [x0, #40]
  4179a4:	ldr	x0, [sp, #40]
  4179a8:	str	wzr, [x0, #36]
  4179ac:	mov	x1, #0x0                   	// #0
  4179b0:	ldr	x0, [sp, #40]
  4179b4:	bl	417788 <ferror@plt+0x14e18>
  4179b8:	nop
  4179bc:	ldr	x19, [sp, #16]
  4179c0:	ldp	x29, x30, [sp], #48
  4179c4:	ret
  4179c8:	stp	x29, x30, [sp, #-32]!
  4179cc:	mov	x29, sp
  4179d0:	str	x0, [sp, #24]
  4179d4:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4179d8:	add	x1, x0, #0xf40
  4179dc:	ldr	x0, [sp, #24]
  4179e0:	str	x1, [x0]
  4179e4:	ldr	x0, [sp, #24]
  4179e8:	ldr	x0, [x0, #56]
  4179ec:	cmp	x0, #0x0
  4179f0:	b.eq	417a14 <ferror@plt+0x150a4>  // b.none
  4179f4:	ldr	x0, [sp, #24]
  4179f8:	ldr	x0, [x0, #56]
  4179fc:	cmp	x0, #0x0
  417a00:	b.eq	417a14 <ferror@plt+0x150a4>  // b.none
  417a04:	ldr	x1, [x0]
  417a08:	add	x1, x1, #0x8
  417a0c:	ldr	x1, [x1]
  417a10:	blr	x1
  417a14:	ldr	x0, [sp, #24]
  417a18:	ldr	x0, [x0, #8]
  417a1c:	bl	41469c <ferror@plt+0x11d2c>
  417a20:	ldr	x0, [sp, #24]
  417a24:	ldr	x0, [x0, #8]
  417a28:	bl	402730 <free@plt>
  417a2c:	ldr	x0, [sp, #24]
  417a30:	ldr	x0, [x0, #16]
  417a34:	bl	402730 <free@plt>
  417a38:	nop
  417a3c:	ldp	x29, x30, [sp], #32
  417a40:	ret
  417a44:	stp	x29, x30, [sp, #-32]!
  417a48:	mov	x29, sp
  417a4c:	str	x0, [sp, #24]
  417a50:	ldr	x0, [sp, #24]
  417a54:	bl	4179c8 <ferror@plt+0x15058>
  417a58:	mov	x1, #0x48                  	// #72
  417a5c:	ldr	x0, [sp, #24]
  417a60:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  417a64:	ldp	x29, x30, [sp], #32
  417a68:	ret
  417a6c:	stp	x29, x30, [sp, #-48]!
  417a70:	mov	x29, sp
  417a74:	str	x0, [sp, #40]
  417a78:	str	x1, [sp, #32]
  417a7c:	str	x2, [sp, #24]
  417a80:	ldr	x0, [sp, #40]
  417a84:	ldr	x0, [x0, #8]
  417a88:	ldr	w0, [x0, #200]
  417a8c:	cmp	w0, #0x0
  417a90:	b.ne	417adc <ferror@plt+0x1516c>  // b.any
  417a94:	ldr	x0, [sp, #40]
  417a98:	bl	417838 <ferror@plt+0x14ec8>
  417a9c:	ldr	x0, [sp, #40]
  417aa0:	ldr	w0, [x0, #40]
  417aa4:	cmp	w0, #0x0
  417aa8:	b.le	417adc <ferror@plt+0x1516c>
  417aac:	ldr	x1, [sp, #32]
  417ab0:	ldr	x0, [sp, #24]
  417ab4:	cmp	x1, x0
  417ab8:	b.eq	417adc <ferror@plt+0x1516c>  // b.none
  417abc:	ldr	x0, [sp, #32]
  417ac0:	ldrb	w0, [x0]
  417ac4:	cmp	w0, #0x20
  417ac8:	b.ne	417adc <ferror@plt+0x1516c>  // b.any
  417acc:	ldr	x0, [sp, #32]
  417ad0:	add	x0, x0, #0x1
  417ad4:	str	x0, [sp, #32]
  417ad8:	b	417aac <ferror@plt+0x1513c>
  417adc:	ldr	x1, [sp, #24]
  417ae0:	ldr	x0, [sp, #32]
  417ae4:	sub	x0, x1, x0
  417ae8:	mov	w2, w0
  417aec:	ldr	x1, [sp, #32]
  417af0:	ldr	x0, [sp, #40]
  417af4:	bl	414bfc <ferror@plt+0x1228c>
  417af8:	nop
  417afc:	ldp	x29, x30, [sp], #48
  417b00:	ret
  417b04:	stp	x29, x30, [sp, #-32]!
  417b08:	mov	x29, sp
  417b0c:	str	x0, [sp, #24]
  417b10:	ldr	x0, [sp, #24]
  417b14:	ldr	x0, [x0, #8]
  417b18:	bl	414264 <ferror@plt+0x118f4>
  417b1c:	ldp	x29, x30, [sp], #32
  417b20:	ret
  417b24:	stp	x29, x30, [sp, #-32]!
  417b28:	mov	x29, sp
  417b2c:	str	x0, [sp, #24]
  417b30:	ldr	x0, [sp, #24]
  417b34:	ldr	x0, [x0, #8]
  417b38:	bl	4143e4 <ferror@plt+0x11a74>
  417b3c:	ldp	x29, x30, [sp], #32
  417b40:	ret
  417b44:	sub	sp, sp, #0x10
  417b48:	str	x0, [sp, #8]
  417b4c:	ldr	x0, [sp, #8]
  417b50:	ldr	w1, [x0, #28]
  417b54:	ldr	x0, [sp, #8]
  417b58:	ldr	x0, [x0, #8]
  417b5c:	ldr	w0, [x0, #200]
  417b60:	sub	w0, w1, w0
  417b64:	add	sp, sp, #0x10
  417b68:	ret
  417b6c:	stp	x29, x30, [sp, #-288]!
  417b70:	mov	x29, sp
  417b74:	str	x0, [sp, #24]
  417b78:	str	x1, [sp, #16]
  417b7c:	str	x2, [sp, #240]
  417b80:	str	x3, [sp, #248]
  417b84:	str	x4, [sp, #256]
  417b88:	str	x5, [sp, #264]
  417b8c:	str	x6, [sp, #272]
  417b90:	str	x7, [sp, #280]
  417b94:	str	q0, [sp, #112]
  417b98:	str	q1, [sp, #128]
  417b9c:	str	q2, [sp, #144]
  417ba0:	str	q3, [sp, #160]
  417ba4:	str	q4, [sp, #176]
  417ba8:	str	q5, [sp, #192]
  417bac:	str	q6, [sp, #208]
  417bb0:	str	q7, [sp, #224]
  417bb4:	add	x0, sp, #0x120
  417bb8:	str	x0, [sp, #40]
  417bbc:	add	x0, sp, #0x120
  417bc0:	str	x0, [sp, #48]
  417bc4:	add	x0, sp, #0xf0
  417bc8:	str	x0, [sp, #56]
  417bcc:	mov	w0, #0xffffffd0            	// #-48
  417bd0:	str	w0, [sp, #64]
  417bd4:	mov	w0, #0xffffff80            	// #-128
  417bd8:	str	w0, [sp, #68]
  417bdc:	bl	4028c0 <__errno_location@plt>
  417be0:	ldr	w0, [x0]
  417be4:	str	w0, [sp, #88]
  417be8:	add	x0, sp, #0x28
  417bec:	str	x0, [sp, #80]
  417bf0:	ldr	x0, [sp, #16]
  417bf4:	str	x0, [sp, #72]
  417bf8:	add	x0, sp, #0x48
  417bfc:	mov	x1, x0
  417c00:	ldr	x0, [sp, #24]
  417c04:	bl	414c84 <ferror@plt+0x12314>
  417c08:	ldr	x0, [sp, #24]
  417c0c:	bl	417488 <ferror@plt+0x14b18>
  417c10:	nop
  417c14:	ldp	x29, x30, [sp], #288
  417c18:	ret
  417c1c:	stp	x29, x30, [sp, #-288]!
  417c20:	mov	x29, sp
  417c24:	str	x0, [sp, #24]
  417c28:	str	x1, [sp, #16]
  417c2c:	str	x2, [sp, #240]
  417c30:	str	x3, [sp, #248]
  417c34:	str	x4, [sp, #256]
  417c38:	str	x5, [sp, #264]
  417c3c:	str	x6, [sp, #272]
  417c40:	str	x7, [sp, #280]
  417c44:	str	q0, [sp, #112]
  417c48:	str	q1, [sp, #128]
  417c4c:	str	q2, [sp, #144]
  417c50:	str	q3, [sp, #160]
  417c54:	str	q4, [sp, #176]
  417c58:	str	q5, [sp, #192]
  417c5c:	str	q6, [sp, #208]
  417c60:	str	q7, [sp, #224]
  417c64:	add	x0, sp, #0x120
  417c68:	str	x0, [sp, #40]
  417c6c:	add	x0, sp, #0x120
  417c70:	str	x0, [sp, #48]
  417c74:	add	x0, sp, #0xf0
  417c78:	str	x0, [sp, #56]
  417c7c:	mov	w0, #0xffffffd0            	// #-48
  417c80:	str	w0, [sp, #64]
  417c84:	mov	w0, #0xffffff80            	// #-128
  417c88:	str	w0, [sp, #68]
  417c8c:	bl	4028c0 <__errno_location@plt>
  417c90:	ldr	w0, [x0]
  417c94:	str	w0, [sp, #88]
  417c98:	add	x0, sp, #0x28
  417c9c:	str	x0, [sp, #80]
  417ca0:	ldr	x0, [sp, #16]
  417ca4:	str	x0, [sp, #72]
  417ca8:	add	x0, sp, #0x48
  417cac:	mov	x1, x0
  417cb0:	ldr	x0, [sp, #24]
  417cb4:	bl	4175e4 <ferror@plt+0x14c74>
  417cb8:	nop
  417cbc:	ldp	x29, x30, [sp], #288
  417cc0:	ret
  417cc4:	stp	x29, x30, [sp, #-48]!
  417cc8:	mov	x29, sp
  417ccc:	str	x0, [sp, #24]
  417cd0:	ldr	x0, [sp, #24]
  417cd4:	ldr	x0, [x0, #8]
  417cd8:	ldr	x0, [x0, #176]
  417cdc:	str	x0, [sp, #40]
  417ce0:	ldr	x0, [sp, #40]
  417ce4:	str	x0, [sp, #32]
  417ce8:	ldr	x0, [sp, #32]
  417cec:	ldr	x1, [x0, #32]
  417cf0:	ldr	x0, [sp, #32]
  417cf4:	ldr	x0, [x0, #24]
  417cf8:	sub	x0, x1, x0
  417cfc:	cmp	x0, #0x0
  417d00:	cset	w0, eq  // eq = none
  417d04:	and	w0, w0, #0xff
  417d08:	cmp	w0, #0x0
  417d0c:	b.eq	417d1c <ferror@plt+0x153ac>  // b.none
  417d10:	mov	x1, #0x1                   	// #1
  417d14:	ldr	x0, [sp, #40]
  417d18:	bl	46f1e4 <_obstack_newchunk@@Base>
  417d1c:	ldr	x0, [sp, #40]
  417d20:	ldr	x0, [x0, #24]
  417d24:	add	x2, x0, #0x1
  417d28:	ldr	x1, [sp, #40]
  417d2c:	str	x2, [x1, #24]
  417d30:	mov	w1, #0xa                   	// #10
  417d34:	strb	w1, [x0]
  417d38:	ldr	x0, [sp, #24]
  417d3c:	strb	wzr, [x0, #65]
  417d40:	ldr	x0, [sp, #24]
  417d44:	ldr	x0, [x0, #8]
  417d48:	str	wzr, [x0, #200]
  417d4c:	nop
  417d50:	ldp	x29, x30, [sp], #48
  417d54:	ret
  417d58:	stp	x29, x30, [sp, #-48]!
  417d5c:	mov	x29, sp
  417d60:	str	x0, [sp, #24]
  417d64:	str	w1, [sp, #20]
  417d68:	ldr	x0, [sp, #24]
  417d6c:	ldr	w0, [x0, #40]
  417d70:	cmp	w0, #0x0
  417d74:	b.le	417d90 <ferror@plt+0x15420>
  417d78:	ldr	x0, [sp, #24]
  417d7c:	bl	417b44 <ferror@plt+0x151d4>
  417d80:	cmp	w0, #0x0
  417d84:	b.gt	417d90 <ferror@plt+0x15420>
  417d88:	mov	w0, #0x1                   	// #1
  417d8c:	b	417d94 <ferror@plt+0x15424>
  417d90:	mov	w0, #0x0                   	// #0
  417d94:	cmp	w0, #0x0
  417d98:	b.eq	417dc8 <ferror@plt+0x15458>  // b.none
  417d9c:	ldr	x0, [sp, #24]
  417da0:	bl	417cc4 <ferror@plt+0x15354>
  417da4:	ldr	w0, [sp, #20]
  417da8:	and	w1, w0, #0xff
  417dac:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  417db0:	add	x0, x0, #0x498
  417db4:	sxtw	x1, w1
  417db8:	ldrh	w0, [x0, x1, lsl #1]
  417dbc:	and	w0, w0, #0x40
  417dc0:	cmp	w0, #0x0
  417dc4:	b.ne	417e4c <ferror@plt+0x154dc>  // b.any
  417dc8:	ldr	x0, [sp, #24]
  417dcc:	ldr	x0, [x0, #8]
  417dd0:	ldr	x0, [x0, #176]
  417dd4:	str	x0, [sp, #40]
  417dd8:	ldr	x0, [sp, #40]
  417ddc:	str	x0, [sp, #32]
  417de0:	ldr	x0, [sp, #32]
  417de4:	ldr	x1, [x0, #32]
  417de8:	ldr	x0, [sp, #32]
  417dec:	ldr	x0, [x0, #24]
  417df0:	sub	x0, x1, x0
  417df4:	cmp	x0, #0x0
  417df8:	cset	w0, eq  // eq = none
  417dfc:	and	w0, w0, #0xff
  417e00:	cmp	w0, #0x0
  417e04:	b.eq	417e14 <ferror@plt+0x154a4>  // b.none
  417e08:	mov	x1, #0x1                   	// #1
  417e0c:	ldr	x0, [sp, #40]
  417e10:	bl	46f1e4 <_obstack_newchunk@@Base>
  417e14:	ldr	x0, [sp, #40]
  417e18:	ldr	x0, [x0, #24]
  417e1c:	add	x2, x0, #0x1
  417e20:	ldr	x1, [sp, #40]
  417e24:	str	x2, [x1, #24]
  417e28:	ldr	w1, [sp, #20]
  417e2c:	and	w1, w1, #0xff
  417e30:	strb	w1, [x0]
  417e34:	ldr	x0, [sp, #24]
  417e38:	ldr	x0, [x0, #8]
  417e3c:	ldr	w1, [x0, #200]
  417e40:	add	w1, w1, #0x1
  417e44:	str	w1, [x0, #200]
  417e48:	b	417e50 <ferror@plt+0x154e0>
  417e4c:	nop
  417e50:	ldp	x29, x30, [sp], #48
  417e54:	ret
  417e58:	stp	x29, x30, [sp, #-32]!
  417e5c:	mov	x29, sp
  417e60:	str	x0, [sp, #24]
  417e64:	str	x1, [sp, #16]
  417e68:	ldr	x0, [sp, #16]
  417e6c:	bl	402330 <strlen@plt>
  417e70:	mov	x1, x0
  417e74:	ldr	x0, [sp, #16]
  417e78:	add	x0, x0, x1
  417e7c:	mov	x2, x0
  417e80:	ldr	x1, [sp, #16]
  417e84:	ldr	x0, [sp, #24]
  417e88:	bl	414ba8 <ferror@plt+0x12238>
  417e8c:	nop
  417e90:	ldp	x29, x30, [sp], #32
  417e94:	ret
  417e98:	stp	x29, x30, [sp, #-80]!
  417e9c:	mov	x29, sp
  417ea0:	str	x0, [sp, #40]
  417ea4:	str	x1, [sp, #32]
  417ea8:	str	x2, [sp, #24]
  417eac:	ldr	x0, [sp, #32]
  417eb0:	str	x0, [sp, #72]
  417eb4:	ldr	x0, [sp, #24]
  417eb8:	cmn	x0, #0x1
  417ebc:	b.ne	417ecc <ferror@plt+0x1555c>  // b.any
  417ec0:	ldr	x0, [sp, #32]
  417ec4:	bl	402330 <strlen@plt>
  417ec8:	str	x0, [sp, #24]
  417ecc:	ldr	x0, [sp, #32]
  417ed0:	str	x0, [sp, #64]
  417ed4:	ldr	x0, [sp, #24]
  417ed8:	cmp	x0, #0x0
  417edc:	b.eq	417fa4 <ferror@plt+0x15634>  // b.none
  417ee0:	ldr	x0, [sp, #64]
  417ee4:	ldrb	w0, [x0]
  417ee8:	mov	w1, w0
  417eec:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  417ef0:	add	x0, x0, #0x498
  417ef4:	sxtw	x1, w1
  417ef8:	ldrh	w0, [x0, x1, lsl #1]
  417efc:	and	w0, w0, #0x10
  417f00:	cmp	w0, #0x0
  417f04:	b.ne	417f84 <ferror@plt+0x15614>  // b.any
  417f08:	ldr	x1, [sp, #72]
  417f0c:	ldr	x0, [sp, #64]
  417f10:	cmp	x1, x0
  417f14:	b.cs	417f30 <ferror@plt+0x155c0>  // b.hs, b.nlast
  417f18:	ldr	x0, [sp, #64]
  417f1c:	sub	x0, x0, #0x1
  417f20:	mov	x2, x0
  417f24:	ldr	x1, [sp, #72]
  417f28:	ldr	x0, [sp, #40]
  417f2c:	bl	414ba8 <ferror@plt+0x12238>
  417f30:	ldr	x0, [sp, #64]
  417f34:	ldrb	w0, [x0]
  417f38:	add	x3, sp, #0x30
  417f3c:	mov	w2, w0
  417f40:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  417f44:	add	x1, x0, #0xef8
  417f48:	mov	x0, x3
  417f4c:	bl	4023d0 <sprintf@plt>
  417f50:	str	w0, [sp, #60]
  417f54:	ldrsw	x0, [sp, #60]
  417f58:	add	x1, sp, #0x30
  417f5c:	add	x1, x1, x0
  417f60:	add	x0, sp, #0x30
  417f64:	mov	x2, x1
  417f68:	mov	x1, x0
  417f6c:	ldr	x0, [sp, #40]
  417f70:	bl	414ba8 <ferror@plt+0x12238>
  417f74:	ldr	x0, [sp, #64]
  417f78:	add	x0, x0, #0x1
  417f7c:	str	x0, [sp, #72]
  417f80:	b	417f88 <ferror@plt+0x15618>
  417f84:	nop
  417f88:	ldr	x0, [sp, #64]
  417f8c:	add	x0, x0, #0x1
  417f90:	str	x0, [sp, #64]
  417f94:	ldr	x0, [sp, #24]
  417f98:	sub	x0, x0, #0x1
  417f9c:	str	x0, [sp, #24]
  417fa0:	b	417ed4 <ferror@plt+0x15564>
  417fa4:	ldr	x2, [sp, #64]
  417fa8:	ldr	x1, [sp, #72]
  417fac:	ldr	x0, [sp, #40]
  417fb0:	bl	414ba8 <ferror@plt+0x12238>
  417fb4:	nop
  417fb8:	ldp	x29, x30, [sp], #80
  417fbc:	ret
  417fc0:	stp	x29, x30, [sp, #-32]!
  417fc4:	mov	x29, sp
  417fc8:	str	x0, [sp, #24]
  417fcc:	ldr	x0, [sp, #24]
  417fd0:	ldr	w0, [x0, #24]
  417fd4:	cmp	w0, #0x0
  417fd8:	b.eq	417ff0 <ferror@plt+0x15680>  // b.none
  417fdc:	mov	w1, #0x20                  	// #32
  417fe0:	ldr	x0, [sp, #24]
  417fe4:	bl	417d58 <ferror@plt+0x153e8>
  417fe8:	ldr	x0, [sp, #24]
  417fec:	str	wzr, [x0, #24]
  417ff0:	nop
  417ff4:	ldp	x29, x30, [sp], #32
  417ff8:	ret
  417ffc:	stp	x29, x30, [sp, #-32]!
  418000:	mov	x29, sp
  418004:	str	x0, [sp, #24]
  418008:	ldr	x0, [sp, #24]
  41800c:	bl	417cc4 <ferror@plt+0x15354>
  418010:	ldr	x0, [sp, #24]
  418014:	bl	41762c <ferror@plt+0x14cbc>
  418018:	ldr	x0, [sp, #24]
  41801c:	strb	wzr, [x0, #65]
  418020:	nop
  418024:	ldp	x29, x30, [sp], #32
  418028:	ret
  41802c:	stp	x29, x30, [sp, #-32]!
  418030:	mov	x29, sp
  418034:	str	x0, [sp, #24]
  418038:	str	w1, [sp, #20]
  41803c:	ldr	x0, [sp, #24]
  418040:	ldr	w1, [x0, #32]
  418044:	ldr	w0, [sp, #20]
  418048:	add	w1, w1, w0
  41804c:	ldr	x0, [sp, #24]
  418050:	str	w1, [x0, #32]
  418054:	ldr	x0, [sp, #24]
  418058:	bl	417cc4 <ferror@plt+0x15354>
  41805c:	ldr	x0, [sp, #24]
  418060:	bl	414c30 <ferror@plt+0x122c0>
  418064:	ldr	x0, [sp, #24]
  418068:	strb	wzr, [x0, #65]
  41806c:	nop
  418070:	ldp	x29, x30, [sp], #32
  418074:	ret
  418078:	stp	x29, x30, [sp, #-32]!
  41807c:	mov	x29, sp
  418080:	str	x0, [sp, #24]
  418084:	strb	w1, [sp, #23]
  418088:	ldrb	w0, [sp, #23]
  41808c:	mov	w1, w0
  418090:	ldr	x0, [sp, #24]
  418094:	bl	417d58 <ferror@plt+0x153e8>
  418098:	mov	w1, #0x20                  	// #32
  41809c:	ldr	x0, [sp, #24]
  4180a0:	bl	417d58 <ferror@plt+0x153e8>
  4180a4:	nop
  4180a8:	ldp	x29, x30, [sp], #32
  4180ac:	ret
  4180b0:	stp	x29, x30, [sp, #-32]!
  4180b4:	mov	x29, sp
  4180b8:	str	x0, [sp, #24]
  4180bc:	strb	w1, [sp, #23]
  4180c0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4180c4:	add	x0, x0, #0x6a0
  4180c8:	ldr	x0, [x0]
  4180cc:	mov	x1, x0
  4180d0:	ldr	x0, [sp, #24]
  4180d4:	bl	417e58 <ferror@plt+0x154e8>
  4180d8:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4180dc:	add	x1, x0, #0xe50
  4180e0:	ldrb	w0, [sp, #23]
  4180e4:	bl	409c98 <ferror@plt+0x7328>
  4180e8:	mov	x1, x0
  4180ec:	ldr	x0, [sp, #24]
  4180f0:	bl	417e58 <ferror@plt+0x154e8>
  4180f4:	nop
  4180f8:	ldp	x29, x30, [sp], #32
  4180fc:	ret
  418100:	stp	x29, x30, [sp, #-32]!
  418104:	mov	x29, sp
  418108:	str	x0, [sp, #24]
  41810c:	strb	w1, [sp, #23]
  418110:	ldrb	w0, [sp, #23]
  418114:	bl	40a030 <ferror@plt+0x76c0>
  418118:	mov	x1, x0
  41811c:	ldr	x0, [sp, #24]
  418120:	bl	417e58 <ferror@plt+0x154e8>
  418124:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418128:	add	x0, x0, #0x6a8
  41812c:	ldr	x0, [x0]
  418130:	mov	x1, x0
  418134:	ldr	x0, [sp, #24]
  418138:	bl	417e58 <ferror@plt+0x154e8>
  41813c:	nop
  418140:	ldp	x29, x30, [sp], #32
  418144:	ret
  418148:	stp	x29, x30, [sp, #-96]!
  41814c:	mov	x29, sp
  418150:	str	x0, [sp, #40]
  418154:	str	x1, [sp, #32]
  418158:	str	x2, [sp, #24]
  41815c:	ldr	x0, [sp, #40]
  418160:	ldrb	w0, [x0]
  418164:	str	w0, [sp, #92]
  418168:	ldr	x0, [sp, #32]
  41816c:	cmp	x0, #0x0
  418170:	b.ne	41818c <ferror@plt+0x1581c>  // b.any
  418174:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418178:	add	x2, x0, #0xf00
  41817c:	mov	w1, #0x71b                 	// #1819
  418180:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418184:	add	x0, x0, #0xe20
  418188:	bl	4099a4 <ferror@plt+0x7034>
  41818c:	ldr	w0, [sp, #92]
  418190:	and	w0, w0, #0x80
  418194:	cmp	w0, #0x0
  418198:	b.eq	418388 <ferror@plt+0x15a18>  // b.none
  41819c:	str	xzr, [sp, #80]
  4181a0:	ldr	x0, [sp, #40]
  4181a4:	ldrb	w0, [x0]
  4181a8:	str	w0, [sp, #92]
  4181ac:	ldr	w0, [sp, #92]
  4181b0:	and	w0, w0, #0x80
  4181b4:	cmp	w0, #0x0
  4181b8:	b.eq	4181d8 <ferror@plt+0x15868>  // b.none
  4181bc:	ldr	x0, [sp, #80]
  4181c0:	add	x0, x0, #0x1
  4181c4:	str	x0, [sp, #80]
  4181c8:	ldr	w0, [sp, #92]
  4181cc:	lsl	w0, w0, #1
  4181d0:	str	w0, [sp, #92]
  4181d4:	b	4181ac <ferror@plt+0x1583c>
  4181d8:	ldr	x1, [sp, #80]
  4181dc:	ldr	x0, [sp, #32]
  4181e0:	cmp	x1, x0
  4181e4:	b.hi	418200 <ferror@plt+0x15890>  // b.pmore
  4181e8:	ldr	x0, [sp, #80]
  4181ec:	cmp	x0, #0x1
  4181f0:	b.ls	418200 <ferror@plt+0x15890>  // b.plast
  4181f4:	ldr	x0, [sp, #80]
  4181f8:	cmp	x0, #0x6
  4181fc:	b.ls	418214 <ferror@plt+0x158a4>  // b.plast
  418200:	ldr	x0, [sp, #24]
  418204:	mov	w1, #0xffffffff            	// #-1
  418208:	str	w1, [x0]
  41820c:	mov	w0, #0x0                   	// #0
  418210:	b	418398 <ferror@plt+0x15a28>
  418214:	ldr	x0, [sp, #40]
  418218:	ldrb	w0, [x0]
  41821c:	mov	w2, w0
  418220:	ldr	x0, [sp, #80]
  418224:	mov	w1, w0
  418228:	mov	w0, #0x7                   	// #7
  41822c:	sub	w0, w0, w1
  418230:	mov	w1, #0x1                   	// #1
  418234:	lsl	w0, w1, w0
  418238:	sub	w0, w0, #0x1
  41823c:	and	w0, w2, w0
  418240:	str	w0, [sp, #76]
  418244:	mov	x0, #0x1                   	// #1
  418248:	str	x0, [sp, #64]
  41824c:	ldr	x1, [sp, #64]
  418250:	ldr	x0, [sp, #80]
  418254:	cmp	x1, x0
  418258:	b.cs	4182bc <ferror@plt+0x1594c>  // b.hs, b.nlast
  41825c:	ldr	x1, [sp, #40]
  418260:	ldr	x0, [sp, #64]
  418264:	add	x0, x1, x0
  418268:	ldrb	w0, [x0]
  41826c:	str	w0, [sp, #60]
  418270:	ldr	w0, [sp, #60]
  418274:	and	w0, w0, #0xc0
  418278:	cmp	w0, #0x80
  41827c:	b.eq	418294 <ferror@plt+0x15924>  // b.none
  418280:	ldr	x0, [sp, #24]
  418284:	mov	w1, #0xffffffff            	// #-1
  418288:	str	w1, [x0]
  41828c:	mov	w0, #0x0                   	// #0
  418290:	b	418398 <ferror@plt+0x15a28>
  418294:	ldr	w0, [sp, #76]
  418298:	lsl	w1, w0, #6
  41829c:	ldr	w0, [sp, #60]
  4182a0:	and	w0, w0, #0x3f
  4182a4:	orr	w0, w1, w0
  4182a8:	str	w0, [sp, #76]
  4182ac:	ldr	x0, [sp, #64]
  4182b0:	add	x0, x0, #0x1
  4182b4:	str	x0, [sp, #64]
  4182b8:	b	41824c <ferror@plt+0x158dc>
  4182bc:	ldr	w0, [sp, #76]
  4182c0:	cmp	w0, #0x7f
  4182c4:	b.hi	4182d4 <ferror@plt+0x15964>  // b.pmore
  4182c8:	ldr	x0, [sp, #80]
  4182cc:	cmp	x0, #0x1
  4182d0:	b.hi	418360 <ferror@plt+0x159f0>  // b.pmore
  4182d4:	ldr	w0, [sp, #76]
  4182d8:	cmp	w0, #0x7ff
  4182dc:	b.hi	4182ec <ferror@plt+0x1597c>  // b.pmore
  4182e0:	ldr	x0, [sp, #80]
  4182e4:	cmp	x0, #0x2
  4182e8:	b.hi	418360 <ferror@plt+0x159f0>  // b.pmore
  4182ec:	ldr	w1, [sp, #76]
  4182f0:	mov	w0, #0xffff                	// #65535
  4182f4:	cmp	w1, w0
  4182f8:	b.hi	418308 <ferror@plt+0x15998>  // b.pmore
  4182fc:	ldr	x0, [sp, #80]
  418300:	cmp	x0, #0x3
  418304:	b.hi	418360 <ferror@plt+0x159f0>  // b.pmore
  418308:	ldr	w1, [sp, #76]
  41830c:	mov	w0, #0x1fffff              	// #2097151
  418310:	cmp	w1, w0
  418314:	b.hi	418324 <ferror@plt+0x159b4>  // b.pmore
  418318:	ldr	x0, [sp, #80]
  41831c:	cmp	x0, #0x4
  418320:	b.hi	418360 <ferror@plt+0x159f0>  // b.pmore
  418324:	ldr	w1, [sp, #76]
  418328:	mov	w0, #0x3ffffff             	// #67108863
  41832c:	cmp	w1, w0
  418330:	b.hi	418340 <ferror@plt+0x159d0>  // b.pmore
  418334:	ldr	x0, [sp, #80]
  418338:	cmp	x0, #0x5
  41833c:	b.hi	418360 <ferror@plt+0x159f0>  // b.pmore
  418340:	ldr	w1, [sp, #76]
  418344:	mov	w0, #0xd7ff                	// #55295
  418348:	cmp	w1, w0
  41834c:	b.ls	418374 <ferror@plt+0x15a04>  // b.plast
  418350:	ldr	w1, [sp, #76]
  418354:	mov	w0, #0xdfff                	// #57343
  418358:	cmp	w1, w0
  41835c:	b.hi	418374 <ferror@plt+0x15a04>  // b.pmore
  418360:	ldr	x0, [sp, #24]
  418364:	mov	w1, #0xffffffff            	// #-1
  418368:	str	w1, [x0]
  41836c:	mov	w0, #0x0                   	// #0
  418370:	b	418398 <ferror@plt+0x15a28>
  418374:	ldr	x0, [sp, #24]
  418378:	ldr	w1, [sp, #76]
  41837c:	str	w1, [x0]
  418380:	ldr	x0, [sp, #80]
  418384:	b	418398 <ferror@plt+0x15a28>
  418388:	ldr	x0, [sp, #24]
  41838c:	ldr	w1, [sp, #92]
  418390:	str	w1, [x0]
  418394:	mov	w0, #0x1                   	// #1
  418398:	ldp	x29, x30, [sp], #96
  41839c:	ret
  4183a0:	stp	x29, x30, [sp, #-208]!
  4183a4:	mov	x29, sp
  4183a8:	str	x0, [sp, #24]
  4183ac:	ldr	x0, [sp, #24]
  4183b0:	str	x0, [sp, #152]
  4183b4:	ldr	x0, [sp, #24]
  4183b8:	bl	402330 <strlen@plt>
  4183bc:	str	x0, [sp, #144]
  4183c0:	mov	w0, #0x1                   	// #1
  4183c4:	strb	w0, [sp, #207]
  4183c8:	mov	w0, #0x1                   	// #1
  4183cc:	strb	w0, [sp, #206]
  4183d0:	str	xzr, [sp, #192]
  4183d4:	ldr	x1, [sp, #192]
  4183d8:	ldr	x0, [sp, #144]
  4183dc:	cmp	x1, x0
  4183e0:	b.cs	418474 <ferror@plt+0x15b04>  // b.hs, b.nlast
  4183e4:	ldr	x1, [sp, #152]
  4183e8:	ldr	x0, [sp, #192]
  4183ec:	add	x3, x1, x0
  4183f0:	ldr	x1, [sp, #144]
  4183f4:	ldr	x0, [sp, #192]
  4183f8:	sub	x0, x1, x0
  4183fc:	add	x1, sp, #0x54
  418400:	mov	x2, x1
  418404:	mov	x1, x0
  418408:	mov	x0, x3
  41840c:	bl	418148 <ferror@plt+0x157d8>
  418410:	sxtw	x0, w0
  418414:	str	x0, [sp, #136]
  418418:	ldr	x0, [sp, #136]
  41841c:	cmp	x0, #0x0
  418420:	b.eq	418448 <ferror@plt+0x15ad8>  // b.none
  418424:	ldr	w0, [sp, #84]
  418428:	cmp	w0, #0x1f
  41842c:	b.ls	418448 <ferror@plt+0x15ad8>  // b.plast
  418430:	ldr	w0, [sp, #84]
  418434:	cmp	w0, #0x7e
  418438:	b.ls	418450 <ferror@plt+0x15ae0>  // b.plast
  41843c:	ldr	w0, [sp, #84]
  418440:	cmp	w0, #0x9f
  418444:	b.hi	418450 <ferror@plt+0x15ae0>  // b.pmore
  418448:	strb	wzr, [sp, #207]
  41844c:	b	418474 <ferror@plt+0x15b04>
  418450:	ldr	x0, [sp, #136]
  418454:	cmp	x0, #0x1
  418458:	b.ls	418460 <ferror@plt+0x15af0>  // b.plast
  41845c:	strb	wzr, [sp, #206]
  418460:	ldr	x1, [sp, #192]
  418464:	ldr	x0, [sp, #136]
  418468:	add	x0, x1, x0
  41846c:	str	x0, [sp, #192]
  418470:	b	4183d4 <ferror@plt+0x15a64>
  418474:	ldrb	w0, [sp, #207]
  418478:	eor	w0, w0, #0x1
  41847c:	and	w0, w0, #0xff
  418480:	cmp	w0, #0x0
  418484:	b.eq	418568 <ferror@plt+0x15bf8>  // b.none
  418488:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41848c:	add	x0, x0, #0x658
  418490:	ldr	x1, [x0]
  418494:	ldr	x0, [sp, #144]
  418498:	lsl	x0, x0, #2
  41849c:	add	x0, x0, #0x1
  4184a0:	blr	x1
  4184a4:	str	x0, [sp, #88]
  4184a8:	ldr	x0, [sp, #88]
  4184ac:	str	x0, [sp, #184]
  4184b0:	str	xzr, [sp, #192]
  4184b4:	ldr	x1, [sp, #192]
  4184b8:	ldr	x0, [sp, #144]
  4184bc:	cmp	x1, x0
  4184c0:	b.cs	418558 <ferror@plt+0x15be8>  // b.hs, b.nlast
  4184c4:	ldr	x1, [sp, #152]
  4184c8:	ldr	x0, [sp, #192]
  4184cc:	add	x0, x1, x0
  4184d0:	ldrb	w0, [x0]
  4184d4:	cmp	w0, #0x1f
  4184d8:	b.ls	418518 <ferror@plt+0x15ba8>  // b.plast
  4184dc:	ldr	x1, [sp, #152]
  4184e0:	ldr	x0, [sp, #192]
  4184e4:	add	x0, x1, x0
  4184e8:	ldrb	w0, [x0]
  4184ec:	cmp	w0, #0x7e
  4184f0:	b.hi	418518 <ferror@plt+0x15ba8>  // b.pmore
  4184f4:	ldr	x1, [sp, #152]
  4184f8:	ldr	x0, [sp, #192]
  4184fc:	add	x1, x1, x0
  418500:	ldr	x0, [sp, #184]
  418504:	add	x2, x0, #0x1
  418508:	str	x2, [sp, #184]
  41850c:	ldrb	w1, [x1]
  418510:	strb	w1, [x0]
  418514:	b	418548 <ferror@plt+0x15bd8>
  418518:	ldr	x1, [sp, #152]
  41851c:	ldr	x0, [sp, #192]
  418520:	add	x0, x1, x0
  418524:	ldrb	w0, [x0]
  418528:	mov	w2, w0
  41852c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418530:	add	x1, x0, #0xf18
  418534:	ldr	x0, [sp, #184]
  418538:	bl	4023d0 <sprintf@plt>
  41853c:	ldr	x0, [sp, #184]
  418540:	add	x0, x0, #0x4
  418544:	str	x0, [sp, #184]
  418548:	ldr	x0, [sp, #192]
  41854c:	add	x0, x0, #0x1
  418550:	str	x0, [sp, #192]
  418554:	b	4184b4 <ferror@plt+0x15b44>
  418558:	ldr	x0, [sp, #184]
  41855c:	strb	wzr, [x0]
  418560:	ldr	x0, [sp, #88]
  418564:	b	418888 <ferror@plt+0x15f18>
  418568:	ldrb	w0, [sp, #206]
  41856c:	cmp	w0, #0x0
  418570:	b.ne	418588 <ferror@plt+0x15c18>  // b.any
  418574:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418578:	add	x0, x0, #0x998
  41857c:	ldrb	w0, [x0]
  418580:	cmp	w0, #0x0
  418584:	b.eq	418590 <ferror@plt+0x15c20>  // b.none
  418588:	ldr	x0, [sp, #24]
  41858c:	b	418888 <ferror@plt+0x15f18>
  418590:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418594:	add	x0, x0, #0x990
  418598:	ldr	x0, [x0]
  41859c:	cmp	x0, #0x0
  4185a0:	b.eq	418798 <ferror@plt+0x15e28>  // b.none
  4185a4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4185a8:	add	x0, x0, #0x990
  4185ac:	ldr	x2, [x0]
  4185b0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4185b4:	add	x1, x0, #0xf20
  4185b8:	mov	x0, x2
  4185bc:	bl	4027c0 <iconv_open@plt>
  4185c0:	str	x0, [sp, #128]
  4185c4:	mov	w0, #0x1                   	// #1
  4185c8:	strb	w0, [sp, #183]
  4185cc:	str	xzr, [sp, #120]
  4185d0:	ldr	x0, [sp, #128]
  4185d4:	cmn	x0, #0x1
  4185d8:	b.eq	418798 <ferror@plt+0x15e28>  // b.none
  4185dc:	ldr	x0, [sp, #144]
  4185e0:	lsl	x0, x0, #2
  4185e4:	add	x0, x0, #0x1
  4185e8:	str	x0, [sp, #168]
  4185ec:	ldr	x0, [sp, #24]
  4185f0:	str	x0, [sp, #72]
  4185f4:	ldr	x0, [sp, #144]
  4185f8:	str	x0, [sp, #56]
  4185fc:	ldr	x0, [sp, #168]
  418600:	sub	x0, x0, #0x1
  418604:	str	x0, [sp, #48]
  418608:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41860c:	add	x0, x0, #0x658
  418610:	ldr	x1, [x0]
  418614:	ldr	x0, [sp, #168]
  418618:	blr	x1
  41861c:	str	x0, [sp, #120]
  418620:	ldr	x0, [sp, #120]
  418624:	str	x0, [sp, #64]
  418628:	mov	x4, #0x0                   	// #0
  41862c:	mov	x3, #0x0                   	// #0
  418630:	mov	x2, #0x0                   	// #0
  418634:	mov	x1, #0x0                   	// #0
  418638:	ldr	x0, [sp, #128]
  41863c:	bl	4026e0 <iconv@plt>
  418640:	cmn	x0, #0x1
  418644:	cset	w0, eq  // eq = none
  418648:	and	w0, w0, #0xff
  41864c:	cmp	w0, #0x0
  418650:	b.eq	41865c <ferror@plt+0x15cec>  // b.none
  418654:	strb	wzr, [sp, #183]
  418658:	b	418774 <ferror@plt+0x15e04>
  41865c:	add	x3, sp, #0x30
  418660:	add	x2, sp, #0x40
  418664:	add	x1, sp, #0x38
  418668:	add	x0, sp, #0x48
  41866c:	mov	x4, x3
  418670:	mov	x3, x2
  418674:	mov	x2, x1
  418678:	mov	x1, x0
  41867c:	ldr	x0, [sp, #128]
  418680:	bl	4026e0 <iconv@plt>
  418684:	str	x0, [sp, #112]
  418688:	ldr	x0, [sp, #112]
  41868c:	cmn	x0, #0x1
  418690:	b.eq	4186a0 <ferror@plt+0x15d30>  // b.none
  418694:	ldr	x0, [sp, #56]
  418698:	cmp	x0, #0x0
  41869c:	b.eq	4186e0 <ferror@plt+0x15d70>  // b.none
  4186a0:	bl	4028c0 <__errno_location@plt>
  4186a4:	ldr	w0, [x0]
  4186a8:	cmp	w0, #0x7
  4186ac:	b.ne	4186d8 <ferror@plt+0x15d68>  // b.any
  4186b0:	ldr	x0, [sp, #168]
  4186b4:	lsl	x0, x0, #1
  4186b8:	str	x0, [sp, #168]
  4186bc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4186c0:	add	x0, x0, #0x660
  4186c4:	ldr	x1, [x0]
  4186c8:	ldr	x0, [sp, #120]
  4186cc:	blr	x1
  4186d0:	str	xzr, [sp, #120]
  4186d4:	b	41878c <ferror@plt+0x15e1c>
  4186d8:	strb	wzr, [sp, #183]
  4186dc:	b	418774 <ferror@plt+0x15e04>
  4186e0:	ldr	x0, [sp, #112]
  4186e4:	cmp	x0, #0x0
  4186e8:	b.eq	4186f4 <ferror@plt+0x15d84>  // b.none
  4186ec:	strb	wzr, [sp, #183]
  4186f0:	b	418774 <ferror@plt+0x15e04>
  4186f4:	add	x1, sp, #0x30
  4186f8:	add	x0, sp, #0x40
  4186fc:	mov	x4, x1
  418700:	mov	x3, x0
  418704:	mov	x2, #0x0                   	// #0
  418708:	mov	x1, #0x0                   	// #0
  41870c:	ldr	x0, [sp, #128]
  418710:	bl	4026e0 <iconv@plt>
  418714:	cmn	x0, #0x1
  418718:	cset	w0, eq  // eq = none
  41871c:	and	w0, w0, #0xff
  418720:	cmp	w0, #0x0
  418724:	b.eq	418768 <ferror@plt+0x15df8>  // b.none
  418728:	bl	4028c0 <__errno_location@plt>
  41872c:	ldr	w0, [x0]
  418730:	cmp	w0, #0x7
  418734:	b.ne	418760 <ferror@plt+0x15df0>  // b.any
  418738:	ldr	x0, [sp, #168]
  41873c:	lsl	x0, x0, #1
  418740:	str	x0, [sp, #168]
  418744:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418748:	add	x0, x0, #0x660
  41874c:	ldr	x1, [x0]
  418750:	ldr	x0, [sp, #120]
  418754:	blr	x1
  418758:	str	xzr, [sp, #120]
  41875c:	b	41878c <ferror@plt+0x15e1c>
  418760:	strb	wzr, [sp, #183]
  418764:	b	418774 <ferror@plt+0x15e04>
  418768:	ldr	x0, [sp, #64]
  41876c:	strb	wzr, [x0]
  418770:	nop
  418774:	ldr	x0, [sp, #128]
  418778:	bl	402390 <iconv_close@plt>
  41877c:	ldrb	w0, [sp, #183]
  418780:	cmp	w0, #0x0
  418784:	b.ne	418790 <ferror@plt+0x15e20>  // b.any
  418788:	b	418798 <ferror@plt+0x15e28>
  41878c:	b	4185ec <ferror@plt+0x15c7c>
  418790:	ldr	x0, [sp, #120]
  418794:	b	418888 <ferror@plt+0x15f18>
  418798:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41879c:	add	x0, x0, #0x658
  4187a0:	ldr	x2, [x0]
  4187a4:	ldr	x1, [sp, #144]
  4187a8:	mov	x0, x1
  4187ac:	lsl	x0, x0, #2
  4187b0:	add	x0, x0, x1
  4187b4:	lsl	x0, x0, #1
  4187b8:	add	x0, x0, #0x1
  4187bc:	blr	x2
  4187c0:	str	x0, [sp, #104]
  4187c4:	ldr	x0, [sp, #104]
  4187c8:	str	x0, [sp, #160]
  4187cc:	str	xzr, [sp, #192]
  4187d0:	ldr	x1, [sp, #192]
  4187d4:	ldr	x0, [sp, #144]
  4187d8:	cmp	x1, x0
  4187dc:	b.cs	41887c <ferror@plt+0x15f0c>  // b.hs, b.nlast
  4187e0:	ldr	x1, [sp, #152]
  4187e4:	ldr	x0, [sp, #192]
  4187e8:	add	x3, x1, x0
  4187ec:	ldr	x1, [sp, #144]
  4187f0:	ldr	x0, [sp, #192]
  4187f4:	sub	x0, x1, x0
  4187f8:	add	x1, sp, #0x2c
  4187fc:	mov	x2, x1
  418800:	mov	x1, x0
  418804:	mov	x0, x3
  418808:	bl	418148 <ferror@plt+0x157d8>
  41880c:	sxtw	x0, w0
  418810:	str	x0, [sp, #96]
  418814:	ldr	x0, [sp, #96]
  418818:	cmp	x0, #0x1
  41881c:	b.ne	418844 <ferror@plt+0x15ed4>  // b.any
  418820:	ldr	x1, [sp, #152]
  418824:	ldr	x0, [sp, #192]
  418828:	add	x1, x1, x0
  41882c:	ldr	x0, [sp, #160]
  418830:	add	x2, x0, #0x1
  418834:	str	x2, [sp, #160]
  418838:	ldrb	w1, [x1]
  41883c:	strb	w1, [x0]
  418840:	b	418868 <ferror@plt+0x15ef8>
  418844:	ldr	w0, [sp, #44]
  418848:	mov	w2, w0
  41884c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418850:	add	x1, x0, #0xf28
  418854:	ldr	x0, [sp, #160]
  418858:	bl	4023d0 <sprintf@plt>
  41885c:	ldr	x0, [sp, #160]
  418860:	add	x0, x0, #0xa
  418864:	str	x0, [sp, #160]
  418868:	ldr	x1, [sp, #192]
  41886c:	ldr	x0, [sp, #96]
  418870:	add	x0, x1, x0
  418874:	str	x0, [sp, #192]
  418878:	b	4187d0 <ferror@plt+0x15e60>
  41887c:	ldr	x0, [sp, #160]
  418880:	strb	wzr, [x0]
  418884:	ldr	x0, [sp, #104]
  418888:	ldp	x29, x30, [sp], #208
  41888c:	ret
  418890:	stp	x29, x30, [sp, #-32]!
  418894:	mov	x29, sp
  418898:	str	x0, [sp, #24]
  41889c:	str	x1, [sp, #16]
  4188a0:	ldr	x0, [sp, #24]
  4188a4:	ldr	x0, [x0, #8]
  4188a8:	add	x3, x0, #0xcc
  4188ac:	ldr	x2, [sp, #16]
  4188b0:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  4188b4:	add	x1, x0, #0xde8
  4188b8:	mov	x0, x3
  4188bc:	bl	4023d0 <sprintf@plt>
  4188c0:	ldr	x0, [sp, #24]
  4188c4:	ldr	x0, [x0, #8]
  4188c8:	add	x0, x0, #0xcc
  4188cc:	mov	x1, x0
  4188d0:	ldr	x0, [sp, #24]
  4188d4:	bl	417e58 <ferror@plt+0x154e8>
  4188d8:	nop
  4188dc:	ldp	x29, x30, [sp], #32
  4188e0:	ret
  4188e4:	stp	x29, x30, [sp, #-48]!
  4188e8:	mov	x29, sp
  4188ec:	str	x0, [sp, #24]
  4188f0:	str	x1, [sp, #16]
  4188f4:	ldr	x0, [sp, #16]
  4188f8:	bl	418afc <ferror@plt+0x1618c>
  4188fc:	and	w0, w0, #0xff
  418900:	cmp	w0, #0x0
  418904:	b.eq	418924 <ferror@plt+0x15fb4>  // b.none
  418908:	ldr	x0, [sp, #16]
  41890c:	ldrh	w0, [x0]
  418910:	and	x0, x0, #0xffff
  418914:	mov	x1, x0
  418918:	ldr	x0, [sp, #24]
  41891c:	bl	418890 <ferror@plt+0x15f20>
  418920:	b	418990 <ferror@plt+0x16020>
  418924:	mov	w1, #0x5b                  	// #91
  418928:	ldr	x0, [sp, #24]
  41892c:	bl	417d58 <ferror@plt+0x153e8>
  418930:	str	wzr, [sp, #44]
  418934:	ldr	w0, [sp, #44]
  418938:	cmp	w0, #0x1
  41893c:	b.hi	418984 <ferror@plt+0x16014>  // b.pmore
  418940:	ldr	w0, [sp, #44]
  418944:	cmp	w0, #0x0
  418948:	b.eq	418958 <ferror@plt+0x15fe8>  // b.none
  41894c:	mov	w1, #0x2c                  	// #44
  418950:	ldr	x0, [sp, #24]
  418954:	bl	417d58 <ferror@plt+0x153e8>
  418958:	ldr	x0, [sp, #16]
  41895c:	ldr	w1, [sp, #44]
  418960:	ldrh	w0, [x0, x1, lsl #1]
  418964:	and	x0, x0, #0xffff
  418968:	mov	x1, x0
  41896c:	ldr	x0, [sp, #24]
  418970:	bl	418890 <ferror@plt+0x15f20>
  418974:	ldr	w0, [sp, #44]
  418978:	add	w0, w0, #0x1
  41897c:	str	w0, [sp, #44]
  418980:	b	418934 <ferror@plt+0x15fc4>
  418984:	mov	w1, #0x5d                  	// #93
  418988:	ldr	x0, [sp, #24]
  41898c:	bl	417d58 <ferror@plt+0x153e8>
  418990:	nop
  418994:	ldp	x29, x30, [sp], #48
  418998:	ret
  41899c:	stp	x29, x30, [sp, #-48]!
  4189a0:	mov	x29, sp
  4189a4:	str	x0, [sp, #24]
  4189a8:	str	x1, [sp, #16]
  4189ac:	ldr	x0, [sp, #16]
  4189b0:	bl	418b50 <ferror@plt+0x161e0>
  4189b4:	and	w0, w0, #0xff
  4189b8:	cmp	w0, #0x0
  4189bc:	b.eq	4189d8 <ferror@plt+0x16068>  // b.none
  4189c0:	ldr	x0, [sp, #16]
  4189c4:	ldr	x0, [x0]
  4189c8:	mov	x1, x0
  4189cc:	ldr	x0, [sp, #24]
  4189d0:	bl	418890 <ferror@plt+0x15f20>
  4189d4:	b	418a40 <ferror@plt+0x160d0>
  4189d8:	mov	w1, #0x5b                  	// #91
  4189dc:	ldr	x0, [sp, #24]
  4189e0:	bl	417d58 <ferror@plt+0x153e8>
  4189e4:	str	wzr, [sp, #44]
  4189e8:	ldr	w0, [sp, #44]
  4189ec:	cmp	w0, #0x1
  4189f0:	b.hi	418a34 <ferror@plt+0x160c4>  // b.pmore
  4189f4:	ldr	w0, [sp, #44]
  4189f8:	cmp	w0, #0x0
  4189fc:	b.eq	418a0c <ferror@plt+0x1609c>  // b.none
  418a00:	mov	w1, #0x2c                  	// #44
  418a04:	ldr	x0, [sp, #24]
  418a08:	bl	417d58 <ferror@plt+0x153e8>
  418a0c:	ldr	x0, [sp, #16]
  418a10:	ldr	w1, [sp, #44]
  418a14:	ldr	x0, [x0, x1, lsl #3]
  418a18:	mov	x1, x0
  418a1c:	ldr	x0, [sp, #24]
  418a20:	bl	418890 <ferror@plt+0x15f20>
  418a24:	ldr	w0, [sp, #44]
  418a28:	add	w0, w0, #0x1
  418a2c:	str	w0, [sp, #44]
  418a30:	b	4189e8 <ferror@plt+0x16078>
  418a34:	mov	w1, #0x5d                  	// #93
  418a38:	ldr	x0, [sp, #24]
  418a3c:	bl	417d58 <ferror@plt+0x153e8>
  418a40:	nop
  418a44:	ldp	x29, x30, [sp], #48
  418a48:	ret
  418a4c:	stp	x29, x30, [sp, #-48]!
  418a50:	mov	x29, sp
  418a54:	str	x0, [sp, #24]
  418a58:	str	x1, [sp, #16]
  418a5c:	ldr	x0, [sp, #16]
  418a60:	bl	418ba4 <ferror@plt+0x16234>
  418a64:	and	w0, w0, #0xff
  418a68:	cmp	w0, #0x0
  418a6c:	b.eq	418a88 <ferror@plt+0x16118>  // b.none
  418a70:	ldr	x0, [sp, #16]
  418a74:	ldr	x0, [x0]
  418a78:	mov	x1, x0
  418a7c:	ldr	x0, [sp, #24]
  418a80:	bl	418890 <ferror@plt+0x15f20>
  418a84:	b	418af0 <ferror@plt+0x16180>
  418a88:	mov	w1, #0x5b                  	// #91
  418a8c:	ldr	x0, [sp, #24]
  418a90:	bl	417d58 <ferror@plt+0x153e8>
  418a94:	str	wzr, [sp, #44]
  418a98:	ldr	w0, [sp, #44]
  418a9c:	cmp	w0, #0x1
  418aa0:	b.hi	418ae4 <ferror@plt+0x16174>  // b.pmore
  418aa4:	ldr	w0, [sp, #44]
  418aa8:	cmp	w0, #0x0
  418aac:	b.eq	418abc <ferror@plt+0x1614c>  // b.none
  418ab0:	mov	w1, #0x2c                  	// #44
  418ab4:	ldr	x0, [sp, #24]
  418ab8:	bl	417d58 <ferror@plt+0x153e8>
  418abc:	ldr	x0, [sp, #16]
  418ac0:	ldr	w1, [sp, #44]
  418ac4:	ldr	x0, [x0, x1, lsl #3]
  418ac8:	mov	x1, x0
  418acc:	ldr	x0, [sp, #24]
  418ad0:	bl	418890 <ferror@plt+0x15f20>
  418ad4:	ldr	w0, [sp, #44]
  418ad8:	add	w0, w0, #0x1
  418adc:	str	w0, [sp, #44]
  418ae0:	b	418a98 <ferror@plt+0x16128>
  418ae4:	mov	w1, #0x5d                  	// #93
  418ae8:	ldr	x0, [sp, #24]
  418aec:	bl	417d58 <ferror@plt+0x153e8>
  418af0:	nop
  418af4:	ldp	x29, x30, [sp], #48
  418af8:	ret
  418afc:	sub	sp, sp, #0x20
  418b00:	str	x0, [sp, #8]
  418b04:	mov	w0, #0x1                   	// #1
  418b08:	str	w0, [sp, #28]
  418b0c:	ldr	w0, [sp, #28]
  418b10:	cmp	w0, #0x1
  418b14:	b.hi	418b44 <ferror@plt+0x161d4>  // b.pmore
  418b18:	ldr	x0, [sp, #8]
  418b1c:	ldr	w1, [sp, #28]
  418b20:	ldrh	w0, [x0, x1, lsl #1]
  418b24:	cmp	w0, #0x0
  418b28:	b.eq	418b34 <ferror@plt+0x161c4>  // b.none
  418b2c:	mov	w0, #0x0                   	// #0
  418b30:	b	418b48 <ferror@plt+0x161d8>
  418b34:	ldr	w0, [sp, #28]
  418b38:	add	w0, w0, #0x1
  418b3c:	str	w0, [sp, #28]
  418b40:	b	418b0c <ferror@plt+0x1619c>
  418b44:	mov	w0, #0x1                   	// #1
  418b48:	add	sp, sp, #0x20
  418b4c:	ret
  418b50:	sub	sp, sp, #0x20
  418b54:	str	x0, [sp, #8]
  418b58:	mov	w0, #0x1                   	// #1
  418b5c:	str	w0, [sp, #28]
  418b60:	ldr	w0, [sp, #28]
  418b64:	cmp	w0, #0x1
  418b68:	b.hi	418b98 <ferror@plt+0x16228>  // b.pmore
  418b6c:	ldr	x0, [sp, #8]
  418b70:	ldr	w1, [sp, #28]
  418b74:	ldr	x0, [x0, x1, lsl #3]
  418b78:	cmp	x0, #0x0
  418b7c:	b.eq	418b88 <ferror@plt+0x16218>  // b.none
  418b80:	mov	w0, #0x0                   	// #0
  418b84:	b	418b9c <ferror@plt+0x1622c>
  418b88:	ldr	w0, [sp, #28]
  418b8c:	add	w0, w0, #0x1
  418b90:	str	w0, [sp, #28]
  418b94:	b	418b60 <ferror@plt+0x161f0>
  418b98:	mov	w0, #0x1                   	// #1
  418b9c:	add	sp, sp, #0x20
  418ba0:	ret
  418ba4:	sub	sp, sp, #0x20
  418ba8:	str	x0, [sp, #8]
  418bac:	mov	w0, #0x1                   	// #1
  418bb0:	str	w0, [sp, #28]
  418bb4:	ldr	w0, [sp, #28]
  418bb8:	cmp	w0, #0x1
  418bbc:	b.hi	418bec <ferror@plt+0x1627c>  // b.pmore
  418bc0:	ldr	x0, [sp, #8]
  418bc4:	ldr	w1, [sp, #28]
  418bc8:	ldr	x0, [x0, x1, lsl #3]
  418bcc:	cmp	x0, #0x0
  418bd0:	b.eq	418bdc <ferror@plt+0x1626c>  // b.none
  418bd4:	mov	w0, #0x0                   	// #0
  418bd8:	b	418bf0 <ferror@plt+0x16280>
  418bdc:	ldr	w0, [sp, #28]
  418be0:	add	w0, w0, #0x1
  418be4:	str	w0, [sp, #28]
  418be8:	b	418bb4 <ferror@plt+0x16244>
  418bec:	mov	w0, #0x1                   	// #1
  418bf0:	add	sp, sp, #0x20
  418bf4:	ret
  418bf8:	stp	x29, x30, [sp, #-16]!
  418bfc:	mov	x29, sp
  418c00:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418c04:	add	x1, x0, #0xfe0
  418c08:	mov	w0, #0x0                   	// #0
  418c0c:	bl	402960 <setlocale@plt>
  418c10:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418c14:	add	x1, x0, #0xfe0
  418c18:	mov	w0, #0x5                   	// #5
  418c1c:	bl	402960 <setlocale@plt>
  418c20:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418c24:	add	x1, x0, #0xfe8
  418c28:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418c2c:	add	x0, x0, #0x0
  418c30:	bl	4024f0 <bindtextdomain@plt>
  418c34:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418c38:	add	x0, x0, #0x0
  418c3c:	bl	4026b0 <textdomain@plt>
  418c40:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418c44:	add	x0, x0, #0x8
  418c48:	bl	402930 <gettext@plt>
  418c4c:	mov	x1, x0
  418c50:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418c54:	add	x0, x0, #0x6a0
  418c58:	str	x1, [x0]
  418c5c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418c60:	add	x0, x0, #0xfd8
  418c64:	bl	402930 <gettext@plt>
  418c68:	mov	x1, x0
  418c6c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418c70:	add	x0, x0, #0x6a8
  418c74:	str	x1, [x0]
  418c78:	mov	w0, #0xe                   	// #14
  418c7c:	bl	402480 <nl_langinfo@plt>
  418c80:	mov	x1, x0
  418c84:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418c88:	add	x0, x0, #0x990
  418c8c:	str	x1, [x0]
  418c90:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418c94:	add	x0, x0, #0x990
  418c98:	ldr	x0, [x0]
  418c9c:	cmp	x0, #0x0
  418ca0:	b.eq	418cfc <ferror@plt+0x1638c>  // b.none
  418ca4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418ca8:	add	x0, x0, #0x990
  418cac:	ldr	x2, [x0]
  418cb0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418cb4:	add	x1, x0, #0x10
  418cb8:	mov	x0, x2
  418cbc:	bl	402570 <strcasecmp@plt>
  418cc0:	cmp	w0, #0x0
  418cc4:	b.eq	418cec <ferror@plt+0x1637c>  // b.none
  418cc8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418ccc:	add	x0, x0, #0x990
  418cd0:	ldr	x2, [x0]
  418cd4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418cd8:	add	x1, x0, #0x18
  418cdc:	mov	x0, x2
  418ce0:	bl	402570 <strcasecmp@plt>
  418ce4:	cmp	w0, #0x0
  418ce8:	b.ne	418cfc <ferror@plt+0x1638c>  // b.any
  418cec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418cf0:	add	x0, x0, #0x998
  418cf4:	mov	w1, #0x1                   	// #1
  418cf8:	strb	w1, [x0]
  418cfc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418d00:	add	x0, x0, #0x6a0
  418d04:	ldr	x2, [x0]
  418d08:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418d0c:	add	x1, x0, #0x8
  418d10:	mov	x0, x2
  418d14:	bl	4026d0 <strcmp@plt>
  418d18:	cmp	w0, #0x0
  418d1c:	b.ne	418d94 <ferror@plt+0x16424>  // b.any
  418d20:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418d24:	add	x0, x0, #0x6a8
  418d28:	ldr	x2, [x0]
  418d2c:	adrp	x0, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418d30:	add	x1, x0, #0xfd8
  418d34:	mov	x0, x2
  418d38:	bl	4026d0 <strcmp@plt>
  418d3c:	cmp	w0, #0x0
  418d40:	b.ne	418d94 <ferror@plt+0x16424>  // b.any
  418d44:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418d48:	add	x0, x0, #0x6a0
  418d4c:	adrp	x1, 481000 <_obstack_memory_used@@Base+0x11a9c>
  418d50:	add	x1, x1, #0xfd8
  418d54:	str	x1, [x0]
  418d58:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418d5c:	add	x0, x0, #0x998
  418d60:	ldrb	w0, [x0]
  418d64:	cmp	w0, #0x0
  418d68:	b.eq	418d94 <ferror@plt+0x16424>  // b.none
  418d6c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418d70:	add	x0, x0, #0x6a0
  418d74:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418d78:	add	x1, x1, #0x20
  418d7c:	str	x1, [x0]
  418d80:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418d84:	add	x0, x0, #0x6a8
  418d88:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418d8c:	add	x1, x1, #0x28
  418d90:	str	x1, [x0]
  418d94:	nop
  418d98:	ldp	x29, x30, [sp], #16
  418d9c:	ret
  418da0:	stp	x29, x30, [sp, #-48]!
  418da4:	mov	x29, sp
  418da8:	str	x0, [x29, #24]
  418dac:	mov	x2, #0x0                   	// #0
  418db0:	ldr	x1, [x29, #24]
  418db4:	mov	x0, #0x0                   	// #0
  418db8:	bl	402350 <mbstowcs@plt>
  418dbc:	str	x0, [x29, #40]
  418dc0:	ldr	x0, [x29, #40]
  418dc4:	add	x0, x0, #0x1
  418dc8:	lsl	x0, x0, #2
  418dcc:	add	x0, x0, #0xf
  418dd0:	lsr	x0, x0, #4
  418dd4:	lsl	x0, x0, #4
  418dd8:	sub	sp, sp, x0
  418ddc:	mov	x0, sp
  418de0:	add	x0, x0, #0xf
  418de4:	lsr	x0, x0, #4
  418de8:	lsl	x0, x0, #4
  418dec:	str	x0, [x29, #32]
  418df0:	ldr	x0, [x29, #40]
  418df4:	add	x0, x0, #0x1
  418df8:	mov	x2, x0
  418dfc:	ldr	x1, [x29, #24]
  418e00:	ldr	x0, [x29, #32]
  418e04:	bl	402350 <mbstowcs@plt>
  418e08:	ldr	x1, [x29, #40]
  418e0c:	ldr	x0, [x29, #32]
  418e10:	bl	4024d0 <wcswidth@plt>
  418e14:	sxtw	x0, w0
  418e18:	mov	sp, x29
  418e1c:	ldp	x29, x30, [sp], #48
  418e20:	ret
  418e24:	stp	x29, x30, [sp, #-48]!
  418e28:	mov	x29, sp
  418e2c:	str	x0, [sp, #24]
  418e30:	ldr	x0, [sp, #24]
  418e34:	bl	418da0 <ferror@plt+0x16430>
  418e38:	str	x0, [sp, #40]
  418e3c:	ldr	x0, [sp, #40]
  418e40:	add	x0, x0, #0x1
  418e44:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  418e48:	str	x0, [sp, #32]
  418e4c:	ldr	x2, [sp, #40]
  418e50:	mov	w1, #0x20                  	// #32
  418e54:	ldr	x0, [sp, #32]
  418e58:	bl	402530 <memset@plt>
  418e5c:	ldr	x1, [sp, #32]
  418e60:	ldr	x0, [sp, #40]
  418e64:	add	x0, x1, x0
  418e68:	strb	wzr, [x0]
  418e6c:	ldr	x0, [sp, #32]
  418e70:	ldp	x29, x30, [sp], #48
  418e74:	ret
  418e78:	stp	x29, x30, [sp, #-64]!
  418e7c:	mov	x29, sp
  418e80:	str	x0, [sp, #40]
  418e84:	str	x1, [sp, #32]
  418e88:	str	x2, [sp, #24]
  418e8c:	str	x3, [sp, #16]
  418e90:	mov	x6, #0x0                   	// #0
  418e94:	mov	w5, #0x0                   	// #0
  418e98:	mov	x4, #0x0                   	// #0
  418e9c:	mov	w3, #0x0                   	// #0
  418ea0:	mov	w2, #0x3                   	// #3
  418ea4:	ldr	x1, [sp, #32]
  418ea8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418eac:	add	x0, x0, #0x9a8
  418eb0:	bl	41a12c <ferror@plt+0x177bc>
  418eb4:	ldr	x1, [sp, #24]
  418eb8:	ldr	x0, [sp, #16]
  418ebc:	mul	x0, x1, x0
  418ec0:	ldr	x2, [sp, #32]
  418ec4:	mov	x1, x0
  418ec8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418ecc:	add	x0, x0, #0x9a8
  418ed0:	bl	41a19c <ferror@plt+0x1782c>
  418ed4:	str	x0, [sp, #56]
  418ed8:	ldr	x0, [sp, #56]
  418edc:	ldr	x1, [sp, #16]
  418ee0:	str	x1, [x0, #48]
  418ee4:	ldr	x0, [sp, #56]
  418ee8:	ldr	x1, [x0, #32]
  418eec:	ldr	x0, [sp, #24]
  418ef0:	add	x1, x1, x0
  418ef4:	ldr	x0, [sp, #56]
  418ef8:	str	x1, [x0, #32]
  418efc:	ldr	x0, [sp, #56]
  418f00:	ldr	x1, [x0, #40]
  418f04:	ldr	x0, [sp, #56]
  418f08:	ldr	x0, [x0, #32]
  418f0c:	cmp	x1, x0
  418f10:	b.cs	418f24 <ferror@plt+0x165b4>  // b.hs, b.nlast
  418f14:	ldr	x0, [sp, #56]
  418f18:	ldr	x1, [x0, #32]
  418f1c:	ldr	x0, [sp, #56]
  418f20:	str	x1, [x0, #40]
  418f24:	nop
  418f28:	ldp	x29, x30, [sp], #64
  418f2c:	ret
  418f30:	stp	x29, x30, [sp, #-80]!
  418f34:	mov	x29, sp
  418f38:	str	x0, [sp, #56]
  418f3c:	str	x1, [sp, #48]
  418f40:	str	x2, [sp, #40]
  418f44:	str	x3, [sp, #32]
  418f48:	strb	w4, [sp, #31]
  418f4c:	ldr	x1, [sp, #48]
  418f50:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418f54:	add	x0, x0, #0x9a8
  418f58:	bl	41a1fc <ferror@plt+0x1788c>
  418f5c:	and	w0, w0, #0xff
  418f60:	eor	w0, w0, #0x1
  418f64:	and	w0, w0, #0xff
  418f68:	cmp	w0, #0x0
  418f6c:	b.eq	418f94 <ferror@plt+0x16624>  // b.none
  418f70:	mov	x6, #0x0                   	// #0
  418f74:	mov	w5, #0x0                   	// #0
  418f78:	mov	x4, #0x0                   	// #0
  418f7c:	mov	w3, #0x0                   	// #0
  418f80:	mov	w2, #0x3                   	// #3
  418f84:	ldr	x1, [sp, #48]
  418f88:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418f8c:	add	x0, x0, #0x9a8
  418f90:	bl	41a12c <ferror@plt+0x177bc>
  418f94:	ldrb	w3, [sp, #31]
  418f98:	ldr	x2, [sp, #40]
  418f9c:	ldr	x1, [sp, #48]
  418fa0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  418fa4:	add	x0, x0, #0x9a8
  418fa8:	bl	41a230 <ferror@plt+0x178c0>
  418fac:	str	x0, [sp, #72]
  418fb0:	ldr	x0, [sp, #72]
  418fb4:	ldr	x1, [x0, #32]
  418fb8:	ldr	x0, [sp, #32]
  418fbc:	sub	x1, x1, x0
  418fc0:	ldr	x0, [sp, #72]
  418fc4:	str	x1, [x0, #32]
  418fc8:	nop
  418fcc:	ldp	x29, x30, [sp], #80
  418fd0:	ret
  418fd4:	stp	x29, x30, [sp, #-32]!
  418fd8:	mov	x29, sp
  418fdc:	str	w0, [sp, #28]
  418fe0:	str	w1, [sp, #24]
  418fe4:	ldr	w1, [sp, #28]
  418fe8:	ldr	w0, [sp, #24]
  418fec:	cmp	w1, w0
  418ff0:	b.cc	41900c <ferror@plt+0x1669c>  // b.lo, b.ul, b.last
  418ff4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  418ff8:	add	x2, x0, #0x1d0
  418ffc:	mov	w1, #0xa2                  	// #162
  419000:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419004:	add	x0, x0, #0x1e8
  419008:	bl	4099a4 <ferror@plt+0x7034>
  41900c:	ldr	w0, [sp, #28]
  419010:	cmp	w0, #0x0
  419014:	b.ne	419024 <ferror@plt+0x166b4>  // b.any
  419018:	mov	w0, #0x4                   	// #4
  41901c:	str	w0, [sp, #28]
  419020:	b	419058 <ferror@plt+0x166e8>
  419024:	ldr	w0, [sp, #28]
  419028:	cmp	w0, #0xf
  41902c:	b.hi	419040 <ferror@plt+0x166d0>  // b.pmore
  419030:	ldr	w0, [sp, #28]
  419034:	lsl	w0, w0, #1
  419038:	str	w0, [sp, #28]
  41903c:	b	419058 <ferror@plt+0x166e8>
  419040:	ldr	w1, [sp, #28]
  419044:	mov	w0, w1
  419048:	lsl	w0, w0, #1
  41904c:	add	w0, w0, w1
  419050:	lsr	w0, w0, #1
  419054:	str	w0, [sp, #28]
  419058:	ldr	w1, [sp, #28]
  41905c:	ldr	w0, [sp, #24]
  419060:	cmp	w1, w0
  419064:	b.cs	419070 <ferror@plt+0x16700>  // b.hs, b.nlast
  419068:	ldr	w0, [sp, #24]
  41906c:	str	w0, [sp, #28]
  419070:	ldr	w0, [sp, #28]
  419074:	ldp	x29, x30, [sp], #32
  419078:	ret
  41907c:	stp	x29, x30, [sp, #-16]!
  419080:	mov	x29, sp
  419084:	mov	x2, #0x0                   	// #0
  419088:	mov	w1, #0x3                   	// #3
  41908c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  419090:	add	x0, x0, #0x9a8
  419094:	bl	41a2d0 <ferror@plt+0x17960>
  419098:	nop
  41909c:	ldp	x29, x30, [sp], #16
  4190a0:	ret
  4190a4:	stp	x29, x30, [sp, #-32]!
  4190a8:	mov	x29, sp
  4190ac:	str	w0, [sp, #28]
  4190b0:	str	w1, [sp, #24]
  4190b4:	ldr	w0, [sp, #28]
  4190b8:	cmp	w0, #0x1
  4190bc:	b.ne	4190f8 <ferror@plt+0x16788>  // b.any
  4190c0:	ldr	w1, [sp, #24]
  4190c4:	mov	w0, #0xffff                	// #65535
  4190c8:	cmp	w1, w0
  4190cc:	b.ne	4190f8 <ferror@plt+0x16788>  // b.any
  4190d0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4190d4:	add	x0, x0, #0x9a8
  4190d8:	bl	41a088 <ferror@plt+0x17718>
  4190dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4190e0:	add	x2, x0, #0x358
  4190e4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4190e8:	add	x1, x0, #0x9a8
  4190ec:	adrp	x0, 41d000 <ferror@plt+0x1a690>
  4190f0:	add	x0, x0, #0x5c
  4190f4:	bl	4023f0 <__cxa_atexit@plt>
  4190f8:	nop
  4190fc:	ldp	x29, x30, [sp], #32
  419100:	ret
  419104:	stp	x29, x30, [sp, #-16]!
  419108:	mov	x29, sp
  41910c:	mov	w1, #0xffff                	// #65535
  419110:	mov	w0, #0x1                   	// #1
  419114:	bl	4190a4 <ferror@plt+0x16734>
  419118:	ldp	x29, x30, [sp], #16
  41911c:	ret
  419120:	sub	sp, sp, #0x10
  419124:	str	x0, [sp, #8]
  419128:	str	w1, [sp, #4]
  41912c:	ldr	x0, [sp, #8]
  419130:	ldr	w1, [sp, #4]
  419134:	str	w1, [x0]
  419138:	ldr	x0, [sp, #8]
  41913c:	str	wzr, [x0, #4]
  419140:	nop
  419144:	add	sp, sp, #0x10
  419148:	ret
  41914c:	sub	sp, sp, #0x10
  419150:	str	x0, [sp, #8]
  419154:	ldr	x0, [sp, #8]
  419158:	ldr	w0, [x0]
  41915c:	add	sp, sp, #0x10
  419160:	ret
  419164:	stp	x29, x30, [sp, #-32]!
  419168:	mov	x29, sp
  41916c:	str	x0, [sp, #24]
  419170:	str	w1, [sp, #20]
  419174:	ldr	x0, [sp, #24]
  419178:	ldr	w0, [x0]
  41917c:	mov	w1, w0
  419180:	ldr	w0, [sp, #20]
  419184:	bl	419214 <ferror@plt+0x168a4>
  419188:	mov	w1, w0
  41918c:	ldr	x0, [sp, #24]
  419190:	str	w1, [x0]
  419194:	nop
  419198:	ldp	x29, x30, [sp], #32
  41919c:	ret
  4191a0:	stp	x29, x30, [sp, #-32]!
  4191a4:	mov	x29, sp
  4191a8:	str	x0, [sp, #24]
  4191ac:	str	x1, [sp, #16]
  4191b0:	add	x0, sp, #0x10
  4191b4:	mov	x2, #0x8                   	// #8
  4191b8:	mov	x1, x0
  4191bc:	ldr	x0, [sp, #24]
  4191c0:	bl	4191d0 <ferror@plt+0x16860>
  4191c4:	nop
  4191c8:	ldp	x29, x30, [sp], #32
  4191cc:	ret
  4191d0:	stp	x29, x30, [sp, #-48]!
  4191d4:	mov	x29, sp
  4191d8:	str	x0, [sp, #40]
  4191dc:	str	x1, [sp, #32]
  4191e0:	str	x2, [sp, #24]
  4191e4:	ldr	x0, [sp, #40]
  4191e8:	ldr	w0, [x0]
  4191ec:	mov	w2, w0
  4191f0:	ldr	x1, [sp, #24]
  4191f4:	ldr	x0, [sp, #32]
  4191f8:	bl	46e6fc <ferror@plt+0x6bd8c>
  4191fc:	mov	w1, w0
  419200:	ldr	x0, [sp, #40]
  419204:	str	w1, [x0]
  419208:	nop
  41920c:	ldp	x29, x30, [sp], #48
  419210:	ret
  419214:	sub	sp, sp, #0x20
  419218:	str	w0, [sp, #12]
  41921c:	str	w1, [sp, #8]
  419220:	mov	w0, #0x79b9                	// #31161
  419224:	movk	w0, #0x9e37, lsl #16
  419228:	str	w0, [sp, #28]
  41922c:	ldr	w1, [sp, #28]
  419230:	ldr	w0, [sp, #12]
  419234:	sub	w0, w1, w0
  419238:	str	w0, [sp, #28]
  41923c:	ldr	w1, [sp, #28]
  419240:	ldr	w0, [sp, #8]
  419244:	sub	w0, w1, w0
  419248:	str	w0, [sp, #28]
  41924c:	ldr	w0, [sp, #8]
  419250:	lsr	w0, w0, #13
  419254:	ldr	w1, [sp, #28]
  419258:	eor	w0, w1, w0
  41925c:	str	w0, [sp, #28]
  419260:	ldr	w1, [sp, #12]
  419264:	ldr	w0, [sp, #8]
  419268:	sub	w0, w1, w0
  41926c:	str	w0, [sp, #12]
  419270:	ldr	w1, [sp, #12]
  419274:	ldr	w0, [sp, #28]
  419278:	sub	w0, w1, w0
  41927c:	str	w0, [sp, #12]
  419280:	ldr	w0, [sp, #28]
  419284:	lsl	w0, w0, #8
  419288:	ldr	w1, [sp, #12]
  41928c:	eor	w0, w1, w0
  419290:	str	w0, [sp, #12]
  419294:	ldr	w1, [sp, #8]
  419298:	ldr	w0, [sp, #28]
  41929c:	sub	w0, w1, w0
  4192a0:	str	w0, [sp, #8]
  4192a4:	ldr	w1, [sp, #8]
  4192a8:	ldr	w0, [sp, #12]
  4192ac:	sub	w0, w1, w0
  4192b0:	str	w0, [sp, #8]
  4192b4:	ldr	w0, [sp, #12]
  4192b8:	lsr	w0, w0, #13
  4192bc:	ldr	w1, [sp, #8]
  4192c0:	eor	w0, w1, w0
  4192c4:	str	w0, [sp, #8]
  4192c8:	ldr	w1, [sp, #28]
  4192cc:	ldr	w0, [sp, #12]
  4192d0:	sub	w0, w1, w0
  4192d4:	str	w0, [sp, #28]
  4192d8:	ldr	w1, [sp, #28]
  4192dc:	ldr	w0, [sp, #8]
  4192e0:	sub	w0, w1, w0
  4192e4:	str	w0, [sp, #28]
  4192e8:	ldr	w0, [sp, #8]
  4192ec:	lsr	w0, w0, #12
  4192f0:	ldr	w1, [sp, #28]
  4192f4:	eor	w0, w1, w0
  4192f8:	str	w0, [sp, #28]
  4192fc:	ldr	w1, [sp, #12]
  419300:	ldr	w0, [sp, #8]
  419304:	sub	w0, w1, w0
  419308:	str	w0, [sp, #12]
  41930c:	ldr	w1, [sp, #12]
  419310:	ldr	w0, [sp, #28]
  419314:	sub	w0, w1, w0
  419318:	str	w0, [sp, #12]
  41931c:	ldr	w0, [sp, #28]
  419320:	lsl	w0, w0, #16
  419324:	ldr	w1, [sp, #12]
  419328:	eor	w0, w1, w0
  41932c:	str	w0, [sp, #12]
  419330:	ldr	w1, [sp, #8]
  419334:	ldr	w0, [sp, #28]
  419338:	sub	w0, w1, w0
  41933c:	str	w0, [sp, #8]
  419340:	ldr	w1, [sp, #8]
  419344:	ldr	w0, [sp, #12]
  419348:	sub	w0, w1, w0
  41934c:	str	w0, [sp, #8]
  419350:	ldr	w0, [sp, #12]
  419354:	lsr	w0, w0, #5
  419358:	ldr	w1, [sp, #8]
  41935c:	eor	w0, w1, w0
  419360:	str	w0, [sp, #8]
  419364:	ldr	w1, [sp, #28]
  419368:	ldr	w0, [sp, #12]
  41936c:	sub	w0, w1, w0
  419370:	str	w0, [sp, #28]
  419374:	ldr	w1, [sp, #28]
  419378:	ldr	w0, [sp, #8]
  41937c:	sub	w0, w1, w0
  419380:	str	w0, [sp, #28]
  419384:	ldr	w0, [sp, #8]
  419388:	lsr	w0, w0, #3
  41938c:	ldr	w1, [sp, #28]
  419390:	eor	w0, w1, w0
  419394:	str	w0, [sp, #28]
  419398:	ldr	w1, [sp, #12]
  41939c:	ldr	w0, [sp, #8]
  4193a0:	sub	w0, w1, w0
  4193a4:	str	w0, [sp, #12]
  4193a8:	ldr	w1, [sp, #12]
  4193ac:	ldr	w0, [sp, #28]
  4193b0:	sub	w0, w1, w0
  4193b4:	str	w0, [sp, #12]
  4193b8:	ldr	w0, [sp, #28]
  4193bc:	lsl	w0, w0, #10
  4193c0:	ldr	w1, [sp, #12]
  4193c4:	eor	w0, w1, w0
  4193c8:	str	w0, [sp, #12]
  4193cc:	ldr	w1, [sp, #8]
  4193d0:	ldr	w0, [sp, #28]
  4193d4:	sub	w0, w1, w0
  4193d8:	str	w0, [sp, #8]
  4193dc:	ldr	w1, [sp, #8]
  4193e0:	ldr	w0, [sp, #12]
  4193e4:	sub	w0, w1, w0
  4193e8:	str	w0, [sp, #8]
  4193ec:	ldr	w0, [sp, #12]
  4193f0:	lsr	w0, w0, #15
  4193f4:	ldr	w1, [sp, #8]
  4193f8:	eor	w0, w1, w0
  4193fc:	str	w0, [sp, #8]
  419400:	ldr	w0, [sp, #8]
  419404:	add	sp, sp, #0x20
  419408:	ret
  41940c:	sub	sp, sp, #0x30
  419410:	str	w0, [sp, #12]
  419414:	str	w1, [sp, #8]
  419418:	str	w2, [sp, #4]
  41941c:	str	w3, [sp]
  419420:	ldr	w1, [sp, #12]
  419424:	ldr	w0, [sp, #4]
  419428:	mul	x0, x1, x0
  41942c:	lsr	x0, x0, #32
  419430:	str	w0, [sp, #44]
  419434:	ldr	w1, [sp, #12]
  419438:	ldr	w0, [sp, #44]
  41943c:	sub	w0, w1, w0
  419440:	str	w0, [sp, #40]
  419444:	ldr	w0, [sp, #40]
  419448:	lsr	w0, w0, #1
  41944c:	str	w0, [sp, #36]
  419450:	ldr	w1, [sp, #44]
  419454:	ldr	w0, [sp, #36]
  419458:	add	w0, w1, w0
  41945c:	str	w0, [sp, #32]
  419460:	ldr	w0, [sp]
  419464:	ldr	w1, [sp, #32]
  419468:	lsr	w0, w1, w0
  41946c:	str	w0, [sp, #28]
  419470:	ldr	w1, [sp, #28]
  419474:	ldr	w0, [sp, #8]
  419478:	mul	w0, w1, w0
  41947c:	ldr	w1, [sp, #12]
  419480:	sub	w0, w1, w0
  419484:	str	w0, [sp, #24]
  419488:	ldr	w0, [sp, #24]
  41948c:	add	sp, sp, #0x30
  419490:	ret
  419494:	stp	x29, x30, [sp, #-48]!
  419498:	mov	x29, sp
  41949c:	str	w0, [sp, #28]
  4194a0:	str	w1, [sp, #24]
  4194a4:	ldr	w0, [sp, #24]
  4194a8:	lsl	x1, x0, #4
  4194ac:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4194b0:	add	x0, x0, #0xcd0
  4194b4:	add	x0, x1, x0
  4194b8:	str	x0, [sp, #40]
  4194bc:	ldr	x0, [sp, #40]
  4194c0:	ldr	w1, [x0]
  4194c4:	ldr	x0, [sp, #40]
  4194c8:	ldr	w2, [x0, #4]
  4194cc:	ldr	x0, [sp, #40]
  4194d0:	ldr	w0, [x0, #12]
  4194d4:	mov	w3, w0
  4194d8:	ldr	w0, [sp, #28]
  4194dc:	bl	41940c <ferror@plt+0x16a9c>
  4194e0:	ldp	x29, x30, [sp], #48
  4194e4:	ret
  4194e8:	stp	x29, x30, [sp, #-48]!
  4194ec:	mov	x29, sp
  4194f0:	str	w0, [sp, #28]
  4194f4:	str	w1, [sp, #24]
  4194f8:	ldr	w0, [sp, #24]
  4194fc:	lsl	x1, x0, #4
  419500:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  419504:	add	x0, x0, #0xcd0
  419508:	add	x0, x1, x0
  41950c:	str	x0, [sp, #40]
  419510:	ldr	x0, [sp, #40]
  419514:	ldr	w0, [x0]
  419518:	sub	w1, w0, #0x2
  41951c:	ldr	x0, [sp, #40]
  419520:	ldr	w2, [x0, #8]
  419524:	ldr	x0, [sp, #40]
  419528:	ldr	w0, [x0, #12]
  41952c:	mov	w3, w0
  419530:	ldr	w0, [sp, #28]
  419534:	bl	41940c <ferror@plt+0x16a9c>
  419538:	add	w0, w0, #0x1
  41953c:	ldp	x29, x30, [sp], #48
  419540:	ret
  419544:	sub	sp, sp, #0x30
  419548:	str	x0, [sp, #40]
  41954c:	str	w1, [sp, #36]
  419550:	strb	w2, [sp, #35]
  419554:	str	x3, [sp, #24]
  419558:	str	w4, [sp, #20]
  41955c:	str	x5, [sp, #8]
  419560:	ldr	x0, [sp, #40]
  419564:	ldr	x1, [sp, #24]
  419568:	str	x1, [x0]
  41956c:	ldr	x0, [sp, #40]
  419570:	ldr	x1, [sp, #8]
  419574:	str	x1, [x0, #8]
  419578:	ldr	x0, [sp, #40]
  41957c:	ldr	w1, [sp, #20]
  419580:	str	w1, [x0, #16]
  419584:	ldr	x0, [sp, #40]
  419588:	ldr	w1, [sp, #36]
  41958c:	str	w1, [x0, #20]
  419590:	ldr	x0, [sp, #40]
  419594:	ldrb	w1, [sp, #35]
  419598:	strb	w1, [x0, #24]
  41959c:	nop
  4195a0:	add	sp, sp, #0x30
  4195a4:	ret
  4195a8:	stp	x29, x30, [sp, #-48]!
  4195ac:	mov	x29, sp
  4195b0:	str	x0, [sp, #24]
  4195b4:	ldr	x0, [sp, #24]
  4195b8:	ldr	x0, [x0]
  4195bc:	str	x0, [sp, #40]
  4195c0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4195c4:	add	x1, x0, #0xa0
  4195c8:	ldr	x0, [sp, #40]
  4195cc:	bl	402850 <strstr@plt>
  4195d0:	str	x0, [sp, #32]
  4195d4:	ldr	x0, [sp, #32]
  4195d8:	cmp	x0, #0x0
  4195dc:	cset	w0, ne  // ne = any
  4195e0:	and	w0, w0, #0xff
  4195e4:	cmp	w0, #0x0
  4195e8:	b.eq	4195fc <ferror@plt+0x16c8c>  // b.none
  4195ec:	ldr	x0, [sp, #32]
  4195f0:	add	x0, x0, #0x4
  4195f4:	str	x0, [sp, #40]
  4195f8:	b	4195c0 <ferror@plt+0x16c50>
  4195fc:	ldr	x0, [sp, #40]
  419600:	ldp	x29, x30, [sp], #48
  419604:	ret
  419608:	sub	sp, sp, #0x10
  41960c:	str	w0, [sp, #12]
  419610:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  419614:	add	x0, x0, #0x6b0
  419618:	ldr	w1, [sp, #12]
  41961c:	ldr	x0, [x0, x1, lsl #3]
  419620:	add	sp, sp, #0x10
  419624:	ret
  419628:	sub	sp, sp, #0x10
  41962c:	str	x0, [sp, #8]
  419630:	ldr	x0, [sp, #8]
  419634:	str	xzr, [x0]
  419638:	ldr	x0, [sp, #8]
  41963c:	str	xzr, [x0, #8]
  419640:	ldr	x0, [sp, #8]
  419644:	str	xzr, [x0, #16]
  419648:	ldr	x0, [sp, #8]
  41964c:	mov	x1, #0x1                   	// #1
  419650:	str	x1, [x0, #24]
  419654:	nop
  419658:	add	sp, sp, #0x10
  41965c:	ret
  419660:	sub	sp, sp, #0x30
  419664:	str	x0, [sp, #40]
  419668:	str	x1, [sp, #32]
  41966c:	str	x2, [sp, #24]
  419670:	str	x3, [sp, #16]
  419674:	str	x4, [sp, #8]
  419678:	ldr	x0, [sp, #40]
  41967c:	ldr	x1, [sp, #32]
  419680:	str	x1, [x0]
  419684:	ldr	x0, [sp, #40]
  419688:	ldr	x1, [sp, #24]
  41968c:	str	x1, [x0, #8]
  419690:	ldr	x0, [sp, #40]
  419694:	ldr	x1, [sp, #16]
  419698:	str	x1, [x0, #16]
  41969c:	ldr	x0, [sp, #40]
  4196a0:	ldr	x1, [sp, #8]
  4196a4:	str	x1, [x0, #24]
  4196a8:	nop
  4196ac:	add	sp, sp, #0x30
  4196b0:	ret
  4196b4:	sub	sp, sp, #0x10
  4196b8:	str	x0, [sp, #8]
  4196bc:	str	x1, [sp]
  4196c0:	ldr	x0, [sp, #8]
  4196c4:	ldr	x1, [x0]
  4196c8:	ldr	x0, [sp]
  4196cc:	add	x1, x1, x0
  4196d0:	ldr	x0, [sp, #8]
  4196d4:	str	x1, [x0]
  4196d8:	ldr	x0, [sp, #8]
  4196dc:	ldr	x0, [x0, #8]
  4196e0:	add	x1, x0, #0x1
  4196e4:	ldr	x0, [sp, #8]
  4196e8:	str	x1, [x0, #8]
  4196ec:	ldr	x0, [sp, #8]
  4196f0:	ldr	x1, [x0, #16]
  4196f4:	ldr	x0, [sp, #8]
  4196f8:	ldr	x0, [x0]
  4196fc:	cmp	x1, x0
  419700:	b.cs	419714 <ferror@plt+0x16da4>  // b.hs, b.nlast
  419704:	ldr	x0, [sp, #8]
  419708:	ldr	x1, [x0]
  41970c:	ldr	x0, [sp, #8]
  419710:	str	x1, [x0, #16]
  419714:	nop
  419718:	add	sp, sp, #0x10
  41971c:	ret
  419720:	stp	x29, x30, [sp, #-32]!
  419724:	mov	x29, sp
  419728:	str	x0, [sp, #24]
  41972c:	str	x1, [sp, #16]
  419730:	ldr	x0, [sp, #24]
  419734:	ldr	x0, [x0]
  419738:	ldr	x1, [sp, #16]
  41973c:	cmp	x1, x0
  419740:	b.ls	41975c <ferror@plt+0x16dec>  // b.plast
  419744:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419748:	add	x2, x0, #0xa8
  41974c:	mov	w1, #0x97                  	// #151
  419750:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419754:	add	x0, x0, #0xc0
  419758:	bl	4099a4 <ferror@plt+0x7034>
  41975c:	ldr	x0, [sp, #24]
  419760:	ldr	x1, [x0]
  419764:	ldr	x0, [sp, #16]
  419768:	sub	x1, x1, x0
  41976c:	ldr	x0, [sp, #24]
  419770:	str	x1, [x0]
  419774:	nop
  419778:	ldp	x29, x30, [sp], #32
  41977c:	ret
  419780:	sub	sp, sp, #0x10
  419784:	str	x0, [sp, #8]
  419788:	str	x1, [sp]
  41978c:	ldr	x0, [sp, #8]
  419790:	ldr	x1, [x0]
  419794:	ldr	x0, [sp]
  419798:	ldr	x0, [x0]
  41979c:	cmp	x1, x0
  4197a0:	b.ne	4197dc <ferror@plt+0x16e6c>  // b.any
  4197a4:	ldr	x0, [sp, #8]
  4197a8:	ldr	x1, [x0, #16]
  4197ac:	ldr	x0, [sp]
  4197b0:	ldr	x0, [x0, #16]
  4197b4:	cmp	x1, x0
  4197b8:	b.ne	4197dc <ferror@plt+0x16e6c>  // b.any
  4197bc:	ldr	x0, [sp, #8]
  4197c0:	ldr	x1, [x0, #8]
  4197c4:	ldr	x0, [sp]
  4197c8:	ldr	x0, [x0, #8]
  4197cc:	cmp	x1, x0
  4197d0:	b.ne	4197dc <ferror@plt+0x16e6c>  // b.any
  4197d4:	mov	w0, #0x1                   	// #1
  4197d8:	b	4197e0 <ferror@plt+0x16e70>
  4197dc:	mov	w0, #0x0                   	// #0
  4197e0:	add	sp, sp, #0x10
  4197e4:	ret
  4197e8:	stp	x29, x30, [sp, #-32]!
  4197ec:	mov	x29, sp
  4197f0:	str	x0, [sp, #24]
  4197f4:	str	x1, [sp, #16]
  4197f8:	ldr	x1, [sp, #16]
  4197fc:	ldr	x0, [sp, #24]
  419800:	bl	419780 <ferror@plt+0x16e10>
  419804:	and	w0, w0, #0xff
  419808:	cmp	w0, #0x0
  41980c:	b.eq	419818 <ferror@plt+0x16ea8>  // b.none
  419810:	mov	w0, #0x0                   	// #0
  419814:	b	4198b4 <ferror@plt+0x16f44>
  419818:	ldr	x0, [sp, #24]
  41981c:	ldr	x1, [x0]
  419820:	ldr	x0, [sp, #16]
  419824:	ldr	x0, [x0]
  419828:	cmp	x1, x0
  41982c:	b.ne	419894 <ferror@plt+0x16f24>  // b.any
  419830:	ldr	x0, [sp, #24]
  419834:	ldr	x1, [x0, #16]
  419838:	ldr	x0, [sp, #16]
  41983c:	ldr	x0, [x0, #16]
  419840:	cmp	x1, x0
  419844:	b.ne	419868 <ferror@plt+0x16ef8>  // b.any
  419848:	ldr	x0, [sp, #24]
  41984c:	ldr	x1, [x0, #8]
  419850:	ldr	x0, [sp, #16]
  419854:	ldr	x0, [x0, #8]
  419858:	cmp	x1, x0
  41985c:	cset	w0, cc  // cc = lo, ul, last
  419860:	and	w0, w0, #0xff
  419864:	b	419884 <ferror@plt+0x16f14>
  419868:	ldr	x0, [sp, #24]
  41986c:	ldr	x1, [x0, #16]
  419870:	ldr	x0, [sp, #16]
  419874:	ldr	x0, [x0, #16]
  419878:	cmp	x1, x0
  41987c:	cset	w0, cc  // cc = lo, ul, last
  419880:	and	w0, w0, #0xff
  419884:	cmp	w0, #0x0
  419888:	cset	w0, ne  // ne = any
  41988c:	and	w0, w0, #0xff
  419890:	b	4198b0 <ferror@plt+0x16f40>
  419894:	ldr	x0, [sp, #24]
  419898:	ldr	x1, [x0]
  41989c:	ldr	x0, [sp, #16]
  4198a0:	ldr	x0, [x0]
  4198a4:	cmp	x1, x0
  4198a8:	cset	w0, cc  // cc = lo, ul, last
  4198ac:	and	w0, w0, #0xff
  4198b0:	nop
  4198b4:	ldp	x29, x30, [sp], #32
  4198b8:	ret
  4198bc:	stp	x29, x30, [sp, #-64]!
  4198c0:	mov	x29, sp
  4198c4:	str	x0, [sp, #24]
  4198c8:	str	x1, [sp, #16]
  4198cc:	ldr	x0, [sp, #24]
  4198d0:	ldp	x0, x1, [x0]
  4198d4:	stp	x0, x1, [sp, #48]
  4198d8:	ldr	x0, [sp, #16]
  4198dc:	ldp	x0, x1, [x0]
  4198e0:	stp	x0, x1, [sp, #32]
  4198e4:	ldr	x0, [sp, #56]
  4198e8:	ldr	x1, [sp, #40]
  4198ec:	bl	419780 <ferror@plt+0x16e10>
  4198f0:	and	w0, w0, #0xff
  4198f4:	cmp	w0, #0x0
  4198f8:	b.eq	419904 <ferror@plt+0x16f94>  // b.none
  4198fc:	mov	w0, #0x0                   	// #0
  419900:	b	41992c <ferror@plt+0x16fbc>
  419904:	ldr	x0, [sp, #56]
  419908:	ldr	x1, [sp, #40]
  41990c:	bl	4197e8 <ferror@plt+0x16e78>
  419910:	and	w0, w0, #0xff
  419914:	cmp	w0, #0x0
  419918:	b.eq	419924 <ferror@plt+0x16fb4>  // b.none
  41991c:	mov	w0, #0x1                   	// #1
  419920:	b	419928 <ferror@plt+0x16fb8>
  419924:	mov	w0, #0xffffffff            	// #-1
  419928:	nop
  41992c:	ldp	x29, x30, [sp], #64
  419930:	ret
  419934:	stp	x29, x30, [sp, #-32]!
  419938:	mov	x29, sp
  41993c:	str	x0, [sp, #24]
  419940:	ldr	x0, [sp, #24]
  419944:	sub	x1, x0, #0x1
  419948:	str	x1, [sp, #24]
  41994c:	cmp	x0, #0x0
  419950:	cset	w0, ne  // ne = any
  419954:	and	w0, w0, #0xff
  419958:	cmp	w0, #0x0
  41995c:	b.eq	41997c <ferror@plt+0x1700c>  // b.none
  419960:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  419964:	add	x0, x0, #0x7a8
  419968:	ldr	x0, [x0]
  41996c:	mov	x1, x0
  419970:	mov	w0, #0x2d                  	// #45
  419974:	bl	402400 <fputc@plt>
  419978:	b	419940 <ferror@plt+0x16fd0>
  41997c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  419980:	add	x0, x0, #0x7a8
  419984:	ldr	x0, [x0]
  419988:	mov	x1, x0
  41998c:	mov	w0, #0xa                   	// #10
  419990:	bl	402400 <fputc@plt>
  419994:	nop
  419998:	ldp	x29, x30, [sp], #32
  41999c:	ret
  4199a0:	stp	x29, x30, [sp, #-32]!
  4199a4:	mov	x29, sp
  4199a8:	str	x0, [sp, #24]
  4199ac:	ldr	x0, [sp, #24]
  4199b0:	bl	419628 <ferror@plt+0x16cb8>
  4199b4:	ldr	x0, [sp, #24]
  4199b8:	str	xzr, [x0, #32]
  4199bc:	ldr	x0, [sp, #24]
  4199c0:	str	xzr, [x0, #40]
  4199c4:	ldr	x0, [sp, #24]
  4199c8:	str	xzr, [x0, #48]
  4199cc:	nop
  4199d0:	ldp	x29, x30, [sp], #32
  4199d4:	ret
  4199d8:	stp	x29, x30, [sp, #-80]!
  4199dc:	mov	x29, sp
  4199e0:	str	x0, [sp, #72]
  4199e4:	str	x1, [sp, #64]
  4199e8:	str	x2, [sp, #56]
  4199ec:	str	x3, [sp, #48]
  4199f0:	str	x4, [sp, #40]
  4199f4:	str	x5, [sp, #32]
  4199f8:	str	x6, [sp, #24]
  4199fc:	ldr	x0, [sp, #72]
  419a00:	mov	x4, #0x0                   	// #0
  419a04:	ldr	x3, [sp, #48]
  419a08:	ldr	x2, [sp, #56]
  419a0c:	ldr	x1, [sp, #64]
  419a10:	bl	419660 <ferror@plt+0x16cf0>
  419a14:	ldr	x0, [sp, #72]
  419a18:	ldr	x1, [sp, #40]
  419a1c:	str	x1, [x0, #32]
  419a20:	ldr	x0, [sp, #72]
  419a24:	ldr	x1, [sp, #32]
  419a28:	str	x1, [x0, #40]
  419a2c:	ldr	x0, [sp, #72]
  419a30:	ldr	x1, [sp, #24]
  419a34:	str	x1, [x0, #48]
  419a38:	nop
  419a3c:	ldp	x29, x30, [sp], #80
  419a40:	ret
  419a44:	stp	x29, x30, [sp, #-32]!
  419a48:	mov	x29, sp
  419a4c:	str	x0, [sp, #24]
  419a50:	str	x1, [sp, #16]
  419a54:	ldr	x0, [sp, #24]
  419a58:	ldr	x1, [x0]
  419a5c:	ldr	x0, [sp, #16]
  419a60:	ldr	x0, [x0]
  419a64:	add	x7, x1, x0
  419a68:	ldr	x0, [sp, #24]
  419a6c:	ldr	x1, [x0, #8]
  419a70:	ldr	x0, [sp, #16]
  419a74:	ldr	x0, [x0, #8]
  419a78:	add	x2, x1, x0
  419a7c:	ldr	x0, [sp, #24]
  419a80:	ldr	x1, [x0, #16]
  419a84:	ldr	x0, [sp, #16]
  419a88:	ldr	x0, [x0, #16]
  419a8c:	add	x3, x1, x0
  419a90:	ldr	x0, [sp, #24]
  419a94:	ldr	x1, [x0, #32]
  419a98:	ldr	x0, [sp, #16]
  419a9c:	ldr	x0, [x0, #32]
  419aa0:	add	x4, x1, x0
  419aa4:	ldr	x0, [sp, #24]
  419aa8:	ldr	x1, [x0, #40]
  419aac:	ldr	x0, [sp, #16]
  419ab0:	ldr	x0, [x0, #40]
  419ab4:	add	x0, x1, x0
  419ab8:	mov	x6, #0x0                   	// #0
  419abc:	mov	x5, x0
  419ac0:	mov	x1, x7
  419ac4:	mov	x0, x8
  419ac8:	bl	4199d8 <ferror@plt+0x17068>
  419acc:	ldp	x29, x30, [sp], #32
  419ad0:	ret
  419ad4:	mov	x12, #0x1060                	// #4192
  419ad8:	sub	sp, sp, x12
  419adc:	stp	x29, x30, [sp, #48]
  419ae0:	add	x29, sp, #0x30
  419ae4:	str	x0, [sp, #88]
  419ae8:	str	x1, [sp, #80]
  419aec:	str	x2, [sp, #72]
  419af0:	ldr	x0, [sp, #80]
  419af4:	bl	4195a8 <ferror@plt+0x16c38>
  419af8:	mov	x2, x0
  419afc:	ldr	x0, [sp, #80]
  419b00:	ldr	w1, [x0, #16]
  419b04:	ldr	x0, [sp, #80]
  419b08:	ldr	x0, [x0, #8]
  419b0c:	add	x5, sp, #0x60
  419b10:	mov	x4, x0
  419b14:	mov	w3, w1
  419b18:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419b1c:	add	x1, x0, #0xf0
  419b20:	mov	x0, x5
  419b24:	bl	4023d0 <sprintf@plt>
  419b28:	strb	wzr, [sp, #144]
  419b2c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  419b30:	add	x0, x0, #0x7a8
  419b34:	ldr	x10, [x0]
  419b38:	ldr	x0, [sp, #88]
  419b3c:	ldr	x11, [x0, #48]
  419b40:	ldr	x0, [sp, #88]
  419b44:	ldr	x1, [x0]
  419b48:	mov	x0, #0x27ff                	// #10239
  419b4c:	cmp	x1, x0
  419b50:	b.hi	419b60 <ferror@plt+0x171f0>  // b.pmore
  419b54:	ldr	x0, [sp, #88]
  419b58:	ldr	x4, [x0]
  419b5c:	b	419b90 <ferror@plt+0x17220>
  419b60:	ldr	x0, [sp, #88]
  419b64:	ldr	x1, [x0]
  419b68:	mov	w0, #0x9fffff              	// #10485759
  419b6c:	cmp	x1, x0
  419b70:	b.hi	419b84 <ferror@plt+0x17214>  // b.pmore
  419b74:	ldr	x0, [sp, #88]
  419b78:	ldr	x0, [x0]
  419b7c:	lsr	x4, x0, #10
  419b80:	b	419b90 <ferror@plt+0x17220>
  419b84:	ldr	x0, [sp, #88]
  419b88:	ldr	x0, [x0]
  419b8c:	lsr	x4, x0, #20
  419b90:	ldr	x0, [sp, #88]
  419b94:	ldr	x1, [x0]
  419b98:	mov	x0, #0x27ff                	// #10239
  419b9c:	cmp	x1, x0
  419ba0:	b.ls	419bc8 <ferror@plt+0x17258>  // b.plast
  419ba4:	ldr	x0, [sp, #88]
  419ba8:	ldr	x1, [x0]
  419bac:	mov	w0, #0x9fffff              	// #10485759
  419bb0:	cmp	x1, x0
  419bb4:	b.hi	419bc0 <ferror@plt+0x17250>  // b.pmore
  419bb8:	mov	w5, #0x6b                  	// #107
  419bbc:	b	419bcc <ferror@plt+0x1725c>
  419bc0:	mov	w5, #0x4d                  	// #77
  419bc4:	b	419bcc <ferror@plt+0x1725c>
  419bc8:	mov	w5, #0x20                  	// #32
  419bcc:	ldr	x0, [sp, #88]
  419bd0:	ldr	d0, [x0]
  419bd4:	ucvtf	d0, d0
  419bd8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  419bdc:	fmov	d1, x0
  419be0:	fmul	d1, d0, d1
  419be4:	ldr	x0, [sp, #72]
  419be8:	ldr	d0, [x0]
  419bec:	ucvtf	d0, d0
  419bf0:	fdiv	d2, d1, d0
  419bf4:	ldr	x0, [sp, #88]
  419bf8:	ldr	x1, [x0, #16]
  419bfc:	mov	x0, #0x27ff                	// #10239
  419c00:	cmp	x1, x0
  419c04:	b.hi	419c14 <ferror@plt+0x172a4>  // b.pmore
  419c08:	ldr	x0, [sp, #88]
  419c0c:	ldr	x6, [x0, #16]
  419c10:	b	419c44 <ferror@plt+0x172d4>
  419c14:	ldr	x0, [sp, #88]
  419c18:	ldr	x1, [x0, #16]
  419c1c:	mov	w0, #0x9fffff              	// #10485759
  419c20:	cmp	x1, x0
  419c24:	b.hi	419c38 <ferror@plt+0x172c8>  // b.pmore
  419c28:	ldr	x0, [sp, #88]
  419c2c:	ldr	x0, [x0, #16]
  419c30:	lsr	x6, x0, #10
  419c34:	b	419c44 <ferror@plt+0x172d4>
  419c38:	ldr	x0, [sp, #88]
  419c3c:	ldr	x0, [x0, #16]
  419c40:	lsr	x6, x0, #20
  419c44:	ldr	x0, [sp, #88]
  419c48:	ldr	x1, [x0, #16]
  419c4c:	mov	x0, #0x27ff                	// #10239
  419c50:	cmp	x1, x0
  419c54:	b.ls	419c7c <ferror@plt+0x1730c>  // b.plast
  419c58:	ldr	x0, [sp, #88]
  419c5c:	ldr	x1, [x0, #16]
  419c60:	mov	w0, #0x9fffff              	// #10485759
  419c64:	cmp	x1, x0
  419c68:	b.hi	419c74 <ferror@plt+0x17304>  // b.pmore
  419c6c:	mov	w7, #0x6b                  	// #107
  419c70:	b	419c80 <ferror@plt+0x17310>
  419c74:	mov	w7, #0x4d                  	// #77
  419c78:	b	419c80 <ferror@plt+0x17310>
  419c7c:	mov	w7, #0x20                  	// #32
  419c80:	ldr	x0, [sp, #88]
  419c84:	ldr	x8, [x0, #8]
  419c88:	ldr	x0, [sp, #88]
  419c8c:	ldr	d0, [x0, #8]
  419c90:	ucvtf	d0, d0
  419c94:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  419c98:	fmov	d1, x0
  419c9c:	fmul	d1, d0, d1
  419ca0:	ldr	x0, [sp, #72]
  419ca4:	ldr	d0, [x0, #8]
  419ca8:	ucvtf	d0, d0
  419cac:	fdiv	d0, d1, d0
  419cb0:	ldr	x0, [sp, #88]
  419cb4:	ldr	x1, [x0, #32]
  419cb8:	mov	x0, #0x27ff                	// #10239
  419cbc:	cmp	x1, x0
  419cc0:	b.hi	419cd0 <ferror@plt+0x17360>  // b.pmore
  419cc4:	ldr	x0, [sp, #88]
  419cc8:	ldr	x0, [x0, #32]
  419ccc:	b	419d00 <ferror@plt+0x17390>
  419cd0:	ldr	x0, [sp, #88]
  419cd4:	ldr	x1, [x0, #32]
  419cd8:	mov	w0, #0x9fffff              	// #10485759
  419cdc:	cmp	x1, x0
  419ce0:	b.hi	419cf4 <ferror@plt+0x17384>  // b.pmore
  419ce4:	ldr	x0, [sp, #88]
  419ce8:	ldr	x0, [x0, #32]
  419cec:	lsr	x0, x0, #10
  419cf0:	b	419d00 <ferror@plt+0x17390>
  419cf4:	ldr	x0, [sp, #88]
  419cf8:	ldr	x0, [x0, #32]
  419cfc:	lsr	x0, x0, #20
  419d00:	ldr	x1, [sp, #88]
  419d04:	ldr	x2, [x1, #32]
  419d08:	mov	x1, #0x27ff                	// #10239
  419d0c:	cmp	x2, x1
  419d10:	b.ls	419d38 <ferror@plt+0x173c8>  // b.plast
  419d14:	ldr	x1, [sp, #88]
  419d18:	ldr	x2, [x1, #32]
  419d1c:	mov	w1, #0x9fffff              	// #10485759
  419d20:	cmp	x2, x1
  419d24:	b.hi	419d30 <ferror@plt+0x173c0>  // b.pmore
  419d28:	mov	w1, #0x6b                  	// #107
  419d2c:	b	419d3c <ferror@plt+0x173cc>
  419d30:	mov	w1, #0x4d                  	// #77
  419d34:	b	419d3c <ferror@plt+0x173cc>
  419d38:	mov	w1, #0x20                  	// #32
  419d3c:	ldr	x2, [sp, #88]
  419d40:	ldr	x3, [x2, #40]
  419d44:	mov	x2, #0x27ff                	// #10239
  419d48:	cmp	x3, x2
  419d4c:	b.hi	419d5c <ferror@plt+0x173ec>  // b.pmore
  419d50:	ldr	x2, [sp, #88]
  419d54:	ldr	x2, [x2, #40]
  419d58:	b	419d8c <ferror@plt+0x1741c>
  419d5c:	ldr	x2, [sp, #88]
  419d60:	ldr	x3, [x2, #40]
  419d64:	mov	w2, #0x9fffff              	// #10485759
  419d68:	cmp	x3, x2
  419d6c:	b.hi	419d80 <ferror@plt+0x17410>  // b.pmore
  419d70:	ldr	x2, [sp, #88]
  419d74:	ldr	x2, [x2, #40]
  419d78:	lsr	x2, x2, #10
  419d7c:	b	419d8c <ferror@plt+0x1741c>
  419d80:	ldr	x2, [sp, #88]
  419d84:	ldr	x2, [x2, #40]
  419d88:	lsr	x2, x2, #20
  419d8c:	ldr	x3, [sp, #88]
  419d90:	ldr	x9, [x3, #40]
  419d94:	mov	x3, #0x27ff                	// #10239
  419d98:	cmp	x9, x3
  419d9c:	b.ls	419dc4 <ferror@plt+0x17454>  // b.plast
  419da0:	ldr	x3, [sp, #88]
  419da4:	ldr	x9, [x3, #40]
  419da8:	mov	w3, #0x9fffff              	// #10485759
  419dac:	cmp	x9, x3
  419db0:	b.hi	419dbc <ferror@plt+0x1744c>  // b.pmore
  419db4:	mov	w3, #0x6b                  	// #107
  419db8:	b	419dc8 <ferror@plt+0x17458>
  419dbc:	mov	w3, #0x4d                  	// #77
  419dc0:	b	419dc8 <ferror@plt+0x17458>
  419dc4:	mov	w3, #0x20                  	// #32
  419dc8:	add	x9, sp, #0x60
  419dcc:	str	w3, [sp, #32]
  419dd0:	str	x2, [sp, #24]
  419dd4:	str	w1, [sp, #16]
  419dd8:	str	x0, [sp, #8]
  419ddc:	str	x8, [sp]
  419de0:	fmov	d1, d0
  419de4:	fmov	d0, d2
  419de8:	mov	x3, x11
  419dec:	mov	x2, x9
  419df0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419df4:	add	x1, x0, #0x100
  419df8:	mov	x0, x10
  419dfc:	bl	402940 <fprintf@plt>
  419e00:	nop
  419e04:	ldp	x29, x30, [sp, #48]
  419e08:	mov	x12, #0x1060                	// #4192
  419e0c:	add	sp, sp, x12
  419e10:	ret
  419e14:	sub	sp, sp, #0x30
  419e18:	stp	x29, x30, [sp, #16]
  419e1c:	add	x29, sp, #0x10
  419e20:	str	x0, [sp, #40]
  419e24:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  419e28:	add	x0, x0, #0x7a8
  419e2c:	ldr	x8, [x0]
  419e30:	ldr	x0, [sp, #40]
  419e34:	ldr	x1, [x0]
  419e38:	mov	x0, #0x27ff                	// #10239
  419e3c:	cmp	x1, x0
  419e40:	b.hi	419e50 <ferror@plt+0x174e0>  // b.pmore
  419e44:	ldr	x0, [sp, #40]
  419e48:	ldr	x1, [x0]
  419e4c:	b	419e80 <ferror@plt+0x17510>
  419e50:	ldr	x0, [sp, #40]
  419e54:	ldr	x1, [x0]
  419e58:	mov	w0, #0x9fffff              	// #10485759
  419e5c:	cmp	x1, x0
  419e60:	b.hi	419e74 <ferror@plt+0x17504>  // b.pmore
  419e64:	ldr	x0, [sp, #40]
  419e68:	ldr	x0, [x0]
  419e6c:	lsr	x1, x0, #10
  419e70:	b	419e80 <ferror@plt+0x17510>
  419e74:	ldr	x0, [sp, #40]
  419e78:	ldr	x0, [x0]
  419e7c:	lsr	x1, x0, #20
  419e80:	ldr	x0, [sp, #40]
  419e84:	ldr	x2, [x0]
  419e88:	mov	x0, #0x27ff                	// #10239
  419e8c:	cmp	x2, x0
  419e90:	b.ls	419eb8 <ferror@plt+0x17548>  // b.plast
  419e94:	ldr	x0, [sp, #40]
  419e98:	ldr	x2, [x0]
  419e9c:	mov	w0, #0x9fffff              	// #10485759
  419ea0:	cmp	x2, x0
  419ea4:	b.hi	419eb0 <ferror@plt+0x17540>  // b.pmore
  419ea8:	mov	w2, #0x6b                  	// #107
  419eac:	b	419ebc <ferror@plt+0x1754c>
  419eb0:	mov	w2, #0x4d                  	// #77
  419eb4:	b	419ebc <ferror@plt+0x1754c>
  419eb8:	mov	w2, #0x20                  	// #32
  419ebc:	ldr	x0, [sp, #40]
  419ec0:	ldr	x3, [x0, #8]
  419ec4:	mov	x0, #0x27ff                	// #10239
  419ec8:	cmp	x3, x0
  419ecc:	b.hi	419edc <ferror@plt+0x1756c>  // b.pmore
  419ed0:	ldr	x0, [sp, #40]
  419ed4:	ldr	x3, [x0, #8]
  419ed8:	b	419f0c <ferror@plt+0x1759c>
  419edc:	ldr	x0, [sp, #40]
  419ee0:	ldr	x3, [x0, #8]
  419ee4:	mov	w0, #0x9fffff              	// #10485759
  419ee8:	cmp	x3, x0
  419eec:	b.hi	419f00 <ferror@plt+0x17590>  // b.pmore
  419ef0:	ldr	x0, [sp, #40]
  419ef4:	ldr	x0, [x0, #8]
  419ef8:	lsr	x3, x0, #10
  419efc:	b	419f0c <ferror@plt+0x1759c>
  419f00:	ldr	x0, [sp, #40]
  419f04:	ldr	x0, [x0, #8]
  419f08:	lsr	x3, x0, #20
  419f0c:	ldr	x0, [sp, #40]
  419f10:	ldr	x4, [x0, #8]
  419f14:	mov	x0, #0x27ff                	// #10239
  419f18:	cmp	x4, x0
  419f1c:	b.ls	419f44 <ferror@plt+0x175d4>  // b.plast
  419f20:	ldr	x0, [sp, #40]
  419f24:	ldr	x4, [x0, #8]
  419f28:	mov	w0, #0x9fffff              	// #10485759
  419f2c:	cmp	x4, x0
  419f30:	b.hi	419f3c <ferror@plt+0x175cc>  // b.pmore
  419f34:	mov	w4, #0x6b                  	// #107
  419f38:	b	419f48 <ferror@plt+0x175d8>
  419f3c:	mov	w4, #0x4d                  	// #77
  419f40:	b	419f48 <ferror@plt+0x175d8>
  419f44:	mov	w4, #0x20                  	// #32
  419f48:	ldr	x0, [sp, #40]
  419f4c:	ldr	x5, [x0, #32]
  419f50:	mov	x0, #0x27ff                	// #10239
  419f54:	cmp	x5, x0
  419f58:	b.hi	419f68 <ferror@plt+0x175f8>  // b.pmore
  419f5c:	ldr	x0, [sp, #40]
  419f60:	ldr	x5, [x0, #32]
  419f64:	b	419f98 <ferror@plt+0x17628>
  419f68:	ldr	x0, [sp, #40]
  419f6c:	ldr	x5, [x0, #32]
  419f70:	mov	w0, #0x9fffff              	// #10485759
  419f74:	cmp	x5, x0
  419f78:	b.hi	419f8c <ferror@plt+0x1761c>  // b.pmore
  419f7c:	ldr	x0, [sp, #40]
  419f80:	ldr	x0, [x0, #32]
  419f84:	lsr	x5, x0, #10
  419f88:	b	419f98 <ferror@plt+0x17628>
  419f8c:	ldr	x0, [sp, #40]
  419f90:	ldr	x0, [x0, #32]
  419f94:	lsr	x5, x0, #20
  419f98:	ldr	x0, [sp, #40]
  419f9c:	ldr	x6, [x0, #32]
  419fa0:	mov	x0, #0x27ff                	// #10239
  419fa4:	cmp	x6, x0
  419fa8:	b.ls	419fd0 <ferror@plt+0x17660>  // b.plast
  419fac:	ldr	x0, [sp, #40]
  419fb0:	ldr	x6, [x0, #32]
  419fb4:	mov	w0, #0x9fffff              	// #10485759
  419fb8:	cmp	x6, x0
  419fbc:	b.hi	419fc8 <ferror@plt+0x17658>  // b.pmore
  419fc0:	mov	w0, #0x6b                  	// #107
  419fc4:	b	419fd4 <ferror@plt+0x17664>
  419fc8:	mov	w0, #0x4d                  	// #77
  419fcc:	b	419fd4 <ferror@plt+0x17664>
  419fd0:	mov	w0, #0x20                  	// #32
  419fd4:	str	w0, [sp]
  419fd8:	mov	x7, x5
  419fdc:	mov	w6, w4
  419fe0:	mov	x5, x3
  419fe4:	mov	w4, w2
  419fe8:	mov	x3, x1
  419fec:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419ff0:	add	x2, x0, #0x140
  419ff4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  419ff8:	add	x1, x0, #0x148
  419ffc:	mov	x0, x8
  41a000:	bl	402940 <fprintf@plt>
  41a004:	nop
  41a008:	ldp	x29, x30, [sp, #16]
  41a00c:	add	sp, sp, #0x30
  41a010:	ret
  41a014:	sub	sp, sp, #0x30
  41a018:	stp	x29, x30, [sp, #16]
  41a01c:	add	x29, sp, #0x10
  41a020:	str	x0, [sp, #40]
  41a024:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41a028:	add	x0, x0, #0x7a8
  41a02c:	ldr	x8, [x0]
  41a030:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a034:	add	x0, x0, #0x1c0
  41a038:	str	x0, [sp]
  41a03c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a040:	add	x7, x0, #0x168
  41a044:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a048:	add	x6, x0, #0x178
  41a04c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a050:	add	x5, x0, #0x180
  41a054:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a058:	add	x4, x0, #0x188
  41a05c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a060:	add	x3, x0, #0x190
  41a064:	ldr	x2, [sp, #40]
  41a068:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41a06c:	add	x1, x0, #0x1a0
  41a070:	mov	x0, x8
  41a074:	bl	402940 <fprintf@plt>
  41a078:	nop
  41a07c:	ldp	x29, x30, [sp, #16]
  41a080:	add	sp, sp, #0x30
  41a084:	ret
  41a088:	stp	x29, x30, [sp, #-48]!
  41a08c:	mov	x29, sp
  41a090:	str	x19, [sp, #16]
  41a094:	str	x0, [sp, #40]
  41a098:	ldr	x0, [sp, #40]
  41a09c:	add	x0, x0, #0x8
  41a0a0:	bl	4045fc <ferror@plt+0x1c8c>
  41a0a4:	mov	x0, #0x30                  	// #48
  41a0a8:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  41a0ac:	mov	x19, x0
  41a0b0:	mov	w3, #0x0                   	// #0
  41a0b4:	mov	w2, #0x0                   	// #0
  41a0b8:	mov	x1, #0xd                   	// #13
  41a0bc:	mov	x0, x19
  41a0c0:	bl	41a404 <ferror@plt+0x17a94>
  41a0c4:	ldr	x0, [sp, #40]
  41a0c8:	str	x19, [x0, #40]
  41a0cc:	mov	x0, #0x30                  	// #48
  41a0d0:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  41a0d4:	mov	x19, x0
  41a0d8:	mov	w3, #0x0                   	// #0
  41a0dc:	mov	w2, #0x0                   	// #0
  41a0e0:	mov	x1, #0xd                   	// #13
  41a0e4:	mov	x0, x19
  41a0e8:	bl	41a440 <ferror@plt+0x17ad0>
  41a0ec:	ldr	x0, [sp, #40]
  41a0f0:	str	x19, [x0, #48]
  41a0f4:	mov	x0, #0x30                  	// #48
  41a0f8:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  41a0fc:	mov	x19, x0
  41a100:	mov	w3, #0x0                   	// #0
  41a104:	mov	w2, #0x0                   	// #0
  41a108:	mov	x1, #0xd                   	// #13
  41a10c:	mov	x0, x19
  41a110:	bl	41a47c <ferror@plt+0x17b0c>
  41a114:	ldr	x0, [sp, #40]
  41a118:	str	x19, [x0]
  41a11c:	nop
  41a120:	ldr	x19, [sp, #16]
  41a124:	ldp	x29, x30, [sp], #48
  41a128:	ret
  41a12c:	stp	x29, x30, [sp, #-96]!
  41a130:	mov	x29, sp
  41a134:	str	x19, [sp, #16]
  41a138:	str	x0, [sp, #72]
  41a13c:	str	x1, [sp, #64]
  41a140:	str	w2, [sp, #60]
  41a144:	strb	w3, [sp, #59]
  41a148:	str	x4, [sp, #48]
  41a14c:	str	w5, [sp, #44]
  41a150:	str	x6, [sp, #32]
  41a154:	mov	x0, #0x20                  	// #32
  41a158:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  41a15c:	mov	x19, x0
  41a160:	ldr	x5, [sp, #32]
  41a164:	ldr	w4, [sp, #44]
  41a168:	ldr	x3, [sp, #48]
  41a16c:	ldrb	w2, [sp, #59]
  41a170:	ldr	w1, [sp, #60]
  41a174:	mov	x0, x19
  41a178:	bl	419544 <ferror@plt+0x16bd4>
  41a17c:	str	x19, [sp, #88]
  41a180:	ldr	x2, [sp, #88]
  41a184:	ldr	x1, [sp, #64]
  41a188:	ldr	x0, [sp, #72]
  41a18c:	bl	41a4b8 <ferror@plt+0x17b48>
  41a190:	ldr	x19, [sp, #16]
  41a194:	ldp	x29, x30, [sp], #96
  41a198:	ret
  41a19c:	stp	x29, x30, [sp, #-64]!
  41a1a0:	mov	x29, sp
  41a1a4:	str	x0, [sp, #40]
  41a1a8:	str	x1, [sp, #32]
  41a1ac:	str	x2, [sp, #24]
  41a1b0:	ldr	x0, [sp, #40]
  41a1b4:	ldr	x0, [x0, #48]
  41a1b8:	add	x1, sp, #0x18
  41a1bc:	bl	41a5b8 <ferror@plt+0x17c48>
  41a1c0:	str	x0, [sp, #56]
  41a1c4:	ldr	x0, [sp, #56]
  41a1c8:	cmp	x0, #0x0
  41a1cc:	b.ne	41a1d8 <ferror@plt+0x17868>  // b.any
  41a1d0:	mov	x0, #0x0                   	// #0
  41a1d4:	b	41a1f4 <ferror@plt+0x17884>
  41a1d8:	ldr	x0, [sp, #56]
  41a1dc:	ldr	x0, [x0]
  41a1e0:	str	x0, [sp, #48]
  41a1e4:	ldr	x0, [sp, #48]
  41a1e8:	ldr	x1, [sp, #32]
  41a1ec:	bl	4196b4 <ferror@plt+0x16d44>
  41a1f0:	ldr	x0, [sp, #48]
  41a1f4:	ldp	x29, x30, [sp], #64
  41a1f8:	ret
  41a1fc:	stp	x29, x30, [sp, #-32]!
  41a200:	mov	x29, sp
  41a204:	str	x0, [sp, #24]
  41a208:	str	x1, [sp, #16]
  41a20c:	ldr	x0, [sp, #24]
  41a210:	ldr	x0, [x0, #48]
  41a214:	add	x1, sp, #0x10
  41a218:	bl	41a5b8 <ferror@plt+0x17c48>
  41a21c:	cmp	x0, #0x0
  41a220:	cset	w0, ne  // ne = any
  41a224:	and	w0, w0, #0xff
  41a228:	ldp	x29, x30, [sp], #32
  41a22c:	ret
  41a230:	stp	x29, x30, [sp, #-80]!
  41a234:	mov	x29, sp
  41a238:	str	x0, [sp, #40]
  41a23c:	str	x1, [sp, #32]
  41a240:	str	x2, [sp, #24]
  41a244:	strb	w3, [sp, #23]
  41a248:	ldr	x0, [sp, #40]
  41a24c:	ldr	x2, [x0, #48]
  41a250:	ldr	x0, [sp, #32]
  41a254:	str	x0, [sp, #48]
  41a258:	add	x0, sp, #0x30
  41a25c:	mov	x1, x0
  41a260:	mov	x0, x2
  41a264:	bl	41a5b8 <ferror@plt+0x17c48>
  41a268:	str	x0, [sp, #72]
  41a26c:	ldr	x0, [sp, #72]
  41a270:	cmp	x0, #0x0
  41a274:	b.ne	41a280 <ferror@plt+0x17910>  // b.any
  41a278:	mov	x0, #0x0                   	// #0
  41a27c:	b	41a2c8 <ferror@plt+0x17958>
  41a280:	ldr	x0, [sp, #72]
  41a284:	ldr	x0, [x0]
  41a288:	str	x0, [sp, #64]
  41a28c:	ldr	x0, [sp, #64]
  41a290:	ldr	x1, [sp, #24]
  41a294:	bl	419720 <ferror@plt+0x16db0>
  41a298:	ldrb	w0, [sp, #23]
  41a29c:	cmp	w0, #0x0
  41a2a0:	b.eq	41a2c4 <ferror@plt+0x17954>  // b.none
  41a2a4:	ldr	x0, [sp, #40]
  41a2a8:	ldr	x2, [x0, #48]
  41a2ac:	ldr	x0, [sp, #32]
  41a2b0:	str	x0, [sp, #56]
  41a2b4:	add	x0, sp, #0x38
  41a2b8:	mov	x1, x0
  41a2bc:	mov	x0, x2
  41a2c0:	bl	41a61c <ferror@plt+0x17cac>
  41a2c4:	ldr	x0, [sp, #64]
  41a2c8:	ldp	x29, x30, [sp], #80
  41a2cc:	ret
  41a2d0:	stp	x29, x30, [sp, #-128]!
  41a2d4:	mov	x29, sp
  41a2d8:	str	x0, [sp, #40]
  41a2dc:	str	w1, [sp, #36]
  41a2e0:	str	x2, [sp, #24]
  41a2e4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41a2e8:	add	x0, x0, #0x7a8
  41a2ec:	ldr	x0, [x0]
  41a2f0:	mov	x1, x0
  41a2f4:	mov	w0, #0xa                   	// #10
  41a2f8:	bl	402400 <fputc@plt>
  41a2fc:	add	x0, sp, #0x6c
  41a300:	ldr	x3, [sp, #24]
  41a304:	mov	x2, x0
  41a308:	ldr	w1, [sp, #36]
  41a30c:	ldr	x0, [sp, #40]
  41a310:	bl	41a65c <ferror@plt+0x17cec>
  41a314:	str	x0, [sp, #112]
  41a318:	add	x0, sp, #0x30
  41a31c:	mov	x8, x0
  41a320:	ldr	w1, [sp, #36]
  41a324:	ldr	x0, [sp, #40]
  41a328:	bl	41a798 <ferror@plt+0x17e28>
  41a32c:	mov	x0, #0x8c                  	// #140
  41a330:	bl	419934 <ferror@plt+0x16fc4>
  41a334:	ldr	w0, [sp, #36]
  41a338:	bl	419608 <ferror@plt+0x16c98>
  41a33c:	bl	41a014 <ferror@plt+0x176a4>
  41a340:	mov	x0, #0x8c                  	// #140
  41a344:	bl	419934 <ferror@plt+0x16fc4>
  41a348:	ldr	w0, [sp, #108]
  41a34c:	sub	w0, w0, #0x1
  41a350:	str	w0, [sp, #124]
  41a354:	ldr	w0, [sp, #124]
  41a358:	cmp	w0, #0x0
  41a35c:	b.lt	41a3ac <ferror@plt+0x17a3c>  // b.tstop
  41a360:	ldrsw	x0, [sp, #124]
  41a364:	lsl	x0, x0, #4
  41a368:	ldr	x1, [sp, #112]
  41a36c:	add	x0, x1, x0
  41a370:	ldr	x3, [x0, #8]
  41a374:	ldrsw	x0, [sp, #124]
  41a378:	lsl	x0, x0, #4
  41a37c:	ldr	x1, [sp, #112]
  41a380:	add	x0, x1, x0
  41a384:	ldr	x0, [x0]
  41a388:	add	x1, sp, #0x30
  41a38c:	mov	x2, x1
  41a390:	mov	x1, x0
  41a394:	mov	x0, x3
  41a398:	bl	419ad4 <ferror@plt+0x17164>
  41a39c:	ldr	w0, [sp, #124]
  41a3a0:	sub	w0, w0, #0x1
  41a3a4:	str	w0, [sp, #124]
  41a3a8:	b	41a354 <ferror@plt+0x179e4>
  41a3ac:	mov	x0, #0x8c                  	// #140
  41a3b0:	bl	419934 <ferror@plt+0x16fc4>
  41a3b4:	ldr	w0, [sp, #36]
  41a3b8:	bl	419608 <ferror@plt+0x16c98>
  41a3bc:	bl	41a014 <ferror@plt+0x176a4>
  41a3c0:	mov	x0, #0x8c                  	// #140
  41a3c4:	bl	419934 <ferror@plt+0x16fc4>
  41a3c8:	add	x0, sp, #0x30
  41a3cc:	bl	419e14 <ferror@plt+0x174a4>
  41a3d0:	mov	x0, #0x8c                  	// #140
  41a3d4:	bl	419934 <ferror@plt+0x16fc4>
  41a3d8:	ldr	x0, [sp, #112]
  41a3dc:	bl	402730 <free@plt>
  41a3e0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41a3e4:	add	x0, x0, #0x7a8
  41a3e8:	ldr	x0, [x0]
  41a3ec:	mov	x1, x0
  41a3f0:	mov	w0, #0xa                   	// #10
  41a3f4:	bl	402400 <fputc@plt>
  41a3f8:	nop
  41a3fc:	ldp	x29, x30, [sp], #128
  41a400:	ret
  41a404:	stp	x29, x30, [sp, #-48]!
  41a408:	mov	x29, sp
  41a40c:	str	x0, [sp, #40]
  41a410:	str	x1, [sp, #32]
  41a414:	strb	w2, [sp, #31]
  41a418:	strb	w3, [sp, #30]
  41a41c:	ldr	x0, [sp, #40]
  41a420:	mov	w4, #0x1                   	// #1
  41a424:	ldrb	w3, [sp, #30]
  41a428:	ldrb	w2, [sp, #31]
  41a42c:	ldr	x1, [sp, #32]
  41a430:	bl	41a860 <ferror@plt+0x17ef0>
  41a434:	nop
  41a438:	ldp	x29, x30, [sp], #48
  41a43c:	ret
  41a440:	stp	x29, x30, [sp, #-48]!
  41a444:	mov	x29, sp
  41a448:	str	x0, [sp, #40]
  41a44c:	str	x1, [sp, #32]
  41a450:	strb	w2, [sp, #31]
  41a454:	strb	w3, [sp, #30]
  41a458:	ldr	x0, [sp, #40]
  41a45c:	mov	w4, #0x1                   	// #1
  41a460:	ldrb	w3, [sp, #30]
  41a464:	ldrb	w2, [sp, #31]
  41a468:	ldr	x1, [sp, #32]
  41a46c:	bl	41aa14 <ferror@plt+0x180a4>
  41a470:	nop
  41a474:	ldp	x29, x30, [sp], #48
  41a478:	ret
  41a47c:	stp	x29, x30, [sp, #-48]!
  41a480:	mov	x29, sp
  41a484:	str	x0, [sp, #40]
  41a488:	str	x1, [sp, #32]
  41a48c:	strb	w2, [sp, #31]
  41a490:	strb	w3, [sp, #30]
  41a494:	ldr	x0, [sp, #40]
  41a498:	mov	w4, #0x1                   	// #1
  41a49c:	ldrb	w3, [sp, #30]
  41a4a0:	ldrb	w2, [sp, #31]
  41a4a4:	ldr	x1, [sp, #32]
  41a4a8:	bl	41abec <ferror@plt+0x1827c>
  41a4ac:	nop
  41a4b0:	ldp	x29, x30, [sp], #48
  41a4b4:	ret
  41a4b8:	stp	x29, x30, [sp, #-96]!
  41a4bc:	mov	x29, sp
  41a4c0:	str	x19, [sp, #16]
  41a4c4:	str	x0, [sp, #56]
  41a4c8:	str	x1, [sp, #48]
  41a4cc:	str	x2, [sp, #40]
  41a4d0:	str	xzr, [sp, #64]
  41a4d4:	ldr	x0, [sp, #56]
  41a4d8:	ldr	x0, [x0, #40]
  41a4dc:	add	x1, sp, #0x28
  41a4e0:	bl	41adc4 <ferror@plt+0x18454>
  41a4e4:	str	x0, [sp, #88]
  41a4e8:	ldr	x0, [sp, #88]
  41a4ec:	cmp	x0, #0x0
  41a4f0:	b.eq	41a528 <ferror@plt+0x17bb8>  // b.none
  41a4f4:	ldr	x0, [sp, #40]
  41a4f8:	cmp	x0, #0x0
  41a4fc:	b.eq	41a508 <ferror@plt+0x17b98>  // b.none
  41a500:	mov	x1, #0x20                  	// #32
  41a504:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  41a508:	ldr	x0, [sp, #88]
  41a50c:	ldr	x0, [x0]
  41a510:	str	x0, [sp, #64]
  41a514:	ldr	x0, [sp, #64]
  41a518:	ldr	x1, [x0, #24]
  41a51c:	add	x1, x1, #0x1
  41a520:	str	x1, [x0, #24]
  41a524:	b	41a554 <ferror@plt+0x17be4>
  41a528:	mov	x0, #0x38                  	// #56
  41a52c:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  41a530:	mov	x19, x0
  41a534:	mov	x0, x19
  41a538:	bl	4199a0 <ferror@plt+0x17030>
  41a53c:	str	x19, [sp, #64]
  41a540:	ldr	x0, [sp, #56]
  41a544:	ldr	x0, [x0, #40]
  41a548:	add	x2, sp, #0x40
  41a54c:	add	x1, sp, #0x28
  41a550:	bl	41ae28 <ferror@plt+0x184b8>
  41a554:	ldr	x0, [sp, #56]
  41a558:	ldr	x0, [x0, #48]
  41a55c:	add	x1, sp, #0x30
  41a560:	bl	41a5b8 <ferror@plt+0x17c48>
  41a564:	cmp	x0, #0x0
  41a568:	cset	w0, eq  // eq = none
  41a56c:	and	w0, w0, #0xff
  41a570:	cmp	w0, #0x0
  41a574:	b.eq	41a5a8 <ferror@plt+0x17c38>  // b.none
  41a578:	ldr	x0, [sp, #56]
  41a57c:	ldr	x19, [x0, #48]
  41a580:	ldr	x1, [sp, #64]
  41a584:	add	x0, sp, #0x48
  41a588:	mov	x2, #0x0                   	// #0
  41a58c:	bl	41aebc <ferror@plt+0x1854c>
  41a590:	add	x1, sp, #0x48
  41a594:	add	x0, sp, #0x30
  41a598:	mov	x2, x1
  41a59c:	mov	x1, x0
  41a5a0:	mov	x0, x19
  41a5a4:	bl	41aef0 <ferror@plt+0x18580>
  41a5a8:	ldr	x0, [sp, #64]
  41a5ac:	ldr	x19, [sp, #16]
  41a5b0:	ldp	x29, x30, [sp], #96
  41a5b4:	ret
  41a5b8:	stp	x29, x30, [sp, #-64]!
  41a5bc:	mov	x29, sp
  41a5c0:	str	x19, [sp, #16]
  41a5c4:	str	x0, [sp, #40]
  41a5c8:	str	x1, [sp, #32]
  41a5cc:	ldr	x19, [sp, #40]
  41a5d0:	ldr	x0, [sp, #32]
  41a5d4:	bl	41af84 <ferror@plt+0x18614>
  41a5d8:	mov	w2, w0
  41a5dc:	ldr	x1, [sp, #32]
  41a5e0:	mov	x0, x19
  41a5e4:	bl	41afa0 <ferror@plt+0x18630>
  41a5e8:	str	x0, [sp, #56]
  41a5ec:	ldr	x0, [sp, #56]
  41a5f0:	bl	41b160 <ferror@plt+0x187f0>
  41a5f4:	and	w0, w0, #0xff
  41a5f8:	cmp	w0, #0x0
  41a5fc:	b.eq	41a608 <ferror@plt+0x17c98>  // b.none
  41a600:	mov	x0, #0x0                   	// #0
  41a604:	b	41a610 <ferror@plt+0x17ca0>
  41a608:	ldr	x0, [sp, #56]
  41a60c:	add	x0, x0, #0x8
  41a610:	ldr	x19, [sp, #16]
  41a614:	ldp	x29, x30, [sp], #64
  41a618:	ret
  41a61c:	stp	x29, x30, [sp, #-48]!
  41a620:	mov	x29, sp
  41a624:	str	x19, [sp, #16]
  41a628:	str	x0, [sp, #40]
  41a62c:	str	x1, [sp, #32]
  41a630:	ldr	x19, [sp, #40]
  41a634:	ldr	x0, [sp, #32]
  41a638:	bl	41af84 <ferror@plt+0x18614>
  41a63c:	mov	w2, w0
  41a640:	ldr	x1, [sp, #32]
  41a644:	mov	x0, x19
  41a648:	bl	41b184 <ferror@plt+0x18814>
  41a64c:	nop
  41a650:	ldr	x19, [sp, #16]
  41a654:	ldp	x29, x30, [sp], #48
  41a658:	ret
  41a65c:	stp	x29, x30, [sp, #-160]!
  41a660:	mov	x29, sp
  41a664:	str	x19, [sp, #16]
  41a668:	str	x0, [sp, #56]
  41a66c:	str	w1, [sp, #52]
  41a670:	str	x2, [sp, #40]
  41a674:	str	x3, [sp, #32]
  41a678:	mov	x0, #0x10                  	// #16
  41a67c:	str	x0, [sp, #144]
  41a680:	ldr	x0, [sp, #56]
  41a684:	ldr	x0, [x0, #40]
  41a688:	bl	41b1f0 <ferror@plt+0x18880>
  41a68c:	mov	x1, #0x10                  	// #16
  41a690:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  41a694:	str	x0, [sp, #136]
  41a698:	str	wzr, [sp, #156]
  41a69c:	ldr	x0, [sp, #56]
  41a6a0:	ldr	x0, [x0, #40]
  41a6a4:	bl	41b20c <ferror@plt+0x1889c>
  41a6a8:	stp	x0, x1, [sp, #72]
  41a6ac:	ldr	x0, [sp, #56]
  41a6b0:	ldr	x0, [x0, #40]
  41a6b4:	bl	41b23c <ferror@plt+0x188cc>
  41a6b8:	stp	x0, x1, [sp, #88]
  41a6bc:	add	x1, sp, #0x58
  41a6c0:	add	x0, sp, #0x48
  41a6c4:	bl	41b26c <ferror@plt+0x188fc>
  41a6c8:	and	w0, w0, #0xff
  41a6cc:	cmp	w0, #0x0
  41a6d0:	b.eq	41a74c <ferror@plt+0x17ddc>  // b.none
  41a6d4:	add	x0, sp, #0x48
  41a6d8:	bl	41b2b4 <ferror@plt+0x18944>
  41a6dc:	ldr	x0, [x0]
  41a6e0:	ldr	w0, [x0, #20]
  41a6e4:	ldr	w1, [sp, #52]
  41a6e8:	cmp	w1, w0
  41a6ec:	cset	w0, eq  // eq = none
  41a6f0:	and	w0, w0, #0xff
  41a6f4:	cmp	w0, #0x0
  41a6f8:	b.eq	41a740 <ferror@plt+0x17dd0>  // b.none
  41a6fc:	ldr	w0, [sp, #156]
  41a700:	add	w1, w0, #0x1
  41a704:	str	w1, [sp, #156]
  41a708:	mov	w0, w0
  41a70c:	lsl	x0, x0, #4
  41a710:	ldr	x1, [sp, #136]
  41a714:	add	x19, x1, x0
  41a718:	add	x0, sp, #0x48
  41a71c:	bl	41b2b4 <ferror@plt+0x18944>
  41a720:	stp	x0, x1, [sp, #120]
  41a724:	add	x0, sp, #0x78
  41a728:	bl	41b2ec <ferror@plt+0x1897c>
  41a72c:	stp	x0, x1, [sp, #104]
  41a730:	add	x0, sp, #0x68
  41a734:	mov	x1, x0
  41a738:	mov	x0, x19
  41a73c:	bl	41b31c <ferror@plt+0x189ac>
  41a740:	add	x0, sp, #0x48
  41a744:	bl	41b294 <ferror@plt+0x18924>
  41a748:	b	41a6ac <ferror@plt+0x17d3c>
  41a74c:	ldr	w1, [sp, #156]
  41a750:	ldr	x0, [sp, #32]
  41a754:	cmp	x0, #0x0
  41a758:	b.eq	41a764 <ferror@plt+0x17df4>  // b.none
  41a75c:	ldr	x0, [sp, #32]
  41a760:	b	41a76c <ferror@plt+0x17dfc>
  41a764:	adrp	x0, 419000 <ferror@plt+0x16690>
  41a768:	add	x0, x0, #0x8bc
  41a76c:	mov	x3, x0
  41a770:	ldr	x2, [sp, #144]
  41a774:	ldr	x0, [sp, #136]
  41a778:	bl	424110 <ferror@plt+0x217a0>
  41a77c:	ldr	x0, [sp, #40]
  41a780:	ldr	w1, [sp, #156]
  41a784:	str	w1, [x0]
  41a788:	ldr	x0, [sp, #136]
  41a78c:	ldr	x19, [sp, #16]
  41a790:	ldp	x29, x30, [sp], #160
  41a794:	ret
  41a798:	stp	x29, x30, [sp, #-144]!
  41a79c:	mov	x29, sp
  41a7a0:	str	x19, [sp, #16]
  41a7a4:	mov	x19, x8
  41a7a8:	str	x0, [sp, #104]
  41a7ac:	str	w1, [sp, #100]
  41a7b0:	add	x0, sp, #0x7c
  41a7b4:	mov	x3, #0x0                   	// #0
  41a7b8:	mov	x2, x0
  41a7bc:	ldr	w1, [sp, #100]
  41a7c0:	ldr	x0, [sp, #104]
  41a7c4:	bl	41a65c <ferror@plt+0x17cec>
  41a7c8:	str	x0, [sp, #128]
  41a7cc:	mov	x0, x19
  41a7d0:	bl	4199a0 <ferror@plt+0x17030>
  41a7d4:	str	wzr, [sp, #140]
  41a7d8:	ldr	w0, [sp, #124]
  41a7dc:	ldr	w1, [sp, #140]
  41a7e0:	cmp	w1, w0
  41a7e4:	b.cs	41a848 <ferror@plt+0x17ed8>  // b.hs, b.nlast
  41a7e8:	ldr	w0, [sp, #140]
  41a7ec:	lsl	x0, x0, #4
  41a7f0:	ldr	x1, [sp, #128]
  41a7f4:	add	x0, x1, x0
  41a7f8:	ldr	x0, [x0, #8]
  41a7fc:	add	x1, sp, #0x20
  41a800:	mov	x8, x1
  41a804:	mov	x1, x0
  41a808:	mov	x0, x19
  41a80c:	bl	419a44 <ferror@plt+0x170d4>
  41a810:	mov	x1, x19
  41a814:	add	x0, sp, #0x20
  41a818:	ldp	x2, x3, [x0]
  41a81c:	stp	x2, x3, [x1]
  41a820:	ldp	x2, x3, [x0, #16]
  41a824:	stp	x2, x3, [x1, #16]
  41a828:	ldp	x2, x3, [x0, #32]
  41a82c:	stp	x2, x3, [x1, #32]
  41a830:	ldr	x0, [x0, #48]
  41a834:	str	x0, [x1, #48]
  41a838:	ldr	w0, [sp, #140]
  41a83c:	add	w0, w0, #0x1
  41a840:	str	w0, [sp, #140]
  41a844:	b	41a7d8 <ferror@plt+0x17e68>
  41a848:	ldr	x0, [sp, #128]
  41a84c:	bl	402730 <free@plt>
  41a850:	nop
  41a854:	ldr	x19, [sp, #16]
  41a858:	ldp	x29, x30, [sp], #144
  41a85c:	ret
  41a860:	stp	x29, x30, [sp, #-64]!
  41a864:	mov	x29, sp
  41a868:	str	x0, [sp, #40]
  41a86c:	str	x1, [sp, #32]
  41a870:	strb	w2, [sp, #31]
  41a874:	strb	w3, [sp, #30]
  41a878:	str	w4, [sp, #24]
  41a87c:	ldr	x0, [sp, #40]
  41a880:	str	xzr, [x0, #16]
  41a884:	ldr	x0, [sp, #40]
  41a888:	str	xzr, [x0, #24]
  41a88c:	ldr	x0, [sp, #40]
  41a890:	str	wzr, [x0, #32]
  41a894:	ldr	x0, [sp, #40]
  41a898:	str	wzr, [x0, #36]
  41a89c:	ldr	x0, [sp, #40]
  41a8a0:	ldrb	w1, [sp, #31]
  41a8a4:	strb	w1, [x0, #44]
  41a8a8:	ldr	x0, [sp, #32]
  41a8ac:	bl	40448c <ferror@plt+0x1b1c>
  41a8b0:	str	w0, [sp, #60]
  41a8b4:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  41a8b8:	add	x1, x0, #0xcd0
  41a8bc:	ldr	w0, [sp, #60]
  41a8c0:	lsl	x0, x0, #4
  41a8c4:	add	x0, x1, x0
  41a8c8:	ldr	w0, [x0]
  41a8cc:	mov	w0, w0
  41a8d0:	str	x0, [sp, #32]
  41a8d4:	ldr	x1, [sp, #32]
  41a8d8:	ldr	x0, [sp, #40]
  41a8dc:	bl	41b364 <ferror@plt+0x189f4>
  41a8e0:	mov	x1, x0
  41a8e4:	ldr	x0, [sp, #40]
  41a8e8:	str	x1, [x0]
  41a8ec:	ldr	x0, [sp, #40]
  41a8f0:	ldr	x1, [sp, #32]
  41a8f4:	str	x1, [x0, #8]
  41a8f8:	ldr	x0, [sp, #40]
  41a8fc:	ldr	w1, [sp, #60]
  41a900:	str	w1, [x0, #40]
  41a904:	nop
  41a908:	ldp	x29, x30, [sp], #64
  41a90c:	ret
  41a910:	stp	x29, x30, [sp, #-48]!
  41a914:	mov	x29, sp
  41a918:	str	x0, [sp, #24]
  41a91c:	ldr	x0, [sp, #24]
  41a920:	ldr	x0, [x0, #8]
  41a924:	sub	x0, x0, #0x1
  41a928:	str	x0, [sp, #40]
  41a92c:	ldr	x0, [sp, #24]
  41a930:	ldr	x0, [x0, #8]
  41a934:	ldr	x1, [sp, #40]
  41a938:	cmp	x1, x0
  41a93c:	b.cs	41a9d4 <ferror@plt+0x18064>  // b.hs, b.nlast
  41a940:	ldr	x0, [sp, #24]
  41a944:	ldr	x1, [x0]
  41a948:	ldr	x0, [sp, #40]
  41a94c:	lsl	x0, x0, #4
  41a950:	add	x0, x1, x0
  41a954:	bl	41b410 <ferror@plt+0x18aa0>
  41a958:	and	w0, w0, #0xff
  41a95c:	eor	w0, w0, #0x1
  41a960:	and	w0, w0, #0xff
  41a964:	cmp	w0, #0x0
  41a968:	b.eq	41a9a0 <ferror@plt+0x18030>  // b.none
  41a96c:	ldr	x0, [sp, #24]
  41a970:	ldr	x1, [x0]
  41a974:	ldr	x0, [sp, #40]
  41a978:	lsl	x0, x0, #4
  41a97c:	add	x0, x1, x0
  41a980:	bl	41b430 <ferror@plt+0x18ac0>
  41a984:	and	w0, w0, #0xff
  41a988:	eor	w0, w0, #0x1
  41a98c:	and	w0, w0, #0xff
  41a990:	cmp	w0, #0x0
  41a994:	b.eq	41a9a0 <ferror@plt+0x18030>  // b.none
  41a998:	mov	w0, #0x1                   	// #1
  41a99c:	b	41a9a4 <ferror@plt+0x18034>
  41a9a0:	mov	w0, #0x0                   	// #0
  41a9a4:	cmp	w0, #0x0
  41a9a8:	b.eq	41a9c4 <ferror@plt+0x18054>  // b.none
  41a9ac:	ldr	x0, [sp, #24]
  41a9b0:	ldr	x1, [x0]
  41a9b4:	ldr	x0, [sp, #40]
  41a9b8:	lsl	x0, x0, #4
  41a9bc:	add	x0, x1, x0
  41a9c0:	bl	41b450 <ferror@plt+0x18ae0>
  41a9c4:	ldr	x0, [sp, #40]
  41a9c8:	sub	x0, x0, #0x1
  41a9cc:	str	x0, [sp, #40]
  41a9d0:	b	41a92c <ferror@plt+0x17fbc>
  41a9d4:	ldr	x0, [sp, #24]
  41a9d8:	ldrb	w0, [x0, #44]
  41a9dc:	eor	w0, w0, #0x1
  41a9e0:	and	w0, w0, #0xff
  41a9e4:	cmp	w0, #0x0
  41a9e8:	b.eq	41a9fc <ferror@plt+0x1808c>  // b.none
  41a9ec:	ldr	x0, [sp, #24]
  41a9f0:	ldr	x0, [x0]
  41a9f4:	bl	41b470 <ferror@plt+0x18b00>
  41a9f8:	b	41aa08 <ferror@plt+0x18098>
  41a9fc:	ldr	x0, [sp, #24]
  41aa00:	ldr	x0, [x0]
  41aa04:	bl	405c14 <ferror@plt+0x32a4>
  41aa08:	nop
  41aa0c:	ldp	x29, x30, [sp], #48
  41aa10:	ret
  41aa14:	stp	x29, x30, [sp, #-64]!
  41aa18:	mov	x29, sp
  41aa1c:	str	x0, [sp, #40]
  41aa20:	str	x1, [sp, #32]
  41aa24:	strb	w2, [sp, #31]
  41aa28:	strb	w3, [sp, #30]
  41aa2c:	str	w4, [sp, #24]
  41aa30:	ldr	x0, [sp, #40]
  41aa34:	str	xzr, [x0, #16]
  41aa38:	ldr	x0, [sp, #40]
  41aa3c:	str	xzr, [x0, #24]
  41aa40:	ldr	x0, [sp, #40]
  41aa44:	str	wzr, [x0, #32]
  41aa48:	ldr	x0, [sp, #40]
  41aa4c:	str	wzr, [x0, #36]
  41aa50:	ldr	x0, [sp, #40]
  41aa54:	ldrb	w1, [sp, #31]
  41aa58:	strb	w1, [x0, #44]
  41aa5c:	ldr	x0, [sp, #32]
  41aa60:	bl	40448c <ferror@plt+0x1b1c>
  41aa64:	str	w0, [sp, #60]
  41aa68:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  41aa6c:	add	x1, x0, #0xcd0
  41aa70:	ldr	w0, [sp, #60]
  41aa74:	lsl	x0, x0, #4
  41aa78:	add	x0, x1, x0
  41aa7c:	ldr	w0, [x0]
  41aa80:	mov	w0, w0
  41aa84:	str	x0, [sp, #32]
  41aa88:	ldr	x1, [sp, #32]
  41aa8c:	ldr	x0, [sp, #40]
  41aa90:	bl	41b490 <ferror@plt+0x18b20>
  41aa94:	mov	x1, x0
  41aa98:	ldr	x0, [sp, #40]
  41aa9c:	str	x1, [x0]
  41aaa0:	ldr	x0, [sp, #40]
  41aaa4:	ldr	x1, [sp, #32]
  41aaa8:	str	x1, [x0, #8]
  41aaac:	ldr	x0, [sp, #40]
  41aab0:	ldr	w1, [sp, #60]
  41aab4:	str	w1, [x0, #40]
  41aab8:	nop
  41aabc:	ldp	x29, x30, [sp], #64
  41aac0:	ret
  41aac4:	stp	x29, x30, [sp, #-48]!
  41aac8:	mov	x29, sp
  41aacc:	str	x0, [sp, #24]
  41aad0:	ldr	x0, [sp, #24]
  41aad4:	ldr	x0, [x0, #8]
  41aad8:	sub	x0, x0, #0x1
  41aadc:	str	x0, [sp, #40]
  41aae0:	ldr	x0, [sp, #24]
  41aae4:	ldr	x0, [x0, #8]
  41aae8:	ldr	x1, [sp, #40]
  41aaec:	cmp	x1, x0
  41aaf0:	b.cs	41abac <ferror@plt+0x1823c>  // b.hs, b.nlast
  41aaf4:	ldr	x0, [sp, #24]
  41aaf8:	ldr	x2, [x0]
  41aafc:	ldr	x1, [sp, #40]
  41ab00:	mov	x0, x1
  41ab04:	lsl	x0, x0, #1
  41ab08:	add	x0, x0, x1
  41ab0c:	lsl	x0, x0, #3
  41ab10:	add	x0, x2, x0
  41ab14:	bl	41b54c <ferror@plt+0x18bdc>
  41ab18:	and	w0, w0, #0xff
  41ab1c:	eor	w0, w0, #0x1
  41ab20:	and	w0, w0, #0xff
  41ab24:	cmp	w0, #0x0
  41ab28:	b.eq	41ab6c <ferror@plt+0x181fc>  // b.none
  41ab2c:	ldr	x0, [sp, #24]
  41ab30:	ldr	x2, [x0]
  41ab34:	ldr	x1, [sp, #40]
  41ab38:	mov	x0, x1
  41ab3c:	lsl	x0, x0, #1
  41ab40:	add	x0, x0, x1
  41ab44:	lsl	x0, x0, #3
  41ab48:	add	x0, x2, x0
  41ab4c:	bl	41b56c <ferror@plt+0x18bfc>
  41ab50:	and	w0, w0, #0xff
  41ab54:	eor	w0, w0, #0x1
  41ab58:	and	w0, w0, #0xff
  41ab5c:	cmp	w0, #0x0
  41ab60:	b.eq	41ab6c <ferror@plt+0x181fc>  // b.none
  41ab64:	mov	w0, #0x1                   	// #1
  41ab68:	b	41ab70 <ferror@plt+0x18200>
  41ab6c:	mov	w0, #0x0                   	// #0
  41ab70:	cmp	w0, #0x0
  41ab74:	b.eq	41ab9c <ferror@plt+0x1822c>  // b.none
  41ab78:	ldr	x0, [sp, #24]
  41ab7c:	ldr	x2, [x0]
  41ab80:	ldr	x1, [sp, #40]
  41ab84:	mov	x0, x1
  41ab88:	lsl	x0, x0, #1
  41ab8c:	add	x0, x0, x1
  41ab90:	lsl	x0, x0, #3
  41ab94:	add	x0, x2, x0
  41ab98:	bl	41b58c <ferror@plt+0x18c1c>
  41ab9c:	ldr	x0, [sp, #40]
  41aba0:	sub	x0, x0, #0x1
  41aba4:	str	x0, [sp, #40]
  41aba8:	b	41aae0 <ferror@plt+0x18170>
  41abac:	ldr	x0, [sp, #24]
  41abb0:	ldrb	w0, [x0, #44]
  41abb4:	eor	w0, w0, #0x1
  41abb8:	and	w0, w0, #0xff
  41abbc:	cmp	w0, #0x0
  41abc0:	b.eq	41abd4 <ferror@plt+0x18264>  // b.none
  41abc4:	ldr	x0, [sp, #24]
  41abc8:	ldr	x0, [x0]
  41abcc:	bl	41b5ac <ferror@plt+0x18c3c>
  41abd0:	b	41abe0 <ferror@plt+0x18270>
  41abd4:	ldr	x0, [sp, #24]
  41abd8:	ldr	x0, [x0]
  41abdc:	bl	405c14 <ferror@plt+0x32a4>
  41abe0:	nop
  41abe4:	ldp	x29, x30, [sp], #48
  41abe8:	ret
  41abec:	stp	x29, x30, [sp, #-64]!
  41abf0:	mov	x29, sp
  41abf4:	str	x0, [sp, #40]
  41abf8:	str	x1, [sp, #32]
  41abfc:	strb	w2, [sp, #31]
  41ac00:	strb	w3, [sp, #30]
  41ac04:	str	w4, [sp, #24]
  41ac08:	ldr	x0, [sp, #40]
  41ac0c:	str	xzr, [x0, #16]
  41ac10:	ldr	x0, [sp, #40]
  41ac14:	str	xzr, [x0, #24]
  41ac18:	ldr	x0, [sp, #40]
  41ac1c:	str	wzr, [x0, #32]
  41ac20:	ldr	x0, [sp, #40]
  41ac24:	str	wzr, [x0, #36]
  41ac28:	ldr	x0, [sp, #40]
  41ac2c:	ldrb	w1, [sp, #31]
  41ac30:	strb	w1, [x0, #44]
  41ac34:	ldr	x0, [sp, #32]
  41ac38:	bl	40448c <ferror@plt+0x1b1c>
  41ac3c:	str	w0, [sp, #60]
  41ac40:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  41ac44:	add	x1, x0, #0xcd0
  41ac48:	ldr	w0, [sp, #60]
  41ac4c:	lsl	x0, x0, #4
  41ac50:	add	x0, x1, x0
  41ac54:	ldr	w0, [x0]
  41ac58:	mov	w0, w0
  41ac5c:	str	x0, [sp, #32]
  41ac60:	ldr	x1, [sp, #32]
  41ac64:	ldr	x0, [sp, #40]
  41ac68:	bl	41b5cc <ferror@plt+0x18c5c>
  41ac6c:	mov	x1, x0
  41ac70:	ldr	x0, [sp, #40]
  41ac74:	str	x1, [x0]
  41ac78:	ldr	x0, [sp, #40]
  41ac7c:	ldr	x1, [sp, #32]
  41ac80:	str	x1, [x0, #8]
  41ac84:	ldr	x0, [sp, #40]
  41ac88:	ldr	w1, [sp, #60]
  41ac8c:	str	w1, [x0, #40]
  41ac90:	nop
  41ac94:	ldp	x29, x30, [sp], #64
  41ac98:	ret
  41ac9c:	stp	x29, x30, [sp, #-48]!
  41aca0:	mov	x29, sp
  41aca4:	str	x0, [sp, #24]
  41aca8:	ldr	x0, [sp, #24]
  41acac:	ldr	x0, [x0, #8]
  41acb0:	sub	x0, x0, #0x1
  41acb4:	str	x0, [sp, #40]
  41acb8:	ldr	x0, [sp, #24]
  41acbc:	ldr	x0, [x0, #8]
  41acc0:	ldr	x1, [sp, #40]
  41acc4:	cmp	x1, x0
  41acc8:	b.cs	41ad84 <ferror@plt+0x18414>  // b.hs, b.nlast
  41accc:	ldr	x0, [sp, #24]
  41acd0:	ldr	x2, [x0]
  41acd4:	ldr	x1, [sp, #40]
  41acd8:	mov	x0, x1
  41acdc:	lsl	x0, x0, #1
  41ace0:	add	x0, x0, x1
  41ace4:	lsl	x0, x0, #3
  41ace8:	add	x0, x2, x0
  41acec:	bl	41b688 <ferror@plt+0x18d18>
  41acf0:	and	w0, w0, #0xff
  41acf4:	eor	w0, w0, #0x1
  41acf8:	and	w0, w0, #0xff
  41acfc:	cmp	w0, #0x0
  41ad00:	b.eq	41ad44 <ferror@plt+0x183d4>  // b.none
  41ad04:	ldr	x0, [sp, #24]
  41ad08:	ldr	x2, [x0]
  41ad0c:	ldr	x1, [sp, #40]
  41ad10:	mov	x0, x1
  41ad14:	lsl	x0, x0, #1
  41ad18:	add	x0, x0, x1
  41ad1c:	lsl	x0, x0, #3
  41ad20:	add	x0, x2, x0
  41ad24:	bl	41b6a8 <ferror@plt+0x18d38>
  41ad28:	and	w0, w0, #0xff
  41ad2c:	eor	w0, w0, #0x1
  41ad30:	and	w0, w0, #0xff
  41ad34:	cmp	w0, #0x0
  41ad38:	b.eq	41ad44 <ferror@plt+0x183d4>  // b.none
  41ad3c:	mov	w0, #0x1                   	// #1
  41ad40:	b	41ad48 <ferror@plt+0x183d8>
  41ad44:	mov	w0, #0x0                   	// #0
  41ad48:	cmp	w0, #0x0
  41ad4c:	b.eq	41ad74 <ferror@plt+0x18404>  // b.none
  41ad50:	ldr	x0, [sp, #24]
  41ad54:	ldr	x2, [x0]
  41ad58:	ldr	x1, [sp, #40]
  41ad5c:	mov	x0, x1
  41ad60:	lsl	x0, x0, #1
  41ad64:	add	x0, x0, x1
  41ad68:	lsl	x0, x0, #3
  41ad6c:	add	x0, x2, x0
  41ad70:	bl	41b6c8 <ferror@plt+0x18d58>
  41ad74:	ldr	x0, [sp, #40]
  41ad78:	sub	x0, x0, #0x1
  41ad7c:	str	x0, [sp, #40]
  41ad80:	b	41acb8 <ferror@plt+0x18348>
  41ad84:	ldr	x0, [sp, #24]
  41ad88:	ldrb	w0, [x0, #44]
  41ad8c:	eor	w0, w0, #0x1
  41ad90:	and	w0, w0, #0xff
  41ad94:	cmp	w0, #0x0
  41ad98:	b.eq	41adac <ferror@plt+0x1843c>  // b.none
  41ad9c:	ldr	x0, [sp, #24]
  41ada0:	ldr	x0, [x0]
  41ada4:	bl	41b6e8 <ferror@plt+0x18d78>
  41ada8:	b	41adb8 <ferror@plt+0x18448>
  41adac:	ldr	x0, [sp, #24]
  41adb0:	ldr	x0, [x0]
  41adb4:	bl	405c14 <ferror@plt+0x32a4>
  41adb8:	nop
  41adbc:	ldp	x29, x30, [sp], #48
  41adc0:	ret
  41adc4:	stp	x29, x30, [sp, #-64]!
  41adc8:	mov	x29, sp
  41adcc:	str	x19, [sp, #16]
  41add0:	str	x0, [sp, #40]
  41add4:	str	x1, [sp, #32]
  41add8:	ldr	x19, [sp, #40]
  41addc:	ldr	x0, [sp, #32]
  41ade0:	bl	41b708 <ferror@plt+0x18d98>
  41ade4:	mov	w2, w0
  41ade8:	ldr	x1, [sp, #32]
  41adec:	mov	x0, x19
  41adf0:	bl	41b728 <ferror@plt+0x18db8>
  41adf4:	str	x0, [sp, #56]
  41adf8:	ldr	x0, [sp, #56]
  41adfc:	bl	41b8d0 <ferror@plt+0x18f60>
  41ae00:	and	w0, w0, #0xff
  41ae04:	cmp	w0, #0x0
  41ae08:	b.eq	41ae14 <ferror@plt+0x184a4>  // b.none
  41ae0c:	mov	x0, #0x0                   	// #0
  41ae10:	b	41ae1c <ferror@plt+0x184ac>
  41ae14:	ldr	x0, [sp, #56]
  41ae18:	add	x0, x0, #0x8
  41ae1c:	ldr	x19, [sp, #16]
  41ae20:	ldp	x29, x30, [sp], #64
  41ae24:	ret
  41ae28:	stp	x29, x30, [sp, #-80]!
  41ae2c:	mov	x29, sp
  41ae30:	str	x19, [sp, #16]
  41ae34:	str	x0, [sp, #56]
  41ae38:	str	x1, [sp, #48]
  41ae3c:	str	x2, [sp, #40]
  41ae40:	ldr	x19, [sp, #56]
  41ae44:	ldr	x0, [sp, #48]
  41ae48:	bl	41b708 <ferror@plt+0x18d98>
  41ae4c:	mov	w3, #0x1                   	// #1
  41ae50:	mov	w2, w0
  41ae54:	ldr	x1, [sp, #48]
  41ae58:	mov	x0, x19
  41ae5c:	bl	41b8f4 <ferror@plt+0x18f84>
  41ae60:	str	x0, [sp, #72]
  41ae64:	ldr	x0, [sp, #72]
  41ae68:	bl	41bb88 <ferror@plt+0x19218>
  41ae6c:	and	w0, w0, #0xff
  41ae70:	eor	w0, w0, #0x1
  41ae74:	strb	w0, [sp, #71]
  41ae78:	ldrb	w0, [sp, #71]
  41ae7c:	eor	w0, w0, #0x1
  41ae80:	and	w0, w0, #0xff
  41ae84:	cmp	w0, #0x0
  41ae88:	b.eq	41ae9c <ferror@plt+0x1852c>  // b.none
  41ae8c:	ldr	x0, [sp, #48]
  41ae90:	ldr	x1, [x0]
  41ae94:	ldr	x0, [sp, #72]
  41ae98:	str	x1, [x0]
  41ae9c:	ldr	x0, [sp, #40]
  41aea0:	ldr	x1, [x0]
  41aea4:	ldr	x0, [sp, #72]
  41aea8:	str	x1, [x0, #8]
  41aeac:	ldrb	w0, [sp, #71]
  41aeb0:	ldr	x19, [sp, #16]
  41aeb4:	ldp	x29, x30, [sp], #80
  41aeb8:	ret
  41aebc:	sub	sp, sp, #0x20
  41aec0:	str	x0, [sp, #24]
  41aec4:	str	x1, [sp, #16]
  41aec8:	str	x2, [sp, #8]
  41aecc:	ldr	x0, [sp, #24]
  41aed0:	ldr	x1, [sp, #16]
  41aed4:	str	x1, [x0]
  41aed8:	ldr	x0, [sp, #24]
  41aedc:	ldr	x1, [sp, #8]
  41aee0:	str	x1, [x0, #8]
  41aee4:	nop
  41aee8:	add	sp, sp, #0x20
  41aeec:	ret
  41aef0:	stp	x29, x30, [sp, #-80]!
  41aef4:	mov	x29, sp
  41aef8:	str	x19, [sp, #16]
  41aefc:	str	x0, [sp, #56]
  41af00:	str	x1, [sp, #48]
  41af04:	str	x2, [sp, #40]
  41af08:	ldr	x19, [sp, #56]
  41af0c:	ldr	x0, [sp, #48]
  41af10:	bl	41af84 <ferror@plt+0x18614>
  41af14:	mov	w3, #0x1                   	// #1
  41af18:	mov	w2, w0
  41af1c:	ldr	x1, [sp, #48]
  41af20:	mov	x0, x19
  41af24:	bl	41bba8 <ferror@plt+0x19238>
  41af28:	str	x0, [sp, #72]
  41af2c:	ldr	x0, [sp, #72]
  41af30:	bl	41be90 <ferror@plt+0x19520>
  41af34:	and	w0, w0, #0xff
  41af38:	eor	w0, w0, #0x1
  41af3c:	strb	w0, [sp, #71]
  41af40:	ldrb	w0, [sp, #71]
  41af44:	eor	w0, w0, #0x1
  41af48:	and	w0, w0, #0xff
  41af4c:	cmp	w0, #0x0
  41af50:	b.eq	41af64 <ferror@plt+0x185f4>  // b.none
  41af54:	ldr	x0, [sp, #48]
  41af58:	ldr	x1, [x0]
  41af5c:	ldr	x0, [sp, #72]
  41af60:	str	x1, [x0]
  41af64:	ldr	x2, [sp, #72]
  41af68:	ldr	x0, [sp, #40]
  41af6c:	ldp	x0, x1, [x0]
  41af70:	stp	x0, x1, [x2, #8]
  41af74:	ldrb	w0, [sp, #71]
  41af78:	ldr	x19, [sp, #16]
  41af7c:	ldp	x29, x30, [sp], #80
  41af80:	ret
  41af84:	stp	x29, x30, [sp, #-32]!
  41af88:	mov	x29, sp
  41af8c:	str	x0, [sp, #24]
  41af90:	ldr	x0, [sp, #24]
  41af94:	bl	41beb0 <ferror@plt+0x19540>
  41af98:	ldp	x29, x30, [sp], #32
  41af9c:	ret
  41afa0:	stp	x29, x30, [sp, #-80]!
  41afa4:	mov	x29, sp
  41afa8:	str	x0, [sp, #40]
  41afac:	str	x1, [sp, #32]
  41afb0:	str	w2, [sp, #28]
  41afb4:	ldr	x0, [sp, #40]
  41afb8:	ldr	w0, [x0, #32]
  41afbc:	add	w1, w0, #0x1
  41afc0:	ldr	x0, [sp, #40]
  41afc4:	str	w1, [x0, #32]
  41afc8:	ldr	x0, [sp, #40]
  41afcc:	ldr	x0, [x0, #8]
  41afd0:	str	x0, [sp, #64]
  41afd4:	ldr	x0, [sp, #40]
  41afd8:	ldr	w0, [x0, #40]
  41afdc:	mov	w1, w0
  41afe0:	ldr	w0, [sp, #28]
  41afe4:	bl	419494 <ferror@plt+0x16b24>
  41afe8:	str	w0, [sp, #76]
  41afec:	ldr	x0, [sp, #40]
  41aff0:	ldr	x2, [x0]
  41aff4:	ldr	w1, [sp, #76]
  41aff8:	mov	x0, x1
  41affc:	lsl	x0, x0, #1
  41b000:	add	x0, x0, x1
  41b004:	lsl	x0, x0, #3
  41b008:	add	x0, x2, x0
  41b00c:	str	x0, [sp, #56]
  41b010:	ldr	x0, [sp, #56]
  41b014:	bl	41b54c <ferror@plt+0x18bdc>
  41b018:	and	w0, w0, #0xff
  41b01c:	cmp	w0, #0x0
  41b020:	b.ne	41b058 <ferror@plt+0x186e8>  // b.any
  41b024:	ldr	x0, [sp, #56]
  41b028:	bl	41b56c <ferror@plt+0x18bfc>
  41b02c:	and	w0, w0, #0xff
  41b030:	eor	w0, w0, #0x1
  41b034:	and	w0, w0, #0xff
  41b038:	cmp	w0, #0x0
  41b03c:	b.eq	41b060 <ferror@plt+0x186f0>  // b.none
  41b040:	ldr	x1, [sp, #32]
  41b044:	ldr	x0, [sp, #56]
  41b048:	bl	41becc <ferror@plt+0x1955c>
  41b04c:	and	w0, w0, #0xff
  41b050:	cmp	w0, #0x0
  41b054:	b.eq	41b060 <ferror@plt+0x186f0>  // b.none
  41b058:	mov	w0, #0x1                   	// #1
  41b05c:	b	41b064 <ferror@plt+0x186f4>
  41b060:	mov	w0, #0x0                   	// #0
  41b064:	cmp	w0, #0x0
  41b068:	b.eq	41b074 <ferror@plt+0x18704>  // b.none
  41b06c:	ldr	x0, [sp, #56]
  41b070:	b	41b158 <ferror@plt+0x187e8>
  41b074:	ldr	x0, [sp, #40]
  41b078:	ldr	w0, [x0, #40]
  41b07c:	mov	w1, w0
  41b080:	ldr	w0, [sp, #28]
  41b084:	bl	4194e8 <ferror@plt+0x16b78>
  41b088:	str	w0, [sp, #52]
  41b08c:	ldr	x0, [sp, #40]
  41b090:	ldr	w0, [x0, #36]
  41b094:	add	w1, w0, #0x1
  41b098:	ldr	x0, [sp, #40]
  41b09c:	str	w1, [x0, #36]
  41b0a0:	ldr	w1, [sp, #76]
  41b0a4:	ldr	w0, [sp, #52]
  41b0a8:	add	w0, w1, w0
  41b0ac:	str	w0, [sp, #76]
  41b0b0:	ldr	w0, [sp, #76]
  41b0b4:	ldr	x1, [sp, #64]
  41b0b8:	cmp	x1, x0
  41b0bc:	b.hi	41b0d4 <ferror@plt+0x18764>  // b.pmore
  41b0c0:	ldr	x0, [sp, #64]
  41b0c4:	mov	w1, w0
  41b0c8:	ldr	w0, [sp, #76]
  41b0cc:	sub	w0, w0, w1
  41b0d0:	str	w0, [sp, #76]
  41b0d4:	ldr	x0, [sp, #40]
  41b0d8:	ldr	x2, [x0]
  41b0dc:	ldr	w1, [sp, #76]
  41b0e0:	mov	x0, x1
  41b0e4:	lsl	x0, x0, #1
  41b0e8:	add	x0, x0, x1
  41b0ec:	lsl	x0, x0, #3
  41b0f0:	add	x0, x2, x0
  41b0f4:	str	x0, [sp, #56]
  41b0f8:	ldr	x0, [sp, #56]
  41b0fc:	bl	41b54c <ferror@plt+0x18bdc>
  41b100:	and	w0, w0, #0xff
  41b104:	cmp	w0, #0x0
  41b108:	b.ne	41b140 <ferror@plt+0x187d0>  // b.any
  41b10c:	ldr	x0, [sp, #56]
  41b110:	bl	41b56c <ferror@plt+0x18bfc>
  41b114:	and	w0, w0, #0xff
  41b118:	eor	w0, w0, #0x1
  41b11c:	and	w0, w0, #0xff
  41b120:	cmp	w0, #0x0
  41b124:	b.eq	41b148 <ferror@plt+0x187d8>  // b.none
  41b128:	ldr	x1, [sp, #32]
  41b12c:	ldr	x0, [sp, #56]
  41b130:	bl	41becc <ferror@plt+0x1955c>
  41b134:	and	w0, w0, #0xff
  41b138:	cmp	w0, #0x0
  41b13c:	b.eq	41b148 <ferror@plt+0x187d8>  // b.none
  41b140:	mov	w0, #0x1                   	// #1
  41b144:	b	41b14c <ferror@plt+0x187dc>
  41b148:	mov	w0, #0x0                   	// #0
  41b14c:	cmp	w0, #0x0
  41b150:	b.eq	41b08c <ferror@plt+0x1871c>  // b.none
  41b154:	ldr	x0, [sp, #56]
  41b158:	ldp	x29, x30, [sp], #80
  41b15c:	ret
  41b160:	stp	x29, x30, [sp, #-32]!
  41b164:	mov	x29, sp
  41b168:	str	x0, [sp, #24]
  41b16c:	ldr	x0, [sp, #24]
  41b170:	ldr	x0, [x0]
  41b174:	bl	405a68 <ferror@plt+0x30f8>
  41b178:	and	w0, w0, #0xff
  41b17c:	ldp	x29, x30, [sp], #32
  41b180:	ret
  41b184:	stp	x29, x30, [sp, #-64]!
  41b188:	mov	x29, sp
  41b18c:	str	x0, [sp, #40]
  41b190:	str	x1, [sp, #32]
  41b194:	str	w2, [sp, #28]
  41b198:	mov	w3, #0x0                   	// #0
  41b19c:	ldr	w2, [sp, #28]
  41b1a0:	ldr	x1, [sp, #32]
  41b1a4:	ldr	x0, [sp, #40]
  41b1a8:	bl	41bba8 <ferror@plt+0x19238>
  41b1ac:	str	x0, [sp, #56]
  41b1b0:	ldr	x0, [sp, #56]
  41b1b4:	cmp	x0, #0x0
  41b1b8:	b.eq	41b1e4 <ferror@plt+0x18874>  // b.none
  41b1bc:	ldr	x0, [sp, #56]
  41b1c0:	bl	41b58c <ferror@plt+0x18c1c>
  41b1c4:	ldr	x0, [sp, #56]
  41b1c8:	bl	41bef4 <ferror@plt+0x19584>
  41b1cc:	ldr	x0, [sp, #40]
  41b1d0:	ldr	x0, [x0, #24]
  41b1d4:	add	x1, x0, #0x1
  41b1d8:	ldr	x0, [sp, #40]
  41b1dc:	str	x1, [x0, #24]
  41b1e0:	b	41b1e8 <ferror@plt+0x18878>
  41b1e4:	nop
  41b1e8:	ldp	x29, x30, [sp], #64
  41b1ec:	ret
  41b1f0:	stp	x29, x30, [sp, #-32]!
  41b1f4:	mov	x29, sp
  41b1f8:	str	x0, [sp, #24]
  41b1fc:	ldr	x0, [sp, #24]
  41b200:	bl	41bf14 <ferror@plt+0x195a4>
  41b204:	ldp	x29, x30, [sp], #32
  41b208:	ret
  41b20c:	stp	x29, x30, [sp, #-64]!
  41b210:	mov	x29, sp
  41b214:	str	x0, [sp, #24]
  41b218:	ldr	x0, [sp, #24]
  41b21c:	bl	41bf38 <ferror@plt+0x195c8>
  41b220:	stp	x0, x1, [sp, #48]
  41b224:	add	x1, sp, #0x30
  41b228:	add	x0, sp, #0x20
  41b22c:	bl	41bf88 <ferror@plt+0x19618>
  41b230:	ldp	x0, x1, [sp, #32]
  41b234:	ldp	x29, x30, [sp], #64
  41b238:	ret
  41b23c:	stp	x29, x30, [sp, #-64]!
  41b240:	mov	x29, sp
  41b244:	str	x0, [sp, #24]
  41b248:	ldr	x0, [sp, #24]
  41b24c:	bl	41bfb0 <ferror@plt+0x19640>
  41b250:	stp	x0, x1, [sp, #48]
  41b254:	add	x1, sp, #0x30
  41b258:	add	x0, sp, #0x20
  41b25c:	bl	41bf88 <ferror@plt+0x19618>
  41b260:	ldp	x0, x1, [sp, #32]
  41b264:	ldp	x29, x30, [sp], #64
  41b268:	ret
  41b26c:	stp	x29, x30, [sp, #-32]!
  41b270:	mov	x29, sp
  41b274:	str	x0, [sp, #24]
  41b278:	str	x1, [sp, #16]
  41b27c:	ldr	x0, [sp, #24]
  41b280:	ldr	x1, [sp, #16]
  41b284:	bl	41bfd0 <ferror@plt+0x19660>
  41b288:	and	w0, w0, #0xff
  41b28c:	ldp	x29, x30, [sp], #32
  41b290:	ret
  41b294:	stp	x29, x30, [sp, #-32]!
  41b298:	mov	x29, sp
  41b29c:	str	x0, [sp, #24]
  41b2a0:	ldr	x0, [sp, #24]
  41b2a4:	bl	41c020 <ferror@plt+0x196b0>
  41b2a8:	ldr	x0, [sp, #24]
  41b2ac:	ldp	x29, x30, [sp], #32
  41b2b0:	ret
  41b2b4:	stp	x29, x30, [sp, #-64]!
  41b2b8:	mov	x29, sp
  41b2bc:	str	x0, [sp, #24]
  41b2c0:	ldr	x0, [sp, #24]
  41b2c4:	bl	41c054 <ferror@plt+0x196e4>
  41b2c8:	str	x0, [sp, #56]
  41b2cc:	ldr	x1, [sp, #56]
  41b2d0:	ldr	x0, [sp, #56]
  41b2d4:	add	x2, x0, #0x8
  41b2d8:	add	x0, sp, #0x28
  41b2dc:	bl	41c06c <ferror@plt+0x196fc>
  41b2e0:	ldp	x0, x1, [sp, #40]
  41b2e4:	ldp	x29, x30, [sp], #64
  41b2e8:	ret
  41b2ec:	stp	x29, x30, [sp, #-48]!
  41b2f0:	mov	x29, sp
  41b2f4:	str	x0, [sp, #24]
  41b2f8:	ldr	x0, [sp, #24]
  41b2fc:	ldr	x1, [x0]
  41b300:	ldr	x0, [sp, #24]
  41b304:	ldr	x2, [x0, #8]
  41b308:	add	x0, sp, #0x20
  41b30c:	bl	41c0a0 <ferror@plt+0x19730>
  41b310:	ldp	x0, x1, [sp, #32]
  41b314:	ldp	x29, x30, [sp], #48
  41b318:	ret
  41b31c:	stp	x29, x30, [sp, #-32]!
  41b320:	mov	x29, sp
  41b324:	str	x0, [sp, #24]
  41b328:	str	x1, [sp, #16]
  41b32c:	ldr	x0, [sp, #16]
  41b330:	bl	41c0e4 <ferror@plt+0x19774>
  41b334:	ldr	x1, [x0]
  41b338:	ldr	x0, [sp, #24]
  41b33c:	str	x1, [x0]
  41b340:	ldr	x0, [sp, #16]
  41b344:	add	x0, x0, #0x8
  41b348:	bl	41c0f8 <ferror@plt+0x19788>
  41b34c:	ldr	x1, [x0]
  41b350:	ldr	x0, [sp, #24]
  41b354:	str	x1, [x0, #8]
  41b358:	ldr	x0, [sp, #24]
  41b35c:	ldp	x29, x30, [sp], #32
  41b360:	ret
  41b364:	stp	x29, x30, [sp, #-48]!
  41b368:	mov	x29, sp
  41b36c:	str	x0, [sp, #24]
  41b370:	str	x1, [sp, #16]
  41b374:	ldr	x0, [sp, #24]
  41b378:	ldrb	w0, [x0, #44]
  41b37c:	eor	w0, w0, #0x1
  41b380:	and	w0, w0, #0xff
  41b384:	cmp	w0, #0x0
  41b388:	b.eq	41b39c <ferror@plt+0x18a2c>  // b.none
  41b38c:	ldr	x0, [sp, #16]
  41b390:	bl	41c10c <ferror@plt+0x1979c>
  41b394:	str	x0, [sp, #40]
  41b398:	b	41b3a8 <ferror@plt+0x18a38>
  41b39c:	ldr	x0, [sp, #16]
  41b3a0:	bl	41c12c <ferror@plt+0x197bc>
  41b3a4:	str	x0, [sp, #40]
  41b3a8:	ldr	x0, [sp, #40]
  41b3ac:	cmp	x0, #0x0
  41b3b0:	b.ne	41b3cc <ferror@plt+0x18a5c>  // b.any
  41b3b4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41b3b8:	add	x2, x0, #0x1f8
  41b3bc:	mov	w1, #0x2b5                 	// #693
  41b3c0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41b3c4:	add	x0, x0, #0x208
  41b3c8:	bl	4099a4 <ferror@plt+0x7034>
  41b3cc:	str	xzr, [sp, #32]
  41b3d0:	ldr	x1, [sp, #32]
  41b3d4:	ldr	x0, [sp, #16]
  41b3d8:	cmp	x1, x0
  41b3dc:	b.cs	41b404 <ferror@plt+0x18a94>  // b.hs, b.nlast
  41b3e0:	ldr	x0, [sp, #32]
  41b3e4:	lsl	x0, x0, #4
  41b3e8:	ldr	x1, [sp, #40]
  41b3ec:	add	x0, x1, x0
  41b3f0:	bl	41c190 <ferror@plt+0x19820>
  41b3f4:	ldr	x0, [sp, #32]
  41b3f8:	add	x0, x0, #0x1
  41b3fc:	str	x0, [sp, #32]
  41b400:	b	41b3d0 <ferror@plt+0x18a60>
  41b404:	ldr	x0, [sp, #40]
  41b408:	ldp	x29, x30, [sp], #48
  41b40c:	ret
  41b410:	stp	x29, x30, [sp, #-32]!
  41b414:	mov	x29, sp
  41b418:	str	x0, [sp, #24]
  41b41c:	ldr	x0, [sp, #24]
  41b420:	bl	41bb88 <ferror@plt+0x19218>
  41b424:	and	w0, w0, #0xff
  41b428:	ldp	x29, x30, [sp], #32
  41b42c:	ret
  41b430:	stp	x29, x30, [sp, #-32]!
  41b434:	mov	x29, sp
  41b438:	str	x0, [sp, #24]
  41b43c:	ldr	x0, [sp, #24]
  41b440:	bl	41c1b0 <ferror@plt+0x19840>
  41b444:	and	w0, w0, #0xff
  41b448:	ldp	x29, x30, [sp], #32
  41b44c:	ret
  41b450:	stp	x29, x30, [sp, #-32]!
  41b454:	mov	x29, sp
  41b458:	str	x0, [sp, #24]
  41b45c:	ldr	x0, [sp, #24]
  41b460:	bl	41c1d0 <ferror@plt+0x19860>
  41b464:	nop
  41b468:	ldp	x29, x30, [sp], #32
  41b46c:	ret
  41b470:	stp	x29, x30, [sp, #-32]!
  41b474:	mov	x29, sp
  41b478:	str	x0, [sp, #24]
  41b47c:	ldr	x0, [sp, #24]
  41b480:	bl	402730 <free@plt>
  41b484:	nop
  41b488:	ldp	x29, x30, [sp], #32
  41b48c:	ret
  41b490:	stp	x29, x30, [sp, #-48]!
  41b494:	mov	x29, sp
  41b498:	str	x0, [sp, #24]
  41b49c:	str	x1, [sp, #16]
  41b4a0:	ldr	x0, [sp, #24]
  41b4a4:	ldrb	w0, [x0, #44]
  41b4a8:	eor	w0, w0, #0x1
  41b4ac:	and	w0, w0, #0xff
  41b4b0:	cmp	w0, #0x0
  41b4b4:	b.eq	41b4c8 <ferror@plt+0x18b58>  // b.none
  41b4b8:	ldr	x0, [sp, #16]
  41b4bc:	bl	41c1f0 <ferror@plt+0x19880>
  41b4c0:	str	x0, [sp, #40]
  41b4c4:	b	41b4d4 <ferror@plt+0x18b64>
  41b4c8:	ldr	x0, [sp, #16]
  41b4cc:	bl	41c210 <ferror@plt+0x198a0>
  41b4d0:	str	x0, [sp, #40]
  41b4d4:	ldr	x0, [sp, #40]
  41b4d8:	cmp	x0, #0x0
  41b4dc:	b.ne	41b4f8 <ferror@plt+0x18b88>  // b.any
  41b4e0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41b4e4:	add	x2, x0, #0x1f8
  41b4e8:	mov	w1, #0x2b5                 	// #693
  41b4ec:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41b4f0:	add	x0, x0, #0x208
  41b4f4:	bl	4099a4 <ferror@plt+0x7034>
  41b4f8:	str	xzr, [sp, #32]
  41b4fc:	ldr	x1, [sp, #32]
  41b500:	ldr	x0, [sp, #16]
  41b504:	cmp	x1, x0
  41b508:	b.cs	41b540 <ferror@plt+0x18bd0>  // b.hs, b.nlast
  41b50c:	ldr	x1, [sp, #32]
  41b510:	mov	x0, x1
  41b514:	lsl	x0, x0, #1
  41b518:	add	x0, x0, x1
  41b51c:	lsl	x0, x0, #3
  41b520:	mov	x1, x0
  41b524:	ldr	x0, [sp, #40]
  41b528:	add	x0, x0, x1
  41b52c:	bl	41c290 <ferror@plt+0x19920>
  41b530:	ldr	x0, [sp, #32]
  41b534:	add	x0, x0, #0x1
  41b538:	str	x0, [sp, #32]
  41b53c:	b	41b4fc <ferror@plt+0x18b8c>
  41b540:	ldr	x0, [sp, #40]
  41b544:	ldp	x29, x30, [sp], #48
  41b548:	ret
  41b54c:	stp	x29, x30, [sp, #-32]!
  41b550:	mov	x29, sp
  41b554:	str	x0, [sp, #24]
  41b558:	ldr	x0, [sp, #24]
  41b55c:	bl	41be90 <ferror@plt+0x19520>
  41b560:	and	w0, w0, #0xff
  41b564:	ldp	x29, x30, [sp], #32
  41b568:	ret
  41b56c:	stp	x29, x30, [sp, #-32]!
  41b570:	mov	x29, sp
  41b574:	str	x0, [sp, #24]
  41b578:	ldr	x0, [sp, #24]
  41b57c:	bl	41c2b0 <ferror@plt+0x19940>
  41b580:	and	w0, w0, #0xff
  41b584:	ldp	x29, x30, [sp], #32
  41b588:	ret
  41b58c:	stp	x29, x30, [sp, #-32]!
  41b590:	mov	x29, sp
  41b594:	str	x0, [sp, #24]
  41b598:	ldr	x0, [sp, #24]
  41b59c:	bl	41c2d0 <ferror@plt+0x19960>
  41b5a0:	nop
  41b5a4:	ldp	x29, x30, [sp], #32
  41b5a8:	ret
  41b5ac:	stp	x29, x30, [sp, #-32]!
  41b5b0:	mov	x29, sp
  41b5b4:	str	x0, [sp, #24]
  41b5b8:	ldr	x0, [sp, #24]
  41b5bc:	bl	402730 <free@plt>
  41b5c0:	nop
  41b5c4:	ldp	x29, x30, [sp], #32
  41b5c8:	ret
  41b5cc:	stp	x29, x30, [sp, #-48]!
  41b5d0:	mov	x29, sp
  41b5d4:	str	x0, [sp, #24]
  41b5d8:	str	x1, [sp, #16]
  41b5dc:	ldr	x0, [sp, #24]
  41b5e0:	ldrb	w0, [x0, #44]
  41b5e4:	eor	w0, w0, #0x1
  41b5e8:	and	w0, w0, #0xff
  41b5ec:	cmp	w0, #0x0
  41b5f0:	b.eq	41b604 <ferror@plt+0x18c94>  // b.none
  41b5f4:	ldr	x0, [sp, #16]
  41b5f8:	bl	41c2f0 <ferror@plt+0x19980>
  41b5fc:	str	x0, [sp, #40]
  41b600:	b	41b610 <ferror@plt+0x18ca0>
  41b604:	ldr	x0, [sp, #16]
  41b608:	bl	41c310 <ferror@plt+0x199a0>
  41b60c:	str	x0, [sp, #40]
  41b610:	ldr	x0, [sp, #40]
  41b614:	cmp	x0, #0x0
  41b618:	b.ne	41b634 <ferror@plt+0x18cc4>  // b.any
  41b61c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41b620:	add	x2, x0, #0x1f8
  41b624:	mov	w1, #0x2b5                 	// #693
  41b628:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41b62c:	add	x0, x0, #0x208
  41b630:	bl	4099a4 <ferror@plt+0x7034>
  41b634:	str	xzr, [sp, #32]
  41b638:	ldr	x1, [sp, #32]
  41b63c:	ldr	x0, [sp, #16]
  41b640:	cmp	x1, x0
  41b644:	b.cs	41b67c <ferror@plt+0x18d0c>  // b.hs, b.nlast
  41b648:	ldr	x1, [sp, #32]
  41b64c:	mov	x0, x1
  41b650:	lsl	x0, x0, #1
  41b654:	add	x0, x0, x1
  41b658:	lsl	x0, x0, #3
  41b65c:	mov	x1, x0
  41b660:	ldr	x0, [sp, #40]
  41b664:	add	x0, x0, x1
  41b668:	bl	41c390 <ferror@plt+0x19a20>
  41b66c:	ldr	x0, [sp, #32]
  41b670:	add	x0, x0, #0x1
  41b674:	str	x0, [sp, #32]
  41b678:	b	41b638 <ferror@plt+0x18cc8>
  41b67c:	ldr	x0, [sp, #40]
  41b680:	ldp	x29, x30, [sp], #48
  41b684:	ret
  41b688:	stp	x29, x30, [sp, #-32]!
  41b68c:	mov	x29, sp
  41b690:	str	x0, [sp, #24]
  41b694:	ldr	x0, [sp, #24]
  41b698:	bl	41c3b0 <ferror@plt+0x19a40>
  41b69c:	and	w0, w0, #0xff
  41b6a0:	ldp	x29, x30, [sp], #32
  41b6a4:	ret
  41b6a8:	stp	x29, x30, [sp, #-32]!
  41b6ac:	mov	x29, sp
  41b6b0:	str	x0, [sp, #24]
  41b6b4:	ldr	x0, [sp, #24]
  41b6b8:	bl	41c3d0 <ferror@plt+0x19a60>
  41b6bc:	and	w0, w0, #0xff
  41b6c0:	ldp	x29, x30, [sp], #32
  41b6c4:	ret
  41b6c8:	stp	x29, x30, [sp, #-32]!
  41b6cc:	mov	x29, sp
  41b6d0:	str	x0, [sp, #24]
  41b6d4:	ldr	x0, [sp, #24]
  41b6d8:	bl	41c3f0 <ferror@plt+0x19a80>
  41b6dc:	nop
  41b6e0:	ldp	x29, x30, [sp], #32
  41b6e4:	ret
  41b6e8:	stp	x29, x30, [sp, #-32]!
  41b6ec:	mov	x29, sp
  41b6f0:	str	x0, [sp, #24]
  41b6f4:	ldr	x0, [sp, #24]
  41b6f8:	bl	402730 <free@plt>
  41b6fc:	nop
  41b700:	ldp	x29, x30, [sp], #32
  41b704:	ret
  41b708:	stp	x29, x30, [sp, #-32]!
  41b70c:	mov	x29, sp
  41b710:	str	x0, [sp, #24]
  41b714:	ldr	x0, [sp, #24]
  41b718:	ldr	x0, [x0]
  41b71c:	bl	41c410 <ferror@plt+0x19aa0>
  41b720:	ldp	x29, x30, [sp], #32
  41b724:	ret
  41b728:	stp	x29, x30, [sp, #-80]!
  41b72c:	mov	x29, sp
  41b730:	str	x0, [sp, #40]
  41b734:	str	x1, [sp, #32]
  41b738:	str	w2, [sp, #28]
  41b73c:	ldr	x0, [sp, #40]
  41b740:	ldr	w0, [x0, #32]
  41b744:	add	w1, w0, #0x1
  41b748:	ldr	x0, [sp, #40]
  41b74c:	str	w1, [x0, #32]
  41b750:	ldr	x0, [sp, #40]
  41b754:	ldr	x0, [x0, #8]
  41b758:	str	x0, [sp, #64]
  41b75c:	ldr	x0, [sp, #40]
  41b760:	ldr	w0, [x0, #40]
  41b764:	mov	w1, w0
  41b768:	ldr	w0, [sp, #28]
  41b76c:	bl	419494 <ferror@plt+0x16b24>
  41b770:	str	w0, [sp, #76]
  41b774:	ldr	x0, [sp, #40]
  41b778:	ldr	x1, [x0]
  41b77c:	ldr	w0, [sp, #76]
  41b780:	lsl	x0, x0, #4
  41b784:	add	x0, x1, x0
  41b788:	str	x0, [sp, #56]
  41b78c:	ldr	x0, [sp, #56]
  41b790:	bl	41b410 <ferror@plt+0x18aa0>
  41b794:	and	w0, w0, #0xff
  41b798:	cmp	w0, #0x0
  41b79c:	b.ne	41b7d4 <ferror@plt+0x18e64>  // b.any
  41b7a0:	ldr	x0, [sp, #56]
  41b7a4:	bl	41b430 <ferror@plt+0x18ac0>
  41b7a8:	and	w0, w0, #0xff
  41b7ac:	eor	w0, w0, #0x1
  41b7b0:	and	w0, w0, #0xff
  41b7b4:	cmp	w0, #0x0
  41b7b8:	b.eq	41b7dc <ferror@plt+0x18e6c>  // b.none
  41b7bc:	ldr	x1, [sp, #32]
  41b7c0:	ldr	x0, [sp, #56]
  41b7c4:	bl	41c46c <ferror@plt+0x19afc>
  41b7c8:	and	w0, w0, #0xff
  41b7cc:	cmp	w0, #0x0
  41b7d0:	b.eq	41b7dc <ferror@plt+0x18e6c>  // b.none
  41b7d4:	mov	w0, #0x1                   	// #1
  41b7d8:	b	41b7e0 <ferror@plt+0x18e70>
  41b7dc:	mov	w0, #0x0                   	// #0
  41b7e0:	cmp	w0, #0x0
  41b7e4:	b.eq	41b7f0 <ferror@plt+0x18e80>  // b.none
  41b7e8:	ldr	x0, [sp, #56]
  41b7ec:	b	41b8c8 <ferror@plt+0x18f58>
  41b7f0:	ldr	x0, [sp, #40]
  41b7f4:	ldr	w0, [x0, #40]
  41b7f8:	mov	w1, w0
  41b7fc:	ldr	w0, [sp, #28]
  41b800:	bl	4194e8 <ferror@plt+0x16b78>
  41b804:	str	w0, [sp, #52]
  41b808:	ldr	x0, [sp, #40]
  41b80c:	ldr	w0, [x0, #36]
  41b810:	add	w1, w0, #0x1
  41b814:	ldr	x0, [sp, #40]
  41b818:	str	w1, [x0, #36]
  41b81c:	ldr	w1, [sp, #76]
  41b820:	ldr	w0, [sp, #52]
  41b824:	add	w0, w1, w0
  41b828:	str	w0, [sp, #76]
  41b82c:	ldr	w0, [sp, #76]
  41b830:	ldr	x1, [sp, #64]
  41b834:	cmp	x1, x0
  41b838:	b.hi	41b850 <ferror@plt+0x18ee0>  // b.pmore
  41b83c:	ldr	x0, [sp, #64]
  41b840:	mov	w1, w0
  41b844:	ldr	w0, [sp, #76]
  41b848:	sub	w0, w0, w1
  41b84c:	str	w0, [sp, #76]
  41b850:	ldr	x0, [sp, #40]
  41b854:	ldr	x1, [x0]
  41b858:	ldr	w0, [sp, #76]
  41b85c:	lsl	x0, x0, #4
  41b860:	add	x0, x1, x0
  41b864:	str	x0, [sp, #56]
  41b868:	ldr	x0, [sp, #56]
  41b86c:	bl	41b410 <ferror@plt+0x18aa0>
  41b870:	and	w0, w0, #0xff
  41b874:	cmp	w0, #0x0
  41b878:	b.ne	41b8b0 <ferror@plt+0x18f40>  // b.any
  41b87c:	ldr	x0, [sp, #56]
  41b880:	bl	41b430 <ferror@plt+0x18ac0>
  41b884:	and	w0, w0, #0xff
  41b888:	eor	w0, w0, #0x1
  41b88c:	and	w0, w0, #0xff
  41b890:	cmp	w0, #0x0
  41b894:	b.eq	41b8b8 <ferror@plt+0x18f48>  // b.none
  41b898:	ldr	x1, [sp, #32]
  41b89c:	ldr	x0, [sp, #56]
  41b8a0:	bl	41c46c <ferror@plt+0x19afc>
  41b8a4:	and	w0, w0, #0xff
  41b8a8:	cmp	w0, #0x0
  41b8ac:	b.eq	41b8b8 <ferror@plt+0x18f48>  // b.none
  41b8b0:	mov	w0, #0x1                   	// #1
  41b8b4:	b	41b8bc <ferror@plt+0x18f4c>
  41b8b8:	mov	w0, #0x0                   	// #0
  41b8bc:	cmp	w0, #0x0
  41b8c0:	b.eq	41b808 <ferror@plt+0x18e98>  // b.none
  41b8c4:	ldr	x0, [sp, #56]
  41b8c8:	ldp	x29, x30, [sp], #80
  41b8cc:	ret
  41b8d0:	stp	x29, x30, [sp, #-32]!
  41b8d4:	mov	x29, sp
  41b8d8:	str	x0, [sp, #24]
  41b8dc:	ldr	x0, [sp, #24]
  41b8e0:	ldr	x0, [x0]
  41b8e4:	bl	405a28 <ferror@plt+0x30b8>
  41b8e8:	and	w0, w0, #0xff
  41b8ec:	ldp	x29, x30, [sp], #32
  41b8f0:	ret
  41b8f4:	stp	x29, x30, [sp, #-80]!
  41b8f8:	mov	x29, sp
  41b8fc:	str	x0, [sp, #40]
  41b900:	str	x1, [sp, #32]
  41b904:	str	w2, [sp, #28]
  41b908:	str	w3, [sp, #24]
  41b90c:	ldr	w0, [sp, #24]
  41b910:	cmp	w0, #0x1
  41b914:	b.ne	41b948 <ferror@plt+0x18fd8>  // b.any
  41b918:	ldr	x0, [sp, #40]
  41b91c:	ldr	x1, [x0, #8]
  41b920:	mov	x0, x1
  41b924:	lsl	x0, x0, #1
  41b928:	add	x1, x0, x1
  41b92c:	ldr	x0, [sp, #40]
  41b930:	ldr	x0, [x0, #16]
  41b934:	lsl	x0, x0, #2
  41b938:	cmp	x1, x0
  41b93c:	b.hi	41b948 <ferror@plt+0x18fd8>  // b.pmore
  41b940:	ldr	x0, [sp, #40]
  41b944:	bl	41c494 <ferror@plt+0x19b24>
  41b948:	ldr	x0, [sp, #40]
  41b94c:	ldr	w0, [x0, #32]
  41b950:	add	w1, w0, #0x1
  41b954:	ldr	x0, [sp, #40]
  41b958:	str	w1, [x0, #32]
  41b95c:	str	xzr, [sp, #72]
  41b960:	ldr	x0, [sp, #40]
  41b964:	ldr	w0, [x0, #40]
  41b968:	mov	w1, w0
  41b96c:	ldr	w0, [sp, #28]
  41b970:	bl	419494 <ferror@plt+0x16b24>
  41b974:	str	w0, [sp, #68]
  41b978:	ldr	x0, [sp, #40]
  41b97c:	ldr	w0, [x0, #40]
  41b980:	mov	w1, w0
  41b984:	ldr	w0, [sp, #28]
  41b988:	bl	4194e8 <ferror@plt+0x16b78>
  41b98c:	str	w0, [sp, #64]
  41b990:	ldr	x0, [sp, #40]
  41b994:	ldr	x1, [x0]
  41b998:	ldr	w0, [sp, #68]
  41b99c:	lsl	x0, x0, #4
  41b9a0:	add	x0, x1, x0
  41b9a4:	str	x0, [sp, #56]
  41b9a8:	ldr	x0, [sp, #40]
  41b9ac:	ldr	x0, [x0, #8]
  41b9b0:	str	x0, [sp, #48]
  41b9b4:	ldr	x0, [sp, #56]
  41b9b8:	bl	41b410 <ferror@plt+0x18aa0>
  41b9bc:	and	w0, w0, #0xff
  41b9c0:	cmp	w0, #0x0
  41b9c4:	b.ne	41bb08 <ferror@plt+0x19198>  // b.any
  41b9c8:	ldr	x0, [sp, #56]
  41b9cc:	bl	41b430 <ferror@plt+0x18ac0>
  41b9d0:	and	w0, w0, #0xff
  41b9d4:	cmp	w0, #0x0
  41b9d8:	b.eq	41b9f8 <ferror@plt+0x19088>  // b.none
  41b9dc:	ldr	x0, [sp, #40]
  41b9e0:	ldr	x1, [x0]
  41b9e4:	ldr	w0, [sp, #68]
  41b9e8:	lsl	x0, x0, #4
  41b9ec:	add	x0, x1, x0
  41b9f0:	str	x0, [sp, #72]
  41b9f4:	b	41ba28 <ferror@plt+0x190b8>
  41b9f8:	ldr	x1, [sp, #32]
  41b9fc:	ldr	x0, [sp, #56]
  41ba00:	bl	41c46c <ferror@plt+0x19afc>
  41ba04:	and	w0, w0, #0xff
  41ba08:	cmp	w0, #0x0
  41ba0c:	b.eq	41ba28 <ferror@plt+0x190b8>  // b.none
  41ba10:	ldr	x0, [sp, #40]
  41ba14:	ldr	x1, [x0]
  41ba18:	ldr	w0, [sp, #68]
  41ba1c:	lsl	x0, x0, #4
  41ba20:	add	x0, x1, x0
  41ba24:	b	41bb80 <ferror@plt+0x19210>
  41ba28:	ldr	x0, [sp, #40]
  41ba2c:	ldr	w0, [x0, #36]
  41ba30:	add	w1, w0, #0x1
  41ba34:	ldr	x0, [sp, #40]
  41ba38:	str	w1, [x0, #36]
  41ba3c:	ldr	w1, [sp, #68]
  41ba40:	ldr	w0, [sp, #64]
  41ba44:	add	w0, w1, w0
  41ba48:	str	w0, [sp, #68]
  41ba4c:	ldr	w0, [sp, #68]
  41ba50:	ldr	x1, [sp, #48]
  41ba54:	cmp	x1, x0
  41ba58:	b.hi	41ba70 <ferror@plt+0x19100>  // b.pmore
  41ba5c:	ldr	x0, [sp, #48]
  41ba60:	mov	w1, w0
  41ba64:	ldr	w0, [sp, #68]
  41ba68:	sub	w0, w0, w1
  41ba6c:	str	w0, [sp, #68]
  41ba70:	ldr	x0, [sp, #40]
  41ba74:	ldr	x1, [x0]
  41ba78:	ldr	w0, [sp, #68]
  41ba7c:	lsl	x0, x0, #4
  41ba80:	add	x0, x1, x0
  41ba84:	str	x0, [sp, #56]
  41ba88:	ldr	x0, [sp, #56]
  41ba8c:	bl	41b410 <ferror@plt+0x18aa0>
  41ba90:	and	w0, w0, #0xff
  41ba94:	cmp	w0, #0x0
  41ba98:	b.ne	41bb10 <ferror@plt+0x191a0>  // b.any
  41ba9c:	ldr	x0, [sp, #56]
  41baa0:	bl	41b430 <ferror@plt+0x18ac0>
  41baa4:	and	w0, w0, #0xff
  41baa8:	cmp	w0, #0x0
  41baac:	b.eq	41bad8 <ferror@plt+0x19168>  // b.none
  41bab0:	ldr	x0, [sp, #72]
  41bab4:	cmp	x0, #0x0
  41bab8:	b.ne	41ba28 <ferror@plt+0x190b8>  // b.any
  41babc:	ldr	x0, [sp, #40]
  41bac0:	ldr	x1, [x0]
  41bac4:	ldr	w0, [sp, #68]
  41bac8:	lsl	x0, x0, #4
  41bacc:	add	x0, x1, x0
  41bad0:	str	x0, [sp, #72]
  41bad4:	b	41ba28 <ferror@plt+0x190b8>
  41bad8:	ldr	x1, [sp, #32]
  41badc:	ldr	x0, [sp, #56]
  41bae0:	bl	41c46c <ferror@plt+0x19afc>
  41bae4:	and	w0, w0, #0xff
  41bae8:	cmp	w0, #0x0
  41baec:	b.eq	41ba28 <ferror@plt+0x190b8>  // b.none
  41baf0:	ldr	x0, [sp, #40]
  41baf4:	ldr	x1, [x0]
  41baf8:	ldr	w0, [sp, #68]
  41bafc:	lsl	x0, x0, #4
  41bb00:	add	x0, x1, x0
  41bb04:	b	41bb80 <ferror@plt+0x19210>
  41bb08:	nop
  41bb0c:	b	41bb14 <ferror@plt+0x191a4>
  41bb10:	nop
  41bb14:	ldr	w0, [sp, #24]
  41bb18:	cmp	w0, #0x0
  41bb1c:	b.ne	41bb28 <ferror@plt+0x191b8>  // b.any
  41bb20:	mov	x0, #0x0                   	// #0
  41bb24:	b	41bb80 <ferror@plt+0x19210>
  41bb28:	ldr	x0, [sp, #72]
  41bb2c:	cmp	x0, #0x0
  41bb30:	b.eq	41bb58 <ferror@plt+0x191e8>  // b.none
  41bb34:	ldr	x0, [sp, #40]
  41bb38:	ldr	x0, [x0, #24]
  41bb3c:	sub	x1, x0, #0x1
  41bb40:	ldr	x0, [sp, #40]
  41bb44:	str	x1, [x0, #24]
  41bb48:	ldr	x0, [sp, #72]
  41bb4c:	bl	41c190 <ferror@plt+0x19820>
  41bb50:	ldr	x0, [sp, #72]
  41bb54:	b	41bb80 <ferror@plt+0x19210>
  41bb58:	ldr	x0, [sp, #40]
  41bb5c:	ldr	x0, [x0, #16]
  41bb60:	add	x1, x0, #0x1
  41bb64:	ldr	x0, [sp, #40]
  41bb68:	str	x1, [x0, #16]
  41bb6c:	ldr	x0, [sp, #40]
  41bb70:	ldr	x1, [x0]
  41bb74:	ldr	w0, [sp, #68]
  41bb78:	lsl	x0, x0, #4
  41bb7c:	add	x0, x1, x0
  41bb80:	ldp	x29, x30, [sp], #80
  41bb84:	ret
  41bb88:	stp	x29, x30, [sp, #-32]!
  41bb8c:	mov	x29, sp
  41bb90:	str	x0, [sp, #24]
  41bb94:	ldr	x0, [sp, #24]
  41bb98:	bl	41b8d0 <ferror@plt+0x18f60>
  41bb9c:	and	w0, w0, #0xff
  41bba0:	ldp	x29, x30, [sp], #32
  41bba4:	ret
  41bba8:	stp	x29, x30, [sp, #-80]!
  41bbac:	mov	x29, sp
  41bbb0:	str	x0, [sp, #40]
  41bbb4:	str	x1, [sp, #32]
  41bbb8:	str	w2, [sp, #28]
  41bbbc:	str	w3, [sp, #24]
  41bbc0:	ldr	w0, [sp, #24]
  41bbc4:	cmp	w0, #0x1
  41bbc8:	b.ne	41bbfc <ferror@plt+0x1928c>  // b.any
  41bbcc:	ldr	x0, [sp, #40]
  41bbd0:	ldr	x1, [x0, #8]
  41bbd4:	mov	x0, x1
  41bbd8:	lsl	x0, x0, #1
  41bbdc:	add	x1, x0, x1
  41bbe0:	ldr	x0, [sp, #40]
  41bbe4:	ldr	x0, [x0, #16]
  41bbe8:	lsl	x0, x0, #2
  41bbec:	cmp	x1, x0
  41bbf0:	b.hi	41bbfc <ferror@plt+0x1928c>  // b.pmore
  41bbf4:	ldr	x0, [sp, #40]
  41bbf8:	bl	41c6a0 <ferror@plt+0x19d30>
  41bbfc:	ldr	x0, [sp, #40]
  41bc00:	ldr	w0, [x0, #32]
  41bc04:	add	w1, w0, #0x1
  41bc08:	ldr	x0, [sp, #40]
  41bc0c:	str	w1, [x0, #32]
  41bc10:	str	xzr, [sp, #72]
  41bc14:	ldr	x0, [sp, #40]
  41bc18:	ldr	w0, [x0, #40]
  41bc1c:	mov	w1, w0
  41bc20:	ldr	w0, [sp, #28]
  41bc24:	bl	419494 <ferror@plt+0x16b24>
  41bc28:	str	w0, [sp, #68]
  41bc2c:	ldr	x0, [sp, #40]
  41bc30:	ldr	w0, [x0, #40]
  41bc34:	mov	w1, w0
  41bc38:	ldr	w0, [sp, #28]
  41bc3c:	bl	4194e8 <ferror@plt+0x16b78>
  41bc40:	str	w0, [sp, #64]
  41bc44:	ldr	x0, [sp, #40]
  41bc48:	ldr	x2, [x0]
  41bc4c:	ldr	w1, [sp, #68]
  41bc50:	mov	x0, x1
  41bc54:	lsl	x0, x0, #1
  41bc58:	add	x0, x0, x1
  41bc5c:	lsl	x0, x0, #3
  41bc60:	add	x0, x2, x0
  41bc64:	str	x0, [sp, #56]
  41bc68:	ldr	x0, [sp, #40]
  41bc6c:	ldr	x0, [x0, #8]
  41bc70:	str	x0, [sp, #48]
  41bc74:	ldr	x0, [sp, #56]
  41bc78:	bl	41b54c <ferror@plt+0x18bdc>
  41bc7c:	and	w0, w0, #0xff
  41bc80:	cmp	w0, #0x0
  41bc84:	b.ne	41be04 <ferror@plt+0x19494>  // b.any
  41bc88:	ldr	x0, [sp, #56]
  41bc8c:	bl	41b56c <ferror@plt+0x18bfc>
  41bc90:	and	w0, w0, #0xff
  41bc94:	cmp	w0, #0x0
  41bc98:	b.eq	41bcc4 <ferror@plt+0x19354>  // b.none
  41bc9c:	ldr	x0, [sp, #40]
  41bca0:	ldr	x2, [x0]
  41bca4:	ldr	w1, [sp, #68]
  41bca8:	mov	x0, x1
  41bcac:	lsl	x0, x0, #1
  41bcb0:	add	x0, x0, x1
  41bcb4:	lsl	x0, x0, #3
  41bcb8:	add	x0, x2, x0
  41bcbc:	str	x0, [sp, #72]
  41bcc0:	b	41bd00 <ferror@plt+0x19390>
  41bcc4:	ldr	x1, [sp, #32]
  41bcc8:	ldr	x0, [sp, #56]
  41bccc:	bl	41becc <ferror@plt+0x1955c>
  41bcd0:	and	w0, w0, #0xff
  41bcd4:	cmp	w0, #0x0
  41bcd8:	b.eq	41bd00 <ferror@plt+0x19390>  // b.none
  41bcdc:	ldr	x0, [sp, #40]
  41bce0:	ldr	x2, [x0]
  41bce4:	ldr	w1, [sp, #68]
  41bce8:	mov	x0, x1
  41bcec:	lsl	x0, x0, #1
  41bcf0:	add	x0, x0, x1
  41bcf4:	lsl	x0, x0, #3
  41bcf8:	add	x0, x2, x0
  41bcfc:	b	41be88 <ferror@plt+0x19518>
  41bd00:	ldr	x0, [sp, #40]
  41bd04:	ldr	w0, [x0, #36]
  41bd08:	add	w1, w0, #0x1
  41bd0c:	ldr	x0, [sp, #40]
  41bd10:	str	w1, [x0, #36]
  41bd14:	ldr	w1, [sp, #68]
  41bd18:	ldr	w0, [sp, #64]
  41bd1c:	add	w0, w1, w0
  41bd20:	str	w0, [sp, #68]
  41bd24:	ldr	w0, [sp, #68]
  41bd28:	ldr	x1, [sp, #48]
  41bd2c:	cmp	x1, x0
  41bd30:	b.hi	41bd48 <ferror@plt+0x193d8>  // b.pmore
  41bd34:	ldr	x0, [sp, #48]
  41bd38:	mov	w1, w0
  41bd3c:	ldr	w0, [sp, #68]
  41bd40:	sub	w0, w0, w1
  41bd44:	str	w0, [sp, #68]
  41bd48:	ldr	x0, [sp, #40]
  41bd4c:	ldr	x2, [x0]
  41bd50:	ldr	w1, [sp, #68]
  41bd54:	mov	x0, x1
  41bd58:	lsl	x0, x0, #1
  41bd5c:	add	x0, x0, x1
  41bd60:	lsl	x0, x0, #3
  41bd64:	add	x0, x2, x0
  41bd68:	str	x0, [sp, #56]
  41bd6c:	ldr	x0, [sp, #56]
  41bd70:	bl	41b54c <ferror@plt+0x18bdc>
  41bd74:	and	w0, w0, #0xff
  41bd78:	cmp	w0, #0x0
  41bd7c:	b.ne	41be0c <ferror@plt+0x1949c>  // b.any
  41bd80:	ldr	x0, [sp, #56]
  41bd84:	bl	41b56c <ferror@plt+0x18bfc>
  41bd88:	and	w0, w0, #0xff
  41bd8c:	cmp	w0, #0x0
  41bd90:	b.eq	41bdc8 <ferror@plt+0x19458>  // b.none
  41bd94:	ldr	x0, [sp, #72]
  41bd98:	cmp	x0, #0x0
  41bd9c:	b.ne	41bd00 <ferror@plt+0x19390>  // b.any
  41bda0:	ldr	x0, [sp, #40]
  41bda4:	ldr	x2, [x0]
  41bda8:	ldr	w1, [sp, #68]
  41bdac:	mov	x0, x1
  41bdb0:	lsl	x0, x0, #1
  41bdb4:	add	x0, x0, x1
  41bdb8:	lsl	x0, x0, #3
  41bdbc:	add	x0, x2, x0
  41bdc0:	str	x0, [sp, #72]
  41bdc4:	b	41bd00 <ferror@plt+0x19390>
  41bdc8:	ldr	x1, [sp, #32]
  41bdcc:	ldr	x0, [sp, #56]
  41bdd0:	bl	41becc <ferror@plt+0x1955c>
  41bdd4:	and	w0, w0, #0xff
  41bdd8:	cmp	w0, #0x0
  41bddc:	b.eq	41bd00 <ferror@plt+0x19390>  // b.none
  41bde0:	ldr	x0, [sp, #40]
  41bde4:	ldr	x2, [x0]
  41bde8:	ldr	w1, [sp, #68]
  41bdec:	mov	x0, x1
  41bdf0:	lsl	x0, x0, #1
  41bdf4:	add	x0, x0, x1
  41bdf8:	lsl	x0, x0, #3
  41bdfc:	add	x0, x2, x0
  41be00:	b	41be88 <ferror@plt+0x19518>
  41be04:	nop
  41be08:	b	41be10 <ferror@plt+0x194a0>
  41be0c:	nop
  41be10:	ldr	w0, [sp, #24]
  41be14:	cmp	w0, #0x0
  41be18:	b.ne	41be24 <ferror@plt+0x194b4>  // b.any
  41be1c:	mov	x0, #0x0                   	// #0
  41be20:	b	41be88 <ferror@plt+0x19518>
  41be24:	ldr	x0, [sp, #72]
  41be28:	cmp	x0, #0x0
  41be2c:	b.eq	41be54 <ferror@plt+0x194e4>  // b.none
  41be30:	ldr	x0, [sp, #40]
  41be34:	ldr	x0, [x0, #24]
  41be38:	sub	x1, x0, #0x1
  41be3c:	ldr	x0, [sp, #40]
  41be40:	str	x1, [x0, #24]
  41be44:	ldr	x0, [sp, #72]
  41be48:	bl	41c290 <ferror@plt+0x19920>
  41be4c:	ldr	x0, [sp, #72]
  41be50:	b	41be88 <ferror@plt+0x19518>
  41be54:	ldr	x0, [sp, #40]
  41be58:	ldr	x0, [x0, #16]
  41be5c:	add	x1, x0, #0x1
  41be60:	ldr	x0, [sp, #40]
  41be64:	str	x1, [x0, #16]
  41be68:	ldr	x0, [sp, #40]
  41be6c:	ldr	x2, [x0]
  41be70:	ldr	w1, [sp, #68]
  41be74:	mov	x0, x1
  41be78:	lsl	x0, x0, #1
  41be7c:	add	x0, x0, x1
  41be80:	lsl	x0, x0, #3
  41be84:	add	x0, x2, x0
  41be88:	ldp	x29, x30, [sp], #80
  41be8c:	ret
  41be90:	stp	x29, x30, [sp, #-32]!
  41be94:	mov	x29, sp
  41be98:	str	x0, [sp, #24]
  41be9c:	ldr	x0, [sp, #24]
  41bea0:	bl	41b160 <ferror@plt+0x187f0>
  41bea4:	and	w0, w0, #0xff
  41bea8:	ldp	x29, x30, [sp], #32
  41beac:	ret
  41beb0:	sub	sp, sp, #0x10
  41beb4:	str	x0, [sp, #8]
  41beb8:	ldr	x0, [sp, #8]
  41bebc:	ldr	x0, [x0]
  41bec0:	asr	x0, x0, #3
  41bec4:	add	sp, sp, #0x10
  41bec8:	ret
  41becc:	stp	x29, x30, [sp, #-32]!
  41bed0:	mov	x29, sp
  41bed4:	str	x0, [sp, #24]
  41bed8:	str	x1, [sp, #16]
  41bedc:	ldr	x0, [sp, #24]
  41bee0:	ldr	x1, [sp, #16]
  41bee4:	bl	41c8cc <ferror@plt+0x19f5c>
  41bee8:	and	w0, w0, #0xff
  41beec:	ldp	x29, x30, [sp], #32
  41bef0:	ret
  41bef4:	stp	x29, x30, [sp, #-32]!
  41bef8:	mov	x29, sp
  41befc:	str	x0, [sp, #24]
  41bf00:	ldr	x0, [sp, #24]
  41bf04:	bl	41c8f4 <ferror@plt+0x19f84>
  41bf08:	nop
  41bf0c:	ldp	x29, x30, [sp], #32
  41bf10:	ret
  41bf14:	sub	sp, sp, #0x10
  41bf18:	str	x0, [sp, #8]
  41bf1c:	ldr	x0, [sp, #8]
  41bf20:	ldr	x1, [x0, #16]
  41bf24:	ldr	x0, [sp, #8]
  41bf28:	ldr	x0, [x0, #24]
  41bf2c:	sub	x0, x1, x0
  41bf30:	add	sp, sp, #0x10
  41bf34:	ret
  41bf38:	stp	x29, x30, [sp, #-64]!
  41bf3c:	mov	x29, sp
  41bf40:	str	x0, [sp, #24]
  41bf44:	ldr	x0, [sp, #24]
  41bf48:	ldr	x3, [x0]
  41bf4c:	ldr	x0, [sp, #24]
  41bf50:	ldr	x1, [x0]
  41bf54:	ldr	x0, [sp, #24]
  41bf58:	ldr	x0, [x0, #8]
  41bf5c:	lsl	x0, x0, #4
  41bf60:	add	x1, x1, x0
  41bf64:	add	x0, sp, #0x20
  41bf68:	mov	x2, x1
  41bf6c:	mov	x1, x3
  41bf70:	bl	41c938 <ferror@plt+0x19fc8>
  41bf74:	add	x0, sp, #0x20
  41bf78:	bl	41c96c <ferror@plt+0x19ffc>
  41bf7c:	ldp	x0, x1, [sp, #32]
  41bf80:	ldp	x29, x30, [sp], #64
  41bf84:	ret
  41bf88:	sub	sp, sp, #0x10
  41bf8c:	str	x0, [sp, #8]
  41bf90:	str	x1, [sp]
  41bf94:	ldr	x2, [sp, #8]
  41bf98:	ldr	x0, [sp]
  41bf9c:	ldp	x0, x1, [x0]
  41bfa0:	stp	x0, x1, [x2]
  41bfa4:	nop
  41bfa8:	add	sp, sp, #0x10
  41bfac:	ret
  41bfb0:	stp	x29, x30, [sp, #-48]!
  41bfb4:	mov	x29, sp
  41bfb8:	str	x0, [sp, #24]
  41bfbc:	add	x0, sp, #0x20
  41bfc0:	bl	41c914 <ferror@plt+0x19fa4>
  41bfc4:	ldp	x0, x1, [sp, #32]
  41bfc8:	ldp	x29, x30, [sp], #48
  41bfcc:	ret
  41bfd0:	sub	sp, sp, #0x10
  41bfd4:	str	x0, [sp, #8]
  41bfd8:	str	x1, [sp]
  41bfdc:	ldr	x0, [sp, #8]
  41bfe0:	ldr	x1, [x0]
  41bfe4:	ldr	x0, [sp]
  41bfe8:	ldr	x0, [x0]
  41bfec:	cmp	x1, x0
  41bff0:	b.ne	41c00c <ferror@plt+0x1969c>  // b.any
  41bff4:	ldr	x0, [sp, #8]
  41bff8:	ldr	x1, [x0, #8]
  41bffc:	ldr	x0, [sp]
  41c000:	ldr	x0, [x0, #8]
  41c004:	cmp	x1, x0
  41c008:	b.eq	41c014 <ferror@plt+0x196a4>  // b.none
  41c00c:	mov	w0, #0x1                   	// #1
  41c010:	b	41c018 <ferror@plt+0x196a8>
  41c014:	mov	w0, #0x0                   	// #0
  41c018:	add	sp, sp, #0x10
  41c01c:	ret
  41c020:	stp	x29, x30, [sp, #-32]!
  41c024:	mov	x29, sp
  41c028:	str	x0, [sp, #24]
  41c02c:	ldr	x0, [sp, #24]
  41c030:	ldr	x0, [x0]
  41c034:	add	x1, x0, #0x10
  41c038:	ldr	x0, [sp, #24]
  41c03c:	str	x1, [x0]
  41c040:	ldr	x0, [sp, #24]
  41c044:	bl	41c96c <ferror@plt+0x19ffc>
  41c048:	ldr	x0, [sp, #24]
  41c04c:	ldp	x29, x30, [sp], #32
  41c050:	ret
  41c054:	sub	sp, sp, #0x10
  41c058:	str	x0, [sp, #8]
  41c05c:	ldr	x0, [sp, #8]
  41c060:	ldr	x0, [x0]
  41c064:	add	sp, sp, #0x10
  41c068:	ret
  41c06c:	sub	sp, sp, #0x20
  41c070:	str	x0, [sp, #24]
  41c074:	str	x1, [sp, #16]
  41c078:	str	x2, [sp, #8]
  41c07c:	ldr	x0, [sp, #24]
  41c080:	ldr	x1, [sp, #16]
  41c084:	str	x1, [x0]
  41c088:	ldr	x0, [sp, #24]
  41c08c:	ldr	x1, [sp, #8]
  41c090:	str	x1, [x0, #8]
  41c094:	nop
  41c098:	add	sp, sp, #0x20
  41c09c:	ret
  41c0a0:	stp	x29, x30, [sp, #-48]!
  41c0a4:	mov	x29, sp
  41c0a8:	str	x0, [sp, #40]
  41c0ac:	str	x1, [sp, #32]
  41c0b0:	str	x2, [sp, #24]
  41c0b4:	ldr	x0, [sp, #32]
  41c0b8:	ldr	x1, [x0]
  41c0bc:	ldr	x0, [sp, #40]
  41c0c0:	str	x1, [x0]
  41c0c4:	ldr	x0, [sp, #24]
  41c0c8:	bl	41ca20 <ferror@plt+0x1a0b0>
  41c0cc:	ldr	x1, [x0]
  41c0d0:	ldr	x0, [sp, #40]
  41c0d4:	str	x1, [x0, #8]
  41c0d8:	nop
  41c0dc:	ldp	x29, x30, [sp], #48
  41c0e0:	ret
  41c0e4:	sub	sp, sp, #0x10
  41c0e8:	str	x0, [sp, #8]
  41c0ec:	ldr	x0, [sp, #8]
  41c0f0:	add	sp, sp, #0x10
  41c0f4:	ret
  41c0f8:	sub	sp, sp, #0x10
  41c0fc:	str	x0, [sp, #8]
  41c100:	ldr	x0, [sp, #8]
  41c104:	add	sp, sp, #0x10
  41c108:	ret
  41c10c:	stp	x29, x30, [sp, #-32]!
  41c110:	mov	x29, sp
  41c114:	str	x0, [sp, #24]
  41c118:	mov	x1, #0x10                  	// #16
  41c11c:	ldr	x0, [sp, #24]
  41c120:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  41c124:	ldp	x29, x30, [sp], #32
  41c128:	ret
  41c12c:	stp	x29, x30, [sp, #-32]!
  41c130:	mov	x29, sp
  41c134:	str	x0, [sp, #24]
  41c138:	bl	41ca34 <ferror@plt+0x1a0c4>
  41c13c:	and	w0, w0, #0xff
  41c140:	cmp	w0, #0x0
  41c144:	b.eq	41c16c <ferror@plt+0x197fc>  // b.none
  41c148:	ldr	x0, [sp, #24]
  41c14c:	lsl	x4, x0, #4
  41c150:	ldr	x3, [sp, #24]
  41c154:	mov	x2, #0x10                  	// #16
  41c158:	adrp	x0, 41c000 <ferror@plt+0x19690>
  41c15c:	add	x1, x0, #0xa3c
  41c160:	mov	x0, x4
  41c164:	bl	405ba0 <ferror@plt+0x3230>
  41c168:	b	41c188 <ferror@plt+0x19818>
  41c16c:	ldr	x0, [sp, #24]
  41c170:	lsl	x0, x0, #4
  41c174:	mov	x3, #0x0                   	// #0
  41c178:	mov	x2, #0x0                   	// #0
  41c17c:	mov	x1, #0x0                   	// #0
  41c180:	bl	405ba0 <ferror@plt+0x3230>
  41c184:	nop
  41c188:	ldp	x29, x30, [sp], #32
  41c18c:	ret
  41c190:	stp	x29, x30, [sp, #-32]!
  41c194:	mov	x29, sp
  41c198:	str	x0, [sp, #24]
  41c19c:	ldr	x0, [sp, #24]
  41c1a0:	bl	41ca50 <ferror@plt+0x1a0e0>
  41c1a4:	nop
  41c1a8:	ldp	x29, x30, [sp], #32
  41c1ac:	ret
  41c1b0:	stp	x29, x30, [sp, #-32]!
  41c1b4:	mov	x29, sp
  41c1b8:	str	x0, [sp, #24]
  41c1bc:	ldr	x0, [sp, #24]
  41c1c0:	bl	41ca70 <ferror@plt+0x1a100>
  41c1c4:	and	w0, w0, #0xff
  41c1c8:	ldp	x29, x30, [sp], #32
  41c1cc:	ret
  41c1d0:	stp	x29, x30, [sp, #-32]!
  41c1d4:	mov	x29, sp
  41c1d8:	str	x0, [sp, #24]
  41c1dc:	ldr	x0, [sp, #24]
  41c1e0:	bl	4058bc <ferror@plt+0x2f4c>
  41c1e4:	nop
  41c1e8:	ldp	x29, x30, [sp], #32
  41c1ec:	ret
  41c1f0:	stp	x29, x30, [sp, #-32]!
  41c1f4:	mov	x29, sp
  41c1f8:	str	x0, [sp, #24]
  41c1fc:	mov	x1, #0x18                  	// #24
  41c200:	ldr	x0, [sp, #24]
  41c204:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  41c208:	ldp	x29, x30, [sp], #32
  41c20c:	ret
  41c210:	stp	x29, x30, [sp, #-32]!
  41c214:	mov	x29, sp
  41c218:	str	x0, [sp, #24]
  41c21c:	bl	41ca94 <ferror@plt+0x1a124>
  41c220:	and	w0, w0, #0xff
  41c224:	cmp	w0, #0x0
  41c228:	b.eq	41c260 <ferror@plt+0x198f0>  // b.none
  41c22c:	ldr	x1, [sp, #24]
  41c230:	mov	x0, x1
  41c234:	lsl	x0, x0, #1
  41c238:	add	x0, x0, x1
  41c23c:	lsl	x0, x0, #3
  41c240:	mov	x4, x0
  41c244:	ldr	x3, [sp, #24]
  41c248:	mov	x2, #0x18                  	// #24
  41c24c:	adrp	x0, 41c000 <ferror@plt+0x19690>
  41c250:	add	x1, x0, #0xa9c
  41c254:	mov	x0, x4
  41c258:	bl	405ba0 <ferror@plt+0x3230>
  41c25c:	b	41c288 <ferror@plt+0x19918>
  41c260:	ldr	x1, [sp, #24]
  41c264:	mov	x0, x1
  41c268:	lsl	x0, x0, #1
  41c26c:	add	x0, x0, x1
  41c270:	lsl	x0, x0, #3
  41c274:	mov	x3, #0x0                   	// #0
  41c278:	mov	x2, #0x0                   	// #0
  41c27c:	mov	x1, #0x0                   	// #0
  41c280:	bl	405ba0 <ferror@plt+0x3230>
  41c284:	nop
  41c288:	ldp	x29, x30, [sp], #32
  41c28c:	ret
  41c290:	stp	x29, x30, [sp, #-32]!
  41c294:	mov	x29, sp
  41c298:	str	x0, [sp, #24]
  41c29c:	ldr	x0, [sp, #24]
  41c2a0:	bl	41cab0 <ferror@plt+0x1a140>
  41c2a4:	nop
  41c2a8:	ldp	x29, x30, [sp], #32
  41c2ac:	ret
  41c2b0:	stp	x29, x30, [sp, #-32]!
  41c2b4:	mov	x29, sp
  41c2b8:	str	x0, [sp, #24]
  41c2bc:	ldr	x0, [sp, #24]
  41c2c0:	bl	41cad0 <ferror@plt+0x1a160>
  41c2c4:	and	w0, w0, #0xff
  41c2c8:	ldp	x29, x30, [sp], #32
  41c2cc:	ret
  41c2d0:	stp	x29, x30, [sp, #-32]!
  41c2d4:	mov	x29, sp
  41c2d8:	str	x0, [sp, #24]
  41c2dc:	ldr	x0, [sp, #24]
  41c2e0:	bl	405918 <ferror@plt+0x2fa8>
  41c2e4:	nop
  41c2e8:	ldp	x29, x30, [sp], #32
  41c2ec:	ret
  41c2f0:	stp	x29, x30, [sp, #-32]!
  41c2f4:	mov	x29, sp
  41c2f8:	str	x0, [sp, #24]
  41c2fc:	mov	x1, #0x18                  	// #24
  41c300:	ldr	x0, [sp, #24]
  41c304:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  41c308:	ldp	x29, x30, [sp], #32
  41c30c:	ret
  41c310:	stp	x29, x30, [sp, #-32]!
  41c314:	mov	x29, sp
  41c318:	str	x0, [sp, #24]
  41c31c:	bl	41caf4 <ferror@plt+0x1a184>
  41c320:	and	w0, w0, #0xff
  41c324:	cmp	w0, #0x0
  41c328:	b.eq	41c360 <ferror@plt+0x199f0>  // b.none
  41c32c:	ldr	x1, [sp, #24]
  41c330:	mov	x0, x1
  41c334:	lsl	x0, x0, #1
  41c338:	add	x0, x0, x1
  41c33c:	lsl	x0, x0, #3
  41c340:	mov	x4, x0
  41c344:	ldr	x3, [sp, #24]
  41c348:	mov	x2, #0x18                  	// #24
  41c34c:	adrp	x0, 41c000 <ferror@plt+0x19690>
  41c350:	add	x1, x0, #0xafc
  41c354:	mov	x0, x4
  41c358:	bl	405ba0 <ferror@plt+0x3230>
  41c35c:	b	41c388 <ferror@plt+0x19a18>
  41c360:	ldr	x1, [sp, #24]
  41c364:	mov	x0, x1
  41c368:	lsl	x0, x0, #1
  41c36c:	add	x0, x0, x1
  41c370:	lsl	x0, x0, #3
  41c374:	mov	x3, #0x0                   	// #0
  41c378:	mov	x2, #0x0                   	// #0
  41c37c:	mov	x1, #0x0                   	// #0
  41c380:	bl	405ba0 <ferror@plt+0x3230>
  41c384:	nop
  41c388:	ldp	x29, x30, [sp], #32
  41c38c:	ret
  41c390:	stp	x29, x30, [sp, #-32]!
  41c394:	mov	x29, sp
  41c398:	str	x0, [sp, #24]
  41c39c:	ldr	x0, [sp, #24]
  41c3a0:	bl	41cb10 <ferror@plt+0x1a1a0>
  41c3a4:	nop
  41c3a8:	ldp	x29, x30, [sp], #32
  41c3ac:	ret
  41c3b0:	stp	x29, x30, [sp, #-32]!
  41c3b4:	mov	x29, sp
  41c3b8:	str	x0, [sp, #24]
  41c3bc:	ldr	x0, [sp, #24]
  41c3c0:	bl	41cb30 <ferror@plt+0x1a1c0>
  41c3c4:	and	w0, w0, #0xff
  41c3c8:	ldp	x29, x30, [sp], #32
  41c3cc:	ret
  41c3d0:	stp	x29, x30, [sp, #-32]!
  41c3d4:	mov	x29, sp
  41c3d8:	str	x0, [sp, #24]
  41c3dc:	ldr	x0, [sp, #24]
  41c3e0:	bl	41cb54 <ferror@plt+0x1a1e4>
  41c3e4:	and	w0, w0, #0xff
  41c3e8:	ldp	x29, x30, [sp], #32
  41c3ec:	ret
  41c3f0:	stp	x29, x30, [sp, #-32]!
  41c3f4:	mov	x29, sp
  41c3f8:	str	x0, [sp, #24]
  41c3fc:	ldr	x0, [sp, #24]
  41c400:	bl	405918 <ferror@plt+0x2fa8>
  41c404:	nop
  41c408:	ldp	x29, x30, [sp], #32
  41c40c:	ret
  41c410:	stp	x29, x30, [sp, #-48]!
  41c414:	mov	x29, sp
  41c418:	str	x0, [sp, #24]
  41c41c:	add	x0, sp, #0x28
  41c420:	mov	w1, #0x0                   	// #0
  41c424:	bl	419120 <ferror@plt+0x167b0>
  41c428:	ldr	x0, [sp, #24]
  41c42c:	ldr	x1, [x0]
  41c430:	add	x0, sp, #0x28
  41c434:	bl	4191a0 <ferror@plt+0x16830>
  41c438:	ldr	x0, [sp, #24]
  41c43c:	ldr	x1, [x0, #8]
  41c440:	add	x0, sp, #0x28
  41c444:	bl	4191a0 <ferror@plt+0x16830>
  41c448:	ldr	x0, [sp, #24]
  41c44c:	ldr	w0, [x0, #16]
  41c450:	mov	w1, w0
  41c454:	add	x0, sp, #0x28
  41c458:	bl	419164 <ferror@plt+0x167f4>
  41c45c:	add	x0, sp, #0x28
  41c460:	bl	41914c <ferror@plt+0x167dc>
  41c464:	ldp	x29, x30, [sp], #48
  41c468:	ret
  41c46c:	stp	x29, x30, [sp, #-32]!
  41c470:	mov	x29, sp
  41c474:	str	x0, [sp, #24]
  41c478:	str	x1, [sp, #16]
  41c47c:	ldr	x0, [sp, #24]
  41c480:	ldr	x1, [sp, #16]
  41c484:	bl	41cb78 <ferror@plt+0x1a208>
  41c488:	and	w0, w0, #0xff
  41c48c:	ldp	x29, x30, [sp], #32
  41c490:	ret
  41c494:	stp	x29, x30, [sp, #-128]!
  41c498:	mov	x29, sp
  41c49c:	str	x0, [sp, #24]
  41c4a0:	ldr	x0, [sp, #24]
  41c4a4:	ldr	x0, [x0]
  41c4a8:	str	x0, [sp, #96]
  41c4ac:	ldr	x0, [sp, #24]
  41c4b0:	ldr	w0, [x0, #40]
  41c4b4:	str	w0, [sp, #92]
  41c4b8:	ldr	x0, [sp, #24]
  41c4bc:	bl	41cbb0 <ferror@plt+0x1a240>
  41c4c0:	str	x0, [sp, #80]
  41c4c4:	ldr	x0, [sp, #80]
  41c4c8:	lsl	x0, x0, #4
  41c4cc:	ldr	x1, [sp, #96]
  41c4d0:	add	x0, x1, x0
  41c4d4:	str	x0, [sp, #72]
  41c4d8:	ldr	x0, [sp, #24]
  41c4dc:	bl	41bf14 <ferror@plt+0x195a4>
  41c4e0:	str	x0, [sp, #64]
  41c4e4:	ldr	x0, [sp, #64]
  41c4e8:	lsl	x0, x0, #1
  41c4ec:	ldr	x1, [sp, #80]
  41c4f0:	cmp	x1, x0
  41c4f4:	b.cc	41c514 <ferror@plt+0x19ba4>  // b.lo, b.ul, b.last
  41c4f8:	ldr	x0, [sp, #64]
  41c4fc:	mov	w1, w0
  41c500:	ldr	x0, [sp, #24]
  41c504:	bl	41cbc8 <ferror@plt+0x1a258>
  41c508:	and	w0, w0, #0xff
  41c50c:	cmp	w0, #0x0
  41c510:	b.eq	41c51c <ferror@plt+0x19bac>  // b.none
  41c514:	mov	w0, #0x1                   	// #1
  41c518:	b	41c520 <ferror@plt+0x19bb0>
  41c51c:	mov	w0, #0x0                   	// #0
  41c520:	cmp	w0, #0x0
  41c524:	b.eq	41c55c <ferror@plt+0x19bec>  // b.none
  41c528:	ldr	x0, [sp, #64]
  41c52c:	lsl	x0, x0, #1
  41c530:	bl	40448c <ferror@plt+0x1b1c>
  41c534:	str	w0, [sp, #124]
  41c538:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  41c53c:	add	x1, x0, #0xcd0
  41c540:	ldr	w0, [sp, #124]
  41c544:	lsl	x0, x0, #4
  41c548:	add	x0, x1, x0
  41c54c:	ldr	w0, [x0]
  41c550:	mov	w0, w0
  41c554:	str	x0, [sp, #112]
  41c558:	b	41c56c <ferror@plt+0x19bfc>
  41c55c:	ldr	w0, [sp, #92]
  41c560:	str	w0, [sp, #124]
  41c564:	ldr	x0, [sp, #80]
  41c568:	str	x0, [sp, #112]
  41c56c:	ldr	x1, [sp, #112]
  41c570:	ldr	x0, [sp, #24]
  41c574:	bl	41b364 <ferror@plt+0x189f4>
  41c578:	str	x0, [sp, #56]
  41c57c:	ldr	x0, [sp, #24]
  41c580:	ldr	x1, [sp, #56]
  41c584:	str	x1, [x0]
  41c588:	ldr	x0, [sp, #24]
  41c58c:	ldr	x1, [sp, #112]
  41c590:	str	x1, [x0, #8]
  41c594:	ldr	x0, [sp, #24]
  41c598:	ldr	w1, [sp, #124]
  41c59c:	str	w1, [x0, #40]
  41c5a0:	ldr	x0, [sp, #24]
  41c5a4:	ldr	x1, [x0, #16]
  41c5a8:	ldr	x0, [sp, #24]
  41c5ac:	ldr	x0, [x0, #24]
  41c5b0:	sub	x1, x1, x0
  41c5b4:	ldr	x0, [sp, #24]
  41c5b8:	str	x1, [x0, #16]
  41c5bc:	ldr	x0, [sp, #24]
  41c5c0:	str	xzr, [x0, #24]
  41c5c4:	ldr	x0, [sp, #96]
  41c5c8:	str	x0, [sp, #104]
  41c5cc:	ldr	x0, [sp, #104]
  41c5d0:	str	x0, [sp, #48]
  41c5d4:	ldr	x0, [sp, #48]
  41c5d8:	bl	41b410 <ferror@plt+0x18aa0>
  41c5dc:	and	w0, w0, #0xff
  41c5e0:	eor	w0, w0, #0x1
  41c5e4:	and	w0, w0, #0xff
  41c5e8:	cmp	w0, #0x0
  41c5ec:	b.eq	41c614 <ferror@plt+0x19ca4>  // b.none
  41c5f0:	ldr	x0, [sp, #48]
  41c5f4:	bl	41b430 <ferror@plt+0x18ac0>
  41c5f8:	and	w0, w0, #0xff
  41c5fc:	eor	w0, w0, #0x1
  41c600:	and	w0, w0, #0xff
  41c604:	cmp	w0, #0x0
  41c608:	b.eq	41c614 <ferror@plt+0x19ca4>  // b.none
  41c60c:	mov	w0, #0x1                   	// #1
  41c610:	b	41c618 <ferror@plt+0x19ca8>
  41c614:	mov	w0, #0x0                   	// #0
  41c618:	cmp	w0, #0x0
  41c61c:	b.eq	41c648 <ferror@plt+0x19cd8>  // b.none
  41c620:	ldr	x0, [sp, #48]
  41c624:	bl	41cd00 <ferror@plt+0x1a390>
  41c628:	mov	w1, w0
  41c62c:	ldr	x0, [sp, #24]
  41c630:	bl	41cc14 <ferror@plt+0x1a2a4>
  41c634:	str	x0, [sp, #40]
  41c638:	ldr	x2, [sp, #40]
  41c63c:	ldr	x0, [sp, #48]
  41c640:	ldp	x0, x1, [x0]
  41c644:	stp	x0, x1, [x2]
  41c648:	ldr	x0, [sp, #104]
  41c64c:	add	x0, x0, #0x10
  41c650:	str	x0, [sp, #104]
  41c654:	ldr	x1, [sp, #104]
  41c658:	ldr	x0, [sp, #72]
  41c65c:	cmp	x1, x0
  41c660:	b.cs	41c668 <ferror@plt+0x19cf8>  // b.hs, b.nlast
  41c664:	b	41c5cc <ferror@plt+0x19c5c>
  41c668:	ldr	x0, [sp, #24]
  41c66c:	ldrb	w0, [x0, #44]
  41c670:	eor	w0, w0, #0x1
  41c674:	and	w0, w0, #0xff
  41c678:	cmp	w0, #0x0
  41c67c:	b.eq	41c68c <ferror@plt+0x19d1c>  // b.none
  41c680:	ldr	x0, [sp, #96]
  41c684:	bl	41b470 <ferror@plt+0x18b00>
  41c688:	b	41c694 <ferror@plt+0x19d24>
  41c68c:	ldr	x0, [sp, #96]
  41c690:	bl	405c14 <ferror@plt+0x32a4>
  41c694:	nop
  41c698:	ldp	x29, x30, [sp], #128
  41c69c:	ret
  41c6a0:	stp	x29, x30, [sp, #-128]!
  41c6a4:	mov	x29, sp
  41c6a8:	str	x0, [sp, #24]
  41c6ac:	ldr	x0, [sp, #24]
  41c6b0:	ldr	x0, [x0]
  41c6b4:	str	x0, [sp, #96]
  41c6b8:	ldr	x0, [sp, #24]
  41c6bc:	ldr	w0, [x0, #40]
  41c6c0:	str	w0, [sp, #92]
  41c6c4:	ldr	x0, [sp, #24]
  41c6c8:	bl	41cd1c <ferror@plt+0x1a3ac>
  41c6cc:	str	x0, [sp, #80]
  41c6d0:	ldr	x1, [sp, #80]
  41c6d4:	mov	x0, x1
  41c6d8:	lsl	x0, x0, #1
  41c6dc:	add	x0, x0, x1
  41c6e0:	lsl	x0, x0, #3
  41c6e4:	mov	x1, x0
  41c6e8:	ldr	x0, [sp, #96]
  41c6ec:	add	x0, x0, x1
  41c6f0:	str	x0, [sp, #72]
  41c6f4:	ldr	x0, [sp, #24]
  41c6f8:	bl	41cd34 <ferror@plt+0x1a3c4>
  41c6fc:	str	x0, [sp, #64]
  41c700:	ldr	x0, [sp, #64]
  41c704:	lsl	x0, x0, #1
  41c708:	ldr	x1, [sp, #80]
  41c70c:	cmp	x1, x0
  41c710:	b.cc	41c730 <ferror@plt+0x19dc0>  // b.lo, b.ul, b.last
  41c714:	ldr	x0, [sp, #64]
  41c718:	mov	w1, w0
  41c71c:	ldr	x0, [sp, #24]
  41c720:	bl	41cd58 <ferror@plt+0x1a3e8>
  41c724:	and	w0, w0, #0xff
  41c728:	cmp	w0, #0x0
  41c72c:	b.eq	41c738 <ferror@plt+0x19dc8>  // b.none
  41c730:	mov	w0, #0x1                   	// #1
  41c734:	b	41c73c <ferror@plt+0x19dcc>
  41c738:	mov	w0, #0x0                   	// #0
  41c73c:	cmp	w0, #0x0
  41c740:	b.eq	41c778 <ferror@plt+0x19e08>  // b.none
  41c744:	ldr	x0, [sp, #64]
  41c748:	lsl	x0, x0, #1
  41c74c:	bl	40448c <ferror@plt+0x1b1c>
  41c750:	str	w0, [sp, #124]
  41c754:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  41c758:	add	x1, x0, #0xcd0
  41c75c:	ldr	w0, [sp, #124]
  41c760:	lsl	x0, x0, #4
  41c764:	add	x0, x1, x0
  41c768:	ldr	w0, [x0]
  41c76c:	mov	w0, w0
  41c770:	str	x0, [sp, #112]
  41c774:	b	41c788 <ferror@plt+0x19e18>
  41c778:	ldr	w0, [sp, #92]
  41c77c:	str	w0, [sp, #124]
  41c780:	ldr	x0, [sp, #80]
  41c784:	str	x0, [sp, #112]
  41c788:	ldr	x1, [sp, #112]
  41c78c:	ldr	x0, [sp, #24]
  41c790:	bl	41b490 <ferror@plt+0x18b20>
  41c794:	str	x0, [sp, #56]
  41c798:	ldr	x0, [sp, #24]
  41c79c:	ldr	x1, [sp, #56]
  41c7a0:	str	x1, [x0]
  41c7a4:	ldr	x0, [sp, #24]
  41c7a8:	ldr	x1, [sp, #112]
  41c7ac:	str	x1, [x0, #8]
  41c7b0:	ldr	x0, [sp, #24]
  41c7b4:	ldr	w1, [sp, #124]
  41c7b8:	str	w1, [x0, #40]
  41c7bc:	ldr	x0, [sp, #24]
  41c7c0:	ldr	x1, [x0, #16]
  41c7c4:	ldr	x0, [sp, #24]
  41c7c8:	ldr	x0, [x0, #24]
  41c7cc:	sub	x1, x1, x0
  41c7d0:	ldr	x0, [sp, #24]
  41c7d4:	str	x1, [x0, #16]
  41c7d8:	ldr	x0, [sp, #24]
  41c7dc:	str	xzr, [x0, #24]
  41c7e0:	ldr	x0, [sp, #96]
  41c7e4:	str	x0, [sp, #104]
  41c7e8:	ldr	x0, [sp, #104]
  41c7ec:	str	x0, [sp, #48]
  41c7f0:	ldr	x0, [sp, #48]
  41c7f4:	bl	41b54c <ferror@plt+0x18bdc>
  41c7f8:	and	w0, w0, #0xff
  41c7fc:	eor	w0, w0, #0x1
  41c800:	and	w0, w0, #0xff
  41c804:	cmp	w0, #0x0
  41c808:	b.eq	41c830 <ferror@plt+0x19ec0>  // b.none
  41c80c:	ldr	x0, [sp, #48]
  41c810:	bl	41b56c <ferror@plt+0x18bfc>
  41c814:	and	w0, w0, #0xff
  41c818:	eor	w0, w0, #0x1
  41c81c:	and	w0, w0, #0xff
  41c820:	cmp	w0, #0x0
  41c824:	b.eq	41c830 <ferror@plt+0x19ec0>  // b.none
  41c828:	mov	w0, #0x1                   	// #1
  41c82c:	b	41c834 <ferror@plt+0x19ec4>
  41c830:	mov	w0, #0x0                   	// #0
  41c834:	cmp	w0, #0x0
  41c838:	b.eq	41c874 <ferror@plt+0x19f04>  // b.none
  41c83c:	ldr	x0, [sp, #48]
  41c840:	bl	41cea8 <ferror@plt+0x1a538>
  41c844:	mov	w1, w0
  41c848:	ldr	x0, [sp, #24]
  41c84c:	bl	41cda4 <ferror@plt+0x1a434>
  41c850:	str	x0, [sp, #40]
  41c854:	ldr	x1, [sp, #40]
  41c858:	ldr	x0, [sp, #48]
  41c85c:	mov	x2, x1
  41c860:	mov	x3, x0
  41c864:	ldp	x0, x1, [x3]
  41c868:	stp	x0, x1, [x2]
  41c86c:	ldr	x0, [x3, #16]
  41c870:	str	x0, [x2, #16]
  41c874:	ldr	x0, [sp, #104]
  41c878:	add	x0, x0, #0x18
  41c87c:	str	x0, [sp, #104]
  41c880:	ldr	x1, [sp, #104]
  41c884:	ldr	x0, [sp, #72]
  41c888:	cmp	x1, x0
  41c88c:	b.cs	41c894 <ferror@plt+0x19f24>  // b.hs, b.nlast
  41c890:	b	41c7e8 <ferror@plt+0x19e78>
  41c894:	ldr	x0, [sp, #24]
  41c898:	ldrb	w0, [x0, #44]
  41c89c:	eor	w0, w0, #0x1
  41c8a0:	and	w0, w0, #0xff
  41c8a4:	cmp	w0, #0x0
  41c8a8:	b.eq	41c8b8 <ferror@plt+0x19f48>  // b.none
  41c8ac:	ldr	x0, [sp, #96]
  41c8b0:	bl	41b5ac <ferror@plt+0x18c3c>
  41c8b4:	b	41c8c0 <ferror@plt+0x19f50>
  41c8b8:	ldr	x0, [sp, #96]
  41c8bc:	bl	405c14 <ferror@plt+0x32a4>
  41c8c0:	nop
  41c8c4:	ldp	x29, x30, [sp], #128
  41c8c8:	ret
  41c8cc:	stp	x29, x30, [sp, #-32]!
  41c8d0:	mov	x29, sp
  41c8d4:	str	x0, [sp, #24]
  41c8d8:	str	x1, [sp, #16]
  41c8dc:	ldr	x1, [sp, #16]
  41c8e0:	ldr	x0, [sp, #24]
  41c8e4:	bl	41cec4 <ferror@plt+0x1a554>
  41c8e8:	and	w0, w0, #0xff
  41c8ec:	ldp	x29, x30, [sp], #32
  41c8f0:	ret
  41c8f4:	stp	x29, x30, [sp, #-32]!
  41c8f8:	mov	x29, sp
  41c8fc:	str	x0, [sp, #24]
  41c900:	ldr	x0, [sp, #24]
  41c904:	bl	41cef4 <ferror@plt+0x1a584>
  41c908:	nop
  41c90c:	ldp	x29, x30, [sp], #32
  41c910:	ret
  41c914:	sub	sp, sp, #0x10
  41c918:	str	x0, [sp, #8]
  41c91c:	ldr	x0, [sp, #8]
  41c920:	str	xzr, [x0]
  41c924:	ldr	x0, [sp, #8]
  41c928:	str	xzr, [x0, #8]
  41c92c:	nop
  41c930:	add	sp, sp, #0x10
  41c934:	ret
  41c938:	sub	sp, sp, #0x20
  41c93c:	str	x0, [sp, #24]
  41c940:	str	x1, [sp, #16]
  41c944:	str	x2, [sp, #8]
  41c948:	ldr	x0, [sp, #24]
  41c94c:	ldr	x1, [sp, #16]
  41c950:	str	x1, [x0]
  41c954:	ldr	x0, [sp, #24]
  41c958:	ldr	x1, [sp, #8]
  41c95c:	str	x1, [x0, #8]
  41c960:	nop
  41c964:	add	sp, sp, #0x20
  41c968:	ret
  41c96c:	stp	x29, x30, [sp, #-48]!
  41c970:	mov	x29, sp
  41c974:	str	x0, [sp, #24]
  41c978:	ldr	x0, [sp, #24]
  41c97c:	ldr	x1, [x0]
  41c980:	ldr	x0, [sp, #24]
  41c984:	ldr	x0, [x0, #8]
  41c988:	cmp	x1, x0
  41c98c:	b.cs	41ca00 <ferror@plt+0x1a090>  // b.hs, b.nlast
  41c990:	ldr	x0, [sp, #24]
  41c994:	ldr	x0, [x0]
  41c998:	str	x0, [sp, #40]
  41c99c:	ldr	x0, [sp, #40]
  41c9a0:	bl	41b410 <ferror@plt+0x18aa0>
  41c9a4:	and	w0, w0, #0xff
  41c9a8:	eor	w0, w0, #0x1
  41c9ac:	and	w0, w0, #0xff
  41c9b0:	cmp	w0, #0x0
  41c9b4:	b.eq	41c9dc <ferror@plt+0x1a06c>  // b.none
  41c9b8:	ldr	x0, [sp, #40]
  41c9bc:	bl	41b430 <ferror@plt+0x18ac0>
  41c9c0:	and	w0, w0, #0xff
  41c9c4:	eor	w0, w0, #0x1
  41c9c8:	and	w0, w0, #0xff
  41c9cc:	cmp	w0, #0x0
  41c9d0:	b.eq	41c9dc <ferror@plt+0x1a06c>  // b.none
  41c9d4:	mov	w0, #0x1                   	// #1
  41c9d8:	b	41c9e0 <ferror@plt+0x1a070>
  41c9dc:	mov	w0, #0x0                   	// #0
  41c9e0:	cmp	w0, #0x0
  41c9e4:	b.ne	41ca14 <ferror@plt+0x1a0a4>  // b.any
  41c9e8:	ldr	x0, [sp, #24]
  41c9ec:	ldr	x0, [x0]
  41c9f0:	add	x1, x0, #0x10
  41c9f4:	ldr	x0, [sp, #24]
  41c9f8:	str	x1, [x0]
  41c9fc:	b	41c978 <ferror@plt+0x1a008>
  41ca00:	ldr	x0, [sp, #24]
  41ca04:	str	xzr, [x0]
  41ca08:	ldr	x0, [sp, #24]
  41ca0c:	str	xzr, [x0, #8]
  41ca10:	b	41ca18 <ferror@plt+0x1a0a8>
  41ca14:	nop
  41ca18:	ldp	x29, x30, [sp], #48
  41ca1c:	ret
  41ca20:	sub	sp, sp, #0x10
  41ca24:	str	x0, [sp, #8]
  41ca28:	ldr	x0, [sp, #8]
  41ca2c:	add	sp, sp, #0x10
  41ca30:	ret
  41ca34:	mov	w0, #0x0                   	// #0
  41ca38:	ret
  41ca3c:	sub	sp, sp, #0x10
  41ca40:	str	x0, [sp, #8]
  41ca44:	nop
  41ca48:	add	sp, sp, #0x10
  41ca4c:	ret
  41ca50:	stp	x29, x30, [sp, #-32]!
  41ca54:	mov	x29, sp
  41ca58:	str	x0, [sp, #24]
  41ca5c:	ldr	x0, [sp, #24]
  41ca60:	bl	41cf14 <ferror@plt+0x1a5a4>
  41ca64:	nop
  41ca68:	ldp	x29, x30, [sp], #32
  41ca6c:	ret
  41ca70:	stp	x29, x30, [sp, #-32]!
  41ca74:	mov	x29, sp
  41ca78:	str	x0, [sp, #24]
  41ca7c:	ldr	x0, [sp, #24]
  41ca80:	ldr	x0, [x0]
  41ca84:	bl	405a48 <ferror@plt+0x30d8>
  41ca88:	and	w0, w0, #0xff
  41ca8c:	ldp	x29, x30, [sp], #32
  41ca90:	ret
  41ca94:	mov	w0, #0x0                   	// #0
  41ca98:	ret
  41ca9c:	sub	sp, sp, #0x10
  41caa0:	str	x0, [sp, #8]
  41caa4:	nop
  41caa8:	add	sp, sp, #0x10
  41caac:	ret
  41cab0:	stp	x29, x30, [sp, #-32]!
  41cab4:	mov	x29, sp
  41cab8:	str	x0, [sp, #24]
  41cabc:	ldr	x0, [sp, #24]
  41cac0:	bl	41cf34 <ferror@plt+0x1a5c4>
  41cac4:	nop
  41cac8:	ldp	x29, x30, [sp], #32
  41cacc:	ret
  41cad0:	stp	x29, x30, [sp, #-32]!
  41cad4:	mov	x29, sp
  41cad8:	str	x0, [sp, #24]
  41cadc:	ldr	x0, [sp, #24]
  41cae0:	ldr	x0, [x0]
  41cae4:	bl	405a88 <ferror@plt+0x3118>
  41cae8:	and	w0, w0, #0xff
  41caec:	ldp	x29, x30, [sp], #32
  41caf0:	ret
  41caf4:	mov	w0, #0x0                   	// #0
  41caf8:	ret
  41cafc:	sub	sp, sp, #0x10
  41cb00:	str	x0, [sp, #8]
  41cb04:	nop
  41cb08:	add	sp, sp, #0x10
  41cb0c:	ret
  41cb10:	stp	x29, x30, [sp, #-32]!
  41cb14:	mov	x29, sp
  41cb18:	str	x0, [sp, #24]
  41cb1c:	ldr	x0, [sp, #24]
  41cb20:	bl	41cf54 <ferror@plt+0x1a5e4>
  41cb24:	nop
  41cb28:	ldp	x29, x30, [sp], #32
  41cb2c:	ret
  41cb30:	stp	x29, x30, [sp, #-32]!
  41cb34:	mov	x29, sp
  41cb38:	str	x0, [sp, #24]
  41cb3c:	ldr	x0, [sp, #24]
  41cb40:	ldr	x0, [x0]
  41cb44:	bl	405a68 <ferror@plt+0x30f8>
  41cb48:	and	w0, w0, #0xff
  41cb4c:	ldp	x29, x30, [sp], #32
  41cb50:	ret
  41cb54:	stp	x29, x30, [sp, #-32]!
  41cb58:	mov	x29, sp
  41cb5c:	str	x0, [sp, #24]
  41cb60:	ldr	x0, [sp, #24]
  41cb64:	ldr	x0, [x0]
  41cb68:	bl	405a88 <ferror@plt+0x3118>
  41cb6c:	and	w0, w0, #0xff
  41cb70:	ldp	x29, x30, [sp], #32
  41cb74:	ret
  41cb78:	stp	x29, x30, [sp, #-32]!
  41cb7c:	mov	x29, sp
  41cb80:	str	x0, [sp, #24]
  41cb84:	str	x1, [sp, #16]
  41cb88:	ldr	x0, [sp, #24]
  41cb8c:	ldr	x2, [x0]
  41cb90:	ldr	x0, [sp, #16]
  41cb94:	ldr	x0, [x0]
  41cb98:	mov	x1, x0
  41cb9c:	mov	x0, x2
  41cba0:	bl	41cf74 <ferror@plt+0x1a604>
  41cba4:	and	w0, w0, #0xff
  41cba8:	ldp	x29, x30, [sp], #32
  41cbac:	ret
  41cbb0:	sub	sp, sp, #0x10
  41cbb4:	str	x0, [sp, #8]
  41cbb8:	ldr	x0, [sp, #8]
  41cbbc:	ldr	x0, [x0, #8]
  41cbc0:	add	sp, sp, #0x10
  41cbc4:	ret
  41cbc8:	sub	sp, sp, #0x10
  41cbcc:	str	x0, [sp, #8]
  41cbd0:	str	w1, [sp, #4]
  41cbd4:	ldr	w0, [sp, #4]
  41cbd8:	lsl	w0, w0, #3
  41cbdc:	mov	w1, w0
  41cbe0:	ldr	x0, [sp, #8]
  41cbe4:	ldr	x0, [x0, #8]
  41cbe8:	cmp	x1, x0
  41cbec:	b.cs	41cc08 <ferror@plt+0x1a298>  // b.hs, b.nlast
  41cbf0:	ldr	x0, [sp, #8]
  41cbf4:	ldr	x0, [x0, #8]
  41cbf8:	cmp	x0, #0x20
  41cbfc:	b.ls	41cc08 <ferror@plt+0x1a298>  // b.plast
  41cc00:	mov	w0, #0x1                   	// #1
  41cc04:	b	41cc0c <ferror@plt+0x1a29c>
  41cc08:	mov	w0, #0x0                   	// #0
  41cc0c:	add	sp, sp, #0x10
  41cc10:	ret
  41cc14:	stp	x29, x30, [sp, #-64]!
  41cc18:	mov	x29, sp
  41cc1c:	str	x0, [sp, #24]
  41cc20:	str	w1, [sp, #20]
  41cc24:	ldr	x0, [sp, #24]
  41cc28:	ldr	w0, [x0, #40]
  41cc2c:	mov	w1, w0
  41cc30:	ldr	w0, [sp, #20]
  41cc34:	bl	419494 <ferror@plt+0x16b24>
  41cc38:	str	w0, [sp, #60]
  41cc3c:	ldr	x0, [sp, #24]
  41cc40:	ldr	x0, [x0, #8]
  41cc44:	str	x0, [sp, #48]
  41cc48:	ldr	x0, [sp, #24]
  41cc4c:	ldr	x1, [x0]
  41cc50:	ldr	w0, [sp, #60]
  41cc54:	lsl	x0, x0, #4
  41cc58:	add	x0, x1, x0
  41cc5c:	str	x0, [sp, #40]
  41cc60:	ldr	x0, [sp, #40]
  41cc64:	bl	41b410 <ferror@plt+0x18aa0>
  41cc68:	and	w0, w0, #0xff
  41cc6c:	cmp	w0, #0x0
  41cc70:	b.eq	41cc7c <ferror@plt+0x1a30c>  // b.none
  41cc74:	ldr	x0, [sp, #40]
  41cc78:	b	41ccf8 <ferror@plt+0x1a388>
  41cc7c:	ldr	x0, [sp, #24]
  41cc80:	ldr	w0, [x0, #40]
  41cc84:	mov	w1, w0
  41cc88:	ldr	w0, [sp, #20]
  41cc8c:	bl	4194e8 <ferror@plt+0x16b78>
  41cc90:	str	w0, [sp, #36]
  41cc94:	ldr	w1, [sp, #60]
  41cc98:	ldr	w0, [sp, #36]
  41cc9c:	add	w0, w1, w0
  41cca0:	str	w0, [sp, #60]
  41cca4:	ldr	w0, [sp, #60]
  41cca8:	ldr	x1, [sp, #48]
  41ccac:	cmp	x1, x0
  41ccb0:	b.hi	41ccc8 <ferror@plt+0x1a358>  // b.pmore
  41ccb4:	ldr	x0, [sp, #48]
  41ccb8:	mov	w1, w0
  41ccbc:	ldr	w0, [sp, #60]
  41ccc0:	sub	w0, w0, w1
  41ccc4:	str	w0, [sp, #60]
  41ccc8:	ldr	x0, [sp, #24]
  41cccc:	ldr	x1, [x0]
  41ccd0:	ldr	w0, [sp, #60]
  41ccd4:	lsl	x0, x0, #4
  41ccd8:	add	x0, x1, x0
  41ccdc:	str	x0, [sp, #40]
  41cce0:	ldr	x0, [sp, #40]
  41cce4:	bl	41b410 <ferror@plt+0x18aa0>
  41cce8:	and	w0, w0, #0xff
  41ccec:	cmp	w0, #0x0
  41ccf0:	b.eq	41cc94 <ferror@plt+0x1a324>  // b.none
  41ccf4:	ldr	x0, [sp, #40]
  41ccf8:	ldp	x29, x30, [sp], #64
  41ccfc:	ret
  41cd00:	stp	x29, x30, [sp, #-32]!
  41cd04:	mov	x29, sp
  41cd08:	str	x0, [sp, #24]
  41cd0c:	ldr	x0, [sp, #24]
  41cd10:	bl	41b708 <ferror@plt+0x18d98>
  41cd14:	ldp	x29, x30, [sp], #32
  41cd18:	ret
  41cd1c:	sub	sp, sp, #0x10
  41cd20:	str	x0, [sp, #8]
  41cd24:	ldr	x0, [sp, #8]
  41cd28:	ldr	x0, [x0, #8]
  41cd2c:	add	sp, sp, #0x10
  41cd30:	ret
  41cd34:	sub	sp, sp, #0x10
  41cd38:	str	x0, [sp, #8]
  41cd3c:	ldr	x0, [sp, #8]
  41cd40:	ldr	x1, [x0, #16]
  41cd44:	ldr	x0, [sp, #8]
  41cd48:	ldr	x0, [x0, #24]
  41cd4c:	sub	x0, x1, x0
  41cd50:	add	sp, sp, #0x10
  41cd54:	ret
  41cd58:	sub	sp, sp, #0x10
  41cd5c:	str	x0, [sp, #8]
  41cd60:	str	w1, [sp, #4]
  41cd64:	ldr	w0, [sp, #4]
  41cd68:	lsl	w0, w0, #3
  41cd6c:	mov	w1, w0
  41cd70:	ldr	x0, [sp, #8]
  41cd74:	ldr	x0, [x0, #8]
  41cd78:	cmp	x1, x0
  41cd7c:	b.cs	41cd98 <ferror@plt+0x1a428>  // b.hs, b.nlast
  41cd80:	ldr	x0, [sp, #8]
  41cd84:	ldr	x0, [x0, #8]
  41cd88:	cmp	x0, #0x20
  41cd8c:	b.ls	41cd98 <ferror@plt+0x1a428>  // b.plast
  41cd90:	mov	w0, #0x1                   	// #1
  41cd94:	b	41cd9c <ferror@plt+0x1a42c>
  41cd98:	mov	w0, #0x0                   	// #0
  41cd9c:	add	sp, sp, #0x10
  41cda0:	ret
  41cda4:	stp	x29, x30, [sp, #-64]!
  41cda8:	mov	x29, sp
  41cdac:	str	x0, [sp, #24]
  41cdb0:	str	w1, [sp, #20]
  41cdb4:	ldr	x0, [sp, #24]
  41cdb8:	ldr	w0, [x0, #40]
  41cdbc:	mov	w1, w0
  41cdc0:	ldr	w0, [sp, #20]
  41cdc4:	bl	419494 <ferror@plt+0x16b24>
  41cdc8:	str	w0, [sp, #60]
  41cdcc:	ldr	x0, [sp, #24]
  41cdd0:	ldr	x0, [x0, #8]
  41cdd4:	str	x0, [sp, #48]
  41cdd8:	ldr	x0, [sp, #24]
  41cddc:	ldr	x2, [x0]
  41cde0:	ldr	w1, [sp, #60]
  41cde4:	mov	x0, x1
  41cde8:	lsl	x0, x0, #1
  41cdec:	add	x0, x0, x1
  41cdf0:	lsl	x0, x0, #3
  41cdf4:	add	x0, x2, x0
  41cdf8:	str	x0, [sp, #40]
  41cdfc:	ldr	x0, [sp, #40]
  41ce00:	bl	41b54c <ferror@plt+0x18bdc>
  41ce04:	and	w0, w0, #0xff
  41ce08:	cmp	w0, #0x0
  41ce0c:	b.eq	41ce18 <ferror@plt+0x1a4a8>  // b.none
  41ce10:	ldr	x0, [sp, #40]
  41ce14:	b	41cea0 <ferror@plt+0x1a530>
  41ce18:	ldr	x0, [sp, #24]
  41ce1c:	ldr	w0, [x0, #40]
  41ce20:	mov	w1, w0
  41ce24:	ldr	w0, [sp, #20]
  41ce28:	bl	4194e8 <ferror@plt+0x16b78>
  41ce2c:	str	w0, [sp, #36]
  41ce30:	ldr	w1, [sp, #60]
  41ce34:	ldr	w0, [sp, #36]
  41ce38:	add	w0, w1, w0
  41ce3c:	str	w0, [sp, #60]
  41ce40:	ldr	w0, [sp, #60]
  41ce44:	ldr	x1, [sp, #48]
  41ce48:	cmp	x1, x0
  41ce4c:	b.hi	41ce64 <ferror@plt+0x1a4f4>  // b.pmore
  41ce50:	ldr	x0, [sp, #48]
  41ce54:	mov	w1, w0
  41ce58:	ldr	w0, [sp, #60]
  41ce5c:	sub	w0, w0, w1
  41ce60:	str	w0, [sp, #60]
  41ce64:	ldr	x0, [sp, #24]
  41ce68:	ldr	x2, [x0]
  41ce6c:	ldr	w1, [sp, #60]
  41ce70:	mov	x0, x1
  41ce74:	lsl	x0, x0, #1
  41ce78:	add	x0, x0, x1
  41ce7c:	lsl	x0, x0, #3
  41ce80:	add	x0, x2, x0
  41ce84:	str	x0, [sp, #40]
  41ce88:	ldr	x0, [sp, #40]
  41ce8c:	bl	41b54c <ferror@plt+0x18bdc>
  41ce90:	and	w0, w0, #0xff
  41ce94:	cmp	w0, #0x0
  41ce98:	b.eq	41ce30 <ferror@plt+0x1a4c0>  // b.none
  41ce9c:	ldr	x0, [sp, #40]
  41cea0:	ldp	x29, x30, [sp], #64
  41cea4:	ret
  41cea8:	stp	x29, x30, [sp, #-32]!
  41ceac:	mov	x29, sp
  41ceb0:	str	x0, [sp, #24]
  41ceb4:	ldr	x0, [sp, #24]
  41ceb8:	bl	41af84 <ferror@plt+0x18614>
  41cebc:	ldp	x29, x30, [sp], #32
  41cec0:	ret
  41cec4:	sub	sp, sp, #0x10
  41cec8:	str	x0, [sp, #8]
  41cecc:	str	x1, [sp]
  41ced0:	ldr	x0, [sp, #8]
  41ced4:	ldr	x1, [x0]
  41ced8:	ldr	x0, [sp]
  41cedc:	ldr	x0, [x0]
  41cee0:	cmp	x1, x0
  41cee4:	cset	w0, eq  // eq = none
  41cee8:	and	w0, w0, #0xff
  41ceec:	add	sp, sp, #0x10
  41cef0:	ret
  41cef4:	stp	x29, x30, [sp, #-32]!
  41cef8:	mov	x29, sp
  41cefc:	str	x0, [sp, #24]
  41cf00:	ldr	x0, [sp, #24]
  41cf04:	bl	41cfdc <ferror@plt+0x1a66c>
  41cf08:	nop
  41cf0c:	ldp	x29, x30, [sp], #32
  41cf10:	ret
  41cf14:	stp	x29, x30, [sp, #-32]!
  41cf18:	mov	x29, sp
  41cf1c:	str	x0, [sp, #24]
  41cf20:	ldr	x0, [sp, #24]
  41cf24:	bl	405b08 <ferror@plt+0x3198>
  41cf28:	nop
  41cf2c:	ldp	x29, x30, [sp], #32
  41cf30:	ret
  41cf34:	stp	x29, x30, [sp, #-32]!
  41cf38:	mov	x29, sp
  41cf3c:	str	x0, [sp, #24]
  41cf40:	ldr	x0, [sp, #24]
  41cf44:	bl	405b24 <ferror@plt+0x31b4>
  41cf48:	nop
  41cf4c:	ldp	x29, x30, [sp], #32
  41cf50:	ret
  41cf54:	stp	x29, x30, [sp, #-32]!
  41cf58:	mov	x29, sp
  41cf5c:	str	x0, [sp, #24]
  41cf60:	ldr	x0, [sp, #24]
  41cf64:	bl	405b24 <ferror@plt+0x31b4>
  41cf68:	nop
  41cf6c:	ldp	x29, x30, [sp], #32
  41cf70:	ret
  41cf74:	sub	sp, sp, #0x10
  41cf78:	str	x0, [sp, #8]
  41cf7c:	str	x1, [sp]
  41cf80:	ldr	x0, [sp, #8]
  41cf84:	ldr	x1, [x0]
  41cf88:	ldr	x0, [sp]
  41cf8c:	ldr	x0, [x0]
  41cf90:	cmp	x1, x0
  41cf94:	b.ne	41cfd0 <ferror@plt+0x1a660>  // b.any
  41cf98:	ldr	x0, [sp, #8]
  41cf9c:	ldr	x1, [x0, #8]
  41cfa0:	ldr	x0, [sp]
  41cfa4:	ldr	x0, [x0, #8]
  41cfa8:	cmp	x1, x0
  41cfac:	b.ne	41cfd0 <ferror@plt+0x1a660>  // b.any
  41cfb0:	ldr	x0, [sp, #8]
  41cfb4:	ldr	w1, [x0, #16]
  41cfb8:	ldr	x0, [sp]
  41cfbc:	ldr	w0, [x0, #16]
  41cfc0:	cmp	w1, w0
  41cfc4:	b.ne	41cfd0 <ferror@plt+0x1a660>  // b.any
  41cfc8:	mov	w0, #0x1                   	// #1
  41cfcc:	b	41cfd4 <ferror@plt+0x1a664>
  41cfd0:	mov	w0, #0x0                   	// #0
  41cfd4:	add	sp, sp, #0x10
  41cfd8:	ret
  41cfdc:	sub	sp, sp, #0x10
  41cfe0:	str	x0, [sp, #8]
  41cfe4:	ldr	x0, [sp, #8]
  41cfe8:	mov	x1, #0x1                   	// #1
  41cfec:	str	x1, [x0]
  41cff0:	nop
  41cff4:	add	sp, sp, #0x10
  41cff8:	ret
  41cffc:	stp	x29, x30, [sp, #-32]!
  41d000:	mov	x29, sp
  41d004:	str	x0, [sp, #24]
  41d008:	ldr	x0, [sp, #24]
  41d00c:	bl	41a910 <ferror@plt+0x17fa0>
  41d010:	nop
  41d014:	ldp	x29, x30, [sp], #32
  41d018:	ret
  41d01c:	stp	x29, x30, [sp, #-32]!
  41d020:	mov	x29, sp
  41d024:	str	x0, [sp, #24]
  41d028:	ldr	x0, [sp, #24]
  41d02c:	bl	41aac4 <ferror@plt+0x18154>
  41d030:	nop
  41d034:	ldp	x29, x30, [sp], #32
  41d038:	ret
  41d03c:	stp	x29, x30, [sp, #-32]!
  41d040:	mov	x29, sp
  41d044:	str	x0, [sp, #24]
  41d048:	ldr	x0, [sp, #24]
  41d04c:	bl	41ac9c <ferror@plt+0x1832c>
  41d050:	nop
  41d054:	ldp	x29, x30, [sp], #32
  41d058:	ret
  41d05c:	stp	x29, x30, [sp, #-80]!
  41d060:	mov	x29, sp
  41d064:	str	x19, [sp, #16]
  41d068:	str	x0, [sp, #40]
  41d06c:	ldr	x0, [sp, #40]
  41d070:	ldr	x0, [x0, #40]
  41d074:	bl	41b20c <ferror@plt+0x1889c>
  41d078:	stp	x0, x1, [sp, #48]
  41d07c:	ldr	x0, [sp, #40]
  41d080:	ldr	x0, [x0, #40]
  41d084:	bl	41b23c <ferror@plt+0x188cc>
  41d088:	stp	x0, x1, [sp, #64]
  41d08c:	add	x1, sp, #0x40
  41d090:	add	x0, sp, #0x30
  41d094:	bl	41b26c <ferror@plt+0x188fc>
  41d098:	and	w0, w0, #0xff
  41d09c:	cmp	w0, #0x0
  41d0a0:	b.eq	41d0ec <ferror@plt+0x1a77c>  // b.none
  41d0a4:	add	x0, sp, #0x30
  41d0a8:	bl	41b2b4 <ferror@plt+0x18944>
  41d0ac:	ldr	x0, [x0]
  41d0b0:	cmp	x0, #0x0
  41d0b4:	b.eq	41d0c0 <ferror@plt+0x1a750>  // b.none
  41d0b8:	mov	x1, #0x20                  	// #32
  41d0bc:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  41d0c0:	add	x0, sp, #0x30
  41d0c4:	bl	41b2b4 <ferror@plt+0x18944>
  41d0c8:	mov	x0, x1
  41d0cc:	ldr	x0, [x0]
  41d0d0:	cmp	x0, #0x0
  41d0d4:	b.eq	41d0e0 <ferror@plt+0x1a770>  // b.none
  41d0d8:	mov	x1, #0x38                  	// #56
  41d0dc:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  41d0e0:	add	x0, sp, #0x30
  41d0e4:	bl	41b294 <ferror@plt+0x18924>
  41d0e8:	b	41d07c <ferror@plt+0x1a70c>
  41d0ec:	ldr	x0, [sp, #40]
  41d0f0:	ldr	x19, [x0, #40]
  41d0f4:	cmp	x19, #0x0
  41d0f8:	b.eq	41d110 <ferror@plt+0x1a7a0>  // b.none
  41d0fc:	mov	x0, x19
  41d100:	bl	41cffc <ferror@plt+0x1a68c>
  41d104:	mov	x1, #0x30                  	// #48
  41d108:	mov	x0, x19
  41d10c:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  41d110:	ldr	x0, [sp, #40]
  41d114:	ldr	x19, [x0, #48]
  41d118:	cmp	x19, #0x0
  41d11c:	b.eq	41d134 <ferror@plt+0x1a7c4>  // b.none
  41d120:	mov	x0, x19
  41d124:	bl	41d01c <ferror@plt+0x1a6ac>
  41d128:	mov	x1, #0x30                  	// #48
  41d12c:	mov	x0, x19
  41d130:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  41d134:	ldr	x0, [sp, #40]
  41d138:	ldr	x19, [x0]
  41d13c:	cmp	x19, #0x0
  41d140:	b.eq	41d158 <ferror@plt+0x1a7e8>  // b.none
  41d144:	mov	x0, x19
  41d148:	bl	41d03c <ferror@plt+0x1a6cc>
  41d14c:	mov	x1, #0x30                  	// #48
  41d150:	mov	x0, x19
  41d154:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  41d158:	nop
  41d15c:	ldr	x19, [sp, #16]
  41d160:	ldp	x29, x30, [sp], #80
  41d164:	ret
  41d168:	stp	x29, x30, [sp, #-32]!
  41d16c:	mov	x29, sp
  41d170:	str	w0, [sp, #28]
  41d174:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d178:	add	x0, x0, #0x9e8
  41d17c:	ldr	x0, [x0]
  41d180:	ldr	w1, [sp, #28]
  41d184:	bl	445154 <ferror@plt+0x427e4>
  41d188:	ldp	x29, x30, [sp], #32
  41d18c:	ret
  41d190:	stp	x29, x30, [sp, #-32]!
  41d194:	mov	x29, sp
  41d198:	str	w0, [sp, #28]
  41d19c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d1a0:	add	x0, x0, #0x9e8
  41d1a4:	ldr	x0, [x0]
  41d1a8:	ldr	w1, [sp, #28]
  41d1ac:	bl	44392c <ferror@plt+0x40fbc>
  41d1b0:	ldp	x29, x30, [sp], #32
  41d1b4:	ret
  41d1b8:	stp	x29, x30, [sp, #-32]!
  41d1bc:	mov	x29, sp
  41d1c0:	str	w0, [sp, #28]
  41d1c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d1c8:	add	x0, x0, #0x9e8
  41d1cc:	ldr	x0, [x0]
  41d1d0:	ldr	w1, [sp, #28]
  41d1d4:	bl	44378c <ferror@plt+0x40e1c>
  41d1d8:	ldp	x29, x30, [sp], #32
  41d1dc:	ret
  41d1e0:	stp	x29, x30, [sp, #-32]!
  41d1e4:	mov	x29, sp
  41d1e8:	str	w0, [sp, #28]
  41d1ec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d1f0:	add	x0, x0, #0x9e8
  41d1f4:	ldr	x0, [x0]
  41d1f8:	ldr	w1, [sp, #28]
  41d1fc:	bl	44378c <ferror@plt+0x40e1c>
  41d200:	lsr	x0, x0, #32
  41d204:	ldp	x29, x30, [sp], #32
  41d208:	ret
  41d20c:	stp	x29, x30, [sp, #-144]!
  41d210:	mov	x29, sp
  41d214:	str	x19, [sp, #16]
  41d218:	mov	x19, x8
  41d21c:	str	w0, [sp, #76]
  41d220:	strb	w1, [sp, #75]
  41d224:	str	w2, [sp, #68]
  41d228:	str	wzr, [sp, #140]
  41d22c:	str	xzr, [sp, #128]
  41d230:	ldr	w0, [sp, #76]
  41d234:	bl	410168 <ferror@plt+0xd7f8>
  41d238:	and	w0, w0, #0xff
  41d23c:	cmp	w0, #0x0
  41d240:	b.eq	41d2ac <ferror@plt+0x1a93c>  // b.none
  41d244:	ldr	w0, [sp, #76]
  41d248:	bl	410168 <ferror@plt+0xd7f8>
  41d24c:	and	w0, w0, #0xff
  41d250:	cmp	w0, #0x0
  41d254:	b.eq	41d270 <ferror@plt+0x1a900>  // b.none
  41d258:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d25c:	add	x0, x0, #0x9e8
  41d260:	ldr	x0, [x0]
  41d264:	ldr	w1, [sp, #76]
  41d268:	bl	4436d8 <ferror@plt+0x40d68>
  41d26c:	b	41d274 <ferror@plt+0x1a904>
  41d270:	mov	x0, #0x0                   	// #0
  41d274:	str	x0, [sp, #128]
  41d278:	ldr	w0, [sp, #76]
  41d27c:	bl	410168 <ferror@plt+0xd7f8>
  41d280:	and	w0, w0, #0xff
  41d284:	cmp	w0, #0x0
  41d288:	b.eq	41d2a4 <ferror@plt+0x1a934>  // b.none
  41d28c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d290:	add	x0, x0, #0x9e8
  41d294:	ldr	x0, [x0]
  41d298:	ldr	w1, [sp, #76]
  41d29c:	bl	443714 <ferror@plt+0x40da4>
  41d2a0:	b	41d2a8 <ferror@plt+0x1a938>
  41d2a4:	ldr	w0, [sp, #76]
  41d2a8:	str	w0, [sp, #76]
  41d2ac:	add	x0, sp, #0x58
  41d2b0:	mov	x2, #0x20                  	// #32
  41d2b4:	mov	w1, #0x0                   	// #0
  41d2b8:	bl	402530 <memset@plt>
  41d2bc:	ldr	w0, [sp, #76]
  41d2c0:	cmp	w0, #0x1
  41d2c4:	b.ls	41d414 <ferror@plt+0x1aaa4>  // b.plast
  41d2c8:	ldrb	w0, [sp, #75]
  41d2cc:	eor	w0, w0, #0x1
  41d2d0:	and	w0, w0, #0xff
  41d2d4:	cmp	w0, #0x0
  41d2d8:	b.eq	41d300 <ferror@plt+0x1a990>  // b.none
  41d2dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d2e0:	add	x0, x0, #0x9e8
  41d2e4:	ldr	x0, [x0]
  41d2e8:	mov	x2, #0x0                   	// #0
  41d2ec:	ldr	w1, [sp, #76]
  41d2f0:	bl	445c18 <ferror@plt+0x432a8>
  41d2f4:	str	w0, [sp, #76]
  41d2f8:	mov	w0, #0x1                   	// #1
  41d2fc:	str	w0, [sp, #140]
  41d300:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d304:	add	x0, x0, #0x9e8
  41d308:	ldr	x0, [x0]
  41d30c:	add	x1, sp, #0x50
  41d310:	mov	x3, x1
  41d314:	ldr	w2, [sp, #140]
  41d318:	ldr	w1, [sp, #76]
  41d31c:	bl	44594c <ferror@plt+0x42fdc>
  41d320:	str	w0, [sp, #76]
  41d324:	ldr	w0, [sp, #68]
  41d328:	cmp	w0, #0x2
  41d32c:	b.eq	41d394 <ferror@plt+0x1aa24>  // b.none
  41d330:	cmp	w0, #0x2
  41d334:	b.gt	41d348 <ferror@plt+0x1a9d8>
  41d338:	cmp	w0, #0x0
  41d33c:	b.eq	41d3c8 <ferror@plt+0x1aa58>  // b.none
  41d340:	cmp	w0, #0x1
  41d344:	b.eq	41d360 <ferror@plt+0x1a9f0>  // b.none
  41d348:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d34c:	add	x2, x0, #0x2e0
  41d350:	mov	w1, #0xc7                  	// #199
  41d354:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d358:	add	x0, x0, #0x2f8
  41d35c:	bl	4099a4 <ferror@plt+0x7034>
  41d360:	ldr	w0, [sp, #76]
  41d364:	bl	41d1b8 <ferror@plt+0x1a848>
  41d368:	str	w0, [sp, #120]
  41d36c:	ldr	w1, [sp, #120]
  41d370:	ldr	w0, [sp, #76]
  41d374:	cmp	w1, w0
  41d378:	b.eq	41d3d0 <ferror@plt+0x1aa60>  // b.none
  41d37c:	mov	x8, x19
  41d380:	ldr	w2, [sp, #68]
  41d384:	ldrb	w1, [sp, #75]
  41d388:	ldr	w0, [sp, #120]
  41d38c:	bl	41d20c <ferror@plt+0x1a89c>
  41d390:	b	41d464 <ferror@plt+0x1aaf4>
  41d394:	ldr	w0, [sp, #76]
  41d398:	bl	41d1e0 <ferror@plt+0x1a870>
  41d39c:	str	w0, [sp, #124]
  41d3a0:	ldr	w1, [sp, #124]
  41d3a4:	ldr	w0, [sp, #76]
  41d3a8:	cmp	w1, w0
  41d3ac:	b.eq	41d3d8 <ferror@plt+0x1aa68>  // b.none
  41d3b0:	mov	x8, x19
  41d3b4:	ldr	w2, [sp, #68]
  41d3b8:	ldrb	w1, [sp, #75]
  41d3bc:	ldr	w0, [sp, #124]
  41d3c0:	bl	41d20c <ferror@plt+0x1a89c>
  41d3c4:	b	41d464 <ferror@plt+0x1aaf4>
  41d3c8:	nop
  41d3cc:	b	41d3dc <ferror@plt+0x1aa6c>
  41d3d0:	nop
  41d3d4:	b	41d3dc <ferror@plt+0x1aa6c>
  41d3d8:	nop
  41d3dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d3e0:	add	x0, x0, #0x9e8
  41d3e4:	ldr	x0, [x0]
  41d3e8:	ldr	x1, [sp, #80]
  41d3ec:	add	x2, sp, #0x20
  41d3f0:	mov	x8, x2
  41d3f4:	ldr	w2, [sp, #76]
  41d3f8:	bl	445da4 <ferror@plt+0x43434>
  41d3fc:	add	x2, sp, #0x58
  41d400:	add	x3, sp, #0x20
  41d404:	ldp	x0, x1, [x3]
  41d408:	stp	x0, x1, [x2]
  41d40c:	ldp	x0, x1, [x3, #16]
  41d410:	stp	x0, x1, [x2, #16]
  41d414:	ldr	x0, [sp, #128]
  41d418:	str	x0, [sp, #104]
  41d41c:	ldr	w0, [sp, #76]
  41d420:	cmp	w0, #0x1
  41d424:	b.hi	41d44c <ferror@plt+0x1aadc>  // b.pmore
  41d428:	ldr	w0, [sp, #76]
  41d42c:	cmp	w0, #0x0
  41d430:	b.eq	41d444 <ferror@plt+0x1aad4>  // b.none
  41d434:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d438:	add	x0, x0, #0x310
  41d43c:	bl	402930 <gettext@plt>
  41d440:	b	41d448 <ferror@plt+0x1aad8>
  41d444:	mov	x0, #0x0                   	// #0
  41d448:	str	x0, [sp, #88]
  41d44c:	mov	x3, x19
  41d450:	add	x2, sp, #0x58
  41d454:	ldp	x0, x1, [x2]
  41d458:	stp	x0, x1, [x3]
  41d45c:	ldp	x0, x1, [x2, #16]
  41d460:	stp	x0, x1, [x3, #16]
  41d464:	ldr	x19, [sp, #16]
  41d468:	ldp	x29, x30, [sp], #144
  41d46c:	ret
  41d470:	stp	x29, x30, [sp, #-48]!
  41d474:	mov	x29, sp
  41d478:	stp	x19, x20, [sp, #16]
  41d47c:	str	x21, [sp, #32]
  41d480:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d484:	add	x0, x0, #0x9f8
  41d488:	ldr	x0, [x0]
  41d48c:	cmp	x0, #0x0
  41d490:	b.ne	41d4e0 <ferror@plt+0x1ab70>  // b.any
  41d494:	mov	x0, #0x588                 	// #1416
  41d498:	bl	4701c0 <_obstack_memory_used@@Base+0xc5c>
  41d49c:	mov	x20, x0
  41d4a0:	mov	x0, #0x10                  	// #16
  41d4a4:	str	x0, [x20]
  41d4a8:	add	x0, x20, #0x8
  41d4ac:	mov	x19, #0xf                   	// #15
  41d4b0:	mov	x21, x0
  41d4b4:	cmp	x19, #0x0
  41d4b8:	b.lt	41d4d0 <ferror@plt+0x1ab60>  // b.tstop
  41d4bc:	mov	x0, x21
  41d4c0:	bl	41da6c <ferror@plt+0x1b0fc>
  41d4c4:	add	x21, x21, #0x58
  41d4c8:	sub	x19, x19, #0x1
  41d4cc:	b	41d4b4 <ferror@plt+0x1ab44>
  41d4d0:	add	x1, x20, #0x8
  41d4d4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d4d8:	add	x0, x0, #0x9f8
  41d4dc:	str	x1, [x0]
  41d4e0:	nop
  41d4e4:	ldp	x19, x20, [sp, #16]
  41d4e8:	ldr	x21, [sp, #32]
  41d4ec:	ldp	x29, x30, [sp], #48
  41d4f0:	ret
  41d4f4:	stp	x29, x30, [sp, #-32]!
  41d4f8:	mov	x29, sp
  41d4fc:	str	x19, [sp, #16]
  41d500:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d504:	add	x0, x0, #0x9f8
  41d508:	ldr	x0, [x0]
  41d50c:	cmp	x0, #0x0
  41d510:	b.eq	41d5e0 <ferror@plt+0x1ac70>  // b.none
  41d514:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d518:	add	x0, x0, #0x9f8
  41d51c:	ldr	x0, [x0]
  41d520:	cmp	x0, #0x0
  41d524:	b.eq	41d5d4 <ferror@plt+0x1ac64>  // b.none
  41d528:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d52c:	add	x0, x0, #0x9f8
  41d530:	ldr	x2, [x0]
  41d534:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d538:	add	x0, x0, #0x9f8
  41d53c:	ldr	x0, [x0]
  41d540:	sub	x0, x0, #0x8
  41d544:	ldr	x1, [x0]
  41d548:	mov	x0, x1
  41d54c:	lsl	x0, x0, #1
  41d550:	add	x0, x0, x1
  41d554:	lsl	x0, x0, #2
  41d558:	sub	x0, x0, x1
  41d55c:	lsl	x0, x0, #3
  41d560:	add	x19, x2, x0
  41d564:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d568:	add	x0, x0, #0x9f8
  41d56c:	ldr	x0, [x0]
  41d570:	cmp	x19, x0
  41d574:	b.eq	41d588 <ferror@plt+0x1ac18>  // b.none
  41d578:	sub	x19, x19, #0x58
  41d57c:	mov	x0, x19
  41d580:	bl	41dae8 <ferror@plt+0x1b178>
  41d584:	b	41d564 <ferror@plt+0x1abf4>
  41d588:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d58c:	add	x0, x0, #0x9f8
  41d590:	ldr	x0, [x0]
  41d594:	sub	x2, x0, #0x8
  41d598:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d59c:	add	x0, x0, #0x9f8
  41d5a0:	ldr	x0, [x0]
  41d5a4:	sub	x0, x0, #0x8
  41d5a8:	ldr	x1, [x0]
  41d5ac:	mov	x0, x1
  41d5b0:	lsl	x0, x0, #1
  41d5b4:	add	x0, x0, x1
  41d5b8:	lsl	x0, x0, #2
  41d5bc:	sub	x0, x0, x1
  41d5c0:	lsl	x0, x0, #3
  41d5c4:	add	x0, x0, #0x8
  41d5c8:	mov	x1, x0
  41d5cc:	mov	x0, x2
  41d5d0:	bl	46ff20 <_obstack_memory_used@@Base+0x9bc>
  41d5d4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d5d8:	add	x0, x0, #0x9f8
  41d5dc:	str	xzr, [x0]
  41d5e0:	nop
  41d5e4:	ldr	x19, [sp, #16]
  41d5e8:	ldp	x29, x30, [sp], #32
  41d5ec:	ret
  41d5f0:	stp	x29, x30, [sp, #-80]!
  41d5f4:	mov	x29, sp
  41d5f8:	str	x0, [sp, #24]
  41d5fc:	str	xzr, [sp, #72]
  41d600:	str	wzr, [sp, #68]
  41d604:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d608:	add	x0, x0, #0x9e8
  41d60c:	ldr	x0, [x0]
  41d610:	add	x1, sp, #0x44
  41d614:	mov	x2, x1
  41d618:	ldr	x1, [sp, #24]
  41d61c:	bl	44633c <ferror@plt+0x439cc>
  41d620:	and	w0, w0, #0xff
  41d624:	cmp	w0, #0x0
  41d628:	b.eq	41d66c <ferror@plt+0x1acfc>  // b.none
  41d62c:	ldr	w0, [sp, #68]
  41d630:	cmp	w0, #0x1
  41d634:	b.hi	41d650 <ferror@plt+0x1ace0>  // b.pmore
  41d638:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d63c:	add	x2, x0, #0x320
  41d640:	mov	w1, #0x107                 	// #263
  41d644:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d648:	add	x0, x0, #0x2f8
  41d64c:	bl	4099a4 <ferror@plt+0x7034>
  41d650:	ldr	w0, [sp, #68]
  41d654:	add	x1, sp, #0x20
  41d658:	mov	x8, x1
  41d65c:	bl	41e610 <ferror@plt+0x1bca0>
  41d660:	ldr	w0, [sp, #40]
  41d664:	sxtw	x0, w0
  41d668:	str	x0, [sp, #72]
  41d66c:	ldr	x0, [sp, #72]
  41d670:	ldp	x29, x30, [sp], #80
  41d674:	ret
  41d678:	stp	x29, x30, [sp, #-64]!
  41d67c:	mov	x29, sp
  41d680:	str	x0, [sp, #24]
  41d684:	ldr	x0, [sp, #24]
  41d688:	cmp	x0, #0x0
  41d68c:	b.ne	41d698 <ferror@plt+0x1ad28>  // b.any
  41d690:	mov	x0, #0x0                   	// #0
  41d694:	b	41d758 <ferror@plt+0x1ade8>
  41d698:	bl	41d470 <ferror@plt+0x1ab00>
  41d69c:	str	xzr, [sp, #56]
  41d6a0:	str	wzr, [sp, #52]
  41d6a4:	ldr	w0, [sp, #52]
  41d6a8:	cmp	w0, #0xf
  41d6ac:	b.hi	41d734 <ferror@plt+0x1adc4>  // b.pmore
  41d6b0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d6b4:	add	x0, x0, #0x9f8
  41d6b8:	ldr	x2, [x0]
  41d6bc:	ldr	w1, [sp, #52]
  41d6c0:	mov	x0, x1
  41d6c4:	lsl	x0, x0, #1
  41d6c8:	add	x0, x0, x1
  41d6cc:	lsl	x0, x0, #2
  41d6d0:	sub	x0, x0, x1
  41d6d4:	lsl	x0, x0, #3
  41d6d8:	add	x0, x2, x0
  41d6dc:	str	x0, [sp, #40]
  41d6e0:	ldr	x0, [sp, #40]
  41d6e4:	ldr	x0, [x0, #8]
  41d6e8:	cmp	x0, #0x0
  41d6ec:	b.eq	41d724 <ferror@plt+0x1adb4>  // b.none
  41d6f0:	ldr	x0, [sp, #40]
  41d6f4:	ldr	x0, [x0, #8]
  41d6f8:	ldr	x1, [sp, #24]
  41d6fc:	bl	4026d0 <strcmp@plt>
  41d700:	cmp	w0, #0x0
  41d704:	b.ne	41d724 <ferror@plt+0x1adb4>  // b.any
  41d708:	ldr	x0, [sp, #40]
  41d70c:	ldr	w0, [x0]
  41d710:	add	w1, w0, #0x1
  41d714:	ldr	x0, [sp, #40]
  41d718:	str	w1, [x0]
  41d71c:	ldr	x0, [sp, #40]
  41d720:	str	x0, [sp, #56]
  41d724:	ldr	w0, [sp, #52]
  41d728:	add	w0, w0, #0x1
  41d72c:	str	w0, [sp, #52]
  41d730:	b	41d6a4 <ferror@plt+0x1ad34>
  41d734:	ldr	x0, [sp, #56]
  41d738:	cmp	x0, #0x0
  41d73c:	b.eq	41d754 <ferror@plt+0x1ade4>  // b.none
  41d740:	ldr	x0, [sp, #56]
  41d744:	ldr	w0, [x0]
  41d748:	add	w1, w0, #0x1
  41d74c:	ldr	x0, [sp, #56]
  41d750:	str	w1, [x0]
  41d754:	ldr	x0, [sp, #56]
  41d758:	ldp	x29, x30, [sp], #64
  41d75c:	ret
  41d760:	stp	x29, x30, [sp, #-48]!
  41d764:	mov	x29, sp
  41d768:	str	x0, [sp, #24]
  41d76c:	ldr	x0, [sp, #24]
  41d770:	cmp	x0, #0x0
  41d774:	b.ne	41d790 <ferror@plt+0x1ae20>  // b.any
  41d778:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d77c:	add	x2, x0, #0x330
  41d780:	mov	w1, #0x133                 	// #307
  41d784:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d788:	add	x0, x0, #0x2f8
  41d78c:	bl	4099a4 <ferror@plt+0x7034>
  41d790:	ldr	x0, [sp, #24]
  41d794:	bl	41d678 <ferror@plt+0x1ad08>
  41d798:	str	x0, [sp, #40]
  41d79c:	ldr	x0, [sp, #40]
  41d7a0:	cmp	x0, #0x0
  41d7a4:	b.eq	41d81c <ferror@plt+0x1aeac>  // b.none
  41d7a8:	ldr	x0, [sp, #40]
  41d7ac:	str	xzr, [x0, #8]
  41d7b0:	ldr	x0, [sp, #40]
  41d7b4:	ldr	x0, [x0, #16]
  41d7b8:	cmp	x0, #0x0
  41d7bc:	b.eq	41d7cc <ferror@plt+0x1ae5c>  // b.none
  41d7c0:	ldr	x0, [sp, #40]
  41d7c4:	ldr	x0, [x0, #16]
  41d7c8:	bl	402450 <fclose@plt>
  41d7cc:	ldr	x0, [sp, #40]
  41d7d0:	str	xzr, [x0, #16]
  41d7d4:	ldr	x0, [sp, #40]
  41d7d8:	str	xzr, [x0, #40]
  41d7dc:	ldr	x0, [sp, #40]
  41d7e0:	str	xzr, [x0, #48]
  41d7e4:	ldr	x0, [sp, #40]
  41d7e8:	str	xzr, [x0, #56]
  41d7ec:	ldr	x0, [sp, #40]
  41d7f0:	add	x0, x0, #0x50
  41d7f4:	mov	w1, #0x0                   	// #0
  41d7f8:	bl	420b0c <ferror@plt+0x1e19c>
  41d7fc:	ldr	x0, [sp, #40]
  41d800:	str	wzr, [x0]
  41d804:	ldr	x0, [sp, #40]
  41d808:	str	xzr, [x0, #64]
  41d80c:	ldr	x0, [sp, #40]
  41d810:	mov	w1, #0x1                   	// #1
  41d814:	strb	w1, [x0, #72]
  41d818:	b	41d820 <ferror@plt+0x1aeb0>
  41d81c:	nop
  41d820:	ldp	x29, x30, [sp], #48
  41d824:	ret
  41d828:	stp	x29, x30, [sp, #-64]!
  41d82c:	mov	x29, sp
  41d830:	str	x0, [sp, #24]
  41d834:	bl	41d470 <ferror@plt+0x1ab00>
  41d838:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d83c:	add	x0, x0, #0x9f8
  41d840:	ldr	x0, [x0]
  41d844:	str	x0, [sp, #56]
  41d848:	ldr	x0, [sp, #56]
  41d84c:	ldr	w0, [x0]
  41d850:	str	w0, [sp, #52]
  41d854:	mov	w0, #0x1                   	// #1
  41d858:	str	w0, [sp, #48]
  41d85c:	ldr	w0, [sp, #48]
  41d860:	cmp	w0, #0xf
  41d864:	b.hi	41d928 <ferror@plt+0x1afb8>  // b.pmore
  41d868:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41d86c:	add	x0, x0, #0x9f8
  41d870:	ldr	x2, [x0]
  41d874:	ldr	w1, [sp, #48]
  41d878:	mov	x0, x1
  41d87c:	lsl	x0, x0, #1
  41d880:	add	x0, x0, x1
  41d884:	lsl	x0, x0, #2
  41d888:	sub	x0, x0, x1
  41d88c:	lsl	x0, x0, #3
  41d890:	add	x0, x2, x0
  41d894:	str	x0, [sp, #40]
  41d898:	ldr	x0, [sp, #40]
  41d89c:	ldr	x0, [x0, #8]
  41d8a0:	cmp	x0, #0x0
  41d8a4:	cset	w0, eq  // eq = none
  41d8a8:	strb	w0, [sp, #39]
  41d8ac:	ldr	x0, [sp, #40]
  41d8b0:	ldr	w1, [x0]
  41d8b4:	ldr	x0, [sp, #56]
  41d8b8:	ldr	w0, [x0]
  41d8bc:	cmp	w1, w0
  41d8c0:	b.cc	41d8e0 <ferror@plt+0x1af70>  // b.lo, b.ul, b.last
  41d8c4:	ldr	x0, [sp, #56]
  41d8c8:	ldr	x0, [x0, #8]
  41d8cc:	cmp	x0, #0x0
  41d8d0:	b.eq	41d8e8 <ferror@plt+0x1af78>  // b.none
  41d8d4:	ldrb	w0, [sp, #39]
  41d8d8:	cmp	w0, #0x0
  41d8dc:	b.eq	41d8e8 <ferror@plt+0x1af78>  // b.none
  41d8e0:	ldr	x0, [sp, #40]
  41d8e4:	str	x0, [sp, #56]
  41d8e8:	ldr	x0, [sp, #40]
  41d8ec:	ldr	w0, [x0]
  41d8f0:	ldr	w1, [sp, #52]
  41d8f4:	cmp	w1, w0
  41d8f8:	b.cs	41d908 <ferror@plt+0x1af98>  // b.hs, b.nlast
  41d8fc:	ldr	x0, [sp, #40]
  41d900:	ldr	w0, [x0]
  41d904:	str	w0, [sp, #52]
  41d908:	ldrb	w0, [sp, #39]
  41d90c:	cmp	w0, #0x0
  41d910:	b.ne	41d924 <ferror@plt+0x1afb4>  // b.any
  41d914:	ldr	w0, [sp, #48]
  41d918:	add	w0, w0, #0x1
  41d91c:	str	w0, [sp, #48]
  41d920:	b	41d85c <ferror@plt+0x1aeec>
  41d924:	nop
  41d928:	ldr	x0, [sp, #24]
  41d92c:	cmp	x0, #0x0
  41d930:	b.eq	41d940 <ferror@plt+0x1afd0>  // b.none
  41d934:	ldr	x0, [sp, #24]
  41d938:	ldr	w1, [sp, #52]
  41d93c:	str	w1, [x0]
  41d940:	ldr	x0, [sp, #56]
  41d944:	ldp	x29, x30, [sp], #64
  41d948:	ret
  41d94c:	stp	x29, x30, [sp, #-64]!
  41d950:	mov	x29, sp
  41d954:	str	x0, [sp, #24]
  41d958:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41d95c:	add	x1, x0, #0x360
  41d960:	ldr	x0, [sp, #24]
  41d964:	bl	402490 <fopen@plt>
  41d968:	str	x0, [sp, #56]
  41d96c:	ldr	x0, [sp, #56]
  41d970:	cmp	x0, #0x0
  41d974:	b.ne	41d980 <ferror@plt+0x1b010>  // b.any
  41d978:	mov	x0, #0x0                   	// #0
  41d97c:	b	41da28 <ferror@plt+0x1b0b8>
  41d980:	str	wzr, [sp, #44]
  41d984:	add	x0, sp, #0x2c
  41d988:	bl	41d828 <ferror@plt+0x1aeb8>
  41d98c:	str	x0, [sp, #48]
  41d990:	ldr	x0, [sp, #48]
  41d994:	ldr	x1, [sp, #24]
  41d998:	str	x1, [x0, #8]
  41d99c:	ldr	x0, [sp, #48]
  41d9a0:	ldr	x0, [x0, #16]
  41d9a4:	cmp	x0, #0x0
  41d9a8:	b.eq	41d9b8 <ferror@plt+0x1b048>  // b.none
  41d9ac:	ldr	x0, [sp, #48]
  41d9b0:	ldr	x0, [x0, #16]
  41d9b4:	bl	402450 <fclose@plt>
  41d9b8:	ldr	x0, [sp, #48]
  41d9bc:	ldr	x1, [sp, #56]
  41d9c0:	str	x1, [x0, #16]
  41d9c4:	ldr	x0, [sp, #48]
  41d9c8:	str	xzr, [x0, #40]
  41d9cc:	ldr	x0, [sp, #48]
  41d9d0:	str	xzr, [x0, #48]
  41d9d4:	ldr	x0, [sp, #48]
  41d9d8:	str	xzr, [x0, #56]
  41d9dc:	ldr	x0, [sp, #48]
  41d9e0:	add	x0, x0, #0x50
  41d9e4:	mov	w1, #0x0                   	// #0
  41d9e8:	bl	420b0c <ferror@plt+0x1e19c>
  41d9ec:	ldr	w0, [sp, #44]
  41d9f0:	add	w0, w0, #0x1
  41d9f4:	str	w0, [sp, #44]
  41d9f8:	ldr	w1, [sp, #44]
  41d9fc:	ldr	x0, [sp, #48]
  41da00:	str	w1, [x0]
  41da04:	ldr	x0, [sp, #24]
  41da08:	bl	41d5f0 <ferror@plt+0x1ac80>
  41da0c:	mov	x1, x0
  41da10:	ldr	x0, [sp, #48]
  41da14:	str	x1, [x0, #64]
  41da18:	ldr	x0, [sp, #48]
  41da1c:	mov	w1, #0x1                   	// #1
  41da20:	strb	w1, [x0, #72]
  41da24:	ldr	x0, [sp, #48]
  41da28:	ldp	x29, x30, [sp], #64
  41da2c:	ret
  41da30:	stp	x29, x30, [sp, #-48]!
  41da34:	mov	x29, sp
  41da38:	str	x0, [sp, #24]
  41da3c:	ldr	x0, [sp, #24]
  41da40:	bl	41d678 <ferror@plt+0x1ad08>
  41da44:	str	x0, [sp, #40]
  41da48:	ldr	x0, [sp, #40]
  41da4c:	cmp	x0, #0x0
  41da50:	b.ne	41da60 <ferror@plt+0x1b0f0>  // b.any
  41da54:	ldr	x0, [sp, #24]
  41da58:	bl	41d94c <ferror@plt+0x1afdc>
  41da5c:	str	x0, [sp, #40]
  41da60:	ldr	x0, [sp, #40]
  41da64:	ldp	x29, x30, [sp], #48
  41da68:	ret
  41da6c:	stp	x29, x30, [sp, #-32]!
  41da70:	mov	x29, sp
  41da74:	str	x0, [sp, #24]
  41da78:	ldr	x0, [sp, #24]
  41da7c:	str	wzr, [x0]
  41da80:	ldr	x0, [sp, #24]
  41da84:	str	xzr, [x0, #8]
  41da88:	ldr	x0, [sp, #24]
  41da8c:	str	xzr, [x0, #16]
  41da90:	ldr	x0, [sp, #24]
  41da94:	str	xzr, [x0, #24]
  41da98:	ldr	x0, [sp, #24]
  41da9c:	str	xzr, [x0, #32]
  41daa0:	ldr	x0, [sp, #24]
  41daa4:	str	xzr, [x0, #40]
  41daa8:	ldr	x0, [sp, #24]
  41daac:	str	xzr, [x0, #48]
  41dab0:	ldr	x0, [sp, #24]
  41dab4:	str	xzr, [x0, #56]
  41dab8:	ldr	x0, [sp, #24]
  41dabc:	str	xzr, [x0, #64]
  41dac0:	ldr	x0, [sp, #24]
  41dac4:	mov	w1, #0x1                   	// #1
  41dac8:	strb	w1, [x0, #72]
  41dacc:	ldr	x0, [sp, #24]
  41dad0:	add	x0, x0, #0x50
  41dad4:	mov	w1, #0x0                   	// #0
  41dad8:	bl	420b48 <ferror@plt+0x1e1d8>
  41dadc:	nop
  41dae0:	ldp	x29, x30, [sp], #32
  41dae4:	ret
  41dae8:	stp	x29, x30, [sp, #-32]!
  41daec:	mov	x29, sp
  41daf0:	str	x0, [sp, #24]
  41daf4:	ldr	x0, [sp, #24]
  41daf8:	ldr	x0, [x0, #16]
  41dafc:	cmp	x0, #0x0
  41db00:	b.eq	41db18 <ferror@plt+0x1b1a8>  // b.none
  41db04:	ldr	x0, [sp, #24]
  41db08:	ldr	x0, [x0, #16]
  41db0c:	bl	402450 <fclose@plt>
  41db10:	ldr	x0, [sp, #24]
  41db14:	str	xzr, [x0, #16]
  41db18:	ldr	x0, [sp, #24]
  41db1c:	ldr	x0, [x0, #24]
  41db20:	cmp	x0, #0x0
  41db24:	b.eq	41db3c <ferror@plt+0x1b1cc>  // b.none
  41db28:	ldr	x0, [sp, #24]
  41db2c:	ldr	x0, [x0, #24]
  41db30:	bl	402730 <free@plt>
  41db34:	ldr	x0, [sp, #24]
  41db38:	str	xzr, [x0, #24]
  41db3c:	ldr	x0, [sp, #24]
  41db40:	add	x0, x0, #0x50
  41db44:	bl	420b84 <ferror@plt+0x1e214>
  41db48:	nop
  41db4c:	ldp	x29, x30, [sp], #32
  41db50:	ret
  41db54:	sub	sp, sp, #0x10
  41db58:	str	x0, [sp, #8]
  41db5c:	ldr	x0, [sp, #8]
  41db60:	ldr	x0, [x0, #40]
  41db64:	cmp	x0, #0x0
  41db68:	b.eq	41dba0 <ferror@plt+0x1b230>  // b.none
  41db6c:	ldr	x0, [sp, #8]
  41db70:	ldr	x1, [x0, #40]
  41db74:	ldr	x0, [sp, #8]
  41db78:	ldr	x0, [x0, #32]
  41db7c:	cmp	x1, x0
  41db80:	b.eq	41dba0 <ferror@plt+0x1b230>  // b.none
  41db84:	ldr	x0, [sp, #8]
  41db88:	ldr	x1, [x0, #48]
  41db8c:	ldr	x0, [sp, #8]
  41db90:	ldr	x0, [x0, #40]
  41db94:	sub	x0, x0, #0x1
  41db98:	cmp	x1, x0
  41db9c:	b.cc	41dba8 <ferror@plt+0x1b238>  // b.lo, b.ul, b.last
  41dba0:	mov	w0, #0x1                   	// #1
  41dba4:	b	41dbac <ferror@plt+0x1b23c>
  41dba8:	mov	w0, #0x0                   	// #0
  41dbac:	add	sp, sp, #0x10
  41dbb0:	ret
  41dbb4:	sub	sp, sp, #0x10
  41dbb8:	str	x0, [sp, #8]
  41dbbc:	ldr	x0, [sp, #8]
  41dbc0:	ldr	x1, [x0, #40]
  41dbc4:	ldr	x0, [sp, #8]
  41dbc8:	ldr	x0, [x0, #32]
  41dbcc:	cmp	x1, x0
  41dbd0:	cset	w0, eq  // eq = none
  41dbd4:	and	w0, w0, #0xff
  41dbd8:	add	sp, sp, #0x10
  41dbdc:	ret
  41dbe0:	stp	x29, x30, [sp, #-48]!
  41dbe4:	mov	x29, sp
  41dbe8:	str	x0, [sp, #24]
  41dbec:	ldr	x0, [sp, #24]
  41dbf0:	bl	41dbb4 <ferror@plt+0x1b244>
  41dbf4:	and	w0, w0, #0xff
  41dbf8:	eor	w0, w0, #0x1
  41dbfc:	and	w0, w0, #0xff
  41dc00:	cmp	w0, #0x0
  41dc04:	b.ne	41dc5c <ferror@plt+0x1b2ec>  // b.any
  41dc08:	ldr	x0, [sp, #24]
  41dc0c:	ldr	x0, [x0, #32]
  41dc10:	cmp	x0, #0x0
  41dc14:	b.eq	41dc28 <ferror@plt+0x1b2b8>  // b.none
  41dc18:	ldr	x0, [sp, #24]
  41dc1c:	ldr	x0, [x0, #32]
  41dc20:	lsl	x0, x0, #1
  41dc24:	b	41dc2c <ferror@plt+0x1b2bc>
  41dc28:	mov	x0, #0x1000                	// #4096
  41dc2c:	str	x0, [sp, #40]
  41dc30:	ldr	x0, [sp, #24]
  41dc34:	ldr	x0, [x0, #24]
  41dc38:	ldr	x1, [sp, #40]
  41dc3c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  41dc40:	mov	x1, x0
  41dc44:	ldr	x0, [sp, #24]
  41dc48:	str	x1, [x0, #24]
  41dc4c:	ldr	x0, [sp, #24]
  41dc50:	ldr	x1, [sp, #40]
  41dc54:	str	x1, [x0, #32]
  41dc58:	b	41dc60 <ferror@plt+0x1b2f0>
  41dc5c:	nop
  41dc60:	ldp	x29, x30, [sp], #48
  41dc64:	ret
  41dc68:	stp	x29, x30, [sp, #-64]!
  41dc6c:	mov	x29, sp
  41dc70:	str	x0, [sp, #24]
  41dc74:	ldr	x0, [sp, #24]
  41dc78:	ldr	x0, [x0, #16]
  41dc7c:	bl	402660 <feof@plt>
  41dc80:	cmp	w0, #0x0
  41dc84:	b.ne	41dc9c <ferror@plt+0x1b32c>  // b.any
  41dc88:	ldr	x0, [sp, #24]
  41dc8c:	ldr	x0, [x0, #16]
  41dc90:	bl	402970 <ferror@plt>
  41dc94:	cmp	w0, #0x0
  41dc98:	b.eq	41dca4 <ferror@plt+0x1b334>  // b.none
  41dc9c:	mov	w0, #0x1                   	// #1
  41dca0:	b	41dca8 <ferror@plt+0x1b338>
  41dca4:	mov	w0, #0x0                   	// #0
  41dca8:	cmp	w0, #0x0
  41dcac:	b.eq	41dcb8 <ferror@plt+0x1b348>  // b.none
  41dcb0:	mov	w0, #0x0                   	// #0
  41dcb4:	b	41dd60 <ferror@plt+0x1b3f0>
  41dcb8:	ldr	x0, [sp, #24]
  41dcbc:	bl	41dbe0 <ferror@plt+0x1b270>
  41dcc0:	ldr	x0, [sp, #24]
  41dcc4:	ldr	x1, [x0, #24]
  41dcc8:	ldr	x0, [sp, #24]
  41dccc:	ldr	x0, [x0, #40]
  41dcd0:	add	x0, x1, x0
  41dcd4:	str	x0, [sp, #56]
  41dcd8:	ldr	x0, [sp, #24]
  41dcdc:	ldr	x1, [x0, #32]
  41dce0:	ldr	x0, [sp, #24]
  41dce4:	ldr	x0, [x0, #40]
  41dce8:	sub	x0, x1, x0
  41dcec:	str	x0, [sp, #48]
  41dcf0:	ldr	x0, [sp, #24]
  41dcf4:	ldr	x0, [x0, #16]
  41dcf8:	mov	x3, x0
  41dcfc:	ldr	x2, [sp, #48]
  41dd00:	mov	x1, #0x1                   	// #1
  41dd04:	ldr	x0, [sp, #56]
  41dd08:	bl	402700 <fread@plt>
  41dd0c:	str	x0, [sp, #40]
  41dd10:	ldr	x0, [sp, #24]
  41dd14:	ldr	x0, [x0, #16]
  41dd18:	bl	402970 <ferror@plt>
  41dd1c:	cmp	w0, #0x0
  41dd20:	cset	w0, ne  // ne = any
  41dd24:	and	w0, w0, #0xff
  41dd28:	cmp	w0, #0x0
  41dd2c:	b.eq	41dd38 <ferror@plt+0x1b3c8>  // b.none
  41dd30:	mov	w0, #0x0                   	// #0
  41dd34:	b	41dd60 <ferror@plt+0x1b3f0>
  41dd38:	ldr	x0, [sp, #24]
  41dd3c:	ldr	x1, [x0, #40]
  41dd40:	ldr	x0, [sp, #40]
  41dd44:	add	x1, x1, x0
  41dd48:	ldr	x0, [sp, #24]
  41dd4c:	str	x1, [x0, #40]
  41dd50:	ldr	x0, [sp, #40]
  41dd54:	cmp	x0, #0x0
  41dd58:	cset	w0, ne  // ne = any
  41dd5c:	and	w0, w0, #0xff
  41dd60:	ldp	x29, x30, [sp], #64
  41dd64:	ret
  41dd68:	stp	x29, x30, [sp, #-32]!
  41dd6c:	mov	x29, sp
  41dd70:	str	x0, [sp, #24]
  41dd74:	ldr	x0, [sp, #24]
  41dd78:	bl	41db54 <ferror@plt+0x1b1e4>
  41dd7c:	and	w0, w0, #0xff
  41dd80:	eor	w0, w0, #0x1
  41dd84:	and	w0, w0, #0xff
  41dd88:	cmp	w0, #0x0
  41dd8c:	b.eq	41dd98 <ferror@plt+0x1b428>  // b.none
  41dd90:	mov	w0, #0x0                   	// #0
  41dd94:	b	41dda8 <ferror@plt+0x1b438>
  41dd98:	ldr	x0, [sp, #24]
  41dd9c:	bl	41dc68 <ferror@plt+0x1b2f8>
  41dda0:	and	w0, w0, #0xff
  41dda4:	nop
  41dda8:	ldp	x29, x30, [sp], #32
  41ddac:	ret
  41ddb0:	stp	x29, x30, [sp, #-176]!
  41ddb4:	mov	x29, sp
  41ddb8:	str	x19, [sp, #16]
  41ddbc:	str	x0, [sp, #56]
  41ddc0:	str	x1, [sp, #48]
  41ddc4:	str	x2, [sp, #40]
  41ddc8:	ldr	x0, [sp, #56]
  41ddcc:	bl	41dd68 <ferror@plt+0x1b3f8>
  41ddd0:	ldr	x0, [sp, #56]
  41ddd4:	ldr	x1, [x0, #40]
  41ddd8:	ldr	x0, [sp, #56]
  41dddc:	ldr	x0, [x0, #48]
  41dde0:	sub	x0, x1, x0
  41dde4:	str	x0, [sp, #136]
  41dde8:	ldr	x0, [sp, #136]
  41ddec:	cmp	x0, #0x0
  41ddf0:	b.ne	41ddfc <ferror@plt+0x1b48c>  // b.any
  41ddf4:	mov	w0, #0x0                   	// #0
  41ddf8:	b	41e1a0 <ferror@plt+0x1b830>
  41ddfc:	ldr	x0, [sp, #56]
  41de00:	ldr	x1, [x0, #24]
  41de04:	ldr	x0, [sp, #56]
  41de08:	ldr	x0, [x0, #48]
  41de0c:	add	x0, x1, x0
  41de10:	str	x0, [sp, #168]
  41de14:	str	xzr, [sp, #160]
  41de18:	str	xzr, [sp, #128]
  41de1c:	ldr	x2, [sp, #136]
  41de20:	mov	w1, #0xa                   	// #10
  41de24:	ldr	x0, [sp, #168]
  41de28:	bl	402800 <memchr@plt>
  41de2c:	str	x0, [sp, #152]
  41de30:	ldr	x0, [sp, #152]
  41de34:	cmp	x0, #0x0
  41de38:	b.ne	41deec <ferror@plt+0x1b57c>  // b.any
  41de3c:	ldr	x0, [sp, #56]
  41de40:	bl	41dd68 <ferror@plt+0x1b3f8>
  41de44:	and	w0, w0, #0xff
  41de48:	cmp	w0, #0x0
  41de4c:	b.eq	41deac <ferror@plt+0x1b53c>  // b.none
  41de50:	ldr	x0, [sp, #56]
  41de54:	ldr	x1, [x0, #24]
  41de58:	ldr	x0, [sp, #56]
  41de5c:	ldr	x0, [x0, #48]
  41de60:	add	x0, x1, x0
  41de64:	str	x0, [sp, #168]
  41de68:	ldr	x0, [sp, #56]
  41de6c:	ldr	x1, [x0, #40]
  41de70:	ldr	x0, [sp, #56]
  41de74:	ldr	x0, [x0, #48]
  41de78:	sub	x0, x1, x0
  41de7c:	str	x0, [sp, #136]
  41de80:	ldr	x2, [sp, #136]
  41de84:	mov	w1, #0xa                   	// #10
  41de88:	ldr	x0, [sp, #168]
  41de8c:	bl	402800 <memchr@plt>
  41de90:	str	x0, [sp, #152]
  41de94:	ldr	x0, [sp, #152]
  41de98:	cmp	x0, #0x0
  41de9c:	b.eq	41de3c <ferror@plt+0x1b4cc>  // b.none
  41dea0:	ldr	x0, [sp, #152]
  41dea4:	add	x0, x0, #0x1
  41dea8:	str	x0, [sp, #160]
  41deac:	ldr	x0, [sp, #152]
  41deb0:	cmp	x0, #0x0
  41deb4:	b.ne	41dee0 <ferror@plt+0x1b570>  // b.any
  41deb8:	ldr	x0, [sp, #56]
  41debc:	ldr	x1, [x0, #24]
  41dec0:	ldr	x0, [sp, #56]
  41dec4:	ldr	x0, [x0, #40]
  41dec8:	add	x0, x1, x0
  41decc:	str	x0, [sp, #152]
  41ded0:	ldr	x0, [sp, #56]
  41ded4:	mov	w1, #0x1                   	// #1
  41ded8:	strb	w1, [x0, #72]
  41dedc:	b	41df00 <ferror@plt+0x1b590>
  41dee0:	ldr	x0, [sp, #56]
  41dee4:	strb	wzr, [x0, #72]
  41dee8:	b	41df00 <ferror@plt+0x1b590>
  41deec:	ldr	x0, [sp, #152]
  41def0:	add	x0, x0, #0x1
  41def4:	str	x0, [sp, #160]
  41def8:	ldr	x0, [sp, #56]
  41defc:	strb	wzr, [x0, #72]
  41df00:	ldr	x0, [sp, #56]
  41df04:	ldr	x0, [x0, #16]
  41df08:	bl	402970 <ferror@plt>
  41df0c:	cmp	w0, #0x0
  41df10:	cset	w0, ne  // ne = any
  41df14:	and	w0, w0, #0xff
  41df18:	cmp	w0, #0x0
  41df1c:	b.eq	41df28 <ferror@plt+0x1b5b8>  // b.none
  41df20:	mov	w0, #0x0                   	// #0
  41df24:	b	41e1a0 <ferror@plt+0x1b830>
  41df28:	ldr	x0, [sp, #152]
  41df2c:	cmp	x0, #0x0
  41df30:	b.ne	41df4c <ferror@plt+0x1b5dc>  // b.any
  41df34:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41df38:	add	x2, x0, #0x368
  41df3c:	mov	w1, #0x241                 	// #577
  41df40:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41df44:	add	x0, x0, #0x2f8
  41df48:	bl	4099a4 <ferror@plt+0x7034>
  41df4c:	ldr	x1, [sp, #152]
  41df50:	ldr	x0, [sp, #168]
  41df54:	sub	x0, x1, x0
  41df58:	str	x0, [sp, #128]
  41df5c:	ldr	x0, [sp, #56]
  41df60:	ldr	x1, [x0, #48]
  41df64:	ldr	x0, [sp, #56]
  41df68:	ldr	x0, [x0, #40]
  41df6c:	cmp	x1, x0
  41df70:	b.cs	41df80 <ferror@plt+0x1b610>  // b.hs, b.nlast
  41df74:	ldr	x0, [sp, #48]
  41df78:	ldr	x1, [sp, #168]
  41df7c:	str	x1, [x0]
  41df80:	ldr	x0, [sp, #56]
  41df84:	ldr	x0, [x0, #56]
  41df88:	add	x1, x0, #0x1
  41df8c:	ldr	x0, [sp, #56]
  41df90:	str	x1, [x0, #56]
  41df94:	mov	w0, #0x1                   	// #1
  41df98:	strb	w0, [sp, #151]
  41df9c:	ldr	x0, [sp, #56]
  41dfa0:	ldr	x1, [x0, #56]
  41dfa4:	ldr	x0, [sp, #56]
  41dfa8:	ldr	x0, [x0, #64]
  41dfac:	cmp	x1, x0
  41dfb0:	b.ls	41dfb8 <ferror@plt+0x1b648>  // b.plast
  41dfb4:	strb	wzr, [sp, #151]
  41dfb8:	ldrb	w0, [sp, #151]
  41dfbc:	cmp	w0, #0x0
  41dfc0:	b.eq	41dfe0 <ferror@plt+0x1b670>  // b.none
  41dfc4:	ldr	x0, [sp, #56]
  41dfc8:	add	x0, x0, #0x50
  41dfcc:	bl	420bdc <ferror@plt+0x1e26c>
  41dfd0:	cmp	w0, #0x63
  41dfd4:	b.hi	41dfe0 <ferror@plt+0x1b670>  // b.pmore
  41dfd8:	mov	w0, #0x1                   	// #1
  41dfdc:	b	41dfe4 <ferror@plt+0x1b674>
  41dfe0:	mov	w0, #0x0                   	// #0
  41dfe4:	cmp	w0, #0x0
  41dfe8:	b.eq	41e154 <ferror@plt+0x1b7e4>  // b.none
  41dfec:	ldr	x0, [sp, #56]
  41dff0:	ldr	x0, [x0, #64]
  41dff4:	cmp	x0, #0x64
  41dff8:	b.hi	41e024 <ferror@plt+0x1b6b4>  // b.pmore
  41dffc:	ldr	x0, [sp, #56]
  41e000:	ldr	x19, [x0, #56]
  41e004:	ldr	x0, [sp, #56]
  41e008:	add	x0, x0, #0x50
  41e00c:	bl	420bdc <ferror@plt+0x1e26c>
  41e010:	mov	w0, w0
  41e014:	cmp	x19, x0
  41e018:	b.ls	41e024 <ferror@plt+0x1b6b4>  // b.plast
  41e01c:	mov	w0, #0x1                   	// #1
  41e020:	b	41e028 <ferror@plt+0x1b6b8>
  41e024:	mov	w0, #0x0                   	// #0
  41e028:	cmp	w0, #0x0
  41e02c:	b.eq	41e080 <ferror@plt+0x1b710>  // b.none
  41e030:	ldr	x0, [sp, #56]
  41e034:	add	x19, x0, #0x50
  41e038:	ldr	x0, [sp, #56]
  41e03c:	ldr	x4, [x0, #56]
  41e040:	ldr	x0, [sp, #56]
  41e044:	ldr	x2, [x0, #48]
  41e048:	ldr	x0, [sp, #56]
  41e04c:	ldr	x0, [x0, #24]
  41e050:	ldr	x1, [sp, #152]
  41e054:	sub	x0, x1, x0
  41e058:	mov	x1, x0
  41e05c:	add	x0, sp, #0x48
  41e060:	mov	x3, x1
  41e064:	mov	x1, x4
  41e068:	bl	420a44 <ferror@plt+0x1e0d4>
  41e06c:	add	x0, sp, #0x48
  41e070:	mov	x1, x0
  41e074:	mov	x0, x19
  41e078:	bl	420c14 <ferror@plt+0x1e2a4>
  41e07c:	b	41e154 <ferror@plt+0x1b7e4>
  41e080:	ldr	x0, [sp, #56]
  41e084:	ldr	x0, [x0, #64]
  41e088:	cmp	x0, #0x64
  41e08c:	b.ls	41e154 <ferror@plt+0x1b7e4>  // b.plast
  41e090:	ldr	x0, [sp, #56]
  41e094:	ldr	x1, [x0, #56]
  41e098:	mov	x0, x1
  41e09c:	lsl	x0, x0, #1
  41e0a0:	add	x0, x0, x1
  41e0a4:	lsl	x0, x0, #3
  41e0a8:	add	x0, x0, x1
  41e0ac:	lsl	x0, x0, #2
  41e0b0:	mov	x1, x0
  41e0b4:	ldr	x0, [sp, #56]
  41e0b8:	ldr	x0, [x0, #64]
  41e0bc:	udiv	x0, x1, x0
  41e0c0:	str	x0, [sp, #120]
  41e0c4:	ldr	x0, [sp, #56]
  41e0c8:	add	x0, x0, #0x50
  41e0cc:	bl	420bdc <ferror@plt+0x1e26c>
  41e0d0:	cmp	w0, #0x0
  41e0d4:	b.eq	41e0f4 <ferror@plt+0x1b784>  // b.none
  41e0d8:	ldr	x0, [sp, #56]
  41e0dc:	add	x0, x0, #0x50
  41e0e0:	bl	420bdc <ferror@plt+0x1e26c>
  41e0e4:	mov	w0, w0
  41e0e8:	ldr	x1, [sp, #120]
  41e0ec:	cmp	x1, x0
  41e0f0:	b.cc	41e0fc <ferror@plt+0x1b78c>  // b.lo, b.ul, b.last
  41e0f4:	mov	w0, #0x1                   	// #1
  41e0f8:	b	41e100 <ferror@plt+0x1b790>
  41e0fc:	mov	w0, #0x0                   	// #0
  41e100:	cmp	w0, #0x0
  41e104:	b.eq	41e154 <ferror@plt+0x1b7e4>  // b.none
  41e108:	ldr	x0, [sp, #56]
  41e10c:	add	x19, x0, #0x50
  41e110:	ldr	x0, [sp, #56]
  41e114:	ldr	x4, [x0, #56]
  41e118:	ldr	x0, [sp, #56]
  41e11c:	ldr	x2, [x0, #48]
  41e120:	ldr	x0, [sp, #56]
  41e124:	ldr	x0, [x0, #24]
  41e128:	ldr	x1, [sp, #152]
  41e12c:	sub	x0, x1, x0
  41e130:	mov	x1, x0
  41e134:	add	x0, sp, #0x60
  41e138:	mov	x3, x1
  41e13c:	mov	x1, x4
  41e140:	bl	420a44 <ferror@plt+0x1e0d4>
  41e144:	add	x0, sp, #0x60
  41e148:	mov	x1, x0
  41e14c:	mov	x0, x19
  41e150:	bl	420c14 <ferror@plt+0x1e2a4>
  41e154:	ldr	x0, [sp, #160]
  41e158:	cmp	x0, #0x0
  41e15c:	b.eq	41e180 <ferror@plt+0x1b810>  // b.none
  41e160:	ldr	x0, [sp, #56]
  41e164:	ldr	x0, [x0, #24]
  41e168:	ldr	x1, [sp, #160]
  41e16c:	sub	x0, x1, x0
  41e170:	mov	x1, x0
  41e174:	ldr	x0, [sp, #56]
  41e178:	str	x1, [x0, #48]
  41e17c:	b	41e190 <ferror@plt+0x1b820>
  41e180:	ldr	x0, [sp, #56]
  41e184:	ldr	x1, [x0, #40]
  41e188:	ldr	x0, [sp, #56]
  41e18c:	str	x1, [x0, #48]
  41e190:	ldr	x1, [sp, #128]
  41e194:	ldr	x0, [sp, #40]
  41e198:	str	x1, [x0]
  41e19c:	mov	w0, #0x1                   	// #1
  41e1a0:	ldr	x19, [sp, #16]
  41e1a4:	ldp	x29, x30, [sp], #176
  41e1a8:	ret
  41e1ac:	stp	x29, x30, [sp, #-48]!
  41e1b0:	mov	x29, sp
  41e1b4:	str	x0, [sp, #24]
  41e1b8:	add	x1, sp, #0x20
  41e1bc:	add	x0, sp, #0x28
  41e1c0:	mov	x2, x1
  41e1c4:	mov	x1, x0
  41e1c8:	ldr	x0, [sp, #24]
  41e1cc:	bl	41ddb0 <ferror@plt+0x1b440>
  41e1d0:	and	w0, w0, #0xff
  41e1d4:	ldp	x29, x30, [sp], #48
  41e1d8:	ret
  41e1dc:	stp	x29, x30, [sp, #-64]!
  41e1e0:	mov	x29, sp
  41e1e4:	str	x0, [sp, #40]
  41e1e8:	str	x1, [sp, #32]
  41e1ec:	str	x2, [sp, #24]
  41e1f0:	str	x3, [sp, #16]
  41e1f4:	ldr	x0, [sp, #32]
  41e1f8:	cmp	x0, #0x0
  41e1fc:	b.ne	41e218 <ferror@plt+0x1b8a8>  // b.any
  41e200:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e204:	add	x2, x0, #0x378
  41e208:	mov	w1, #0x295                 	// #661
  41e20c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e210:	add	x0, x0, #0x2f8
  41e214:	bl	4099a4 <ferror@plt+0x7034>
  41e218:	ldr	x0, [sp, #40]
  41e21c:	ldr	x0, [x0, #56]
  41e220:	ldr	x1, [sp, #32]
  41e224:	cmp	x1, x0
  41e228:	b.hi	41e454 <ferror@plt+0x1bae4>  // b.pmore
  41e22c:	ldr	x0, [sp, #40]
  41e230:	add	x0, x0, #0x50
  41e234:	bl	420c48 <ferror@plt+0x1e2d8>
  41e238:	and	w0, w0, #0xff
  41e23c:	cmp	w0, #0x0
  41e240:	b.eq	41e258 <ferror@plt+0x1b8e8>  // b.none
  41e244:	ldr	x0, [sp, #40]
  41e248:	str	xzr, [x0, #48]
  41e24c:	ldr	x0, [sp, #40]
  41e250:	str	xzr, [x0, #56]
  41e254:	b	41e454 <ferror@plt+0x1bae4>
  41e258:	str	xzr, [sp, #56]
  41e25c:	ldr	x0, [sp, #40]
  41e260:	ldr	x0, [x0, #64]
  41e264:	cmp	x0, #0x64
  41e268:	b.hi	41e2e8 <ferror@plt+0x1b978>  // b.pmore
  41e26c:	ldr	x0, [sp, #40]
  41e270:	ldr	x0, [x0, #64]
  41e274:	ldr	x1, [sp, #32]
  41e278:	cmp	x1, x0
  41e27c:	b.hi	41e298 <ferror@plt+0x1b928>  // b.pmore
  41e280:	ldr	x0, [sp, #40]
  41e284:	add	x0, x0, #0x50
  41e288:	ldr	x1, [sp, #32]
  41e28c:	sub	w1, w1, #0x1
  41e290:	bl	420c90 <ferror@plt+0x1e320>
  41e294:	b	41e2b8 <ferror@plt+0x1b948>
  41e298:	ldr	x0, [sp, #40]
  41e29c:	add	x2, x0, #0x50
  41e2a0:	ldr	x0, [sp, #40]
  41e2a4:	ldr	x0, [x0, #64]
  41e2a8:	sub	w0, w0, #0x1
  41e2ac:	mov	w1, w0
  41e2b0:	mov	x0, x2
  41e2b4:	bl	420c90 <ferror@plt+0x1e320>
  41e2b8:	str	x0, [sp, #56]
  41e2bc:	ldr	x0, [sp, #56]
  41e2c0:	ldr	x0, [x0]
  41e2c4:	ldr	x1, [sp, #32]
  41e2c8:	cmp	x1, x0
  41e2cc:	b.cs	41e3ac <ferror@plt+0x1ba3c>  // b.hs, b.nlast
  41e2d0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e2d4:	add	x2, x0, #0x378
  41e2d8:	mov	w1, #0x2b2                 	// #690
  41e2dc:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e2e0:	add	x0, x0, #0x2f8
  41e2e4:	bl	4099a4 <ferror@plt+0x7034>
  41e2e8:	ldr	x0, [sp, #40]
  41e2ec:	ldr	x0, [x0, #64]
  41e2f0:	ldr	x1, [sp, #32]
  41e2f4:	cmp	x1, x0
  41e2f8:	b.hi	41e32c <ferror@plt+0x1b9bc>  // b.pmore
  41e2fc:	ldr	x1, [sp, #32]
  41e300:	mov	x0, x1
  41e304:	lsl	x0, x0, #1
  41e308:	add	x0, x0, x1
  41e30c:	lsl	x0, x0, #3
  41e310:	add	x0, x0, x1
  41e314:	lsl	x0, x0, #2
  41e318:	mov	x1, x0
  41e31c:	ldr	x0, [sp, #40]
  41e320:	ldr	x0, [x0, #64]
  41e324:	udiv	x0, x1, x0
  41e328:	b	41e340 <ferror@plt+0x1b9d0>
  41e32c:	ldr	x0, [sp, #40]
  41e330:	add	x0, x0, #0x50
  41e334:	bl	420bdc <ferror@plt+0x1e26c>
  41e338:	sub	w0, w0, #0x1
  41e33c:	mov	w0, w0
  41e340:	str	x0, [sp, #48]
  41e344:	ldr	x0, [sp, #40]
  41e348:	add	x0, x0, #0x50
  41e34c:	bl	420bdc <ferror@plt+0x1e26c>
  41e350:	mov	w0, w0
  41e354:	ldr	x1, [sp, #48]
  41e358:	cmp	x1, x0
  41e35c:	cset	w0, cc  // cc = lo, ul, last
  41e360:	and	w0, w0, #0xff
  41e364:	cmp	w0, #0x0
  41e368:	b.eq	41e3ac <ferror@plt+0x1ba3c>  // b.none
  41e36c:	ldr	x0, [sp, #40]
  41e370:	add	x0, x0, #0x50
  41e374:	ldr	x1, [sp, #48]
  41e378:	bl	420c90 <ferror@plt+0x1e320>
  41e37c:	str	x0, [sp, #56]
  41e380:	ldr	x0, [sp, #56]
  41e384:	ldr	x0, [x0]
  41e388:	ldr	x1, [sp, #32]
  41e38c:	cmp	x1, x0
  41e390:	b.cs	41e3ac <ferror@plt+0x1ba3c>  // b.hs, b.nlast
  41e394:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e398:	add	x2, x0, #0x378
  41e39c:	mov	w1, #0x2c1                 	// #705
  41e3a0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e3a4:	add	x0, x0, #0x2f8
  41e3a8:	bl	4099a4 <ferror@plt+0x7034>
  41e3ac:	ldr	x0, [sp, #56]
  41e3b0:	cmp	x0, #0x0
  41e3b4:	b.eq	41e410 <ferror@plt+0x1baa0>  // b.none
  41e3b8:	ldr	x0, [sp, #56]
  41e3bc:	ldr	x0, [x0]
  41e3c0:	ldr	x1, [sp, #32]
  41e3c4:	cmp	x1, x0
  41e3c8:	b.ne	41e410 <ferror@plt+0x1baa0>  // b.any
  41e3cc:	ldr	x0, [sp, #40]
  41e3d0:	ldr	x1, [x0, #24]
  41e3d4:	ldr	x0, [sp, #56]
  41e3d8:	ldr	x0, [x0, #8]
  41e3dc:	add	x1, x1, x0
  41e3e0:	ldr	x0, [sp, #24]
  41e3e4:	str	x1, [x0]
  41e3e8:	ldr	x0, [sp, #56]
  41e3ec:	ldr	x1, [x0, #16]
  41e3f0:	ldr	x0, [sp, #56]
  41e3f4:	ldr	x0, [x0, #8]
  41e3f8:	sub	x0, x1, x0
  41e3fc:	mov	x1, x0
  41e400:	ldr	x0, [sp, #16]
  41e404:	str	x1, [x0]
  41e408:	mov	w0, #0x1                   	// #1
  41e40c:	b	41e4a8 <ferror@plt+0x1bb38>
  41e410:	ldr	x0, [sp, #56]
  41e414:	cmp	x0, #0x0
  41e418:	b.eq	41e444 <ferror@plt+0x1bad4>  // b.none
  41e41c:	ldr	x0, [sp, #56]
  41e420:	ldr	x1, [x0, #8]
  41e424:	ldr	x0, [sp, #40]
  41e428:	str	x1, [x0, #48]
  41e42c:	ldr	x0, [sp, #56]
  41e430:	ldr	x0, [x0]
  41e434:	sub	x1, x0, #0x1
  41e438:	ldr	x0, [sp, #40]
  41e43c:	str	x1, [x0, #56]
  41e440:	b	41e454 <ferror@plt+0x1bae4>
  41e444:	ldr	x0, [sp, #40]
  41e448:	str	xzr, [x0, #48]
  41e44c:	ldr	x0, [sp, #40]
  41e450:	str	xzr, [x0, #56]
  41e454:	ldr	x0, [sp, #40]
  41e458:	ldr	x1, [x0, #56]
  41e45c:	ldr	x0, [sp, #32]
  41e460:	sub	x0, x0, #0x1
  41e464:	cmp	x1, x0
  41e468:	b.cs	41e490 <ferror@plt+0x1bb20>  // b.hs, b.nlast
  41e46c:	ldr	x0, [sp, #40]
  41e470:	bl	41e1ac <ferror@plt+0x1b83c>
  41e474:	and	w0, w0, #0xff
  41e478:	eor	w0, w0, #0x1
  41e47c:	and	w0, w0, #0xff
  41e480:	cmp	w0, #0x0
  41e484:	b.eq	41e454 <ferror@plt+0x1bae4>  // b.none
  41e488:	mov	w0, #0x0                   	// #0
  41e48c:	b	41e4a8 <ferror@plt+0x1bb38>
  41e490:	ldr	x2, [sp, #16]
  41e494:	ldr	x1, [sp, #24]
  41e498:	ldr	x0, [sp, #40]
  41e49c:	bl	41ddb0 <ferror@plt+0x1b440>
  41e4a0:	and	w0, w0, #0xff
  41e4a4:	nop
  41e4a8:	ldp	x29, x30, [sp], #64
  41e4ac:	ret
  41e4b0:	stp	x29, x30, [sp, #-128]!
  41e4b4:	mov	x29, sp
  41e4b8:	str	x0, [sp, #24]
  41e4bc:	str	w1, [sp, #20]
  41e4c0:	str	xzr, [sp, #40]
  41e4c4:	ldr	w0, [sp, #20]
  41e4c8:	cmp	w0, #0x0
  41e4cc:	b.ne	41e4e8 <ferror@plt+0x1bb78>  // b.any
  41e4d0:	add	x0, sp, #0x30
  41e4d4:	mov	x2, #0x0                   	// #0
  41e4d8:	mov	x1, #0x0                   	// #0
  41e4dc:	bl	410288 <ferror@plt+0xd918>
  41e4e0:	ldp	x0, x1, [sp, #48]
  41e4e4:	b	41e580 <ferror@plt+0x1bc10>
  41e4e8:	ldr	x0, [sp, #24]
  41e4ec:	bl	41da30 <ferror@plt+0x1b0c0>
  41e4f0:	str	x0, [sp, #120]
  41e4f4:	ldr	x0, [sp, #120]
  41e4f8:	cmp	x0, #0x0
  41e4fc:	b.ne	41e518 <ferror@plt+0x1bba8>  // b.any
  41e500:	add	x0, sp, #0x40
  41e504:	mov	x2, #0x0                   	// #0
  41e508:	mov	x1, #0x0                   	// #0
  41e50c:	bl	410288 <ferror@plt+0xd918>
  41e510:	ldp	x0, x1, [sp, #64]
  41e514:	b	41e580 <ferror@plt+0x1bc10>
  41e518:	ldrsw	x0, [sp, #20]
  41e51c:	add	x2, sp, #0x20
  41e520:	add	x1, sp, #0x28
  41e524:	mov	x3, x2
  41e528:	mov	x2, x1
  41e52c:	mov	x1, x0
  41e530:	ldr	x0, [sp, #120]
  41e534:	bl	41e1dc <ferror@plt+0x1b86c>
  41e538:	strb	w0, [sp, #119]
  41e53c:	ldrb	w0, [sp, #119]
  41e540:	eor	w0, w0, #0x1
  41e544:	and	w0, w0, #0xff
  41e548:	cmp	w0, #0x0
  41e54c:	b.eq	41e568 <ferror@plt+0x1bbf8>  // b.none
  41e550:	add	x0, sp, #0x50
  41e554:	mov	x2, #0x0                   	// #0
  41e558:	mov	x1, #0x0                   	// #0
  41e55c:	bl	410288 <ferror@plt+0xd918>
  41e560:	ldp	x0, x1, [sp, #80]
  41e564:	b	41e580 <ferror@plt+0x1bc10>
  41e568:	ldr	x1, [sp, #40]
  41e56c:	ldr	x0, [sp, #32]
  41e570:	mov	x2, x0
  41e574:	add	x0, sp, #0x60
  41e578:	bl	410288 <ferror@plt+0xd918>
  41e57c:	ldp	x0, x1, [sp, #96]
  41e580:	ldp	x29, x30, [sp], #128
  41e584:	ret
  41e588:	stp	x29, x30, [sp, #-48]!
  41e58c:	mov	x29, sp
  41e590:	str	x0, [sp, #24]
  41e594:	ldr	x0, [sp, #24]
  41e598:	bl	41da30 <ferror@plt+0x1b0c0>
  41e59c:	str	x0, [sp, #40]
  41e5a0:	ldr	x0, [sp, #40]
  41e5a4:	cmp	x0, #0x0
  41e5a8:	b.ne	41e5b4 <ferror@plt+0x1bc44>  // b.any
  41e5ac:	mov	w0, #0x0                   	// #0
  41e5b0:	b	41e5bc <ferror@plt+0x1bc4c>
  41e5b4:	ldr	x0, [sp, #40]
  41e5b8:	ldrb	w0, [x0, #72]
  41e5bc:	ldp	x29, x30, [sp], #48
  41e5c0:	ret
  41e5c4:	stp	x29, x30, [sp, #-48]!
  41e5c8:	mov	x29, sp
  41e5cc:	str	w0, [sp, #28]
  41e5d0:	str	xzr, [sp, #40]
  41e5d4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e5d8:	add	x0, x0, #0x9e8
  41e5dc:	ldr	x0, [x0]
  41e5e0:	add	x1, sp, #0x28
  41e5e4:	mov	x3, x1
  41e5e8:	mov	w2, #0x1                   	// #1
  41e5ec:	ldr	w1, [sp, #28]
  41e5f0:	bl	44594c <ferror@plt+0x42fdc>
  41e5f4:	str	w0, [sp, #28]
  41e5f8:	ldr	w0, [sp, #28]
  41e5fc:	cmp	w0, #0x1
  41e600:	cset	w0, eq  // eq = none
  41e604:	and	w0, w0, #0xff
  41e608:	ldp	x29, x30, [sp], #48
  41e60c:	ret
  41e610:	stp	x29, x30, [sp, #-32]!
  41e614:	mov	x29, sp
  41e618:	mov	x1, x8
  41e61c:	str	w0, [sp, #28]
  41e620:	mov	x8, x1
  41e624:	mov	w2, #0x0                   	// #0
  41e628:	mov	w1, #0x1                   	// #1
  41e62c:	ldr	w0, [sp, #28]
  41e630:	bl	41d20c <ferror@plt+0x1a89c>
  41e634:	ldp	x29, x30, [sp], #32
  41e638:	ret
  41e63c:	stp	x29, x30, [sp, #-32]!
  41e640:	mov	x29, sp
  41e644:	mov	x2, x8
  41e648:	str	w0, [sp, #28]
  41e64c:	str	w1, [sp, #24]
  41e650:	mov	x8, x2
  41e654:	ldr	w2, [sp, #24]
  41e658:	mov	w1, #0x0                   	// #0
  41e65c:	ldr	w0, [sp, #28]
  41e660:	bl	41d20c <ferror@plt+0x1a89c>
  41e664:	ldp	x29, x30, [sp], #32
  41e668:	ret
  41e66c:	stp	x29, x30, [sp, #-32]!
  41e670:	mov	x29, sp
  41e674:	mov	x2, x8
  41e678:	str	w0, [sp, #28]
  41e67c:	str	w1, [sp, #24]
  41e680:	mov	x8, x2
  41e684:	ldr	w2, [sp, #24]
  41e688:	mov	w1, #0x0                   	// #0
  41e68c:	ldr	w0, [sp, #28]
  41e690:	bl	41d20c <ferror@plt+0x1a89c>
  41e694:	ldp	x29, x30, [sp], #32
  41e698:	ret
  41e69c:	stp	x29, x30, [sp, #-32]!
  41e6a0:	mov	x29, sp
  41e6a4:	str	w0, [sp, #28]
  41e6a8:	ldr	w0, [sp, #28]
  41e6ac:	bl	41d168 <ferror@plt+0x1a7f8>
  41e6b0:	cmp	w0, #0x0
  41e6b4:	cset	w0, ne  // ne = any
  41e6b8:	and	w0, w0, #0xff
  41e6bc:	cmp	w0, #0x0
  41e6c0:	b.eq	41e6e4 <ferror@plt+0x1bd74>  // b.none
  41e6c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e6c8:	add	x0, x0, #0x9e8
  41e6cc:	ldr	x0, [x0]
  41e6d0:	mov	x3, #0x0                   	// #0
  41e6d4:	mov	w2, #0x0                   	// #0
  41e6d8:	ldr	w1, [sp, #28]
  41e6dc:	bl	44594c <ferror@plt+0x42fdc>
  41e6e0:	str	w0, [sp, #28]
  41e6e4:	ldr	w0, [sp, #28]
  41e6e8:	ldp	x29, x30, [sp], #32
  41e6ec:	ret
  41e6f0:	stp	x29, x30, [sp, #-32]!
  41e6f4:	mov	x29, sp
  41e6f8:	str	w0, [sp, #28]
  41e6fc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e700:	add	x0, x0, #0x9e8
  41e704:	ldr	x0, [x0]
  41e708:	mov	x3, #0x0                   	// #0
  41e70c:	mov	w2, #0x0                   	// #0
  41e710:	ldr	w1, [sp, #28]
  41e714:	bl	44594c <ferror@plt+0x42fdc>
  41e718:	ldp	x29, x30, [sp], #32
  41e71c:	ret
  41e720:	stp	x29, x30, [sp, #-48]!
  41e724:	mov	x29, sp
  41e728:	str	w0, [sp, #28]
  41e72c:	str	w1, [sp, #24]
  41e730:	str	w2, [sp, #20]
  41e734:	ldr	w0, [sp, #28]
  41e738:	bl	41d190 <ferror@plt+0x1a820>
  41e73c:	str	w0, [sp, #44]
  41e740:	ldr	w0, [sp, #24]
  41e744:	bl	41d1b8 <ferror@plt+0x1a848>
  41e748:	str	w0, [sp, #32]
  41e74c:	ldr	w0, [sp, #20]
  41e750:	bl	41d1e0 <ferror@plt+0x1a870>
  41e754:	str	w0, [sp, #36]
  41e758:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e75c:	add	x0, x0, #0x9e8
  41e760:	ldr	x0, [x0]
  41e764:	mov	x3, #0x0                   	// #0
  41e768:	ldr	x2, [sp, #32]
  41e76c:	ldr	w1, [sp, #44]
  41e770:	bl	42099c <ferror@plt+0x1e02c>
  41e774:	str	w0, [sp, #40]
  41e778:	ldr	w0, [sp, #40]
  41e77c:	ldp	x29, x30, [sp], #48
  41e780:	ret
  41e784:	stp	x29, x30, [sp, #-48]!
  41e788:	mov	x29, sp
  41e78c:	str	w0, [sp, #28]
  41e790:	str	x1, [sp, #16]
  41e794:	ldr	w0, [sp, #28]
  41e798:	bl	41d190 <ferror@plt+0x1a820>
  41e79c:	str	w0, [sp, #44]
  41e7a0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e7a4:	add	x0, x0, #0x9e8
  41e7a8:	ldr	x0, [x0]
  41e7ac:	mov	x3, #0x0                   	// #0
  41e7b0:	ldr	x2, [sp, #16]
  41e7b4:	ldr	w1, [sp, #44]
  41e7b8:	bl	42099c <ferror@plt+0x1e02c>
  41e7bc:	ldp	x29, x30, [sp], #48
  41e7c0:	ret
  41e7c4:	stp	x29, x30, [sp, #-144]!
  41e7c8:	mov	x29, sp
  41e7cc:	add	x0, sp, #0x10
  41e7d0:	mov	x2, #0x68                  	// #104
  41e7d4:	mov	w1, #0x0                   	// #0
  41e7d8:	bl	402530 <memset@plt>
  41e7dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e7e0:	add	x0, x0, #0x9e8
  41e7e4:	ldr	x0, [x0]
  41e7e8:	add	x1, sp, #0x10
  41e7ec:	bl	446484 <ferror@plt+0x43b14>
  41e7f0:	ldr	x1, [sp, #80]
  41e7f4:	ldr	x0, [sp, #88]
  41e7f8:	add	x0, x1, x0
  41e7fc:	str	x0, [sp, #136]
  41e800:	ldr	x1, [sp, #32]
  41e804:	ldr	x0, [sp, #72]
  41e808:	add	x1, x1, x0
  41e80c:	ldr	x0, [sp, #88]
  41e810:	add	x0, x1, x0
  41e814:	str	x0, [sp, #128]
  41e818:	ldr	x1, [sp, #40]
  41e81c:	ldr	x0, [sp, #80]
  41e820:	add	x1, x1, x0
  41e824:	ldr	x0, [sp, #88]
  41e828:	add	x0, x1, x0
  41e82c:	str	x0, [sp, #120]
  41e830:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e834:	add	x0, x0, #0x7a8
  41e838:	ldr	x3, [x0]
  41e83c:	ldr	x0, [sp, #48]
  41e840:	mov	x2, x0
  41e844:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e848:	add	x1, x0, #0x388
  41e84c:	mov	x0, x3
  41e850:	bl	402940 <fprintf@plt>
  41e854:	ldr	x0, [sp, #48]
  41e858:	cmp	x0, #0x0
  41e85c:	b.eq	41e88c <ferror@plt+0x1bf1c>  // b.none
  41e860:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e864:	add	x0, x0, #0x7a8
  41e868:	ldr	x3, [x0]
  41e86c:	ldr	x1, [sp, #56]
  41e870:	ldr	x0, [sp, #48]
  41e874:	sdiv	x0, x1, x0
  41e878:	mov	x2, x0
  41e87c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e880:	add	x1, x0, #0x3c0
  41e884:	mov	x0, x3
  41e888:	bl	402940 <fprintf@plt>
  41e88c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e890:	add	x0, x0, #0x7a8
  41e894:	ldr	x0, [x0]
  41e898:	mov	x3, x0
  41e89c:	mov	x2, #0x37                  	// #55
  41e8a0:	mov	x1, #0x1                   	// #1
  41e8a4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e8a8:	add	x0, x0, #0x3f8
  41e8ac:	bl	402770 <fwrite@plt>
  41e8b0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e8b4:	add	x0, x0, #0x7a8
  41e8b8:	ldr	x4, [x0]
  41e8bc:	ldr	x1, [sp, #24]
  41e8c0:	mov	x0, #0x27ff                	// #10239
  41e8c4:	cmp	x1, x0
  41e8c8:	b.gt	41e8d8 <ferror@plt+0x1bf68>
  41e8cc:	ldr	x0, [sp, #24]
  41e8d0:	mov	x1, x0
  41e8d4:	b	41e920 <ferror@plt+0x1bfb0>
  41e8d8:	ldr	x1, [sp, #24]
  41e8dc:	mov	w0, #0x9fffff              	// #10485759
  41e8e0:	cmp	x1, x0
  41e8e4:	b.gt	41e904 <ferror@plt+0x1bf94>
  41e8e8:	ldr	x0, [sp, #24]
  41e8ec:	add	x1, x0, #0x3ff
  41e8f0:	cmp	x0, #0x0
  41e8f4:	csel	x0, x1, x0, lt  // lt = tstop
  41e8f8:	asr	x0, x0, #10
  41e8fc:	mov	x1, x0
  41e900:	b	41e920 <ferror@plt+0x1bfb0>
  41e904:	ldr	x0, [sp, #24]
  41e908:	mov	x1, #0xfffff               	// #1048575
  41e90c:	add	x1, x0, x1
  41e910:	cmp	x0, #0x0
  41e914:	csel	x0, x1, x0, lt  // lt = tstop
  41e918:	asr	x0, x0, #20
  41e91c:	mov	x1, x0
  41e920:	ldr	x2, [sp, #24]
  41e924:	mov	x0, #0x27ff                	// #10239
  41e928:	cmp	x2, x0
  41e92c:	b.le	41e950 <ferror@plt+0x1bfe0>
  41e930:	ldr	x2, [sp, #24]
  41e934:	mov	w0, #0x9fffff              	// #10485759
  41e938:	cmp	x2, x0
  41e93c:	b.gt	41e948 <ferror@plt+0x1bfd8>
  41e940:	mov	w0, #0x6b                  	// #107
  41e944:	b	41e954 <ferror@plt+0x1bfe4>
  41e948:	mov	w0, #0x4d                  	// #77
  41e94c:	b	41e954 <ferror@plt+0x1bfe4>
  41e950:	mov	w0, #0x20                  	// #32
  41e954:	mov	w3, w0
  41e958:	mov	x2, x1
  41e95c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41e960:	add	x1, x0, #0x430
  41e964:	mov	x0, x4
  41e968:	bl	402940 <fprintf@plt>
  41e96c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41e970:	add	x0, x0, #0x7a8
  41e974:	ldr	x4, [x0]
  41e978:	ldr	x1, [sp, #40]
  41e97c:	mov	x0, #0x27ff                	// #10239
  41e980:	cmp	x1, x0
  41e984:	b.gt	41e994 <ferror@plt+0x1c024>
  41e988:	ldr	x0, [sp, #40]
  41e98c:	mov	x1, x0
  41e990:	b	41e9dc <ferror@plt+0x1c06c>
  41e994:	ldr	x1, [sp, #40]
  41e998:	mov	w0, #0x9fffff              	// #10485759
  41e99c:	cmp	x1, x0
  41e9a0:	b.gt	41e9c0 <ferror@plt+0x1c050>
  41e9a4:	ldr	x0, [sp, #40]
  41e9a8:	add	x1, x0, #0x3ff
  41e9ac:	cmp	x0, #0x0
  41e9b0:	csel	x0, x1, x0, lt  // lt = tstop
  41e9b4:	asr	x0, x0, #10
  41e9b8:	mov	x1, x0
  41e9bc:	b	41e9dc <ferror@plt+0x1c06c>
  41e9c0:	ldr	x0, [sp, #40]
  41e9c4:	mov	x1, #0xfffff               	// #1048575
  41e9c8:	add	x1, x0, x1
  41e9cc:	cmp	x0, #0x0
  41e9d0:	csel	x0, x1, x0, lt  // lt = tstop
  41e9d4:	asr	x0, x0, #20
  41e9d8:	mov	x1, x0
  41e9dc:	ldr	x2, [sp, #40]
  41e9e0:	mov	x0, #0x27ff                	// #10239
  41e9e4:	cmp	x2, x0
  41e9e8:	b.le	41ea0c <ferror@plt+0x1c09c>
  41e9ec:	ldr	x2, [sp, #40]
  41e9f0:	mov	w0, #0x9fffff              	// #10485759
  41e9f4:	cmp	x2, x0
  41e9f8:	b.gt	41ea04 <ferror@plt+0x1c094>
  41e9fc:	mov	w0, #0x6b                  	// #107
  41ea00:	b	41ea10 <ferror@plt+0x1c0a0>
  41ea04:	mov	w0, #0x4d                  	// #77
  41ea08:	b	41ea10 <ferror@plt+0x1c0a0>
  41ea0c:	mov	w0, #0x20                  	// #32
  41ea10:	mov	w3, w0
  41ea14:	mov	x2, x1
  41ea18:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ea1c:	add	x1, x0, #0x460
  41ea20:	mov	x0, x4
  41ea24:	bl	402940 <fprintf@plt>
  41ea28:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41ea2c:	add	x0, x0, #0x7a8
  41ea30:	ldr	x4, [x0]
  41ea34:	ldr	x1, [sp, #16]
  41ea38:	mov	x0, #0x27ff                	// #10239
  41ea3c:	cmp	x1, x0
  41ea40:	b.gt	41ea50 <ferror@plt+0x1c0e0>
  41ea44:	ldr	x0, [sp, #16]
  41ea48:	mov	x1, x0
  41ea4c:	b	41ea98 <ferror@plt+0x1c128>
  41ea50:	ldr	x1, [sp, #16]
  41ea54:	mov	w0, #0x9fffff              	// #10485759
  41ea58:	cmp	x1, x0
  41ea5c:	b.gt	41ea7c <ferror@plt+0x1c10c>
  41ea60:	ldr	x0, [sp, #16]
  41ea64:	add	x1, x0, #0x3ff
  41ea68:	cmp	x0, #0x0
  41ea6c:	csel	x0, x1, x0, lt  // lt = tstop
  41ea70:	asr	x0, x0, #10
  41ea74:	mov	x1, x0
  41ea78:	b	41ea98 <ferror@plt+0x1c128>
  41ea7c:	ldr	x0, [sp, #16]
  41ea80:	mov	x1, #0xfffff               	// #1048575
  41ea84:	add	x1, x0, x1
  41ea88:	cmp	x0, #0x0
  41ea8c:	csel	x0, x1, x0, lt  // lt = tstop
  41ea90:	asr	x0, x0, #20
  41ea94:	mov	x1, x0
  41ea98:	ldr	x2, [sp, #16]
  41ea9c:	mov	x0, #0x27ff                	// #10239
  41eaa0:	cmp	x2, x0
  41eaa4:	b.le	41eac8 <ferror@plt+0x1c158>
  41eaa8:	ldr	x2, [sp, #16]
  41eaac:	mov	w0, #0x9fffff              	// #10485759
  41eab0:	cmp	x2, x0
  41eab4:	b.gt	41eac0 <ferror@plt+0x1c150>
  41eab8:	mov	w0, #0x6b                  	// #107
  41eabc:	b	41eacc <ferror@plt+0x1c15c>
  41eac0:	mov	w0, #0x4d                  	// #77
  41eac4:	b	41eacc <ferror@plt+0x1c15c>
  41eac8:	mov	w0, #0x20                  	// #32
  41eacc:	mov	w3, w0
  41ead0:	mov	x2, x1
  41ead4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ead8:	add	x1, x0, #0x490
  41eadc:	mov	x0, x4
  41eae0:	bl	402940 <fprintf@plt>
  41eae4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41eae8:	add	x0, x0, #0x7a8
  41eaec:	ldr	x4, [x0]
  41eaf0:	ldr	x1, [sp, #32]
  41eaf4:	mov	x0, #0x27ff                	// #10239
  41eaf8:	cmp	x1, x0
  41eafc:	b.gt	41eb0c <ferror@plt+0x1c19c>
  41eb00:	ldr	x0, [sp, #32]
  41eb04:	mov	x1, x0
  41eb08:	b	41eb54 <ferror@plt+0x1c1e4>
  41eb0c:	ldr	x1, [sp, #32]
  41eb10:	mov	w0, #0x9fffff              	// #10485759
  41eb14:	cmp	x1, x0
  41eb18:	b.gt	41eb38 <ferror@plt+0x1c1c8>
  41eb1c:	ldr	x0, [sp, #32]
  41eb20:	add	x1, x0, #0x3ff
  41eb24:	cmp	x0, #0x0
  41eb28:	csel	x0, x1, x0, lt  // lt = tstop
  41eb2c:	asr	x0, x0, #10
  41eb30:	mov	x1, x0
  41eb34:	b	41eb54 <ferror@plt+0x1c1e4>
  41eb38:	ldr	x0, [sp, #32]
  41eb3c:	mov	x1, #0xfffff               	// #1048575
  41eb40:	add	x1, x0, x1
  41eb44:	cmp	x0, #0x0
  41eb48:	csel	x0, x1, x0, lt  // lt = tstop
  41eb4c:	asr	x0, x0, #20
  41eb50:	mov	x1, x0
  41eb54:	ldr	x2, [sp, #32]
  41eb58:	mov	x0, #0x27ff                	// #10239
  41eb5c:	cmp	x2, x0
  41eb60:	b.le	41eb84 <ferror@plt+0x1c214>
  41eb64:	ldr	x2, [sp, #32]
  41eb68:	mov	w0, #0x9fffff              	// #10485759
  41eb6c:	cmp	x2, x0
  41eb70:	b.gt	41eb7c <ferror@plt+0x1c20c>
  41eb74:	mov	w0, #0x6b                  	// #107
  41eb78:	b	41eb88 <ferror@plt+0x1c218>
  41eb7c:	mov	w0, #0x4d                  	// #77
  41eb80:	b	41eb88 <ferror@plt+0x1c218>
  41eb84:	mov	w0, #0x20                  	// #32
  41eb88:	mov	w3, w0
  41eb8c:	mov	x2, x1
  41eb90:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41eb94:	add	x1, x0, #0x4c0
  41eb98:	mov	x0, x4
  41eb9c:	bl	402940 <fprintf@plt>
  41eba0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41eba4:	add	x0, x0, #0x7a8
  41eba8:	ldr	x4, [x0]
  41ebac:	ldr	x1, [sp, #64]
  41ebb0:	mov	x0, #0x27ff                	// #10239
  41ebb4:	cmp	x1, x0
  41ebb8:	b.gt	41ebc8 <ferror@plt+0x1c258>
  41ebbc:	ldr	x0, [sp, #64]
  41ebc0:	mov	x1, x0
  41ebc4:	b	41ec10 <ferror@plt+0x1c2a0>
  41ebc8:	ldr	x1, [sp, #64]
  41ebcc:	mov	w0, #0x9fffff              	// #10485759
  41ebd0:	cmp	x1, x0
  41ebd4:	b.gt	41ebf4 <ferror@plt+0x1c284>
  41ebd8:	ldr	x0, [sp, #64]
  41ebdc:	add	x1, x0, #0x3ff
  41ebe0:	cmp	x0, #0x0
  41ebe4:	csel	x0, x1, x0, lt  // lt = tstop
  41ebe8:	asr	x0, x0, #10
  41ebec:	mov	x1, x0
  41ebf0:	b	41ec10 <ferror@plt+0x1c2a0>
  41ebf4:	ldr	x0, [sp, #64]
  41ebf8:	mov	x1, #0xfffff               	// #1048575
  41ebfc:	add	x1, x0, x1
  41ec00:	cmp	x0, #0x0
  41ec04:	csel	x0, x1, x0, lt  // lt = tstop
  41ec08:	asr	x0, x0, #20
  41ec0c:	mov	x1, x0
  41ec10:	ldr	x2, [sp, #64]
  41ec14:	mov	x0, #0x27ff                	// #10239
  41ec18:	cmp	x2, x0
  41ec1c:	b.le	41ec40 <ferror@plt+0x1c2d0>
  41ec20:	ldr	x2, [sp, #64]
  41ec24:	mov	w0, #0x9fffff              	// #10485759
  41ec28:	cmp	x2, x0
  41ec2c:	b.gt	41ec38 <ferror@plt+0x1c2c8>
  41ec30:	mov	w0, #0x6b                  	// #107
  41ec34:	b	41ec44 <ferror@plt+0x1c2d4>
  41ec38:	mov	w0, #0x4d                  	// #77
  41ec3c:	b	41ec44 <ferror@plt+0x1c2d4>
  41ec40:	mov	w0, #0x20                  	// #32
  41ec44:	mov	w3, w0
  41ec48:	mov	x2, x1
  41ec4c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ec50:	add	x1, x0, #0x4f0
  41ec54:	mov	x0, x4
  41ec58:	bl	402940 <fprintf@plt>
  41ec5c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41ec60:	add	x0, x0, #0x7a8
  41ec64:	ldr	x4, [x0]
  41ec68:	ldr	x1, [sp, #80]
  41ec6c:	mov	x0, #0x27ff                	// #10239
  41ec70:	cmp	x1, x0
  41ec74:	b.gt	41ec84 <ferror@plt+0x1c314>
  41ec78:	ldr	x0, [sp, #80]
  41ec7c:	mov	x1, x0
  41ec80:	b	41eccc <ferror@plt+0x1c35c>
  41ec84:	ldr	x1, [sp, #80]
  41ec88:	mov	w0, #0x9fffff              	// #10485759
  41ec8c:	cmp	x1, x0
  41ec90:	b.gt	41ecb0 <ferror@plt+0x1c340>
  41ec94:	ldr	x0, [sp, #80]
  41ec98:	add	x1, x0, #0x3ff
  41ec9c:	cmp	x0, #0x0
  41eca0:	csel	x0, x1, x0, lt  // lt = tstop
  41eca4:	asr	x0, x0, #10
  41eca8:	mov	x1, x0
  41ecac:	b	41eccc <ferror@plt+0x1c35c>
  41ecb0:	ldr	x0, [sp, #80]
  41ecb4:	mov	x1, #0xfffff               	// #1048575
  41ecb8:	add	x1, x0, x1
  41ecbc:	cmp	x0, #0x0
  41ecc0:	csel	x0, x1, x0, lt  // lt = tstop
  41ecc4:	asr	x0, x0, #20
  41ecc8:	mov	x1, x0
  41eccc:	ldr	x2, [sp, #80]
  41ecd0:	mov	x0, #0x27ff                	// #10239
  41ecd4:	cmp	x2, x0
  41ecd8:	b.le	41ecfc <ferror@plt+0x1c38c>
  41ecdc:	ldr	x2, [sp, #80]
  41ece0:	mov	w0, #0x9fffff              	// #10485759
  41ece4:	cmp	x2, x0
  41ece8:	b.gt	41ecf4 <ferror@plt+0x1c384>
  41ecec:	mov	w0, #0x6b                  	// #107
  41ecf0:	b	41ed00 <ferror@plt+0x1c390>
  41ecf4:	mov	w0, #0x4d                  	// #77
  41ecf8:	b	41ed00 <ferror@plt+0x1c390>
  41ecfc:	mov	w0, #0x20                  	// #32
  41ed00:	mov	w3, w0
  41ed04:	mov	x2, x1
  41ed08:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ed0c:	add	x1, x0, #0x520
  41ed10:	mov	x0, x4
  41ed14:	bl	402940 <fprintf@plt>
  41ed18:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41ed1c:	add	x0, x0, #0x7a8
  41ed20:	ldr	x4, [x0]
  41ed24:	ldr	x1, [sp, #88]
  41ed28:	mov	x0, #0x27ff                	// #10239
  41ed2c:	cmp	x1, x0
  41ed30:	b.gt	41ed40 <ferror@plt+0x1c3d0>
  41ed34:	ldr	x0, [sp, #88]
  41ed38:	mov	x1, x0
  41ed3c:	b	41ed88 <ferror@plt+0x1c418>
  41ed40:	ldr	x1, [sp, #88]
  41ed44:	mov	w0, #0x9fffff              	// #10485759
  41ed48:	cmp	x1, x0
  41ed4c:	b.gt	41ed6c <ferror@plt+0x1c3fc>
  41ed50:	ldr	x0, [sp, #88]
  41ed54:	add	x1, x0, #0x3ff
  41ed58:	cmp	x0, #0x0
  41ed5c:	csel	x0, x1, x0, lt  // lt = tstop
  41ed60:	asr	x0, x0, #10
  41ed64:	mov	x1, x0
  41ed68:	b	41ed88 <ferror@plt+0x1c418>
  41ed6c:	ldr	x0, [sp, #88]
  41ed70:	mov	x1, #0xfffff               	// #1048575
  41ed74:	add	x1, x0, x1
  41ed78:	cmp	x0, #0x0
  41ed7c:	csel	x0, x1, x0, lt  // lt = tstop
  41ed80:	asr	x0, x0, #20
  41ed84:	mov	x1, x0
  41ed88:	ldr	x2, [sp, #88]
  41ed8c:	mov	x0, #0x27ff                	// #10239
  41ed90:	cmp	x2, x0
  41ed94:	b.le	41edb8 <ferror@plt+0x1c448>
  41ed98:	ldr	x2, [sp, #88]
  41ed9c:	mov	w0, #0x9fffff              	// #10485759
  41eda0:	cmp	x2, x0
  41eda4:	b.gt	41edb0 <ferror@plt+0x1c440>
  41eda8:	mov	w0, #0x6b                  	// #107
  41edac:	b	41edbc <ferror@plt+0x1c44c>
  41edb0:	mov	w0, #0x4d                  	// #77
  41edb4:	b	41edbc <ferror@plt+0x1c44c>
  41edb8:	mov	w0, #0x20                  	// #32
  41edbc:	mov	w3, w0
  41edc0:	mov	x2, x1
  41edc4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41edc8:	add	x1, x0, #0x550
  41edcc:	mov	x0, x4
  41edd0:	bl	402940 <fprintf@plt>
  41edd4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41edd8:	add	x0, x0, #0x7a8
  41eddc:	ldr	x4, [x0]
  41ede0:	ldr	x1, [sp, #136]
  41ede4:	mov	x0, #0x27ff                	// #10239
  41ede8:	cmp	x1, x0
  41edec:	b.le	41ee3c <ferror@plt+0x1c4cc>
  41edf0:	ldr	x1, [sp, #136]
  41edf4:	mov	w0, #0x9fffff              	// #10485759
  41edf8:	cmp	x1, x0
  41edfc:	b.gt	41ee1c <ferror@plt+0x1c4ac>
  41ee00:	ldr	x0, [sp, #136]
  41ee04:	add	x1, x0, #0x3ff
  41ee08:	cmp	x0, #0x0
  41ee0c:	csel	x0, x1, x0, lt  // lt = tstop
  41ee10:	asr	x0, x0, #10
  41ee14:	mov	x1, x0
  41ee18:	b	41ee40 <ferror@plt+0x1c4d0>
  41ee1c:	ldr	x0, [sp, #136]
  41ee20:	mov	x1, #0xfffff               	// #1048575
  41ee24:	add	x1, x0, x1
  41ee28:	cmp	x0, #0x0
  41ee2c:	csel	x0, x1, x0, lt  // lt = tstop
  41ee30:	asr	x0, x0, #20
  41ee34:	mov	x1, x0
  41ee38:	b	41ee40 <ferror@plt+0x1c4d0>
  41ee3c:	ldr	x1, [sp, #136]
  41ee40:	ldr	x2, [sp, #136]
  41ee44:	mov	x0, #0x27ff                	// #10239
  41ee48:	cmp	x2, x0
  41ee4c:	b.le	41ee70 <ferror@plt+0x1c500>
  41ee50:	ldr	x2, [sp, #136]
  41ee54:	mov	w0, #0x9fffff              	// #10485759
  41ee58:	cmp	x2, x0
  41ee5c:	b.gt	41ee68 <ferror@plt+0x1c4f8>
  41ee60:	mov	w0, #0x6b                  	// #107
  41ee64:	b	41ee74 <ferror@plt+0x1c504>
  41ee68:	mov	w0, #0x4d                  	// #77
  41ee6c:	b	41ee74 <ferror@plt+0x1c504>
  41ee70:	mov	w0, #0x20                  	// #32
  41ee74:	mov	w3, w0
  41ee78:	mov	x2, x1
  41ee7c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ee80:	add	x1, x0, #0x580
  41ee84:	mov	x0, x4
  41ee88:	bl	402940 <fprintf@plt>
  41ee8c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41ee90:	add	x0, x0, #0x7a8
  41ee94:	ldr	x4, [x0]
  41ee98:	ldr	x1, [sp, #96]
  41ee9c:	mov	x0, #0x27ff                	// #10239
  41eea0:	cmp	x1, x0
  41eea4:	b.gt	41eeb4 <ferror@plt+0x1c544>
  41eea8:	ldr	x0, [sp, #96]
  41eeac:	mov	x1, x0
  41eeb0:	b	41eefc <ferror@plt+0x1c58c>
  41eeb4:	ldr	x1, [sp, #96]
  41eeb8:	mov	w0, #0x9fffff              	// #10485759
  41eebc:	cmp	x1, x0
  41eec0:	b.gt	41eee0 <ferror@plt+0x1c570>
  41eec4:	ldr	x0, [sp, #96]
  41eec8:	add	x1, x0, #0x3ff
  41eecc:	cmp	x0, #0x0
  41eed0:	csel	x0, x1, x0, lt  // lt = tstop
  41eed4:	asr	x0, x0, #10
  41eed8:	mov	x1, x0
  41eedc:	b	41eefc <ferror@plt+0x1c58c>
  41eee0:	ldr	x0, [sp, #96]
  41eee4:	mov	x1, #0xfffff               	// #1048575
  41eee8:	add	x1, x0, x1
  41eeec:	cmp	x0, #0x0
  41eef0:	csel	x0, x1, x0, lt  // lt = tstop
  41eef4:	asr	x0, x0, #20
  41eef8:	mov	x1, x0
  41eefc:	ldr	x2, [sp, #96]
  41ef00:	mov	x0, #0x27ff                	// #10239
  41ef04:	cmp	x2, x0
  41ef08:	b.le	41ef2c <ferror@plt+0x1c5bc>
  41ef0c:	ldr	x2, [sp, #96]
  41ef10:	mov	w0, #0x9fffff              	// #10485759
  41ef14:	cmp	x2, x0
  41ef18:	b.gt	41ef24 <ferror@plt+0x1c5b4>
  41ef1c:	mov	w0, #0x6b                  	// #107
  41ef20:	b	41ef30 <ferror@plt+0x1c5c0>
  41ef24:	mov	w0, #0x4d                  	// #77
  41ef28:	b	41ef30 <ferror@plt+0x1c5c0>
  41ef2c:	mov	w0, #0x20                  	// #32
  41ef30:	mov	w3, w0
  41ef34:	mov	x2, x1
  41ef38:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ef3c:	add	x1, x0, #0x5b0
  41ef40:	mov	x0, x4
  41ef44:	bl	402940 <fprintf@plt>
  41ef48:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41ef4c:	add	x0, x0, #0x7a8
  41ef50:	ldr	x4, [x0]
  41ef54:	ldr	x1, [sp, #128]
  41ef58:	mov	x0, #0x27ff                	// #10239
  41ef5c:	cmp	x1, x0
  41ef60:	b.le	41efb0 <ferror@plt+0x1c640>
  41ef64:	ldr	x1, [sp, #128]
  41ef68:	mov	w0, #0x9fffff              	// #10485759
  41ef6c:	cmp	x1, x0
  41ef70:	b.gt	41ef90 <ferror@plt+0x1c620>
  41ef74:	ldr	x0, [sp, #128]
  41ef78:	add	x1, x0, #0x3ff
  41ef7c:	cmp	x0, #0x0
  41ef80:	csel	x0, x1, x0, lt  // lt = tstop
  41ef84:	asr	x0, x0, #10
  41ef88:	mov	x1, x0
  41ef8c:	b	41efb4 <ferror@plt+0x1c644>
  41ef90:	ldr	x0, [sp, #128]
  41ef94:	mov	x1, #0xfffff               	// #1048575
  41ef98:	add	x1, x0, x1
  41ef9c:	cmp	x0, #0x0
  41efa0:	csel	x0, x1, x0, lt  // lt = tstop
  41efa4:	asr	x0, x0, #20
  41efa8:	mov	x1, x0
  41efac:	b	41efb4 <ferror@plt+0x1c644>
  41efb0:	ldr	x1, [sp, #128]
  41efb4:	ldr	x2, [sp, #128]
  41efb8:	mov	x0, #0x27ff                	// #10239
  41efbc:	cmp	x2, x0
  41efc0:	b.le	41efe4 <ferror@plt+0x1c674>
  41efc4:	ldr	x2, [sp, #128]
  41efc8:	mov	w0, #0x9fffff              	// #10485759
  41efcc:	cmp	x2, x0
  41efd0:	b.gt	41efdc <ferror@plt+0x1c66c>
  41efd4:	mov	w0, #0x6b                  	// #107
  41efd8:	b	41efe8 <ferror@plt+0x1c678>
  41efdc:	mov	w0, #0x4d                  	// #77
  41efe0:	b	41efe8 <ferror@plt+0x1c678>
  41efe4:	mov	w0, #0x20                  	// #32
  41efe8:	mov	w3, w0
  41efec:	mov	x2, x1
  41eff0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41eff4:	add	x1, x0, #0x5e0
  41eff8:	mov	x0, x4
  41effc:	bl	402940 <fprintf@plt>
  41f000:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f004:	add	x0, x0, #0x7a8
  41f008:	ldr	x4, [x0]
  41f00c:	ldr	x1, [sp, #120]
  41f010:	mov	x0, #0x27ff                	// #10239
  41f014:	cmp	x1, x0
  41f018:	b.le	41f068 <ferror@plt+0x1c6f8>
  41f01c:	ldr	x1, [sp, #120]
  41f020:	mov	w0, #0x9fffff              	// #10485759
  41f024:	cmp	x1, x0
  41f028:	b.gt	41f048 <ferror@plt+0x1c6d8>
  41f02c:	ldr	x0, [sp, #120]
  41f030:	add	x1, x0, #0x3ff
  41f034:	cmp	x0, #0x0
  41f038:	csel	x0, x1, x0, lt  // lt = tstop
  41f03c:	asr	x0, x0, #10
  41f040:	mov	x1, x0
  41f044:	b	41f06c <ferror@plt+0x1c6fc>
  41f048:	ldr	x0, [sp, #120]
  41f04c:	mov	x1, #0xfffff               	// #1048575
  41f050:	add	x1, x0, x1
  41f054:	cmp	x0, #0x0
  41f058:	csel	x0, x1, x0, lt  // lt = tstop
  41f05c:	asr	x0, x0, #20
  41f060:	mov	x1, x0
  41f064:	b	41f06c <ferror@plt+0x1c6fc>
  41f068:	ldr	x1, [sp, #120]
  41f06c:	ldr	x2, [sp, #120]
  41f070:	mov	x0, #0x27ff                	// #10239
  41f074:	cmp	x2, x0
  41f078:	b.le	41f09c <ferror@plt+0x1c72c>
  41f07c:	ldr	x2, [sp, #120]
  41f080:	mov	w0, #0x9fffff              	// #10485759
  41f084:	cmp	x2, x0
  41f088:	b.gt	41f094 <ferror@plt+0x1c724>
  41f08c:	mov	w0, #0x6b                  	// #107
  41f090:	b	41f0a0 <ferror@plt+0x1c730>
  41f094:	mov	w0, #0x4d                  	// #77
  41f098:	b	41f0a0 <ferror@plt+0x1c730>
  41f09c:	mov	w0, #0x20                  	// #32
  41f0a0:	mov	w3, w0
  41f0a4:	mov	x2, x1
  41f0a8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f0ac:	add	x1, x0, #0x610
  41f0b0:	mov	x0, x4
  41f0b4:	bl	402940 <fprintf@plt>
  41f0b8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f0bc:	add	x0, x0, #0x7a8
  41f0c0:	ldr	x4, [x0]
  41f0c4:	ldr	x1, [sp, #104]
  41f0c8:	mov	x0, #0x27ff                	// #10239
  41f0cc:	cmp	x1, x0
  41f0d0:	b.gt	41f0e0 <ferror@plt+0x1c770>
  41f0d4:	ldr	x0, [sp, #104]
  41f0d8:	mov	x1, x0
  41f0dc:	b	41f128 <ferror@plt+0x1c7b8>
  41f0e0:	ldr	x1, [sp, #104]
  41f0e4:	mov	w0, #0x9fffff              	// #10485759
  41f0e8:	cmp	x1, x0
  41f0ec:	b.gt	41f10c <ferror@plt+0x1c79c>
  41f0f0:	ldr	x0, [sp, #104]
  41f0f4:	add	x1, x0, #0x3ff
  41f0f8:	cmp	x0, #0x0
  41f0fc:	csel	x0, x1, x0, lt  // lt = tstop
  41f100:	asr	x0, x0, #10
  41f104:	mov	x1, x0
  41f108:	b	41f128 <ferror@plt+0x1c7b8>
  41f10c:	ldr	x0, [sp, #104]
  41f110:	mov	x1, #0xfffff               	// #1048575
  41f114:	add	x1, x0, x1
  41f118:	cmp	x0, #0x0
  41f11c:	csel	x0, x1, x0, lt  // lt = tstop
  41f120:	asr	x0, x0, #20
  41f124:	mov	x1, x0
  41f128:	ldr	x2, [sp, #104]
  41f12c:	mov	x0, #0x27ff                	// #10239
  41f130:	cmp	x2, x0
  41f134:	b.le	41f158 <ferror@plt+0x1c7e8>
  41f138:	ldr	x2, [sp, #104]
  41f13c:	mov	w0, #0x9fffff              	// #10485759
  41f140:	cmp	x2, x0
  41f144:	b.gt	41f150 <ferror@plt+0x1c7e0>
  41f148:	mov	w0, #0x6b                  	// #107
  41f14c:	b	41f15c <ferror@plt+0x1c7ec>
  41f150:	mov	w0, #0x4d                  	// #77
  41f154:	b	41f15c <ferror@plt+0x1c7ec>
  41f158:	mov	w0, #0x20                  	// #32
  41f15c:	mov	w3, w0
  41f160:	mov	x2, x1
  41f164:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f168:	add	x1, x0, #0x640
  41f16c:	mov	x0, x4
  41f170:	bl	402940 <fprintf@plt>
  41f174:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f178:	add	x0, x0, #0x7a8
  41f17c:	ldr	x4, [x0]
  41f180:	ldr	x1, [sp, #112]
  41f184:	mov	x0, #0x27ff                	// #10239
  41f188:	cmp	x1, x0
  41f18c:	b.gt	41f19c <ferror@plt+0x1c82c>
  41f190:	ldr	x0, [sp, #112]
  41f194:	mov	x1, x0
  41f198:	b	41f1e4 <ferror@plt+0x1c874>
  41f19c:	ldr	x1, [sp, #112]
  41f1a0:	mov	w0, #0x9fffff              	// #10485759
  41f1a4:	cmp	x1, x0
  41f1a8:	b.gt	41f1c8 <ferror@plt+0x1c858>
  41f1ac:	ldr	x0, [sp, #112]
  41f1b0:	add	x1, x0, #0x3ff
  41f1b4:	cmp	x0, #0x0
  41f1b8:	csel	x0, x1, x0, lt  // lt = tstop
  41f1bc:	asr	x0, x0, #10
  41f1c0:	mov	x1, x0
  41f1c4:	b	41f1e4 <ferror@plt+0x1c874>
  41f1c8:	ldr	x0, [sp, #112]
  41f1cc:	mov	x1, #0xfffff               	// #1048575
  41f1d0:	add	x1, x0, x1
  41f1d4:	cmp	x0, #0x0
  41f1d8:	csel	x0, x1, x0, lt  // lt = tstop
  41f1dc:	asr	x0, x0, #20
  41f1e0:	mov	x1, x0
  41f1e4:	ldr	x2, [sp, #112]
  41f1e8:	mov	x0, #0x27ff                	// #10239
  41f1ec:	cmp	x2, x0
  41f1f0:	b.le	41f214 <ferror@plt+0x1c8a4>
  41f1f4:	ldr	x2, [sp, #112]
  41f1f8:	mov	w0, #0x9fffff              	// #10485759
  41f1fc:	cmp	x2, x0
  41f200:	b.gt	41f20c <ferror@plt+0x1c89c>
  41f204:	mov	w0, #0x6b                  	// #107
  41f208:	b	41f218 <ferror@plt+0x1c8a8>
  41f20c:	mov	w0, #0x4d                  	// #77
  41f210:	b	41f218 <ferror@plt+0x1c8a8>
  41f214:	mov	w0, #0x20                  	// #32
  41f218:	mov	w3, w0
  41f21c:	mov	x2, x1
  41f220:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f224:	add	x1, x0, #0x670
  41f228:	mov	x0, x4
  41f22c:	bl	402940 <fprintf@plt>
  41f230:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f234:	add	x0, x0, #0x7a8
  41f238:	ldr	x4, [x0]
  41f23c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f240:	add	x0, x0, #0x9e8
  41f244:	ldr	x0, [x0]
  41f248:	ldr	w1, [x0, #124]
  41f24c:	mov	w0, #0x27ff                	// #10239
  41f250:	cmp	w1, w0
  41f254:	b.hi	41f270 <ferror@plt+0x1c900>  // b.pmore
  41f258:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f25c:	add	x0, x0, #0x9e8
  41f260:	ldr	x0, [x0]
  41f264:	ldr	w0, [x0, #124]
  41f268:	mov	w0, w0
  41f26c:	b	41f2c0 <ferror@plt+0x1c950>
  41f270:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f274:	add	x0, x0, #0x9e8
  41f278:	ldr	x0, [x0]
  41f27c:	ldr	w1, [x0, #124]
  41f280:	mov	w0, #0x9fffff              	// #10485759
  41f284:	cmp	w1, w0
  41f288:	b.hi	41f2a8 <ferror@plt+0x1c938>  // b.pmore
  41f28c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f290:	add	x0, x0, #0x9e8
  41f294:	ldr	x0, [x0]
  41f298:	ldr	w0, [x0, #124]
  41f29c:	lsr	w0, w0, #10
  41f2a0:	mov	w0, w0
  41f2a4:	b	41f2c0 <ferror@plt+0x1c950>
  41f2a8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f2ac:	add	x0, x0, #0x9e8
  41f2b0:	ldr	x0, [x0]
  41f2b4:	ldr	w0, [x0, #124]
  41f2b8:	lsr	w0, w0, #20
  41f2bc:	mov	w0, w0
  41f2c0:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f2c4:	add	x1, x1, #0x9e8
  41f2c8:	ldr	x1, [x1]
  41f2cc:	ldr	w2, [x1, #124]
  41f2d0:	mov	w1, #0x27ff                	// #10239
  41f2d4:	cmp	w2, w1
  41f2d8:	b.ls	41f308 <ferror@plt+0x1c998>  // b.plast
  41f2dc:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f2e0:	add	x1, x1, #0x9e8
  41f2e4:	ldr	x1, [x1]
  41f2e8:	ldr	w2, [x1, #124]
  41f2ec:	mov	w1, #0x9fffff              	// #10485759
  41f2f0:	cmp	w2, w1
  41f2f4:	b.hi	41f300 <ferror@plt+0x1c990>  // b.pmore
  41f2f8:	mov	w1, #0x6b                  	// #107
  41f2fc:	b	41f30c <ferror@plt+0x1c99c>
  41f300:	mov	w1, #0x4d                  	// #77
  41f304:	b	41f30c <ferror@plt+0x1c99c>
  41f308:	mov	w1, #0x20                  	// #32
  41f30c:	mov	w3, w1
  41f310:	mov	x2, x0
  41f314:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f318:	add	x1, x0, #0x6a0
  41f31c:	mov	x0, x4
  41f320:	bl	402940 <fprintf@plt>
  41f324:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f328:	add	x0, x0, #0x7a8
  41f32c:	ldr	x4, [x0]
  41f330:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f334:	add	x0, x0, #0x9e8
  41f338:	ldr	x0, [x0]
  41f33c:	ldr	w1, [x0, #128]
  41f340:	mov	w0, #0x27ff                	// #10239
  41f344:	cmp	w1, w0
  41f348:	b.hi	41f364 <ferror@plt+0x1c9f4>  // b.pmore
  41f34c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f350:	add	x0, x0, #0x9e8
  41f354:	ldr	x0, [x0]
  41f358:	ldr	w0, [x0, #128]
  41f35c:	mov	w0, w0
  41f360:	b	41f3b4 <ferror@plt+0x1ca44>
  41f364:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f368:	add	x0, x0, #0x9e8
  41f36c:	ldr	x0, [x0]
  41f370:	ldr	w1, [x0, #128]
  41f374:	mov	w0, #0x9fffff              	// #10485759
  41f378:	cmp	w1, w0
  41f37c:	b.hi	41f39c <ferror@plt+0x1ca2c>  // b.pmore
  41f380:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f384:	add	x0, x0, #0x9e8
  41f388:	ldr	x0, [x0]
  41f38c:	ldr	w0, [x0, #128]
  41f390:	lsr	w0, w0, #10
  41f394:	mov	w0, w0
  41f398:	b	41f3b4 <ferror@plt+0x1ca44>
  41f39c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f3a0:	add	x0, x0, #0x9e8
  41f3a4:	ldr	x0, [x0]
  41f3a8:	ldr	w0, [x0, #128]
  41f3ac:	lsr	w0, w0, #20
  41f3b0:	mov	w0, w0
  41f3b4:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f3b8:	add	x1, x1, #0x9e8
  41f3bc:	ldr	x1, [x1]
  41f3c0:	ldr	w2, [x1, #128]
  41f3c4:	mov	w1, #0x27ff                	// #10239
  41f3c8:	cmp	w2, w1
  41f3cc:	b.ls	41f3fc <ferror@plt+0x1ca8c>  // b.plast
  41f3d0:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f3d4:	add	x1, x1, #0x9e8
  41f3d8:	ldr	x1, [x1]
  41f3dc:	ldr	w2, [x1, #128]
  41f3e0:	mov	w1, #0x9fffff              	// #10485759
  41f3e4:	cmp	w2, w1
  41f3e8:	b.hi	41f3f4 <ferror@plt+0x1ca84>  // b.pmore
  41f3ec:	mov	w1, #0x6b                  	// #107
  41f3f0:	b	41f400 <ferror@plt+0x1ca90>
  41f3f4:	mov	w1, #0x4d                  	// #77
  41f3f8:	b	41f400 <ferror@plt+0x1ca90>
  41f3fc:	mov	w1, #0x20                  	// #32
  41f400:	mov	w3, w1
  41f404:	mov	x2, x0
  41f408:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f40c:	add	x1, x0, #0x6d0
  41f410:	mov	x0, x4
  41f414:	bl	402940 <fprintf@plt>
  41f418:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f41c:	add	x0, x0, #0x7a8
  41f420:	ldr	x0, [x0]
  41f424:	mov	x1, x0
  41f428:	mov	w0, #0xa                   	// #10
  41f42c:	bl	402400 <fputc@plt>
  41f430:	nop
  41f434:	ldp	x29, x30, [sp], #144
  41f438:	ret
  41f43c:	stp	x29, x30, [sp, #-48]!
  41f440:	mov	x29, sp
  41f444:	str	x0, [sp, #24]
  41f448:	str	w1, [sp, #20]
  41f44c:	ldr	x0, [sp, #24]
  41f450:	bl	4208dc <ferror@plt+0x1df6c>
  41f454:	sub	w0, w0, #0x1
  41f458:	ldr	w1, [sp, #20]
  41f45c:	cmp	w1, w0
  41f460:	cset	w0, eq  // eq = none
  41f464:	and	w0, w0, #0xff
  41f468:	cmp	w0, #0x0
  41f46c:	b.eq	41f47c <ferror@plt+0x1cb0c>  // b.none
  41f470:	ldr	x0, [sp, #24]
  41f474:	ldr	w0, [x0, #56]
  41f478:	b	41f4a0 <ferror@plt+0x1cb30>
  41f47c:	ldr	w0, [sp, #20]
  41f480:	add	w0, w0, #0x1
  41f484:	mov	w1, w0
  41f488:	ldr	x0, [sp, #24]
  41f48c:	bl	4208a8 <ferror@plt+0x1df38>
  41f490:	str	x0, [sp, #40]
  41f494:	ldr	x0, [sp, #40]
  41f498:	bl	420750 <ferror@plt+0x1dde0>
  41f49c:	nop
  41f4a0:	ldp	x29, x30, [sp], #48
  41f4a4:	ret
  41f4a8:	stp	x29, x30, [sp, #-32]!
  41f4ac:	mov	x29, sp
  41f4b0:	str	x0, [sp, #24]
  41f4b4:	str	w1, [sp, #20]
  41f4b8:	ldr	w2, [sp, #20]
  41f4bc:	mov	w0, #0x6667                	// #26215
  41f4c0:	movk	w0, #0x6666, lsl #16
  41f4c4:	smull	x0, w2, w0
  41f4c8:	lsr	x0, x0, #32
  41f4cc:	asr	w1, w0, #2
  41f4d0:	asr	w0, w2, #31
  41f4d4:	sub	w1, w1, w0
  41f4d8:	mov	w0, w1
  41f4dc:	lsl	w0, w0, #2
  41f4e0:	add	w0, w0, w1
  41f4e4:	lsl	w0, w0, #1
  41f4e8:	sub	w1, w2, w0
  41f4ec:	add	w0, w1, #0x30
  41f4f0:	ldr	x1, [sp, #24]
  41f4f4:	bl	402400 <fputc@plt>
  41f4f8:	nop
  41f4fc:	ldp	x29, x30, [sp], #32
  41f500:	ret
  41f504:	stp	x29, x30, [sp, #-64]!
  41f508:	mov	x29, sp
  41f50c:	str	x0, [sp, #40]
  41f510:	str	w1, [sp, #36]
  41f514:	str	x2, [sp, #24]
  41f518:	str	w3, [sp, #32]
  41f51c:	str	w4, [sp, #20]
  41f520:	str	w5, [sp, #16]
  41f524:	mov	w3, #0x20                  	// #32
  41f528:	ldr	w2, [sp, #36]
  41f52c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f530:	add	x1, x0, #0x700
  41f534:	ldr	x0, [sp, #40]
  41f538:	bl	402940 <fprintf@plt>
  41f53c:	ldr	x1, [sp, #40]
  41f540:	mov	w0, #0x7c                  	// #124
  41f544:	bl	402400 <fputc@plt>
  41f548:	mov	w0, #0x1                   	// #1
  41f54c:	str	w0, [sp, #60]
  41f550:	ldr	w1, [sp, #60]
  41f554:	ldr	w0, [sp, #20]
  41f558:	cmp	w1, w0
  41f55c:	b.ge	41f5ac <ferror@plt+0x1cc3c>  // b.tcont
  41f560:	ldr	x0, [sp, #24]
  41f564:	ldrb	w0, [x0, #7]
  41f568:	mov	w1, w0
  41f56c:	ldr	w0, [sp, #60]
  41f570:	lsl	w0, w0, w1
  41f574:	mov	w1, w0
  41f578:	ldr	w0, [sp, #32]
  41f57c:	add	w0, w0, w1
  41f580:	str	w0, [sp, #56]
  41f584:	ldr	w0, [sp, #16]
  41f588:	ldr	w1, [sp, #56]
  41f58c:	udiv	w0, w1, w0
  41f590:	mov	w1, w0
  41f594:	ldr	x0, [sp, #40]
  41f598:	bl	41f4a8 <ferror@plt+0x1cb38>
  41f59c:	ldr	w0, [sp, #60]
  41f5a0:	add	w0, w0, #0x1
  41f5a4:	str	w0, [sp, #60]
  41f5a8:	b	41f550 <ferror@plt+0x1cbe0>
  41f5ac:	ldr	x1, [sp, #40]
  41f5b0:	mov	w0, #0xa                   	// #10
  41f5b4:	bl	402400 <fputc@plt>
  41f5b8:	nop
  41f5bc:	ldp	x29, x30, [sp], #64
  41f5c0:	ret
  41f5c4:	stp	x29, x30, [sp, #-32]!
  41f5c8:	mov	x29, sp
  41f5cc:	str	x0, [sp, #24]
  41f5d0:	str	w1, [sp, #20]
  41f5d4:	str	w2, [sp, #16]
  41f5d8:	ldr	w3, [sp, #16]
  41f5dc:	ldr	w2, [sp, #20]
  41f5e0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f5e4:	add	x1, x0, #0x708
  41f5e8:	ldr	x0, [sp, #24]
  41f5ec:	bl	402940 <fprintf@plt>
  41f5f0:	nop
  41f5f4:	ldp	x29, x30, [sp], #32
  41f5f8:	ret
  41f5fc:	stp	x29, x30, [sp, #-48]!
  41f600:	mov	x29, sp
  41f604:	str	x0, [sp, #40]
  41f608:	str	x1, [sp, #32]
  41f60c:	str	w2, [sp, #28]
  41f610:	str	w3, [sp, #24]
  41f614:	ldr	x2, [sp, #32]
  41f618:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f61c:	add	x1, x0, #0x730
  41f620:	ldr	x0, [sp, #40]
  41f624:	bl	402940 <fprintf@plt>
  41f628:	ldr	w2, [sp, #24]
  41f62c:	ldr	w1, [sp, #28]
  41f630:	ldr	x0, [sp, #40]
  41f634:	bl	41f5c4 <ferror@plt+0x1cc54>
  41f638:	ldr	x1, [sp, #40]
  41f63c:	mov	w0, #0xa                   	// #10
  41f640:	bl	402400 <fputc@plt>
  41f644:	nop
  41f648:	ldp	x29, x30, [sp], #48
  41f64c:	ret
  41f650:	stp	x29, x30, [sp, #-224]!
  41f654:	mov	x29, sp
  41f658:	stp	x19, x20, [sp, #16]
  41f65c:	str	x21, [sp, #32]
  41f660:	str	x0, [sp, #56]
  41f664:	mov	w3, #0x2                   	// #2
  41f668:	mov	w2, #0x0                   	// #0
  41f66c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f670:	add	x1, x0, #0x738
  41f674:	ldr	x0, [sp, #56]
  41f678:	bl	41f5fc <ferror@plt+0x1cc8c>
  41f67c:	str	wzr, [sp, #220]
  41f680:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f684:	add	x0, x0, #0x9e8
  41f688:	ldr	x0, [x0]
  41f68c:	bl	4208dc <ferror@plt+0x1df6c>
  41f690:	mov	w1, w0
  41f694:	ldr	w0, [sp, #220]
  41f698:	cmp	w0, w1
  41f69c:	cset	w0, cc  // cc = lo, ul, last
  41f6a0:	and	w0, w0, #0xff
  41f6a4:	cmp	w0, #0x0
  41f6a8:	b.eq	41fb7c <ferror@plt+0x1d20c>  // b.none
  41f6ac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f6b0:	add	x0, x0, #0x9e8
  41f6b4:	ldr	x0, [x0]
  41f6b8:	ldr	w1, [sp, #220]
  41f6bc:	bl	41f43c <ferror@plt+0x1cacc>
  41f6c0:	str	w0, [sp, #148]
  41f6c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f6c8:	add	x0, x0, #0x9e8
  41f6cc:	ldr	x0, [x0]
  41f6d0:	ldr	w1, [sp, #220]
  41f6d4:	bl	4208a8 <ferror@plt+0x1df38>
  41f6d8:	str	x0, [sp, #136]
  41f6dc:	ldr	w2, [sp, #220]
  41f6e0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f6e4:	add	x1, x0, #0x750
  41f6e8:	ldr	x0, [sp, #56]
  41f6ec:	bl	402940 <fprintf@plt>
  41f6f0:	ldr	x0, [sp, #136]
  41f6f4:	bl	420750 <ferror@plt+0x1dde0>
  41f6f8:	ldr	w2, [sp, #148]
  41f6fc:	mov	w1, w0
  41f700:	ldr	x0, [sp, #56]
  41f704:	bl	41f5c4 <ferror@plt+0x1cc54>
  41f708:	ldr	x0, [sp, #136]
  41f70c:	bl	420780 <ferror@plt+0x1de10>
  41f710:	mov	x2, x0
  41f714:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f718:	add	x1, x0, #0x768
  41f71c:	ldr	x0, [sp, #56]
  41f720:	bl	402940 <fprintf@plt>
  41f724:	ldr	x0, [sp, #136]
  41f728:	bl	420768 <ferror@plt+0x1ddf8>
  41f72c:	mov	w2, w0
  41f730:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f734:	add	x1, x0, #0x778
  41f738:	ldr	x0, [sp, #56]
  41f73c:	bl	402940 <fprintf@plt>
  41f740:	ldr	x0, [sp, #136]
  41f744:	ldrb	w0, [x0, #6]
  41f748:	mov	w2, w0
  41f74c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f750:	add	x1, x0, #0x790
  41f754:	ldr	x0, [sp, #56]
  41f758:	bl	402940 <fprintf@plt>
  41f75c:	ldr	x0, [sp, #136]
  41f760:	ldrb	w0, [x0, #6]
  41f764:	mov	w1, w0
  41f768:	ldr	x0, [sp, #136]
  41f76c:	ldrb	w0, [x0, #7]
  41f770:	sub	w0, w1, w0
  41f774:	mov	w2, w0
  41f778:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f77c:	add	x1, x0, #0x7b0
  41f780:	ldr	x0, [sp, #56]
  41f784:	bl	402940 <fprintf@plt>
  41f788:	ldr	x0, [sp, #136]
  41f78c:	ldrb	w0, [x0, #7]
  41f790:	mov	w2, w0
  41f794:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f798:	add	x1, x0, #0x7c8
  41f79c:	ldr	x0, [sp, #56]
  41f7a0:	bl	402940 <fprintf@plt>
  41f7a4:	ldr	x0, [sp, #136]
  41f7a8:	ldrb	w0, [x0, #4]
  41f7ac:	cmp	w0, #0x4
  41f7b0:	b.eq	41f830 <ferror@plt+0x1cec0>  // b.none
  41f7b4:	cmp	w0, #0x4
  41f7b8:	b.gt	41f840 <ferror@plt+0x1ced0>
  41f7bc:	cmp	w0, #0x3
  41f7c0:	b.eq	41f820 <ferror@plt+0x1ceb0>  // b.none
  41f7c4:	cmp	w0, #0x3
  41f7c8:	b.gt	41f840 <ferror@plt+0x1ced0>
  41f7cc:	cmp	w0, #0x2
  41f7d0:	b.eq	41f810 <ferror@plt+0x1cea0>  // b.none
  41f7d4:	cmp	w0, #0x2
  41f7d8:	b.gt	41f840 <ferror@plt+0x1ced0>
  41f7dc:	cmp	w0, #0x0
  41f7e0:	b.eq	41f7f0 <ferror@plt+0x1ce80>  // b.none
  41f7e4:	cmp	w0, #0x1
  41f7e8:	b.eq	41f800 <ferror@plt+0x1ce90>  // b.none
  41f7ec:	b	41f840 <ferror@plt+0x1ced0>
  41f7f0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f7f4:	add	x0, x0, #0x7e0
  41f7f8:	str	x0, [sp, #208]
  41f7fc:	b	41f84c <ferror@plt+0x1cedc>
  41f800:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f804:	add	x0, x0, #0x7f0
  41f808:	str	x0, [sp, #208]
  41f80c:	b	41f84c <ferror@plt+0x1cedc>
  41f810:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f814:	add	x0, x0, #0x800
  41f818:	str	x0, [sp, #208]
  41f81c:	b	41f84c <ferror@plt+0x1cedc>
  41f820:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f824:	add	x0, x0, #0x810
  41f828:	str	x0, [sp, #208]
  41f82c:	b	41f84c <ferror@plt+0x1cedc>
  41f830:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f834:	add	x0, x0, #0x828
  41f838:	str	x0, [sp, #208]
  41f83c:	b	41f84c <ferror@plt+0x1cedc>
  41f840:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f844:	add	x0, x0, #0x838
  41f848:	str	x0, [sp, #208]
  41f84c:	ldr	x0, [sp, #136]
  41f850:	ldrb	w0, [x0, #4]
  41f854:	ldr	x3, [sp, #208]
  41f858:	mov	w2, w0
  41f85c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f860:	add	x1, x0, #0x840
  41f864:	ldr	x0, [sp, #56]
  41f868:	bl	402940 <fprintf@plt>
  41f86c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f870:	add	x0, x0, #0x9e8
  41f874:	ldr	x0, [x0]
  41f878:	ldr	x1, [sp, #136]
  41f87c:	bl	443ab0 <ferror@plt+0x41140>
  41f880:	str	x0, [sp, #128]
  41f884:	ldr	x0, [sp, #136]
  41f888:	bl	409b58 <ferror@plt+0x71e8>
  41f88c:	mov	w2, w0
  41f890:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f894:	add	x1, x0, #0x858
  41f898:	ldr	x0, [sp, #56]
  41f89c:	bl	402940 <fprintf@plt>
  41f8a0:	ldr	x0, [sp, #128]
  41f8a4:	cmp	x0, #0x0
  41f8a8:	b.eq	41f8e8 <ferror@plt+0x1cf78>  // b.none
  41f8ac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f8b0:	add	x0, x0, #0x9e8
  41f8b4:	ldr	x0, [x0]
  41f8b8:	ldr	x0, [x0]
  41f8bc:	ldr	x1, [sp, #128]
  41f8c0:	sub	x0, x1, x0
  41f8c4:	asr	x1, x0, #3
  41f8c8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41f8cc:	movk	x0, #0xaaab
  41f8d0:	mul	x0, x1, x0
  41f8d4:	mov	w2, w0
  41f8d8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f8dc:	add	x1, x0, #0x878
  41f8e0:	ldr	x0, [sp, #56]
  41f8e4:	bl	402940 <fprintf@plt>
  41f8e8:	ldr	x1, [sp, #56]
  41f8ec:	mov	w0, #0xa                   	// #10
  41f8f0:	bl	402400 <fputc@plt>
  41f8f4:	ldr	x0, [sp, #136]
  41f8f8:	bl	420750 <ferror@plt+0x1dde0>
  41f8fc:	str	w0, [sp, #204]
  41f900:	ldr	w1, [sp, #204]
  41f904:	ldr	w0, [sp, #148]
  41f908:	cmp	w1, w0
  41f90c:	b.cs	41fb60 <ferror@plt+0x1d1f0>  // b.hs, b.nlast
  41f910:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f914:	add	x0, x0, #0x9e8
  41f918:	ldr	x0, [x0]
  41f91c:	ldr	w1, [sp, #204]
  41f920:	bl	443894 <ferror@plt+0x40f24>
  41f924:	and	w0, w0, #0xff
  41f928:	eor	w0, w0, #0x1
  41f92c:	and	w0, w0, #0xff
  41f930:	cmp	w0, #0x0
  41f934:	b.eq	41f950 <ferror@plt+0x1cfe0>  // b.none
  41f938:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f93c:	add	x2, x0, #0x890
  41f940:	mov	w1, #0x454                 	// #1108
  41f944:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f948:	add	x0, x0, #0x2f8
  41f94c:	bl	4099a4 <ferror@plt+0x7034>
  41f950:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41f954:	add	x0, x0, #0x9e8
  41f958:	ldr	x0, [x0]
  41f95c:	add	x1, sp, #0x48
  41f960:	mov	x8, x1
  41f964:	ldr	w2, [sp, #204]
  41f968:	ldr	x1, [sp, #136]
  41f96c:	bl	445da4 <ferror@plt+0x43434>
  41f970:	ldr	w0, [sp, #84]
  41f974:	cmp	w0, #0x0
  41f978:	b.ne	41fb38 <ferror@plt+0x1d1c8>  // b.any
  41f97c:	ldr	x0, [sp, #72]
  41f980:	ldr	w1, [sp, #80]
  41f984:	bl	41e4b0 <ferror@plt+0x1bb40>
  41f988:	stp	x0, x1, [sp, #104]
  41f98c:	add	x0, sp, #0x68
  41f990:	bl	4102bc <ferror@plt+0xd94c>
  41f994:	and	w0, w0, #0xff
  41f998:	eor	w0, w0, #0x1
  41f99c:	and	w0, w0, #0xff
  41f9a0:	cmp	w0, #0x0
  41f9a4:	b.ne	41fb60 <ferror@plt+0x1d1f0>  // b.any
  41f9a8:	ldr	x19, [sp, #72]
  41f9ac:	ldr	w20, [sp, #80]
  41f9b0:	add	x0, sp, #0x68
  41f9b4:	bl	4102e0 <ferror@plt+0xd970>
  41f9b8:	mov	w21, w0
  41f9bc:	add	x0, sp, #0x68
  41f9c0:	bl	4102f8 <ferror@plt+0xd988>
  41f9c4:	mov	x6, x0
  41f9c8:	mov	w5, w21
  41f9cc:	ldr	w4, [sp, #204]
  41f9d0:	mov	w3, w20
  41f9d4:	mov	x2, x19
  41f9d8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41f9dc:	add	x1, x0, #0x8a8
  41f9e0:	ldr	x0, [sp, #56]
  41f9e4:	bl	402940 <fprintf@plt>
  41f9e8:	ldr	x0, [sp, #136]
  41f9ec:	ldrb	w0, [x0, #6]
  41f9f0:	mov	w1, w0
  41f9f4:	mov	w0, #0x1                   	// #1
  41f9f8:	lsl	w0, w0, w1
  41f9fc:	sub	w0, w0, #0x1
  41fa00:	sxtw	x0, w0
  41fa04:	str	x0, [sp, #192]
  41fa08:	add	x0, sp, #0x68
  41fa0c:	bl	4102e0 <ferror@plt+0xd970>
  41fa10:	mov	x1, x0
  41fa14:	ldr	x0, [sp, #192]
  41fa18:	cmp	x0, x1
  41fa1c:	cset	w0, hi  // hi = pmore
  41fa20:	and	w0, w0, #0xff
  41fa24:	cmp	w0, #0x0
  41fa28:	b.eq	41fa3c <ferror@plt+0x1d0cc>  // b.none
  41fa2c:	add	x0, sp, #0x68
  41fa30:	bl	4102e0 <ferror@plt+0xd970>
  41fa34:	add	x0, x0, #0x1
  41fa38:	str	x0, [sp, #192]
  41fa3c:	ldr	w0, [sp, #80]
  41fa40:	bl	407f5c <ferror@plt+0x55ec>
  41fa44:	str	w0, [sp, #188]
  41fa48:	ldr	w0, [sp, #188]
  41fa4c:	cmp	w0, #0x2
  41fa50:	b.gt	41fa5c <ferror@plt+0x1d0ec>
  41fa54:	mov	w0, #0x3                   	// #3
  41fa58:	str	w0, [sp, #188]
  41fa5c:	ldr	w0, [sp, #204]
  41fa60:	bl	407f5c <ferror@plt+0x55ec>
  41fa64:	str	w0, [sp, #184]
  41fa68:	ldr	w0, [sp, #184]
  41fa6c:	cmp	w0, #0x4
  41fa70:	b.gt	41fa7c <ferror@plt+0x1d10c>
  41fa74:	mov	w0, #0x5                   	// #5
  41fa78:	str	w0, [sp, #184]
  41fa7c:	ldr	x0, [sp, #72]
  41fa80:	bl	402330 <strlen@plt>
  41fa84:	mov	w1, w0
  41fa88:	ldr	w0, [sp, #188]
  41fa8c:	add	w1, w1, w0
  41fa90:	ldr	w0, [sp, #184]
  41fa94:	add	w0, w1, w0
  41fa98:	add	w0, w0, #0x6
  41fa9c:	str	w0, [sp, #124]
  41faa0:	ldr	w0, [sp, #148]
  41faa4:	cmp	w0, #0x3e7
  41faa8:	b.ls	41facc <ferror@plt+0x1d15c>  // b.plast
  41faac:	ldr	x0, [sp, #192]
  41fab0:	mov	w5, #0x3e8                 	// #1000
  41fab4:	mov	w4, w0
  41fab8:	ldr	w3, [sp, #204]
  41fabc:	ldr	x2, [sp, #136]
  41fac0:	ldr	w1, [sp, #124]
  41fac4:	ldr	x0, [sp, #56]
  41fac8:	bl	41f504 <ferror@plt+0x1cb94>
  41facc:	ldr	w0, [sp, #148]
  41fad0:	cmp	w0, #0x63
  41fad4:	b.ls	41faf8 <ferror@plt+0x1d188>  // b.plast
  41fad8:	ldr	x0, [sp, #192]
  41fadc:	mov	w5, #0x64                  	// #100
  41fae0:	mov	w4, w0
  41fae4:	ldr	w3, [sp, #204]
  41fae8:	ldr	x2, [sp, #136]
  41faec:	ldr	w1, [sp, #124]
  41faf0:	ldr	x0, [sp, #56]
  41faf4:	bl	41f504 <ferror@plt+0x1cb94>
  41faf8:	ldr	x0, [sp, #192]
  41fafc:	mov	w5, #0xa                   	// #10
  41fb00:	mov	w4, w0
  41fb04:	ldr	w3, [sp, #204]
  41fb08:	ldr	x2, [sp, #136]
  41fb0c:	ldr	w1, [sp, #124]
  41fb10:	ldr	x0, [sp, #56]
  41fb14:	bl	41f504 <ferror@plt+0x1cb94>
  41fb18:	ldr	x0, [sp, #192]
  41fb1c:	mov	w5, #0x1                   	// #1
  41fb20:	mov	w4, w0
  41fb24:	ldr	w3, [sp, #204]
  41fb28:	ldr	x2, [sp, #136]
  41fb2c:	ldr	w1, [sp, #124]
  41fb30:	ldr	x0, [sp, #56]
  41fb34:	bl	41f504 <ferror@plt+0x1cb94>
  41fb38:	ldr	x0, [sp, #136]
  41fb3c:	ldrb	w0, [x0, #7]
  41fb40:	mov	w1, w0
  41fb44:	mov	w0, #0x1                   	// #1
  41fb48:	lsl	w0, w0, w1
  41fb4c:	mov	w1, w0
  41fb50:	ldr	w0, [sp, #204]
  41fb54:	add	w0, w0, w1
  41fb58:	str	w0, [sp, #204]
  41fb5c:	b	41f900 <ferror@plt+0x1cf90>
  41fb60:	ldr	x1, [sp, #56]
  41fb64:	mov	w0, #0xa                   	// #10
  41fb68:	bl	402400 <fputc@plt>
  41fb6c:	ldr	w0, [sp, #220]
  41fb70:	add	w0, w0, #0x1
  41fb74:	str	w0, [sp, #220]
  41fb78:	b	41f680 <ferror@plt+0x1cd10>
  41fb7c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41fb80:	add	x0, x0, #0x9e8
  41fb84:	ldr	x0, [x0]
  41fb88:	ldr	w19, [x0, #56]
  41fb8c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41fb90:	add	x0, x0, #0x9e8
  41fb94:	ldr	x0, [x0]
  41fb98:	bl	420964 <ferror@plt+0x1dff4>
  41fb9c:	mov	w3, w0
  41fba0:	mov	w2, w19
  41fba4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fba8:	add	x1, x0, #0x8c0
  41fbac:	ldr	x0, [sp, #56]
  41fbb0:	bl	41f5fc <ferror@plt+0x1cc8c>
  41fbb4:	str	wzr, [sp, #180]
  41fbb8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41fbbc:	add	x0, x0, #0x9e8
  41fbc0:	ldr	x0, [x0]
  41fbc4:	bl	420924 <ferror@plt+0x1dfb4>
  41fbc8:	mov	w1, w0
  41fbcc:	ldr	w0, [sp, #180]
  41fbd0:	cmp	w0, w1
  41fbd4:	cset	w0, cc  // cc = lo, ul, last
  41fbd8:	and	w0, w0, #0xff
  41fbdc:	cmp	w0, #0x0
  41fbe0:	b.eq	41fe54 <ferror@plt+0x1d4e4>  // b.none
  41fbe4:	mov	w0, #0x1                   	// #1
  41fbe8:	strb	w0, [sp, #175]
  41fbec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41fbf0:	add	x0, x0, #0x9e8
  41fbf4:	ldr	x0, [x0]
  41fbf8:	bl	420924 <ferror@plt+0x1dfb4>
  41fbfc:	mov	w1, w0
  41fc00:	ldr	w0, [sp, #180]
  41fc04:	sub	w0, w1, w0
  41fc08:	sub	w0, w0, #0x1
  41fc0c:	str	w0, [sp, #168]
  41fc10:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  41fc14:	add	x0, x0, #0x9e8
  41fc18:	ldr	x0, [x0]
  41fc1c:	ldr	w1, [sp, #168]
  41fc20:	bl	4208fc <ferror@plt+0x1df8c>
  41fc24:	str	x0, [sp, #160]
  41fc28:	ldr	x0, [sp, #160]
  41fc2c:	bl	445134 <ferror@plt+0x427c4>
  41fc30:	mov	x19, x0
  41fc34:	ldr	x0, [sp, #160]
  41fc38:	bl	420798 <ferror@plt+0x1de28>
  41fc3c:	mov	w4, w0
  41fc40:	mov	x3, x19
  41fc44:	ldr	w2, [sp, #168]
  41fc48:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fc4c:	add	x1, x0, #0x8d8
  41fc50:	ldr	x0, [sp, #56]
  41fc54:	bl	402940 <fprintf@plt>
  41fc58:	ldr	x0, [sp, #160]
  41fc5c:	ldr	w20, [x0]
  41fc60:	ldr	x0, [sp, #160]
  41fc64:	ldr	w19, [x0]
  41fc68:	ldr	x0, [sp, #160]
  41fc6c:	bl	420798 <ferror@plt+0x1de28>
  41fc70:	add	w0, w19, w0
  41fc74:	mov	w2, w0
  41fc78:	mov	w1, w20
  41fc7c:	ldr	x0, [sp, #56]
  41fc80:	bl	41f5c4 <ferror@plt+0x1cc54>
  41fc84:	ldr	x0, [sp, #160]
  41fc88:	bl	4207c8 <ferror@plt+0x1de58>
  41fc8c:	mov	w19, w0
  41fc90:	ldr	x0, [sp, #160]
  41fc94:	bl	4207c8 <ferror@plt+0x1de58>
  41fc98:	mov	w2, w0
  41fc9c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fca0:	add	x1, x0, #0x8f8
  41fca4:	mov	w0, w19
  41fca8:	bl	4086d4 <ferror@plt+0x5d64>
  41fcac:	ldr	x0, [sp, #160]
  41fcb0:	ldr	w0, [x0]
  41fcb4:	mov	w2, w0
  41fcb8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fcbc:	add	x1, x0, #0x918
  41fcc0:	ldr	x0, [sp, #56]
  41fcc4:	bl	402940 <fprintf@plt>
  41fcc8:	ldr	x3, [sp, #56]
  41fccc:	mov	x2, #0x13                  	// #19
  41fcd0:	mov	x1, #0x1                   	// #1
  41fcd4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fcd8:	add	x0, x0, #0x938
  41fcdc:	bl	402770 <fwrite@plt>
  41fce0:	str	wzr, [sp, #176]
  41fce4:	ldr	x0, [sp, #160]
  41fce8:	bl	420798 <ferror@plt+0x1de28>
  41fcec:	mov	w1, w0
  41fcf0:	ldr	w0, [sp, #176]
  41fcf4:	cmp	w0, w1
  41fcf8:	cset	w0, cc  // cc = lo, ul, last
  41fcfc:	and	w0, w0, #0xff
  41fd00:	cmp	w0, #0x0
  41fd04:	b.eq	41fe38 <ferror@plt+0x1d4c8>  // b.none
  41fd08:	ldr	x0, [sp, #160]
  41fd0c:	bl	4207b0 <ferror@plt+0x1de40>
  41fd10:	mov	x1, x0
  41fd14:	ldr	w0, [sp, #176]
  41fd18:	lsl	w0, w0, #1
  41fd1c:	mov	w0, w0
  41fd20:	lsl	x0, x0, #2
  41fd24:	add	x0, x1, x0
  41fd28:	ldr	w0, [x0]
  41fd2c:	str	w0, [sp, #156]
  41fd30:	ldr	x0, [sp, #160]
  41fd34:	bl	4207b0 <ferror@plt+0x1de40>
  41fd38:	mov	x1, x0
  41fd3c:	ldr	w0, [sp, #176]
  41fd40:	lsl	w0, w0, #1
  41fd44:	add	w0, w0, #0x1
  41fd48:	mov	w0, w0
  41fd4c:	lsl	x0, x0, #2
  41fd50:	add	x0, x1, x0
  41fd54:	ldr	w0, [x0]
  41fd58:	str	w0, [sp, #152]
  41fd5c:	ldr	w4, [sp, #152]
  41fd60:	ldr	w3, [sp, #156]
  41fd64:	ldr	w2, [sp, #176]
  41fd68:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fd6c:	add	x1, x0, #0x950
  41fd70:	ldr	x0, [sp, #56]
  41fd74:	bl	402940 <fprintf@plt>
  41fd78:	ldr	w1, [sp, #156]
  41fd7c:	ldr	w0, [sp, #152]
  41fd80:	cmp	w1, w0
  41fd84:	b.ne	41fdf8 <ferror@plt+0x1d488>  // b.any
  41fd88:	ldr	x0, [sp, #160]
  41fd8c:	bl	420750 <ferror@plt+0x1dde0>
  41fd90:	mov	w1, w0
  41fd94:	ldr	w0, [sp, #156]
  41fd98:	cmp	w0, w1
  41fd9c:	cset	w0, cc  // cc = lo, ul, last
  41fda0:	and	w0, w0, #0xff
  41fda4:	cmp	w0, #0x0
  41fda8:	b.eq	41fdc8 <ferror@plt+0x1d458>  // b.none
  41fdac:	ldr	w3, [sp, #156]
  41fdb0:	ldr	w2, [sp, #176]
  41fdb4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fdb8:	add	x1, x0, #0x960
  41fdbc:	ldr	w0, [sp, #156]
  41fdc0:	bl	4086d4 <ferror@plt+0x5d64>
  41fdc4:	b	41fe28 <ferror@plt+0x1d4b8>
  41fdc8:	ldr	x0, [sp, #160]
  41fdcc:	bl	420750 <ferror@plt+0x1dde0>
  41fdd0:	mov	w1, w0
  41fdd4:	ldr	w0, [sp, #156]
  41fdd8:	sub	w0, w0, w1
  41fddc:	mov	w3, w0
  41fde0:	ldr	w2, [sp, #156]
  41fde4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fde8:	add	x1, x0, #0x990
  41fdec:	ldr	x0, [sp, #56]
  41fdf0:	bl	402940 <fprintf@plt>
  41fdf4:	b	41fe28 <ferror@plt+0x1d4b8>
  41fdf8:	ldr	w3, [sp, #156]
  41fdfc:	ldr	w2, [sp, #176]
  41fe00:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fe04:	add	x1, x0, #0x9c8
  41fe08:	ldr	w0, [sp, #156]
  41fe0c:	bl	4086d4 <ferror@plt+0x5d64>
  41fe10:	ldr	w3, [sp, #152]
  41fe14:	ldr	w2, [sp, #176]
  41fe18:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fe1c:	add	x1, x0, #0x9e8
  41fe20:	ldr	w0, [sp, #156]
  41fe24:	bl	4086d4 <ferror@plt+0x5d64>
  41fe28:	ldr	w0, [sp, #176]
  41fe2c:	add	w0, w0, #0x1
  41fe30:	str	w0, [sp, #176]
  41fe34:	b	41fce4 <ferror@plt+0x1d374>
  41fe38:	ldr	x1, [sp, #56]
  41fe3c:	mov	w0, #0xa                   	// #10
  41fe40:	bl	402400 <fputc@plt>
  41fe44:	ldr	w0, [sp, #180]
  41fe48:	add	w0, w0, #0x1
  41fe4c:	str	w0, [sp, #180]
  41fe50:	b	41fbb8 <ferror@plt+0x1d248>
  41fe54:	mov	w3, #0x80000000            	// #-2147483648
  41fe58:	mov	w2, #0x7fffffff            	// #2147483647
  41fe5c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fe60:	add	x1, x0, #0xa08
  41fe64:	ldr	x0, [sp, #56]
  41fe68:	bl	41f5fc <ferror@plt+0x1cc8c>
  41fe6c:	mov	w3, #0xffffffff            	// #-1
  41fe70:	mov	w2, #0x80000000            	// #-2147483648
  41fe74:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41fe78:	add	x1, x0, #0xa18
  41fe7c:	ldr	x0, [sp, #56]
  41fe80:	bl	41f5fc <ferror@plt+0x1cc8c>
  41fe84:	nop
  41fe88:	ldp	x19, x20, [sp, #16]
  41fe8c:	ldr	x21, [sp, #32]
  41fe90:	ldp	x29, x30, [sp], #224
  41fe94:	ret
  41fe98:	stp	x29, x30, [sp, #-64]!
  41fe9c:	mov	x29, sp
  41fea0:	str	x0, [sp, #40]
  41fea4:	str	w1, [sp, #36]
  41fea8:	str	x2, [sp, #24]
  41feac:	ldr	x0, [sp, #40]
  41feb0:	ldr	w1, [sp, #36]
  41feb4:	str	w1, [x0]
  41feb8:	ldrsw	x0, [sp, #36]
  41febc:	bl	420cb8 <ferror@plt+0x1e348>
  41fec0:	mov	x1, x0
  41fec4:	ldr	x0, [sp, #40]
  41fec8:	str	x1, [x0, #8]
  41fecc:	str	wzr, [sp, #60]
  41fed0:	ldr	w1, [sp, #60]
  41fed4:	ldr	w0, [sp, #36]
  41fed8:	cmp	w1, w0
  41fedc:	b.ge	41ff1c <ferror@plt+0x1d5ac>  // b.tcont
  41fee0:	ldrsw	x0, [sp, #60]
  41fee4:	lsl	x0, x0, #2
  41fee8:	ldr	x1, [sp, #24]
  41feec:	add	x1, x1, x0
  41fef0:	ldr	x0, [sp, #40]
  41fef4:	ldr	x2, [x0, #8]
  41fef8:	ldrsw	x0, [sp, #60]
  41fefc:	lsl	x0, x0, #2
  41ff00:	add	x0, x2, x0
  41ff04:	ldr	w1, [x1]
  41ff08:	str	w1, [x0]
  41ff0c:	ldr	w0, [sp, #60]
  41ff10:	add	w0, w0, #0x1
  41ff14:	str	w0, [sp, #60]
  41ff18:	b	41fed0 <ferror@plt+0x1d560>
  41ff1c:	nop
  41ff20:	ldp	x29, x30, [sp], #64
  41ff24:	ret
  41ff28:	stp	x29, x30, [sp, #-32]!
  41ff2c:	mov	x29, sp
  41ff30:	str	x0, [sp, #24]
  41ff34:	mov	w1, #0x0                   	// #0
  41ff38:	mov	x0, #0x40                  	// #64
  41ff3c:	bl	420d1c <ferror@plt+0x1e3ac>
  41ff40:	mov	x1, x0
  41ff44:	ldr	x0, [sp, #24]
  41ff48:	str	x1, [x0]
  41ff4c:	nop
  41ff50:	ldp	x29, x30, [sp], #32
  41ff54:	ret
  41ff58:	stp	x29, x30, [sp, #-80]!
  41ff5c:	mov	x29, sp
  41ff60:	str	x19, [sp, #16]
  41ff64:	str	x0, [sp, #56]
  41ff68:	str	w1, [sp, #52]
  41ff6c:	str	x2, [sp, #40]
  41ff70:	ldr	w0, [sp, #52]
  41ff74:	cmp	w0, #0x1
  41ff78:	b.gt	41ff94 <ferror@plt+0x1d624>
  41ff7c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ff80:	add	x2, x0, #0xa30
  41ff84:	mov	w1, #0x4f6                 	// #1270
  41ff88:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ff8c:	add	x0, x0, #0x2f8
  41ff90:	bl	4099a4 <ferror@plt+0x7034>
  41ff94:	ldr	x0, [sp, #40]
  41ff98:	cmp	x0, #0x0
  41ff9c:	b.ne	41ffb8 <ferror@plt+0x1d648>  // b.any
  41ffa0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ffa4:	add	x2, x0, #0xa30
  41ffa8:	mov	w1, #0x4f7                 	// #1271
  41ffac:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  41ffb0:	add	x0, x0, #0x2f8
  41ffb4:	bl	4099a4 <ferror@plt+0x7034>
  41ffb8:	ldr	x0, [sp, #40]
  41ffbc:	ldr	w0, [x0]
  41ffc0:	bl	4200dc <ferror@plt+0x1d76c>
  41ffc4:	str	w0, [sp, #76]
  41ffc8:	bl	420d60 <ferror@plt+0x1e3f0>
  41ffcc:	mov	x1, x0
  41ffd0:	mov	x0, #0x10                  	// #16
  41ffd4:	bl	409ab8 <ferror@plt+0x7148>
  41ffd8:	mov	x19, x0
  41ffdc:	ldr	x2, [sp, #40]
  41ffe0:	ldr	w1, [sp, #52]
  41ffe4:	mov	x0, x19
  41ffe8:	bl	41fe98 <ferror@plt+0x1d528>
  41ffec:	str	x19, [sp, #64]
  41fff0:	ldr	x0, [sp, #56]
  41fff4:	ldr	x0, [x0]
  41fff8:	add	x2, sp, #0x40
  41fffc:	add	x1, sp, #0x4c
  420000:	bl	420db4 <ferror@plt+0x1e444>
  420004:	nop
  420008:	ldr	x19, [sp, #16]
  42000c:	ldp	x29, x30, [sp], #80
  420010:	ret
  420014:	stp	x29, x30, [sp, #-64]!
  420018:	mov	x29, sp
  42001c:	str	x0, [sp, #40]
  420020:	str	w1, [sp, #36]
  420024:	str	x2, [sp, #24]
  420028:	str	x3, [sp, #16]
  42002c:	ldr	x0, [sp, #24]
  420030:	cmp	x0, #0x0
  420034:	b.ne	420050 <ferror@plt+0x1d6e0>  // b.any
  420038:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42003c:	add	x2, x0, #0xa50
  420040:	mov	w1, #0x50d                 	// #1293
  420044:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420048:	add	x0, x0, #0x2f8
  42004c:	bl	4099a4 <ferror@plt+0x7034>
  420050:	ldr	x0, [sp, #16]
  420054:	cmp	x0, #0x0
  420058:	b.ne	420074 <ferror@plt+0x1d704>  // b.any
  42005c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420060:	add	x2, x0, #0xa50
  420064:	mov	w1, #0x50e                 	// #1294
  420068:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42006c:	add	x0, x0, #0x2f8
  420070:	bl	4099a4 <ferror@plt+0x7034>
  420074:	ldr	w0, [sp, #36]
  420078:	bl	4200dc <ferror@plt+0x1d76c>
  42007c:	str	w0, [sp, #52]
  420080:	ldr	x0, [sp, #40]
  420084:	ldr	x0, [x0]
  420088:	add	x1, sp, #0x34
  42008c:	bl	420e48 <ferror@plt+0x1e4d8>
  420090:	str	x0, [sp, #56]
  420094:	ldr	x0, [sp, #56]
  420098:	cmp	x0, #0x0
  42009c:	b.ne	4200a8 <ferror@plt+0x1d738>  // b.any
  4200a0:	mov	w0, #0x0                   	// #0
  4200a4:	b	4200d4 <ferror@plt+0x1d764>
  4200a8:	ldr	x0, [sp, #56]
  4200ac:	ldr	x0, [x0]
  4200b0:	ldr	w1, [x0]
  4200b4:	ldr	x0, [sp, #24]
  4200b8:	str	w1, [x0]
  4200bc:	ldr	x0, [sp, #56]
  4200c0:	ldr	x0, [x0]
  4200c4:	ldr	x1, [x0, #8]
  4200c8:	ldr	x0, [sp, #16]
  4200cc:	str	x1, [x0]
  4200d0:	mov	w0, #0x1                   	// #1
  4200d4:	ldp	x29, x30, [sp], #64
  4200d8:	ret
  4200dc:	stp	x29, x30, [sp, #-32]!
  4200e0:	mov	x29, sp
  4200e4:	str	w0, [sp, #28]
  4200e8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4200ec:	add	x0, x0, #0x9e8
  4200f0:	ldr	x0, [x0]
  4200f4:	mov	x3, #0x0                   	// #0
  4200f8:	mov	w2, #0x1                   	// #1
  4200fc:	ldr	w1, [sp, #28]
  420100:	bl	44594c <ferror@plt+0x42fdc>
  420104:	str	w0, [sp, #28]
  420108:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  42010c:	add	x0, x0, #0x9e8
  420110:	ldr	x0, [x0]
  420114:	ldr	w1, [sp, #28]
  420118:	bl	44378c <ferror@plt+0x40e1c>
  42011c:	str	w0, [sp, #28]
  420120:	ldr	w0, [sp, #28]
  420124:	ldp	x29, x30, [sp], #32
  420128:	ret
  42012c:	stp	x29, x30, [sp, #-288]!
  420130:	mov	x29, sp
  420134:	str	x19, [sp, #16]
  420138:	str	x0, [sp, #56]
  42013c:	str	x1, [sp, #48]
  420140:	str	w2, [sp, #44]
  420144:	str	w3, [sp, #40]
  420148:	str	x4, [sp, #32]
  42014c:	ldr	x0, [sp, #56]
  420150:	cmp	x0, #0x0
  420154:	b.ne	420170 <ferror@plt+0x1d800>  // b.any
  420158:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42015c:	add	x2, x0, #0xa70
  420160:	mov	w1, #0x551                 	// #1361
  420164:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420168:	add	x0, x0, #0x2f8
  42016c:	bl	4099a4 <ferror@plt+0x7034>
  420170:	ldr	w0, [sp, #44]
  420174:	cmp	w0, #0x0
  420178:	b.ne	420188 <ferror@plt+0x1d818>  // b.any
  42017c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420180:	add	x19, x0, #0xa90
  420184:	b	4205bc <ferror@plt+0x1dc4c>
  420188:	ldr	x0, [sp, #56]
  42018c:	bl	4300dc <ferror@plt+0x2d76c>
  420190:	ldrb	w0, [x0, #45]
  420194:	cmp	w0, #0x2
  420198:	cset	w0, ne  // ne = any
  42019c:	and	w0, w0, #0xff
  4201a0:	cmp	w0, #0x0
  4201a4:	b.eq	4201b4 <ferror@plt+0x1d844>  // b.none
  4201a8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4201ac:	add	x19, x0, #0xaa8
  4201b0:	b	4205bc <ferror@plt+0x1dc4c>
  4201b4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4201b8:	add	x0, x0, #0x9e8
  4201bc:	ldr	x0, [x0]
  4201c0:	ldrb	w0, [x0, #116]
  4201c4:	cmp	w0, #0x0
  4201c8:	b.eq	4201d8 <ferror@plt+0x1d868>  // b.none
  4201cc:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4201d0:	add	x19, x0, #0xac8
  4201d4:	b	4205bc <ferror@plt+0x1dc4c>
  4201d8:	mov	w0, #0x1                   	// #1
  4201dc:	str	w0, [sp, #252]
  4201e0:	add	x0, sp, #0x2c
  4201e4:	str	x0, [sp, #240]
  4201e8:	ldr	x0, [sp, #48]
  4201ec:	cmp	x0, #0x0
  4201f0:	b.eq	420214 <ferror@plt+0x1d8a4>  // b.none
  4201f4:	ldr	w0, [sp, #44]
  4201f8:	add	x2, sp, #0xf0
  4201fc:	add	x1, sp, #0xfc
  420200:	mov	x3, x2
  420204:	mov	x2, x1
  420208:	mov	w1, w0
  42020c:	ldr	x0, [sp, #48]
  420210:	bl	420014 <ferror@plt+0x1d6a4>
  420214:	ldr	w1, [sp, #252]
  420218:	add	x0, sp, #0xe8
  42021c:	bl	420a88 <ferror@plt+0x1e118>
  420220:	ldr	w0, [sp, #252]
  420224:	sxtw	x1, w0
  420228:	add	x0, sp, #0xe0
  42022c:	bl	420f48 <ferror@plt+0x1e5d8>
  420230:	str	wzr, [sp, #284]
  420234:	ldr	w0, [sp, #252]
  420238:	ldr	w1, [sp, #284]
  42023c:	cmp	w1, w0
  420240:	b.ge	420554 <ferror@plt+0x1dbe4>  // b.tcont
  420244:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  420248:	add	x0, x0, #0x9e8
  42024c:	ldr	x2, [x0]
  420250:	ldr	x1, [sp, #240]
  420254:	ldrsw	x0, [sp, #284]
  420258:	lsl	x0, x0, #2
  42025c:	add	x0, x1, x0
  420260:	ldr	w0, [x0]
  420264:	mov	w1, w0
  420268:	mov	x0, x2
  42026c:	bl	44378c <ferror@plt+0x40e1c>
  420270:	str	x0, [sp, #216]
  420274:	ldr	w19, [sp, #216]
  420278:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  42027c:	add	x0, x0, #0x9e8
  420280:	ldr	x0, [x0]
  420284:	bl	420964 <ferror@plt+0x1dff4>
  420288:	cmp	w19, w0
  42028c:	cset	w0, cs  // cs = hs, nlast
  420290:	and	w0, w0, #0xff
  420294:	cmp	w0, #0x0
  420298:	b.eq	4202b8 <ferror@plt+0x1d948>  // b.none
  42029c:	ldr	w1, [sp, #216]
  4202a0:	ldr	w0, [sp, #220]
  4202a4:	cmp	w1, w0
  4202a8:	b.eq	4202f0 <ferror@plt+0x1d980>  // b.none
  4202ac:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4202b0:	add	x19, x0, #0xae0
  4202b4:	b	4205ac <ferror@plt+0x1dc3c>
  4202b8:	ldr	w1, [sp, #216]
  4202bc:	mov	w0, #0x5fffffff            	// #1610612735
  4202c0:	cmp	w1, w0
  4202c4:	b.ls	4202d4 <ferror@plt+0x1d964>  // b.plast
  4202c8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4202cc:	add	x19, x0, #0xaf0
  4202d0:	b	4205ac <ferror@plt+0x1dc3c>
  4202d4:	ldr	w1, [sp, #220]
  4202d8:	mov	w0, #0x5fffffff            	// #1610612735
  4202dc:	cmp	w1, w0
  4202e0:	b.ls	4202f0 <ferror@plt+0x1d980>  // b.plast
  4202e4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4202e8:	add	x19, x0, #0xb28
  4202ec:	b	4205ac <ferror@plt+0x1dc3c>
  4202f0:	ldr	w0, [sp, #216]
  4202f4:	add	x1, sp, #0x48
  4202f8:	mov	x8, x1
  4202fc:	mov	w1, #0x1                   	// #1
  420300:	bl	41e63c <ferror@plt+0x1bccc>
  420304:	ldr	w0, [sp, #220]
  420308:	add	x1, sp, #0x68
  42030c:	mov	x8, x1
  420310:	mov	w1, #0x2                   	// #2
  420314:	bl	41e63c <ferror@plt+0x1bccc>
  420318:	ldr	x1, [sp, #72]
  42031c:	ldr	x0, [sp, #104]
  420320:	cmp	x1, x0
  420324:	b.eq	420334 <ferror@plt+0x1d9c4>  // b.none
  420328:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42032c:	add	x19, x0, #0xb60
  420330:	b	4205ac <ferror@plt+0x1dc3c>
  420334:	ldr	w1, [sp, #80]
  420338:	ldr	w0, [sp, #112]
  42033c:	cmp	w1, w0
  420340:	b.eq	420350 <ferror@plt+0x1d9e0>  // b.none
  420344:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420348:	add	x19, x0, #0xb88
  42034c:	b	4205ac <ferror@plt+0x1dc3c>
  420350:	ldr	w1, [sp, #84]
  420354:	ldr	w0, [sp, #116]
  420358:	cmp	w1, w0
  42035c:	b.le	42036c <ferror@plt+0x1d9fc>
  420360:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420364:	add	x19, x0, #0xbb0
  420368:	b	4205ac <ferror@plt+0x1dc3c>
  42036c:	ldr	x0, [sp, #72]
  420370:	ldr	w1, [sp, #80]
  420374:	bl	41e4b0 <ferror@plt+0x1bb40>
  420378:	stp	x0, x1, [sp, #200]
  42037c:	add	x0, sp, #0xc8
  420380:	bl	4102bc <ferror@plt+0xd94c>
  420384:	and	w0, w0, #0xff
  420388:	eor	w0, w0, #0x1
  42038c:	and	w0, w0, #0xff
  420390:	cmp	w0, #0x0
  420394:	b.eq	4203a4 <ferror@plt+0x1da34>  // b.none
  420398:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42039c:	add	x19, x0, #0xbd0
  4203a0:	b	4205ac <ferror@plt+0x1dc3c>
  4203a4:	ldr	w1, [sp, #116]
  4203a8:	ldr	w0, [sp, #84]
  4203ac:	sub	w0, w1, w0
  4203b0:	add	w0, w0, #0x1
  4203b4:	sxtw	x0, w0
  4203b8:	str	x0, [sp, #272]
  4203bc:	add	x0, sp, #0xc8
  4203c0:	bl	4102e0 <ferror@plt+0xd970>
  4203c4:	mov	x2, x0
  4203c8:	ldr	w0, [sp, #84]
  4203cc:	sub	w0, w0, #0x1
  4203d0:	sxtw	x1, w0
  4203d4:	ldr	x0, [sp, #272]
  4203d8:	add	x0, x1, x0
  4203dc:	cmp	x2, x0
  4203e0:	cset	w0, cc  // cc = lo, ul, last
  4203e4:	and	w0, w0, #0xff
  4203e8:	cmp	w0, #0x0
  4203ec:	b.eq	4203fc <ferror@plt+0x1da8c>  // b.none
  4203f0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4203f4:	add	x19, x0, #0xbf0
  4203f8:	b	4205ac <ferror@plt+0x1dc3c>
  4203fc:	ldr	w0, [sp, #84]
  420400:	sub	w1, w0, #0x1
  420404:	ldr	x0, [sp, #272]
  420408:	mov	w2, w0
  42040c:	add	x0, sp, #0xc8
  420410:	bl	410310 <ferror@plt+0xd9a0>
  420414:	stp	x0, x1, [sp, #184]
  420418:	ldr	x0, [sp, #272]
  42041c:	str	w0, [sp, #168]
  420420:	add	x0, sp, #0xb8
  420424:	bl	4209d0 <ferror@plt+0x1e060>
  420428:	str	x0, [sp, #176]
  42042c:	add	x1, sp, #0xa8
  420430:	add	x0, sp, #0xe8
  420434:	bl	420f90 <ferror@plt+0x1e620>
  420438:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  42043c:	add	x0, x0, #0x9e8
  420440:	ldr	x0, [x0]
  420444:	ldr	w1, [sp, #216]
  420448:	add	x2, sp, #0xa0
  42044c:	mov	x3, x2
  420450:	mov	w2, #0x1                   	// #1
  420454:	bl	44594c <ferror@plt+0x42fdc>
  420458:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  42045c:	add	x0, x0, #0x9e8
  420460:	ldr	x0, [x0]
  420464:	ldr	w1, [sp, #220]
  420468:	add	x2, sp, #0x98
  42046c:	mov	x3, x2
  420470:	mov	w2, #0x1                   	// #1
  420474:	bl	44594c <ferror@plt+0x42fdc>
  420478:	ldr	x0, [sp, #160]
  42047c:	cmp	x0, #0x0
  420480:	b.eq	420490 <ferror@plt+0x1db20>  // b.none
  420484:	ldr	x0, [sp, #152]
  420488:	cmp	x0, #0x0
  42048c:	b.ne	42049c <ferror@plt+0x1db2c>  // b.any
  420490:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420494:	add	x19, x0, #0xc08
  420498:	b	4205ac <ferror@plt+0x1dc3c>
  42049c:	ldr	x1, [sp, #160]
  4204a0:	ldr	x0, [sp, #152]
  4204a4:	cmp	x1, x0
  4204a8:	b.eq	4204d0 <ferror@plt+0x1db60>  // b.none
  4204ac:	ldr	x0, [sp, #160]
  4204b0:	ldr	x1, [x0, #8]
  4204b4:	ldr	x0, [sp, #152]
  4204b8:	ldr	x0, [x0, #8]
  4204bc:	cmp	x1, x0
  4204c0:	b.eq	4204d0 <ferror@plt+0x1db60>  // b.none
  4204c4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4204c8:	add	x19, x0, #0xc28
  4204cc:	b	4205ac <ferror@plt+0x1dc3c>
  4204d0:	ldr	x0, [sp, #160]
  4204d4:	ldr	x1, [x0, #8]
  4204d8:	ldr	x0, [sp, #72]
  4204dc:	cmp	x1, x0
  4204e0:	b.eq	4204f0 <ferror@plt+0x1db80>  // b.none
  4204e4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4204e8:	add	x19, x0, #0xc60
  4204ec:	b	4205ac <ferror@plt+0x1dc3c>
  4204f0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4204f4:	add	x0, x0, #0x9e8
  4204f8:	ldr	x0, [x0]
  4204fc:	ldr	x1, [sp, #152]
  420500:	ldr	w2, [sp, #80]
  420504:	mov	w4, w2
  420508:	ldr	w2, [sp, #84]
  42050c:	mov	w3, w2
  420510:	mov	w2, w4
  420514:	bl	44475c <ferror@plt+0x41dec>
  420518:	str	w0, [sp, #268]
  42051c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  420520:	add	x0, x0, #0x9e8
  420524:	ldr	x1, [x0]
  420528:	add	x0, sp, #0x88
  42052c:	mov	x2, x1
  420530:	ldr	w1, [sp, #268]
  420534:	bl	42aebc <ferror@plt+0x2854c>
  420538:	add	x1, sp, #0x88
  42053c:	add	x0, sp, #0xe0
  420540:	bl	420fc4 <ferror@plt+0x1e654>
  420544:	ldr	w0, [sp, #284]
  420548:	add	w0, w0, #0x1
  42054c:	str	w0, [sp, #284]
  420550:	b	420234 <ferror@plt+0x1d8c4>
  420554:	add	x0, sp, #0xe8
  420558:	bl	420ff8 <ferror@plt+0x1e688>
  42055c:	mov	x19, x0
  420560:	add	x0, sp, #0xe0
  420564:	bl	42102c <ferror@plt+0x1e6bc>
  420568:	mov	x1, x0
  42056c:	ldr	w0, [sp, #252]
  420570:	sxtw	x0, w0
  420574:	ldr	w5, [sp, #40]
  420578:	ldr	x4, [sp, #32]
  42057c:	mov	x3, x0
  420580:	mov	x2, x1
  420584:	mov	x1, x19
  420588:	ldr	x0, [sp, #56]
  42058c:	bl	42a25c <ferror@plt+0x278ec>
  420590:	str	x0, [sp, #256]
  420594:	ldr	x0, [sp, #256]
  420598:	cmp	x0, #0x0
  42059c:	b.eq	4205a8 <ferror@plt+0x1dc38>  // b.none
  4205a0:	ldr	x19, [sp, #256]
  4205a4:	b	4205ac <ferror@plt+0x1dc3c>
  4205a8:	mov	x19, #0x0                   	// #0
  4205ac:	add	x0, sp, #0xe0
  4205b0:	bl	420f70 <ferror@plt+0x1e600>
  4205b4:	add	x0, sp, #0xe8
  4205b8:	bl	420ab0 <ferror@plt+0x1e140>
  4205bc:	mov	x0, x19
  4205c0:	ldr	x19, [sp, #16]
  4205c4:	ldp	x29, x30, [sp], #288
  4205c8:	ret
  4205cc:	stp	x29, x30, [sp, #-112]!
  4205d0:	mov	x29, sp
  4205d4:	stp	x19, x20, [sp, #16]
  4205d8:	str	x0, [sp, #72]
  4205dc:	str	x1, [sp, #64]
  4205e0:	str	w2, [sp, #60]
  4205e4:	str	w3, [sp, #56]
  4205e8:	str	w4, [sp, #52]
  4205ec:	str	w5, [sp, #48]
  4205f0:	str	w6, [sp, #44]
  4205f4:	str	x7, [sp, #32]
  4205f8:	ldr	x0, [sp, #32]
  4205fc:	cmp	x0, #0x0
  420600:	b.ne	42061c <ferror@plt+0x1dcac>  // b.any
  420604:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420608:	add	x2, x0, #0xc90
  42060c:	mov	w1, #0x5fa                 	// #1530
  420610:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420614:	add	x0, x0, #0x2f8
  420618:	bl	4099a4 <ferror@plt+0x7034>
  42061c:	add	x0, sp, #0x58
  420620:	bl	425b10 <ferror@plt+0x231a0>
  420624:	add	x0, sp, #0x58
  420628:	mov	x4, x0
  42062c:	ldr	w3, [sp, #56]
  420630:	ldr	w2, [sp, #60]
  420634:	ldr	x1, [sp, #64]
  420638:	ldr	x0, [sp, #72]
  42063c:	bl	42012c <ferror@plt+0x1d7bc>
  420640:	str	x0, [sp, #104]
  420644:	ldr	x0, [sp, #104]
  420648:	cmp	x0, #0x0
  42064c:	b.eq	420658 <ferror@plt+0x1dce8>  // b.none
  420650:	ldr	x19, [sp, #104]
  420654:	b	420738 <ferror@plt+0x1ddc8>
  420658:	add	x0, sp, #0x58
  42065c:	bl	420a00 <ferror@plt+0x1e090>
  420660:	mov	w1, w0
  420664:	ldr	w0, [sp, #52]
  420668:	cmp	w0, w1
  42066c:	cset	w0, ge  // ge = tcont
  420670:	and	w0, w0, #0xff
  420674:	cmp	w0, #0x0
  420678:	b.eq	420688 <ferror@plt+0x1dd18>  // b.none
  42067c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  420680:	add	x19, x0, #0xcb0
  420684:	b	420738 <ferror@plt+0x1ddc8>
  420688:	add	x0, sp, #0x58
  42068c:	bl	420a00 <ferror@plt+0x1e090>
  420690:	mov	w1, w0
  420694:	ldr	w0, [sp, #48]
  420698:	cmp	w0, w1
  42069c:	cset	w0, ge  // ge = tcont
  4206a0:	and	w0, w0, #0xff
  4206a4:	cmp	w0, #0x0
  4206a8:	b.eq	4206b8 <ferror@plt+0x1dd48>  // b.none
  4206ac:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4206b0:	add	x19, x0, #0xcc8
  4206b4:	b	420738 <ferror@plt+0x1ddc8>
  4206b8:	add	x0, sp, #0x58
  4206bc:	bl	420a00 <ferror@plt+0x1e090>
  4206c0:	mov	w1, w0
  4206c4:	ldr	w0, [sp, #44]
  4206c8:	cmp	w0, w1
  4206cc:	cset	w0, ge  // ge = tcont
  4206d0:	and	w0, w0, #0xff
  4206d4:	cmp	w0, #0x0
  4206d8:	b.eq	4206e8 <ferror@plt+0x1dd78>  // b.none
  4206dc:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4206e0:	add	x19, x0, #0xce0
  4206e4:	b	420738 <ferror@plt+0x1ddc8>
  4206e8:	add	x0, sp, #0x58
  4206ec:	ldr	w1, [sp, #52]
  4206f0:	bl	420a18 <ferror@plt+0x1e0a8>
  4206f4:	mov	w19, w0
  4206f8:	add	x0, sp, #0x58
  4206fc:	ldr	w1, [sp, #48]
  420700:	bl	420a18 <ferror@plt+0x1e0a8>
  420704:	mov	w20, w0
  420708:	add	x0, sp, #0x58
  42070c:	ldr	w1, [sp, #44]
  420710:	bl	420a18 <ferror@plt+0x1e0a8>
  420714:	lsr	x0, x0, #32
  420718:	mov	w2, w0
  42071c:	mov	w1, w20
  420720:	mov	w0, w19
  420724:	bl	41e720 <ferror@plt+0x1bdb0>
  420728:	mov	w1, w0
  42072c:	ldr	x0, [sp, #32]
  420730:	str	w1, [x0]
  420734:	mov	x19, #0x0                   	// #0
  420738:	add	x0, sp, #0x58
  42073c:	bl	425b64 <ferror@plt+0x231f4>
  420740:	mov	x0, x19
  420744:	ldp	x19, x20, [sp, #16]
  420748:	ldp	x29, x30, [sp], #112
  42074c:	ret
  420750:	sub	sp, sp, #0x10
  420754:	str	x0, [sp, #8]
  420758:	ldr	x0, [sp, #8]
  42075c:	ldr	w0, [x0]
  420760:	add	sp, sp, #0x10
  420764:	ret
  420768:	sub	sp, sp, #0x10
  42076c:	str	x0, [sp, #8]
  420770:	ldr	x0, [sp, #8]
  420774:	ldr	w0, [x0, #16]
  420778:	add	sp, sp, #0x10
  42077c:	ret
  420780:	sub	sp, sp, #0x10
  420784:	str	x0, [sp, #8]
  420788:	ldr	x0, [sp, #8]
  42078c:	ldr	x0, [x0, #8]
  420790:	add	sp, sp, #0x10
  420794:	ret
  420798:	sub	sp, sp, #0x10
  42079c:	str	x0, [sp, #8]
  4207a0:	ldr	x0, [sp, #8]
  4207a4:	ldr	w0, [x0, #4]
  4207a8:	add	sp, sp, #0x10
  4207ac:	ret
  4207b0:	sub	sp, sp, #0x10
  4207b4:	str	x0, [sp, #8]
  4207b8:	ldr	x0, [sp, #8]
  4207bc:	ldr	x0, [x0, #16]
  4207c0:	add	sp, sp, #0x10
  4207c4:	ret
  4207c8:	sub	sp, sp, #0x10
  4207cc:	str	x0, [sp, #8]
  4207d0:	ldr	x0, [sp, #8]
  4207d4:	ldr	w0, [x0, #24]
  4207d8:	add	sp, sp, #0x10
  4207dc:	ret
  4207e0:	sub	sp, sp, #0x10
  4207e4:	str	x0, [sp, #8]
  4207e8:	strb	w1, [sp, #7]
  4207ec:	ldrb	w0, [sp, #7]
  4207f0:	cmp	w0, #0x0
  4207f4:	b.eq	420804 <ferror@plt+0x1de94>  // b.none
  4207f8:	ldr	x0, [sp, #8]
  4207fc:	ldr	w0, [x0, #36]
  420800:	b	42080c <ferror@plt+0x1de9c>
  420804:	ldr	x0, [sp, #8]
  420808:	ldr	w0, [x0, #12]
  42080c:	add	sp, sp, #0x10
  420810:	ret
  420814:	sub	sp, sp, #0x10
  420818:	str	x0, [sp, #8]
  42081c:	strb	w1, [sp, #7]
  420820:	str	w2, [sp]
  420824:	ldrb	w0, [sp, #7]
  420828:	cmp	w0, #0x0
  42082c:	b.eq	420848 <ferror@plt+0x1ded8>  // b.none
  420830:	ldr	x0, [sp, #8]
  420834:	ldr	x1, [x0, #24]
  420838:	ldrsw	x0, [sp]
  42083c:	lsl	x0, x0, #5
  420840:	add	x0, x1, x0
  420844:	b	420868 <ferror@plt+0x1def8>
  420848:	ldr	x0, [sp, #8]
  42084c:	ldr	x2, [x0]
  420850:	ldrsw	x1, [sp]
  420854:	mov	x0, x1
  420858:	lsl	x0, x0, #1
  42085c:	add	x0, x0, x1
  420860:	lsl	x0, x0, #3
  420864:	add	x0, x2, x0
  420868:	add	sp, sp, #0x10
  42086c:	ret
  420870:	stp	x29, x30, [sp, #-32]!
  420874:	mov	x29, sp
  420878:	str	x0, [sp, #24]
  42087c:	strb	w1, [sp, #23]
  420880:	ldrb	w1, [sp, #23]
  420884:	ldr	x0, [sp, #24]
  420888:	bl	4207e0 <ferror@plt+0x1de70>
  42088c:	sub	w0, w0, #0x1
  420890:	mov	w2, w0
  420894:	ldrb	w1, [sp, #23]
  420898:	ldr	x0, [sp, #24]
  42089c:	bl	420814 <ferror@plt+0x1dea4>
  4208a0:	ldp	x29, x30, [sp], #32
  4208a4:	ret
  4208a8:	sub	sp, sp, #0x10
  4208ac:	str	x0, [sp, #8]
  4208b0:	str	w1, [sp, #4]
  4208b4:	ldr	x0, [sp, #8]
  4208b8:	ldr	x2, [x0]
  4208bc:	ldrsw	x1, [sp, #4]
  4208c0:	mov	x0, x1
  4208c4:	lsl	x0, x0, #1
  4208c8:	add	x0, x0, x1
  4208cc:	lsl	x0, x0, #3
  4208d0:	add	x0, x2, x0
  4208d4:	add	sp, sp, #0x10
  4208d8:	ret
  4208dc:	stp	x29, x30, [sp, #-32]!
  4208e0:	mov	x29, sp
  4208e4:	str	x0, [sp, #24]
  4208e8:	mov	w1, #0x0                   	// #0
  4208ec:	ldr	x0, [sp, #24]
  4208f0:	bl	4207e0 <ferror@plt+0x1de70>
  4208f4:	ldp	x29, x30, [sp], #32
  4208f8:	ret
  4208fc:	sub	sp, sp, #0x10
  420900:	str	x0, [sp, #8]
  420904:	str	w1, [sp, #4]
  420908:	ldr	x0, [sp, #8]
  42090c:	ldr	x1, [x0, #24]
  420910:	ldrsw	x0, [sp, #4]
  420914:	lsl	x0, x0, #5
  420918:	add	x0, x1, x0
  42091c:	add	sp, sp, #0x10
  420920:	ret
  420924:	stp	x29, x30, [sp, #-32]!
  420928:	mov	x29, sp
  42092c:	str	x0, [sp, #24]
  420930:	mov	w1, #0x1                   	// #1
  420934:	ldr	x0, [sp, #24]
  420938:	bl	4207e0 <ferror@plt+0x1de70>
  42093c:	ldp	x29, x30, [sp], #32
  420940:	ret
  420944:	stp	x29, x30, [sp, #-32]!
  420948:	mov	x29, sp
  42094c:	str	x0, [sp, #24]
  420950:	mov	w1, #0x1                   	// #1
  420954:	ldr	x0, [sp, #24]
  420958:	bl	420870 <ferror@plt+0x1df00>
  42095c:	ldp	x29, x30, [sp], #32
  420960:	ret
  420964:	stp	x29, x30, [sp, #-32]!
  420968:	mov	x29, sp
  42096c:	str	x0, [sp, #24]
  420970:	ldr	x0, [sp, #24]
  420974:	bl	420924 <ferror@plt+0x1dfb4>
  420978:	cmp	w0, #0x0
  42097c:	b.eq	420990 <ferror@plt+0x1e020>  // b.none
  420980:	ldr	x0, [sp, #24]
  420984:	bl	420944 <ferror@plt+0x1dfd4>
  420988:	bl	420750 <ferror@plt+0x1dde0>
  42098c:	b	420994 <ferror@plt+0x1e024>
  420990:	mov	w0, #0x80000000            	// #-2147483648
  420994:	ldp	x29, x30, [sp], #32
  420998:	ret
  42099c:	stp	x29, x30, [sp, #-48]!
  4209a0:	mov	x29, sp
  4209a4:	str	x0, [sp, #40]
  4209a8:	str	w1, [sp, #36]
  4209ac:	str	x2, [sp, #24]
  4209b0:	str	x3, [sp, #16]
  4209b4:	ldr	x3, [sp, #16]
  4209b8:	ldr	x2, [sp, #24]
  4209bc:	ldr	w1, [sp, #36]
  4209c0:	ldr	x0, [sp, #40]
  4209c4:	bl	44336c <ferror@plt+0x409fc>
  4209c8:	ldp	x29, x30, [sp], #48
  4209cc:	ret
  4209d0:	stp	x29, x30, [sp, #-32]!
  4209d4:	mov	x29, sp
  4209d8:	str	x0, [sp, #24]
  4209dc:	ldr	x0, [sp, #24]
  4209e0:	ldr	x2, [x0]
  4209e4:	ldr	x0, [sp, #24]
  4209e8:	ldr	x0, [x0, #8]
  4209ec:	mov	x1, x0
  4209f0:	mov	x0, x2
  4209f4:	bl	46f94c <_obstack_memory_used@@Base+0x3e8>
  4209f8:	ldp	x29, x30, [sp], #32
  4209fc:	ret
  420a00:	sub	sp, sp, #0x10
  420a04:	str	x0, [sp, #8]
  420a08:	ldr	x0, [sp, #8]
  420a0c:	ldr	w0, [x0, #8]
  420a10:	add	sp, sp, #0x10
  420a14:	ret
  420a18:	sub	sp, sp, #0x10
  420a1c:	str	x0, [sp, #8]
  420a20:	str	w1, [sp, #4]
  420a24:	ldr	x0, [sp, #8]
  420a28:	ldr	x1, [x0]
  420a2c:	ldrsw	x0, [sp, #4]
  420a30:	lsl	x0, x0, #3
  420a34:	add	x0, x1, x0
  420a38:	ldr	x0, [x0]
  420a3c:	add	sp, sp, #0x10
  420a40:	ret
  420a44:	sub	sp, sp, #0x20
  420a48:	str	x0, [sp, #24]
  420a4c:	str	x1, [sp, #16]
  420a50:	str	x2, [sp, #8]
  420a54:	str	x3, [sp]
  420a58:	ldr	x0, [sp, #24]
  420a5c:	ldr	x1, [sp, #16]
  420a60:	str	x1, [x0]
  420a64:	ldr	x0, [sp, #24]
  420a68:	ldr	x1, [sp, #8]
  420a6c:	str	x1, [x0, #8]
  420a70:	ldr	x0, [sp, #24]
  420a74:	ldr	x1, [sp]
  420a78:	str	x1, [x0, #16]
  420a7c:	nop
  420a80:	add	sp, sp, #0x20
  420a84:	ret
  420a88:	stp	x29, x30, [sp, #-32]!
  420a8c:	mov	x29, sp
  420a90:	str	x0, [sp, #24]
  420a94:	str	w1, [sp, #20]
  420a98:	ldr	x0, [sp, #24]
  420a9c:	ldrsw	x1, [sp, #20]
  420aa0:	bl	420eac <ferror@plt+0x1e53c>
  420aa4:	nop
  420aa8:	ldp	x29, x30, [sp], #32
  420aac:	ret
  420ab0:	stp	x29, x30, [sp, #-48]!
  420ab4:	mov	x29, sp
  420ab8:	str	x0, [sp, #24]
  420abc:	str	wzr, [sp, #44]
  420ac0:	ldr	x0, [sp, #24]
  420ac4:	ldr	w1, [sp, #44]
  420ac8:	add	x2, sp, #0x20
  420acc:	bl	420ef4 <ferror@plt+0x1e584>
  420ad0:	and	w0, w0, #0xff
  420ad4:	cmp	w0, #0x0
  420ad8:	b.eq	420af8 <ferror@plt+0x1e188>  // b.none
  420adc:	ldr	x0, [sp, #32]
  420ae0:	ldr	x0, [x0, #8]
  420ae4:	bl	402730 <free@plt>
  420ae8:	ldr	w0, [sp, #44]
  420aec:	add	w0, w0, #0x1
  420af0:	str	w0, [sp, #44]
  420af4:	b	420ac0 <ferror@plt+0x1e150>
  420af8:	ldr	x0, [sp, #24]
  420afc:	bl	420ed4 <ferror@plt+0x1e564>
  420b00:	nop
  420b04:	ldp	x29, x30, [sp], #48
  420b08:	ret
  420b0c:	stp	x29, x30, [sp, #-32]!
  420b10:	mov	x29, sp
  420b14:	str	x0, [sp, #24]
  420b18:	str	w1, [sp, #20]
  420b1c:	ldr	x0, [sp, #24]
  420b20:	ldr	x0, [x0]
  420b24:	cmp	x0, #0x0
  420b28:	b.eq	420b3c <ferror@plt+0x1e1cc>  // b.none
  420b2c:	ldr	x0, [sp, #24]
  420b30:	ldr	x0, [x0]
  420b34:	ldr	w1, [sp, #20]
  420b38:	bl	421060 <ferror@plt+0x1e6f0>
  420b3c:	nop
  420b40:	ldp	x29, x30, [sp], #32
  420b44:	ret
  420b48:	stp	x29, x30, [sp, #-32]!
  420b4c:	mov	x29, sp
  420b50:	str	x0, [sp, #24]
  420b54:	str	w1, [sp, #20]
  420b58:	ldr	x0, [sp, #24]
  420b5c:	str	xzr, [x0]
  420b60:	ldr	w0, [sp, #20]
  420b64:	cmp	w0, #0x0
  420b68:	b.eq	420b78 <ferror@plt+0x1e208>  // b.none
  420b6c:	ldr	w1, [sp, #20]
  420b70:	ldr	x0, [sp, #24]
  420b74:	bl	421084 <ferror@plt+0x1e714>
  420b78:	nop
  420b7c:	ldp	x29, x30, [sp], #32
  420b80:	ret
  420b84:	stp	x29, x30, [sp, #-32]!
  420b88:	mov	x29, sp
  420b8c:	str	x0, [sp, #24]
  420b90:	ldr	x0, [sp, #24]
  420b94:	ldr	x0, [x0]
  420b98:	cmp	x0, #0x0
  420b9c:	b.eq	420bd0 <ferror@plt+0x1e260>  // b.none
  420ba0:	ldr	x0, [sp, #24]
  420ba4:	bl	4210b0 <ferror@plt+0x1e740>
  420ba8:	and	w0, w0, #0xff
  420bac:	cmp	w0, #0x0
  420bb0:	b.eq	420bc4 <ferror@plt+0x1e254>  // b.none
  420bb4:	ldr	x0, [sp, #24]
  420bb8:	ldr	x0, [x0]
  420bbc:	str	wzr, [x0, #4]
  420bc0:	b	420bd4 <ferror@plt+0x1e264>
  420bc4:	ldr	x0, [sp, #24]
  420bc8:	bl	4210e0 <ferror@plt+0x1e770>
  420bcc:	b	420bd4 <ferror@plt+0x1e264>
  420bd0:	nop
  420bd4:	ldp	x29, x30, [sp], #32
  420bd8:	ret
  420bdc:	stp	x29, x30, [sp, #-32]!
  420be0:	mov	x29, sp
  420be4:	str	x0, [sp, #24]
  420be8:	ldr	x0, [sp, #24]
  420bec:	ldr	x0, [x0]
  420bf0:	cmp	x0, #0x0
  420bf4:	b.eq	420c08 <ferror@plt+0x1e298>  // b.none
  420bf8:	ldr	x0, [sp, #24]
  420bfc:	ldr	x0, [x0]
  420c00:	bl	421128 <ferror@plt+0x1e7b8>
  420c04:	b	420c0c <ferror@plt+0x1e29c>
  420c08:	mov	w0, #0x0                   	// #0
  420c0c:	ldp	x29, x30, [sp], #32
  420c10:	ret
  420c14:	stp	x29, x30, [sp, #-32]!
  420c18:	mov	x29, sp
  420c1c:	str	x0, [sp, #24]
  420c20:	str	x1, [sp, #16]
  420c24:	mov	w2, #0x0                   	// #0
  420c28:	mov	w1, #0x1                   	// #1
  420c2c:	ldr	x0, [sp, #24]
  420c30:	bl	421140 <ferror@plt+0x1e7d0>
  420c34:	ldr	x1, [sp, #16]
  420c38:	ldr	x0, [sp, #24]
  420c3c:	bl	421254 <ferror@plt+0x1e8e4>
  420c40:	ldp	x29, x30, [sp], #32
  420c44:	ret
  420c48:	stp	x29, x30, [sp, #-32]!
  420c4c:	mov	x29, sp
  420c50:	str	x0, [sp, #24]
  420c54:	ldr	x0, [sp, #24]
  420c58:	ldr	x0, [x0]
  420c5c:	cmp	x0, #0x0
  420c60:	b.eq	420c7c <ferror@plt+0x1e30c>  // b.none
  420c64:	ldr	x0, [sp, #24]
  420c68:	ldr	x0, [x0]
  420c6c:	bl	42127c <ferror@plt+0x1e90c>
  420c70:	and	w0, w0, #0xff
  420c74:	cmp	w0, #0x0
  420c78:	b.eq	420c84 <ferror@plt+0x1e314>  // b.none
  420c7c:	mov	w0, #0x1                   	// #1
  420c80:	b	420c88 <ferror@plt+0x1e318>
  420c84:	mov	w0, #0x0                   	// #0
  420c88:	ldp	x29, x30, [sp], #32
  420c8c:	ret
  420c90:	stp	x29, x30, [sp, #-32]!
  420c94:	mov	x29, sp
  420c98:	str	x0, [sp, #24]
  420c9c:	str	w1, [sp, #20]
  420ca0:	ldr	x0, [sp, #24]
  420ca4:	ldr	x0, [x0]
  420ca8:	ldr	w1, [sp, #20]
  420cac:	bl	4212a0 <ferror@plt+0x1e930>
  420cb0:	ldp	x29, x30, [sp], #32
  420cb4:	ret
  420cb8:	stp	x29, x30, [sp, #-32]!
  420cbc:	mov	x29, sp
  420cc0:	str	x0, [sp, #24]
  420cc4:	bl	4212d4 <ferror@plt+0x1e964>
  420cc8:	and	w0, w0, #0xff
  420ccc:	cmp	w0, #0x0
  420cd0:	b.eq	420cf8 <ferror@plt+0x1e388>  // b.none
  420cd4:	ldr	x0, [sp, #24]
  420cd8:	lsl	x4, x0, #2
  420cdc:	ldr	x3, [sp, #24]
  420ce0:	mov	x2, #0x4                   	// #4
  420ce4:	adrp	x0, 421000 <ferror@plt+0x1e690>
  420ce8:	add	x1, x0, #0x2dc
  420cec:	mov	x0, x4
  420cf0:	bl	405b54 <ferror@plt+0x31e4>
  420cf4:	b	420d14 <ferror@plt+0x1e3a4>
  420cf8:	ldr	x0, [sp, #24]
  420cfc:	lsl	x0, x0, #2
  420d00:	mov	x3, #0x0                   	// #0
  420d04:	mov	x2, #0x0                   	// #0
  420d08:	mov	x1, #0x0                   	// #0
  420d0c:	bl	405b54 <ferror@plt+0x31e4>
  420d10:	nop
  420d14:	ldp	x29, x30, [sp], #32
  420d18:	ret
  420d1c:	stp	x29, x30, [sp, #-48]!
  420d20:	mov	x29, sp
  420d24:	str	x0, [sp, #24]
  420d28:	strb	w1, [sp, #23]
  420d2c:	bl	4212f0 <ferror@plt+0x1e980>
  420d30:	str	x0, [sp, #40]
  420d34:	ldr	x0, [sp, #40]
  420d38:	mov	x1, x0
  420d3c:	mov	x0, #0x30                  	// #48
  420d40:	bl	409ab8 <ferror@plt+0x7148>
  420d44:	ldrb	w3, [sp, #23]
  420d48:	mov	w2, #0x1                   	// #1
  420d4c:	ldr	x1, [sp, #24]
  420d50:	bl	421344 <ferror@plt+0x1e9d4>
  420d54:	ldr	x0, [sp, #40]
  420d58:	ldp	x29, x30, [sp], #48
  420d5c:	ret
  420d60:	stp	x29, x30, [sp, #-16]!
  420d64:	mov	x29, sp
  420d68:	bl	421380 <ferror@plt+0x1ea10>
  420d6c:	and	w0, w0, #0xff
  420d70:	cmp	w0, #0x0
  420d74:	b.eq	420d94 <ferror@plt+0x1e424>  // b.none
  420d78:	mov	x3, #0x1                   	// #1
  420d7c:	mov	x2, #0x0                   	// #0
  420d80:	adrp	x0, 421000 <ferror@plt+0x1e690>
  420d84:	add	x1, x0, #0x388
  420d88:	mov	x0, #0x10                  	// #16
  420d8c:	bl	405b54 <ferror@plt+0x31e4>
  420d90:	b	420dac <ferror@plt+0x1e43c>
  420d94:	mov	x3, #0x1                   	// #1
  420d98:	mov	x2, #0x0                   	// #0
  420d9c:	mov	x1, #0x0                   	// #0
  420da0:	mov	x0, #0x10                  	// #16
  420da4:	bl	405b54 <ferror@plt+0x31e4>
  420da8:	nop
  420dac:	ldp	x29, x30, [sp], #16
  420db0:	ret
  420db4:	stp	x29, x30, [sp, #-80]!
  420db8:	mov	x29, sp
  420dbc:	str	x19, [sp, #16]
  420dc0:	str	x0, [sp, #56]
  420dc4:	str	x1, [sp, #48]
  420dc8:	str	x2, [sp, #40]
  420dcc:	ldr	x19, [sp, #56]
  420dd0:	ldr	x0, [sp, #48]
  420dd4:	bl	42139c <ferror@plt+0x1ea2c>
  420dd8:	mov	w3, #0x1                   	// #1
  420ddc:	mov	w2, w0
  420de0:	ldr	x1, [sp, #48]
  420de4:	mov	x0, x19
  420de8:	bl	4213bc <ferror@plt+0x1ea4c>
  420dec:	str	x0, [sp, #72]
  420df0:	ldr	x0, [sp, #72]
  420df4:	bl	421650 <ferror@plt+0x1ece0>
  420df8:	and	w0, w0, #0xff
  420dfc:	eor	w0, w0, #0x1
  420e00:	strb	w0, [sp, #71]
  420e04:	ldrb	w0, [sp, #71]
  420e08:	eor	w0, w0, #0x1
  420e0c:	and	w0, w0, #0xff
  420e10:	cmp	w0, #0x0
  420e14:	b.eq	420e28 <ferror@plt+0x1e4b8>  // b.none
  420e18:	ldr	x0, [sp, #48]
  420e1c:	ldr	w1, [x0]
  420e20:	ldr	x0, [sp, #72]
  420e24:	str	w1, [x0]
  420e28:	ldr	x0, [sp, #40]
  420e2c:	ldr	x1, [x0]
  420e30:	ldr	x0, [sp, #72]
  420e34:	str	x1, [x0, #8]
  420e38:	ldrb	w0, [sp, #71]
  420e3c:	ldr	x19, [sp, #16]
  420e40:	ldp	x29, x30, [sp], #80
  420e44:	ret
  420e48:	stp	x29, x30, [sp, #-64]!
  420e4c:	mov	x29, sp
  420e50:	str	x19, [sp, #16]
  420e54:	str	x0, [sp, #40]
  420e58:	str	x1, [sp, #32]
  420e5c:	ldr	x19, [sp, #40]
  420e60:	ldr	x0, [sp, #32]
  420e64:	bl	42139c <ferror@plt+0x1ea2c>
  420e68:	mov	w2, w0
  420e6c:	ldr	x1, [sp, #32]
  420e70:	mov	x0, x19
  420e74:	bl	421670 <ferror@plt+0x1ed00>
  420e78:	str	x0, [sp, #56]
  420e7c:	ldr	x0, [sp, #56]
  420e80:	bl	421818 <ferror@plt+0x1eea8>
  420e84:	and	w0, w0, #0xff
  420e88:	cmp	w0, #0x0
  420e8c:	b.eq	420e98 <ferror@plt+0x1e528>  // b.none
  420e90:	mov	x0, #0x0                   	// #0
  420e94:	b	420ea0 <ferror@plt+0x1e530>
  420e98:	ldr	x0, [sp, #56]
  420e9c:	add	x0, x0, #0x8
  420ea0:	ldr	x19, [sp, #16]
  420ea4:	ldp	x29, x30, [sp], #64
  420ea8:	ret
  420eac:	stp	x29, x30, [sp, #-32]!
  420eb0:	mov	x29, sp
  420eb4:	str	x0, [sp, #24]
  420eb8:	str	x1, [sp, #16]
  420ebc:	ldr	x0, [sp, #24]
  420ec0:	ldr	x1, [sp, #16]
  420ec4:	bl	42183c <ferror@plt+0x1eecc>
  420ec8:	nop
  420ecc:	ldp	x29, x30, [sp], #32
  420ed0:	ret
  420ed4:	stp	x29, x30, [sp, #-32]!
  420ed8:	mov	x29, sp
  420edc:	str	x0, [sp, #24]
  420ee0:	ldr	x0, [sp, #24]
  420ee4:	bl	421878 <ferror@plt+0x1ef08>
  420ee8:	nop
  420eec:	ldp	x29, x30, [sp], #32
  420ef0:	ret
  420ef4:	stp	x29, x30, [sp, #-48]!
  420ef8:	mov	x29, sp
  420efc:	str	x0, [sp, #40]
  420f00:	str	w1, [sp, #36]
  420f04:	str	x2, [sp, #24]
  420f08:	ldr	x0, [sp, #40]
  420f0c:	ldr	x0, [x0]
  420f10:	cmp	x0, #0x0
  420f14:	b.eq	420f34 <ferror@plt+0x1e5c4>  // b.none
  420f18:	ldr	x0, [sp, #40]
  420f1c:	ldr	x0, [x0]
  420f20:	ldr	x2, [sp, #24]
  420f24:	ldr	w1, [sp, #36]
  420f28:	bl	4218d0 <ferror@plt+0x1ef60>
  420f2c:	and	w0, w0, #0xff
  420f30:	b	420f40 <ferror@plt+0x1e5d0>
  420f34:	ldr	x0, [sp, #24]
  420f38:	str	xzr, [x0]
  420f3c:	mov	w0, #0x0                   	// #0
  420f40:	ldp	x29, x30, [sp], #48
  420f44:	ret
  420f48:	stp	x29, x30, [sp, #-32]!
  420f4c:	mov	x29, sp
  420f50:	str	x0, [sp, #24]
  420f54:	str	x1, [sp, #16]
  420f58:	ldr	x0, [sp, #24]
  420f5c:	ldr	x1, [sp, #16]
  420f60:	bl	42192c <ferror@plt+0x1efbc>
  420f64:	nop
  420f68:	ldp	x29, x30, [sp], #32
  420f6c:	ret
  420f70:	stp	x29, x30, [sp, #-32]!
  420f74:	mov	x29, sp
  420f78:	str	x0, [sp, #24]
  420f7c:	ldr	x0, [sp, #24]
  420f80:	bl	421968 <ferror@plt+0x1eff8>
  420f84:	nop
  420f88:	ldp	x29, x30, [sp], #32
  420f8c:	ret
  420f90:	stp	x29, x30, [sp, #-32]!
  420f94:	mov	x29, sp
  420f98:	str	x0, [sp, #24]
  420f9c:	str	x1, [sp, #16]
  420fa0:	mov	w2, #0x0                   	// #0
  420fa4:	mov	w1, #0x1                   	// #1
  420fa8:	ldr	x0, [sp, #24]
  420fac:	bl	4219c0 <ferror@plt+0x1f050>
  420fb0:	ldr	x1, [sp, #16]
  420fb4:	ldr	x0, [sp, #24]
  420fb8:	bl	421ad4 <ferror@plt+0x1f164>
  420fbc:	ldp	x29, x30, [sp], #32
  420fc0:	ret
  420fc4:	stp	x29, x30, [sp, #-32]!
  420fc8:	mov	x29, sp
  420fcc:	str	x0, [sp, #24]
  420fd0:	str	x1, [sp, #16]
  420fd4:	mov	w2, #0x0                   	// #0
  420fd8:	mov	w1, #0x1                   	// #1
  420fdc:	ldr	x0, [sp, #24]
  420fe0:	bl	421afc <ferror@plt+0x1f18c>
  420fe4:	ldr	x1, [sp, #16]
  420fe8:	ldr	x0, [sp, #24]
  420fec:	bl	421c10 <ferror@plt+0x1f2a0>
  420ff0:	ldp	x29, x30, [sp], #32
  420ff4:	ret
  420ff8:	sub	sp, sp, #0x10
  420ffc:	str	x0, [sp, #8]
  421000:	ldr	x0, [sp, #8]
  421004:	ldr	x0, [x0]
  421008:	cmp	x0, #0x0
  42100c:	b.eq	421020 <ferror@plt+0x1e6b0>  // b.none
  421010:	ldr	x0, [sp, #8]
  421014:	ldr	x0, [x0]
  421018:	add	x0, x0, #0x8
  42101c:	b	421024 <ferror@plt+0x1e6b4>
  421020:	mov	x0, #0x0                   	// #0
  421024:	add	sp, sp, #0x10
  421028:	ret
  42102c:	sub	sp, sp, #0x10
  421030:	str	x0, [sp, #8]
  421034:	ldr	x0, [sp, #8]
  421038:	ldr	x0, [x0]
  42103c:	cmp	x0, #0x0
  421040:	b.eq	421054 <ferror@plt+0x1e6e4>  // b.none
  421044:	ldr	x0, [sp, #8]
  421048:	ldr	x0, [x0]
  42104c:	add	x0, x0, #0x8
  421050:	b	421058 <ferror@plt+0x1e6e8>
  421054:	mov	x0, #0x0                   	// #0
  421058:	add	sp, sp, #0x10
  42105c:	ret
  421060:	sub	sp, sp, #0x10
  421064:	str	x0, [sp, #8]
  421068:	str	w1, [sp, #4]
  42106c:	ldr	x0, [sp, #8]
  421070:	ldr	w1, [sp, #4]
  421074:	str	w1, [x0, #4]
  421078:	nop
  42107c:	add	sp, sp, #0x10
  421080:	ret
  421084:	stp	x29, x30, [sp, #-32]!
  421088:	mov	x29, sp
  42108c:	str	x0, [sp, #24]
  421090:	str	w1, [sp, #20]
  421094:	mov	w2, #0x1                   	// #1
  421098:	ldr	w1, [sp, #20]
  42109c:	ldr	x0, [sp, #24]
  4210a0:	bl	421140 <ferror@plt+0x1e7d0>
  4210a4:	and	w0, w0, #0xff
  4210a8:	ldp	x29, x30, [sp], #32
  4210ac:	ret
  4210b0:	sub	sp, sp, #0x10
  4210b4:	str	x0, [sp, #8]
  4210b8:	ldr	x0, [sp, #8]
  4210bc:	ldr	x0, [x0]
  4210c0:	ldrb	w0, [x0, #3]
  4210c4:	and	w0, w0, #0xffffff80
  4210c8:	and	w0, w0, #0xff
  4210cc:	cmp	w0, #0x0
  4210d0:	cset	w0, ne  // ne = any
  4210d4:	and	w0, w0, #0xff
  4210d8:	add	sp, sp, #0x10
  4210dc:	ret
  4210e0:	stp	x29, x30, [sp, #-48]!
  4210e4:	mov	x29, sp
  4210e8:	str	x0, [sp, #24]
  4210ec:	mov	x0, #0x18                  	// #24
  4210f0:	str	x0, [sp, #40]
  4210f4:	ldr	x0, [sp, #24]
  4210f8:	ldr	x0, [x0]
  4210fc:	cmp	x0, #0x0
  421100:	b.eq	42111c <ferror@plt+0x1e7ac>  // b.none
  421104:	ldr	x0, [sp, #24]
  421108:	ldr	x0, [x0]
  42110c:	bl	402730 <free@plt>
  421110:	ldr	x0, [sp, #24]
  421114:	str	xzr, [x0]
  421118:	b	421120 <ferror@plt+0x1e7b0>
  42111c:	nop
  421120:	ldp	x29, x30, [sp], #48
  421124:	ret
  421128:	sub	sp, sp, #0x10
  42112c:	str	x0, [sp, #8]
  421130:	ldr	x0, [sp, #8]
  421134:	ldr	w0, [x0, #4]
  421138:	add	sp, sp, #0x10
  42113c:	ret
  421140:	stp	x29, x30, [sp, #-80]!
  421144:	mov	x29, sp
  421148:	str	x19, [sp, #16]
  42114c:	str	x0, [sp, #40]
  421150:	str	w1, [sp, #36]
  421154:	strb	w2, [sp, #35]
  421158:	ldr	w0, [sp, #36]
  42115c:	mov	w1, w0
  421160:	ldr	x0, [sp, #40]
  421164:	bl	421c38 <ferror@plt+0x1f2c8>
  421168:	and	w0, w0, #0xff
  42116c:	cmp	w0, #0x0
  421170:	b.eq	42117c <ferror@plt+0x1e80c>  // b.none
  421174:	mov	w0, #0x0                   	// #0
  421178:	b	421248 <ferror@plt+0x1e8d8>
  42117c:	ldr	x0, [sp, #40]
  421180:	ldr	x0, [x0]
  421184:	str	x0, [sp, #64]
  421188:	str	wzr, [sp, #76]
  42118c:	ldr	x0, [sp, #40]
  421190:	ldr	x0, [x0]
  421194:	cmp	x0, #0x0
  421198:	b.eq	4211b8 <ferror@plt+0x1e848>  // b.none
  42119c:	ldr	x0, [sp, #40]
  4211a0:	bl	4210b0 <ferror@plt+0x1e740>
  4211a4:	and	w0, w0, #0xff
  4211a8:	cmp	w0, #0x0
  4211ac:	b.eq	4211b8 <ferror@plt+0x1e848>  // b.none
  4211b0:	mov	w0, #0x1                   	// #1
  4211b4:	b	4211bc <ferror@plt+0x1e84c>
  4211b8:	mov	w0, #0x0                   	// #0
  4211bc:	strb	w0, [sp, #63]
  4211c0:	ldrb	w0, [sp, #63]
  4211c4:	cmp	w0, #0x0
  4211c8:	b.eq	4211f0 <ferror@plt+0x1e880>  // b.none
  4211cc:	ldr	x0, [sp, #40]
  4211d0:	str	xzr, [x0]
  4211d4:	ldr	x0, [sp, #64]
  4211d8:	bl	421128 <ferror@plt+0x1e7b8>
  4211dc:	str	w0, [sp, #76]
  4211e0:	ldr	w1, [sp, #36]
  4211e4:	ldr	w0, [sp, #76]
  4211e8:	add	w0, w1, w0
  4211ec:	str	w0, [sp, #36]
  4211f0:	ldr	x0, [sp, #40]
  4211f4:	ldrb	w2, [sp, #35]
  4211f8:	ldr	w1, [sp, #36]
  4211fc:	bl	421c94 <ferror@plt+0x1f324>
  421200:	ldrb	w0, [sp, #63]
  421204:	cmp	w0, #0x0
  421208:	b.eq	421244 <ferror@plt+0x1e8d4>  // b.none
  42120c:	ldr	x0, [sp, #40]
  421210:	ldr	x0, [x0]
  421214:	bl	421d54 <ferror@plt+0x1f3e4>
  421218:	mov	x19, x0
  42121c:	ldr	x0, [sp, #64]
  421220:	bl	421d54 <ferror@plt+0x1f3e4>
  421224:	ldr	w2, [sp, #76]
  421228:	mov	x1, x0
  42122c:	mov	x0, x19
  421230:	bl	421d6c <ferror@plt+0x1f3fc>
  421234:	ldr	x0, [sp, #40]
  421238:	ldr	x0, [x0]
  42123c:	ldr	w1, [sp, #76]
  421240:	str	w1, [x0, #4]
  421244:	mov	w0, #0x1                   	// #1
  421248:	ldr	x19, [sp, #16]
  42124c:	ldp	x29, x30, [sp], #80
  421250:	ret
  421254:	stp	x29, x30, [sp, #-32]!
  421258:	mov	x29, sp
  42125c:	str	x0, [sp, #24]
  421260:	str	x1, [sp, #16]
  421264:	ldr	x0, [sp, #24]
  421268:	ldr	x0, [x0]
  42126c:	ldr	x1, [sp, #16]
  421270:	bl	421df0 <ferror@plt+0x1f480>
  421274:	ldp	x29, x30, [sp], #32
  421278:	ret
  42127c:	sub	sp, sp, #0x10
  421280:	str	x0, [sp, #8]
  421284:	ldr	x0, [sp, #8]
  421288:	ldr	w0, [x0, #4]
  42128c:	cmp	w0, #0x0
  421290:	cset	w0, eq  // eq = none
  421294:	and	w0, w0, #0xff
  421298:	add	sp, sp, #0x10
  42129c:	ret
  4212a0:	sub	sp, sp, #0x10
  4212a4:	str	x0, [sp, #8]
  4212a8:	str	w1, [sp, #4]
  4212ac:	ldr	w1, [sp, #4]
  4212b0:	mov	x0, x1
  4212b4:	lsl	x0, x0, #1
  4212b8:	add	x0, x0, x1
  4212bc:	lsl	x0, x0, #3
  4212c0:	ldr	x1, [sp, #8]
  4212c4:	add	x0, x1, x0
  4212c8:	add	x0, x0, #0x8
  4212cc:	add	sp, sp, #0x10
  4212d0:	ret
  4212d4:	mov	w0, #0x0                   	// #0
  4212d8:	ret
  4212dc:	sub	sp, sp, #0x10
  4212e0:	str	x0, [sp, #8]
  4212e4:	nop
  4212e8:	add	sp, sp, #0x10
  4212ec:	ret
  4212f0:	stp	x29, x30, [sp, #-16]!
  4212f4:	mov	x29, sp
  4212f8:	bl	421e60 <ferror@plt+0x1f4f0>
  4212fc:	and	w0, w0, #0xff
  421300:	cmp	w0, #0x0
  421304:	b.eq	421324 <ferror@plt+0x1e9b4>  // b.none
  421308:	mov	x3, #0x1                   	// #1
  42130c:	mov	x2, #0x0                   	// #0
  421310:	adrp	x0, 421000 <ferror@plt+0x1e690>
  421314:	add	x1, x0, #0xe88
  421318:	mov	x0, #0x30                  	// #48
  42131c:	bl	405b54 <ferror@plt+0x31e4>
  421320:	b	42133c <ferror@plt+0x1e9cc>
  421324:	mov	x3, #0x1                   	// #1
  421328:	mov	x2, #0x0                   	// #0
  42132c:	mov	x1, #0x0                   	// #0
  421330:	mov	x0, #0x30                  	// #48
  421334:	bl	405b54 <ferror@plt+0x31e4>
  421338:	nop
  42133c:	ldp	x29, x30, [sp], #16
  421340:	ret
  421344:	stp	x29, x30, [sp, #-48]!
  421348:	mov	x29, sp
  42134c:	str	x0, [sp, #40]
  421350:	str	x1, [sp, #32]
  421354:	strb	w2, [sp, #31]
  421358:	strb	w3, [sp, #30]
  42135c:	ldr	x0, [sp, #40]
  421360:	mov	w4, #0x1                   	// #1
  421364:	ldrb	w3, [sp, #30]
  421368:	ldrb	w2, [sp, #31]
  42136c:	ldr	x1, [sp, #32]
  421370:	bl	421ea8 <ferror@plt+0x1f538>
  421374:	nop
  421378:	ldp	x29, x30, [sp], #48
  42137c:	ret
  421380:	mov	w0, #0x0                   	// #0
  421384:	ret
  421388:	sub	sp, sp, #0x10
  42138c:	str	x0, [sp, #8]
  421390:	nop
  421394:	add	sp, sp, #0x10
  421398:	ret
  42139c:	stp	x29, x30, [sp, #-32]!
  4213a0:	mov	x29, sp
  4213a4:	str	x0, [sp, #24]
  4213a8:	ldr	x0, [sp, #24]
  4213ac:	ldr	w0, [x0]
  4213b0:	bl	42205c <ferror@plt+0x1f6ec>
  4213b4:	ldp	x29, x30, [sp], #32
  4213b8:	ret
  4213bc:	stp	x29, x30, [sp, #-80]!
  4213c0:	mov	x29, sp
  4213c4:	str	x0, [sp, #40]
  4213c8:	str	x1, [sp, #32]
  4213cc:	str	w2, [sp, #28]
  4213d0:	str	w3, [sp, #24]
  4213d4:	ldr	w0, [sp, #24]
  4213d8:	cmp	w0, #0x1
  4213dc:	b.ne	421410 <ferror@plt+0x1eaa0>  // b.any
  4213e0:	ldr	x0, [sp, #40]
  4213e4:	ldr	x1, [x0, #8]
  4213e8:	mov	x0, x1
  4213ec:	lsl	x0, x0, #1
  4213f0:	add	x1, x0, x1
  4213f4:	ldr	x0, [sp, #40]
  4213f8:	ldr	x0, [x0, #16]
  4213fc:	lsl	x0, x0, #2
  421400:	cmp	x1, x0
  421404:	b.hi	421410 <ferror@plt+0x1eaa0>  // b.pmore
  421408:	ldr	x0, [sp, #40]
  42140c:	bl	42211c <ferror@plt+0x1f7ac>
  421410:	ldr	x0, [sp, #40]
  421414:	ldr	w0, [x0, #32]
  421418:	add	w1, w0, #0x1
  42141c:	ldr	x0, [sp, #40]
  421420:	str	w1, [x0, #32]
  421424:	str	xzr, [sp, #72]
  421428:	ldr	x0, [sp, #40]
  42142c:	ldr	w0, [x0, #40]
  421430:	mov	w1, w0
  421434:	ldr	w0, [sp, #28]
  421438:	bl	419494 <ferror@plt+0x16b24>
  42143c:	str	w0, [sp, #68]
  421440:	ldr	x0, [sp, #40]
  421444:	ldr	w0, [x0, #40]
  421448:	mov	w1, w0
  42144c:	ldr	w0, [sp, #28]
  421450:	bl	4194e8 <ferror@plt+0x16b78>
  421454:	str	w0, [sp, #64]
  421458:	ldr	x0, [sp, #40]
  42145c:	ldr	x1, [x0]
  421460:	ldr	w0, [sp, #68]
  421464:	lsl	x0, x0, #4
  421468:	add	x0, x1, x0
  42146c:	str	x0, [sp, #56]
  421470:	ldr	x0, [sp, #40]
  421474:	ldr	x0, [x0, #8]
  421478:	str	x0, [sp, #48]
  42147c:	ldr	x0, [sp, #56]
  421480:	bl	422328 <ferror@plt+0x1f9b8>
  421484:	and	w0, w0, #0xff
  421488:	cmp	w0, #0x0
  42148c:	b.ne	4215d0 <ferror@plt+0x1ec60>  // b.any
  421490:	ldr	x0, [sp, #56]
  421494:	bl	422348 <ferror@plt+0x1f9d8>
  421498:	and	w0, w0, #0xff
  42149c:	cmp	w0, #0x0
  4214a0:	b.eq	4214c0 <ferror@plt+0x1eb50>  // b.none
  4214a4:	ldr	x0, [sp, #40]
  4214a8:	ldr	x1, [x0]
  4214ac:	ldr	w0, [sp, #68]
  4214b0:	lsl	x0, x0, #4
  4214b4:	add	x0, x1, x0
  4214b8:	str	x0, [sp, #72]
  4214bc:	b	4214f0 <ferror@plt+0x1eb80>
  4214c0:	ldr	x1, [sp, #32]
  4214c4:	ldr	x0, [sp, #56]
  4214c8:	bl	422368 <ferror@plt+0x1f9f8>
  4214cc:	and	w0, w0, #0xff
  4214d0:	cmp	w0, #0x0
  4214d4:	b.eq	4214f0 <ferror@plt+0x1eb80>  // b.none
  4214d8:	ldr	x0, [sp, #40]
  4214dc:	ldr	x1, [x0]
  4214e0:	ldr	w0, [sp, #68]
  4214e4:	lsl	x0, x0, #4
  4214e8:	add	x0, x1, x0
  4214ec:	b	421648 <ferror@plt+0x1ecd8>
  4214f0:	ldr	x0, [sp, #40]
  4214f4:	ldr	w0, [x0, #36]
  4214f8:	add	w1, w0, #0x1
  4214fc:	ldr	x0, [sp, #40]
  421500:	str	w1, [x0, #36]
  421504:	ldr	w1, [sp, #68]
  421508:	ldr	w0, [sp, #64]
  42150c:	add	w0, w1, w0
  421510:	str	w0, [sp, #68]
  421514:	ldr	w0, [sp, #68]
  421518:	ldr	x1, [sp, #48]
  42151c:	cmp	x1, x0
  421520:	b.hi	421538 <ferror@plt+0x1ebc8>  // b.pmore
  421524:	ldr	x0, [sp, #48]
  421528:	mov	w1, w0
  42152c:	ldr	w0, [sp, #68]
  421530:	sub	w0, w0, w1
  421534:	str	w0, [sp, #68]
  421538:	ldr	x0, [sp, #40]
  42153c:	ldr	x1, [x0]
  421540:	ldr	w0, [sp, #68]
  421544:	lsl	x0, x0, #4
  421548:	add	x0, x1, x0
  42154c:	str	x0, [sp, #56]
  421550:	ldr	x0, [sp, #56]
  421554:	bl	422328 <ferror@plt+0x1f9b8>
  421558:	and	w0, w0, #0xff
  42155c:	cmp	w0, #0x0
  421560:	b.ne	4215d8 <ferror@plt+0x1ec68>  // b.any
  421564:	ldr	x0, [sp, #56]
  421568:	bl	422348 <ferror@plt+0x1f9d8>
  42156c:	and	w0, w0, #0xff
  421570:	cmp	w0, #0x0
  421574:	b.eq	4215a0 <ferror@plt+0x1ec30>  // b.none
  421578:	ldr	x0, [sp, #72]
  42157c:	cmp	x0, #0x0
  421580:	b.ne	4214f0 <ferror@plt+0x1eb80>  // b.any
  421584:	ldr	x0, [sp, #40]
  421588:	ldr	x1, [x0]
  42158c:	ldr	w0, [sp, #68]
  421590:	lsl	x0, x0, #4
  421594:	add	x0, x1, x0
  421598:	str	x0, [sp, #72]
  42159c:	b	4214f0 <ferror@plt+0x1eb80>
  4215a0:	ldr	x1, [sp, #32]
  4215a4:	ldr	x0, [sp, #56]
  4215a8:	bl	422368 <ferror@plt+0x1f9f8>
  4215ac:	and	w0, w0, #0xff
  4215b0:	cmp	w0, #0x0
  4215b4:	b.eq	4214f0 <ferror@plt+0x1eb80>  // b.none
  4215b8:	ldr	x0, [sp, #40]
  4215bc:	ldr	x1, [x0]
  4215c0:	ldr	w0, [sp, #68]
  4215c4:	lsl	x0, x0, #4
  4215c8:	add	x0, x1, x0
  4215cc:	b	421648 <ferror@plt+0x1ecd8>
  4215d0:	nop
  4215d4:	b	4215dc <ferror@plt+0x1ec6c>
  4215d8:	nop
  4215dc:	ldr	w0, [sp, #24]
  4215e0:	cmp	w0, #0x0
  4215e4:	b.ne	4215f0 <ferror@plt+0x1ec80>  // b.any
  4215e8:	mov	x0, #0x0                   	// #0
  4215ec:	b	421648 <ferror@plt+0x1ecd8>
  4215f0:	ldr	x0, [sp, #72]
  4215f4:	cmp	x0, #0x0
  4215f8:	b.eq	421620 <ferror@plt+0x1ecb0>  // b.none
  4215fc:	ldr	x0, [sp, #40]
  421600:	ldr	x0, [x0, #24]
  421604:	sub	x1, x0, #0x1
  421608:	ldr	x0, [sp, #40]
  42160c:	str	x1, [x0, #24]
  421610:	ldr	x0, [sp, #72]
  421614:	bl	422390 <ferror@plt+0x1fa20>
  421618:	ldr	x0, [sp, #72]
  42161c:	b	421648 <ferror@plt+0x1ecd8>
  421620:	ldr	x0, [sp, #40]
  421624:	ldr	x0, [x0, #16]
  421628:	add	x1, x0, #0x1
  42162c:	ldr	x0, [sp, #40]
  421630:	str	x1, [x0, #16]
  421634:	ldr	x0, [sp, #40]
  421638:	ldr	x1, [x0]
  42163c:	ldr	w0, [sp, #68]
  421640:	lsl	x0, x0, #4
  421644:	add	x0, x1, x0
  421648:	ldp	x29, x30, [sp], #80
  42164c:	ret
  421650:	stp	x29, x30, [sp, #-32]!
  421654:	mov	x29, sp
  421658:	str	x0, [sp, #24]
  42165c:	ldr	x0, [sp, #24]
  421660:	bl	421818 <ferror@plt+0x1eea8>
  421664:	and	w0, w0, #0xff
  421668:	ldp	x29, x30, [sp], #32
  42166c:	ret
  421670:	stp	x29, x30, [sp, #-80]!
  421674:	mov	x29, sp
  421678:	str	x0, [sp, #40]
  42167c:	str	x1, [sp, #32]
  421680:	str	w2, [sp, #28]
  421684:	ldr	x0, [sp, #40]
  421688:	ldr	w0, [x0, #32]
  42168c:	add	w1, w0, #0x1
  421690:	ldr	x0, [sp, #40]
  421694:	str	w1, [x0, #32]
  421698:	ldr	x0, [sp, #40]
  42169c:	ldr	x0, [x0, #8]
  4216a0:	str	x0, [sp, #64]
  4216a4:	ldr	x0, [sp, #40]
  4216a8:	ldr	w0, [x0, #40]
  4216ac:	mov	w1, w0
  4216b0:	ldr	w0, [sp, #28]
  4216b4:	bl	419494 <ferror@plt+0x16b24>
  4216b8:	str	w0, [sp, #76]
  4216bc:	ldr	x0, [sp, #40]
  4216c0:	ldr	x1, [x0]
  4216c4:	ldr	w0, [sp, #76]
  4216c8:	lsl	x0, x0, #4
  4216cc:	add	x0, x1, x0
  4216d0:	str	x0, [sp, #56]
  4216d4:	ldr	x0, [sp, #56]
  4216d8:	bl	422328 <ferror@plt+0x1f9b8>
  4216dc:	and	w0, w0, #0xff
  4216e0:	cmp	w0, #0x0
  4216e4:	b.ne	42171c <ferror@plt+0x1edac>  // b.any
  4216e8:	ldr	x0, [sp, #56]
  4216ec:	bl	422348 <ferror@plt+0x1f9d8>
  4216f0:	and	w0, w0, #0xff
  4216f4:	eor	w0, w0, #0x1
  4216f8:	and	w0, w0, #0xff
  4216fc:	cmp	w0, #0x0
  421700:	b.eq	421724 <ferror@plt+0x1edb4>  // b.none
  421704:	ldr	x1, [sp, #32]
  421708:	ldr	x0, [sp, #56]
  42170c:	bl	422368 <ferror@plt+0x1f9f8>
  421710:	and	w0, w0, #0xff
  421714:	cmp	w0, #0x0
  421718:	b.eq	421724 <ferror@plt+0x1edb4>  // b.none
  42171c:	mov	w0, #0x1                   	// #1
  421720:	b	421728 <ferror@plt+0x1edb8>
  421724:	mov	w0, #0x0                   	// #0
  421728:	cmp	w0, #0x0
  42172c:	b.eq	421738 <ferror@plt+0x1edc8>  // b.none
  421730:	ldr	x0, [sp, #56]
  421734:	b	421810 <ferror@plt+0x1eea0>
  421738:	ldr	x0, [sp, #40]
  42173c:	ldr	w0, [x0, #40]
  421740:	mov	w1, w0
  421744:	ldr	w0, [sp, #28]
  421748:	bl	4194e8 <ferror@plt+0x16b78>
  42174c:	str	w0, [sp, #52]
  421750:	ldr	x0, [sp, #40]
  421754:	ldr	w0, [x0, #36]
  421758:	add	w1, w0, #0x1
  42175c:	ldr	x0, [sp, #40]
  421760:	str	w1, [x0, #36]
  421764:	ldr	w1, [sp, #76]
  421768:	ldr	w0, [sp, #52]
  42176c:	add	w0, w1, w0
  421770:	str	w0, [sp, #76]
  421774:	ldr	w0, [sp, #76]
  421778:	ldr	x1, [sp, #64]
  42177c:	cmp	x1, x0
  421780:	b.hi	421798 <ferror@plt+0x1ee28>  // b.pmore
  421784:	ldr	x0, [sp, #64]
  421788:	mov	w1, w0
  42178c:	ldr	w0, [sp, #76]
  421790:	sub	w0, w0, w1
  421794:	str	w0, [sp, #76]
  421798:	ldr	x0, [sp, #40]
  42179c:	ldr	x1, [x0]
  4217a0:	ldr	w0, [sp, #76]
  4217a4:	lsl	x0, x0, #4
  4217a8:	add	x0, x1, x0
  4217ac:	str	x0, [sp, #56]
  4217b0:	ldr	x0, [sp, #56]
  4217b4:	bl	422328 <ferror@plt+0x1f9b8>
  4217b8:	and	w0, w0, #0xff
  4217bc:	cmp	w0, #0x0
  4217c0:	b.ne	4217f8 <ferror@plt+0x1ee88>  // b.any
  4217c4:	ldr	x0, [sp, #56]
  4217c8:	bl	422348 <ferror@plt+0x1f9d8>
  4217cc:	and	w0, w0, #0xff
  4217d0:	eor	w0, w0, #0x1
  4217d4:	and	w0, w0, #0xff
  4217d8:	cmp	w0, #0x0
  4217dc:	b.eq	421800 <ferror@plt+0x1ee90>  // b.none
  4217e0:	ldr	x1, [sp, #32]
  4217e4:	ldr	x0, [sp, #56]
  4217e8:	bl	422368 <ferror@plt+0x1f9f8>
  4217ec:	and	w0, w0, #0xff
  4217f0:	cmp	w0, #0x0
  4217f4:	b.eq	421800 <ferror@plt+0x1ee90>  // b.none
  4217f8:	mov	w0, #0x1                   	// #1
  4217fc:	b	421804 <ferror@plt+0x1ee94>
  421800:	mov	w0, #0x0                   	// #0
  421804:	cmp	w0, #0x0
  421808:	b.eq	421750 <ferror@plt+0x1ede0>  // b.none
  42180c:	ldr	x0, [sp, #56]
  421810:	ldp	x29, x30, [sp], #80
  421814:	ret
  421818:	stp	x29, x30, [sp, #-32]!
  42181c:	mov	x29, sp
  421820:	str	x0, [sp, #24]
  421824:	ldr	x0, [sp, #24]
  421828:	ldr	w0, [x0]
  42182c:	bl	4223b0 <ferror@plt+0x1fa40>
  421830:	and	w0, w0, #0xff
  421834:	ldp	x29, x30, [sp], #32
  421838:	ret
  42183c:	stp	x29, x30, [sp, #-32]!
  421840:	mov	x29, sp
  421844:	str	x0, [sp, #24]
  421848:	str	w1, [sp, #20]
  42184c:	ldr	x0, [sp, #24]
  421850:	str	xzr, [x0]
  421854:	ldr	w0, [sp, #20]
  421858:	cmp	w0, #0x0
  42185c:	b.eq	42186c <ferror@plt+0x1eefc>  // b.none
  421860:	ldr	w1, [sp, #20]
  421864:	ldr	x0, [sp, #24]
  421868:	bl	4223d0 <ferror@plt+0x1fa60>
  42186c:	nop
  421870:	ldp	x29, x30, [sp], #32
  421874:	ret
  421878:	stp	x29, x30, [sp, #-32]!
  42187c:	mov	x29, sp
  421880:	str	x0, [sp, #24]
  421884:	ldr	x0, [sp, #24]
  421888:	ldr	x0, [x0]
  42188c:	cmp	x0, #0x0
  421890:	b.eq	4218c4 <ferror@plt+0x1ef54>  // b.none
  421894:	ldr	x0, [sp, #24]
  421898:	bl	4223fc <ferror@plt+0x1fa8c>
  42189c:	and	w0, w0, #0xff
  4218a0:	cmp	w0, #0x0
  4218a4:	b.eq	4218b8 <ferror@plt+0x1ef48>  // b.none
  4218a8:	ldr	x0, [sp, #24]
  4218ac:	ldr	x0, [x0]
  4218b0:	str	wzr, [x0, #4]
  4218b4:	b	4218c8 <ferror@plt+0x1ef58>
  4218b8:	ldr	x0, [sp, #24]
  4218bc:	bl	42242c <ferror@plt+0x1fabc>
  4218c0:	b	4218c8 <ferror@plt+0x1ef58>
  4218c4:	nop
  4218c8:	ldp	x29, x30, [sp], #32
  4218cc:	ret
  4218d0:	sub	sp, sp, #0x20
  4218d4:	str	x0, [sp, #24]
  4218d8:	str	w1, [sp, #20]
  4218dc:	str	x2, [sp, #8]
  4218e0:	ldr	x0, [sp, #24]
  4218e4:	ldr	w0, [x0, #4]
  4218e8:	ldr	w1, [sp, #20]
  4218ec:	cmp	w1, w0
  4218f0:	b.cs	421918 <ferror@plt+0x1efa8>  // b.hs, b.nlast
  4218f4:	ldr	w0, [sp, #20]
  4218f8:	lsl	x0, x0, #4
  4218fc:	ldr	x1, [sp, #24]
  421900:	add	x0, x1, x0
  421904:	add	x1, x0, #0x8
  421908:	ldr	x0, [sp, #8]
  42190c:	str	x1, [x0]
  421910:	mov	w0, #0x1                   	// #1
  421914:	b	421924 <ferror@plt+0x1efb4>
  421918:	ldr	x0, [sp, #8]
  42191c:	str	xzr, [x0]
  421920:	mov	w0, #0x0                   	// #0
  421924:	add	sp, sp, #0x20
  421928:	ret
  42192c:	stp	x29, x30, [sp, #-32]!
  421930:	mov	x29, sp
  421934:	str	x0, [sp, #24]
  421938:	str	w1, [sp, #20]
  42193c:	ldr	x0, [sp, #24]
  421940:	str	xzr, [x0]
  421944:	ldr	w0, [sp, #20]
  421948:	cmp	w0, #0x0
  42194c:	b.eq	42195c <ferror@plt+0x1efec>  // b.none
  421950:	ldr	w1, [sp, #20]
  421954:	ldr	x0, [sp, #24]
  421958:	bl	422474 <ferror@plt+0x1fb04>
  42195c:	nop
  421960:	ldp	x29, x30, [sp], #32
  421964:	ret
  421968:	stp	x29, x30, [sp, #-32]!
  42196c:	mov	x29, sp
  421970:	str	x0, [sp, #24]
  421974:	ldr	x0, [sp, #24]
  421978:	ldr	x0, [x0]
  42197c:	cmp	x0, #0x0
  421980:	b.eq	4219b4 <ferror@plt+0x1f044>  // b.none
  421984:	ldr	x0, [sp, #24]
  421988:	bl	4224a0 <ferror@plt+0x1fb30>
  42198c:	and	w0, w0, #0xff
  421990:	cmp	w0, #0x0
  421994:	b.eq	4219a8 <ferror@plt+0x1f038>  // b.none
  421998:	ldr	x0, [sp, #24]
  42199c:	ldr	x0, [x0]
  4219a0:	str	wzr, [x0, #4]
  4219a4:	b	4219b8 <ferror@plt+0x1f048>
  4219a8:	ldr	x0, [sp, #24]
  4219ac:	bl	4224d0 <ferror@plt+0x1fb60>
  4219b0:	b	4219b8 <ferror@plt+0x1f048>
  4219b4:	nop
  4219b8:	ldp	x29, x30, [sp], #32
  4219bc:	ret
  4219c0:	stp	x29, x30, [sp, #-80]!
  4219c4:	mov	x29, sp
  4219c8:	str	x19, [sp, #16]
  4219cc:	str	x0, [sp, #40]
  4219d0:	str	w1, [sp, #36]
  4219d4:	strb	w2, [sp, #35]
  4219d8:	ldr	w0, [sp, #36]
  4219dc:	mov	w1, w0
  4219e0:	ldr	x0, [sp, #40]
  4219e4:	bl	422518 <ferror@plt+0x1fba8>
  4219e8:	and	w0, w0, #0xff
  4219ec:	cmp	w0, #0x0
  4219f0:	b.eq	4219fc <ferror@plt+0x1f08c>  // b.none
  4219f4:	mov	w0, #0x0                   	// #0
  4219f8:	b	421ac8 <ferror@plt+0x1f158>
  4219fc:	ldr	x0, [sp, #40]
  421a00:	ldr	x0, [x0]
  421a04:	str	x0, [sp, #64]
  421a08:	str	wzr, [sp, #76]
  421a0c:	ldr	x0, [sp, #40]
  421a10:	ldr	x0, [x0]
  421a14:	cmp	x0, #0x0
  421a18:	b.eq	421a38 <ferror@plt+0x1f0c8>  // b.none
  421a1c:	ldr	x0, [sp, #40]
  421a20:	bl	4223fc <ferror@plt+0x1fa8c>
  421a24:	and	w0, w0, #0xff
  421a28:	cmp	w0, #0x0
  421a2c:	b.eq	421a38 <ferror@plt+0x1f0c8>  // b.none
  421a30:	mov	w0, #0x1                   	// #1
  421a34:	b	421a3c <ferror@plt+0x1f0cc>
  421a38:	mov	w0, #0x0                   	// #0
  421a3c:	strb	w0, [sp, #63]
  421a40:	ldrb	w0, [sp, #63]
  421a44:	cmp	w0, #0x0
  421a48:	b.eq	421a70 <ferror@plt+0x1f100>  // b.none
  421a4c:	ldr	x0, [sp, #40]
  421a50:	str	xzr, [x0]
  421a54:	ldr	x0, [sp, #64]
  421a58:	bl	422574 <ferror@plt+0x1fc04>
  421a5c:	str	w0, [sp, #76]
  421a60:	ldr	w1, [sp, #36]
  421a64:	ldr	w0, [sp, #76]
  421a68:	add	w0, w1, w0
  421a6c:	str	w0, [sp, #36]
  421a70:	ldr	x0, [sp, #40]
  421a74:	ldrb	w2, [sp, #35]
  421a78:	ldr	w1, [sp, #36]
  421a7c:	bl	42258c <ferror@plt+0x1fc1c>
  421a80:	ldrb	w0, [sp, #63]
  421a84:	cmp	w0, #0x0
  421a88:	b.eq	421ac4 <ferror@plt+0x1f154>  // b.none
  421a8c:	ldr	x0, [sp, #40]
  421a90:	ldr	x0, [x0]
  421a94:	bl	42264c <ferror@plt+0x1fcdc>
  421a98:	mov	x19, x0
  421a9c:	ldr	x0, [sp, #64]
  421aa0:	bl	42264c <ferror@plt+0x1fcdc>
  421aa4:	ldr	w2, [sp, #76]
  421aa8:	mov	x1, x0
  421aac:	mov	x0, x19
  421ab0:	bl	422664 <ferror@plt+0x1fcf4>
  421ab4:	ldr	x0, [sp, #40]
  421ab8:	ldr	x0, [x0]
  421abc:	ldr	w1, [sp, #76]
  421ac0:	str	w1, [x0, #4]
  421ac4:	mov	w0, #0x1                   	// #1
  421ac8:	ldr	x19, [sp, #16]
  421acc:	ldp	x29, x30, [sp], #80
  421ad0:	ret
  421ad4:	stp	x29, x30, [sp, #-32]!
  421ad8:	mov	x29, sp
  421adc:	str	x0, [sp, #24]
  421ae0:	str	x1, [sp, #16]
  421ae4:	ldr	x0, [sp, #24]
  421ae8:	ldr	x0, [x0]
  421aec:	ldr	x1, [sp, #16]
  421af0:	bl	4226d8 <ferror@plt+0x1fd68>
  421af4:	ldp	x29, x30, [sp], #32
  421af8:	ret
  421afc:	stp	x29, x30, [sp, #-80]!
  421b00:	mov	x29, sp
  421b04:	str	x19, [sp, #16]
  421b08:	str	x0, [sp, #40]
  421b0c:	str	w1, [sp, #36]
  421b10:	strb	w2, [sp, #35]
  421b14:	ldr	w0, [sp, #36]
  421b18:	mov	w1, w0
  421b1c:	ldr	x0, [sp, #40]
  421b20:	bl	42272c <ferror@plt+0x1fdbc>
  421b24:	and	w0, w0, #0xff
  421b28:	cmp	w0, #0x0
  421b2c:	b.eq	421b38 <ferror@plt+0x1f1c8>  // b.none
  421b30:	mov	w0, #0x0                   	// #0
  421b34:	b	421c04 <ferror@plt+0x1f294>
  421b38:	ldr	x0, [sp, #40]
  421b3c:	ldr	x0, [x0]
  421b40:	str	x0, [sp, #64]
  421b44:	str	wzr, [sp, #76]
  421b48:	ldr	x0, [sp, #40]
  421b4c:	ldr	x0, [x0]
  421b50:	cmp	x0, #0x0
  421b54:	b.eq	421b74 <ferror@plt+0x1f204>  // b.none
  421b58:	ldr	x0, [sp, #40]
  421b5c:	bl	4224a0 <ferror@plt+0x1fb30>
  421b60:	and	w0, w0, #0xff
  421b64:	cmp	w0, #0x0
  421b68:	b.eq	421b74 <ferror@plt+0x1f204>  // b.none
  421b6c:	mov	w0, #0x1                   	// #1
  421b70:	b	421b78 <ferror@plt+0x1f208>
  421b74:	mov	w0, #0x0                   	// #0
  421b78:	strb	w0, [sp, #63]
  421b7c:	ldrb	w0, [sp, #63]
  421b80:	cmp	w0, #0x0
  421b84:	b.eq	421bac <ferror@plt+0x1f23c>  // b.none
  421b88:	ldr	x0, [sp, #40]
  421b8c:	str	xzr, [x0]
  421b90:	ldr	x0, [sp, #64]
  421b94:	bl	422788 <ferror@plt+0x1fe18>
  421b98:	str	w0, [sp, #76]
  421b9c:	ldr	w1, [sp, #36]
  421ba0:	ldr	w0, [sp, #76]
  421ba4:	add	w0, w1, w0
  421ba8:	str	w0, [sp, #36]
  421bac:	ldr	x0, [sp, #40]
  421bb0:	ldrb	w2, [sp, #35]
  421bb4:	ldr	w1, [sp, #36]
  421bb8:	bl	4227a0 <ferror@plt+0x1fe30>
  421bbc:	ldrb	w0, [sp, #63]
  421bc0:	cmp	w0, #0x0
  421bc4:	b.eq	421c00 <ferror@plt+0x1f290>  // b.none
  421bc8:	ldr	x0, [sp, #40]
  421bcc:	ldr	x0, [x0]
  421bd0:	bl	422860 <ferror@plt+0x1fef0>
  421bd4:	mov	x19, x0
  421bd8:	ldr	x0, [sp, #64]
  421bdc:	bl	422860 <ferror@plt+0x1fef0>
  421be0:	ldr	w2, [sp, #76]
  421be4:	mov	x1, x0
  421be8:	mov	x0, x19
  421bec:	bl	422878 <ferror@plt+0x1ff08>
  421bf0:	ldr	x0, [sp, #40]
  421bf4:	ldr	x0, [x0]
  421bf8:	ldr	w1, [sp, #76]
  421bfc:	str	w1, [x0, #4]
  421c00:	mov	w0, #0x1                   	// #1
  421c04:	ldr	x19, [sp, #16]
  421c08:	ldp	x29, x30, [sp], #80
  421c0c:	ret
  421c10:	stp	x29, x30, [sp, #-32]!
  421c14:	mov	x29, sp
  421c18:	str	x0, [sp, #24]
  421c1c:	str	x1, [sp, #16]
  421c20:	ldr	x0, [sp, #24]
  421c24:	ldr	x0, [x0]
  421c28:	ldr	x1, [sp, #16]
  421c2c:	bl	4228ec <ferror@plt+0x1ff7c>
  421c30:	ldp	x29, x30, [sp], #32
  421c34:	ret
  421c38:	stp	x29, x30, [sp, #-32]!
  421c3c:	mov	x29, sp
  421c40:	str	x0, [sp, #24]
  421c44:	str	w1, [sp, #20]
  421c48:	ldr	x0, [sp, #24]
  421c4c:	ldr	x0, [x0]
  421c50:	cmp	x0, #0x0
  421c54:	b.eq	421c7c <ferror@plt+0x1f30c>  // b.none
  421c58:	ldr	x0, [sp, #24]
  421c5c:	ldr	x0, [x0]
  421c60:	ldr	w1, [sp, #20]
  421c64:	bl	422940 <ferror@plt+0x1ffd0>
  421c68:	and	w0, w0, #0xff
  421c6c:	cmp	w0, #0x0
  421c70:	cset	w0, ne  // ne = any
  421c74:	and	w0, w0, #0xff
  421c78:	b	421c8c <ferror@plt+0x1f31c>
  421c7c:	ldr	w0, [sp, #20]
  421c80:	cmp	w0, #0x0
  421c84:	cset	w0, eq  // eq = none
  421c88:	and	w0, w0, #0xff
  421c8c:	ldp	x29, x30, [sp], #32
  421c90:	ret
  421c94:	stp	x29, x30, [sp, #-64]!
  421c98:	mov	x29, sp
  421c9c:	str	x0, [sp, #24]
  421ca0:	str	w1, [sp, #20]
  421ca4:	strb	w2, [sp, #19]
  421ca8:	mov	x0, #0x18                  	// #24
  421cac:	str	x0, [sp, #40]
  421cb0:	ldr	x0, [sp, #24]
  421cb4:	ldr	x0, [x0]
  421cb8:	cmp	x0, #0x0
  421cbc:	b.eq	421ccc <ferror@plt+0x1f35c>  // b.none
  421cc0:	ldr	x0, [sp, #24]
  421cc4:	ldr	x0, [x0]
  421cc8:	b	421cd0 <ferror@plt+0x1f360>
  421ccc:	mov	x0, #0x0                   	// #0
  421cd0:	ldrb	w2, [sp, #19]
  421cd4:	ldr	w1, [sp, #20]
  421cd8:	bl	410074 <ferror@plt+0xd704>
  421cdc:	str	w0, [sp, #60]
  421ce0:	ldr	w0, [sp, #60]
  421ce4:	bl	422980 <ferror@plt+0x20010>
  421ce8:	str	x0, [sp, #48]
  421cec:	ldr	x0, [sp, #24]
  421cf0:	ldr	x0, [x0]
  421cf4:	cmp	x0, #0x0
  421cf8:	b.eq	421d0c <ferror@plt+0x1f39c>  // b.none
  421cfc:	ldr	x0, [sp, #24]
  421d00:	ldr	x0, [x0]
  421d04:	bl	421128 <ferror@plt+0x1e7b8>
  421d08:	b	421d10 <ferror@plt+0x1f3a0>
  421d0c:	mov	w0, #0x0                   	// #0
  421d10:	str	w0, [sp, #36]
  421d14:	ldr	x0, [sp, #24]
  421d18:	ldr	x0, [x0]
  421d1c:	ldr	x1, [sp, #48]
  421d20:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  421d24:	mov	x1, x0
  421d28:	ldr	x0, [sp, #24]
  421d2c:	str	x1, [x0]
  421d30:	ldr	x0, [sp, #24]
  421d34:	ldr	x0, [x0]
  421d38:	mov	w3, #0x0                   	// #0
  421d3c:	ldr	w2, [sp, #36]
  421d40:	ldr	w1, [sp, #60]
  421d44:	bl	4229a8 <ferror@plt+0x20038>
  421d48:	nop
  421d4c:	ldp	x29, x30, [sp], #64
  421d50:	ret
  421d54:	sub	sp, sp, #0x10
  421d58:	str	x0, [sp, #8]
  421d5c:	ldr	x0, [sp, #8]
  421d60:	add	x0, x0, #0x8
  421d64:	add	sp, sp, #0x10
  421d68:	ret
  421d6c:	stp	x29, x30, [sp, #-48]!
  421d70:	mov	x29, sp
  421d74:	str	x0, [sp, #40]
  421d78:	str	x1, [sp, #32]
  421d7c:	str	w2, [sp, #28]
  421d80:	ldr	w0, [sp, #28]
  421d84:	cmp	w0, #0x0
  421d88:	b.eq	421de4 <ferror@plt+0x1f474>  // b.none
  421d8c:	ldr	x0, [sp, #40]
  421d90:	mov	x1, x0
  421d94:	mov	x0, #0x18                  	// #24
  421d98:	bl	409ab8 <ferror@plt+0x7148>
  421d9c:	mov	x1, x0
  421da0:	ldr	x0, [sp, #32]
  421da4:	mov	x2, x1
  421da8:	mov	x3, x0
  421dac:	ldp	x0, x1, [x3]
  421db0:	stp	x0, x1, [x2]
  421db4:	ldr	x0, [x3, #16]
  421db8:	str	x0, [x2, #16]
  421dbc:	ldr	x0, [sp, #40]
  421dc0:	add	x0, x0, #0x18
  421dc4:	str	x0, [sp, #40]
  421dc8:	ldr	x0, [sp, #32]
  421dcc:	add	x0, x0, #0x18
  421dd0:	str	x0, [sp, #32]
  421dd4:	ldr	w0, [sp, #28]
  421dd8:	sub	w0, w0, #0x1
  421ddc:	str	w0, [sp, #28]
  421de0:	b	421d80 <ferror@plt+0x1f410>
  421de4:	nop
  421de8:	ldp	x29, x30, [sp], #48
  421dec:	ret
  421df0:	sub	sp, sp, #0x20
  421df4:	str	x0, [sp, #8]
  421df8:	str	x1, [sp]
  421dfc:	ldr	x0, [sp, #8]
  421e00:	ldr	w0, [x0, #4]
  421e04:	add	w2, w0, #0x1
  421e08:	ldr	x1, [sp, #8]
  421e0c:	str	w2, [x1, #4]
  421e10:	mov	w1, w0
  421e14:	mov	x0, x1
  421e18:	lsl	x0, x0, #1
  421e1c:	add	x0, x0, x1
  421e20:	lsl	x0, x0, #3
  421e24:	ldr	x1, [sp, #8]
  421e28:	add	x0, x1, x0
  421e2c:	add	x0, x0, #0x8
  421e30:	str	x0, [sp, #24]
  421e34:	ldr	x1, [sp, #24]
  421e38:	ldr	x0, [sp]
  421e3c:	mov	x2, x1
  421e40:	mov	x3, x0
  421e44:	ldp	x0, x1, [x3]
  421e48:	stp	x0, x1, [x2]
  421e4c:	ldr	x0, [x3, #16]
  421e50:	str	x0, [x2, #16]
  421e54:	ldr	x0, [sp, #24]
  421e58:	add	sp, sp, #0x20
  421e5c:	ret
  421e60:	mov	w0, #0x1                   	// #1
  421e64:	ret
  421e68:	stp	x29, x30, [sp, #-32]!
  421e6c:	mov	x29, sp
  421e70:	str	x0, [sp, #24]
  421e74:	ldr	x0, [sp, #24]
  421e78:	bl	421f58 <ferror@plt+0x1f5e8>
  421e7c:	nop
  421e80:	ldp	x29, x30, [sp], #32
  421e84:	ret
  421e88:	stp	x29, x30, [sp, #-32]!
  421e8c:	mov	x29, sp
  421e90:	str	x0, [sp, #24]
  421e94:	ldr	x0, [sp, #24]
  421e98:	bl	421e68 <ferror@plt+0x1f4f8>
  421e9c:	nop
  421ea0:	ldp	x29, x30, [sp], #32
  421ea4:	ret
  421ea8:	stp	x29, x30, [sp, #-64]!
  421eac:	mov	x29, sp
  421eb0:	str	x0, [sp, #40]
  421eb4:	str	x1, [sp, #32]
  421eb8:	strb	w2, [sp, #31]
  421ebc:	strb	w3, [sp, #30]
  421ec0:	str	w4, [sp, #24]
  421ec4:	ldr	x0, [sp, #40]
  421ec8:	str	xzr, [x0, #16]
  421ecc:	ldr	x0, [sp, #40]
  421ed0:	str	xzr, [x0, #24]
  421ed4:	ldr	x0, [sp, #40]
  421ed8:	str	wzr, [x0, #32]
  421edc:	ldr	x0, [sp, #40]
  421ee0:	str	wzr, [x0, #36]
  421ee4:	ldr	x0, [sp, #40]
  421ee8:	ldrb	w1, [sp, #31]
  421eec:	strb	w1, [x0, #44]
  421ef0:	ldr	x0, [sp, #32]
  421ef4:	bl	40448c <ferror@plt+0x1b1c>
  421ef8:	str	w0, [sp, #60]
  421efc:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  421f00:	add	x1, x0, #0xcd0
  421f04:	ldr	w0, [sp, #60]
  421f08:	lsl	x0, x0, #4
  421f0c:	add	x0, x1, x0
  421f10:	ldr	w0, [x0]
  421f14:	mov	w0, w0
  421f18:	str	x0, [sp, #32]
  421f1c:	ldr	x1, [sp, #32]
  421f20:	ldr	x0, [sp, #40]
  421f24:	bl	422070 <ferror@plt+0x1f700>
  421f28:	mov	x1, x0
  421f2c:	ldr	x0, [sp, #40]
  421f30:	str	x1, [x0]
  421f34:	ldr	x0, [sp, #40]
  421f38:	ldr	x1, [sp, #32]
  421f3c:	str	x1, [x0, #8]
  421f40:	ldr	x0, [sp, #40]
  421f44:	ldr	w1, [sp, #60]
  421f48:	str	w1, [x0, #40]
  421f4c:	nop
  421f50:	ldp	x29, x30, [sp], #64
  421f54:	ret
  421f58:	stp	x29, x30, [sp, #-48]!
  421f5c:	mov	x29, sp
  421f60:	str	x0, [sp, #24]
  421f64:	ldr	x0, [sp, #24]
  421f68:	ldr	x0, [x0, #8]
  421f6c:	sub	x0, x0, #0x1
  421f70:	str	x0, [sp, #40]
  421f74:	ldr	x0, [sp, #24]
  421f78:	ldr	x0, [x0, #8]
  421f7c:	ldr	x1, [sp, #40]
  421f80:	cmp	x1, x0
  421f84:	b.cs	42201c <ferror@plt+0x1f6ac>  // b.hs, b.nlast
  421f88:	ldr	x0, [sp, #24]
  421f8c:	ldr	x1, [x0]
  421f90:	ldr	x0, [sp, #40]
  421f94:	lsl	x0, x0, #4
  421f98:	add	x0, x1, x0
  421f9c:	bl	422328 <ferror@plt+0x1f9b8>
  421fa0:	and	w0, w0, #0xff
  421fa4:	eor	w0, w0, #0x1
  421fa8:	and	w0, w0, #0xff
  421fac:	cmp	w0, #0x0
  421fb0:	b.eq	421fe8 <ferror@plt+0x1f678>  // b.none
  421fb4:	ldr	x0, [sp, #24]
  421fb8:	ldr	x1, [x0]
  421fbc:	ldr	x0, [sp, #40]
  421fc0:	lsl	x0, x0, #4
  421fc4:	add	x0, x1, x0
  421fc8:	bl	422348 <ferror@plt+0x1f9d8>
  421fcc:	and	w0, w0, #0xff
  421fd0:	eor	w0, w0, #0x1
  421fd4:	and	w0, w0, #0xff
  421fd8:	cmp	w0, #0x0
  421fdc:	b.eq	421fe8 <ferror@plt+0x1f678>  // b.none
  421fe0:	mov	w0, #0x1                   	// #1
  421fe4:	b	421fec <ferror@plt+0x1f67c>
  421fe8:	mov	w0, #0x0                   	// #0
  421fec:	cmp	w0, #0x0
  421ff0:	b.eq	42200c <ferror@plt+0x1f69c>  // b.none
  421ff4:	ldr	x0, [sp, #24]
  421ff8:	ldr	x1, [x0]
  421ffc:	ldr	x0, [sp, #40]
  422000:	lsl	x0, x0, #4
  422004:	add	x0, x1, x0
  422008:	bl	422a08 <ferror@plt+0x20098>
  42200c:	ldr	x0, [sp, #40]
  422010:	sub	x0, x0, #0x1
  422014:	str	x0, [sp, #40]
  422018:	b	421f74 <ferror@plt+0x1f604>
  42201c:	ldr	x0, [sp, #24]
  422020:	ldrb	w0, [x0, #44]
  422024:	eor	w0, w0, #0x1
  422028:	and	w0, w0, #0xff
  42202c:	cmp	w0, #0x0
  422030:	b.eq	422044 <ferror@plt+0x1f6d4>  // b.none
  422034:	ldr	x0, [sp, #24]
  422038:	ldr	x0, [x0]
  42203c:	bl	422a28 <ferror@plt+0x200b8>
  422040:	b	422050 <ferror@plt+0x1f6e0>
  422044:	ldr	x0, [sp, #24]
  422048:	ldr	x0, [x0]
  42204c:	bl	405c14 <ferror@plt+0x32a4>
  422050:	nop
  422054:	ldp	x29, x30, [sp], #48
  422058:	ret
  42205c:	sub	sp, sp, #0x10
  422060:	str	w0, [sp, #12]
  422064:	ldr	w0, [sp, #12]
  422068:	add	sp, sp, #0x10
  42206c:	ret
  422070:	stp	x29, x30, [sp, #-48]!
  422074:	mov	x29, sp
  422078:	str	x0, [sp, #24]
  42207c:	str	x1, [sp, #16]
  422080:	ldr	x0, [sp, #24]
  422084:	ldrb	w0, [x0, #44]
  422088:	eor	w0, w0, #0x1
  42208c:	and	w0, w0, #0xff
  422090:	cmp	w0, #0x0
  422094:	b.eq	4220a8 <ferror@plt+0x1f738>  // b.none
  422098:	ldr	x0, [sp, #16]
  42209c:	bl	422a48 <ferror@plt+0x200d8>
  4220a0:	str	x0, [sp, #40]
  4220a4:	b	4220b4 <ferror@plt+0x1f744>
  4220a8:	ldr	x0, [sp, #16]
  4220ac:	bl	422a68 <ferror@plt+0x200f8>
  4220b0:	str	x0, [sp, #40]
  4220b4:	ldr	x0, [sp, #40]
  4220b8:	cmp	x0, #0x0
  4220bc:	b.ne	4220d8 <ferror@plt+0x1f768>  // b.any
  4220c0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4220c4:	add	x2, x0, #0xcf8
  4220c8:	mov	w1, #0x2b5                 	// #693
  4220cc:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4220d0:	add	x0, x0, #0xd08
  4220d4:	bl	4099a4 <ferror@plt+0x7034>
  4220d8:	str	xzr, [sp, #32]
  4220dc:	ldr	x1, [sp, #32]
  4220e0:	ldr	x0, [sp, #16]
  4220e4:	cmp	x1, x0
  4220e8:	b.cs	422110 <ferror@plt+0x1f7a0>  // b.hs, b.nlast
  4220ec:	ldr	x0, [sp, #32]
  4220f0:	lsl	x0, x0, #4
  4220f4:	ldr	x1, [sp, #40]
  4220f8:	add	x0, x1, x0
  4220fc:	bl	422390 <ferror@plt+0x1fa20>
  422100:	ldr	x0, [sp, #32]
  422104:	add	x0, x0, #0x1
  422108:	str	x0, [sp, #32]
  42210c:	b	4220dc <ferror@plt+0x1f76c>
  422110:	ldr	x0, [sp, #40]
  422114:	ldp	x29, x30, [sp], #48
  422118:	ret
  42211c:	stp	x29, x30, [sp, #-128]!
  422120:	mov	x29, sp
  422124:	str	x0, [sp, #24]
  422128:	ldr	x0, [sp, #24]
  42212c:	ldr	x0, [x0]
  422130:	str	x0, [sp, #96]
  422134:	ldr	x0, [sp, #24]
  422138:	ldr	w0, [x0, #40]
  42213c:	str	w0, [sp, #92]
  422140:	ldr	x0, [sp, #24]
  422144:	bl	422acc <ferror@plt+0x2015c>
  422148:	str	x0, [sp, #80]
  42214c:	ldr	x0, [sp, #80]
  422150:	lsl	x0, x0, #4
  422154:	ldr	x1, [sp, #96]
  422158:	add	x0, x1, x0
  42215c:	str	x0, [sp, #72]
  422160:	ldr	x0, [sp, #24]
  422164:	bl	422ae4 <ferror@plt+0x20174>
  422168:	str	x0, [sp, #64]
  42216c:	ldr	x0, [sp, #64]
  422170:	lsl	x0, x0, #1
  422174:	ldr	x1, [sp, #80]
  422178:	cmp	x1, x0
  42217c:	b.cc	42219c <ferror@plt+0x1f82c>  // b.lo, b.ul, b.last
  422180:	ldr	x0, [sp, #64]
  422184:	mov	w1, w0
  422188:	ldr	x0, [sp, #24]
  42218c:	bl	422b08 <ferror@plt+0x20198>
  422190:	and	w0, w0, #0xff
  422194:	cmp	w0, #0x0
  422198:	b.eq	4221a4 <ferror@plt+0x1f834>  // b.none
  42219c:	mov	w0, #0x1                   	// #1
  4221a0:	b	4221a8 <ferror@plt+0x1f838>
  4221a4:	mov	w0, #0x0                   	// #0
  4221a8:	cmp	w0, #0x0
  4221ac:	b.eq	4221e4 <ferror@plt+0x1f874>  // b.none
  4221b0:	ldr	x0, [sp, #64]
  4221b4:	lsl	x0, x0, #1
  4221b8:	bl	40448c <ferror@plt+0x1b1c>
  4221bc:	str	w0, [sp, #124]
  4221c0:	adrp	x0, 480000 <_obstack_memory_used@@Base+0x10a9c>
  4221c4:	add	x1, x0, #0xcd0
  4221c8:	ldr	w0, [sp, #124]
  4221cc:	lsl	x0, x0, #4
  4221d0:	add	x0, x1, x0
  4221d4:	ldr	w0, [x0]
  4221d8:	mov	w0, w0
  4221dc:	str	x0, [sp, #112]
  4221e0:	b	4221f4 <ferror@plt+0x1f884>
  4221e4:	ldr	w0, [sp, #92]
  4221e8:	str	w0, [sp, #124]
  4221ec:	ldr	x0, [sp, #80]
  4221f0:	str	x0, [sp, #112]
  4221f4:	ldr	x1, [sp, #112]
  4221f8:	ldr	x0, [sp, #24]
  4221fc:	bl	422070 <ferror@plt+0x1f700>
  422200:	str	x0, [sp, #56]
  422204:	ldr	x0, [sp, #24]
  422208:	ldr	x1, [sp, #56]
  42220c:	str	x1, [x0]
  422210:	ldr	x0, [sp, #24]
  422214:	ldr	x1, [sp, #112]
  422218:	str	x1, [x0, #8]
  42221c:	ldr	x0, [sp, #24]
  422220:	ldr	w1, [sp, #124]
  422224:	str	w1, [x0, #40]
  422228:	ldr	x0, [sp, #24]
  42222c:	ldr	x1, [x0, #16]
  422230:	ldr	x0, [sp, #24]
  422234:	ldr	x0, [x0, #24]
  422238:	sub	x1, x1, x0
  42223c:	ldr	x0, [sp, #24]
  422240:	str	x1, [x0, #16]
  422244:	ldr	x0, [sp, #24]
  422248:	str	xzr, [x0, #24]
  42224c:	ldr	x0, [sp, #96]
  422250:	str	x0, [sp, #104]
  422254:	ldr	x0, [sp, #104]
  422258:	str	x0, [sp, #48]
  42225c:	ldr	x0, [sp, #48]
  422260:	bl	422328 <ferror@plt+0x1f9b8>
  422264:	and	w0, w0, #0xff
  422268:	eor	w0, w0, #0x1
  42226c:	and	w0, w0, #0xff
  422270:	cmp	w0, #0x0
  422274:	b.eq	42229c <ferror@plt+0x1f92c>  // b.none
  422278:	ldr	x0, [sp, #48]
  42227c:	bl	422348 <ferror@plt+0x1f9d8>
  422280:	and	w0, w0, #0xff
  422284:	eor	w0, w0, #0x1
  422288:	and	w0, w0, #0xff
  42228c:	cmp	w0, #0x0
  422290:	b.eq	42229c <ferror@plt+0x1f92c>  // b.none
  422294:	mov	w0, #0x1                   	// #1
  422298:	b	4222a0 <ferror@plt+0x1f930>
  42229c:	mov	w0, #0x0                   	// #0
  4222a0:	cmp	w0, #0x0
  4222a4:	b.eq	4222d0 <ferror@plt+0x1f960>  // b.none
  4222a8:	ldr	x0, [sp, #48]
  4222ac:	bl	422c40 <ferror@plt+0x202d0>
  4222b0:	mov	w1, w0
  4222b4:	ldr	x0, [sp, #24]
  4222b8:	bl	422b54 <ferror@plt+0x201e4>
  4222bc:	str	x0, [sp, #40]
  4222c0:	ldr	x2, [sp, #40]
  4222c4:	ldr	x0, [sp, #48]
  4222c8:	ldp	x0, x1, [x0]
  4222cc:	stp	x0, x1, [x2]
  4222d0:	ldr	x0, [sp, #104]
  4222d4:	add	x0, x0, #0x10
  4222d8:	str	x0, [sp, #104]
  4222dc:	ldr	x1, [sp, #104]
  4222e0:	ldr	x0, [sp, #72]
  4222e4:	cmp	x1, x0
  4222e8:	b.cs	4222f0 <ferror@plt+0x1f980>  // b.hs, b.nlast
  4222ec:	b	422254 <ferror@plt+0x1f8e4>
  4222f0:	ldr	x0, [sp, #24]
  4222f4:	ldrb	w0, [x0, #44]
  4222f8:	eor	w0, w0, #0x1
  4222fc:	and	w0, w0, #0xff
  422300:	cmp	w0, #0x0
  422304:	b.eq	422314 <ferror@plt+0x1f9a4>  // b.none
  422308:	ldr	x0, [sp, #96]
  42230c:	bl	422a28 <ferror@plt+0x200b8>
  422310:	b	42231c <ferror@plt+0x1f9ac>
  422314:	ldr	x0, [sp, #96]
  422318:	bl	405c14 <ferror@plt+0x32a4>
  42231c:	nop
  422320:	ldp	x29, x30, [sp], #128
  422324:	ret
  422328:	stp	x29, x30, [sp, #-32]!
  42232c:	mov	x29, sp
  422330:	str	x0, [sp, #24]
  422334:	ldr	x0, [sp, #24]
  422338:	bl	421650 <ferror@plt+0x1ece0>
  42233c:	and	w0, w0, #0xff
  422340:	ldp	x29, x30, [sp], #32
  422344:	ret
  422348:	stp	x29, x30, [sp, #-32]!
  42234c:	mov	x29, sp
  422350:	str	x0, [sp, #24]
  422354:	ldr	x0, [sp, #24]
  422358:	bl	422c5c <ferror@plt+0x202ec>
  42235c:	and	w0, w0, #0xff
  422360:	ldp	x29, x30, [sp], #32
  422364:	ret
  422368:	stp	x29, x30, [sp, #-32]!
  42236c:	mov	x29, sp
  422370:	str	x0, [sp, #24]
  422374:	str	x1, [sp, #16]
  422378:	ldr	x0, [sp, #24]
  42237c:	ldr	x1, [sp, #16]
  422380:	bl	422c7c <ferror@plt+0x2030c>
  422384:	and	w0, w0, #0xff
  422388:	ldp	x29, x30, [sp], #32
  42238c:	ret
  422390:	stp	x29, x30, [sp, #-32]!
  422394:	mov	x29, sp
  422398:	str	x0, [sp, #24]
  42239c:	ldr	x0, [sp, #24]
  4223a0:	bl	422cb4 <ferror@plt+0x20344>
  4223a4:	nop
  4223a8:	ldp	x29, x30, [sp], #32
  4223ac:	ret
  4223b0:	sub	sp, sp, #0x10
  4223b4:	str	w0, [sp, #12]
  4223b8:	ldr	w0, [sp, #12]
  4223bc:	cmp	w0, #0x0
  4223c0:	cset	w0, eq  // eq = none
  4223c4:	and	w0, w0, #0xff
  4223c8:	add	sp, sp, #0x10
  4223cc:	ret
  4223d0:	stp	x29, x30, [sp, #-32]!
  4223d4:	mov	x29, sp
  4223d8:	str	x0, [sp, #24]
  4223dc:	str	w1, [sp, #20]
  4223e0:	mov	w2, #0x1                   	// #1
  4223e4:	ldr	w1, [sp, #20]
  4223e8:	ldr	x0, [sp, #24]
  4223ec:	bl	4219c0 <ferror@plt+0x1f050>
  4223f0:	and	w0, w0, #0xff
  4223f4:	ldp	x29, x30, [sp], #32
  4223f8:	ret
  4223fc:	sub	sp, sp, #0x10
  422400:	str	x0, [sp, #8]
  422404:	ldr	x0, [sp, #8]
  422408:	ldr	x0, [x0]
  42240c:	ldrb	w0, [x0, #3]
  422410:	and	w0, w0, #0xffffff80
  422414:	and	w0, w0, #0xff
  422418:	cmp	w0, #0x0
  42241c:	cset	w0, ne  // ne = any
  422420:	and	w0, w0, #0xff
  422424:	add	sp, sp, #0x10
  422428:	ret
  42242c:	stp	x29, x30, [sp, #-48]!
  422430:	mov	x29, sp
  422434:	str	x0, [sp, #24]
  422438:	mov	x0, #0x10                  	// #16
  42243c:	str	x0, [sp, #40]
  422440:	ldr	x0, [sp, #24]
  422444:	ldr	x0, [x0]
  422448:	cmp	x0, #0x0
  42244c:	b.eq	422468 <ferror@plt+0x1faf8>  // b.none
  422450:	ldr	x0, [sp, #24]
  422454:	ldr	x0, [x0]
  422458:	bl	402730 <free@plt>
  42245c:	ldr	x0, [sp, #24]
  422460:	str	xzr, [x0]
  422464:	b	42246c <ferror@plt+0x1fafc>
  422468:	nop
  42246c:	ldp	x29, x30, [sp], #48
  422470:	ret
  422474:	stp	x29, x30, [sp, #-32]!
  422478:	mov	x29, sp
  42247c:	str	x0, [sp, #24]
  422480:	str	w1, [sp, #20]
  422484:	mov	w2, #0x1                   	// #1
  422488:	ldr	w1, [sp, #20]
  42248c:	ldr	x0, [sp, #24]
  422490:	bl	421afc <ferror@plt+0x1f18c>
  422494:	and	w0, w0, #0xff
  422498:	ldp	x29, x30, [sp], #32
  42249c:	ret
  4224a0:	sub	sp, sp, #0x10
  4224a4:	str	x0, [sp, #8]
  4224a8:	ldr	x0, [sp, #8]
  4224ac:	ldr	x0, [x0]
  4224b0:	ldrb	w0, [x0, #3]
  4224b4:	and	w0, w0, #0xffffff80
  4224b8:	and	w0, w0, #0xff
  4224bc:	cmp	w0, #0x0
  4224c0:	cset	w0, ne  // ne = any
  4224c4:	and	w0, w0, #0xff
  4224c8:	add	sp, sp, #0x10
  4224cc:	ret
  4224d0:	stp	x29, x30, [sp, #-48]!
  4224d4:	mov	x29, sp
  4224d8:	str	x0, [sp, #24]
  4224dc:	mov	x0, #0x10                  	// #16
  4224e0:	str	x0, [sp, #40]
  4224e4:	ldr	x0, [sp, #24]
  4224e8:	ldr	x0, [x0]
  4224ec:	cmp	x0, #0x0
  4224f0:	b.eq	42250c <ferror@plt+0x1fb9c>  // b.none
  4224f4:	ldr	x0, [sp, #24]
  4224f8:	ldr	x0, [x0]
  4224fc:	bl	402730 <free@plt>
  422500:	ldr	x0, [sp, #24]
  422504:	str	xzr, [x0]
  422508:	b	422510 <ferror@plt+0x1fba0>
  42250c:	nop
  422510:	ldp	x29, x30, [sp], #48
  422514:	ret
  422518:	stp	x29, x30, [sp, #-32]!
  42251c:	mov	x29, sp
  422520:	str	x0, [sp, #24]
  422524:	str	w1, [sp, #20]
  422528:	ldr	x0, [sp, #24]
  42252c:	ldr	x0, [x0]
  422530:	cmp	x0, #0x0
  422534:	b.eq	42255c <ferror@plt+0x1fbec>  // b.none
  422538:	ldr	x0, [sp, #24]
  42253c:	ldr	x0, [x0]
  422540:	ldr	w1, [sp, #20]
  422544:	bl	422cd4 <ferror@plt+0x20364>
  422548:	and	w0, w0, #0xff
  42254c:	cmp	w0, #0x0
  422550:	cset	w0, ne  // ne = any
  422554:	and	w0, w0, #0xff
  422558:	b	42256c <ferror@plt+0x1fbfc>
  42255c:	ldr	w0, [sp, #20]
  422560:	cmp	w0, #0x0
  422564:	cset	w0, eq  // eq = none
  422568:	and	w0, w0, #0xff
  42256c:	ldp	x29, x30, [sp], #32
  422570:	ret
  422574:	sub	sp, sp, #0x10
  422578:	str	x0, [sp, #8]
  42257c:	ldr	x0, [sp, #8]
  422580:	ldr	w0, [x0, #4]
  422584:	add	sp, sp, #0x10
  422588:	ret
  42258c:	stp	x29, x30, [sp, #-64]!
  422590:	mov	x29, sp
  422594:	str	x0, [sp, #24]
  422598:	str	w1, [sp, #20]
  42259c:	strb	w2, [sp, #19]
  4225a0:	mov	x0, #0x10                  	// #16
  4225a4:	str	x0, [sp, #40]
  4225a8:	ldr	x0, [sp, #24]
  4225ac:	ldr	x0, [x0]
  4225b0:	cmp	x0, #0x0
  4225b4:	b.eq	4225c4 <ferror@plt+0x1fc54>  // b.none
  4225b8:	ldr	x0, [sp, #24]
  4225bc:	ldr	x0, [x0]
  4225c0:	b	4225c8 <ferror@plt+0x1fc58>
  4225c4:	mov	x0, #0x0                   	// #0
  4225c8:	ldrb	w2, [sp, #19]
  4225cc:	ldr	w1, [sp, #20]
  4225d0:	bl	410074 <ferror@plt+0xd704>
  4225d4:	str	w0, [sp, #60]
  4225d8:	ldr	w0, [sp, #60]
  4225dc:	bl	422d14 <ferror@plt+0x203a4>
  4225e0:	str	x0, [sp, #48]
  4225e4:	ldr	x0, [sp, #24]
  4225e8:	ldr	x0, [x0]
  4225ec:	cmp	x0, #0x0
  4225f0:	b.eq	422604 <ferror@plt+0x1fc94>  // b.none
  4225f4:	ldr	x0, [sp, #24]
  4225f8:	ldr	x0, [x0]
  4225fc:	bl	422574 <ferror@plt+0x1fc04>
  422600:	b	422608 <ferror@plt+0x1fc98>
  422604:	mov	w0, #0x0                   	// #0
  422608:	str	w0, [sp, #36]
  42260c:	ldr	x0, [sp, #24]
  422610:	ldr	x0, [x0]
  422614:	ldr	x1, [sp, #48]
  422618:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42261c:	mov	x1, x0
  422620:	ldr	x0, [sp, #24]
  422624:	str	x1, [x0]
  422628:	ldr	x0, [sp, #24]
  42262c:	ldr	x0, [x0]
  422630:	mov	w3, #0x0                   	// #0
  422634:	ldr	w2, [sp, #36]
  422638:	ldr	w1, [sp, #60]
  42263c:	bl	422d30 <ferror@plt+0x203c0>
  422640:	nop
  422644:	ldp	x29, x30, [sp], #64
  422648:	ret
  42264c:	sub	sp, sp, #0x10
  422650:	str	x0, [sp, #8]
  422654:	ldr	x0, [sp, #8]
  422658:	add	x0, x0, #0x8
  42265c:	add	sp, sp, #0x10
  422660:	ret
  422664:	stp	x29, x30, [sp, #-48]!
  422668:	mov	x29, sp
  42266c:	str	x0, [sp, #40]
  422670:	str	x1, [sp, #32]
  422674:	str	w2, [sp, #28]
  422678:	ldr	w0, [sp, #28]
  42267c:	cmp	w0, #0x0
  422680:	b.eq	4226cc <ferror@plt+0x1fd5c>  // b.none
  422684:	ldr	x0, [sp, #40]
  422688:	mov	x1, x0
  42268c:	mov	x0, #0x10                  	// #16
  422690:	bl	409ab8 <ferror@plt+0x7148>
  422694:	mov	x2, x0
  422698:	ldr	x0, [sp, #32]
  42269c:	ldp	x0, x1, [x0]
  4226a0:	stp	x0, x1, [x2]
  4226a4:	ldr	x0, [sp, #40]
  4226a8:	add	x0, x0, #0x10
  4226ac:	str	x0, [sp, #40]
  4226b0:	ldr	x0, [sp, #32]
  4226b4:	add	x0, x0, #0x10
  4226b8:	str	x0, [sp, #32]
  4226bc:	ldr	w0, [sp, #28]
  4226c0:	sub	w0, w0, #0x1
  4226c4:	str	w0, [sp, #28]
  4226c8:	b	422678 <ferror@plt+0x1fd08>
  4226cc:	nop
  4226d0:	ldp	x29, x30, [sp], #48
  4226d4:	ret
  4226d8:	sub	sp, sp, #0x20
  4226dc:	str	x0, [sp, #8]
  4226e0:	str	x1, [sp]
  4226e4:	ldr	x0, [sp, #8]
  4226e8:	ldr	w0, [x0, #4]
  4226ec:	add	w2, w0, #0x1
  4226f0:	ldr	x1, [sp, #8]
  4226f4:	str	w2, [x1, #4]
  4226f8:	mov	w0, w0
  4226fc:	lsl	x0, x0, #4
  422700:	ldr	x1, [sp, #8]
  422704:	add	x0, x1, x0
  422708:	add	x0, x0, #0x8
  42270c:	str	x0, [sp, #24]
  422710:	ldr	x2, [sp, #24]
  422714:	ldr	x0, [sp]
  422718:	ldp	x0, x1, [x0]
  42271c:	stp	x0, x1, [x2]
  422720:	ldr	x0, [sp, #24]
  422724:	add	sp, sp, #0x20
  422728:	ret
  42272c:	stp	x29, x30, [sp, #-32]!
  422730:	mov	x29, sp
  422734:	str	x0, [sp, #24]
  422738:	str	w1, [sp, #20]
  42273c:	ldr	x0, [sp, #24]
  422740:	ldr	x0, [x0]
  422744:	cmp	x0, #0x0
  422748:	b.eq	422770 <ferror@plt+0x1fe00>  // b.none
  42274c:	ldr	x0, [sp, #24]
  422750:	ldr	x0, [x0]
  422754:	ldr	w1, [sp, #20]
  422758:	bl	422d90 <ferror@plt+0x20420>
  42275c:	and	w0, w0, #0xff
  422760:	cmp	w0, #0x0
  422764:	cset	w0, ne  // ne = any
  422768:	and	w0, w0, #0xff
  42276c:	b	422780 <ferror@plt+0x1fe10>
  422770:	ldr	w0, [sp, #20]
  422774:	cmp	w0, #0x0
  422778:	cset	w0, eq  // eq = none
  42277c:	and	w0, w0, #0xff
  422780:	ldp	x29, x30, [sp], #32
  422784:	ret
  422788:	sub	sp, sp, #0x10
  42278c:	str	x0, [sp, #8]
  422790:	ldr	x0, [sp, #8]
  422794:	ldr	w0, [x0, #4]
  422798:	add	sp, sp, #0x10
  42279c:	ret
  4227a0:	stp	x29, x30, [sp, #-64]!
  4227a4:	mov	x29, sp
  4227a8:	str	x0, [sp, #24]
  4227ac:	str	w1, [sp, #20]
  4227b0:	strb	w2, [sp, #19]
  4227b4:	mov	x0, #0x10                  	// #16
  4227b8:	str	x0, [sp, #40]
  4227bc:	ldr	x0, [sp, #24]
  4227c0:	ldr	x0, [x0]
  4227c4:	cmp	x0, #0x0
  4227c8:	b.eq	4227d8 <ferror@plt+0x1fe68>  // b.none
  4227cc:	ldr	x0, [sp, #24]
  4227d0:	ldr	x0, [x0]
  4227d4:	b	4227dc <ferror@plt+0x1fe6c>
  4227d8:	mov	x0, #0x0                   	// #0
  4227dc:	ldrb	w2, [sp, #19]
  4227e0:	ldr	w1, [sp, #20]
  4227e4:	bl	410074 <ferror@plt+0xd704>
  4227e8:	str	w0, [sp, #60]
  4227ec:	ldr	w0, [sp, #60]
  4227f0:	bl	422dd0 <ferror@plt+0x20460>
  4227f4:	str	x0, [sp, #48]
  4227f8:	ldr	x0, [sp, #24]
  4227fc:	ldr	x0, [x0]
  422800:	cmp	x0, #0x0
  422804:	b.eq	422818 <ferror@plt+0x1fea8>  // b.none
  422808:	ldr	x0, [sp, #24]
  42280c:	ldr	x0, [x0]
  422810:	bl	422788 <ferror@plt+0x1fe18>
  422814:	b	42281c <ferror@plt+0x1feac>
  422818:	mov	w0, #0x0                   	// #0
  42281c:	str	w0, [sp, #36]
  422820:	ldr	x0, [sp, #24]
  422824:	ldr	x0, [x0]
  422828:	ldr	x1, [sp, #48]
  42282c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  422830:	mov	x1, x0
  422834:	ldr	x0, [sp, #24]
  422838:	str	x1, [x0]
  42283c:	ldr	x0, [sp, #24]
  422840:	ldr	x0, [x0]
  422844:	mov	w3, #0x0                   	// #0
  422848:	ldr	w2, [sp, #36]
  42284c:	ldr	w1, [sp, #60]
  422850:	bl	422dec <ferror@plt+0x2047c>
  422854:	nop
  422858:	ldp	x29, x30, [sp], #64
  42285c:	ret
  422860:	sub	sp, sp, #0x10
  422864:	str	x0, [sp, #8]
  422868:	ldr	x0, [sp, #8]
  42286c:	add	x0, x0, #0x8
  422870:	add	sp, sp, #0x10
  422874:	ret
  422878:	stp	x29, x30, [sp, #-48]!
  42287c:	mov	x29, sp
  422880:	str	x0, [sp, #40]
  422884:	str	x1, [sp, #32]
  422888:	str	w2, [sp, #28]
  42288c:	ldr	w0, [sp, #28]
  422890:	cmp	w0, #0x0
  422894:	b.eq	4228e0 <ferror@plt+0x1ff70>  // b.none
  422898:	ldr	x0, [sp, #40]
  42289c:	mov	x1, x0
  4228a0:	mov	x0, #0x10                  	// #16
  4228a4:	bl	409ab8 <ferror@plt+0x7148>
  4228a8:	mov	x2, x0
  4228ac:	ldr	x0, [sp, #32]
  4228b0:	ldp	x0, x1, [x0]
  4228b4:	stp	x0, x1, [x2]
  4228b8:	ldr	x0, [sp, #40]
  4228bc:	add	x0, x0, #0x10
  4228c0:	str	x0, [sp, #40]
  4228c4:	ldr	x0, [sp, #32]
  4228c8:	add	x0, x0, #0x10
  4228cc:	str	x0, [sp, #32]
  4228d0:	ldr	w0, [sp, #28]
  4228d4:	sub	w0, w0, #0x1
  4228d8:	str	w0, [sp, #28]
  4228dc:	b	42288c <ferror@plt+0x1ff1c>
  4228e0:	nop
  4228e4:	ldp	x29, x30, [sp], #48
  4228e8:	ret
  4228ec:	sub	sp, sp, #0x20
  4228f0:	str	x0, [sp, #8]
  4228f4:	str	x1, [sp]
  4228f8:	ldr	x0, [sp, #8]
  4228fc:	ldr	w0, [x0, #4]
  422900:	add	w2, w0, #0x1
  422904:	ldr	x1, [sp, #8]
  422908:	str	w2, [x1, #4]
  42290c:	mov	w0, w0
  422910:	lsl	x0, x0, #4
  422914:	ldr	x1, [sp, #8]
  422918:	add	x0, x1, x0
  42291c:	add	x0, x0, #0x8
  422920:	str	x0, [sp, #24]
  422924:	ldr	x2, [sp, #24]
  422928:	ldr	x0, [sp]
  42292c:	ldp	x0, x1, [x0]
  422930:	stp	x0, x1, [x2]
  422934:	ldr	x0, [sp, #24]
  422938:	add	sp, sp, #0x20
  42293c:	ret
  422940:	sub	sp, sp, #0x10
  422944:	str	x0, [sp, #8]
  422948:	str	w1, [sp, #4]
  42294c:	ldr	x0, [sp, #8]
  422950:	ldr	w0, [x0]
  422954:	ubfx	x0, x0, #0, #31
  422958:	mov	w1, w0
  42295c:	ldr	x0, [sp, #8]
  422960:	ldr	w0, [x0, #4]
  422964:	sub	w0, w1, w0
  422968:	ldr	w1, [sp, #4]
  42296c:	cmp	w1, w0
  422970:	cset	w0, ls  // ls = plast
  422974:	and	w0, w0, #0xff
  422978:	add	sp, sp, #0x10
  42297c:	ret
  422980:	sub	sp, sp, #0x10
  422984:	str	w0, [sp, #12]
  422988:	ldr	w1, [sp, #12]
  42298c:	mov	x0, x1
  422990:	lsl	x0, x0, #1
  422994:	add	x0, x0, x1
  422998:	lsl	x0, x0, #3
  42299c:	add	x0, x0, #0x8
  4229a0:	add	sp, sp, #0x10
  4229a4:	ret
  4229a8:	sub	sp, sp, #0x20
  4229ac:	str	x0, [sp, #24]
  4229b0:	str	w1, [sp, #20]
  4229b4:	str	w2, [sp, #16]
  4229b8:	str	w3, [sp, #12]
  4229bc:	ldr	w0, [sp, #20]
  4229c0:	and	w2, w0, #0x7fffffff
  4229c4:	ldr	x1, [sp, #24]
  4229c8:	ldr	w0, [x1]
  4229cc:	bfxil	w0, w2, #0, #31
  4229d0:	str	w0, [x1]
  4229d4:	ldr	w0, [sp, #12]
  4229d8:	and	w0, w0, #0x1
  4229dc:	and	w2, w0, #0xff
  4229e0:	ldr	x1, [sp, #24]
  4229e4:	ldrb	w0, [x1, #3]
  4229e8:	bfi	w0, w2, #7, #1
  4229ec:	strb	w0, [x1, #3]
  4229f0:	ldr	x0, [sp, #24]
  4229f4:	ldr	w1, [sp, #16]
  4229f8:	str	w1, [x0, #4]
  4229fc:	nop
  422a00:	add	sp, sp, #0x20
  422a04:	ret
  422a08:	stp	x29, x30, [sp, #-32]!
  422a0c:	mov	x29, sp
  422a10:	str	x0, [sp, #24]
  422a14:	ldr	x0, [sp, #24]
  422a18:	bl	422e4c <ferror@plt+0x204dc>
  422a1c:	nop
  422a20:	ldp	x29, x30, [sp], #32
  422a24:	ret
  422a28:	stp	x29, x30, [sp, #-32]!
  422a2c:	mov	x29, sp
  422a30:	str	x0, [sp, #24]
  422a34:	ldr	x0, [sp, #24]
  422a38:	bl	402730 <free@plt>
  422a3c:	nop
  422a40:	ldp	x29, x30, [sp], #32
  422a44:	ret
  422a48:	stp	x29, x30, [sp, #-32]!
  422a4c:	mov	x29, sp
  422a50:	str	x0, [sp, #24]
  422a54:	mov	x1, #0x10                  	// #16
  422a58:	ldr	x0, [sp, #24]
  422a5c:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  422a60:	ldp	x29, x30, [sp], #32
  422a64:	ret
  422a68:	stp	x29, x30, [sp, #-32]!
  422a6c:	mov	x29, sp
  422a70:	str	x0, [sp, #24]
  422a74:	bl	422e6c <ferror@plt+0x204fc>
  422a78:	and	w0, w0, #0xff
  422a7c:	cmp	w0, #0x0
  422a80:	b.eq	422aa8 <ferror@plt+0x20138>  // b.none
  422a84:	ldr	x0, [sp, #24]
  422a88:	lsl	x4, x0, #4
  422a8c:	ldr	x3, [sp, #24]
  422a90:	mov	x2, #0x10                  	// #16
  422a94:	adrp	x0, 422000 <ferror@plt+0x1f690>
  422a98:	add	x1, x0, #0xe74
  422a9c:	mov	x0, x4
  422aa0:	bl	405ba0 <ferror@plt+0x3230>
  422aa4:	b	422ac4 <ferror@plt+0x20154>
  422aa8:	ldr	x0, [sp, #24]
  422aac:	lsl	x0, x0, #4
  422ab0:	mov	x3, #0x0                   	// #0
  422ab4:	mov	x2, #0x0                   	// #0
  422ab8:	mov	x1, #0x0                   	// #0
  422abc:	bl	405ba0 <ferror@plt+0x3230>
  422ac0:	nop
  422ac4:	ldp	x29, x30, [sp], #32
  422ac8:	ret
  422acc:	sub	sp, sp, #0x10
  422ad0:	str	x0, [sp, #8]
  422ad4:	ldr	x0, [sp, #8]
  422ad8:	ldr	x0, [x0, #8]
  422adc:	add	sp, sp, #0x10
  422ae0:	ret
  422ae4:	sub	sp, sp, #0x10
  422ae8:	str	x0, [sp, #8]
  422aec:	ldr	x0, [sp, #8]
  422af0:	ldr	x1, [x0, #16]
  422af4:	ldr	x0, [sp, #8]
  422af8:	ldr	x0, [x0, #24]
  422afc:	sub	x0, x1, x0
  422b00:	add	sp, sp, #0x10
  422b04:	ret
  422b08:	sub	sp, sp, #0x10
  422b0c:	str	x0, [sp, #8]
  422b10:	str	w1, [sp, #4]
  422b14:	ldr	w0, [sp, #4]
  422b18:	lsl	w0, w0, #3
  422b1c:	mov	w1, w0
  422b20:	ldr	x0, [sp, #8]
  422b24:	ldr	x0, [x0, #8]
  422b28:	cmp	x1, x0
  422b2c:	b.cs	422b48 <ferror@plt+0x201d8>  // b.hs, b.nlast
  422b30:	ldr	x0, [sp, #8]
  422b34:	ldr	x0, [x0, #8]
  422b38:	cmp	x0, #0x20
  422b3c:	b.ls	422b48 <ferror@plt+0x201d8>  // b.plast
  422b40:	mov	w0, #0x1                   	// #1
  422b44:	b	422b4c <ferror@plt+0x201dc>
  422b48:	mov	w0, #0x0                   	// #0
  422b4c:	add	sp, sp, #0x10
  422b50:	ret
  422b54:	stp	x29, x30, [sp, #-64]!
  422b58:	mov	x29, sp
  422b5c:	str	x0, [sp, #24]
  422b60:	str	w1, [sp, #20]
  422b64:	ldr	x0, [sp, #24]
  422b68:	ldr	w0, [x0, #40]
  422b6c:	mov	w1, w0
  422b70:	ldr	w0, [sp, #20]
  422b74:	bl	419494 <ferror@plt+0x16b24>
  422b78:	str	w0, [sp, #60]
  422b7c:	ldr	x0, [sp, #24]
  422b80:	ldr	x0, [x0, #8]
  422b84:	str	x0, [sp, #48]
  422b88:	ldr	x0, [sp, #24]
  422b8c:	ldr	x1, [x0]
  422b90:	ldr	w0, [sp, #60]
  422b94:	lsl	x0, x0, #4
  422b98:	add	x0, x1, x0
  422b9c:	str	x0, [sp, #40]
  422ba0:	ldr	x0, [sp, #40]
  422ba4:	bl	422328 <ferror@plt+0x1f9b8>
  422ba8:	and	w0, w0, #0xff
  422bac:	cmp	w0, #0x0
  422bb0:	b.eq	422bbc <ferror@plt+0x2024c>  // b.none
  422bb4:	ldr	x0, [sp, #40]
  422bb8:	b	422c38 <ferror@plt+0x202c8>
  422bbc:	ldr	x0, [sp, #24]
  422bc0:	ldr	w0, [x0, #40]
  422bc4:	mov	w1, w0
  422bc8:	ldr	w0, [sp, #20]
  422bcc:	bl	4194e8 <ferror@plt+0x16b78>
  422bd0:	str	w0, [sp, #36]
  422bd4:	ldr	w1, [sp, #60]
  422bd8:	ldr	w0, [sp, #36]
  422bdc:	add	w0, w1, w0
  422be0:	str	w0, [sp, #60]
  422be4:	ldr	w0, [sp, #60]
  422be8:	ldr	x1, [sp, #48]
  422bec:	cmp	x1, x0
  422bf0:	b.hi	422c08 <ferror@plt+0x20298>  // b.pmore
  422bf4:	ldr	x0, [sp, #48]
  422bf8:	mov	w1, w0
  422bfc:	ldr	w0, [sp, #60]
  422c00:	sub	w0, w0, w1
  422c04:	str	w0, [sp, #60]
  422c08:	ldr	x0, [sp, #24]
  422c0c:	ldr	x1, [x0]
  422c10:	ldr	w0, [sp, #60]
  422c14:	lsl	x0, x0, #4
  422c18:	add	x0, x1, x0
  422c1c:	str	x0, [sp, #40]
  422c20:	ldr	x0, [sp, #40]
  422c24:	bl	422328 <ferror@plt+0x1f9b8>
  422c28:	and	w0, w0, #0xff
  422c2c:	cmp	w0, #0x0
  422c30:	b.eq	422bd4 <ferror@plt+0x20264>  // b.none
  422c34:	ldr	x0, [sp, #40]
  422c38:	ldp	x29, x30, [sp], #64
  422c3c:	ret
  422c40:	stp	x29, x30, [sp, #-32]!
  422c44:	mov	x29, sp
  422c48:	str	x0, [sp, #24]
  422c4c:	ldr	x0, [sp, #24]
  422c50:	bl	42139c <ferror@plt+0x1ea2c>
  422c54:	ldp	x29, x30, [sp], #32
  422c58:	ret
  422c5c:	stp	x29, x30, [sp, #-32]!
  422c60:	mov	x29, sp
  422c64:	str	x0, [sp, #24]
  422c68:	ldr	x0, [sp, #24]
  422c6c:	bl	422e88 <ferror@plt+0x20518>
  422c70:	and	w0, w0, #0xff
  422c74:	ldp	x29, x30, [sp], #32
  422c78:	ret
  422c7c:	stp	x29, x30, [sp, #-32]!
  422c80:	mov	x29, sp
  422c84:	str	x0, [sp, #24]
  422c88:	str	x1, [sp, #16]
  422c8c:	ldr	x0, [sp, #24]
  422c90:	ldr	w2, [x0]
  422c94:	ldr	x0, [sp, #16]
  422c98:	ldr	w0, [x0]
  422c9c:	mov	w1, w0
  422ca0:	mov	w0, w2
  422ca4:	bl	422eac <ferror@plt+0x2053c>
  422ca8:	and	w0, w0, #0xff
  422cac:	ldp	x29, x30, [sp], #32
  422cb0:	ret
  422cb4:	stp	x29, x30, [sp, #-32]!
  422cb8:	mov	x29, sp
  422cbc:	str	x0, [sp, #24]
  422cc0:	ldr	x0, [sp, #24]
  422cc4:	bl	422ed4 <ferror@plt+0x20564>
  422cc8:	nop
  422ccc:	ldp	x29, x30, [sp], #32
  422cd0:	ret
  422cd4:	sub	sp, sp, #0x10
  422cd8:	str	x0, [sp, #8]
  422cdc:	str	w1, [sp, #4]
  422ce0:	ldr	x0, [sp, #8]
  422ce4:	ldr	w0, [x0]
  422ce8:	ubfx	x0, x0, #0, #31
  422cec:	mov	w1, w0
  422cf0:	ldr	x0, [sp, #8]
  422cf4:	ldr	w0, [x0, #4]
  422cf8:	sub	w0, w1, w0
  422cfc:	ldr	w1, [sp, #4]
  422d00:	cmp	w1, w0
  422d04:	cset	w0, ls  // ls = plast
  422d08:	and	w0, w0, #0xff
  422d0c:	add	sp, sp, #0x10
  422d10:	ret
  422d14:	sub	sp, sp, #0x10
  422d18:	str	w0, [sp, #12]
  422d1c:	ldr	w0, [sp, #12]
  422d20:	lsl	x0, x0, #4
  422d24:	add	x0, x0, #0x8
  422d28:	add	sp, sp, #0x10
  422d2c:	ret
  422d30:	sub	sp, sp, #0x20
  422d34:	str	x0, [sp, #24]
  422d38:	str	w1, [sp, #20]
  422d3c:	str	w2, [sp, #16]
  422d40:	str	w3, [sp, #12]
  422d44:	ldr	w0, [sp, #20]
  422d48:	and	w2, w0, #0x7fffffff
  422d4c:	ldr	x1, [sp, #24]
  422d50:	ldr	w0, [x1]
  422d54:	bfxil	w0, w2, #0, #31
  422d58:	str	w0, [x1]
  422d5c:	ldr	w0, [sp, #12]
  422d60:	and	w0, w0, #0x1
  422d64:	and	w2, w0, #0xff
  422d68:	ldr	x1, [sp, #24]
  422d6c:	ldrb	w0, [x1, #3]
  422d70:	bfi	w0, w2, #7, #1
  422d74:	strb	w0, [x1, #3]
  422d78:	ldr	x0, [sp, #24]
  422d7c:	ldr	w1, [sp, #16]
  422d80:	str	w1, [x0, #4]
  422d84:	nop
  422d88:	add	sp, sp, #0x20
  422d8c:	ret
  422d90:	sub	sp, sp, #0x10
  422d94:	str	x0, [sp, #8]
  422d98:	str	w1, [sp, #4]
  422d9c:	ldr	x0, [sp, #8]
  422da0:	ldr	w0, [x0]
  422da4:	ubfx	x0, x0, #0, #31
  422da8:	mov	w1, w0
  422dac:	ldr	x0, [sp, #8]
  422db0:	ldr	w0, [x0, #4]
  422db4:	sub	w0, w1, w0
  422db8:	ldr	w1, [sp, #4]
  422dbc:	cmp	w1, w0
  422dc0:	cset	w0, ls  // ls = plast
  422dc4:	and	w0, w0, #0xff
  422dc8:	add	sp, sp, #0x10
  422dcc:	ret
  422dd0:	sub	sp, sp, #0x10
  422dd4:	str	w0, [sp, #12]
  422dd8:	ldr	w0, [sp, #12]
  422ddc:	lsl	x0, x0, #4
  422de0:	add	x0, x0, #0x8
  422de4:	add	sp, sp, #0x10
  422de8:	ret
  422dec:	sub	sp, sp, #0x20
  422df0:	str	x0, [sp, #24]
  422df4:	str	w1, [sp, #20]
  422df8:	str	w2, [sp, #16]
  422dfc:	str	w3, [sp, #12]
  422e00:	ldr	w0, [sp, #20]
  422e04:	and	w2, w0, #0x7fffffff
  422e08:	ldr	x1, [sp, #24]
  422e0c:	ldr	w0, [x1]
  422e10:	bfxil	w0, w2, #0, #31
  422e14:	str	w0, [x1]
  422e18:	ldr	w0, [sp, #12]
  422e1c:	and	w0, w0, #0x1
  422e20:	and	w2, w0, #0xff
  422e24:	ldr	x1, [sp, #24]
  422e28:	ldrb	w0, [x1, #3]
  422e2c:	bfi	w0, w2, #7, #1
  422e30:	strb	w0, [x1, #3]
  422e34:	ldr	x0, [sp, #24]
  422e38:	ldr	w1, [sp, #16]
  422e3c:	str	w1, [x0, #4]
  422e40:	nop
  422e44:	add	sp, sp, #0x20
  422e48:	ret
  422e4c:	stp	x29, x30, [sp, #-32]!
  422e50:	mov	x29, sp
  422e54:	str	x0, [sp, #24]
  422e58:	ldr	x0, [sp, #24]
  422e5c:	bl	422ef4 <ferror@plt+0x20584>
  422e60:	nop
  422e64:	ldp	x29, x30, [sp], #32
  422e68:	ret
  422e6c:	mov	w0, #0x0                   	// #0
  422e70:	ret
  422e74:	sub	sp, sp, #0x10
  422e78:	str	x0, [sp, #8]
  422e7c:	nop
  422e80:	add	sp, sp, #0x10
  422e84:	ret
  422e88:	stp	x29, x30, [sp, #-32]!
  422e8c:	mov	x29, sp
  422e90:	str	x0, [sp, #24]
  422e94:	ldr	x0, [sp, #24]
  422e98:	ldr	w0, [x0]
  422e9c:	bl	422f08 <ferror@plt+0x20598>
  422ea0:	and	w0, w0, #0xff
  422ea4:	ldp	x29, x30, [sp], #32
  422ea8:	ret
  422eac:	sub	sp, sp, #0x10
  422eb0:	str	w0, [sp, #12]
  422eb4:	str	w1, [sp, #8]
  422eb8:	ldr	w1, [sp, #12]
  422ebc:	ldr	w0, [sp, #8]
  422ec0:	cmp	w1, w0
  422ec4:	cset	w0, eq  // eq = none
  422ec8:	and	w0, w0, #0xff
  422ecc:	add	sp, sp, #0x10
  422ed0:	ret
  422ed4:	stp	x29, x30, [sp, #-32]!
  422ed8:	mov	x29, sp
  422edc:	str	x0, [sp, #24]
  422ee0:	ldr	x0, [sp, #24]
  422ee4:	bl	422f1c <ferror@plt+0x205ac>
  422ee8:	nop
  422eec:	ldp	x29, x30, [sp], #32
  422ef0:	ret
  422ef4:	sub	sp, sp, #0x10
  422ef8:	str	x0, [sp, #8]
  422efc:	nop
  422f00:	add	sp, sp, #0x10
  422f04:	ret
  422f08:	sub	sp, sp, #0x10
  422f0c:	str	w0, [sp, #12]
  422f10:	mov	w0, #0x0                   	// #0
  422f14:	add	sp, sp, #0x10
  422f18:	ret
  422f1c:	sub	sp, sp, #0x10
  422f20:	str	x0, [sp, #8]
  422f24:	ldr	x0, [sp, #8]
  422f28:	str	wzr, [x0]
  422f2c:	nop
  422f30:	add	sp, sp, #0x10
  422f34:	ret
  422f38:	sub	sp, sp, #0x10
  422f3c:	str	x0, [sp, #8]
  422f40:	ldr	x0, [sp, #8]
  422f44:	str	xzr, [x0]
  422f48:	nop
  422f4c:	add	sp, sp, #0x10
  422f50:	ret
  422f54:	stp	x29, x30, [sp, #-48]!
  422f58:	mov	x29, sp
  422f5c:	str	x0, [sp, #24]
  422f60:	ldr	x0, [sp, #24]
  422f64:	ldr	x0, [x0]
  422f68:	cmp	x0, #0x0
  422f6c:	b.eq	422f9c <ferror@plt+0x2062c>  // b.none
  422f70:	ldr	x0, [sp, #24]
  422f74:	ldr	x0, [x0]
  422f78:	ldr	x0, [x0]
  422f7c:	str	x0, [sp, #40]
  422f80:	ldr	x0, [sp, #24]
  422f84:	ldr	x0, [x0]
  422f88:	bl	402730 <free@plt>
  422f8c:	ldr	x0, [sp, #24]
  422f90:	ldr	x1, [sp, #40]
  422f94:	str	x1, [x0]
  422f98:	b	422f60 <ferror@plt+0x205f0>
  422f9c:	nop
  422fa0:	ldp	x29, x30, [sp], #48
  422fa4:	ret
  422fa8:	stp	x29, x30, [sp, #-32]!
  422fac:	mov	x29, sp
  422fb0:	str	x0, [sp, #24]
  422fb4:	ldr	x0, [sp, #24]
  422fb8:	cmp	x0, #0x10, lsl #12
  422fbc:	b.ne	422fc8 <ferror@plt+0x20658>  // b.any
  422fc0:	bl	423088 <ferror@plt+0x20718>
  422fc4:	b	422fd4 <ferror@plt+0x20664>
  422fc8:	ldr	x0, [sp, #24]
  422fcc:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  422fd0:	nop
  422fd4:	ldp	x29, x30, [sp], #32
  422fd8:	ret
  422fdc:	stp	x29, x30, [sp, #-48]!
  422fe0:	mov	x29, sp
  422fe4:	str	x0, [sp, #24]
  422fe8:	ldr	x0, [sp, #24]
  422fec:	ldr	x1, [x0]
  422ff0:	ldr	x0, [sp, #24]
  422ff4:	sub	x0, x1, x0
  422ff8:	str	x0, [sp, #40]
  422ffc:	ldr	x0, [sp, #40]
  423000:	cmp	x0, #0x10, lsl #12
  423004:	b.ne	423014 <ferror@plt+0x206a4>  // b.any
  423008:	ldr	x0, [sp, #24]
  42300c:	bl	4230e8 <ferror@plt+0x20778>
  423010:	b	42301c <ferror@plt+0x206ac>
  423014:	ldr	x0, [sp, #24]
  423018:	bl	402730 <free@plt>
  42301c:	nop
  423020:	ldp	x29, x30, [sp], #48
  423024:	ret
  423028:	stp	x29, x30, [sp, #-32]!
  42302c:	mov	x29, sp
  423030:	str	w0, [sp, #28]
  423034:	str	w1, [sp, #24]
  423038:	ldr	w0, [sp, #28]
  42303c:	cmp	w0, #0x1
  423040:	b.ne	423060 <ferror@plt+0x206f0>  // b.any
  423044:	ldr	w1, [sp, #24]
  423048:	mov	w0, #0xffff                	// #65535
  42304c:	cmp	w1, w0
  423050:	b.ne	423060 <ferror@plt+0x206f0>  // b.any
  423054:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  423058:	add	x0, x0, #0xa00
  42305c:	bl	422f38 <ferror@plt+0x205c8>
  423060:	nop
  423064:	ldp	x29, x30, [sp], #32
  423068:	ret
  42306c:	stp	x29, x30, [sp, #-16]!
  423070:	mov	x29, sp
  423074:	mov	w1, #0xffff                	// #65535
  423078:	mov	w0, #0x1                   	// #1
  42307c:	bl	423028 <ferror@plt+0x206b8>
  423080:	ldp	x29, x30, [sp], #16
  423084:	ret
  423088:	stp	x29, x30, [sp, #-32]!
  42308c:	mov	x29, sp
  423090:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  423094:	add	x0, x0, #0xa00
  423098:	ldr	x0, [x0]
  42309c:	cmp	x0, #0x0
  4230a0:	b.ne	4230b0 <ferror@plt+0x20740>  // b.any
  4230a4:	mov	x0, #0x10000               	// #65536
  4230a8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4230ac:	b	4230e0 <ferror@plt+0x20770>
  4230b0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4230b4:	add	x0, x0, #0xa00
  4230b8:	ldr	x0, [x0]
  4230bc:	str	x0, [sp, #24]
  4230c0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4230c4:	add	x0, x0, #0xa00
  4230c8:	ldr	x0, [x0]
  4230cc:	ldr	x1, [x0]
  4230d0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4230d4:	add	x0, x0, #0xa00
  4230d8:	str	x1, [x0]
  4230dc:	ldr	x0, [sp, #24]
  4230e0:	ldp	x29, x30, [sp], #32
  4230e4:	ret
  4230e8:	stp	x29, x30, [sp, #-48]!
  4230ec:	mov	x29, sp
  4230f0:	str	x0, [sp, #24]
  4230f4:	ldr	x0, [sp, #24]
  4230f8:	mov	x1, x0
  4230fc:	mov	x0, #0x8                   	// #8
  423100:	bl	409ab8 <ferror@plt+0x7148>
  423104:	str	x0, [sp, #40]
  423108:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  42310c:	add	x0, x0, #0xa00
  423110:	ldr	x1, [x0]
  423114:	ldr	x0, [sp, #40]
  423118:	str	x1, [x0]
  42311c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  423120:	add	x0, x0, #0xa00
  423124:	ldr	x1, [sp, #40]
  423128:	str	x1, [x0]
  42312c:	nop
  423130:	ldp	x29, x30, [sp], #48
  423134:	ret
  423138:	sub	sp, sp, #0x80
  42313c:	str	x0, [sp, #24]
  423140:	str	x1, [sp, #16]
  423144:	str	x2, [sp, #8]
  423148:	str	x3, [sp]
  42314c:	ldr	x0, [sp, #24]
  423150:	ldr	x0, [x0, #24]
  423154:	cmp	x0, #0x8
  423158:	cset	w0, eq  // eq = none
  42315c:	and	w0, w0, #0xff
  423160:	and	x0, x0, #0xff
  423164:	cmp	x0, #0x0
  423168:	b.eq	4231ec <ferror@plt+0x2087c>  // b.none
  42316c:	ldr	x0, [sp, #16]
  423170:	ldr	x0, [x0]
  423174:	str	x0, [sp, #72]
  423178:	ldr	x0, [sp, #8]
  42317c:	ldr	x0, [x0]
  423180:	str	x0, [sp, #64]
  423184:	ldr	x0, [sp, #24]
  423188:	ldr	x0, [x0, #8]
  42318c:	str	x0, [sp, #80]
  423190:	ldr	x0, [sp, #24]
  423194:	ldr	x0, [x0, #16]
  423198:	cmp	x0, #0x3
  42319c:	cset	w0, eq  // eq = none
  4231a0:	and	w0, w0, #0xff
  4231a4:	and	x0, x0, #0xff
  4231a8:	cmp	x0, #0x0
  4231ac:	b.eq	4231c4 <ferror@plt+0x20854>  // b.none
  4231b0:	ldr	x0, [sp, #80]
  4231b4:	add	x0, x0, #0x10
  4231b8:	ldr	x1, [sp]
  4231bc:	ldr	x1, [x1]
  4231c0:	str	x1, [x0]
  4231c4:	ldr	x1, [sp, #72]
  4231c8:	ldr	x0, [sp, #80]
  4231cc:	str	x1, [x0]
  4231d0:	ldr	x0, [sp, #80]
  4231d4:	add	x0, x0, #0x8
  4231d8:	str	x0, [sp, #80]
  4231dc:	ldr	x1, [sp, #64]
  4231e0:	ldr	x0, [sp, #80]
  4231e4:	str	x1, [x0]
  4231e8:	b	42344c <ferror@plt+0x20adc>
  4231ec:	ldr	x0, [sp, #24]
  4231f0:	ldr	x0, [x0, #24]
  4231f4:	cmp	x0, #0x4
  4231f8:	cset	w0, eq  // eq = none
  4231fc:	and	w0, w0, #0xff
  423200:	and	x0, x0, #0xff
  423204:	cmp	x0, #0x0
  423208:	b.eq	42328c <ferror@plt+0x2091c>  // b.none
  42320c:	ldr	x0, [sp, #16]
  423210:	ldr	w0, [x0]
  423214:	str	w0, [sp, #60]
  423218:	ldr	x0, [sp, #8]
  42321c:	ldr	w0, [x0]
  423220:	str	w0, [sp, #56]
  423224:	ldr	x0, [sp, #24]
  423228:	ldr	x0, [x0, #8]
  42322c:	str	x0, [sp, #88]
  423230:	ldr	x0, [sp, #24]
  423234:	ldr	x0, [x0, #16]
  423238:	cmp	x0, #0x3
  42323c:	cset	w0, eq  // eq = none
  423240:	and	w0, w0, #0xff
  423244:	and	x0, x0, #0xff
  423248:	cmp	x0, #0x0
  42324c:	b.eq	423264 <ferror@plt+0x208f4>  // b.none
  423250:	ldr	x0, [sp, #88]
  423254:	add	x0, x0, #0x8
  423258:	ldr	x1, [sp]
  42325c:	ldr	w1, [x1]
  423260:	str	w1, [x0]
  423264:	ldr	w1, [sp, #60]
  423268:	ldr	x0, [sp, #88]
  42326c:	str	w1, [x0]
  423270:	ldr	x0, [sp, #88]
  423274:	add	x0, x0, #0x4
  423278:	str	x0, [sp, #88]
  42327c:	ldr	w1, [sp, #56]
  423280:	ldr	x0, [sp, #88]
  423284:	str	w1, [x0]
  423288:	b	42344c <ferror@plt+0x20adc>
  42328c:	str	xzr, [sp, #120]
  423290:	mov	x0, #0x8                   	// #8
  423294:	str	x0, [sp, #112]
  423298:	ldr	x1, [sp, #120]
  42329c:	ldr	x0, [sp, #112]
  4232a0:	add	x1, x1, x0
  4232a4:	ldr	x0, [sp, #24]
  4232a8:	ldr	x0, [x0, #24]
  4232ac:	cmp	x1, x0
  4232b0:	b.hi	423378 <ferror@plt+0x20a08>  // b.pmore
  4232b4:	ldr	x1, [sp, #16]
  4232b8:	ldr	x0, [sp, #120]
  4232bc:	add	x0, x1, x0
  4232c0:	ldr	x0, [x0]
  4232c4:	str	x0, [sp, #48]
  4232c8:	ldr	x1, [sp, #8]
  4232cc:	ldr	x0, [sp, #120]
  4232d0:	add	x0, x1, x0
  4232d4:	ldr	x0, [x0]
  4232d8:	str	x0, [sp, #40]
  4232dc:	ldr	x0, [sp, #24]
  4232e0:	ldr	x1, [x0, #8]
  4232e4:	ldr	x0, [sp, #120]
  4232e8:	add	x0, x1, x0
  4232ec:	str	x0, [sp, #104]
  4232f0:	ldr	x0, [sp, #24]
  4232f4:	ldr	x0, [x0, #16]
  4232f8:	cmp	x0, #0x3
  4232fc:	cset	w0, eq  // eq = none
  423300:	and	w0, w0, #0xff
  423304:	and	x0, x0, #0xff
  423308:	cmp	x0, #0x0
  42330c:	b.eq	423338 <ferror@plt+0x209c8>  // b.none
  423310:	ldr	x0, [sp, #24]
  423314:	ldr	x0, [x0, #24]
  423318:	lsl	x0, x0, #1
  42331c:	ldr	x1, [sp, #104]
  423320:	add	x0, x1, x0
  423324:	ldr	x2, [sp]
  423328:	ldr	x1, [sp, #120]
  42332c:	add	x1, x2, x1
  423330:	ldr	x1, [x1]
  423334:	str	x1, [x0]
  423338:	ldr	x1, [sp, #48]
  42333c:	ldr	x0, [sp, #104]
  423340:	str	x1, [x0]
  423344:	ldr	x0, [sp, #24]
  423348:	ldr	x0, [x0, #24]
  42334c:	ldr	x1, [sp, #104]
  423350:	add	x0, x1, x0
  423354:	str	x0, [sp, #104]
  423358:	ldr	x1, [sp, #40]
  42335c:	ldr	x0, [sp, #104]
  423360:	str	x1, [x0]
  423364:	ldr	x1, [sp, #120]
  423368:	ldr	x0, [sp, #112]
  42336c:	add	x0, x1, x0
  423370:	str	x0, [sp, #120]
  423374:	b	423298 <ferror@plt+0x20928>
  423378:	ldr	x0, [sp, #24]
  42337c:	ldr	x0, [x0, #24]
  423380:	ldr	x1, [sp, #120]
  423384:	cmp	x1, x0
  423388:	b.cs	42344c <ferror@plt+0x20adc>  // b.hs, b.nlast
  42338c:	ldr	x1, [sp, #16]
  423390:	ldr	x0, [sp, #120]
  423394:	add	x0, x1, x0
  423398:	ldrb	w0, [x0]
  42339c:	strb	w0, [sp, #39]
  4233a0:	ldr	x1, [sp, #8]
  4233a4:	ldr	x0, [sp, #120]
  4233a8:	add	x0, x1, x0
  4233ac:	ldrb	w0, [x0]
  4233b0:	strb	w0, [sp, #38]
  4233b4:	ldr	x0, [sp, #24]
  4233b8:	ldr	x1, [x0, #8]
  4233bc:	ldr	x0, [sp, #120]
  4233c0:	add	x0, x1, x0
  4233c4:	str	x0, [sp, #96]
  4233c8:	ldr	x0, [sp, #24]
  4233cc:	ldr	x0, [x0, #16]
  4233d0:	cmp	x0, #0x3
  4233d4:	cset	w0, eq  // eq = none
  4233d8:	and	w0, w0, #0xff
  4233dc:	and	x0, x0, #0xff
  4233e0:	cmp	x0, #0x0
  4233e4:	b.eq	423410 <ferror@plt+0x20aa0>  // b.none
  4233e8:	ldr	x0, [sp, #24]
  4233ec:	ldr	x0, [x0, #24]
  4233f0:	lsl	x0, x0, #1
  4233f4:	ldr	x1, [sp, #96]
  4233f8:	add	x0, x1, x0
  4233fc:	ldr	x2, [sp]
  423400:	ldr	x1, [sp, #120]
  423404:	add	x1, x2, x1
  423408:	ldrb	w1, [x1]
  42340c:	strb	w1, [x0]
  423410:	ldrb	w1, [sp, #39]
  423414:	ldr	x0, [sp, #96]
  423418:	strb	w1, [x0]
  42341c:	ldr	x0, [sp, #24]
  423420:	ldr	x0, [x0, #24]
  423424:	ldr	x1, [sp, #96]
  423428:	add	x0, x1, x0
  42342c:	str	x0, [sp, #96]
  423430:	ldrb	w1, [sp, #38]
  423434:	ldr	x0, [sp, #96]
  423438:	strb	w1, [x0]
  42343c:	ldr	x0, [sp, #120]
  423440:	add	x0, x0, #0x1
  423444:	str	x0, [sp, #120]
  423448:	b	423378 <ferror@plt+0x20a08>
  42344c:	nop
  423450:	add	sp, sp, #0x80
  423454:	ret
  423458:	sub	sp, sp, #0xc0
  42345c:	str	x0, [sp, #40]
  423460:	str	x1, [sp, #32]
  423464:	str	x2, [sp, #24]
  423468:	str	x3, [sp, #16]
  42346c:	str	x4, [sp, #8]
  423470:	str	x5, [sp]
  423474:	ldr	x0, [sp, #40]
  423478:	ldr	x0, [x0, #24]
  42347c:	cmp	x0, #0x8
  423480:	cset	w0, eq  // eq = none
  423484:	and	w0, w0, #0xff
  423488:	and	x0, x0, #0xff
  42348c:	cmp	x0, #0x0
  423490:	b.eq	42355c <ferror@plt+0x20bec>  // b.none
  423494:	ldr	x0, [sp, #32]
  423498:	ldr	x0, [x0]
  42349c:	str	x0, [sp, #136]
  4234a0:	ldr	x0, [sp, #24]
  4234a4:	ldr	x0, [x0]
  4234a8:	str	x0, [sp, #128]
  4234ac:	ldr	x0, [sp, #16]
  4234b0:	ldr	x0, [x0]
  4234b4:	str	x0, [sp, #120]
  4234b8:	ldr	x0, [sp, #8]
  4234bc:	ldr	x0, [x0]
  4234c0:	str	x0, [sp, #112]
  4234c4:	ldr	x0, [sp, #40]
  4234c8:	ldr	x0, [x0, #8]
  4234cc:	str	x0, [sp, #144]
  4234d0:	ldr	x0, [sp, #40]
  4234d4:	ldr	x0, [x0, #16]
  4234d8:	cmp	x0, #0x5
  4234dc:	cset	w0, eq  // eq = none
  4234e0:	and	w0, w0, #0xff
  4234e4:	and	x0, x0, #0xff
  4234e8:	cmp	x0, #0x0
  4234ec:	b.eq	423504 <ferror@plt+0x20b94>  // b.none
  4234f0:	ldr	x0, [sp, #144]
  4234f4:	add	x0, x0, #0x20
  4234f8:	ldr	x1, [sp]
  4234fc:	ldr	x1, [x1]
  423500:	str	x1, [x0]
  423504:	ldr	x1, [sp, #136]
  423508:	ldr	x0, [sp, #144]
  42350c:	str	x1, [x0]
  423510:	ldr	x0, [sp, #144]
  423514:	add	x0, x0, #0x8
  423518:	str	x0, [sp, #144]
  42351c:	ldr	x1, [sp, #128]
  423520:	ldr	x0, [sp, #144]
  423524:	str	x1, [x0]
  423528:	ldr	x0, [sp, #144]
  42352c:	add	x0, x0, #0x8
  423530:	str	x0, [sp, #144]
  423534:	ldr	x1, [sp, #120]
  423538:	ldr	x0, [sp, #144]
  42353c:	str	x1, [x0]
  423540:	ldr	x0, [sp, #144]
  423544:	add	x0, x0, #0x8
  423548:	str	x0, [sp, #144]
  42354c:	ldr	x1, [sp, #112]
  423550:	ldr	x0, [sp, #144]
  423554:	str	x1, [x0]
  423558:	b	4238d4 <ferror@plt+0x20f64>
  42355c:	ldr	x0, [sp, #40]
  423560:	ldr	x0, [x0, #24]
  423564:	cmp	x0, #0x4
  423568:	cset	w0, eq  // eq = none
  42356c:	and	w0, w0, #0xff
  423570:	and	x0, x0, #0xff
  423574:	cmp	x0, #0x0
  423578:	b.eq	423644 <ferror@plt+0x20cd4>  // b.none
  42357c:	ldr	x0, [sp, #32]
  423580:	ldr	w0, [x0]
  423584:	str	w0, [sp, #108]
  423588:	ldr	x0, [sp, #24]
  42358c:	ldr	w0, [x0]
  423590:	str	w0, [sp, #104]
  423594:	ldr	x0, [sp, #16]
  423598:	ldr	w0, [x0]
  42359c:	str	w0, [sp, #100]
  4235a0:	ldr	x0, [sp, #8]
  4235a4:	ldr	w0, [x0]
  4235a8:	str	w0, [sp, #96]
  4235ac:	ldr	x0, [sp, #40]
  4235b0:	ldr	x0, [x0, #8]
  4235b4:	str	x0, [sp, #152]
  4235b8:	ldr	x0, [sp, #40]
  4235bc:	ldr	x0, [x0, #16]
  4235c0:	cmp	x0, #0x5
  4235c4:	cset	w0, eq  // eq = none
  4235c8:	and	w0, w0, #0xff
  4235cc:	and	x0, x0, #0xff
  4235d0:	cmp	x0, #0x0
  4235d4:	b.eq	4235ec <ferror@plt+0x20c7c>  // b.none
  4235d8:	ldr	x0, [sp, #152]
  4235dc:	add	x0, x0, #0x10
  4235e0:	ldr	x1, [sp]
  4235e4:	ldr	w1, [x1]
  4235e8:	str	w1, [x0]
  4235ec:	ldr	w1, [sp, #108]
  4235f0:	ldr	x0, [sp, #152]
  4235f4:	str	w1, [x0]
  4235f8:	ldr	x0, [sp, #152]
  4235fc:	add	x0, x0, #0x4
  423600:	str	x0, [sp, #152]
  423604:	ldr	w1, [sp, #104]
  423608:	ldr	x0, [sp, #152]
  42360c:	str	w1, [x0]
  423610:	ldr	x0, [sp, #152]
  423614:	add	x0, x0, #0x4
  423618:	str	x0, [sp, #152]
  42361c:	ldr	w1, [sp, #100]
  423620:	ldr	x0, [sp, #152]
  423624:	str	w1, [x0]
  423628:	ldr	x0, [sp, #152]
  42362c:	add	x0, x0, #0x4
  423630:	str	x0, [sp, #152]
  423634:	ldr	w1, [sp, #96]
  423638:	ldr	x0, [sp, #152]
  42363c:	str	w1, [x0]
  423640:	b	4238d4 <ferror@plt+0x20f64>
  423644:	str	xzr, [sp, #184]
  423648:	mov	x0, #0x8                   	// #8
  42364c:	str	x0, [sp, #176]
  423650:	ldr	x1, [sp, #184]
  423654:	ldr	x0, [sp, #176]
  423658:	add	x1, x1, x0
  42365c:	ldr	x0, [sp, #40]
  423660:	ldr	x0, [x0, #24]
  423664:	cmp	x1, x0
  423668:	b.hi	423798 <ferror@plt+0x20e28>  // b.pmore
  42366c:	ldr	x1, [sp, #32]
  423670:	ldr	x0, [sp, #184]
  423674:	add	x0, x1, x0
  423678:	ldr	x0, [x0]
  42367c:	str	x0, [sp, #88]
  423680:	ldr	x1, [sp, #24]
  423684:	ldr	x0, [sp, #184]
  423688:	add	x0, x1, x0
  42368c:	ldr	x0, [x0]
  423690:	str	x0, [sp, #80]
  423694:	ldr	x1, [sp, #16]
  423698:	ldr	x0, [sp, #184]
  42369c:	add	x0, x1, x0
  4236a0:	ldr	x0, [x0]
  4236a4:	str	x0, [sp, #72]
  4236a8:	ldr	x1, [sp, #8]
  4236ac:	ldr	x0, [sp, #184]
  4236b0:	add	x0, x1, x0
  4236b4:	ldr	x0, [x0]
  4236b8:	str	x0, [sp, #64]
  4236bc:	ldr	x0, [sp, #40]
  4236c0:	ldr	x1, [x0, #8]
  4236c4:	ldr	x0, [sp, #184]
  4236c8:	add	x0, x1, x0
  4236cc:	str	x0, [sp, #168]
  4236d0:	ldr	x0, [sp, #40]
  4236d4:	ldr	x0, [x0, #16]
  4236d8:	cmp	x0, #0x5
  4236dc:	cset	w0, eq  // eq = none
  4236e0:	and	w0, w0, #0xff
  4236e4:	and	x0, x0, #0xff
  4236e8:	cmp	x0, #0x0
  4236ec:	b.eq	423718 <ferror@plt+0x20da8>  // b.none
  4236f0:	ldr	x0, [sp, #40]
  4236f4:	ldr	x0, [x0, #24]
  4236f8:	lsl	x0, x0, #2
  4236fc:	ldr	x1, [sp, #168]
  423700:	add	x0, x1, x0
  423704:	ldr	x2, [sp]
  423708:	ldr	x1, [sp, #184]
  42370c:	add	x1, x2, x1
  423710:	ldr	x1, [x1]
  423714:	str	x1, [x0]
  423718:	ldr	x1, [sp, #88]
  42371c:	ldr	x0, [sp, #168]
  423720:	str	x1, [x0]
  423724:	ldr	x0, [sp, #40]
  423728:	ldr	x0, [x0, #24]
  42372c:	ldr	x1, [sp, #168]
  423730:	add	x0, x1, x0
  423734:	str	x0, [sp, #168]
  423738:	ldr	x1, [sp, #80]
  42373c:	ldr	x0, [sp, #168]
  423740:	str	x1, [x0]
  423744:	ldr	x0, [sp, #40]
  423748:	ldr	x0, [x0, #24]
  42374c:	ldr	x1, [sp, #168]
  423750:	add	x0, x1, x0
  423754:	str	x0, [sp, #168]
  423758:	ldr	x1, [sp, #72]
  42375c:	ldr	x0, [sp, #168]
  423760:	str	x1, [x0]
  423764:	ldr	x0, [sp, #40]
  423768:	ldr	x0, [x0, #24]
  42376c:	ldr	x1, [sp, #168]
  423770:	add	x0, x1, x0
  423774:	str	x0, [sp, #168]
  423778:	ldr	x1, [sp, #64]
  42377c:	ldr	x0, [sp, #168]
  423780:	str	x1, [x0]
  423784:	ldr	x1, [sp, #184]
  423788:	ldr	x0, [sp, #176]
  42378c:	add	x0, x1, x0
  423790:	str	x0, [sp, #184]
  423794:	b	423650 <ferror@plt+0x20ce0>
  423798:	ldr	x0, [sp, #40]
  42379c:	ldr	x0, [x0, #24]
  4237a0:	ldr	x1, [sp, #184]
  4237a4:	cmp	x1, x0
  4237a8:	b.cs	4238d4 <ferror@plt+0x20f64>  // b.hs, b.nlast
  4237ac:	ldr	x1, [sp, #32]
  4237b0:	ldr	x0, [sp, #184]
  4237b4:	add	x0, x1, x0
  4237b8:	ldrb	w0, [x0]
  4237bc:	strb	w0, [sp, #63]
  4237c0:	ldr	x1, [sp, #24]
  4237c4:	ldr	x0, [sp, #184]
  4237c8:	add	x0, x1, x0
  4237cc:	ldrb	w0, [x0]
  4237d0:	strb	w0, [sp, #62]
  4237d4:	ldr	x1, [sp, #16]
  4237d8:	ldr	x0, [sp, #184]
  4237dc:	add	x0, x1, x0
  4237e0:	ldrb	w0, [x0]
  4237e4:	strb	w0, [sp, #61]
  4237e8:	ldr	x1, [sp, #8]
  4237ec:	ldr	x0, [sp, #184]
  4237f0:	add	x0, x1, x0
  4237f4:	ldrb	w0, [x0]
  4237f8:	strb	w0, [sp, #60]
  4237fc:	ldr	x0, [sp, #40]
  423800:	ldr	x1, [x0, #8]
  423804:	ldr	x0, [sp, #184]
  423808:	add	x0, x1, x0
  42380c:	str	x0, [sp, #160]
  423810:	ldr	x0, [sp, #40]
  423814:	ldr	x0, [x0, #16]
  423818:	cmp	x0, #0x5
  42381c:	cset	w0, eq  // eq = none
  423820:	and	w0, w0, #0xff
  423824:	and	x0, x0, #0xff
  423828:	cmp	x0, #0x0
  42382c:	b.eq	423858 <ferror@plt+0x20ee8>  // b.none
  423830:	ldr	x0, [sp, #40]
  423834:	ldr	x0, [x0, #24]
  423838:	lsl	x0, x0, #2
  42383c:	ldr	x1, [sp, #160]
  423840:	add	x0, x1, x0
  423844:	ldr	x2, [sp]
  423848:	ldr	x1, [sp, #184]
  42384c:	add	x1, x2, x1
  423850:	ldrb	w1, [x1]
  423854:	strb	w1, [x0]
  423858:	ldrb	w1, [sp, #63]
  42385c:	ldr	x0, [sp, #160]
  423860:	strb	w1, [x0]
  423864:	ldr	x0, [sp, #40]
  423868:	ldr	x0, [x0, #24]
  42386c:	ldr	x1, [sp, #160]
  423870:	add	x0, x1, x0
  423874:	str	x0, [sp, #160]
  423878:	ldrb	w1, [sp, #62]
  42387c:	ldr	x0, [sp, #160]
  423880:	strb	w1, [x0]
  423884:	ldr	x0, [sp, #40]
  423888:	ldr	x0, [x0, #24]
  42388c:	ldr	x1, [sp, #160]
  423890:	add	x0, x1, x0
  423894:	str	x0, [sp, #160]
  423898:	ldrb	w1, [sp, #61]
  42389c:	ldr	x0, [sp, #160]
  4238a0:	strb	w1, [x0]
  4238a4:	ldr	x0, [sp, #40]
  4238a8:	ldr	x0, [x0, #24]
  4238ac:	ldr	x1, [sp, #160]
  4238b0:	add	x0, x1, x0
  4238b4:	str	x0, [sp, #160]
  4238b8:	ldrb	w1, [sp, #60]
  4238bc:	ldr	x0, [sp, #160]
  4238c0:	strb	w1, [x0]
  4238c4:	ldr	x0, [sp, #184]
  4238c8:	add	x0, x0, #0x1
  4238cc:	str	x0, [sp, #184]
  4238d0:	b	423798 <ferror@plt+0x20e28>
  4238d4:	nop
  4238d8:	add	sp, sp, #0xc0
  4238dc:	ret
  4238e0:	stp	x29, x30, [sp, #-64]!
  4238e4:	mov	x29, sp
  4238e8:	str	x0, [sp, #40]
  4238ec:	str	x1, [sp, #32]
  4238f0:	str	x2, [sp, #24]
  4238f4:	ldr	x1, [sp, #40]
  4238f8:	ldr	x0, [sp, #32]
  4238fc:	eor	x0, x1, x0
  423900:	str	x0, [sp, #56]
  423904:	ldr	x2, [sp, #24]
  423908:	ldr	x1, [sp, #32]
  42390c:	ldr	x0, [sp, #40]
  423910:	blr	x2
  423914:	asr	w0, w0, #31
  423918:	sxtw	x1, w0
  42391c:	ldr	x0, [sp, #56]
  423920:	and	x0, x1, x0
  423924:	ldp	x29, x30, [sp], #64
  423928:	ret
  42392c:	stp	x29, x30, [sp, #-160]!
  423930:	mov	x29, sp
  423934:	str	x0, [sp, #24]
  423938:	str	x1, [sp, #16]
  42393c:	ldr	x0, [sp, #24]
  423940:	str	x0, [sp, #152]
  423944:	ldr	x0, [sp, #16]
  423948:	ldr	x0, [x0, #24]
  42394c:	ldr	x1, [sp, #152]
  423950:	add	x0, x1, x0
  423954:	str	x0, [sp, #144]
  423958:	ldr	x0, [sp, #16]
  42395c:	ldr	x0, [x0, #24]
  423960:	ldr	x1, [sp, #144]
  423964:	add	x0, x1, x0
  423968:	str	x0, [sp, #136]
  42396c:	ldr	x0, [sp, #16]
  423970:	ldr	x0, [x0]
  423974:	mov	x2, x0
  423978:	ldr	x1, [sp, #152]
  42397c:	ldr	x0, [sp, #144]
  423980:	bl	4238e0 <ferror@plt+0x20f70>
  423984:	str	x0, [sp, #112]
  423988:	ldr	x1, [sp, #152]
  42398c:	ldr	x0, [sp, #112]
  423990:	eor	x0, x1, x0
  423994:	str	x0, [sp, #152]
  423998:	ldr	x1, [sp, #144]
  42399c:	ldr	x0, [sp, #112]
  4239a0:	eor	x0, x1, x0
  4239a4:	str	x0, [sp, #144]
  4239a8:	ldr	x0, [sp, #16]
  4239ac:	ldr	x0, [x0, #16]
  4239b0:	cmp	x0, #0x3
  4239b4:	cset	w0, eq  // eq = none
  4239b8:	and	w0, w0, #0xff
  4239bc:	and	x0, x0, #0xff
  4239c0:	cmp	x0, #0x0
  4239c4:	b.eq	423a40 <ferror@plt+0x210d0>  // b.none
  4239c8:	ldr	x0, [sp, #16]
  4239cc:	ldr	x0, [x0]
  4239d0:	mov	x2, x0
  4239d4:	ldr	x1, [sp, #144]
  4239d8:	ldr	x0, [sp, #136]
  4239dc:	bl	4238e0 <ferror@plt+0x20f70>
  4239e0:	str	x0, [sp, #104]
  4239e4:	ldr	x1, [sp, #144]
  4239e8:	ldr	x0, [sp, #104]
  4239ec:	eor	x0, x1, x0
  4239f0:	str	x0, [sp, #144]
  4239f4:	ldr	x1, [sp, #136]
  4239f8:	ldr	x0, [sp, #104]
  4239fc:	eor	x0, x1, x0
  423a00:	str	x0, [sp, #136]
  423a04:	ldr	x0, [sp, #16]
  423a08:	ldr	x0, [x0]
  423a0c:	mov	x2, x0
  423a10:	ldr	x1, [sp, #152]
  423a14:	ldr	x0, [sp, #144]
  423a18:	bl	4238e0 <ferror@plt+0x20f70>
  423a1c:	str	x0, [sp, #96]
  423a20:	ldr	x1, [sp, #152]
  423a24:	ldr	x0, [sp, #96]
  423a28:	eor	x0, x1, x0
  423a2c:	str	x0, [sp, #152]
  423a30:	ldr	x1, [sp, #144]
  423a34:	ldr	x0, [sp, #96]
  423a38:	eor	x0, x1, x0
  423a3c:	str	x0, [sp, #144]
  423a40:	ldr	x0, [sp, #16]
  423a44:	ldr	x0, [x0, #16]
  423a48:	cmp	x0, #0x3
  423a4c:	b.hi	423a68 <ferror@plt+0x210f8>  // b.pmore
  423a50:	ldr	x3, [sp, #136]
  423a54:	ldr	x2, [sp, #144]
  423a58:	ldr	x1, [sp, #152]
  423a5c:	ldr	x0, [sp, #16]
  423a60:	bl	423138 <ferror@plt+0x207c8>
  423a64:	b	423ccc <ferror@plt+0x2135c>
  423a68:	ldr	x0, [sp, #16]
  423a6c:	ldr	x0, [x0, #24]
  423a70:	ldr	x1, [sp, #136]
  423a74:	add	x0, x1, x0
  423a78:	str	x0, [sp, #128]
  423a7c:	ldr	x0, [sp, #16]
  423a80:	ldr	x0, [x0, #24]
  423a84:	ldr	x1, [sp, #128]
  423a88:	add	x0, x1, x0
  423a8c:	str	x0, [sp, #120]
  423a90:	ldr	x0, [sp, #16]
  423a94:	ldr	x0, [x0, #16]
  423a98:	cmp	x0, #0x5
  423a9c:	cset	w0, eq  // eq = none
  423aa0:	and	w0, w0, #0xff
  423aa4:	and	x0, x0, #0xff
  423aa8:	cmp	x0, #0x0
  423aac:	b.eq	423b28 <ferror@plt+0x211b8>  // b.none
  423ab0:	ldr	x0, [sp, #16]
  423ab4:	ldr	x0, [x0]
  423ab8:	mov	x2, x0
  423abc:	ldr	x1, [sp, #128]
  423ac0:	ldr	x0, [sp, #120]
  423ac4:	bl	4238e0 <ferror@plt+0x20f70>
  423ac8:	str	x0, [sp, #88]
  423acc:	ldr	x1, [sp, #128]
  423ad0:	ldr	x0, [sp, #88]
  423ad4:	eor	x0, x1, x0
  423ad8:	str	x0, [sp, #128]
  423adc:	ldr	x1, [sp, #120]
  423ae0:	ldr	x0, [sp, #88]
  423ae4:	eor	x0, x1, x0
  423ae8:	str	x0, [sp, #120]
  423aec:	ldr	x0, [sp, #16]
  423af0:	ldr	x0, [x0]
  423af4:	mov	x2, x0
  423af8:	ldr	x1, [sp, #136]
  423afc:	ldr	x0, [sp, #120]
  423b00:	bl	4238e0 <ferror@plt+0x20f70>
  423b04:	str	x0, [sp, #80]
  423b08:	ldr	x1, [sp, #136]
  423b0c:	ldr	x0, [sp, #80]
  423b10:	eor	x0, x1, x0
  423b14:	str	x0, [sp, #136]
  423b18:	ldr	x1, [sp, #120]
  423b1c:	ldr	x0, [sp, #80]
  423b20:	eor	x0, x1, x0
  423b24:	str	x0, [sp, #120]
  423b28:	ldr	x0, [sp, #16]
  423b2c:	ldr	x0, [x0]
  423b30:	mov	x2, x0
  423b34:	ldr	x1, [sp, #136]
  423b38:	ldr	x0, [sp, #128]
  423b3c:	bl	4238e0 <ferror@plt+0x20f70>
  423b40:	str	x0, [sp, #72]
  423b44:	ldr	x1, [sp, #136]
  423b48:	ldr	x0, [sp, #72]
  423b4c:	eor	x0, x1, x0
  423b50:	str	x0, [sp, #136]
  423b54:	ldr	x1, [sp, #128]
  423b58:	ldr	x0, [sp, #72]
  423b5c:	eor	x0, x1, x0
  423b60:	str	x0, [sp, #128]
  423b64:	ldr	x0, [sp, #16]
  423b68:	ldr	x0, [x0, #16]
  423b6c:	cmp	x0, #0x5
  423b70:	cset	w0, eq  // eq = none
  423b74:	and	w0, w0, #0xff
  423b78:	and	x0, x0, #0xff
  423b7c:	cmp	x0, #0x0
  423b80:	b.eq	423bfc <ferror@plt+0x2128c>  // b.none
  423b84:	ldr	x0, [sp, #16]
  423b88:	ldr	x0, [x0]
  423b8c:	mov	x2, x0
  423b90:	ldr	x1, [sp, #152]
  423b94:	ldr	x0, [sp, #128]
  423b98:	bl	4238e0 <ferror@plt+0x20f70>
  423b9c:	str	x0, [sp, #64]
  423ba0:	ldr	x1, [sp, #152]
  423ba4:	ldr	x0, [sp, #64]
  423ba8:	eor	x0, x1, x0
  423bac:	str	x0, [sp, #152]
  423bb0:	ldr	x1, [sp, #128]
  423bb4:	ldr	x0, [sp, #64]
  423bb8:	eor	x0, x1, x0
  423bbc:	str	x0, [sp, #128]
  423bc0:	ldr	x0, [sp, #16]
  423bc4:	ldr	x0, [x0]
  423bc8:	mov	x2, x0
  423bcc:	ldr	x1, [sp, #144]
  423bd0:	ldr	x0, [sp, #120]
  423bd4:	bl	4238e0 <ferror@plt+0x20f70>
  423bd8:	str	x0, [sp, #56]
  423bdc:	ldr	x1, [sp, #144]
  423be0:	ldr	x0, [sp, #56]
  423be4:	eor	x0, x1, x0
  423be8:	str	x0, [sp, #144]
  423bec:	ldr	x1, [sp, #120]
  423bf0:	ldr	x0, [sp, #56]
  423bf4:	eor	x0, x1, x0
  423bf8:	str	x0, [sp, #120]
  423bfc:	ldr	x0, [sp, #16]
  423c00:	ldr	x0, [x0]
  423c04:	mov	x2, x0
  423c08:	ldr	x1, [sp, #152]
  423c0c:	ldr	x0, [sp, #136]
  423c10:	bl	4238e0 <ferror@plt+0x20f70>
  423c14:	str	x0, [sp, #48]
  423c18:	ldr	x1, [sp, #152]
  423c1c:	ldr	x0, [sp, #48]
  423c20:	eor	x0, x1, x0
  423c24:	str	x0, [sp, #152]
  423c28:	ldr	x1, [sp, #136]
  423c2c:	ldr	x0, [sp, #48]
  423c30:	eor	x0, x1, x0
  423c34:	str	x0, [sp, #136]
  423c38:	ldr	x0, [sp, #16]
  423c3c:	ldr	x0, [x0]
  423c40:	mov	x2, x0
  423c44:	ldr	x1, [sp, #144]
  423c48:	ldr	x0, [sp, #128]
  423c4c:	bl	4238e0 <ferror@plt+0x20f70>
  423c50:	str	x0, [sp, #40]
  423c54:	ldr	x1, [sp, #144]
  423c58:	ldr	x0, [sp, #40]
  423c5c:	eor	x0, x1, x0
  423c60:	str	x0, [sp, #144]
  423c64:	ldr	x1, [sp, #128]
  423c68:	ldr	x0, [sp, #40]
  423c6c:	eor	x0, x1, x0
  423c70:	str	x0, [sp, #128]
  423c74:	ldr	x0, [sp, #16]
  423c78:	ldr	x0, [x0]
  423c7c:	mov	x2, x0
  423c80:	ldr	x1, [sp, #144]
  423c84:	ldr	x0, [sp, #136]
  423c88:	bl	4238e0 <ferror@plt+0x20f70>
  423c8c:	str	x0, [sp, #32]
  423c90:	ldr	x1, [sp, #144]
  423c94:	ldr	x0, [sp, #32]
  423c98:	eor	x0, x1, x0
  423c9c:	str	x0, [sp, #144]
  423ca0:	ldr	x1, [sp, #136]
  423ca4:	ldr	x0, [sp, #32]
  423ca8:	eor	x0, x1, x0
  423cac:	str	x0, [sp, #136]
  423cb0:	ldr	x5, [sp, #120]
  423cb4:	ldr	x4, [sp, #128]
  423cb8:	ldr	x3, [sp, #136]
  423cbc:	ldr	x2, [sp, #144]
  423cc0:	ldr	x1, [sp, #152]
  423cc4:	ldr	x0, [sp, #16]
  423cc8:	bl	423458 <ferror@plt+0x20ae8>
  423ccc:	ldp	x29, x30, [sp], #160
  423cd0:	ret
  423cd4:	stp	x29, x30, [sp, #-176]!
  423cd8:	mov	x29, sp
  423cdc:	str	x0, [sp, #56]
  423ce0:	str	x1, [sp, #48]
  423ce4:	str	x2, [sp, #40]
  423ce8:	str	x3, [sp, #32]
  423cec:	str	x4, [sp, #24]
  423cf0:	ldr	x0, [sp, #48]
  423cf4:	ldr	x0, [x0, #32]
  423cf8:	ldr	x1, [sp, #40]
  423cfc:	cmp	x1, x0
  423d00:	cset	w0, ls  // ls = plast
  423d04:	and	w0, w0, #0xff
  423d08:	and	x0, x0, #0xff
  423d0c:	cmp	x0, #0x0
  423d10:	b.eq	423d3c <ferror@plt+0x213cc>  // b.none
  423d14:	ldr	x0, [sp, #48]
  423d18:	ldr	x1, [sp, #32]
  423d1c:	str	x1, [x0, #8]
  423d20:	ldr	x0, [sp, #48]
  423d24:	ldr	x1, [sp, #40]
  423d28:	str	x1, [x0, #16]
  423d2c:	ldr	x1, [sp, #48]
  423d30:	ldr	x0, [sp, #56]
  423d34:	bl	42392c <ferror@plt+0x20fbc>
  423d38:	b	424108 <ferror@plt+0x21798>
  423d3c:	ldr	x0, [sp, #40]
  423d40:	lsr	x0, x0, #1
  423d44:	str	x0, [sp, #152]
  423d48:	ldr	x1, [sp, #40]
  423d4c:	ldr	x0, [sp, #152]
  423d50:	sub	x0, x1, x0
  423d54:	str	x0, [sp, #144]
  423d58:	ldr	x0, [sp, #48]
  423d5c:	ldr	x0, [x0, #24]
  423d60:	ldr	x1, [sp, #152]
  423d64:	mul	x0, x1, x0
  423d68:	str	x0, [sp, #136]
  423d6c:	ldr	x1, [sp, #56]
  423d70:	ldr	x0, [sp, #136]
  423d74:	add	x0, x1, x0
  423d78:	str	x0, [sp, #128]
  423d7c:	ldr	x1, [sp, #32]
  423d80:	ldr	x0, [sp, #136]
  423d84:	add	x0, x1, x0
  423d88:	str	x0, [sp, #168]
  423d8c:	ldr	x1, [sp, #56]
  423d90:	ldr	x0, [sp, #32]
  423d94:	cmp	x1, x0
  423d98:	b.ne	423da4 <ferror@plt+0x21434>  // b.any
  423d9c:	ldr	x0, [sp, #24]
  423da0:	b	423da8 <ferror@plt+0x21438>
  423da4:	ldr	x0, [sp, #56]
  423da8:	str	x0, [sp, #160]
  423dac:	ldr	x4, [sp, #24]
  423db0:	ldr	x3, [sp, #168]
  423db4:	ldr	x2, [sp, #144]
  423db8:	ldr	x1, [sp, #48]
  423dbc:	ldr	x0, [sp, #128]
  423dc0:	bl	423cd4 <ferror@plt+0x21364>
  423dc4:	ldr	x4, [sp, #128]
  423dc8:	ldr	x3, [sp, #160]
  423dcc:	ldr	x2, [sp, #152]
  423dd0:	ldr	x1, [sp, #48]
  423dd4:	ldr	x0, [sp, #56]
  423dd8:	bl	423cd4 <ferror@plt+0x21364>
  423ddc:	ldr	x0, [sp, #48]
  423de0:	ldr	x2, [x0]
  423de4:	ldr	x1, [sp, #168]
  423de8:	ldr	x0, [sp, #32]
  423dec:	sub	x0, x1, x0
  423df0:	mov	x1, x0
  423df4:	ldr	x0, [sp, #48]
  423df8:	ldr	x0, [x0, #24]
  423dfc:	sub	x0, x1, x0
  423e00:	ldr	x1, [sp, #160]
  423e04:	add	x0, x1, x0
  423e08:	mov	x1, x0
  423e0c:	ldr	x0, [sp, #168]
  423e10:	blr	x2
  423e14:	lsr	w0, w0, #31
  423e18:	and	w0, w0, #0xff
  423e1c:	and	x0, x0, #0xff
  423e20:	cmp	x0, #0x0
  423e24:	cset	w0, ne  // ne = any
  423e28:	and	w0, w0, #0xff
  423e2c:	cmp	w0, #0x0
  423e30:	b.eq	4240d4 <ferror@plt+0x21764>  // b.none
  423e34:	ldr	x0, [sp, #48]
  423e38:	ldr	x1, [x0, #24]
  423e3c:	ldr	x0, [sp, #40]
  423e40:	mul	x0, x1, x0
  423e44:	ldr	x1, [sp, #32]
  423e48:	add	x0, x1, x0
  423e4c:	str	x0, [sp, #120]
  423e50:	ldr	x0, [sp, #48]
  423e54:	ldr	x0, [x0, #24]
  423e58:	cmp	x0, #0x8
  423e5c:	cset	w0, eq  // eq = none
  423e60:	and	w0, w0, #0xff
  423e64:	and	x0, x0, #0xff
  423e68:	cmp	x0, #0x0
  423e6c:	b.eq	423f24 <ferror@plt+0x215b4>  // b.none
  423e70:	ldr	x0, [sp, #48]
  423e74:	ldr	x2, [x0]
  423e78:	ldr	x1, [sp, #160]
  423e7c:	ldr	x0, [sp, #168]
  423e80:	blr	x2
  423e84:	asr	w0, w0, #31
  423e88:	sxtw	x0, w0
  423e8c:	str	x0, [sp, #80]
  423e90:	ldr	x1, [sp, #160]
  423e94:	ldr	x0, [sp, #168]
  423e98:	eor	x0, x1, x0
  423e9c:	str	x0, [sp, #72]
  423ea0:	ldr	x1, [sp, #72]
  423ea4:	ldr	x0, [sp, #80]
  423ea8:	and	x1, x1, x0
  423eac:	ldr	x0, [sp, #160]
  423eb0:	eor	x0, x1, x0
  423eb4:	str	x0, [sp, #72]
  423eb8:	ldr	x0, [sp, #72]
  423ebc:	ldr	x1, [x0]
  423ec0:	ldr	x0, [sp, #32]
  423ec4:	str	x1, [x0]
  423ec8:	ldr	x0, [sp, #32]
  423ecc:	add	x0, x0, #0x8
  423ed0:	str	x0, [sp, #32]
  423ed4:	ldr	x0, [sp, #80]
  423ed8:	and	x0, x0, #0x8
  423edc:	ldr	x1, [sp, #168]
  423ee0:	add	x0, x1, x0
  423ee4:	str	x0, [sp, #168]
  423ee8:	ldr	x1, [sp, #168]
  423eec:	ldr	x0, [sp, #32]
  423ef0:	cmp	x1, x0
  423ef4:	b.eq	4240f4 <ferror@plt+0x21784>  // b.none
  423ef8:	ldr	x0, [sp, #80]
  423efc:	mvn	x0, x0
  423f00:	and	x0, x0, #0x8
  423f04:	ldr	x1, [sp, #160]
  423f08:	add	x0, x1, x0
  423f0c:	str	x0, [sp, #160]
  423f10:	ldr	x1, [sp, #168]
  423f14:	ldr	x0, [sp, #120]
  423f18:	cmp	x1, x0
  423f1c:	b.eq	4240d4 <ferror@plt+0x21764>  // b.none
  423f20:	b	423e70 <ferror@plt+0x21500>
  423f24:	ldr	x0, [sp, #48]
  423f28:	ldr	x0, [x0, #24]
  423f2c:	cmp	x0, #0x4
  423f30:	cset	w0, eq  // eq = none
  423f34:	and	w0, w0, #0xff
  423f38:	and	x0, x0, #0xff
  423f3c:	cmp	x0, #0x0
  423f40:	b.eq	423ff8 <ferror@plt+0x21688>  // b.none
  423f44:	ldr	x0, [sp, #48]
  423f48:	ldr	x2, [x0]
  423f4c:	ldr	x1, [sp, #160]
  423f50:	ldr	x0, [sp, #168]
  423f54:	blr	x2
  423f58:	asr	w0, w0, #31
  423f5c:	sxtw	x0, w0
  423f60:	str	x0, [sp, #96]
  423f64:	ldr	x1, [sp, #160]
  423f68:	ldr	x0, [sp, #168]
  423f6c:	eor	x0, x1, x0
  423f70:	str	x0, [sp, #88]
  423f74:	ldr	x1, [sp, #88]
  423f78:	ldr	x0, [sp, #96]
  423f7c:	and	x1, x1, x0
  423f80:	ldr	x0, [sp, #160]
  423f84:	eor	x0, x1, x0
  423f88:	str	x0, [sp, #88]
  423f8c:	ldr	x0, [sp, #88]
  423f90:	ldr	w1, [x0]
  423f94:	ldr	x0, [sp, #32]
  423f98:	str	w1, [x0]
  423f9c:	ldr	x0, [sp, #32]
  423fa0:	add	x0, x0, #0x4
  423fa4:	str	x0, [sp, #32]
  423fa8:	ldr	x0, [sp, #96]
  423fac:	and	x0, x0, #0x4
  423fb0:	ldr	x1, [sp, #168]
  423fb4:	add	x0, x1, x0
  423fb8:	str	x0, [sp, #168]
  423fbc:	ldr	x1, [sp, #168]
  423fc0:	ldr	x0, [sp, #32]
  423fc4:	cmp	x1, x0
  423fc8:	b.eq	4240fc <ferror@plt+0x2178c>  // b.none
  423fcc:	ldr	x0, [sp, #96]
  423fd0:	mvn	x0, x0
  423fd4:	and	x0, x0, #0x4
  423fd8:	ldr	x1, [sp, #160]
  423fdc:	add	x0, x1, x0
  423fe0:	str	x0, [sp, #160]
  423fe4:	ldr	x1, [sp, #168]
  423fe8:	ldr	x0, [sp, #120]
  423fec:	cmp	x1, x0
  423ff0:	b.eq	4240d4 <ferror@plt+0x21764>  // b.none
  423ff4:	b	423f44 <ferror@plt+0x215d4>
  423ff8:	ldr	x0, [sp, #48]
  423ffc:	ldr	x2, [x0]
  424000:	ldr	x1, [sp, #160]
  424004:	ldr	x0, [sp, #168]
  424008:	blr	x2
  42400c:	asr	w0, w0, #31
  424010:	sxtw	x0, w0
  424014:	str	x0, [sp, #112]
  424018:	ldr	x1, [sp, #160]
  42401c:	ldr	x0, [sp, #168]
  424020:	eor	x0, x1, x0
  424024:	str	x0, [sp, #104]
  424028:	ldr	x1, [sp, #104]
  42402c:	ldr	x0, [sp, #112]
  424030:	and	x1, x1, x0
  424034:	ldr	x0, [sp, #160]
  424038:	eor	x0, x1, x0
  42403c:	str	x0, [sp, #104]
  424040:	ldr	x1, [sp, #104]
  424044:	ldr	x0, [sp, #48]
  424048:	ldr	x0, [x0, #24]
  42404c:	mov	x2, x0
  424050:	ldr	x0, [sp, #32]
  424054:	bl	4022e0 <memcpy@plt>
  424058:	str	x0, [sp, #32]
  42405c:	ldr	x0, [sp, #48]
  424060:	ldr	x0, [x0, #24]
  424064:	ldr	x1, [sp, #32]
  424068:	add	x0, x1, x0
  42406c:	str	x0, [sp, #32]
  424070:	ldr	x0, [sp, #48]
  424074:	ldr	x1, [x0, #24]
  424078:	ldr	x0, [sp, #112]
  42407c:	and	x0, x1, x0
  424080:	ldr	x1, [sp, #168]
  424084:	add	x0, x1, x0
  424088:	str	x0, [sp, #168]
  42408c:	ldr	x1, [sp, #168]
  424090:	ldr	x0, [sp, #32]
  424094:	cmp	x1, x0
  424098:	b.eq	424104 <ferror@plt+0x21794>  // b.none
  42409c:	ldr	x0, [sp, #112]
  4240a0:	mvn	x0, x0
  4240a4:	mov	x1, x0
  4240a8:	ldr	x0, [sp, #48]
  4240ac:	ldr	x0, [x0, #24]
  4240b0:	and	x0, x1, x0
  4240b4:	ldr	x1, [sp, #160]
  4240b8:	add	x0, x1, x0
  4240bc:	str	x0, [sp, #160]
  4240c0:	ldr	x1, [sp, #168]
  4240c4:	ldr	x0, [sp, #120]
  4240c8:	cmp	x1, x0
  4240cc:	b.eq	4240d4 <ferror@plt+0x21764>  // b.none
  4240d0:	b	423ff8 <ferror@plt+0x21688>
  4240d4:	ldr	x1, [sp, #168]
  4240d8:	ldr	x0, [sp, #32]
  4240dc:	sub	x0, x1, x0
  4240e0:	mov	x2, x0
  4240e4:	ldr	x1, [sp, #160]
  4240e8:	ldr	x0, [sp, #32]
  4240ec:	bl	4022e0 <memcpy@plt>
  4240f0:	b	424108 <ferror@plt+0x21798>
  4240f4:	nop
  4240f8:	b	424108 <ferror@plt+0x21798>
  4240fc:	nop
  424100:	b	424108 <ferror@plt+0x21798>
  424104:	nop
  424108:	ldp	x29, x30, [sp], #176
  42410c:	ret
  424110:	stp	x29, x30, [sp, #-384]!
  424114:	mov	x29, sp
  424118:	str	x0, [sp, #40]
  42411c:	str	x1, [sp, #32]
  424120:	str	x2, [sp, #24]
  424124:	str	x3, [sp, #16]
  424128:	ldr	x0, [sp, #32]
  42412c:	cmp	x0, #0x1
  424130:	b.ls	424204 <ferror@plt+0x21894>  // b.plast
  424134:	mov	x0, #0x5                   	// #5
  424138:	str	x0, [sp, #376]
  42413c:	ldr	x0, [sp, #24]
  424140:	lsr	x0, x0, #63
  424144:	strb	w0, [sp, #375]
  424148:	ldrb	w0, [sp, #375]
  42414c:	cmp	w0, #0x0
  424150:	b.eq	424168 <ferror@plt+0x217f8>  // b.none
  424154:	mov	x0, #0x3                   	// #3
  424158:	str	x0, [sp, #376]
  42415c:	ldr	x0, [sp, #24]
  424160:	mvn	x0, x0
  424164:	str	x0, [sp, #24]
  424168:	ldr	x0, [sp, #40]
  42416c:	str	x0, [sp, #360]
  424170:	ldr	x0, [sp, #16]
  424174:	str	x0, [sp, #304]
  424178:	ldr	x0, [sp, #360]
  42417c:	str	x0, [sp, #312]
  424180:	ldr	x0, [sp, #32]
  424184:	str	x0, [sp, #320]
  424188:	ldr	x0, [sp, #24]
  42418c:	str	x0, [sp, #328]
  424190:	ldr	x0, [sp, #376]
  424194:	str	x0, [sp, #336]
  424198:	ldr	x0, [sp, #32]
  42419c:	lsr	x0, x0, #1
  4241a0:	ldr	x1, [sp, #24]
  4241a4:	mul	x0, x1, x0
  4241a8:	str	x0, [sp, #352]
  4241ac:	ldr	x0, [sp, #352]
  4241b0:	cmp	x0, #0x100
  4241b4:	b.hi	4241c0 <ferror@plt+0x21850>  // b.pmore
  4241b8:	add	x0, sp, #0x30
  4241bc:	b	4241c8 <ferror@plt+0x21858>
  4241c0:	ldr	x0, [sp, #352]
  4241c4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4241c8:	str	x0, [sp, #344]
  4241cc:	add	x0, sp, #0x130
  4241d0:	ldr	x4, [sp, #344]
  4241d4:	ldr	x3, [sp, #360]
  4241d8:	ldr	x2, [sp, #32]
  4241dc:	mov	x1, x0
  4241e0:	ldr	x0, [sp, #360]
  4241e4:	bl	423cd4 <ferror@plt+0x21364>
  4241e8:	add	x0, sp, #0x30
  4241ec:	ldr	x1, [sp, #344]
  4241f0:	cmp	x1, x0
  4241f4:	b.eq	424208 <ferror@plt+0x21898>  // b.none
  4241f8:	ldr	x0, [sp, #344]
  4241fc:	bl	402730 <free@plt>
  424200:	b	424208 <ferror@plt+0x21898>
  424204:	nop
  424208:	ldp	x29, x30, [sp], #384
  42420c:	ret
  424210:	stp	x29, x30, [sp, #-48]!
  424214:	mov	x29, sp
  424218:	str	x0, [sp, #40]
  42421c:	str	x1, [sp, #32]
  424220:	str	x2, [sp, #24]
  424224:	str	x3, [sp, #16]
  424228:	ldr	x0, [sp, #24]
  42422c:	mvn	x0, x0
  424230:	ldr	x3, [sp, #16]
  424234:	mov	x2, x0
  424238:	ldr	x1, [sp, #32]
  42423c:	ldr	x0, [sp, #40]
  424240:	bl	424110 <ferror@plt+0x217a0>
  424244:	nop
  424248:	ldp	x29, x30, [sp], #48
  42424c:	ret
  424250:	sub	sp, sp, #0x50
  424254:	str	x0, [sp, #24]
  424258:	str	x1, [sp, #16]
  42425c:	str	x2, [sp, #8]
  424260:	ldr	x0, [sp, #24]
  424264:	ldr	x0, [x0]
  424268:	str	x0, [sp, #64]
  42426c:	ldr	x0, [sp, #16]
  424270:	ldr	x0, [x0]
  424274:	cmp	x0, #0x0
  424278:	b.ne	424284 <ferror@plt+0x21914>  // b.any
  42427c:	mov	w0, #0x16                  	// #22
  424280:	b	424514 <ferror@plt+0x21ba4>
  424284:	ldr	x0, [sp, #64]
  424288:	ldrb	w0, [x0]
  42428c:	str	w0, [sp, #76]
  424290:	ldr	w0, [sp, #76]
  424294:	cmp	w0, #0x7f
  424298:	b.hi	4242d8 <ferror@plt+0x21968>  // b.pmore
  42429c:	ldr	x0, [sp, #8]
  4242a0:	ldr	w1, [sp, #76]
  4242a4:	str	w1, [x0]
  4242a8:	ldr	x0, [sp, #16]
  4242ac:	ldr	x0, [x0]
  4242b0:	sub	x1, x0, #0x1
  4242b4:	ldr	x0, [sp, #16]
  4242b8:	str	x1, [x0]
  4242bc:	ldr	x0, [sp, #24]
  4242c0:	ldr	x0, [x0]
  4242c4:	add	x1, x0, #0x1
  4242c8:	ldr	x0, [sp, #24]
  4242cc:	str	x1, [x0]
  4242d0:	mov	w0, #0x0                   	// #0
  4242d4:	b	424514 <ferror@plt+0x21ba4>
  4242d8:	mov	x0, #0x2                   	// #2
  4242dc:	str	x0, [sp, #56]
  4242e0:	ldr	x0, [sp, #56]
  4242e4:	cmp	x0, #0x6
  4242e8:	b.hi	42433c <ferror@plt+0x219cc>  // b.pmore
  4242ec:	ldr	x0, [sp, #56]
  4242f0:	sub	x0, x0, #0x1
  4242f4:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4242f8:	add	x1, x1, #0xdf8
  4242fc:	ldrb	w0, [x1, x0]
  424300:	mvn	w0, w0
  424304:	mov	w1, w0
  424308:	ldr	w0, [sp, #76]
  42430c:	and	w0, w1, w0
  424310:	ldr	x1, [sp, #56]
  424314:	sub	x1, x1, #0x1
  424318:	adrp	x2, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42431c:	add	x2, x2, #0xe00
  424320:	ldrb	w1, [x2, x1]
  424324:	cmp	w0, w1
  424328:	b.eq	424344 <ferror@plt+0x219d4>  // b.none
  42432c:	ldr	x0, [sp, #56]
  424330:	add	x0, x0, #0x1
  424334:	str	x0, [sp, #56]
  424338:	b	4242e0 <ferror@plt+0x21970>
  42433c:	mov	w0, #0x54                  	// #84
  424340:	b	424514 <ferror@plt+0x21ba4>
  424344:	nop
  424348:	ldr	x0, [sp, #16]
  42434c:	ldr	x0, [x0]
  424350:	ldr	x1, [sp, #56]
  424354:	cmp	x1, x0
  424358:	b.ls	424364 <ferror@plt+0x219f4>  // b.plast
  42435c:	mov	w0, #0x16                  	// #22
  424360:	b	424514 <ferror@plt+0x21ba4>
  424364:	ldr	x0, [sp, #56]
  424368:	sub	x0, x0, #0x1
  42436c:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  424370:	add	x1, x1, #0xdf8
  424374:	ldrb	w0, [x1, x0]
  424378:	mov	w1, w0
  42437c:	ldr	w0, [sp, #76]
  424380:	and	w0, w0, w1
  424384:	str	w0, [sp, #76]
  424388:	ldr	x0, [sp, #64]
  42438c:	add	x0, x0, #0x1
  424390:	str	x0, [sp, #64]
  424394:	mov	x0, #0x1                   	// #1
  424398:	str	x0, [sp, #48]
  42439c:	ldr	x1, [sp, #48]
  4243a0:	ldr	x0, [sp, #56]
  4243a4:	cmp	x1, x0
  4243a8:	b.cs	424400 <ferror@plt+0x21a90>  // b.hs, b.nlast
  4243ac:	ldr	x0, [sp, #64]
  4243b0:	add	x1, x0, #0x1
  4243b4:	str	x1, [sp, #64]
  4243b8:	ldrb	w0, [x0]
  4243bc:	str	w0, [sp, #44]
  4243c0:	ldr	w0, [sp, #44]
  4243c4:	and	w0, w0, #0xc0
  4243c8:	cmp	w0, #0x80
  4243cc:	b.eq	4243d8 <ferror@plt+0x21a68>  // b.none
  4243d0:	mov	w0, #0x54                  	// #84
  4243d4:	b	424514 <ferror@plt+0x21ba4>
  4243d8:	ldr	w0, [sp, #76]
  4243dc:	lsl	w1, w0, #6
  4243e0:	ldr	w0, [sp, #44]
  4243e4:	and	w0, w0, #0x3f
  4243e8:	add	w0, w1, w0
  4243ec:	str	w0, [sp, #76]
  4243f0:	ldr	x0, [sp, #48]
  4243f4:	add	x0, x0, #0x1
  4243f8:	str	x0, [sp, #48]
  4243fc:	b	42439c <ferror@plt+0x21a2c>
  424400:	ldr	w0, [sp, #76]
  424404:	cmp	w0, #0x7f
  424408:	b.hi	424420 <ferror@plt+0x21ab0>  // b.pmore
  42440c:	ldr	x0, [sp, #56]
  424410:	cmp	x0, #0x1
  424414:	b.ls	424420 <ferror@plt+0x21ab0>  // b.plast
  424418:	mov	w0, #0x54                  	// #84
  42441c:	b	424514 <ferror@plt+0x21ba4>
  424420:	ldr	w0, [sp, #76]
  424424:	cmp	w0, #0x7ff
  424428:	b.hi	424440 <ferror@plt+0x21ad0>  // b.pmore
  42442c:	ldr	x0, [sp, #56]
  424430:	cmp	x0, #0x2
  424434:	b.ls	424440 <ferror@plt+0x21ad0>  // b.plast
  424438:	mov	w0, #0x54                  	// #84
  42443c:	b	424514 <ferror@plt+0x21ba4>
  424440:	ldr	w1, [sp, #76]
  424444:	mov	w0, #0xffff                	// #65535
  424448:	cmp	w1, w0
  42444c:	b.hi	424464 <ferror@plt+0x21af4>  // b.pmore
  424450:	ldr	x0, [sp, #56]
  424454:	cmp	x0, #0x3
  424458:	b.ls	424464 <ferror@plt+0x21af4>  // b.plast
  42445c:	mov	w0, #0x54                  	// #84
  424460:	b	424514 <ferror@plt+0x21ba4>
  424464:	ldr	w1, [sp, #76]
  424468:	mov	w0, #0x1fffff              	// #2097151
  42446c:	cmp	w1, w0
  424470:	b.hi	424488 <ferror@plt+0x21b18>  // b.pmore
  424474:	ldr	x0, [sp, #56]
  424478:	cmp	x0, #0x4
  42447c:	b.ls	424488 <ferror@plt+0x21b18>  // b.plast
  424480:	mov	w0, #0x54                  	// #84
  424484:	b	424514 <ferror@plt+0x21ba4>
  424488:	ldr	w1, [sp, #76]
  42448c:	mov	w0, #0x3ffffff             	// #67108863
  424490:	cmp	w1, w0
  424494:	b.hi	4244ac <ferror@plt+0x21b3c>  // b.pmore
  424498:	ldr	x0, [sp, #56]
  42449c:	cmp	x0, #0x5
  4244a0:	b.ls	4244ac <ferror@plt+0x21b3c>  // b.plast
  4244a4:	mov	w0, #0x54                  	// #84
  4244a8:	b	424514 <ferror@plt+0x21ba4>
  4244ac:	ldr	w0, [sp, #76]
  4244b0:	cmp	w0, #0x0
  4244b4:	b.lt	4244d8 <ferror@plt+0x21b68>  // b.tstop
  4244b8:	ldr	w1, [sp, #76]
  4244bc:	mov	w0, #0xd7ff                	// #55295
  4244c0:	cmp	w1, w0
  4244c4:	b.ls	4244e0 <ferror@plt+0x21b70>  // b.plast
  4244c8:	ldr	w1, [sp, #76]
  4244cc:	mov	w0, #0xdfff                	// #57343
  4244d0:	cmp	w1, w0
  4244d4:	b.hi	4244e0 <ferror@plt+0x21b70>  // b.pmore
  4244d8:	mov	w0, #0x54                  	// #84
  4244dc:	b	424514 <ferror@plt+0x21ba4>
  4244e0:	ldr	x0, [sp, #8]
  4244e4:	ldr	w1, [sp, #76]
  4244e8:	str	w1, [x0]
  4244ec:	ldr	x0, [sp, #24]
  4244f0:	ldr	x1, [sp, #64]
  4244f4:	str	x1, [x0]
  4244f8:	ldr	x0, [sp, #16]
  4244fc:	ldr	x1, [x0]
  424500:	ldr	x0, [sp, #56]
  424504:	sub	x1, x1, x0
  424508:	ldr	x0, [sp, #16]
  42450c:	str	x1, [x0]
  424510:	mov	w0, #0x0                   	// #0
  424514:	add	sp, sp, #0x50
  424518:	ret
  42451c:	sub	sp, sp, #0x40
  424520:	str	w0, [sp, #28]
  424524:	str	x1, [sp, #16]
  424528:	str	x2, [sp, #8]
  42452c:	add	x0, sp, #0x20
  424530:	add	x0, x0, #0x6
  424534:	str	x0, [sp, #48]
  424538:	ldr	x0, [sp, #16]
  42453c:	ldr	x0, [x0]
  424540:	str	x0, [sp, #40]
  424544:	mov	x0, #0x1                   	// #1
  424548:	str	x0, [sp, #56]
  42454c:	ldr	w0, [sp, #28]
  424550:	cmp	w0, #0x7f
  424554:	b.hi	424578 <ferror@plt+0x21c08>  // b.pmore
  424558:	ldr	x0, [sp, #48]
  42455c:	sub	x0, x0, #0x1
  424560:	str	x0, [sp, #48]
  424564:	ldr	w0, [sp, #28]
  424568:	and	w1, w0, #0xff
  42456c:	ldr	x0, [sp, #48]
  424570:	strb	w1, [x0]
  424574:	b	42462c <ferror@plt+0x21cbc>
  424578:	ldr	w0, [sp, #28]
  42457c:	and	w0, w0, #0xff
  424580:	and	w0, w0, #0x3f
  424584:	and	w0, w0, #0xff
  424588:	ldr	x1, [sp, #48]
  42458c:	sub	x1, x1, #0x1
  424590:	str	x1, [sp, #48]
  424594:	orr	w0, w0, #0xffffff80
  424598:	and	w1, w0, #0xff
  42459c:	ldr	x0, [sp, #48]
  4245a0:	strb	w1, [x0]
  4245a4:	ldr	w0, [sp, #28]
  4245a8:	lsr	w0, w0, #6
  4245ac:	str	w0, [sp, #28]
  4245b0:	ldr	x0, [sp, #56]
  4245b4:	add	x0, x0, #0x1
  4245b8:	str	x0, [sp, #56]
  4245bc:	ldr	w0, [sp, #28]
  4245c0:	cmp	w0, #0x3e
  4245c4:	b.hi	424578 <ferror@plt+0x21c08>  // b.pmore
  4245c8:	ldr	x0, [sp, #56]
  4245cc:	sub	x0, x0, #0x1
  4245d0:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4245d4:	add	x1, x1, #0xe10
  4245d8:	ldrb	w0, [x1, x0]
  4245dc:	mov	w1, w0
  4245e0:	ldr	w0, [sp, #28]
  4245e4:	and	w0, w1, w0
  4245e8:	cmp	w0, #0x0
  4245ec:	b.eq	4245f4 <ferror@plt+0x21c84>  // b.none
  4245f0:	b	424578 <ferror@plt+0x21c08>
  4245f4:	ldr	x0, [sp, #56]
  4245f8:	sub	x0, x0, #0x1
  4245fc:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  424600:	add	x1, x1, #0xe08
  424604:	ldrb	w1, [x1, x0]
  424608:	ldr	w0, [sp, #28]
  42460c:	and	w0, w0, #0xff
  424610:	ldr	x2, [sp, #48]
  424614:	sub	x2, x2, #0x1
  424618:	str	x2, [sp, #48]
  42461c:	orr	w0, w1, w0
  424620:	and	w1, w0, #0xff
  424624:	ldr	x0, [sp, #48]
  424628:	strb	w1, [x0]
  42462c:	ldr	x0, [sp, #8]
  424630:	ldr	x0, [x0]
  424634:	ldr	x1, [sp, #56]
  424638:	cmp	x1, x0
  42463c:	b.ls	424648 <ferror@plt+0x21cd8>  // b.plast
  424640:	mov	w0, #0x7                   	// #7
  424644:	b	4246a8 <ferror@plt+0x21d38>
  424648:	add	x0, sp, #0x20
  42464c:	add	x0, x0, #0x6
  424650:	ldr	x1, [sp, #48]
  424654:	cmp	x1, x0
  424658:	b.cs	424680 <ferror@plt+0x21d10>  // b.hs, b.nlast
  42465c:	ldr	x1, [sp, #48]
  424660:	add	x0, x1, #0x1
  424664:	str	x0, [sp, #48]
  424668:	ldr	x0, [sp, #40]
  42466c:	add	x2, x0, #0x1
  424670:	str	x2, [sp, #40]
  424674:	ldrb	w1, [x1]
  424678:	strb	w1, [x0]
  42467c:	b	424648 <ferror@plt+0x21cd8>
  424680:	ldr	x0, [sp, #8]
  424684:	ldr	x1, [x0]
  424688:	ldr	x0, [sp, #56]
  42468c:	sub	x1, x1, x0
  424690:	ldr	x0, [sp, #8]
  424694:	str	x1, [x0]
  424698:	ldr	x0, [sp, #16]
  42469c:	ldr	x1, [sp, #40]
  4246a0:	str	x1, [x0]
  4246a4:	mov	w0, #0x0                   	// #0
  4246a8:	add	sp, sp, #0x40
  4246ac:	ret
  4246b0:	stp	x29, x30, [sp, #-96]!
  4246b4:	mov	x29, sp
  4246b8:	str	x0, [sp, #56]
  4246bc:	str	x1, [sp, #48]
  4246c0:	str	x2, [sp, #40]
  4246c4:	str	x3, [sp, #32]
  4246c8:	str	x4, [sp, #24]
  4246cc:	str	wzr, [sp, #76]
  4246d0:	ldr	x0, [sp, #24]
  4246d4:	ldr	x0, [x0]
  4246d8:	cmp	x0, #0x3
  4246dc:	b.hi	4246e8 <ferror@plt+0x21d78>  // b.pmore
  4246e0:	mov	w0, #0x7                   	// #7
  4246e4:	b	424808 <ferror@plt+0x21e98>
  4246e8:	add	x0, sp, #0x4c
  4246ec:	mov	x2, x0
  4246f0:	ldr	x1, [sp, #40]
  4246f4:	ldr	x0, [sp, #48]
  4246f8:	bl	424250 <ferror@plt+0x218e0>
  4246fc:	str	w0, [sp, #92]
  424700:	ldr	w0, [sp, #92]
  424704:	cmp	w0, #0x0
  424708:	b.eq	424714 <ferror@plt+0x21da4>  // b.none
  42470c:	ldr	w0, [sp, #92]
  424710:	b	424808 <ferror@plt+0x21e98>
  424714:	ldr	x0, [sp, #32]
  424718:	ldr	x0, [x0]
  42471c:	str	x0, [sp, #80]
  424720:	ldr	w2, [sp, #76]
  424724:	ldr	x0, [sp, #56]
  424728:	cmp	x0, #0x0
  42472c:	b.eq	424738 <ferror@plt+0x21dc8>  // b.none
  424730:	mov	x0, #0x3                   	// #3
  424734:	b	42473c <ferror@plt+0x21dcc>
  424738:	mov	x0, #0x0                   	// #0
  42473c:	ldr	x1, [sp, #80]
  424740:	add	x0, x1, x0
  424744:	and	w1, w2, #0xff
  424748:	strb	w1, [x0]
  42474c:	ldr	w0, [sp, #76]
  424750:	lsr	w2, w0, #8
  424754:	ldr	x0, [sp, #56]
  424758:	cmp	x0, #0x0
  42475c:	b.eq	424768 <ferror@plt+0x21df8>  // b.none
  424760:	mov	x0, #0x2                   	// #2
  424764:	b	42476c <ferror@plt+0x21dfc>
  424768:	mov	x0, #0x1                   	// #1
  42476c:	ldr	x1, [sp, #80]
  424770:	add	x0, x1, x0
  424774:	and	w1, w2, #0xff
  424778:	strb	w1, [x0]
  42477c:	ldr	w0, [sp, #76]
  424780:	lsr	w2, w0, #16
  424784:	ldr	x0, [sp, #56]
  424788:	cmp	x0, #0x0
  42478c:	b.eq	424798 <ferror@plt+0x21e28>  // b.none
  424790:	mov	x0, #0x1                   	// #1
  424794:	b	42479c <ferror@plt+0x21e2c>
  424798:	mov	x0, #0x2                   	// #2
  42479c:	ldr	x1, [sp, #80]
  4247a0:	add	x0, x1, x0
  4247a4:	and	w1, w2, #0xff
  4247a8:	strb	w1, [x0]
  4247ac:	ldr	w0, [sp, #76]
  4247b0:	lsr	w2, w0, #24
  4247b4:	ldr	x0, [sp, #56]
  4247b8:	cmp	x0, #0x0
  4247bc:	b.eq	4247c8 <ferror@plt+0x21e58>  // b.none
  4247c0:	mov	x0, #0x0                   	// #0
  4247c4:	b	4247cc <ferror@plt+0x21e5c>
  4247c8:	mov	x0, #0x3                   	// #3
  4247cc:	ldr	x1, [sp, #80]
  4247d0:	add	x0, x1, x0
  4247d4:	and	w1, w2, #0xff
  4247d8:	strb	w1, [x0]
  4247dc:	ldr	x0, [sp, #32]
  4247e0:	ldr	x0, [x0]
  4247e4:	add	x1, x0, #0x4
  4247e8:	ldr	x0, [sp, #32]
  4247ec:	str	x1, [x0]
  4247f0:	ldr	x0, [sp, #24]
  4247f4:	ldr	x0, [x0]
  4247f8:	sub	x1, x0, #0x4
  4247fc:	ldr	x0, [sp, #24]
  424800:	str	x1, [x0]
  424804:	mov	w0, #0x0                   	// #0
  424808:	ldp	x29, x30, [sp], #96
  42480c:	ret
  424810:	stp	x29, x30, [sp, #-80]!
  424814:	mov	x29, sp
  424818:	str	x0, [sp, #56]
  42481c:	str	x1, [sp, #48]
  424820:	str	x2, [sp, #40]
  424824:	str	x3, [sp, #32]
  424828:	str	x4, [sp, #24]
  42482c:	ldr	x0, [sp, #40]
  424830:	ldr	x0, [x0]
  424834:	cmp	x0, #0x3
  424838:	b.hi	424844 <ferror@plt+0x21ed4>  // b.pmore
  42483c:	mov	w0, #0x16                  	// #22
  424840:	b	4249ac <ferror@plt+0x2203c>
  424844:	ldr	x0, [sp, #48]
  424848:	ldr	x0, [x0]
  42484c:	str	x0, [sp, #72]
  424850:	ldr	x0, [sp, #56]
  424854:	cmp	x0, #0x0
  424858:	b.eq	424864 <ferror@plt+0x21ef4>  // b.none
  42485c:	mov	x0, #0x0                   	// #0
  424860:	b	424868 <ferror@plt+0x21ef8>
  424864:	mov	x0, #0x3                   	// #3
  424868:	ldr	x1, [sp, #72]
  42486c:	add	x0, x1, x0
  424870:	ldrb	w0, [x0]
  424874:	lsl	w0, w0, #24
  424878:	str	w0, [sp, #68]
  42487c:	ldr	x0, [sp, #56]
  424880:	cmp	x0, #0x0
  424884:	b.eq	424890 <ferror@plt+0x21f20>  // b.none
  424888:	mov	x0, #0x1                   	// #1
  42488c:	b	424894 <ferror@plt+0x21f24>
  424890:	mov	x0, #0x2                   	// #2
  424894:	ldr	x1, [sp, #72]
  424898:	add	x0, x1, x0
  42489c:	ldrb	w0, [x0]
  4248a0:	lsl	w0, w0, #16
  4248a4:	mov	w1, w0
  4248a8:	ldr	w0, [sp, #68]
  4248ac:	add	w0, w0, w1
  4248b0:	str	w0, [sp, #68]
  4248b4:	ldr	x0, [sp, #56]
  4248b8:	cmp	x0, #0x0
  4248bc:	b.eq	4248c8 <ferror@plt+0x21f58>  // b.none
  4248c0:	mov	x0, #0x2                   	// #2
  4248c4:	b	4248cc <ferror@plt+0x21f5c>
  4248c8:	mov	x0, #0x1                   	// #1
  4248cc:	ldr	x1, [sp, #72]
  4248d0:	add	x0, x1, x0
  4248d4:	ldrb	w0, [x0]
  4248d8:	lsl	w0, w0, #8
  4248dc:	mov	w1, w0
  4248e0:	ldr	w0, [sp, #68]
  4248e4:	add	w0, w0, w1
  4248e8:	str	w0, [sp, #68]
  4248ec:	ldr	x0, [sp, #56]
  4248f0:	cmp	x0, #0x0
  4248f4:	b.eq	424900 <ferror@plt+0x21f90>  // b.none
  4248f8:	mov	x0, #0x3                   	// #3
  4248fc:	b	424904 <ferror@plt+0x21f94>
  424900:	mov	x0, #0x0                   	// #0
  424904:	ldr	x1, [sp, #72]
  424908:	add	x0, x1, x0
  42490c:	ldrb	w0, [x0]
  424910:	mov	w1, w0
  424914:	ldr	w0, [sp, #68]
  424918:	add	w0, w0, w1
  42491c:	str	w0, [sp, #68]
  424920:	ldr	w1, [sp, #68]
  424924:	mov	w0, #0x7ffffffe            	// #2147483646
  424928:	cmp	w1, w0
  42492c:	b.hi	424950 <ferror@plt+0x21fe0>  // b.pmore
  424930:	ldr	w1, [sp, #68]
  424934:	mov	w0, #0xd7ff                	// #55295
  424938:	cmp	w1, w0
  42493c:	b.ls	424958 <ferror@plt+0x21fe8>  // b.plast
  424940:	ldr	w1, [sp, #68]
  424944:	mov	w0, #0xdfff                	// #57343
  424948:	cmp	w1, w0
  42494c:	b.hi	424958 <ferror@plt+0x21fe8>  // b.pmore
  424950:	mov	w0, #0x54                  	// #84
  424954:	b	4249ac <ferror@plt+0x2203c>
  424958:	ldr	x2, [sp, #24]
  42495c:	ldr	x1, [sp, #32]
  424960:	ldr	w0, [sp, #68]
  424964:	bl	42451c <ferror@plt+0x21bac>
  424968:	str	w0, [sp, #64]
  42496c:	ldr	w0, [sp, #64]
  424970:	cmp	w0, #0x0
  424974:	b.eq	424980 <ferror@plt+0x22010>  // b.none
  424978:	ldr	w0, [sp, #64]
  42497c:	b	4249ac <ferror@plt+0x2203c>
  424980:	ldr	x0, [sp, #48]
  424984:	ldr	x0, [x0]
  424988:	add	x1, x0, #0x4
  42498c:	ldr	x0, [sp, #48]
  424990:	str	x1, [x0]
  424994:	ldr	x0, [sp, #40]
  424998:	ldr	x0, [x0]
  42499c:	sub	x1, x0, #0x4
  4249a0:	ldr	x0, [sp, #40]
  4249a4:	str	x1, [x0]
  4249a8:	mov	w0, #0x0                   	// #0
  4249ac:	ldp	x29, x30, [sp], #80
  4249b0:	ret
  4249b4:	stp	x29, x30, [sp, #-112]!
  4249b8:	mov	x29, sp
  4249bc:	str	x0, [sp, #56]
  4249c0:	str	x1, [sp, #48]
  4249c4:	str	x2, [sp, #40]
  4249c8:	str	x3, [sp, #32]
  4249cc:	str	x4, [sp, #24]
  4249d0:	str	wzr, [sp, #72]
  4249d4:	ldr	x0, [sp, #48]
  4249d8:	ldr	x0, [x0]
  4249dc:	str	x0, [sp, #104]
  4249e0:	ldr	x0, [sp, #40]
  4249e4:	ldr	x0, [x0]
  4249e8:	str	x0, [sp, #96]
  4249ec:	ldr	x0, [sp, #32]
  4249f0:	ldr	x0, [x0]
  4249f4:	str	x0, [sp, #88]
  4249f8:	add	x0, sp, #0x48
  4249fc:	mov	x2, x0
  424a00:	ldr	x1, [sp, #40]
  424a04:	ldr	x0, [sp, #48]
  424a08:	bl	424250 <ferror@plt+0x218e0>
  424a0c:	str	w0, [sp, #84]
  424a10:	ldr	w0, [sp, #84]
  424a14:	cmp	w0, #0x0
  424a18:	b.eq	424a24 <ferror@plt+0x220b4>  // b.none
  424a1c:	ldr	w0, [sp, #84]
  424a20:	b	424c58 <ferror@plt+0x222e8>
  424a24:	ldr	w1, [sp, #72]
  424a28:	mov	w0, #0x10ffff              	// #1114111
  424a2c:	cmp	w1, w0
  424a30:	b.ls	424a54 <ferror@plt+0x220e4>  // b.plast
  424a34:	ldr	x0, [sp, #48]
  424a38:	ldr	x1, [sp, #104]
  424a3c:	str	x1, [x0]
  424a40:	ldr	x0, [sp, #40]
  424a44:	ldr	x1, [sp, #96]
  424a48:	str	x1, [x0]
  424a4c:	mov	w0, #0x54                  	// #84
  424a50:	b	424c58 <ferror@plt+0x222e8>
  424a54:	ldr	w1, [sp, #72]
  424a58:	mov	w0, #0xffff                	// #65535
  424a5c:	cmp	w1, w0
  424a60:	b.hi	424b1c <ferror@plt+0x221ac>  // b.pmore
  424a64:	ldr	x0, [sp, #24]
  424a68:	ldr	x0, [x0]
  424a6c:	cmp	x0, #0x1
  424a70:	b.hi	424a94 <ferror@plt+0x22124>  // b.pmore
  424a74:	ldr	x0, [sp, #48]
  424a78:	ldr	x1, [sp, #104]
  424a7c:	str	x1, [x0]
  424a80:	ldr	x0, [sp, #40]
  424a84:	ldr	x1, [sp, #96]
  424a88:	str	x1, [x0]
  424a8c:	mov	w0, #0x7                   	// #7
  424a90:	b	424c58 <ferror@plt+0x222e8>
  424a94:	ldr	w2, [sp, #72]
  424a98:	ldr	x0, [sp, #56]
  424a9c:	cmp	x0, #0x0
  424aa0:	b.eq	424aac <ferror@plt+0x2213c>  // b.none
  424aa4:	mov	x0, #0x1                   	// #1
  424aa8:	b	424ab0 <ferror@plt+0x22140>
  424aac:	mov	x0, #0x0                   	// #0
  424ab0:	ldr	x1, [sp, #88]
  424ab4:	add	x0, x1, x0
  424ab8:	and	w1, w2, #0xff
  424abc:	strb	w1, [x0]
  424ac0:	ldr	w0, [sp, #72]
  424ac4:	lsr	w2, w0, #8
  424ac8:	ldr	x0, [sp, #56]
  424acc:	cmp	x0, #0x0
  424ad0:	cset	w0, eq  // eq = none
  424ad4:	and	w0, w0, #0xff
  424ad8:	and	x0, x0, #0xff
  424adc:	ldr	x1, [sp, #88]
  424ae0:	add	x0, x1, x0
  424ae4:	and	w1, w2, #0xff
  424ae8:	strb	w1, [x0]
  424aec:	ldr	x0, [sp, #32]
  424af0:	ldr	x0, [x0]
  424af4:	add	x1, x0, #0x2
  424af8:	ldr	x0, [sp, #32]
  424afc:	str	x1, [x0]
  424b00:	ldr	x0, [sp, #24]
  424b04:	ldr	x0, [x0]
  424b08:	sub	x1, x0, #0x2
  424b0c:	ldr	x0, [sp, #24]
  424b10:	str	x1, [x0]
  424b14:	mov	w0, #0x0                   	// #0
  424b18:	b	424c58 <ferror@plt+0x222e8>
  424b1c:	ldr	x0, [sp, #24]
  424b20:	ldr	x0, [x0]
  424b24:	cmp	x0, #0x3
  424b28:	b.hi	424b4c <ferror@plt+0x221dc>  // b.pmore
  424b2c:	ldr	x0, [sp, #48]
  424b30:	ldr	x1, [sp, #104]
  424b34:	str	x1, [x0]
  424b38:	ldr	x0, [sp, #40]
  424b3c:	ldr	x1, [sp, #96]
  424b40:	str	x1, [x0]
  424b44:	mov	w0, #0x7                   	// #7
  424b48:	b	424c58 <ferror@plt+0x222e8>
  424b4c:	ldr	w0, [sp, #72]
  424b50:	sub	w0, w0, #0x10, lsl #12
  424b54:	lsr	w1, w0, #10
  424b58:	mov	w0, #0xd800                	// #55296
  424b5c:	add	w0, w1, w0
  424b60:	str	w0, [sp, #80]
  424b64:	ldr	w0, [sp, #72]
  424b68:	and	w1, w0, #0x3ff
  424b6c:	mov	w0, #0xdc00                	// #56320
  424b70:	add	w0, w1, w0
  424b74:	str	w0, [sp, #76]
  424b78:	ldr	x0, [sp, #56]
  424b7c:	cmp	x0, #0x0
  424b80:	b.eq	424b8c <ferror@plt+0x2221c>  // b.none
  424b84:	mov	x0, #0x1                   	// #1
  424b88:	b	424b90 <ferror@plt+0x22220>
  424b8c:	mov	x0, #0x0                   	// #0
  424b90:	ldr	x1, [sp, #88]
  424b94:	add	x0, x1, x0
  424b98:	ldr	w1, [sp, #80]
  424b9c:	and	w1, w1, #0xff
  424ba0:	strb	w1, [x0]
  424ba4:	ldr	w0, [sp, #80]
  424ba8:	lsr	w2, w0, #8
  424bac:	ldr	x0, [sp, #56]
  424bb0:	cmp	x0, #0x0
  424bb4:	cset	w0, eq  // eq = none
  424bb8:	and	w0, w0, #0xff
  424bbc:	and	x0, x0, #0xff
  424bc0:	ldr	x1, [sp, #88]
  424bc4:	add	x0, x1, x0
  424bc8:	and	w1, w2, #0xff
  424bcc:	strb	w1, [x0]
  424bd0:	ldr	x0, [sp, #56]
  424bd4:	cmp	x0, #0x0
  424bd8:	b.eq	424be4 <ferror@plt+0x22274>  // b.none
  424bdc:	mov	x0, #0x3                   	// #3
  424be0:	b	424be8 <ferror@plt+0x22278>
  424be4:	mov	x0, #0x2                   	// #2
  424be8:	ldr	x1, [sp, #88]
  424bec:	add	x0, x1, x0
  424bf0:	ldr	w1, [sp, #76]
  424bf4:	and	w1, w1, #0xff
  424bf8:	strb	w1, [x0]
  424bfc:	ldr	w0, [sp, #76]
  424c00:	lsr	w2, w0, #8
  424c04:	ldr	x0, [sp, #56]
  424c08:	cmp	x0, #0x0
  424c0c:	b.eq	424c18 <ferror@plt+0x222a8>  // b.none
  424c10:	mov	x0, #0x2                   	// #2
  424c14:	b	424c1c <ferror@plt+0x222ac>
  424c18:	mov	x0, #0x3                   	// #3
  424c1c:	ldr	x1, [sp, #88]
  424c20:	add	x0, x1, x0
  424c24:	and	w1, w2, #0xff
  424c28:	strb	w1, [x0]
  424c2c:	ldr	x0, [sp, #32]
  424c30:	ldr	x0, [x0]
  424c34:	add	x1, x0, #0x4
  424c38:	ldr	x0, [sp, #32]
  424c3c:	str	x1, [x0]
  424c40:	ldr	x0, [sp, #24]
  424c44:	ldr	x0, [x0]
  424c48:	sub	x1, x0, #0x4
  424c4c:	ldr	x0, [sp, #24]
  424c50:	str	x1, [x0]
  424c54:	mov	w0, #0x0                   	// #0
  424c58:	ldp	x29, x30, [sp], #112
  424c5c:	ret
  424c60:	stp	x29, x30, [sp, #-96]!
  424c64:	mov	x29, sp
  424c68:	str	x0, [sp, #56]
  424c6c:	str	x1, [sp, #48]
  424c70:	str	x2, [sp, #40]
  424c74:	str	x3, [sp, #32]
  424c78:	str	x4, [sp, #24]
  424c7c:	ldr	x0, [sp, #48]
  424c80:	ldr	x0, [x0]
  424c84:	str	x0, [sp, #80]
  424c88:	ldr	x0, [sp, #40]
  424c8c:	ldr	x0, [x0]
  424c90:	cmp	x0, #0x1
  424c94:	b.hi	424ca0 <ferror@plt+0x22330>  // b.pmore
  424c98:	mov	w0, #0x16                  	// #22
  424c9c:	b	424ea0 <ferror@plt+0x22530>
  424ca0:	ldr	x0, [sp, #56]
  424ca4:	cmp	x0, #0x0
  424ca8:	cset	w0, eq  // eq = none
  424cac:	and	w0, w0, #0xff
  424cb0:	and	x0, x0, #0xff
  424cb4:	ldr	x1, [sp, #80]
  424cb8:	add	x0, x1, x0
  424cbc:	ldrb	w0, [x0]
  424cc0:	lsl	w0, w0, #8
  424cc4:	str	w0, [sp, #92]
  424cc8:	ldr	x0, [sp, #56]
  424ccc:	cmp	x0, #0x0
  424cd0:	b.eq	424cdc <ferror@plt+0x2236c>  // b.none
  424cd4:	mov	x0, #0x1                   	// #1
  424cd8:	b	424ce0 <ferror@plt+0x22370>
  424cdc:	mov	x0, #0x0                   	// #0
  424ce0:	ldr	x1, [sp, #80]
  424ce4:	add	x0, x1, x0
  424ce8:	ldrb	w0, [x0]
  424cec:	mov	w1, w0
  424cf0:	ldr	w0, [sp, #92]
  424cf4:	add	w0, w0, w1
  424cf8:	str	w0, [sp, #92]
  424cfc:	ldr	w1, [sp, #92]
  424d00:	mov	w0, #0xdbff                	// #56319
  424d04:	cmp	w1, w0
  424d08:	b.ls	424d24 <ferror@plt+0x223b4>  // b.plast
  424d0c:	ldr	w1, [sp, #92]
  424d10:	mov	w0, #0xdfff                	// #57343
  424d14:	cmp	w1, w0
  424d18:	b.hi	424d24 <ferror@plt+0x223b4>  // b.pmore
  424d1c:	mov	w0, #0x54                  	// #84
  424d20:	b	424ea0 <ferror@plt+0x22530>
  424d24:	ldr	w1, [sp, #92]
  424d28:	mov	w0, #0xd7ff                	// #55295
  424d2c:	cmp	w1, w0
  424d30:	b.ls	424e10 <ferror@plt+0x224a0>  // b.plast
  424d34:	ldr	w1, [sp, #92]
  424d38:	mov	w0, #0xdbff                	// #56319
  424d3c:	cmp	w1, w0
  424d40:	b.hi	424e10 <ferror@plt+0x224a0>  // b.pmore
  424d44:	ldr	w0, [sp, #92]
  424d48:	str	w0, [sp, #76]
  424d4c:	ldr	x0, [sp, #40]
  424d50:	ldr	x0, [x0]
  424d54:	cmp	x0, #0x3
  424d58:	b.hi	424d64 <ferror@plt+0x223f4>  // b.pmore
  424d5c:	mov	w0, #0x16                  	// #22
  424d60:	b	424ea0 <ferror@plt+0x22530>
  424d64:	ldr	x0, [sp, #56]
  424d68:	cmp	x0, #0x0
  424d6c:	b.eq	424d78 <ferror@plt+0x22408>  // b.none
  424d70:	mov	x0, #0x2                   	// #2
  424d74:	b	424d7c <ferror@plt+0x2240c>
  424d78:	mov	x0, #0x3                   	// #3
  424d7c:	ldr	x1, [sp, #80]
  424d80:	add	x0, x1, x0
  424d84:	ldrb	w0, [x0]
  424d88:	lsl	w0, w0, #8
  424d8c:	str	w0, [sp, #72]
  424d90:	ldr	x0, [sp, #56]
  424d94:	cmp	x0, #0x0
  424d98:	b.eq	424da4 <ferror@plt+0x22434>  // b.none
  424d9c:	mov	x0, #0x3                   	// #3
  424da0:	b	424da8 <ferror@plt+0x22438>
  424da4:	mov	x0, #0x2                   	// #2
  424da8:	ldr	x1, [sp, #80]
  424dac:	add	x0, x1, x0
  424db0:	ldrb	w0, [x0]
  424db4:	mov	w1, w0
  424db8:	ldr	w0, [sp, #72]
  424dbc:	add	w0, w0, w1
  424dc0:	str	w0, [sp, #72]
  424dc4:	ldr	w1, [sp, #72]
  424dc8:	mov	w0, #0xdbff                	// #56319
  424dcc:	cmp	w1, w0
  424dd0:	b.ls	424de4 <ferror@plt+0x22474>  // b.plast
  424dd4:	ldr	w1, [sp, #72]
  424dd8:	mov	w0, #0xdfff                	// #57343
  424ddc:	cmp	w1, w0
  424de0:	b.ls	424dec <ferror@plt+0x2247c>  // b.plast
  424de4:	mov	w0, #0x54                  	// #84
  424de8:	b	424ea0 <ferror@plt+0x22530>
  424dec:	ldr	w1, [sp, #76]
  424df0:	mov	w0, #0xffff2800            	// #-55296
  424df4:	add	w0, w1, w0
  424df8:	lsl	w1, w0, #10
  424dfc:	ldr	w0, [sp, #72]
  424e00:	add	w1, w1, w0
  424e04:	mov	w0, #0x2400                	// #9216
  424e08:	add	w0, w1, w0
  424e0c:	str	w0, [sp, #92]
  424e10:	ldr	x2, [sp, #24]
  424e14:	ldr	x1, [sp, #32]
  424e18:	ldr	w0, [sp, #92]
  424e1c:	bl	42451c <ferror@plt+0x21bac>
  424e20:	str	w0, [sp, #68]
  424e24:	ldr	w0, [sp, #68]
  424e28:	cmp	w0, #0x0
  424e2c:	b.eq	424e38 <ferror@plt+0x224c8>  // b.none
  424e30:	ldr	w0, [sp, #68]
  424e34:	b	424ea0 <ferror@plt+0x22530>
  424e38:	ldr	w1, [sp, #92]
  424e3c:	mov	w0, #0xffff                	// #65535
  424e40:	cmp	w1, w0
  424e44:	b.hi	424e74 <ferror@plt+0x22504>  // b.pmore
  424e48:	ldr	x0, [sp, #48]
  424e4c:	ldr	x0, [x0]
  424e50:	add	x1, x0, #0x2
  424e54:	ldr	x0, [sp, #48]
  424e58:	str	x1, [x0]
  424e5c:	ldr	x0, [sp, #40]
  424e60:	ldr	x0, [x0]
  424e64:	sub	x1, x0, #0x2
  424e68:	ldr	x0, [sp, #40]
  424e6c:	str	x1, [x0]
  424e70:	b	424e9c <ferror@plt+0x2252c>
  424e74:	ldr	x0, [sp, #48]
  424e78:	ldr	x0, [x0]
  424e7c:	add	x1, x0, #0x4
  424e80:	ldr	x0, [sp, #48]
  424e84:	str	x1, [x0]
  424e88:	ldr	x0, [sp, #40]
  424e8c:	ldr	x0, [x0]
  424e90:	sub	x1, x0, #0x4
  424e94:	ldr	x0, [sp, #40]
  424e98:	str	x1, [x0]
  424e9c:	mov	w0, #0x0                   	// #0
  424ea0:	ldp	x29, x30, [sp], #96
  424ea4:	ret
  424ea8:	stp	x29, x30, [sp, #-112]!
  424eac:	mov	x29, sp
  424eb0:	str	x0, [sp, #56]
  424eb4:	str	x1, [sp, #48]
  424eb8:	str	x2, [sp, #40]
  424ebc:	str	x3, [sp, #32]
  424ec0:	str	x4, [sp, #24]
  424ec4:	ldr	x0, [sp, #40]
  424ec8:	str	x0, [sp, #96]
  424ecc:	ldr	x0, [sp, #32]
  424ed0:	str	x0, [sp, #80]
  424ed4:	ldr	x0, [sp, #24]
  424ed8:	ldr	x1, [x0]
  424edc:	ldr	x0, [sp, #24]
  424ee0:	ldr	x0, [x0, #16]
  424ee4:	add	x0, x1, x0
  424ee8:	str	x0, [sp, #88]
  424eec:	ldr	x0, [sp, #24]
  424ef0:	ldr	x1, [x0, #8]
  424ef4:	ldr	x0, [sp, #24]
  424ef8:	ldr	x0, [x0, #16]
  424efc:	sub	x0, x1, x0
  424f00:	str	x0, [sp, #72]
  424f04:	add	x3, sp, #0x48
  424f08:	add	x2, sp, #0x58
  424f0c:	add	x1, sp, #0x50
  424f10:	add	x0, sp, #0x60
  424f14:	ldr	x5, [sp, #56]
  424f18:	mov	x4, x3
  424f1c:	mov	x3, x2
  424f20:	mov	x2, x1
  424f24:	mov	x1, x0
  424f28:	ldr	x0, [sp, #48]
  424f2c:	blr	x5
  424f30:	str	w0, [sp, #108]
  424f34:	ldr	x0, [sp, #80]
  424f38:	cmp	x0, #0x0
  424f3c:	b.eq	424f50 <ferror@plt+0x225e0>  // b.none
  424f40:	ldr	w0, [sp, #108]
  424f44:	cmp	w0, #0x0
  424f48:	b.ne	424f50 <ferror@plt+0x225e0>  // b.any
  424f4c:	b	424f04 <ferror@plt+0x22594>
  424f50:	ldr	x0, [sp, #80]
  424f54:	cmp	x0, #0x0
  424f58:	cset	w0, eq  // eq = none
  424f5c:	and	w0, w0, #0xff
  424f60:	and	x0, x0, #0xff
  424f64:	cmp	x0, #0x0
  424f68:	b.eq	424f8c <ferror@plt+0x2261c>  // b.none
  424f6c:	ldr	x0, [sp, #24]
  424f70:	ldr	x1, [x0, #8]
  424f74:	ldr	x0, [sp, #72]
  424f78:	sub	x1, x1, x0
  424f7c:	ldr	x0, [sp, #24]
  424f80:	str	x1, [x0, #16]
  424f84:	mov	w0, #0x1                   	// #1
  424f88:	b	42501c <ferror@plt+0x226ac>
  424f8c:	ldr	w0, [sp, #108]
  424f90:	cmp	w0, #0x7
  424f94:	b.eq	424fb0 <ferror@plt+0x22640>  // b.none
  424f98:	bl	4028c0 <__errno_location@plt>
  424f9c:	mov	x1, x0
  424fa0:	ldr	w0, [sp, #108]
  424fa4:	str	w0, [x1]
  424fa8:	mov	w0, #0x0                   	// #0
  424fac:	b	42501c <ferror@plt+0x226ac>
  424fb0:	ldr	x0, [sp, #72]
  424fb4:	add	x0, x0, #0x100
  424fb8:	str	x0, [sp, #72]
  424fbc:	ldr	x0, [sp, #24]
  424fc0:	ldr	x0, [x0, #8]
  424fc4:	add	x1, x0, #0x100
  424fc8:	ldr	x0, [sp, #24]
  424fcc:	str	x1, [x0, #8]
  424fd0:	ldr	x0, [sp, #24]
  424fd4:	ldr	x2, [x0]
  424fd8:	ldr	x0, [sp, #24]
  424fdc:	ldr	x0, [x0, #8]
  424fe0:	mov	x1, x0
  424fe4:	mov	x0, x2
  424fe8:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  424fec:	mov	x1, x0
  424ff0:	ldr	x0, [sp, #24]
  424ff4:	str	x1, [x0]
  424ff8:	ldr	x0, [sp, #24]
  424ffc:	ldr	x1, [x0]
  425000:	ldr	x0, [sp, #24]
  425004:	ldr	x2, [x0, #8]
  425008:	ldr	x0, [sp, #72]
  42500c:	sub	x0, x2, x0
  425010:	add	x0, x1, x0
  425014:	str	x0, [sp, #88]
  425018:	b	424f04 <ferror@plt+0x22594>
  42501c:	ldp	x29, x30, [sp], #112
  425020:	ret
  425024:	stp	x29, x30, [sp, #-48]!
  425028:	mov	x29, sp
  42502c:	str	x0, [sp, #40]
  425030:	str	x1, [sp, #32]
  425034:	str	x2, [sp, #24]
  425038:	str	x3, [sp, #16]
  42503c:	ldr	x4, [sp, #16]
  425040:	ldr	x3, [sp, #24]
  425044:	ldr	x2, [sp, #32]
  425048:	ldr	x1, [sp, #40]
  42504c:	adrp	x0, 424000 <ferror@plt+0x21690>
  425050:	add	x0, x0, #0x9b4
  425054:	bl	424ea8 <ferror@plt+0x22538>
  425058:	and	w0, w0, #0xff
  42505c:	ldp	x29, x30, [sp], #48
  425060:	ret
  425064:	stp	x29, x30, [sp, #-48]!
  425068:	mov	x29, sp
  42506c:	str	x0, [sp, #40]
  425070:	str	x1, [sp, #32]
  425074:	str	x2, [sp, #24]
  425078:	str	x3, [sp, #16]
  42507c:	ldr	x4, [sp, #16]
  425080:	ldr	x3, [sp, #24]
  425084:	ldr	x2, [sp, #32]
  425088:	ldr	x1, [sp, #40]
  42508c:	adrp	x0, 424000 <ferror@plt+0x21690>
  425090:	add	x0, x0, #0x6b0
  425094:	bl	424ea8 <ferror@plt+0x22538>
  425098:	and	w0, w0, #0xff
  42509c:	ldp	x29, x30, [sp], #48
  4250a0:	ret
  4250a4:	stp	x29, x30, [sp, #-48]!
  4250a8:	mov	x29, sp
  4250ac:	str	x0, [sp, #40]
  4250b0:	str	x1, [sp, #32]
  4250b4:	str	x2, [sp, #24]
  4250b8:	str	x3, [sp, #16]
  4250bc:	ldr	x4, [sp, #16]
  4250c0:	ldr	x3, [sp, #24]
  4250c4:	ldr	x2, [sp, #32]
  4250c8:	ldr	x1, [sp, #40]
  4250cc:	adrp	x0, 424000 <ferror@plt+0x21690>
  4250d0:	add	x0, x0, #0xc60
  4250d4:	bl	424ea8 <ferror@plt+0x22538>
  4250d8:	and	w0, w0, #0xff
  4250dc:	ldp	x29, x30, [sp], #48
  4250e0:	ret
  4250e4:	stp	x29, x30, [sp, #-48]!
  4250e8:	mov	x29, sp
  4250ec:	str	x0, [sp, #40]
  4250f0:	str	x1, [sp, #32]
  4250f4:	str	x2, [sp, #24]
  4250f8:	str	x3, [sp, #16]
  4250fc:	ldr	x4, [sp, #16]
  425100:	ldr	x3, [sp, #24]
  425104:	ldr	x2, [sp, #32]
  425108:	ldr	x1, [sp, #40]
  42510c:	adrp	x0, 424000 <ferror@plt+0x21690>
  425110:	add	x0, x0, #0x810
  425114:	bl	424ea8 <ferror@plt+0x22538>
  425118:	and	w0, w0, #0xff
  42511c:	ldp	x29, x30, [sp], #48
  425120:	ret
  425124:	stp	x29, x30, [sp, #-48]!
  425128:	mov	x29, sp
  42512c:	str	x0, [sp, #40]
  425130:	str	x1, [sp, #32]
  425134:	str	x2, [sp, #24]
  425138:	str	x3, [sp, #16]
  42513c:	ldr	x0, [sp, #16]
  425140:	ldr	x1, [x0, #16]
  425144:	ldr	x0, [sp, #24]
  425148:	add	x1, x1, x0
  42514c:	ldr	x0, [sp, #16]
  425150:	ldr	x0, [x0, #8]
  425154:	cmp	x1, x0
  425158:	b.ls	4251bc <ferror@plt+0x2284c>  // b.plast
  42515c:	ldr	x0, [sp, #16]
  425160:	ldr	x1, [x0, #16]
  425164:	ldr	x0, [sp, #24]
  425168:	add	x1, x1, x0
  42516c:	ldr	x0, [sp, #16]
  425170:	str	x1, [x0, #8]
  425174:	ldr	x0, [sp, #16]
  425178:	ldr	x1, [x0, #8]
  42517c:	ldr	x0, [sp, #16]
  425180:	ldr	x0, [x0, #8]
  425184:	lsr	x0, x0, #2
  425188:	add	x1, x1, x0
  42518c:	ldr	x0, [sp, #16]
  425190:	str	x1, [x0, #8]
  425194:	ldr	x0, [sp, #16]
  425198:	ldr	x2, [x0]
  42519c:	ldr	x0, [sp, #16]
  4251a0:	ldr	x0, [x0, #8]
  4251a4:	mov	x1, x0
  4251a8:	mov	x0, x2
  4251ac:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  4251b0:	mov	x1, x0
  4251b4:	ldr	x0, [sp, #16]
  4251b8:	str	x1, [x0]
  4251bc:	ldr	x0, [sp, #16]
  4251c0:	ldr	x1, [x0]
  4251c4:	ldr	x0, [sp, #16]
  4251c8:	ldr	x0, [x0, #16]
  4251cc:	add	x0, x1, x0
  4251d0:	ldr	x2, [sp, #24]
  4251d4:	ldr	x1, [sp, #32]
  4251d8:	bl	4022e0 <memcpy@plt>
  4251dc:	ldr	x0, [sp, #16]
  4251e0:	ldr	x1, [x0, #16]
  4251e4:	ldr	x0, [sp, #24]
  4251e8:	add	x1, x1, x0
  4251ec:	ldr	x0, [sp, #16]
  4251f0:	str	x1, [x0, #16]
  4251f4:	mov	w0, #0x1                   	// #1
  4251f8:	ldp	x29, x30, [sp], #48
  4251fc:	ret
  425200:	stp	x29, x30, [sp, #-80]!
  425204:	mov	x29, sp
  425208:	str	x0, [sp, #40]
  42520c:	str	x1, [sp, #32]
  425210:	str	x2, [sp, #24]
  425214:	str	x3, [sp, #16]
  425218:	mov	x4, #0x0                   	// #0
  42521c:	mov	x3, #0x0                   	// #0
  425220:	mov	x2, #0x0                   	// #0
  425224:	mov	x1, #0x0                   	// #0
  425228:	ldr	x0, [sp, #40]
  42522c:	bl	4026e0 <iconv@plt>
  425230:	cmn	x0, #0x1
  425234:	cset	w0, eq  // eq = none
  425238:	and	w0, w0, #0xff
  42523c:	cmp	w0, #0x0
  425240:	b.eq	42524c <ferror@plt+0x228dc>  // b.none
  425244:	mov	w0, #0x0                   	// #0
  425248:	b	425464 <ferror@plt+0x22af4>
  42524c:	ldr	x0, [sp, #32]
  425250:	str	x0, [sp, #72]
  425254:	ldr	x0, [sp, #24]
  425258:	str	x0, [sp, #56]
  42525c:	ldr	x0, [sp, #16]
  425260:	ldr	x1, [x0]
  425264:	ldr	x0, [sp, #16]
  425268:	ldr	x0, [x0, #16]
  42526c:	add	x0, x1, x0
  425270:	str	x0, [sp, #64]
  425274:	ldr	x0, [sp, #16]
  425278:	ldr	x1, [x0, #8]
  42527c:	ldr	x0, [sp, #16]
  425280:	ldr	x0, [x0, #16]
  425284:	sub	x0, x1, x0
  425288:	str	x0, [sp, #48]
  42528c:	add	x3, sp, #0x30
  425290:	add	x2, sp, #0x40
  425294:	add	x1, sp, #0x38
  425298:	add	x0, sp, #0x48
  42529c:	mov	x4, x3
  4252a0:	mov	x3, x2
  4252a4:	mov	x2, x1
  4252a8:	mov	x1, x0
  4252ac:	ldr	x0, [sp, #40]
  4252b0:	bl	4026e0 <iconv@plt>
  4252b4:	ldr	x0, [sp, #56]
  4252b8:	cmp	x0, #0x0
  4252bc:	cset	w0, eq  // eq = none
  4252c0:	and	w0, w0, #0xff
  4252c4:	and	x0, x0, #0xff
  4252c8:	cmp	x0, #0x0
  4252cc:	b.eq	4253e0 <ferror@plt+0x22a70>  // b.none
  4252d0:	add	x1, sp, #0x30
  4252d4:	add	x0, sp, #0x40
  4252d8:	mov	x4, x1
  4252dc:	mov	x3, x0
  4252e0:	mov	x2, #0x0                   	// #0
  4252e4:	mov	x1, #0x0                   	// #0
  4252e8:	ldr	x0, [sp, #40]
  4252ec:	bl	4026e0 <iconv@plt>
  4252f0:	cmn	x0, #0x1
  4252f4:	cset	w0, eq  // eq = none
  4252f8:	and	w0, w0, #0xff
  4252fc:	cmp	w0, #0x0
  425300:	b.eq	4253c0 <ferror@plt+0x22a50>  // b.none
  425304:	bl	4028c0 <__errno_location@plt>
  425308:	ldr	w0, [x0]
  42530c:	cmp	w0, #0x7
  425310:	b.eq	42531c <ferror@plt+0x229ac>  // b.none
  425314:	mov	w0, #0x0                   	// #0
  425318:	b	425464 <ferror@plt+0x22af4>
  42531c:	ldr	x0, [sp, #48]
  425320:	add	x0, x0, #0x100
  425324:	str	x0, [sp, #48]
  425328:	ldr	x0, [sp, #16]
  42532c:	ldr	x0, [x0, #8]
  425330:	add	x1, x0, #0x100
  425334:	ldr	x0, [sp, #16]
  425338:	str	x1, [x0, #8]
  42533c:	ldr	x0, [sp, #16]
  425340:	ldr	x2, [x0]
  425344:	ldr	x0, [sp, #16]
  425348:	ldr	x0, [x0, #8]
  42534c:	mov	x1, x0
  425350:	mov	x0, x2
  425354:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  425358:	mov	x1, x0
  42535c:	ldr	x0, [sp, #16]
  425360:	str	x1, [x0]
  425364:	ldr	x0, [sp, #16]
  425368:	ldr	x1, [x0]
  42536c:	ldr	x0, [sp, #16]
  425370:	ldr	x2, [x0, #8]
  425374:	ldr	x0, [sp, #48]
  425378:	sub	x0, x2, x0
  42537c:	add	x0, x1, x0
  425380:	str	x0, [sp, #64]
  425384:	add	x1, sp, #0x30
  425388:	add	x0, sp, #0x40
  42538c:	mov	x4, x1
  425390:	mov	x3, x0
  425394:	mov	x2, #0x0                   	// #0
  425398:	mov	x1, #0x0                   	// #0
  42539c:	ldr	x0, [sp, #40]
  4253a0:	bl	4026e0 <iconv@plt>
  4253a4:	cmn	x0, #0x1
  4253a8:	cset	w0, eq  // eq = none
  4253ac:	and	w0, w0, #0xff
  4253b0:	cmp	w0, #0x0
  4253b4:	b.eq	4253c0 <ferror@plt+0x22a50>  // b.none
  4253b8:	mov	w0, #0x0                   	// #0
  4253bc:	b	425464 <ferror@plt+0x22af4>
  4253c0:	ldr	x0, [sp, #16]
  4253c4:	ldr	x1, [x0, #8]
  4253c8:	ldr	x0, [sp, #48]
  4253cc:	sub	x1, x1, x0
  4253d0:	ldr	x0, [sp, #16]
  4253d4:	str	x1, [x0, #16]
  4253d8:	mov	w0, #0x1                   	// #1
  4253dc:	b	425464 <ferror@plt+0x22af4>
  4253e0:	bl	4028c0 <__errno_location@plt>
  4253e4:	ldr	w0, [x0]
  4253e8:	cmp	w0, #0x7
  4253ec:	b.eq	4253f8 <ferror@plt+0x22a88>  // b.none
  4253f0:	mov	w0, #0x0                   	// #0
  4253f4:	b	425464 <ferror@plt+0x22af4>
  4253f8:	ldr	x0, [sp, #48]
  4253fc:	add	x0, x0, #0x100
  425400:	str	x0, [sp, #48]
  425404:	ldr	x0, [sp, #16]
  425408:	ldr	x0, [x0, #8]
  42540c:	add	x1, x0, #0x100
  425410:	ldr	x0, [sp, #16]
  425414:	str	x1, [x0, #8]
  425418:	ldr	x0, [sp, #16]
  42541c:	ldr	x2, [x0]
  425420:	ldr	x0, [sp, #16]
  425424:	ldr	x0, [x0, #8]
  425428:	mov	x1, x0
  42542c:	mov	x0, x2
  425430:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  425434:	mov	x1, x0
  425438:	ldr	x0, [sp, #16]
  42543c:	str	x1, [x0]
  425440:	ldr	x0, [sp, #16]
  425444:	ldr	x1, [x0]
  425448:	ldr	x0, [sp, #16]
  42544c:	ldr	x2, [x0, #8]
  425450:	ldr	x0, [sp, #48]
  425454:	sub	x0, x2, x0
  425458:	add	x0, x1, x0
  42545c:	str	x0, [sp, #64]
  425460:	b	42528c <ferror@plt+0x2291c>
  425464:	ldp	x29, x30, [sp], #80
  425468:	ret
  42546c:	stp	x29, x30, [sp, #-80]!
  425470:	mov	x29, sp
  425474:	stp	x19, x20, [sp, #16]
  425478:	mov	x19, x8
  42547c:	str	x0, [x29, #56]
  425480:	str	x1, [x29, #48]
  425484:	str	x2, [x29, #40]
  425488:	ldr	x1, [x29, #40]
  42548c:	ldr	x0, [x29, #48]
  425490:	bl	402570 <strcasecmp@plt>
  425494:	cmp	w0, #0x0
  425498:	b.ne	4254bc <ferror@plt+0x22b4c>  // b.any
  42549c:	adrp	x0, 425000 <ferror@plt+0x22690>
  4254a0:	add	x0, x0, #0x124
  4254a4:	str	x0, [x19]
  4254a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4254ac:	str	x0, [x19, #8]
  4254b0:	mov	w0, #0xffffffff            	// #-1
  4254b4:	str	w0, [x19, #16]
  4254b8:	b	425668 <ferror@plt+0x22cf8>
  4254bc:	ldr	x0, [x29, #48]
  4254c0:	bl	402330 <strlen@plt>
  4254c4:	mov	x20, x0
  4254c8:	ldr	x0, [x29, #40]
  4254cc:	bl	402330 <strlen@plt>
  4254d0:	add	x0, x20, x0
  4254d4:	add	x0, x0, #0x2
  4254d8:	add	x0, x0, #0xf
  4254dc:	lsr	x0, x0, #4
  4254e0:	lsl	x0, x0, #4
  4254e4:	sub	sp, sp, x0
  4254e8:	mov	x0, sp
  4254ec:	add	x0, x0, #0xf
  4254f0:	lsr	x0, x0, #4
  4254f4:	lsl	x0, x0, #4
  4254f8:	str	x0, [x29, #64]
  4254fc:	ldr	x1, [x29, #40]
  425500:	ldr	x0, [x29, #64]
  425504:	bl	4027b0 <strcpy@plt>
  425508:	ldr	x0, [x29, #64]
  42550c:	bl	402330 <strlen@plt>
  425510:	mov	x1, x0
  425514:	ldr	x0, [x29, #64]
  425518:	add	x0, x0, x1
  42551c:	mov	w1, #0x2f                  	// #47
  425520:	strh	w1, [x0]
  425524:	ldr	x1, [x29, #48]
  425528:	ldr	x0, [x29, #64]
  42552c:	bl	402520 <strcat@plt>
  425530:	str	xzr, [x29, #72]
  425534:	ldr	x0, [x29, #72]
  425538:	cmp	x0, #0x7
  42553c:	b.hi	4255e4 <ferror@plt+0x22c74>  // b.pmore
  425540:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425544:	add	x2, x0, #0xe98
  425548:	ldr	x1, [x29, #72]
  42554c:	mov	x0, x1
  425550:	lsl	x0, x0, #1
  425554:	add	x0, x0, x1
  425558:	lsl	x0, x0, #3
  42555c:	add	x0, x2, x0
  425560:	ldr	x0, [x0]
  425564:	mov	x1, x0
  425568:	ldr	x0, [x29, #64]
  42556c:	bl	402570 <strcasecmp@plt>
  425570:	cmp	w0, #0x0
  425574:	b.ne	4255d4 <ferror@plt+0x22c64>  // b.any
  425578:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42557c:	add	x2, x0, #0xe98
  425580:	ldr	x1, [x29, #72]
  425584:	mov	x0, x1
  425588:	lsl	x0, x0, #1
  42558c:	add	x0, x0, x1
  425590:	lsl	x0, x0, #3
  425594:	add	x0, x2, x0
  425598:	ldr	x0, [x0, #8]
  42559c:	str	x0, [x19]
  4255a0:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4255a4:	add	x2, x0, #0xe98
  4255a8:	ldr	x1, [x29, #72]
  4255ac:	mov	x0, x1
  4255b0:	lsl	x0, x0, #1
  4255b4:	add	x0, x0, x1
  4255b8:	lsl	x0, x0, #3
  4255bc:	add	x0, x2, x0
  4255c0:	ldr	x0, [x0, #16]
  4255c4:	str	x0, [x19, #8]
  4255c8:	mov	w0, #0xffffffff            	// #-1
  4255cc:	str	w0, [x19, #16]
  4255d0:	b	425668 <ferror@plt+0x22cf8>
  4255d4:	ldr	x0, [x29, #72]
  4255d8:	add	x0, x0, #0x1
  4255dc:	str	x0, [x29, #72]
  4255e0:	b	425534 <ferror@plt+0x22bc4>
  4255e4:	adrp	x0, 425000 <ferror@plt+0x22690>
  4255e8:	add	x0, x0, #0x200
  4255ec:	str	x0, [x19]
  4255f0:	ldr	x1, [x29, #40]
  4255f4:	ldr	x0, [x29, #48]
  4255f8:	bl	4027c0 <iconv_open@plt>
  4255fc:	str	x0, [x19, #8]
  425600:	mov	w0, #0xffffffff            	// #-1
  425604:	str	w0, [x19, #16]
  425608:	ldr	x0, [x19, #8]
  42560c:	cmn	x0, #0x1
  425610:	b.ne	425664 <ferror@plt+0x22cf4>  // b.any
  425614:	bl	4028c0 <__errno_location@plt>
  425618:	ldr	w0, [x0]
  42561c:	cmp	w0, #0x16
  425620:	b.ne	425644 <ferror@plt+0x22cd4>  // b.any
  425624:	ldr	x4, [x29, #48]
  425628:	ldr	x3, [x29, #40]
  42562c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425630:	add	x2, x0, #0xf58
  425634:	mov	w1, #0x3                   	// #3
  425638:	ldr	x0, [x29, #56]
  42563c:	bl	43086c <ferror@plt+0x2defc>
  425640:	b	425658 <ferror@plt+0x22ce8>
  425644:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425648:	add	x2, x0, #0xf88
  42564c:	mov	w1, #0x3                   	// #3
  425650:	ldr	x0, [x29, #56]
  425654:	bl	430fb8 <ferror@plt+0x2e648>
  425658:	adrp	x0, 425000 <ferror@plt+0x22690>
  42565c:	add	x0, x0, #0x124
  425660:	str	x0, [x19]
  425664:	nop
  425668:	mov	sp, x29
  42566c:	ldp	x19, x20, [sp, #16]
  425670:	ldp	x29, x30, [sp], #80
  425674:	ret
  425678:	stp	x29, x30, [sp, #-112]!
  42567c:	mov	x29, sp
  425680:	str	x19, [sp, #16]
  425684:	str	x0, [sp, #72]
  425688:	ldr	x0, [sp, #72]
  42568c:	ldr	x0, [x0, #1168]
  425690:	str	x0, [sp, #104]
  425694:	ldr	x0, [sp, #72]
  425698:	ldr	x0, [x0, #1176]
  42569c:	str	x0, [sp, #96]
  4256a0:	ldr	x0, [sp, #72]
  4256a4:	ldrb	w0, [x0, #1242]
  4256a8:	strb	w0, [sp, #87]
  4256ac:	ldr	x0, [sp, #72]
  4256b0:	ldr	x0, [x0, #1232]
  4256b4:	cmp	x0, #0x1f
  4256b8:	b.ls	4256e4 <ferror@plt+0x22d74>  // b.plast
  4256bc:	ldrb	w0, [sp, #87]
  4256c0:	cmp	w0, #0x0
  4256c4:	b.eq	4256d4 <ferror@plt+0x22d64>  // b.none
  4256c8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4256cc:	add	x0, x0, #0xf98
  4256d0:	b	4256dc <ferror@plt+0x22d6c>
  4256d4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4256d8:	add	x0, x0, #0xfa8
  4256dc:	str	x0, [sp, #88]
  4256e0:	b	425728 <ferror@plt+0x22db8>
  4256e4:	ldr	x0, [sp, #72]
  4256e8:	ldr	x0, [x0, #1232]
  4256ec:	cmp	x0, #0xf
  4256f0:	b.ls	42571c <ferror@plt+0x22dac>  // b.plast
  4256f4:	ldrb	w0, [sp, #87]
  4256f8:	cmp	w0, #0x0
  4256fc:	b.eq	42570c <ferror@plt+0x22d9c>  // b.none
  425700:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425704:	add	x0, x0, #0xfb8
  425708:	b	425714 <ferror@plt+0x22da4>
  42570c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425710:	add	x0, x0, #0xfc8
  425714:	str	x0, [sp, #88]
  425718:	b	425728 <ferror@plt+0x22db8>
  42571c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425720:	add	x0, x0, #0xfd8
  425724:	str	x0, [sp, #88]
  425728:	ldr	x0, [sp, #104]
  42572c:	cmp	x0, #0x0
  425730:	b.ne	425740 <ferror@plt+0x22dd0>  // b.any
  425734:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425738:	add	x0, x0, #0xfd8
  42573c:	str	x0, [sp, #104]
  425740:	ldr	x0, [sp, #96]
  425744:	cmp	x0, #0x0
  425748:	b.ne	425754 <ferror@plt+0x22de4>  // b.any
  42574c:	ldr	x0, [sp, #88]
  425750:	str	x0, [sp, #96]
  425754:	ldr	x0, [sp, #72]
  425758:	add	x0, x0, #0x400
  42575c:	sub	x19, x0, #0x1f8
  425760:	add	x0, sp, #0x20
  425764:	mov	x8, x0
  425768:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42576c:	add	x2, x0, #0xfd8
  425770:	ldr	x1, [sp, #104]
  425774:	ldr	x0, [sp, #72]
  425778:	bl	42546c <ferror@plt+0x22afc>
  42577c:	mov	x3, x19
  425780:	add	x2, sp, #0x20
  425784:	ldp	x0, x1, [x2]
  425788:	stp	x0, x1, [x3]
  42578c:	ldr	x0, [x2, #16]
  425790:	str	x0, [x3, #16]
  425794:	ldr	x0, [sp, #72]
  425798:	ldr	x0, [x0, #1216]
  42579c:	mov	w1, w0
  4257a0:	ldr	x0, [sp, #72]
  4257a4:	str	w1, [x0, #536]
  4257a8:	ldr	x0, [sp, #72]
  4257ac:	add	x0, x0, #0x400
  4257b0:	sub	x19, x0, #0x1e0
  4257b4:	add	x0, sp, #0x20
  4257b8:	mov	x8, x0
  4257bc:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4257c0:	add	x2, x0, #0xfd8
  4257c4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4257c8:	add	x1, x0, #0xfd8
  4257cc:	ldr	x0, [sp, #72]
  4257d0:	bl	42546c <ferror@plt+0x22afc>
  4257d4:	mov	x3, x19
  4257d8:	add	x2, sp, #0x20
  4257dc:	ldp	x0, x1, [x2]
  4257e0:	stp	x0, x1, [x3]
  4257e4:	ldr	x0, [x2, #16]
  4257e8:	str	x0, [x3, #16]
  4257ec:	ldr	x0, [sp, #72]
  4257f0:	ldr	x0, [x0, #1216]
  4257f4:	mov	w1, w0
  4257f8:	ldr	x0, [sp, #72]
  4257fc:	str	w1, [x0, #560]
  425800:	ldrb	w0, [sp, #87]
  425804:	cmp	w0, #0x0
  425808:	b.eq	425818 <ferror@plt+0x22ea8>  // b.none
  42580c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425810:	add	x0, x0, #0xfb8
  425814:	b	425820 <ferror@plt+0x22eb0>
  425818:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42581c:	add	x0, x0, #0xfc8
  425820:	ldr	x1, [sp, #72]
  425824:	add	x1, x1, #0x400
  425828:	sub	x19, x1, #0x1c8
  42582c:	add	x1, sp, #0x20
  425830:	mov	x8, x1
  425834:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425838:	add	x2, x1, #0xfd8
  42583c:	mov	x1, x0
  425840:	ldr	x0, [sp, #72]
  425844:	bl	42546c <ferror@plt+0x22afc>
  425848:	mov	x3, x19
  42584c:	add	x2, sp, #0x20
  425850:	ldp	x0, x1, [x2]
  425854:	stp	x0, x1, [x3]
  425858:	ldr	x0, [x2, #16]
  42585c:	str	x0, [x3, #16]
  425860:	ldr	x0, [sp, #72]
  425864:	mov	w1, #0x10                  	// #16
  425868:	str	w1, [x0, #584]
  42586c:	ldrb	w0, [sp, #87]
  425870:	cmp	w0, #0x0
  425874:	b.eq	425884 <ferror@plt+0x22f14>  // b.none
  425878:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42587c:	add	x0, x0, #0xf98
  425880:	b	42588c <ferror@plt+0x22f1c>
  425884:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425888:	add	x0, x0, #0xfa8
  42588c:	ldr	x1, [sp, #72]
  425890:	add	x1, x1, #0x400
  425894:	sub	x19, x1, #0x1b0
  425898:	add	x1, sp, #0x20
  42589c:	mov	x8, x1
  4258a0:	adrp	x1, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4258a4:	add	x2, x1, #0xfd8
  4258a8:	mov	x1, x0
  4258ac:	ldr	x0, [sp, #72]
  4258b0:	bl	42546c <ferror@plt+0x22afc>
  4258b4:	mov	x3, x19
  4258b8:	add	x2, sp, #0x20
  4258bc:	ldp	x0, x1, [x2]
  4258c0:	stp	x0, x1, [x3]
  4258c4:	ldr	x0, [x2, #16]
  4258c8:	str	x0, [x3, #16]
  4258cc:	ldr	x0, [sp, #72]
  4258d0:	mov	w1, #0x20                  	// #32
  4258d4:	str	w1, [x0, #608]
  4258d8:	ldr	x0, [sp, #72]
  4258dc:	add	x0, x0, #0x400
  4258e0:	sub	x19, x0, #0x198
  4258e4:	add	x0, sp, #0x20
  4258e8:	mov	x8, x0
  4258ec:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  4258f0:	add	x2, x0, #0xfd8
  4258f4:	ldr	x1, [sp, #96]
  4258f8:	ldr	x0, [sp, #72]
  4258fc:	bl	42546c <ferror@plt+0x22afc>
  425900:	mov	x3, x19
  425904:	add	x2, sp, #0x20
  425908:	ldp	x0, x1, [x2]
  42590c:	stp	x0, x1, [x3]
  425910:	ldr	x0, [x2, #16]
  425914:	str	x0, [x3, #16]
  425918:	ldr	x0, [sp, #72]
  42591c:	ldr	x0, [x0, #1232]
  425920:	mov	w1, w0
  425924:	ldr	x0, [sp, #72]
  425928:	str	w1, [x0, #632]
  42592c:	nop
  425930:	ldr	x19, [sp, #16]
  425934:	ldp	x29, x30, [sp], #112
  425938:	ret
  42593c:	stp	x29, x30, [sp, #-32]!
  425940:	mov	x29, sp
  425944:	str	x0, [sp, #24]
  425948:	ldr	x0, [sp, #24]
  42594c:	ldr	x1, [x0, #520]
  425950:	adrp	x0, 425000 <ferror@plt+0x22690>
  425954:	add	x0, x0, #0x200
  425958:	cmp	x1, x0
  42595c:	b.ne	42596c <ferror@plt+0x22ffc>  // b.any
  425960:	ldr	x0, [sp, #24]
  425964:	ldr	x0, [x0, #528]
  425968:	bl	402390 <iconv_close@plt>
  42596c:	ldr	x0, [sp, #24]
  425970:	ldr	x1, [x0, #544]
  425974:	adrp	x0, 425000 <ferror@plt+0x22690>
  425978:	add	x0, x0, #0x200
  42597c:	cmp	x1, x0
  425980:	b.ne	425990 <ferror@plt+0x23020>  // b.any
  425984:	ldr	x0, [sp, #24]
  425988:	ldr	x0, [x0, #552]
  42598c:	bl	402390 <iconv_close@plt>
  425990:	ldr	x0, [sp, #24]
  425994:	ldr	x1, [x0, #568]
  425998:	adrp	x0, 425000 <ferror@plt+0x22690>
  42599c:	add	x0, x0, #0x200
  4259a0:	cmp	x1, x0
  4259a4:	b.ne	4259b4 <ferror@plt+0x23044>  // b.any
  4259a8:	ldr	x0, [sp, #24]
  4259ac:	ldr	x0, [x0, #576]
  4259b0:	bl	402390 <iconv_close@plt>
  4259b4:	ldr	x0, [sp, #24]
  4259b8:	ldr	x1, [x0, #592]
  4259bc:	adrp	x0, 425000 <ferror@plt+0x22690>
  4259c0:	add	x0, x0, #0x200
  4259c4:	cmp	x1, x0
  4259c8:	b.ne	4259d8 <ferror@plt+0x23068>  // b.any
  4259cc:	ldr	x0, [sp, #24]
  4259d0:	ldr	x0, [x0, #600]
  4259d4:	bl	402390 <iconv_close@plt>
  4259d8:	ldr	x0, [sp, #24]
  4259dc:	ldr	x1, [x0, #616]
  4259e0:	adrp	x0, 425000 <ferror@plt+0x22690>
  4259e4:	add	x0, x0, #0x200
  4259e8:	cmp	x1, x0
  4259ec:	b.ne	4259fc <ferror@plt+0x2308c>  // b.any
  4259f0:	ldr	x0, [sp, #24]
  4259f4:	ldr	x0, [x0, #624]
  4259f8:	bl	402390 <iconv_close@plt>
  4259fc:	nop
  425a00:	ldp	x29, x30, [sp], #32
  425a04:	ret
  425a08:	stp	x29, x30, [sp, #-64]!
  425a0c:	mov	x29, sp
  425a10:	str	x0, [sp, #24]
  425a14:	str	w1, [sp, #20]
  425a18:	ldr	w0, [sp, #20]
  425a1c:	cmp	w0, #0x7e
  425a20:	b.ls	425a48 <ferror@plt+0x230d8>  // b.plast
  425a24:	ldr	w0, [sp, #20]
  425a28:	mov	x3, x0
  425a2c:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  425a30:	add	x2, x0, #0xfe0
  425a34:	mov	w1, #0x4                   	// #4
  425a38:	ldr	x0, [sp, #24]
  425a3c:	bl	43086c <ferror@plt+0x2defc>
  425a40:	mov	w0, #0x0                   	// #0
  425a44:	b	425b08 <ferror@plt+0x23198>
  425a48:	ldr	w0, [sp, #20]
  425a4c:	and	w0, w0, #0xff
  425a50:	strb	w0, [sp, #56]
  425a54:	mov	x0, #0x1                   	// #1
  425a58:	str	x0, [sp, #40]
  425a5c:	ldr	x0, [sp, #40]
  425a60:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  425a64:	str	x0, [sp, #32]
  425a68:	str	xzr, [sp, #48]
  425a6c:	ldr	x0, [sp, #24]
  425a70:	ldr	x4, [x0, #520]
  425a74:	ldr	x0, [sp, #24]
  425a78:	ldr	x0, [x0, #528]
  425a7c:	add	x2, sp, #0x20
  425a80:	add	x1, sp, #0x38
  425a84:	mov	x3, x2
  425a88:	mov	x2, #0x1                   	// #1
  425a8c:	blr	x4
  425a90:	and	w0, w0, #0xff
  425a94:	eor	w0, w0, #0x1
  425a98:	and	w0, w0, #0xff
  425a9c:	cmp	w0, #0x0
  425aa0:	b.eq	425ac0 <ferror@plt+0x23150>  // b.none
  425aa4:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  425aa8:	add	x2, x0, #0x20
  425aac:	mov	w1, #0x4                   	// #4
  425ab0:	ldr	x0, [sp, #24]
  425ab4:	bl	430fb8 <ferror@plt+0x2e648>
  425ab8:	mov	w0, #0x0                   	// #0
  425abc:	b	425b08 <ferror@plt+0x23198>
  425ac0:	ldr	x0, [sp, #48]
  425ac4:	cmp	x0, #0x1
  425ac8:	b.eq	425af0 <ferror@plt+0x23180>  // b.none
  425acc:	ldr	w0, [sp, #20]
  425ad0:	mov	x3, x0
  425ad4:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  425ad8:	add	x2, x0, #0x48
  425adc:	mov	w1, #0x4                   	// #4
  425ae0:	ldr	x0, [sp, #24]
  425ae4:	bl	43086c <ferror@plt+0x2defc>
  425ae8:	mov	w0, #0x0                   	// #0
  425aec:	b	425b08 <ferror@plt+0x23198>
  425af0:	ldr	x0, [sp, #32]
  425af4:	ldrb	w0, [x0]
  425af8:	str	w0, [sp, #20]
  425afc:	ldr	x0, [sp, #32]
  425b00:	bl	402730 <free@plt>
  425b04:	ldr	w0, [sp, #20]
  425b08:	ldp	x29, x30, [sp], #64
  425b0c:	ret
  425b10:	stp	x29, x30, [sp, #-32]!
  425b14:	mov	x29, sp
  425b18:	str	x0, [sp, #24]
  425b1c:	ldr	x0, [sp, #24]
  425b20:	str	xzr, [x0]
  425b24:	ldr	x0, [sp, #24]
  425b28:	str	wzr, [x0, #8]
  425b2c:	ldr	x0, [sp, #24]
  425b30:	mov	w1, #0x8                   	// #8
  425b34:	str	w1, [x0, #12]
  425b38:	ldr	x0, [sp, #24]
  425b3c:	ldr	w0, [x0, #12]
  425b40:	sxtw	x0, w0
  425b44:	lsl	x0, x0, #3
  425b48:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  425b4c:	mov	x1, x0
  425b50:	ldr	x0, [sp, #24]
  425b54:	str	x1, [x0]
  425b58:	nop
  425b5c:	ldp	x29, x30, [sp], #32
  425b60:	ret
  425b64:	stp	x29, x30, [sp, #-32]!
  425b68:	mov	x29, sp
  425b6c:	str	x0, [sp, #24]
  425b70:	ldr	x0, [sp, #24]
  425b74:	ldr	x0, [x0]
  425b78:	bl	402730 <free@plt>
  425b7c:	nop
  425b80:	ldp	x29, x30, [sp], #32
  425b84:	ret
  425b88:	stp	x29, x30, [sp, #-32]!
  425b8c:	mov	x29, sp
  425b90:	str	x0, [sp, #24]
  425b94:	str	x1, [sp, #16]
  425b98:	ldr	x0, [sp, #24]
  425b9c:	ldr	w1, [x0, #8]
  425ba0:	ldr	x0, [sp, #24]
  425ba4:	ldr	w0, [x0, #12]
  425ba8:	cmp	w1, w0
  425bac:	b.lt	425bf4 <ferror@plt+0x23284>  // b.tstop
  425bb0:	ldr	x0, [sp, #24]
  425bb4:	ldr	w0, [x0, #12]
  425bb8:	lsl	w1, w0, #1
  425bbc:	ldr	x0, [sp, #24]
  425bc0:	str	w1, [x0, #12]
  425bc4:	ldr	x0, [sp, #24]
  425bc8:	ldr	x2, [x0]
  425bcc:	ldr	x0, [sp, #24]
  425bd0:	ldr	w0, [x0, #12]
  425bd4:	sxtw	x0, w0
  425bd8:	lsl	x0, x0, #3
  425bdc:	mov	x1, x0
  425be0:	mov	x0, x2
  425be4:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  425be8:	mov	x1, x0
  425bec:	ldr	x0, [sp, #24]
  425bf0:	str	x1, [x0]
  425bf4:	ldr	x0, [sp, #24]
  425bf8:	ldr	x1, [x0]
  425bfc:	ldr	x0, [sp, #24]
  425c00:	ldr	w0, [x0, #8]
  425c04:	add	w3, w0, #0x1
  425c08:	ldr	x2, [sp, #24]
  425c0c:	str	w3, [x2, #8]
  425c10:	sxtw	x0, w0
  425c14:	lsl	x0, x0, #3
  425c18:	add	x0, x1, x0
  425c1c:	ldr	x1, [sp, #16]
  425c20:	str	x1, [x0]
  425c24:	nop
  425c28:	ldp	x29, x30, [sp], #32
  425c2c:	ret
  425c30:	stp	x29, x30, [sp, #-64]!
  425c34:	mov	x29, sp
  425c38:	str	x0, [sp, #40]
  425c3c:	str	w1, [sp, #36]
  425c40:	str	x2, [sp, #24]
  425c44:	str	wzr, [sp, #60]
  425c48:	ldr	w1, [sp, #60]
  425c4c:	ldr	w0, [sp, #36]
  425c50:	cmp	w1, w0
  425c54:	b.ge	425c7c <ferror@plt+0x2330c>  // b.tcont
  425c58:	ldr	x0, [sp, #24]
  425c5c:	bl	42af50 <ferror@plt+0x285e0>
  425c60:	mov	x1, x0
  425c64:	ldr	x0, [sp, #40]
  425c68:	bl	425b88 <ferror@plt+0x23218>
  425c6c:	ldr	w0, [sp, #60]
  425c70:	add	w0, w0, #0x1
  425c74:	str	w0, [sp, #60]
  425c78:	b	425c48 <ferror@plt+0x232d8>
  425c7c:	nop
  425c80:	ldp	x29, x30, [sp], #64
  425c84:	ret
  425c88:	sub	sp, sp, #0x10
  425c8c:	str	x0, [sp, #8]
  425c90:	ldr	x2, [sp, #8]
  425c94:	ldr	x1, [sp, #8]
  425c98:	mov	x0, #0x20                  	// #32
  425c9c:	cmp	x2, #0x20
  425ca0:	csel	x0, x1, x0, ls  // ls = plast
  425ca4:	str	x0, [sp, #8]
  425ca8:	ldr	x0, [sp, #8]
  425cac:	cmp	x0, #0x3f
  425cb0:	b.ls	425cbc <ferror@plt+0x2334c>  // b.plast
  425cb4:	mov	x0, #0xffffffffffffffff    	// #-1
  425cb8:	b	425cd0 <ferror@plt+0x23360>
  425cbc:	ldr	x0, [sp, #8]
  425cc0:	mov	w1, w0
  425cc4:	mov	x0, #0x1                   	// #1
  425cc8:	lsl	x0, x0, x1
  425ccc:	sub	x0, x0, #0x1
  425cd0:	add	sp, sp, #0x10
  425cd4:	ret
  425cd8:	stp	x29, x30, [sp, #-32]!
  425cdc:	mov	x29, sp
  425ce0:	str	x0, [sp, #24]
  425ce4:	str	w1, [sp, #20]
  425ce8:	str	w2, [sp, #16]
  425cec:	ldr	w1, [sp, #20]
  425cf0:	mov	w0, #0x1127                	// #4391
  425cf4:	movk	w0, #0x1, lsl #16
  425cf8:	cmp	w1, w0
  425cfc:	b.eq	42850c <ferror@plt+0x25b9c>  // b.none
  425d00:	ldr	w1, [sp, #20]
  425d04:	mov	w0, #0x1127                	// #4391
  425d08:	movk	w0, #0x1, lsl #16
  425d0c:	cmp	w1, w0
  425d10:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425d14:	ldr	w1, [sp, #20]
  425d18:	mov	w0, #0x10ba                	// #4282
  425d1c:	movk	w0, #0x1, lsl #16
  425d20:	cmp	w1, w0
  425d24:	b.eq	4284b4 <ferror@plt+0x25b44>  // b.none
  425d28:	ldr	w1, [sp, #20]
  425d2c:	mov	w0, #0x10ba                	// #4282
  425d30:	movk	w0, #0x1, lsl #16
  425d34:	cmp	w1, w0
  425d38:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425d3c:	ldr	w1, [sp, #20]
  425d40:	mov	w0, #0x309a                	// #12442
  425d44:	cmp	w1, w0
  425d48:	b.eq	4283f4 <ferror@plt+0x25a84>  // b.none
  425d4c:	ldr	w1, [sp, #20]
  425d50:	mov	w0, #0x309a                	// #12442
  425d54:	cmp	w1, w0
  425d58:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425d5c:	ldr	w1, [sp, #20]
  425d60:	mov	w0, #0x3099                	// #12441
  425d64:	cmp	w1, w0
  425d68:	b.eq	4283b8 <ferror@plt+0x25a48>  // b.none
  425d6c:	ldr	w1, [sp, #20]
  425d70:	mov	w0, #0x3099                	// #12441
  425d74:	cmp	w1, w0
  425d78:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425d7c:	ldr	w1, [sp, #20]
  425d80:	mov	w0, #0x1b35                	// #6965
  425d84:	cmp	w1, w0
  425d88:	b.eq	428360 <ferror@plt+0x259f0>  // b.none
  425d8c:	ldr	w1, [sp, #20]
  425d90:	mov	w0, #0x1b35                	// #6965
  425d94:	cmp	w1, w0
  425d98:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425d9c:	ldr	w1, [sp, #20]
  425da0:	mov	w0, #0x102e                	// #4142
  425da4:	cmp	w1, w0
  425da8:	b.eq	428340 <ferror@plt+0x259d0>  // b.none
  425dac:	ldr	w1, [sp, #20]
  425db0:	mov	w0, #0x102e                	// #4142
  425db4:	cmp	w1, w0
  425db8:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425dbc:	ldr	w0, [sp, #20]
  425dc0:	cmp	w0, #0xddf
  425dc4:	b.eq	428320 <ferror@plt+0x259b0>  // b.none
  425dc8:	ldr	w0, [sp, #20]
  425dcc:	cmp	w0, #0xddf
  425dd0:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425dd4:	ldr	w0, [sp, #20]
  425dd8:	cmp	w0, #0xdcf
  425ddc:	b.eq	428300 <ferror@plt+0x25990>  // b.none
  425de0:	ldr	w0, [sp, #20]
  425de4:	cmp	w0, #0xdcf
  425de8:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425dec:	ldr	w0, [sp, #20]
  425df0:	cmp	w0, #0xdca
  425df4:	b.eq	4282d8 <ferror@plt+0x25968>  // b.none
  425df8:	ldr	w0, [sp, #20]
  425dfc:	cmp	w0, #0xdca
  425e00:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e04:	ldr	w0, [sp, #20]
  425e08:	cmp	w0, #0xd57
  425e0c:	b.eq	4282bc <ferror@plt+0x2594c>  // b.none
  425e10:	ldr	w0, [sp, #20]
  425e14:	cmp	w0, #0xd57
  425e18:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e1c:	ldr	w0, [sp, #20]
  425e20:	cmp	w0, #0xd3e
  425e24:	b.eq	42829c <ferror@plt+0x2592c>  // b.none
  425e28:	ldr	w0, [sp, #20]
  425e2c:	cmp	w0, #0xd3e
  425e30:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e34:	ldr	w0, [sp, #20]
  425e38:	cmp	w0, #0xcd6
  425e3c:	b.eq	428280 <ferror@plt+0x25910>  // b.none
  425e40:	ldr	w0, [sp, #20]
  425e44:	cmp	w0, #0xcd6
  425e48:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e4c:	ldr	w0, [sp, #20]
  425e50:	cmp	w0, #0xcd5
  425e54:	b.eq	428230 <ferror@plt+0x258c0>  // b.none
  425e58:	ldr	w0, [sp, #20]
  425e5c:	cmp	w0, #0xcd5
  425e60:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e64:	ldr	w0, [sp, #20]
  425e68:	cmp	w0, #0xcc2
  425e6c:	b.eq	428214 <ferror@plt+0x258a4>  // b.none
  425e70:	ldr	w0, [sp, #20]
  425e74:	cmp	w0, #0xcc2
  425e78:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e7c:	ldr	w0, [sp, #20]
  425e80:	cmp	w0, #0xc56
  425e84:	b.eq	4281f8 <ferror@plt+0x25888>  // b.none
  425e88:	ldr	w0, [sp, #20]
  425e8c:	cmp	w0, #0xc56
  425e90:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425e94:	ldr	w0, [sp, #20]
  425e98:	cmp	w0, #0xbd7
  425e9c:	b.eq	4281d0 <ferror@plt+0x25860>  // b.none
  425ea0:	ldr	w0, [sp, #20]
  425ea4:	cmp	w0, #0xbd7
  425ea8:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425eac:	ldr	w0, [sp, #20]
  425eb0:	cmp	w0, #0xbbe
  425eb4:	b.eq	4281b0 <ferror@plt+0x25840>  // b.none
  425eb8:	ldr	w0, [sp, #20]
  425ebc:	cmp	w0, #0xbbe
  425ec0:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425ec4:	ldr	w0, [sp, #20]
  425ec8:	cmp	w0, #0xb57
  425ecc:	b.eq	428194 <ferror@plt+0x25824>  // b.none
  425ed0:	ldr	w0, [sp, #20]
  425ed4:	cmp	w0, #0xb57
  425ed8:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425edc:	ldr	w0, [sp, #20]
  425ee0:	cmp	w0, #0xb56
  425ee4:	b.eq	428178 <ferror@plt+0x25808>  // b.none
  425ee8:	ldr	w0, [sp, #20]
  425eec:	cmp	w0, #0xb56
  425ef0:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425ef4:	ldr	w0, [sp, #20]
  425ef8:	cmp	w0, #0xb3e
  425efc:	b.eq	42815c <ferror@plt+0x257ec>  // b.none
  425f00:	ldr	w0, [sp, #20]
  425f04:	cmp	w0, #0xb3e
  425f08:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425f0c:	ldr	w0, [sp, #20]
  425f10:	cmp	w0, #0x9d7
  425f14:	b.eq	428140 <ferror@plt+0x257d0>  // b.none
  425f18:	ldr	w0, [sp, #20]
  425f1c:	cmp	w0, #0x9d7
  425f20:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425f24:	ldr	w0, [sp, #20]
  425f28:	cmp	w0, #0x9be
  425f2c:	b.eq	428124 <ferror@plt+0x257b4>  // b.none
  425f30:	ldr	w0, [sp, #20]
  425f34:	cmp	w0, #0x9be
  425f38:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425f3c:	ldr	w0, [sp, #20]
  425f40:	cmp	w0, #0x93c
  425f44:	b.eq	4280d0 <ferror@plt+0x25760>  // b.none
  425f48:	ldr	w0, [sp, #20]
  425f4c:	cmp	w0, #0x93c
  425f50:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425f54:	ldr	w0, [sp, #20]
  425f58:	cmp	w0, #0x655
  425f5c:	b.eq	428098 <ferror@plt+0x25728>  // b.none
  425f60:	ldr	w0, [sp, #20]
  425f64:	cmp	w0, #0x655
  425f68:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425f6c:	ldr	w0, [sp, #20]
  425f70:	cmp	w0, #0x654
  425f74:	b.eq	427fe8 <ferror@plt+0x25678>  // b.none
  425f78:	ldr	w0, [sp, #20]
  425f7c:	cmp	w0, #0x654
  425f80:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425f84:	ldr	w0, [sp, #20]
  425f88:	cmp	w0, #0x345
  425f8c:	b.hi	425fc4 <ferror@plt+0x23654>  // b.pmore
  425f90:	ldr	w0, [sp, #20]
  425f94:	cmp	w0, #0x300
  425f98:	b.cc	428534 <ferror@plt+0x25bc4>  // b.lo, b.ul, b.last
  425f9c:	ldr	w0, [sp, #20]
  425fa0:	sub	w0, w0, #0x300
  425fa4:	cmp	w0, #0x45
  425fa8:	b.hi	428534 <ferror@plt+0x25bc4>  // b.pmore
  425fac:	adrp	x1, 486000 <_obstack_memory_used@@Base+0x16a9c>
  425fb0:	add	x1, x1, #0xa90
  425fb4:	ldr	w0, [x1, w0, uxtw #2]
  425fb8:	adr	x1, 425fc4 <ferror@plt+0x23654>
  425fbc:	add	x0, x1, w0, sxtw #2
  425fc0:	br	x0
  425fc4:	ldr	w0, [sp, #20]
  425fc8:	cmp	w0, #0x653
  425fcc:	b.eq	427fcc <ferror@plt+0x2565c>  // b.none
  425fd0:	b	428534 <ferror@plt+0x25bc4>
  425fd4:	ldr	w1, [sp, #16]
  425fd8:	mov	w0, #0x1ffe                	// #8190
  425fdc:	cmp	w1, w0
  425fe0:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  425fe4:	ldr	w1, [sp, #16]
  425fe8:	mov	w0, #0x1f00                	// #7936
  425fec:	cmp	w1, w0
  425ff0:	b.cs	426070 <ferror@plt+0x23700>  // b.hs, b.nlast
  425ff4:	ldr	w0, [sp, #16]
  425ff8:	cmp	w0, #0x438
  425ffc:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  426000:	ldr	w0, [sp, #16]
  426004:	cmp	w0, #0x415
  426008:	b.cs	42609c <ferror@plt+0x2372c>  // b.hs, b.nlast
  42600c:	ldr	w0, [sp, #16]
  426010:	cmp	w0, #0x3cb
  426014:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  426018:	ldr	w0, [sp, #16]
  42601c:	cmp	w0, #0x391
  426020:	b.cs	4260d0 <ferror@plt+0x23760>  // b.hs, b.nlast
  426024:	ldr	w0, [sp, #16]
  426028:	cmp	w0, #0x1b0
  42602c:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  426030:	ldr	w0, [sp, #16]
  426034:	cmp	w0, #0x1af
  426038:	b.cs	426144 <ferror@plt+0x237d4>  // b.hs, b.nlast
  42603c:	ldr	w0, [sp, #16]
  426040:	cmp	w0, #0x1a1
  426044:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  426048:	ldr	w0, [sp, #16]
  42604c:	cmp	w0, #0x1a0
  426050:	b.cs	426144 <ferror@plt+0x237d4>  // b.hs, b.nlast
  426054:	ldr	w0, [sp, #16]
  426058:	cmp	w0, #0x113
  42605c:	b.hi	426134 <ferror@plt+0x237c4>  // b.pmore
  426060:	ldr	w0, [sp, #16]
  426064:	cmp	w0, #0x41
  426068:	b.cs	42610c <ferror@plt+0x2379c>  // b.hs, b.nlast
  42606c:	b	42614c <ferror@plt+0x237dc>
  426070:	ldr	w1, [sp, #16]
  426074:	mov	w0, #0xffffe100            	// #-7936
  426078:	add	w0, w1, w0
  42607c:	cmp	w0, #0xfe
  426080:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  426084:	adrp	x1, 486000 <_obstack_memory_used@@Base+0x16a9c>
  426088:	add	x1, x1, #0xba8
  42608c:	ldr	w0, [x1, w0, uxtw #2]
  426090:	adr	x1, 42609c <ferror@plt+0x2372c>
  426094:	add	x0, x1, w0, sxtw #2
  426098:	br	x0
  42609c:	ldr	w0, [sp, #16]
  4260a0:	sub	w0, w0, #0x415
  4260a4:	mov	x1, #0x1                   	// #1
  4260a8:	lsl	x1, x1, x0
  4260ac:	mov	x0, #0x9                   	// #9
  4260b0:	movk	x0, #0x9, lsl #32
  4260b4:	and	x0, x1, x0
  4260b8:	cmp	x0, #0x0
  4260bc:	cset	w0, ne  // ne = any
  4260c0:	and	w0, w0, #0xff
  4260c4:	cmp	w0, #0x0
  4260c8:	b.ne	426144 <ferror@plt+0x237d4>  // b.any
  4260cc:	b	42614c <ferror@plt+0x237dc>
  4260d0:	ldr	w0, [sp, #16]
  4260d4:	sub	w0, w0, #0x391
  4260d8:	mov	x1, #0x1                   	// #1
  4260dc:	lsl	x1, x1, x0
  4260e0:	mov	x0, #0x4151                	// #16721
  4260e4:	movk	x0, #0x110, lsl #16
  4260e8:	movk	x0, #0x4151, lsl #32
  4260ec:	movk	x0, #0x710, lsl #48
  4260f0:	and	x0, x1, x0
  4260f4:	cmp	x0, #0x0
  4260f8:	cset	w0, ne  // ne = any
  4260fc:	and	w0, w0, #0xff
  426100:	cmp	w0, #0x0
  426104:	b.ne	426144 <ferror@plt+0x237d4>  // b.any
  426108:	b	42614c <ferror@plt+0x237dc>
  42610c:	ldr	w0, [sp, #16]
  426110:	sub	w0, w0, #0x41
  426114:	cmp	w0, #0xd2
  426118:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  42611c:	adrp	x1, 486000 <_obstack_memory_used@@Base+0x16a9c>
  426120:	add	x1, x1, #0xfa4
  426124:	ldr	w0, [x1, w0, uxtw #2]
  426128:	adr	x1, 426134 <ferror@plt+0x237c4>
  42612c:	add	x0, x1, w0, sxtw #2
  426130:	br	x0
  426134:	ldr	w0, [sp, #16]
  426138:	sub	w0, w0, #0x14c
  42613c:	cmp	w0, #0x1
  426140:	b.hi	42614c <ferror@plt+0x237dc>  // b.pmore
  426144:	mov	w0, #0x0                   	// #0
  426148:	b	428550 <ferror@plt+0x25be0>
  42614c:	mov	w0, #0x1                   	// #1
  426150:	b	428550 <ferror@plt+0x25be0>
  426154:	ldr	w1, [sp, #16]
  426158:	mov	w0, #0x1ffe                	// #8190
  42615c:	cmp	w1, w0
  426160:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  426164:	ldr	w1, [sp, #16]
  426168:	mov	w0, #0x1f00                	// #7936
  42616c:	cmp	w1, w0
  426170:	b.cs	4261c0 <ferror@plt+0x23850>  // b.hs, b.nlast
  426174:	ldr	w0, [sp, #16]
  426178:	cmp	w0, #0x43a
  42617c:	b.eq	426258 <ferror@plt+0x238e8>  // b.none
  426180:	ldr	w0, [sp, #16]
  426184:	cmp	w0, #0x43a
  426188:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  42618c:	ldr	w0, [sp, #16]
  426190:	cmp	w0, #0x433
  426194:	b.eq	426258 <ferror@plt+0x238e8>  // b.none
  426198:	ldr	w0, [sp, #16]
  42619c:	cmp	w0, #0x433
  4261a0:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  4261a4:	ldr	w0, [sp, #16]
  4261a8:	cmp	w0, #0x1b0
  4261ac:	b.hi	42623c <ferror@plt+0x238cc>  // b.pmore
  4261b0:	ldr	w0, [sp, #16]
  4261b4:	cmp	w0, #0x41
  4261b8:	b.cs	426214 <ferror@plt+0x238a4>  // b.hs, b.nlast
  4261bc:	b	426260 <ferror@plt+0x238f0>
  4261c0:	ldr	w1, [sp, #16]
  4261c4:	mov	w0, #0xffffe100            	// #-7936
  4261c8:	add	w0, w1, w0
  4261cc:	cmp	w0, #0xfe
  4261d0:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  4261d4:	adrp	x1, 487000 <_obstack_memory_used@@Base+0x17a9c>
  4261d8:	add	x1, x1, #0x2f0
  4261dc:	ldr	w0, [x1, w0, uxtw #2]
  4261e0:	adr	x1, 4261ec <ferror@plt+0x2387c>
  4261e4:	add	x0, x1, w0, sxtw #2
  4261e8:	br	x0
  4261ec:	ldr	w0, [sp, #16]
  4261f0:	sub	w0, w0, #0x391
  4261f4:	cmp	w0, #0x89
  4261f8:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  4261fc:	adrp	x1, 487000 <_obstack_memory_used@@Base+0x17a9c>
  426200:	add	x1, x1, #0x6ec
  426204:	ldr	w0, [x1, w0, uxtw #2]
  426208:	adr	x1, 426214 <ferror@plt+0x238a4>
  42620c:	add	x0, x1, w0, sxtw #2
  426210:	br	x0
  426214:	ldr	w0, [sp, #16]
  426218:	sub	w0, w0, #0x41
  42621c:	cmp	w0, #0x16f
  426220:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  426224:	adrp	x1, 487000 <_obstack_memory_used@@Base+0x17a9c>
  426228:	add	x1, x1, #0x914
  42622c:	ldr	w0, [x1, w0, uxtw #2]
  426230:	adr	x1, 42623c <ferror@plt+0x238cc>
  426234:	add	x0, x1, w0, sxtw #2
  426238:	br	x0
  42623c:	ldr	w0, [sp, #16]
  426240:	cmp	w0, #0x41a
  426244:	b.hi	426260 <ferror@plt+0x238f0>  // b.pmore
  426248:	ldr	w0, [sp, #16]
  42624c:	cmp	w0, #0x391
  426250:	b.cs	4261ec <ferror@plt+0x2387c>  // b.hs, b.nlast
  426254:	b	426260 <ferror@plt+0x238f0>
  426258:	mov	w0, #0x0                   	// #0
  42625c:	b	428550 <ferror@plt+0x25be0>
  426260:	mov	w0, #0x1                   	// #1
  426264:	b	428550 <ferror@plt+0x25be0>
  426268:	ldr	w0, [sp, #16]
  42626c:	cmp	w0, #0x7a
  426270:	b.hi	4262fc <ferror@plt+0x2398c>  // b.pmore
  426274:	ldr	w0, [sp, #16]
  426278:	cmp	w0, #0x41
  42627c:	b.cs	4262d4 <ferror@plt+0x23964>  // b.hs, b.nlast
  426280:	b	426328 <ferror@plt+0x239b8>
  426284:	ldr	w1, [sp, #16]
  426288:	mov	w0, #0xffffe160            	// #-7840
  42628c:	add	w0, w1, w0
  426290:	cmp	w0, #0x2d
  426294:	cset	w1, hi  // hi = pmore
  426298:	and	w1, w1, #0xff
  42629c:	cmp	w1, #0x0
  4262a0:	b.ne	426328 <ferror@plt+0x239b8>  // b.any
  4262a4:	mov	x1, #0x1                   	// #1
  4262a8:	lsl	x1, x1, x0
  4262ac:	mov	x0, #0x3                   	// #3
  4262b0:	movk	x0, #0x300, lsl #16
  4262b4:	movk	x0, #0x3000, lsl #32
  4262b8:	and	x0, x1, x0
  4262bc:	cmp	x0, #0x0
  4262c0:	cset	w0, ne  // ne = any
  4262c4:	and	w0, w0, #0xff
  4262c8:	cmp	w0, #0x0
  4262cc:	b.ne	426320 <ferror@plt+0x239b0>  // b.any
  4262d0:	b	426328 <ferror@plt+0x239b8>
  4262d4:	ldr	w0, [sp, #16]
  4262d8:	sub	w0, w0, #0x41
  4262dc:	cmp	w0, #0x39
  4262e0:	b.hi	426328 <ferror@plt+0x239b8>  // b.pmore
  4262e4:	adrp	x1, 487000 <_obstack_memory_used@@Base+0x17a9c>
  4262e8:	add	x1, x1, #0xed4
  4262ec:	ldr	w0, [x1, w0, uxtw #2]
  4262f0:	adr	x1, 4262fc <ferror@plt+0x2398c>
  4262f4:	add	x0, x1, w0, sxtw #2
  4262f8:	br	x0
  4262fc:	ldr	w1, [sp, #16]
  426300:	mov	w0, #0x1ecd                	// #7885
  426304:	cmp	w1, w0
  426308:	b.hi	426328 <ferror@plt+0x239b8>  // b.pmore
  42630c:	ldr	w1, [sp, #16]
  426310:	mov	w0, #0x1ea0                	// #7840
  426314:	cmp	w1, w0
  426318:	b.cs	426284 <ferror@plt+0x23914>  // b.hs, b.nlast
  42631c:	b	426328 <ferror@plt+0x239b8>
  426320:	mov	w0, #0x0                   	// #0
  426324:	b	428550 <ferror@plt+0x25be0>
  426328:	mov	w0, #0x1                   	// #1
  42632c:	b	428550 <ferror@plt+0x25be0>
  426330:	ldr	w0, [sp, #16]
  426334:	cmp	w0, #0x1b0
  426338:	b.hi	426420 <ferror@plt+0x23ab0>  // b.pmore
  42633c:	ldr	w0, [sp, #16]
  426340:	cmp	w0, #0x1af
  426344:	b.cs	426418 <ferror@plt+0x23aa8>  // b.hs, b.nlast
  426348:	ldr	w0, [sp, #16]
  42634c:	cmp	w0, #0x1a1
  426350:	b.hi	426420 <ferror@plt+0x23ab0>  // b.pmore
  426354:	ldr	w0, [sp, #16]
  426358:	cmp	w0, #0x1a0
  42635c:	b.cs	426418 <ferror@plt+0x23aa8>  // b.hs, b.nlast
  426360:	ldr	w0, [sp, #16]
  426364:	cmp	w0, #0x103
  426368:	b.hi	426420 <ferror@plt+0x23ab0>  // b.pmore
  42636c:	ldr	w0, [sp, #16]
  426370:	cmp	w0, #0xca
  426374:	b.cs	426394 <ferror@plt+0x23a24>  // b.hs, b.nlast
  426378:	ldr	w0, [sp, #16]
  42637c:	cmp	w0, #0x79
  426380:	b.hi	42640c <ferror@plt+0x23a9c>  // b.pmore
  426384:	ldr	w0, [sp, #16]
  426388:	cmp	w0, #0x41
  42638c:	b.cs	4263d0 <ferror@plt+0x23a60>  // b.hs, b.nlast
  426390:	b	426420 <ferror@plt+0x23ab0>
  426394:	ldr	w0, [sp, #16]
  426398:	sub	w0, w0, #0xca
  42639c:	mov	x1, #0x1                   	// #1
  4263a0:	lsl	x1, x1, x0
  4263a4:	mov	x0, #0x401                 	// #1025
  4263a8:	movk	x0, #0x100, lsl #16
  4263ac:	movk	x0, #0x401, lsl #32
  4263b0:	movk	x0, #0x300, lsl #48
  4263b4:	and	x0, x1, x0
  4263b8:	cmp	x0, #0x0
  4263bc:	cset	w0, ne  // ne = any
  4263c0:	and	w0, w0, #0xff
  4263c4:	cmp	w0, #0x0
  4263c8:	b.ne	426418 <ferror@plt+0x23aa8>  // b.any
  4263cc:	b	426420 <ferror@plt+0x23ab0>
  4263d0:	ldr	w0, [sp, #16]
  4263d4:	sub	w0, w0, #0x41
  4263d8:	mov	x1, #0x1                   	// #1
  4263dc:	lsl	x1, x1, x0
  4263e0:	mov	x0, #0x6111                	// #24849
  4263e4:	movk	x0, #0x130, lsl #16
  4263e8:	movk	x0, #0x6111, lsl #32
  4263ec:	movk	x0, #0x130, lsl #48
  4263f0:	and	x0, x1, x0
  4263f4:	cmp	x0, #0x0
  4263f8:	cset	w0, ne  // ne = any
  4263fc:	and	w0, w0, #0xff
  426400:	cmp	w0, #0x0
  426404:	b.ne	426418 <ferror@plt+0x23aa8>  // b.any
  426408:	b	426420 <ferror@plt+0x23ab0>
  42640c:	ldr	w0, [sp, #16]
  426410:	cmp	w0, #0xc2
  426414:	b.ne	426420 <ferror@plt+0x23ab0>  // b.any
  426418:	mov	w0, #0x0                   	// #0
  42641c:	b	428550 <ferror@plt+0x25be0>
  426420:	mov	w0, #0x1                   	// #1
  426424:	b	428550 <ferror@plt+0x25be0>
  426428:	ldr	w1, [sp, #16]
  42642c:	mov	w0, #0x1fbc                	// #8124
  426430:	cmp	w1, w0
  426434:	b.eq	4265cc <ferror@plt+0x23c5c>  // b.none
  426438:	ldr	w1, [sp, #16]
  42643c:	mov	w0, #0x1fbc                	// #8124
  426440:	cmp	w1, w0
  426444:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  426448:	ldr	w1, [sp, #16]
  42644c:	mov	w0, #0x1fb3                	// #8115
  426450:	cmp	w1, w0
  426454:	b.eq	4265cc <ferror@plt+0x23c5c>  // b.none
  426458:	ldr	w1, [sp, #16]
  42645c:	mov	w0, #0x1fb3                	// #8115
  426460:	cmp	w1, w0
  426464:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  426468:	ldr	w1, [sp, #16]
  42646c:	mov	w0, #0x1e5b                	// #7771
  426470:	cmp	w1, w0
  426474:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  426478:	ldr	w1, [sp, #16]
  42647c:	mov	w0, #0x1e5a                	// #7770
  426480:	cmp	w1, w0
  426484:	b.cs	4265cc <ferror@plt+0x23c5c>  // b.hs, b.nlast
  426488:	ldr	w1, [sp, #16]
  42648c:	mov	w0, #0x1e37                	// #7735
  426490:	cmp	w1, w0
  426494:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  426498:	ldr	w1, [sp, #16]
  42649c:	mov	w0, #0x1e36                	// #7734
  4264a0:	cmp	w1, w0
  4264a4:	b.cs	4265cc <ferror@plt+0x23c5c>  // b.hs, b.nlast
  4264a8:	ldr	w0, [sp, #16]
  4264ac:	cmp	w0, #0x443
  4264b0:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  4264b4:	ldr	w0, [sp, #16]
  4264b8:	cmp	w0, #0x418
  4264bc:	b.cs	426524 <ferror@plt+0x23bb4>  // b.hs, b.nlast
  4264c0:	ldr	w0, [sp, #16]
  4264c4:	cmp	w0, #0x3c5
  4264c8:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  4264cc:	ldr	w0, [sp, #16]
  4264d0:	cmp	w0, #0x391
  4264d4:	b.cs	426558 <ferror@plt+0x23be8>  // b.hs, b.nlast
  4264d8:	ldr	w0, [sp, #16]
  4264dc:	cmp	w0, #0x22f
  4264e0:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  4264e4:	ldr	w0, [sp, #16]
  4264e8:	cmp	w0, #0x22e
  4264ec:	b.cs	4265cc <ferror@plt+0x23c5c>  // b.hs, b.nlast
  4264f0:	ldr	w0, [sp, #16]
  4264f4:	cmp	w0, #0x227
  4264f8:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  4264fc:	ldr	w0, [sp, #16]
  426500:	cmp	w0, #0x226
  426504:	b.cs	4265cc <ferror@plt+0x23c5c>  // b.hs, b.nlast
  426508:	ldr	w0, [sp, #16]
  42650c:	cmp	w0, #0xfc
  426510:	b.hi	4265bc <ferror@plt+0x23c4c>  // b.pmore
  426514:	ldr	w0, [sp, #16]
  426518:	cmp	w0, #0x41
  42651c:	b.cs	426594 <ferror@plt+0x23c24>  // b.hs, b.nlast
  426520:	b	4265d4 <ferror@plt+0x23c64>
  426524:	ldr	w0, [sp, #16]
  426528:	sub	w0, w0, #0x418
  42652c:	mov	x1, #0x1                   	// #1
  426530:	lsl	x1, x1, x0
  426534:	mov	x0, #0x801                 	// #2049
  426538:	movk	x0, #0x801, lsl #32
  42653c:	and	x0, x1, x0
  426540:	cmp	x0, #0x0
  426544:	cset	w0, ne  // ne = any
  426548:	and	w0, w0, #0xff
  42654c:	cmp	w0, #0x0
  426550:	b.ne	4265cc <ferror@plt+0x23c5c>  // b.any
  426554:	b	4265d4 <ferror@plt+0x23c64>
  426558:	ldr	w0, [sp, #16]
  42655c:	sub	w0, w0, #0x391
  426560:	mov	x1, #0x1                   	// #1
  426564:	lsl	x1, x1, x0
  426568:	mov	x0, #0x101                 	// #257
  42656c:	movk	x0, #0x10, lsl #16
  426570:	movk	x0, #0x101, lsl #32
  426574:	movk	x0, #0x10, lsl #48
  426578:	and	x0, x1, x0
  42657c:	cmp	x0, #0x0
  426580:	cset	w0, ne  // ne = any
  426584:	and	w0, w0, #0xff
  426588:	cmp	w0, #0x0
  42658c:	b.ne	4265cc <ferror@plt+0x23c5c>  // b.any
  426590:	b	4265d4 <ferror@plt+0x23c64>
  426594:	ldr	w0, [sp, #16]
  426598:	sub	w0, w0, #0x41
  42659c:	cmp	w0, #0xbb
  4265a0:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  4265a4:	adrp	x1, 487000 <_obstack_memory_used@@Base+0x17a9c>
  4265a8:	add	x1, x1, #0xfbc
  4265ac:	ldr	w0, [x1, w0, uxtw #2]
  4265b0:	adr	x1, 4265bc <ferror@plt+0x23c4c>
  4265b4:	add	x0, x1, w0, sxtw #2
  4265b8:	br	x0
  4265bc:	ldr	w0, [sp, #16]
  4265c0:	sub	w0, w0, #0x1ea
  4265c4:	cmp	w0, #0x1
  4265c8:	b.hi	4265d4 <ferror@plt+0x23c64>  // b.pmore
  4265cc:	mov	w0, #0x0                   	// #0
  4265d0:	b	428550 <ferror@plt+0x25be0>
  4265d4:	mov	w0, #0x1                   	// #1
  4265d8:	b	428550 <ferror@plt+0x25be0>
  4265dc:	ldr	w1, [sp, #16]
  4265e0:	mov	w0, #0x1fbc                	// #8124
  4265e4:	cmp	w1, w0
  4265e8:	b.eq	42674c <ferror@plt+0x23ddc>  // b.none
  4265ec:	ldr	w1, [sp, #16]
  4265f0:	mov	w0, #0x1fbc                	// #8124
  4265f4:	cmp	w1, w0
  4265f8:	b.hi	426754 <ferror@plt+0x23de4>  // b.pmore
  4265fc:	ldr	w1, [sp, #16]
  426600:	mov	w0, #0x1fb3                	// #8115
  426604:	cmp	w1, w0
  426608:	b.eq	42674c <ferror@plt+0x23ddc>  // b.none
  42660c:	ldr	w1, [sp, #16]
  426610:	mov	w0, #0x1fb3                	// #8115
  426614:	cmp	w1, w0
  426618:	b.hi	426754 <ferror@plt+0x23de4>  // b.pmore
  42661c:	ldr	w1, [sp, #16]
  426620:	mov	w0, #0x1ea1                	// #7841
  426624:	cmp	w1, w0
  426628:	b.hi	426754 <ferror@plt+0x23de4>  // b.pmore
  42662c:	ldr	w1, [sp, #16]
  426630:	mov	w0, #0x1ea0                	// #7840
  426634:	cmp	w1, w0
  426638:	b.cs	42674c <ferror@plt+0x23ddc>  // b.hs, b.nlast
  42663c:	ldr	w0, [sp, #16]
  426640:	cmp	w0, #0x443
  426644:	b.hi	426754 <ferror@plt+0x23de4>  // b.pmore
  426648:	ldr	w0, [sp, #16]
  42664c:	cmp	w0, #0x410
  426650:	b.cs	426688 <ferror@plt+0x23d18>  // b.hs, b.nlast
  426654:	ldr	w0, [sp, #16]
  426658:	cmp	w0, #0x3c5
  42665c:	b.hi	426754 <ferror@plt+0x23de4>  // b.pmore
  426660:	ldr	w0, [sp, #16]
  426664:	cmp	w0, #0x391
  426668:	b.cs	4266c4 <ferror@plt+0x23d54>  // b.hs, b.nlast
  42666c:	ldr	w0, [sp, #16]
  426670:	cmp	w0, #0x75
  426674:	b.hi	42673c <ferror@plt+0x23dcc>  // b.pmore
  426678:	ldr	w0, [sp, #16]
  42667c:	cmp	w0, #0x41
  426680:	b.cs	426700 <ferror@plt+0x23d90>  // b.hs, b.nlast
  426684:	b	426754 <ferror@plt+0x23de4>
  426688:	ldr	w0, [sp, #16]
  42668c:	sub	w0, w0, #0x410
  426690:	mov	x1, #0x1                   	// #1
  426694:	lsl	x1, x1, x0
  426698:	mov	x0, #0x161                 	// #353
  42669c:	movk	x0, #0x8, lsl #16
  4266a0:	movk	x0, #0x161, lsl #32
  4266a4:	movk	x0, #0x8, lsl #48
  4266a8:	and	x0, x1, x0
  4266ac:	cmp	x0, #0x0
  4266b0:	cset	w0, ne  // ne = any
  4266b4:	and	w0, w0, #0xff
  4266b8:	cmp	w0, #0x0
  4266bc:	b.ne	42674c <ferror@plt+0x23ddc>  // b.any
  4266c0:	b	426754 <ferror@plt+0x23de4>
  4266c4:	ldr	w0, [sp, #16]
  4266c8:	sub	w0, w0, #0x391
  4266cc:	mov	x1, #0x1                   	// #1
  4266d0:	lsl	x1, x1, x0
  4266d4:	mov	x0, #0x101                 	// #257
  4266d8:	movk	x0, #0x10, lsl #16
  4266dc:	movk	x0, #0x101, lsl #32
  4266e0:	movk	x0, #0x10, lsl #48
  4266e4:	and	x0, x1, x0
  4266e8:	cmp	x0, #0x0
  4266ec:	cset	w0, ne  // ne = any
  4266f0:	and	w0, w0, #0xff
  4266f4:	cmp	w0, #0x0
  4266f8:	b.ne	42674c <ferror@plt+0x23ddc>  // b.any
  4266fc:	b	426754 <ferror@plt+0x23de4>
  426700:	ldr	w0, [sp, #16]
  426704:	sub	w0, w0, #0x41
  426708:	mov	x1, #0x1                   	// #1
  42670c:	lsl	x1, x1, x0
  426710:	mov	x0, #0x4151                	// #16721
  426714:	movk	x0, #0x10, lsl #16
  426718:	movk	x0, #0x4151, lsl #32
  42671c:	movk	x0, #0x10, lsl #48
  426720:	and	x0, x1, x0
  426724:	cmp	x0, #0x0
  426728:	cset	w0, ne  // ne = any
  42672c:	and	w0, w0, #0xff
  426730:	cmp	w0, #0x0
  426734:	b.ne	42674c <ferror@plt+0x23ddc>  // b.any
  426738:	b	426754 <ferror@plt+0x23de4>
  42673c:	ldr	w0, [sp, #16]
  426740:	sub	w0, w0, #0x228
  426744:	cmp	w0, #0x1
  426748:	b.hi	426754 <ferror@plt+0x23de4>  // b.pmore
  42674c:	mov	w0, #0x0                   	// #0
  426750:	b	428550 <ferror@plt+0x25be0>
  426754:	mov	w0, #0x1                   	// #1
  426758:	b	428550 <ferror@plt+0x25be0>
  42675c:	ldr	w1, [sp, #16]
  426760:	mov	w0, #0x1e63                	// #7779
  426764:	cmp	w1, w0
  426768:	b.hi	42682c <ferror@plt+0x23ebc>  // b.pmore
  42676c:	ldr	w1, [sp, #16]
  426770:	mov	w0, #0x1e62                	// #7778
  426774:	cmp	w1, w0
  426778:	b.cs	426824 <ferror@plt+0x23eb4>  // b.hs, b.nlast
  42677c:	ldr	w0, [sp, #16]
  426780:	cmp	w0, #0x7a
  426784:	b.hi	426808 <ferror@plt+0x23e98>  // b.pmore
  426788:	ldr	w0, [sp, #16]
  42678c:	cmp	w0, #0x41
  426790:	b.cs	4267cc <ferror@plt+0x23e5c>  // b.hs, b.nlast
  426794:	b	42682c <ferror@plt+0x23ebc>
  426798:	ldr	w0, [sp, #16]
  42679c:	sub	w0, w0, #0x15a
  4267a0:	mov	x1, #0x1                   	// #1
  4267a4:	lsl	x1, x1, x0
  4267a8:	mov	x0, #0xc3                  	// #195
  4267ac:	movk	x0, #0x20, lsl #32
  4267b0:	and	x0, x1, x0
  4267b4:	cmp	x0, #0x0
  4267b8:	cset	w0, ne  // ne = any
  4267bc:	and	w0, w0, #0xff
  4267c0:	cmp	w0, #0x0
  4267c4:	b.ne	426824 <ferror@plt+0x23eb4>  // b.any
  4267c8:	b	42682c <ferror@plt+0x23ebc>
  4267cc:	ldr	w0, [sp, #16]
  4267d0:	sub	w0, w0, #0x41
  4267d4:	mov	x1, #0x1                   	// #1
  4267d8:	lsl	x1, x1, x0
  4267dc:	mov	x0, #0xf1ff                	// #61951
  4267e0:	movk	x0, #0x3ce, lsl #16
  4267e4:	movk	x0, #0xf0ff, lsl #32
  4267e8:	movk	x0, #0x3ce, lsl #48
  4267ec:	and	x0, x1, x0
  4267f0:	cmp	x0, #0x0
  4267f4:	cset	w0, ne  // ne = any
  4267f8:	and	w0, w0, #0xff
  4267fc:	cmp	w0, #0x0
  426800:	b.ne	426824 <ferror@plt+0x23eb4>  // b.any
  426804:	b	42682c <ferror@plt+0x23ebc>
  426808:	ldr	w0, [sp, #16]
  42680c:	cmp	w0, #0x17f
  426810:	b.hi	42682c <ferror@plt+0x23ebc>  // b.pmore
  426814:	ldr	w0, [sp, #16]
  426818:	cmp	w0, #0x15a
  42681c:	b.cs	426798 <ferror@plt+0x23e28>  // b.hs, b.nlast
  426820:	b	42682c <ferror@plt+0x23ebc>
  426824:	mov	w0, #0x0                   	// #0
  426828:	b	428550 <ferror@plt+0x25be0>
  42682c:	mov	w0, #0x1                   	// #1
  426830:	b	428550 <ferror@plt+0x25be0>
  426834:	ldr	w0, [sp, #16]
  426838:	cmp	w0, #0x4e9
  42683c:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  426840:	ldr	w0, [sp, #16]
  426844:	cmp	w0, #0x4e8
  426848:	b.cs	426968 <ferror@plt+0x23ff8>  // b.hs, b.nlast
  42684c:	ldr	w0, [sp, #16]
  426850:	cmp	w0, #0x4d9
  426854:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  426858:	ldr	w0, [sp, #16]
  42685c:	cmp	w0, #0x4d8
  426860:	b.cs	426968 <ferror@plt+0x23ff8>  // b.hs, b.nlast
  426864:	ldr	w0, [sp, #16]
  426868:	cmp	w0, #0x456
  42686c:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  426870:	ldr	w0, [sp, #16]
  426874:	cmp	w0, #0x3b9
  426878:	b.cs	4268f8 <ferror@plt+0x23f88>  // b.hs, b.nlast
  42687c:	ldr	w0, [sp, #16]
  426880:	cmp	w0, #0x3a5
  426884:	b.eq	426968 <ferror@plt+0x23ff8>  // b.none
  426888:	ldr	w0, [sp, #16]
  42688c:	cmp	w0, #0x3a5
  426890:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  426894:	ldr	w0, [sp, #16]
  426898:	cmp	w0, #0x399
  42689c:	b.eq	426968 <ferror@plt+0x23ff8>  // b.none
  4268a0:	ldr	w0, [sp, #16]
  4268a4:	cmp	w0, #0x399
  4268a8:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  4268ac:	ldr	w0, [sp, #16]
  4268b0:	cmp	w0, #0x16b
  4268b4:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  4268b8:	ldr	w0, [sp, #16]
  4268bc:	cmp	w0, #0x16a
  4268c0:	b.cs	426968 <ferror@plt+0x23ff8>  // b.hs, b.nlast
  4268c4:	ldr	w0, [sp, #16]
  4268c8:	cmp	w0, #0xf5
  4268cc:	b.eq	426968 <ferror@plt+0x23ff8>  // b.none
  4268d0:	ldr	w0, [sp, #16]
  4268d4:	cmp	w0, #0xf5
  4268d8:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  4268dc:	ldr	w0, [sp, #16]
  4268e0:	cmp	w0, #0x79
  4268e4:	b.hi	42695c <ferror@plt+0x23fec>  // b.pmore
  4268e8:	ldr	w0, [sp, #16]
  4268ec:	cmp	w0, #0x41
  4268f0:	b.cs	426920 <ferror@plt+0x23fb0>  // b.hs, b.nlast
  4268f4:	b	426970 <ferror@plt+0x24000>
  4268f8:	ldr	w0, [sp, #16]
  4268fc:	sub	w0, w0, #0x3b9
  426900:	cmp	w0, #0x9d
  426904:	b.hi	426970 <ferror@plt+0x24000>  // b.pmore
  426908:	adrp	x1, 488000 <_obstack_memory_used@@Base+0x18a9c>
  42690c:	add	x1, x1, #0x2ac
  426910:	ldr	w0, [x1, w0, uxtw #2]
  426914:	adr	x1, 426920 <ferror@plt+0x23fb0>
  426918:	add	x0, x1, w0, sxtw #2
  42691c:	br	x0
  426920:	ldr	w0, [sp, #16]
  426924:	sub	w0, w0, #0x41
  426928:	mov	x1, #0x1                   	// #1
  42692c:	lsl	x1, x1, x0
  426930:	mov	x0, #0x4191                	// #16785
  426934:	movk	x0, #0x1d0, lsl #16
  426938:	movk	x0, #0x4191, lsl #32
  42693c:	movk	x0, #0x1d8, lsl #48
  426940:	and	x0, x1, x0
  426944:	cmp	x0, #0x0
  426948:	cset	w0, ne  // ne = any
  42694c:	and	w0, w0, #0xff
  426950:	cmp	w0, #0x0
  426954:	b.ne	426968 <ferror@plt+0x23ff8>  // b.any
  426958:	b	426970 <ferror@plt+0x24000>
  42695c:	ldr	w0, [sp, #16]
  426960:	cmp	w0, #0xd5
  426964:	b.ne	426970 <ferror@plt+0x24000>  // b.any
  426968:	mov	w0, #0x0                   	// #0
  42696c:	b	428550 <ferror@plt+0x25be0>
  426970:	mov	w0, #0x1                   	// #1
  426974:	b	428550 <ferror@plt+0x25be0>
  426978:	ldr	w0, [sp, #16]
  42697c:	cmp	w0, #0x1b0
  426980:	b.hi	426a68 <ferror@plt+0x240f8>  // b.pmore
  426984:	ldr	w0, [sp, #16]
  426988:	cmp	w0, #0x1af
  42698c:	b.cs	426a60 <ferror@plt+0x240f0>  // b.hs, b.nlast
  426990:	ldr	w0, [sp, #16]
  426994:	cmp	w0, #0x1a1
  426998:	b.hi	426a68 <ferror@plt+0x240f8>  // b.pmore
  42699c:	ldr	w0, [sp, #16]
  4269a0:	cmp	w0, #0x1a0
  4269a4:	b.cs	426a60 <ferror@plt+0x240f0>  // b.hs, b.nlast
  4269a8:	ldr	w0, [sp, #16]
  4269ac:	cmp	w0, #0x103
  4269b0:	b.hi	426a68 <ferror@plt+0x240f8>  // b.pmore
  4269b4:	ldr	w0, [sp, #16]
  4269b8:	cmp	w0, #0xca
  4269bc:	b.cs	4269dc <ferror@plt+0x2406c>  // b.hs, b.nlast
  4269c0:	ldr	w0, [sp, #16]
  4269c4:	cmp	w0, #0x79
  4269c8:	b.hi	426a54 <ferror@plt+0x240e4>  // b.pmore
  4269cc:	ldr	w0, [sp, #16]
  4269d0:	cmp	w0, #0x41
  4269d4:	b.cs	426a18 <ferror@plt+0x240a8>  // b.hs, b.nlast
  4269d8:	b	426a68 <ferror@plt+0x240f8>
  4269dc:	ldr	w0, [sp, #16]
  4269e0:	sub	w0, w0, #0xca
  4269e4:	mov	x1, #0x1                   	// #1
  4269e8:	lsl	x1, x1, x0
  4269ec:	mov	x0, #0x401                 	// #1025
  4269f0:	movk	x0, #0x100, lsl #16
  4269f4:	movk	x0, #0x401, lsl #32
  4269f8:	movk	x0, #0x300, lsl #48
  4269fc:	and	x0, x1, x0
  426a00:	cmp	x0, #0x0
  426a04:	cset	w0, ne  // ne = any
  426a08:	and	w0, w0, #0xff
  426a0c:	cmp	w0, #0x0
  426a10:	b.ne	426a60 <ferror@plt+0x240f0>  // b.any
  426a14:	b	426a68 <ferror@plt+0x240f8>
  426a18:	ldr	w0, [sp, #16]
  426a1c:	sub	w0, w0, #0x41
  426a20:	mov	x1, #0x1                   	// #1
  426a24:	lsl	x1, x1, x0
  426a28:	mov	x0, #0x4111                	// #16657
  426a2c:	movk	x0, #0x110, lsl #16
  426a30:	movk	x0, #0x4111, lsl #32
  426a34:	movk	x0, #0x110, lsl #48
  426a38:	and	x0, x1, x0
  426a3c:	cmp	x0, #0x0
  426a40:	cset	w0, ne  // ne = any
  426a44:	and	w0, w0, #0xff
  426a48:	cmp	w0, #0x0
  426a4c:	b.ne	426a60 <ferror@plt+0x240f0>  // b.any
  426a50:	b	426a68 <ferror@plt+0x240f8>
  426a54:	ldr	w0, [sp, #16]
  426a58:	cmp	w0, #0xc2
  426a5c:	b.ne	426a68 <ferror@plt+0x240f8>  // b.any
  426a60:	mov	w0, #0x0                   	// #0
  426a64:	b	428550 <ferror@plt+0x25be0>
  426a68:	mov	w0, #0x1                   	// #1
  426a6c:	b	428550 <ferror@plt+0x25be0>
  426a70:	ldr	w0, [sp, #16]
  426a74:	sub	w0, w0, #0x41
  426a78:	cmp	w0, #0x38
  426a7c:	cset	w1, hi  // hi = pmore
  426a80:	and	w1, w1, #0xff
  426a84:	cmp	w1, #0x0
  426a88:	b.ne	426ac4 <ferror@plt+0x24154>  // b.any
  426a8c:	mov	x1, #0x1                   	// #1
  426a90:	lsl	x1, x1, x0
  426a94:	mov	x0, #0x1                   	// #1
  426a98:	movk	x0, #0x10, lsl #16
  426a9c:	movk	x0, #0x1, lsl #32
  426aa0:	movk	x0, #0x150, lsl #48
  426aa4:	and	x0, x1, x0
  426aa8:	cmp	x0, #0x0
  426aac:	cset	w0, ne  // ne = any
  426ab0:	and	w0, w0, #0xff
  426ab4:	cmp	w0, #0x0
  426ab8:	b.eq	426ac4 <ferror@plt+0x24154>  // b.none
  426abc:	mov	w0, #0x0                   	// #0
  426ac0:	b	428550 <ferror@plt+0x25be0>
  426ac4:	mov	w0, #0x1                   	// #1
  426ac8:	b	428550 <ferror@plt+0x25be0>
  426acc:	ldr	w0, [sp, #16]
  426ad0:	cmp	w0, #0x443
  426ad4:	b.eq	426b3c <ferror@plt+0x241cc>  // b.none
  426ad8:	ldr	w0, [sp, #16]
  426adc:	cmp	w0, #0x443
  426ae0:	b.hi	426b44 <ferror@plt+0x241d4>  // b.pmore
  426ae4:	ldr	w0, [sp, #16]
  426ae8:	cmp	w0, #0x75
  426aec:	b.hi	426b30 <ferror@plt+0x241c0>  // b.pmore
  426af0:	ldr	w0, [sp, #16]
  426af4:	cmp	w0, #0x4f
  426af8:	b.cc	426b44 <ferror@plt+0x241d4>  // b.lo, b.ul, b.last
  426afc:	ldr	w0, [sp, #16]
  426b00:	sub	w0, w0, #0x4f
  426b04:	mov	x1, #0x1                   	// #1
  426b08:	lsl	x1, x1, x0
  426b0c:	mov	x0, #0x41                  	// #65
  426b10:	movk	x0, #0x41, lsl #32
  426b14:	and	x0, x1, x0
  426b18:	cmp	x0, #0x0
  426b1c:	cset	w0, ne  // ne = any
  426b20:	and	w0, w0, #0xff
  426b24:	cmp	w0, #0x0
  426b28:	b.ne	426b3c <ferror@plt+0x241cc>  // b.any
  426b2c:	b	426b44 <ferror@plt+0x241d4>
  426b30:	ldr	w0, [sp, #16]
  426b34:	cmp	w0, #0x423
  426b38:	b.ne	426b44 <ferror@plt+0x241d4>  // b.any
  426b3c:	mov	w0, #0x0                   	// #0
  426b40:	b	428550 <ferror@plt+0x25be0>
  426b44:	mov	w0, #0x1                   	// #1
  426b48:	b	428550 <ferror@plt+0x25be0>
  426b4c:	ldr	w0, [sp, #16]
  426b50:	cmp	w0, #0x292
  426b54:	b.eq	426bf4 <ferror@plt+0x24284>  // b.none
  426b58:	ldr	w0, [sp, #16]
  426b5c:	cmp	w0, #0x292
  426b60:	b.hi	426bfc <ferror@plt+0x2428c>  // b.pmore
  426b64:	ldr	w0, [sp, #16]
  426b68:	cmp	w0, #0x1b7
  426b6c:	b.eq	426bf4 <ferror@plt+0x24284>  // b.none
  426b70:	ldr	w0, [sp, #16]
  426b74:	cmp	w0, #0x1b7
  426b78:	b.hi	426bfc <ferror@plt+0x2428c>  // b.pmore
  426b7c:	ldr	w0, [sp, #16]
  426b80:	cmp	w0, #0xfc
  426b84:	b.eq	426bf4 <ferror@plt+0x24284>  // b.none
  426b88:	ldr	w0, [sp, #16]
  426b8c:	cmp	w0, #0xfc
  426b90:	b.hi	426bfc <ferror@plt+0x2428c>  // b.pmore
  426b94:	ldr	w0, [sp, #16]
  426b98:	cmp	w0, #0x7a
  426b9c:	b.hi	426be8 <ferror@plt+0x24278>  // b.pmore
  426ba0:	ldr	w0, [sp, #16]
  426ba4:	cmp	w0, #0x41
  426ba8:	b.cc	426bfc <ferror@plt+0x2428c>  // b.lo, b.ul, b.last
  426bac:	ldr	w0, [sp, #16]
  426bb0:	sub	w0, w0, #0x41
  426bb4:	mov	x1, #0x1                   	// #1
  426bb8:	lsl	x1, x1, x0
  426bbc:	mov	x0, #0x6ddd                	// #28125
  426bc0:	movk	x0, #0x21e, lsl #16
  426bc4:	movk	x0, #0x6fdd, lsl #32
  426bc8:	movk	x0, #0x21e, lsl #48
  426bcc:	and	x0, x1, x0
  426bd0:	cmp	x0, #0x0
  426bd4:	cset	w0, ne  // ne = any
  426bd8:	and	w0, w0, #0xff
  426bdc:	cmp	w0, #0x0
  426be0:	b.ne	426bf4 <ferror@plt+0x24284>  // b.any
  426be4:	b	426bfc <ferror@plt+0x2428c>
  426be8:	ldr	w0, [sp, #16]
  426bec:	cmp	w0, #0xdc
  426bf0:	b.ne	426bfc <ferror@plt+0x2428c>  // b.any
  426bf4:	mov	w0, #0x0                   	// #0
  426bf8:	b	428550 <ferror@plt+0x25be0>
  426bfc:	mov	w0, #0x1                   	// #1
  426c00:	b	428550 <ferror@plt+0x25be0>
  426c04:	ldr	w0, [sp, #16]
  426c08:	cmp	w0, #0x75
  426c0c:	b.hi	426c58 <ferror@plt+0x242e8>  // b.pmore
  426c10:	ldr	w0, [sp, #16]
  426c14:	cmp	w0, #0x41
  426c18:	b.cc	426c70 <ferror@plt+0x24300>  // b.lo, b.ul, b.last
  426c1c:	ldr	w0, [sp, #16]
  426c20:	sub	w0, w0, #0x41
  426c24:	mov	x1, #0x1                   	// #1
  426c28:	lsl	x1, x1, x0
  426c2c:	mov	x0, #0x4111                	// #16657
  426c30:	movk	x0, #0x12, lsl #16
  426c34:	movk	x0, #0x4111, lsl #32
  426c38:	movk	x0, #0x12, lsl #48
  426c3c:	and	x0, x1, x0
  426c40:	cmp	x0, #0x0
  426c44:	cset	w0, ne  // ne = any
  426c48:	and	w0, w0, #0xff
  426c4c:	cmp	w0, #0x0
  426c50:	b.ne	426c68 <ferror@plt+0x242f8>  // b.any
  426c54:	b	426c70 <ferror@plt+0x24300>
  426c58:	ldr	w0, [sp, #16]
  426c5c:	sub	w0, w0, #0x474
  426c60:	cmp	w0, #0x1
  426c64:	b.hi	426c70 <ferror@plt+0x24300>  // b.pmore
  426c68:	mov	w0, #0x0                   	// #0
  426c6c:	b	428550 <ferror@plt+0x25be0>
  426c70:	mov	w0, #0x1                   	// #1
  426c74:	b	428550 <ferror@plt+0x25be0>
  426c78:	ldr	w0, [sp, #16]
  426c7c:	sub	w0, w0, #0x41
  426c80:	cmp	w0, #0x34
  426c84:	cset	w1, hi  // hi = pmore
  426c88:	and	w1, w1, #0xff
  426c8c:	cmp	w1, #0x0
  426c90:	b.ne	426ccc <ferror@plt+0x2435c>  // b.any
  426c94:	mov	x1, #0x1                   	// #1
  426c98:	lsl	x1, x1, x0
  426c9c:	mov	x0, #0x4111                	// #16657
  426ca0:	movk	x0, #0x12, lsl #16
  426ca4:	movk	x0, #0x4111, lsl #32
  426ca8:	movk	x0, #0x12, lsl #48
  426cac:	and	x0, x1, x0
  426cb0:	cmp	x0, #0x0
  426cb4:	cset	w0, ne  // ne = any
  426cb8:	and	w0, w0, #0xff
  426cbc:	cmp	w0, #0x0
  426cc0:	b.eq	426ccc <ferror@plt+0x2435c>  // b.none
  426cc4:	mov	w0, #0x0                   	// #0
  426cc8:	b	428550 <ferror@plt+0x25be0>
  426ccc:	mov	w0, #0x1                   	// #1
  426cd0:	b	428550 <ferror@plt+0x25be0>
  426cd4:	ldr	w1, [sp, #16]
  426cd8:	mov	w0, #0x1ffc                	// #8188
  426cdc:	cmp	w1, w0
  426ce0:	b.hi	426dbc <ferror@plt+0x2444c>  // b.pmore
  426ce4:	ldr	w1, [sp, #16]
  426ce8:	mov	w0, #0x1fc3                	// #8131
  426cec:	cmp	w1, w0
  426cf0:	b.cs	426d30 <ferror@plt+0x243c0>  // b.hs, b.nlast
  426cf4:	ldr	w1, [sp, #16]
  426cf8:	mov	w0, #0x1fbc                	// #8124
  426cfc:	cmp	w1, w0
  426d00:	b.eq	426db4 <ferror@plt+0x24444>  // b.none
  426d04:	ldr	w1, [sp, #16]
  426d08:	mov	w0, #0x1fbc                	// #8124
  426d0c:	cmp	w1, w0
  426d10:	b.hi	426dbc <ferror@plt+0x2444c>  // b.pmore
  426d14:	ldr	w0, [sp, #16]
  426d18:	cmp	w0, #0x3c9
  426d1c:	b.hi	426da4 <ferror@plt+0x24434>  // b.pmore
  426d20:	ldr	w0, [sp, #16]
  426d24:	cmp	w0, #0x391
  426d28:	b.cs	426d68 <ferror@plt+0x243f8>  // b.hs, b.nlast
  426d2c:	b	426dbc <ferror@plt+0x2444c>
  426d30:	ldr	w1, [sp, #16]
  426d34:	mov	w0, #0xffffe03d            	// #-8131
  426d38:	add	w0, w1, w0
  426d3c:	mov	x1, #0x1                   	// #1
  426d40:	lsl	x1, x1, x0
  426d44:	mov	x0, #0x201                 	// #513
  426d48:	movk	x0, #0x201, lsl #48
  426d4c:	and	x0, x1, x0
  426d50:	cmp	x0, #0x0
  426d54:	cset	w0, ne  // ne = any
  426d58:	and	w0, w0, #0xff
  426d5c:	cmp	w0, #0x0
  426d60:	b.ne	426db4 <ferror@plt+0x24444>  // b.any
  426d64:	b	426dbc <ferror@plt+0x2444c>
  426d68:	ldr	w0, [sp, #16]
  426d6c:	sub	w0, w0, #0x391
  426d70:	mov	x1, #0x1                   	// #1
  426d74:	lsl	x1, x1, x0
  426d78:	mov	x0, #0x4151                	// #16721
  426d7c:	movk	x0, #0x100, lsl #16
  426d80:	movk	x0, #0x4151, lsl #32
  426d84:	movk	x0, #0x111, lsl #48
  426d88:	and	x0, x1, x0
  426d8c:	cmp	x0, #0x0
  426d90:	cset	w0, ne  // ne = any
  426d94:	and	w0, w0, #0xff
  426d98:	cmp	w0, #0x0
  426d9c:	b.ne	426db4 <ferror@plt+0x24444>  // b.any
  426da0:	b	426dbc <ferror@plt+0x2444c>
  426da4:	ldr	w1, [sp, #16]
  426da8:	mov	w0, #0x1fb3                	// #8115
  426dac:	cmp	w1, w0
  426db0:	b.ne	426dbc <ferror@plt+0x2444c>  // b.any
  426db4:	mov	w0, #0x0                   	// #0
  426db8:	b	428550 <ferror@plt+0x25be0>
  426dbc:	mov	w0, #0x1                   	// #1
  426dc0:	b	428550 <ferror@plt+0x25be0>
  426dc4:	ldr	w1, [sp, #16]
  426dc8:	mov	w0, #0x1ffc                	// #8188
  426dcc:	cmp	w1, w0
  426dd0:	b.hi	426eac <ferror@plt+0x2453c>  // b.pmore
  426dd4:	ldr	w1, [sp, #16]
  426dd8:	mov	w0, #0x1fc3                	// #8131
  426ddc:	cmp	w1, w0
  426de0:	b.cs	426e20 <ferror@plt+0x244b0>  // b.hs, b.nlast
  426de4:	ldr	w1, [sp, #16]
  426de8:	mov	w0, #0x1fbc                	// #8124
  426dec:	cmp	w1, w0
  426df0:	b.eq	426ea4 <ferror@plt+0x24534>  // b.none
  426df4:	ldr	w1, [sp, #16]
  426df8:	mov	w0, #0x1fbc                	// #8124
  426dfc:	cmp	w1, w0
  426e00:	b.hi	426eac <ferror@plt+0x2453c>  // b.pmore
  426e04:	ldr	w0, [sp, #16]
  426e08:	cmp	w0, #0x3c9
  426e0c:	b.hi	426e94 <ferror@plt+0x24524>  // b.pmore
  426e10:	ldr	w0, [sp, #16]
  426e14:	cmp	w0, #0x391
  426e18:	b.cs	426e58 <ferror@plt+0x244e8>  // b.hs, b.nlast
  426e1c:	b	426eac <ferror@plt+0x2453c>
  426e20:	ldr	w1, [sp, #16]
  426e24:	mov	w0, #0xffffe03d            	// #-8131
  426e28:	add	w0, w1, w0
  426e2c:	mov	x1, #0x1                   	// #1
  426e30:	lsl	x1, x1, x0
  426e34:	mov	x0, #0x201                 	// #513
  426e38:	movk	x0, #0x201, lsl #48
  426e3c:	and	x0, x1, x0
  426e40:	cmp	x0, #0x0
  426e44:	cset	w0, ne  // ne = any
  426e48:	and	w0, w0, #0xff
  426e4c:	cmp	w0, #0x0
  426e50:	b.ne	426ea4 <ferror@plt+0x24534>  // b.any
  426e54:	b	426eac <ferror@plt+0x2453c>
  426e58:	ldr	w0, [sp, #16]
  426e5c:	sub	w0, w0, #0x391
  426e60:	mov	x1, #0x1                   	// #1
  426e64:	lsl	x1, x1, x0
  426e68:	mov	x0, #0x4151                	// #16721
  426e6c:	movk	x0, #0x111, lsl #16
  426e70:	movk	x0, #0x4151, lsl #32
  426e74:	movk	x0, #0x111, lsl #48
  426e78:	and	x0, x1, x0
  426e7c:	cmp	x0, #0x0
  426e80:	cset	w0, ne  // ne = any
  426e84:	and	w0, w0, #0xff
  426e88:	cmp	w0, #0x0
  426e8c:	b.ne	426ea4 <ferror@plt+0x24534>  // b.any
  426e90:	b	426eac <ferror@plt+0x2453c>
  426e94:	ldr	w1, [sp, #16]
  426e98:	mov	w0, #0x1fb3                	// #8115
  426e9c:	cmp	w1, w0
  426ea0:	b.ne	426eac <ferror@plt+0x2453c>  // b.any
  426ea4:	mov	w0, #0x0                   	// #0
  426ea8:	b	428550 <ferror@plt+0x25be0>
  426eac:	mov	w0, #0x1                   	// #1
  426eb0:	b	428550 <ferror@plt+0x25be0>
  426eb4:	ldr	w1, [sp, #16]
  426eb8:	mov	w0, #0x1ee7                	// #7911
  426ebc:	cmp	w1, w0
  426ec0:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426ec4:	ldr	w1, [sp, #16]
  426ec8:	mov	w0, #0x1ee4                	// #7908
  426ecc:	cmp	w1, w0
  426ed0:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426ed4:	ldr	w1, [sp, #16]
  426ed8:	mov	w0, #0x1ed9                	// #7897
  426edc:	cmp	w1, w0
  426ee0:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426ee4:	ldr	w1, [sp, #16]
  426ee8:	mov	w0, #0x1ecc                	// #7884
  426eec:	cmp	w1, w0
  426ef0:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426ef4:	ldr	w1, [sp, #16]
  426ef8:	mov	w0, #0x1e7b                	// #7803
  426efc:	cmp	w1, w0
  426f00:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426f04:	ldr	w1, [sp, #16]
  426f08:	mov	w0, #0x1e72                	// #7794
  426f0c:	cmp	w1, w0
  426f10:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426f14:	ldr	w1, [sp, #16]
  426f18:	mov	w0, #0x1e53                	// #7763
  426f1c:	cmp	w1, w0
  426f20:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426f24:	ldr	w1, [sp, #16]
  426f28:	mov	w0, #0x1e4c                	// #7756
  426f2c:	cmp	w1, w0
  426f30:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426f34:	ldr	w0, [sp, #16]
  426f38:	cmp	w0, #0x231
  426f3c:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426f40:	ldr	w0, [sp, #16]
  426f44:	cmp	w0, #0x20c
  426f48:	b.cs	426fb0 <ferror@plt+0x24640>  // b.hs, b.nlast
  426f4c:	ldr	w0, [sp, #16]
  426f50:	cmp	w0, #0x1dc
  426f54:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426f58:	ldr	w0, [sp, #16]
  426f5c:	cmp	w0, #0x1d1
  426f60:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426f64:	ldr	w0, [sp, #16]
  426f68:	cmp	w0, #0x171
  426f6c:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426f70:	ldr	w0, [sp, #16]
  426f74:	cmp	w0, #0x168
  426f78:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426f7c:	ldr	w0, [sp, #16]
  426f80:	cmp	w0, #0x151
  426f84:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  426f88:	ldr	w0, [sp, #16]
  426f8c:	cmp	w0, #0x14c
  426f90:	b.cs	427068 <ferror@plt+0x246f8>  // b.hs, b.nlast
  426f94:	ldr	w0, [sp, #16]
  426f98:	cmp	w0, #0x75
  426f9c:	b.hi	42704c <ferror@plt+0x246dc>  // b.pmore
  426fa0:	ldr	w0, [sp, #16]
  426fa4:	cmp	w0, #0x4f
  426fa8:	b.cs	427018 <ferror@plt+0x246a8>  // b.hs, b.nlast
  426fac:	b	427070 <ferror@plt+0x24700>
  426fb0:	ldr	w0, [sp, #16]
  426fb4:	sub	w0, w0, #0x20c
  426fb8:	mov	x1, #0x1                   	// #1
  426fbc:	lsl	x1, x1, x0
  426fc0:	mov	x0, #0x3fc0000000          	// #273804165120
  426fc4:	movk	x0, #0xf0f
  426fc8:	and	x0, x1, x0
  426fcc:	cmp	x0, #0x0
  426fd0:	cset	w0, ne  // ne = any
  426fd4:	and	w0, w0, #0xff
  426fd8:	cmp	w0, #0x0
  426fdc:	b.ne	427068 <ferror@plt+0x246f8>  // b.any
  426fe0:	b	427070 <ferror@plt+0x24700>
  426fe4:	ldr	w0, [sp, #16]
  426fe8:	sub	w0, w0, #0xd2
  426fec:	mov	x1, #0x1                   	// #1
  426ff0:	lsl	x1, x1, x0
  426ff4:	mov	x0, #0x79f                 	// #1951
  426ff8:	movk	x0, #0x79f, lsl #32
  426ffc:	and	x0, x1, x0
  427000:	cmp	x0, #0x0
  427004:	cset	w0, ne  // ne = any
  427008:	and	w0, w0, #0xff
  42700c:	cmp	w0, #0x0
  427010:	b.ne	427068 <ferror@plt+0x246f8>  // b.any
  427014:	b	427070 <ferror@plt+0x24700>
  427018:	ldr	w0, [sp, #16]
  42701c:	sub	w0, w0, #0x4f
  427020:	mov	x1, #0x1                   	// #1
  427024:	lsl	x1, x1, x0
  427028:	mov	x0, #0x41                  	// #65
  42702c:	movk	x0, #0x41, lsl #32
  427030:	and	x0, x1, x0
  427034:	cmp	x0, #0x0
  427038:	cset	w0, ne  // ne = any
  42703c:	and	w0, w0, #0xff
  427040:	cmp	w0, #0x0
  427044:	b.ne	427068 <ferror@plt+0x246f8>  // b.any
  427048:	b	427070 <ferror@plt+0x24700>
  42704c:	ldr	w0, [sp, #16]
  427050:	cmp	w0, #0xfc
  427054:	b.hi	427070 <ferror@plt+0x24700>  // b.pmore
  427058:	ldr	w0, [sp, #16]
  42705c:	cmp	w0, #0xd2
  427060:	b.cs	426fe4 <ferror@plt+0x24674>  // b.hs, b.nlast
  427064:	b	427070 <ferror@plt+0x24700>
  427068:	mov	w0, #0x0                   	// #0
  42706c:	b	428550 <ferror@plt+0x25be0>
  427070:	mov	w0, #0x1                   	// #1
  427074:	b	428550 <ferror@plt+0x25be0>
  427078:	ldr	w0, [sp, #16]
  42707c:	cmp	w0, #0x233
  427080:	b.hi	4270e8 <ferror@plt+0x24778>  // b.pmore
  427084:	ldr	w0, [sp, #16]
  427088:	cmp	w0, #0x41
  42708c:	b.cs	4270c0 <ferror@plt+0x24750>  // b.hs, b.nlast
  427090:	b	427114 <ferror@plt+0x247a4>
  427094:	ldr	w1, [sp, #16]
  427098:	mov	w0, #0xffffe1fe            	// #-7682
  42709c:	add	w0, w1, w0
  4270a0:	cmp	w0, #0xf7
  4270a4:	b.hi	427114 <ferror@plt+0x247a4>  // b.pmore
  4270a8:	adrp	x1, 488000 <_obstack_memory_used@@Base+0x18a9c>
  4270ac:	add	x1, x1, #0x524
  4270b0:	ldr	w0, [x1, w0, uxtw #2]
  4270b4:	adr	x1, 4270c0 <ferror@plt+0x24750>
  4270b8:	add	x0, x1, w0, sxtw #2
  4270bc:	br	x0
  4270c0:	ldr	w0, [sp, #16]
  4270c4:	sub	w0, w0, #0x41
  4270c8:	cmp	w0, #0x1f2
  4270cc:	b.hi	427114 <ferror@plt+0x247a4>  // b.pmore
  4270d0:	adrp	x1, 488000 <_obstack_memory_used@@Base+0x18a9c>
  4270d4:	add	x1, x1, #0x904
  4270d8:	ldr	w0, [x1, w0, uxtw #2]
  4270dc:	adr	x1, 4270e8 <ferror@plt+0x24778>
  4270e0:	add	x0, x1, w0, sxtw #2
  4270e4:	br	x0
  4270e8:	ldr	w1, [sp, #16]
  4270ec:	mov	w0, #0x1ef9                	// #7929
  4270f0:	cmp	w1, w0
  4270f4:	b.hi	427114 <ferror@plt+0x247a4>  // b.pmore
  4270f8:	ldr	w1, [sp, #16]
  4270fc:	mov	w0, #0x1e02                	// #7682
  427100:	cmp	w1, w0
  427104:	b.cs	427094 <ferror@plt+0x24724>  // b.hs, b.nlast
  427108:	b	427114 <ferror@plt+0x247a4>
  42710c:	mov	w0, #0x0                   	// #0
  427110:	b	428550 <ferror@plt+0x25be0>
  427114:	mov	w0, #0x1                   	// #1
  427118:	b	428550 <ferror@plt+0x25be0>
  42711c:	ldr	w1, [sp, #16]
  427120:	mov	w0, #0x1ee7                	// #7911
  427124:	cmp	w1, w0
  427128:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  42712c:	ldr	w1, [sp, #16]
  427130:	mov	w0, #0x1ee6                	// #7910
  427134:	cmp	w1, w0
  427138:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  42713c:	ldr	w1, [sp, #16]
  427140:	mov	w0, #0x1e7b                	// #7803
  427144:	cmp	w1, w0
  427148:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  42714c:	ldr	w1, [sp, #16]
  427150:	mov	w0, #0x1e78                	// #7800
  427154:	cmp	w1, w0
  427158:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  42715c:	ldr	w0, [sp, #16]
  427160:	cmp	w0, #0x217
  427164:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  427168:	ldr	w0, [sp, #16]
  42716c:	cmp	w0, #0x214
  427170:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  427174:	ldr	w0, [sp, #16]
  427178:	cmp	w0, #0x1dc
  42717c:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  427180:	ldr	w0, [sp, #16]
  427184:	cmp	w0, #0x1d3
  427188:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  42718c:	ldr	w0, [sp, #16]
  427190:	cmp	w0, #0x171
  427194:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  427198:	ldr	w0, [sp, #16]
  42719c:	cmp	w0, #0x168
  4271a0:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  4271a4:	ldr	w0, [sp, #16]
  4271a8:	cmp	w0, #0xfc
  4271ac:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  4271b0:	ldr	w0, [sp, #16]
  4271b4:	cmp	w0, #0xf9
  4271b8:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  4271bc:	ldr	w0, [sp, #16]
  4271c0:	cmp	w0, #0xdc
  4271c4:	b.hi	4271f4 <ferror@plt+0x24884>  // b.pmore
  4271c8:	ldr	w0, [sp, #16]
  4271cc:	cmp	w0, #0xd9
  4271d0:	b.cs	4271ec <ferror@plt+0x2487c>  // b.hs, b.nlast
  4271d4:	ldr	w0, [sp, #16]
  4271d8:	cmp	w0, #0x55
  4271dc:	b.eq	4271ec <ferror@plt+0x2487c>  // b.none
  4271e0:	ldr	w0, [sp, #16]
  4271e4:	cmp	w0, #0x75
  4271e8:	b.ne	4271f4 <ferror@plt+0x24884>  // b.any
  4271ec:	mov	w0, #0x0                   	// #0
  4271f0:	b	428550 <ferror@plt+0x25be0>
  4271f4:	mov	w0, #0x1                   	// #1
  4271f8:	b	428550 <ferror@plt+0x25be0>
  4271fc:	ldr	w1, [sp, #16]
  427200:	mov	w0, #0x1eb5                	// #7861
  427204:	cmp	w1, w0
  427208:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  42720c:	ldr	w1, [sp, #16]
  427210:	mov	w0, #0x1eae                	// #7854
  427214:	cmp	w1, w0
  427218:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  42721c:	ldr	w1, [sp, #16]
  427220:	mov	w0, #0x1eab                	// #7851
  427224:	cmp	w1, w0
  427228:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  42722c:	ldr	w1, [sp, #16]
  427230:	mov	w0, #0x1ea2                	// #7842
  427234:	cmp	w1, w0
  427238:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  42723c:	ldr	w0, [sp, #16]
  427240:	cmp	w0, #0x227
  427244:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  427248:	ldr	w0, [sp, #16]
  42724c:	cmp	w0, #0x1fa
  427250:	b.cs	4272e8 <ferror@plt+0x24978>  // b.hs, b.nlast
  427254:	ldr	w0, [sp, #16]
  427258:	cmp	w0, #0x1e1
  42725c:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  427260:	ldr	w0, [sp, #16]
  427264:	cmp	w0, #0x1de
  427268:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  42726c:	ldr	w0, [sp, #16]
  427270:	cmp	w0, #0x1ce
  427274:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  427278:	ldr	w0, [sp, #16]
  42727c:	cmp	w0, #0x1cd
  427280:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  427284:	ldr	w0, [sp, #16]
  427288:	cmp	w0, #0x103
  42728c:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  427290:	ldr	w0, [sp, #16]
  427294:	cmp	w0, #0x100
  427298:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  42729c:	ldr	w0, [sp, #16]
  4272a0:	cmp	w0, #0xe5
  4272a4:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  4272a8:	ldr	w0, [sp, #16]
  4272ac:	cmp	w0, #0xe0
  4272b0:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  4272b4:	ldr	w0, [sp, #16]
  4272b8:	cmp	w0, #0xc5
  4272bc:	b.hi	427320 <ferror@plt+0x249b0>  // b.pmore
  4272c0:	ldr	w0, [sp, #16]
  4272c4:	cmp	w0, #0xc0
  4272c8:	b.cs	427318 <ferror@plt+0x249a8>  // b.hs, b.nlast
  4272cc:	ldr	w0, [sp, #16]
  4272d0:	cmp	w0, #0x41
  4272d4:	b.eq	427318 <ferror@plt+0x249a8>  // b.none
  4272d8:	ldr	w0, [sp, #16]
  4272dc:	cmp	w0, #0x61
  4272e0:	b.eq	427318 <ferror@plt+0x249a8>  // b.none
  4272e4:	b	427320 <ferror@plt+0x249b0>
  4272e8:	ldr	w0, [sp, #16]
  4272ec:	sub	w0, w0, #0x1fa
  4272f0:	mov	x1, #0x1                   	// #1
  4272f4:	lsl	x1, x1, x0
  4272f8:	mov	x0, #0x3c3                 	// #963
  4272fc:	movk	x0, #0x3000, lsl #32
  427300:	and	x0, x1, x0
  427304:	cmp	x0, #0x0
  427308:	cset	w0, ne  // ne = any
  42730c:	and	w0, w0, #0xff
  427310:	cmp	w0, #0x0
  427314:	b.eq	427320 <ferror@plt+0x249b0>  // b.none
  427318:	mov	w0, #0x0                   	// #0
  42731c:	b	428550 <ferror@plt+0x25be0>
  427320:	mov	w0, #0x1                   	// #1
  427324:	b	428550 <ferror@plt+0x25be0>
  427328:	ldr	w1, [sp, #16]
  42732c:	mov	w0, #0x1e97                	// #7831
  427330:	cmp	w1, w0
  427334:	b.hi	4273fc <ferror@plt+0x24a8c>  // b.pmore
  427338:	ldr	w1, [sp, #16]
  42733c:	mov	w0, #0x1e60                	// #7776
  427340:	cmp	w1, w0
  427344:	b.cs	42737c <ferror@plt+0x24a0c>  // b.hs, b.nlast
  427348:	ldr	w0, [sp, #16]
  42734c:	cmp	w0, #0x165
  427350:	b.hi	4273fc <ferror@plt+0x24a8c>  // b.pmore
  427354:	ldr	w0, [sp, #16]
  427358:	cmp	w0, #0x15a
  42735c:	b.cs	4273b4 <ferror@plt+0x24a44>  // b.hs, b.nlast
  427360:	ldr	w0, [sp, #16]
  427364:	cmp	w0, #0x54
  427368:	b.hi	4273e4 <ferror@plt+0x24a74>  // b.pmore
  42736c:	ldr	w0, [sp, #16]
  427370:	cmp	w0, #0x53
  427374:	b.cs	4273f4 <ferror@plt+0x24a84>  // b.hs, b.nlast
  427378:	b	4273fc <ferror@plt+0x24a8c>
  42737c:	ldr	w1, [sp, #16]
  427380:	mov	w0, #0xffffe1a0            	// #-7776
  427384:	add	w0, w1, w0
  427388:	mov	x1, #0x1                   	// #1
  42738c:	lsl	x1, x1, x0
  427390:	mov	x0, #0xcf3                 	// #3315
  427394:	movk	x0, #0x80, lsl #48
  427398:	and	x0, x1, x0
  42739c:	cmp	x0, #0x0
  4273a0:	cset	w0, ne  // ne = any
  4273a4:	and	w0, w0, #0xff
  4273a8:	cmp	w0, #0x0
  4273ac:	b.ne	4273f4 <ferror@plt+0x24a84>  // b.any
  4273b0:	b	4273fc <ferror@plt+0x24a8c>
  4273b4:	ldr	w0, [sp, #16]
  4273b8:	sub	w0, w0, #0x15a
  4273bc:	mov	x1, #0x1                   	// #1
  4273c0:	lsl	x1, x1, x0
  4273c4:	mov	x0, #0xccf                 	// #3279
  4273c8:	and	x0, x1, x0
  4273cc:	cmp	x0, #0x0
  4273d0:	cset	w0, ne  // ne = any
  4273d4:	and	w0, w0, #0xff
  4273d8:	cmp	w0, #0x0
  4273dc:	b.ne	4273f4 <ferror@plt+0x24a84>  // b.any
  4273e0:	b	4273fc <ferror@plt+0x24a8c>
  4273e4:	ldr	w0, [sp, #16]
  4273e8:	sub	w0, w0, #0x73
  4273ec:	cmp	w0, #0x1
  4273f0:	b.hi	4273fc <ferror@plt+0x24a8c>  // b.pmore
  4273f4:	mov	w0, #0x0                   	// #0
  4273f8:	b	428550 <ferror@plt+0x25be0>
  4273fc:	mov	w0, #0x1                   	// #1
  427400:	b	428550 <ferror@plt+0x25be0>
  427404:	ldr	w1, [sp, #16]
  427408:	mov	w0, #0x1ec7                	// #7879
  42740c:	cmp	w1, w0
  427410:	b.hi	427534 <ferror@plt+0x24bc4>  // b.pmore
  427414:	ldr	w1, [sp, #16]
  427418:	mov	w0, #0x1eb8                	// #7864
  42741c:	cmp	w1, w0
  427420:	b.cs	42752c <ferror@plt+0x24bbc>  // b.hs, b.nlast
  427424:	ldr	w1, [sp, #16]
  427428:	mov	w0, #0x1e97                	// #7831
  42742c:	cmp	w1, w0
  427430:	b.hi	427534 <ferror@plt+0x24bc4>  // b.pmore
  427434:	ldr	w1, [sp, #16]
  427438:	mov	w0, #0x1e96                	// #7830
  42743c:	cmp	w1, w0
  427440:	b.cs	42752c <ferror@plt+0x24bbc>  // b.hs, b.nlast
  427444:	ldr	w1, [sp, #16]
  427448:	mov	w0, #0x1e71                	// #7793
  42744c:	cmp	w1, w0
  427450:	b.hi	427534 <ferror@plt+0x24bc4>  // b.pmore
  427454:	ldr	w1, [sp, #16]
  427458:	mov	w0, #0x1e58                	// #7768
  42745c:	cmp	w1, w0
  427460:	b.cs	42752c <ferror@plt+0x24bbc>  // b.hs, b.nlast
  427464:	ldr	w1, [sp, #16]
  427468:	mov	w0, #0x1e4b                	// #7755
  42746c:	cmp	w1, w0
  427470:	b.hi	427534 <ferror@plt+0x24bc4>  // b.pmore
  427474:	ldr	w1, [sp, #16]
  427478:	mov	w0, #0x1e44                	// #7748
  42747c:	cmp	w1, w0
  427480:	b.cs	42752c <ferror@plt+0x24bbc>  // b.hs, b.nlast
  427484:	ldr	w0, [sp, #16]
  427488:	cmp	w0, #0x21f
  42748c:	b.hi	427508 <ferror@plt+0x24b98>  // b.pmore
  427490:	ldr	w0, [sp, #16]
  427494:	cmp	w0, #0x43
  427498:	b.cs	4274e0 <ferror@plt+0x24b70>  // b.hs, b.nlast
  42749c:	b	427534 <ferror@plt+0x24bc4>
  4274a0:	ldr	w1, [sp, #16]
  4274a4:	mov	w0, #0xffffe1f6            	// #-7690
  4274a8:	add	w0, w1, w0
  4274ac:	mov	x1, #0x1                   	// #1
  4274b0:	lsl	x1, x1, x0
  4274b4:	mov	x0, #0xff3f                	// #65343
  4274b8:	movk	x0, #0x3fc3, lsl #16
  4274bc:	movk	x0, #0xffc3, lsl #32
  4274c0:	movk	x0, #0xf, lsl #48
  4274c4:	and	x0, x1, x0
  4274c8:	cmp	x0, #0x0
  4274cc:	cset	w0, ne  // ne = any
  4274d0:	and	w0, w0, #0xff
  4274d4:	cmp	w0, #0x0
  4274d8:	b.ne	42752c <ferror@plt+0x24bbc>  // b.any
  4274dc:	b	427534 <ferror@plt+0x24bc4>
  4274e0:	ldr	w0, [sp, #16]
  4274e4:	sub	w0, w0, #0x43
  4274e8:	cmp	w0, #0x1dc
  4274ec:	b.hi	427534 <ferror@plt+0x24bc4>  // b.pmore
  4274f0:	adrp	x1, 489000 <_obstack_memory_used@@Base+0x19a9c>
  4274f4:	add	x1, x1, #0xd0
  4274f8:	ldr	w0, [x1, w0, uxtw #2]
  4274fc:	adr	x1, 427508 <ferror@plt+0x24b98>
  427500:	add	x0, x1, w0, sxtw #2
  427504:	br	x0
  427508:	ldr	w1, [sp, #16]
  42750c:	mov	w0, #0x1e3d                	// #7741
  427510:	cmp	w1, w0
  427514:	b.hi	427534 <ferror@plt+0x24bc4>  // b.pmore
  427518:	ldr	w1, [sp, #16]
  42751c:	mov	w0, #0x1e0a                	// #7690
  427520:	cmp	w1, w0
  427524:	b.cs	4274a0 <ferror@plt+0x24b30>  // b.hs, b.nlast
  427528:	b	427534 <ferror@plt+0x24bc4>
  42752c:	mov	w0, #0x0                   	// #0
  427530:	b	428550 <ferror@plt+0x25be0>
  427534:	mov	w0, #0x1                   	// #1
  427538:	b	428550 <ferror@plt+0x25be0>
  42753c:	ldr	w1, [sp, #16]
  427540:	mov	w0, #0x1ef1                	// #7921
  427544:	cmp	w1, w0
  427548:	b.hi	4276b0 <ferror@plt+0x24d40>  // b.pmore
  42754c:	ldr	w1, [sp, #16]
  427550:	mov	w0, #0x1ea0                	// #7840
  427554:	cmp	w1, w0
  427558:	b.cs	4276a8 <ferror@plt+0x24d38>  // b.hs, b.nlast
  42755c:	ldr	w1, [sp, #16]
  427560:	mov	w0, #0x1e7b                	// #7803
  427564:	cmp	w1, w0
  427568:	b.hi	4276b0 <ferror@plt+0x24d40>  // b.pmore
  42756c:	ldr	w1, [sp, #16]
  427570:	mov	w0, #0x1e72                	// #7794
  427574:	cmp	w1, w0
  427578:	b.cs	4276a8 <ferror@plt+0x24d38>  // b.hs, b.nlast
  42757c:	ldr	w1, [sp, #16]
  427580:	mov	w0, #0x1e53                	// #7763
  427584:	cmp	w1, w0
  427588:	b.hi	4276b0 <ferror@plt+0x24d40>  // b.pmore
  42758c:	ldr	w1, [sp, #16]
  427590:	mov	w0, #0x1e4c                	// #7756
  427594:	cmp	w1, w0
  427598:	b.cs	4276a8 <ferror@plt+0x24d38>  // b.hs, b.nlast
  42759c:	ldr	w1, [sp, #16]
  4275a0:	mov	w0, #0x1e2f                	// #7727
  4275a4:	cmp	w1, w0
  4275a8:	b.hi	4276b0 <ferror@plt+0x24d40>  // b.pmore
  4275ac:	ldr	w1, [sp, #16]
  4275b0:	mov	w0, #0x1e00                	// #7680
  4275b4:	cmp	w1, w0
  4275b8:	b.cs	4275d8 <ferror@plt+0x24c68>  // b.hs, b.nlast
  4275bc:	ldr	w0, [sp, #16]
  4275c0:	cmp	w0, #0x75
  4275c4:	b.hi	42768c <ferror@plt+0x24d1c>  // b.pmore
  4275c8:	ldr	w0, [sp, #16]
  4275cc:	cmp	w0, #0x41
  4275d0:	b.cs	42763c <ferror@plt+0x24ccc>  // b.hs, b.nlast
  4275d4:	b	4276b0 <ferror@plt+0x24d40>
  4275d8:	ldr	w1, [sp, #16]
  4275dc:	mov	w0, #0xffffe200            	// #-7680
  4275e0:	add	w0, w1, w0
  4275e4:	mov	x1, #0x1                   	// #1
  4275e8:	lsl	x1, x1, x0
  4275ec:	mov	x0, #0x3                   	// #3
  4275f0:	movk	x0, #0xff0, lsl #16
  4275f4:	movk	x0, #0xf000, lsl #32
  4275f8:	and	x0, x1, x0
  4275fc:	cmp	x0, #0x0
  427600:	cset	w0, ne  // ne = any
  427604:	and	w0, w0, #0xff
  427608:	cmp	w0, #0x0
  42760c:	b.ne	4276a8 <ferror@plt+0x24d38>  // b.any
  427610:	b	4276b0 <ferror@plt+0x24d40>
  427614:	ldr	w0, [sp, #16]
  427618:	sub	w0, w0, #0xc0
  42761c:	cmp	w0, #0x171
  427620:	b.hi	4276b0 <ferror@plt+0x24d40>  // b.pmore
  427624:	adrp	x1, 489000 <_obstack_memory_used@@Base+0x19a9c>
  427628:	add	x1, x1, #0x844
  42762c:	ldr	w0, [x1, w0, uxtw #2]
  427630:	adr	x1, 42763c <ferror@plt+0x24ccc>
  427634:	add	x0, x1, w0, sxtw #2
  427638:	br	x0
  42763c:	ldr	w0, [sp, #16]
  427640:	sub	w0, w0, #0x41
  427644:	cmp	w0, #0x34
  427648:	cset	w1, hi  // hi = pmore
  42764c:	and	w1, w1, #0xff
  427650:	cmp	w1, #0x0
  427654:	b.ne	4276b0 <ferror@plt+0x24d40>  // b.any
  427658:	mov	x1, #0x1                   	// #1
  42765c:	lsl	x1, x1, x0
  427660:	mov	x0, #0x4111                	// #16657
  427664:	movk	x0, #0x10, lsl #16
  427668:	movk	x0, #0x4111, lsl #32
  42766c:	movk	x0, #0x10, lsl #48
  427670:	and	x0, x1, x0
  427674:	cmp	x0, #0x0
  427678:	cset	w0, ne  // ne = any
  42767c:	and	w0, w0, #0xff
  427680:	cmp	w0, #0x0
  427684:	b.ne	4276a8 <ferror@plt+0x24d38>  // b.any
  427688:	b	4276b0 <ferror@plt+0x24d40>
  42768c:	ldr	w0, [sp, #16]
  427690:	cmp	w0, #0x231
  427694:	b.hi	4276b0 <ferror@plt+0x24d40>  // b.pmore
  427698:	ldr	w0, [sp, #16]
  42769c:	cmp	w0, #0xc0
  4276a0:	b.cs	427614 <ferror@plt+0x24ca4>  // b.hs, b.nlast
  4276a4:	b	4276b0 <ferror@plt+0x24d40>
  4276a8:	mov	w0, #0x0                   	// #0
  4276ac:	b	428550 <ferror@plt+0x25be0>
  4276b0:	mov	w0, #0x1                   	// #1
  4276b4:	b	428550 <ferror@plt+0x25be0>
  4276b8:	ldr	w1, [sp, #16]
  4276bc:	mov	w0, #0x1ee7                	// #7911
  4276c0:	cmp	w1, w0
  4276c4:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  4276c8:	ldr	w1, [sp, #16]
  4276cc:	mov	w0, #0x1ee6                	// #7910
  4276d0:	cmp	w1, w0
  4276d4:	b.cs	42784c <ferror@plt+0x24edc>  // b.hs, b.nlast
  4276d8:	ldr	w1, [sp, #16]
  4276dc:	mov	w0, #0x1ec5                	// #7877
  4276e0:	cmp	w1, w0
  4276e4:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  4276e8:	ldr	w1, [sp, #16]
  4276ec:	mov	w0, #0x1eba                	// #7866
  4276f0:	cmp	w1, w0
  4276f4:	b.cs	42784c <ferror@plt+0x24edc>  // b.hs, b.nlast
  4276f8:	ldr	w1, [sp, #16]
  4276fc:	mov	w0, #0x1e97                	// #7831
  427700:	cmp	w1, w0
  427704:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  427708:	ldr	w1, [sp, #16]
  42770c:	mov	w0, #0x1e6a                	// #7786
  427710:	cmp	w1, w0
  427714:	b.cs	42776c <ferror@plt+0x24dfc>  // b.hs, b.nlast
  427718:	ldr	w1, [sp, #16]
  42771c:	mov	w0, #0x1e45                	// #7749
  427720:	cmp	w1, w0
  427724:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  427728:	ldr	w1, [sp, #16]
  42772c:	mov	w0, #0x1e0a                	// #7690
  427730:	cmp	w1, w0
  427734:	b.cs	4277a8 <ferror@plt+0x24e38>  // b.hs, b.nlast
  427738:	ldr	w0, [sp, #16]
  42773c:	cmp	w0, #0x217
  427740:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  427744:	ldr	w0, [sp, #16]
  427748:	cmp	w0, #0x1f8
  42774c:	b.cs	4277e0 <ferror@plt+0x24e70>  // b.hs, b.nlast
  427750:	ldr	w0, [sp, #16]
  427754:	cmp	w0, #0x171
  427758:	b.hi	42783c <ferror@plt+0x24ecc>  // b.pmore
  42775c:	ldr	w0, [sp, #16]
  427760:	cmp	w0, #0x44
  427764:	b.cs	427814 <ferror@plt+0x24ea4>  // b.hs, b.nlast
  427768:	b	427854 <ferror@plt+0x24ee4>
  42776c:	ldr	w1, [sp, #16]
  427770:	mov	w0, #0xffffe196            	// #-7786
  427774:	add	w0, w1, w0
  427778:	mov	x1, #0x1                   	// #1
  42777c:	lsl	x1, x1, x0
  427780:	mov	x0, #0xc003                	// #49155
  427784:	movk	x0, #0x3, lsl #16
  427788:	movk	x0, #0x2000, lsl #32
  42778c:	and	x0, x1, x0
  427790:	cmp	x0, #0x0
  427794:	cset	w0, ne  // ne = any
  427798:	and	w0, w0, #0xff
  42779c:	cmp	w0, #0x0
  4277a0:	b.ne	42784c <ferror@plt+0x24edc>  // b.any
  4277a4:	b	427854 <ferror@plt+0x24ee4>
  4277a8:	ldr	w1, [sp, #16]
  4277ac:	mov	w0, #0xffffe1f6            	// #-7690
  4277b0:	add	w0, w1, w0
  4277b4:	mov	x1, #0x1                   	// #1
  4277b8:	lsl	x1, x1, x0
  4277bc:	mov	x0, #0x3c03                	// #15363
  4277c0:	movk	x0, #0xc00, lsl #48
  4277c4:	and	x0, x1, x0
  4277c8:	cmp	x0, #0x0
  4277cc:	cset	w0, ne  // ne = any
  4277d0:	and	w0, w0, #0xff
  4277d4:	cmp	w0, #0x0
  4277d8:	b.ne	42784c <ferror@plt+0x24edc>  // b.any
  4277dc:	b	427854 <ferror@plt+0x24ee4>
  4277e0:	ldr	w0, [sp, #16]
  4277e4:	sub	w0, w0, #0x1f8
  4277e8:	mov	x1, #0x1                   	// #1
  4277ec:	lsl	x1, x1, x0
  4277f0:	mov	x0, #0xf003                	// #61443
  4277f4:	movk	x0, #0xf000, lsl #16
  4277f8:	and	x0, x1, x0
  4277fc:	cmp	x0, #0x0
  427800:	cset	w0, ne  // ne = any
  427804:	and	w0, w0, #0xff
  427808:	cmp	w0, #0x0
  42780c:	b.ne	42784c <ferror@plt+0x24edc>  // b.any
  427810:	b	427854 <ferror@plt+0x24ee4>
  427814:	ldr	w0, [sp, #16]
  427818:	sub	w0, w0, #0x44
  42781c:	cmp	w0, #0x12d
  427820:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  427824:	adrp	x1, 489000 <_obstack_memory_used@@Base+0x19a9c>
  427828:	add	x1, x1, #0xe0c
  42782c:	ldr	w0, [x1, w0, uxtw #2]
  427830:	adr	x1, 42783c <ferror@plt+0x24ecc>
  427834:	add	x0, x1, w0, sxtw #2
  427838:	br	x0
  42783c:	ldr	w0, [sp, #16]
  427840:	sub	w0, w0, #0x1d3
  427844:	cmp	w0, #0x9
  427848:	b.hi	427854 <ferror@plt+0x24ee4>  // b.pmore
  42784c:	mov	w0, #0x0                   	// #0
  427850:	b	428550 <ferror@plt+0x25be0>
  427854:	mov	w0, #0x1                   	// #1
  427858:	b	428550 <ferror@plt+0x25be0>
  42785c:	ldr	w1, [sp, #16]
  427860:	mov	w0, #0x1e27                	// #7719
  427864:	cmp	w1, w0
  427868:	b.hi	4278ec <ferror@plt+0x24f7c>  // b.pmore
  42786c:	ldr	w1, [sp, #16]
  427870:	mov	w0, #0x1e26                	// #7718
  427874:	cmp	w1, w0
  427878:	b.cs	4278e4 <ferror@plt+0x24f74>  // b.hs, b.nlast
  42787c:	ldr	w1, [sp, #16]
  427880:	mov	w0, #0x1e23                	// #7715
  427884:	cmp	w1, w0
  427888:	b.hi	4278ec <ferror@plt+0x24f7c>  // b.pmore
  42788c:	ldr	w1, [sp, #16]
  427890:	mov	w0, #0x1e22                	// #7714
  427894:	cmp	w1, w0
  427898:	b.cs	4278e4 <ferror@plt+0x24f74>  // b.hs, b.nlast
  42789c:	ldr	w0, [sp, #16]
  4278a0:	cmp	w0, #0x21f
  4278a4:	b.hi	4278ec <ferror@plt+0x24f7c>  // b.pmore
  4278a8:	ldr	w0, [sp, #16]
  4278ac:	cmp	w0, #0x21e
  4278b0:	b.cs	4278e4 <ferror@plt+0x24f74>  // b.hs, b.nlast
  4278b4:	ldr	w0, [sp, #16]
  4278b8:	cmp	w0, #0x125
  4278bc:	b.hi	4278ec <ferror@plt+0x24f7c>  // b.pmore
  4278c0:	ldr	w0, [sp, #16]
  4278c4:	cmp	w0, #0x124
  4278c8:	b.cs	4278e4 <ferror@plt+0x24f74>  // b.hs, b.nlast
  4278cc:	ldr	w0, [sp, #16]
  4278d0:	cmp	w0, #0x48
  4278d4:	b.eq	4278e4 <ferror@plt+0x24f74>  // b.none
  4278d8:	ldr	w0, [sp, #16]
  4278dc:	cmp	w0, #0x68
  4278e0:	b.ne	4278ec <ferror@plt+0x24f7c>  // b.any
  4278e4:	mov	w0, #0x0                   	// #0
  4278e8:	b	428550 <ferror@plt+0x25be0>
  4278ec:	mov	w0, #0x1                   	// #1
  4278f0:	b	428550 <ferror@plt+0x25be0>
  4278f4:	ldr	w1, [sp, #16]
  4278f8:	mov	w0, #0x1ee7                	// #7911
  4278fc:	cmp	w1, w0
  427900:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427904:	ldr	w1, [sp, #16]
  427908:	mov	w0, #0x1eba                	// #7866
  42790c:	cmp	w1, w0
  427910:	b.cs	427a20 <ferror@plt+0x250b0>  // b.hs, b.nlast
  427914:	ldr	w1, [sp, #16]
  427918:	mov	w0, #0x1e7b                	// #7803
  42791c:	cmp	w1, w0
  427920:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427924:	ldr	w1, [sp, #16]
  427928:	mov	w0, #0x1e78                	// #7800
  42792c:	cmp	w1, w0
  427930:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  427934:	ldr	w1, [sp, #16]
  427938:	mov	w0, #0x1e2f                	// #7727
  42793c:	cmp	w1, w0
  427940:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427944:	ldr	w1, [sp, #16]
  427948:	mov	w0, #0x1e2e                	// #7726
  42794c:	cmp	w1, w0
  427950:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  427954:	ldr	w1, [sp, #16]
  427958:	mov	w0, #0x1e17                	// #7703
  42795c:	cmp	w1, w0
  427960:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427964:	ldr	w1, [sp, #16]
  427968:	mov	w0, #0x1e14                	// #7700
  42796c:	cmp	w1, w0
  427970:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  427974:	ldr	w0, [sp, #16]
  427978:	cmp	w0, #0x217
  42797c:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427980:	ldr	w0, [sp, #16]
  427984:	cmp	w0, #0x214
  427988:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  42798c:	ldr	w0, [sp, #16]
  427990:	cmp	w0, #0x20b
  427994:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427998:	ldr	w0, [sp, #16]
  42799c:	cmp	w0, #0x204
  4279a0:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  4279a4:	ldr	w0, [sp, #16]
  4279a8:	cmp	w0, #0x1dc
  4279ac:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  4279b0:	ldr	w0, [sp, #16]
  4279b4:	cmp	w0, #0x1d3
  4279b8:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  4279bc:	ldr	w0, [sp, #16]
  4279c0:	cmp	w0, #0x1d0
  4279c4:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  4279c8:	ldr	w0, [sp, #16]
  4279cc:	cmp	w0, #0x1cf
  4279d0:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  4279d4:	ldr	w0, [sp, #16]
  4279d8:	cmp	w0, #0x171
  4279dc:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  4279e0:	ldr	w0, [sp, #16]
  4279e4:	cmp	w0, #0x168
  4279e8:	b.cs	427b20 <ferror@plt+0x251b0>  // b.hs, b.nlast
  4279ec:	ldr	w0, [sp, #16]
  4279f0:	cmp	w0, #0x130
  4279f4:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  4279f8:	ldr	w0, [sp, #16]
  4279fc:	cmp	w0, #0xf9
  427a00:	b.cs	427a58 <ferror@plt+0x250e8>  // b.hs, b.nlast
  427a04:	ldr	w0, [sp, #16]
  427a08:	cmp	w0, #0x75
  427a0c:	b.hi	427b04 <ferror@plt+0x25194>  // b.pmore
  427a10:	ldr	w0, [sp, #16]
  427a14:	cmp	w0, #0x45
  427a18:	b.cs	427ac8 <ferror@plt+0x25158>  // b.hs, b.nlast
  427a1c:	b	427b28 <ferror@plt+0x251b8>
  427a20:	ldr	w1, [sp, #16]
  427a24:	mov	w0, #0xffffe146            	// #-7866
  427a28:	add	w0, w1, w0
  427a2c:	mov	x1, #0x1                   	// #1
  427a30:	lsl	x1, x1, x0
  427a34:	mov	x0, #0xcfff                	// #53247
  427a38:	movk	x0, #0x3000, lsl #32
  427a3c:	and	x0, x1, x0
  427a40:	cmp	x0, #0x0
  427a44:	cset	w0, ne  // ne = any
  427a48:	and	w0, w0, #0xff
  427a4c:	cmp	w0, #0x0
  427a50:	b.ne	427b20 <ferror@plt+0x251b0>  // b.any
  427a54:	b	427b28 <ferror@plt+0x251b8>
  427a58:	ldr	w0, [sp, #16]
  427a5c:	sub	w0, w0, #0xf9
  427a60:	mov	x1, #0x1                   	// #1
  427a64:	lsl	x1, x1, x0
  427a68:	mov	x0, #0xf                   	// #15
  427a6c:	movk	x0, #0x7e00, lsl #16
  427a70:	movk	x0, #0x8006, lsl #32
  427a74:	movk	x0, #0x9f, lsl #48
  427a78:	and	x0, x1, x0
  427a7c:	cmp	x0, #0x0
  427a80:	cset	w0, ne  // ne = any
  427a84:	and	w0, w0, #0xff
  427a88:	cmp	w0, #0x0
  427a8c:	b.ne	427b20 <ferror@plt+0x251b0>  // b.any
  427a90:	b	427b28 <ferror@plt+0x251b8>
  427a94:	ldr	w0, [sp, #16]
  427a98:	sub	w0, w0, #0xc8
  427a9c:	mov	x1, #0x1                   	// #1
  427aa0:	lsl	x1, x1, x0
  427aa4:	mov	x0, #0xff000000ff          	// #1095216660735
  427aa8:	movk	x0, #0x1e, lsl #16
  427aac:	and	x0, x1, x0
  427ab0:	cmp	x0, #0x0
  427ab4:	cset	w0, ne  // ne = any
  427ab8:	and	w0, w0, #0xff
  427abc:	cmp	w0, #0x0
  427ac0:	b.ne	427b20 <ferror@plt+0x251b0>  // b.any
  427ac4:	b	427b28 <ferror@plt+0x251b8>
  427ac8:	ldr	w0, [sp, #16]
  427acc:	sub	w0, w0, #0x45
  427ad0:	mov	x1, #0x1                   	// #1
  427ad4:	lsl	x1, x1, x0
  427ad8:	mov	x0, #0x11                  	// #17
  427adc:	movk	x0, #0x1, lsl #16
  427ae0:	movk	x0, #0x11, lsl #32
  427ae4:	movk	x0, #0x1, lsl #48
  427ae8:	and	x0, x1, x0
  427aec:	cmp	x0, #0x0
  427af0:	cset	w0, ne  // ne = any
  427af4:	and	w0, w0, #0xff
  427af8:	cmp	w0, #0x0
  427afc:	b.ne	427b20 <ferror@plt+0x251b0>  // b.any
  427b00:	b	427b28 <ferror@plt+0x251b8>
  427b04:	ldr	w0, [sp, #16]
  427b08:	cmp	w0, #0xef
  427b0c:	b.hi	427b28 <ferror@plt+0x251b8>  // b.pmore
  427b10:	ldr	w0, [sp, #16]
  427b14:	cmp	w0, #0xc8
  427b18:	b.cs	427a94 <ferror@plt+0x25124>  // b.hs, b.nlast
  427b1c:	b	427b28 <ferror@plt+0x251b8>
  427b20:	mov	w0, #0x0                   	// #0
  427b24:	b	428550 <ferror@plt+0x25be0>
  427b28:	mov	w0, #0x1                   	// #1
  427b2c:	b	428550 <ferror@plt+0x25be0>
  427b30:	ldr	w1, [sp, #16]
  427b34:	mov	w0, #0x1e97                	// #7831
  427b38:	cmp	w1, w0
  427b3c:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427b40:	ldr	w1, [sp, #16]
  427b44:	mov	w0, #0x1e6a                	// #7786
  427b48:	cmp	w1, w0
  427b4c:	b.cs	427c2c <ferror@plt+0x252bc>  // b.hs, b.nlast
  427b50:	ldr	w1, [sp, #16]
  427b54:	mov	w0, #0x1e59                	// #7769
  427b58:	cmp	w1, w0
  427b5c:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427b60:	ldr	w1, [sp, #16]
  427b64:	mov	w0, #0x1e23                	// #7715
  427b68:	cmp	w1, w0
  427b6c:	b.cs	427c64 <ferror@plt+0x252f4>  // b.hs, b.nlast
  427b70:	ldr	w1, [sp, #16]
  427b74:	mov	w0, #0x1e0b                	// #7691
  427b78:	cmp	w1, w0
  427b7c:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427b80:	ldr	w1, [sp, #16]
  427b84:	mov	w0, #0x1e0a                	// #7690
  427b88:	cmp	w1, w0
  427b8c:	b.cs	427d9c <ferror@plt+0x2542c>  // b.hs, b.nlast
  427b90:	ldr	w1, [sp, #16]
  427b94:	mov	w0, #0x1e03                	// #7683
  427b98:	cmp	w1, w0
  427b9c:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427ba0:	ldr	w1, [sp, #16]
  427ba4:	mov	w0, #0x1e02                	// #7682
  427ba8:	cmp	w1, w0
  427bac:	b.cs	427d9c <ferror@plt+0x2542c>  // b.hs, b.nlast
  427bb0:	ldr	w0, [sp, #16]
  427bb4:	cmp	w0, #0x21f
  427bb8:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427bbc:	ldr	w0, [sp, #16]
  427bc0:	cmp	w0, #0x1e8
  427bc4:	b.cs	427ca0 <ferror@plt+0x25330>  // b.hs, b.nlast
  427bc8:	ldr	w0, [sp, #16]
  427bcc:	cmp	w0, #0x17e
  427bd0:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427bd4:	ldr	w0, [sp, #16]
  427bd8:	cmp	w0, #0x143
  427bdc:	b.cs	427cdc <ferror@plt+0x2536c>  // b.hs, b.nlast
  427be0:	ldr	w0, [sp, #16]
  427be4:	cmp	w0, #0x13e
  427be8:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427bec:	ldr	w0, [sp, #16]
  427bf0:	cmp	w0, #0x10e
  427bf4:	b.cs	427d18 <ferror@plt+0x253a8>  // b.hs, b.nlast
  427bf8:	ldr	w0, [sp, #16]
  427bfc:	cmp	w0, #0xf1
  427c00:	b.eq	427d9c <ferror@plt+0x2542c>  // b.none
  427c04:	ldr	w0, [sp, #16]
  427c08:	cmp	w0, #0xf1
  427c0c:	b.hi	427da4 <ferror@plt+0x25434>  // b.pmore
  427c10:	ldr	w0, [sp, #16]
  427c14:	cmp	w0, #0x7a
  427c18:	b.hi	427d90 <ferror@plt+0x25420>  // b.pmore
  427c1c:	ldr	w0, [sp, #16]
  427c20:	cmp	w0, #0x42
  427c24:	b.cs	427d54 <ferror@plt+0x253e4>  // b.hs, b.nlast
  427c28:	b	427da4 <ferror@plt+0x25434>
  427c2c:	ldr	w1, [sp, #16]
  427c30:	mov	w0, #0xffffe196            	// #-7786
  427c34:	add	w0, w1, w0
  427c38:	mov	x1, #0x1                   	// #1
  427c3c:	lsl	x1, x1, x0
  427c40:	mov	x0, #0x3                   	// #3
  427c44:	movk	x0, #0x20c0, lsl #32
  427c48:	and	x0, x1, x0
  427c4c:	cmp	x0, #0x0
  427c50:	cset	w0, ne  // ne = any
  427c54:	and	w0, w0, #0xff
  427c58:	cmp	w0, #0x0
  427c5c:	b.ne	427d9c <ferror@plt+0x2542c>  // b.any
  427c60:	b	427da4 <ferror@plt+0x25434>
  427c64:	ldr	w1, [sp, #16]
  427c68:	mov	w0, #0xffffe1dd            	// #-7715
  427c6c:	add	w0, w1, w0
  427c70:	mov	x1, #0x1                   	// #1
  427c74:	lsl	x1, x1, x0
  427c78:	mov	x0, #0x6011                	// #24593
  427c7c:	movk	x0, #0x6, lsl #32
  427c80:	movk	x0, #0x60, lsl #48
  427c84:	and	x0, x1, x0
  427c88:	cmp	x0, #0x0
  427c8c:	cset	w0, ne  // ne = any
  427c90:	and	w0, w0, #0xff
  427c94:	cmp	w0, #0x0
  427c98:	b.ne	427d9c <ferror@plt+0x2542c>  // b.any
  427c9c:	b	427da4 <ferror@plt+0x25434>
  427ca0:	ldr	w0, [sp, #16]
  427ca4:	sub	w0, w0, #0x1e8
  427ca8:	mov	x1, #0x1                   	// #1
  427cac:	lsl	x1, x1, x0
  427cb0:	mov	x0, #0x3                   	// #3
  427cb4:	movk	x0, #0x3, lsl #16
  427cb8:	movk	x0, #0xf00, lsl #32
  427cbc:	movk	x0, #0x80, lsl #48
  427cc0:	and	x0, x1, x0
  427cc4:	cmp	x0, #0x0
  427cc8:	cset	w0, ne  // ne = any
  427ccc:	and	w0, w0, #0xff
  427cd0:	cmp	w0, #0x0
  427cd4:	b.ne	427d9c <ferror@plt+0x2542c>  // b.any
  427cd8:	b	427da4 <ferror@plt+0x25434>
  427cdc:	ldr	w0, [sp, #16]
  427ce0:	sub	w0, w0, #0x143
  427ce4:	mov	x1, #0x1                   	// #1
  427ce8:	lsl	x1, x1, x0
  427cec:	mov	x0, #0x33                  	// #51
  427cf0:	movk	x0, #0x66, lsl #16
  427cf4:	movk	x0, #0x6, lsl #32
  427cf8:	movk	x0, #0xfc0, lsl #48
  427cfc:	and	x0, x1, x0
  427d00:	cmp	x0, #0x0
  427d04:	cset	w0, ne  // ne = any
  427d08:	and	w0, w0, #0xff
  427d0c:	cmp	w0, #0x0
  427d10:	b.ne	427d9c <ferror@plt+0x2542c>  // b.any
  427d14:	b	427da4 <ferror@plt+0x25434>
  427d18:	ldr	w0, [sp, #16]
  427d1c:	sub	w0, w0, #0x10e
  427d20:	mov	x1, #0x1                   	// #1
  427d24:	lsl	x1, x1, x0
  427d28:	mov	x0, #0x3                   	// #3
  427d2c:	movk	x0, #0x80, lsl #16
  427d30:	movk	x0, #0x9800, lsl #32
  427d34:	movk	x0, #0x1, lsl #48
  427d38:	and	x0, x1, x0
  427d3c:	cmp	x0, #0x0
  427d40:	cset	w0, ne  // ne = any
  427d44:	and	w0, w0, #0xff
  427d48:	cmp	w0, #0x0
  427d4c:	b.ne	427d9c <ferror@plt+0x2542c>  // b.any
  427d50:	b	427da4 <ferror@plt+0x25434>
  427d54:	ldr	w0, [sp, #16]
  427d58:	sub	w0, w0, #0x42
  427d5c:	mov	x1, #0x1                   	// #1
  427d60:	lsl	x1, x1, x0
  427d64:	mov	x0, #0x1605                	// #5637
  427d68:	movk	x0, #0x105, lsl #16
  427d6c:	movk	x0, #0x1645, lsl #32
  427d70:	movk	x0, #0x105, lsl #48
  427d74:	and	x0, x1, x0
  427d78:	cmp	x0, #0x0
  427d7c:	cset	w0, ne  // ne = any
  427d80:	and	w0, w0, #0xff
  427d84:	cmp	w0, #0x0
  427d88:	b.ne	427d9c <ferror@plt+0x2542c>  // b.any
  427d8c:	b	427da4 <ferror@plt+0x25434>
  427d90:	ldr	w0, [sp, #16]
  427d94:	cmp	w0, #0xd1
  427d98:	b.ne	427da4 <ferror@plt+0x25434>  // b.any
  427d9c:	mov	w0, #0x0                   	// #0
  427da0:	b	428550 <ferror@plt+0x25be0>
  427da4:	mov	w0, #0x1                   	// #1
  427da8:	b	428550 <ferror@plt+0x25be0>
  427dac:	mov	w0, #0x1                   	// #1
  427db0:	b	428550 <ferror@plt+0x25be0>
  427db4:	ldr	w1, [sp, #16]
  427db8:	mov	w0, #0x1ffe                	// #8190
  427dbc:	cmp	w1, w0
  427dc0:	b.hi	427e6c <ferror@plt+0x254fc>  // b.pmore
  427dc4:	ldr	w1, [sp, #16]
  427dc8:	mov	w0, #0x1f00                	// #7936
  427dcc:	cmp	w1, w0
  427dd0:	b.cs	427e08 <ferror@plt+0x25498>  // b.hs, b.nlast
  427dd4:	ldr	w0, [sp, #16]
  427dd8:	cmp	w0, #0xa8
  427ddc:	b.eq	427e64 <ferror@plt+0x254f4>  // b.none
  427de0:	ldr	w0, [sp, #16]
  427de4:	cmp	w0, #0xa8
  427de8:	b.cc	427e6c <ferror@plt+0x254fc>  // b.lo, b.ul, b.last
  427dec:	ldr	w0, [sp, #16]
  427df0:	cmp	w0, #0x3cb
  427df4:	b.hi	427e6c <ferror@plt+0x254fc>  // b.pmore
  427df8:	ldr	w0, [sp, #16]
  427dfc:	cmp	w0, #0x3b1
  427e00:	b.cs	427e34 <ferror@plt+0x254c4>  // b.hs, b.nlast
  427e04:	b	427e6c <ferror@plt+0x254fc>
  427e08:	ldr	w1, [sp, #16]
  427e0c:	mov	w0, #0xffffe100            	// #-7936
  427e10:	add	w0, w1, w0
  427e14:	cmp	w0, #0xfe
  427e18:	b.hi	427e6c <ferror@plt+0x254fc>  // b.pmore
  427e1c:	adrp	x1, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  427e20:	add	x1, x1, #0x2c4
  427e24:	ldr	w0, [x1, w0, uxtw #2]
  427e28:	adr	x1, 427e34 <ferror@plt+0x254c4>
  427e2c:	add	x0, x1, w0, sxtw #2
  427e30:	br	x0
  427e34:	ldr	w0, [sp, #16]
  427e38:	sub	w0, w0, #0x3b1
  427e3c:	mov	x1, #0x1                   	// #1
  427e40:	lsl	x1, x1, x0
  427e44:	mov	x0, #0x141                 	// #321
  427e48:	movk	x0, #0x710, lsl #16
  427e4c:	and	x0, x1, x0
  427e50:	cmp	x0, #0x0
  427e54:	cset	w0, ne  // ne = any
  427e58:	and	w0, w0, #0xff
  427e5c:	cmp	w0, #0x0
  427e60:	b.eq	427e6c <ferror@plt+0x254fc>  // b.none
  427e64:	mov	w0, #0x0                   	// #0
  427e68:	b	428550 <ferror@plt+0x25be0>
  427e6c:	mov	w0, #0x1                   	// #1
  427e70:	b	428550 <ferror@plt+0x25be0>
  427e74:	ldr	w1, [sp, #16]
  427e78:	mov	w0, #0x1ff6                	// #8182
  427e7c:	cmp	w1, w0
  427e80:	b.eq	427fbc <ferror@plt+0x2564c>  // b.none
  427e84:	ldr	w1, [sp, #16]
  427e88:	mov	w0, #0x1ff6                	// #8182
  427e8c:	cmp	w1, w0
  427e90:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427e94:	ldr	w1, [sp, #16]
  427e98:	mov	w0, #0x1fc6                	// #8134
  427e9c:	cmp	w1, w0
  427ea0:	b.eq	427fbc <ferror@plt+0x2564c>  // b.none
  427ea4:	ldr	w1, [sp, #16]
  427ea8:	mov	w0, #0x1fc6                	// #8134
  427eac:	cmp	w1, w0
  427eb0:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427eb4:	ldr	w1, [sp, #16]
  427eb8:	mov	w0, #0x1fb6                	// #8118
  427ebc:	cmp	w1, w0
  427ec0:	b.eq	427fbc <ferror@plt+0x2564c>  // b.none
  427ec4:	ldr	w1, [sp, #16]
  427ec8:	mov	w0, #0x1fb6                	// #8118
  427ecc:	cmp	w1, w0
  427ed0:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427ed4:	ldr	w1, [sp, #16]
  427ed8:	mov	w0, #0x1f7c                	// #8060
  427edc:	cmp	w1, w0
  427ee0:	b.eq	427fbc <ferror@plt+0x2564c>  // b.none
  427ee4:	ldr	w1, [sp, #16]
  427ee8:	mov	w0, #0x1f7c                	// #8060
  427eec:	cmp	w1, w0
  427ef0:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427ef4:	ldr	w1, [sp, #16]
  427ef8:	mov	w0, #0x1f74                	// #8052
  427efc:	cmp	w1, w0
  427f00:	b.eq	427fbc <ferror@plt+0x2564c>  // b.none
  427f04:	ldr	w1, [sp, #16]
  427f08:	mov	w0, #0x1f74                	// #8052
  427f0c:	cmp	w1, w0
  427f10:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427f14:	ldr	w1, [sp, #16]
  427f18:	mov	w0, #0x1f70                	// #8048
  427f1c:	cmp	w1, w0
  427f20:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427f24:	ldr	w1, [sp, #16]
  427f28:	mov	w0, #0x1f60                	// #8032
  427f2c:	cmp	w1, w0
  427f30:	b.cs	427fbc <ferror@plt+0x2564c>  // b.hs, b.nlast
  427f34:	ldr	w1, [sp, #16]
  427f38:	mov	w0, #0x1f2f                	// #7983
  427f3c:	cmp	w1, w0
  427f40:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427f44:	ldr	w1, [sp, #16]
  427f48:	mov	w0, #0x1f20                	// #7968
  427f4c:	cmp	w1, w0
  427f50:	b.cs	427fbc <ferror@plt+0x2564c>  // b.hs, b.nlast
  427f54:	ldr	w0, [sp, #16]
  427f58:	cmp	w0, #0x3ce
  427f5c:	b.hi	427fa8 <ferror@plt+0x25638>  // b.pmore
  427f60:	ldr	w0, [sp, #16]
  427f64:	cmp	w0, #0x391
  427f68:	b.cc	427fc4 <ferror@plt+0x25654>  // b.lo, b.ul, b.last
  427f6c:	ldr	w0, [sp, #16]
  427f70:	sub	w0, w0, #0x391
  427f74:	mov	x1, #0x1                   	// #1
  427f78:	lsl	x1, x1, x0
  427f7c:	mov	x0, #0x41                  	// #65
  427f80:	movk	x0, #0x2900, lsl #16
  427f84:	movk	x0, #0x41, lsl #32
  427f88:	movk	x0, #0x2100, lsl #48
  427f8c:	and	x0, x1, x0
  427f90:	cmp	x0, #0x0
  427f94:	cset	w0, ne  // ne = any
  427f98:	and	w0, w0, #0xff
  427f9c:	cmp	w0, #0x0
  427fa0:	b.ne	427fbc <ferror@plt+0x2564c>  // b.any
  427fa4:	b	427fc4 <ferror@plt+0x25654>
  427fa8:	ldr	w1, [sp, #16]
  427fac:	mov	w0, #0xffffe100            	// #-7936
  427fb0:	add	w0, w1, w0
  427fb4:	cmp	w0, #0xf
  427fb8:	b.hi	427fc4 <ferror@plt+0x25654>  // b.pmore
  427fbc:	mov	w0, #0x0                   	// #0
  427fc0:	b	428550 <ferror@plt+0x25be0>
  427fc4:	mov	w0, #0x1                   	// #1
  427fc8:	b	428550 <ferror@plt+0x25be0>
  427fcc:	ldr	w0, [sp, #16]
  427fd0:	cmp	w0, #0x627
  427fd4:	b.ne	427fe0 <ferror@plt+0x25670>  // b.any
  427fd8:	mov	w0, #0x0                   	// #0
  427fdc:	b	428550 <ferror@plt+0x25be0>
  427fe0:	mov	w0, #0x1                   	// #1
  427fe4:	b	428550 <ferror@plt+0x25be0>
  427fe8:	ldr	w0, [sp, #16]
  427fec:	cmp	w0, #0x64a
  427ff0:	b.hi	42806c <ferror@plt+0x256fc>  // b.pmore
  427ff4:	ldr	w0, [sp, #16]
  427ff8:	cmp	w0, #0x627
  427ffc:	b.cs	428038 <ferror@plt+0x256c8>  // b.hs, b.nlast
  428000:	b	428090 <ferror@plt+0x25720>
  428004:	ldr	w0, [sp, #16]
  428008:	sub	w0, w0, #0x6c1
  42800c:	mov	x1, #0x1                   	// #1
  428010:	lsl	x1, x1, x0
  428014:	mov	x0, #0x1                   	// #1
  428018:	movk	x0, #0x12, lsl #16
  42801c:	and	x0, x1, x0
  428020:	cmp	x0, #0x0
  428024:	cset	w0, ne  // ne = any
  428028:	and	w0, w0, #0xff
  42802c:	cmp	w0, #0x0
  428030:	b.ne	428088 <ferror@plt+0x25718>  // b.any
  428034:	b	428090 <ferror@plt+0x25720>
  428038:	ldr	w0, [sp, #16]
  42803c:	sub	w0, w0, #0x627
  428040:	mov	x1, #0x1                   	// #1
  428044:	lsl	x1, x1, x0
  428048:	mov	x0, #0x1                   	// #1
  42804c:	movk	x0, #0xa, lsl #32
  428050:	and	x0, x1, x0
  428054:	cmp	x0, #0x0
  428058:	cset	w0, ne  // ne = any
  42805c:	and	w0, w0, #0xff
  428060:	cmp	w0, #0x0
  428064:	b.ne	428088 <ferror@plt+0x25718>  // b.any
  428068:	b	428090 <ferror@plt+0x25720>
  42806c:	ldr	w0, [sp, #16]
  428070:	cmp	w0, #0x6d5
  428074:	b.hi	428090 <ferror@plt+0x25720>  // b.pmore
  428078:	ldr	w0, [sp, #16]
  42807c:	cmp	w0, #0x6c1
  428080:	b.cs	428004 <ferror@plt+0x25694>  // b.hs, b.nlast
  428084:	b	428090 <ferror@plt+0x25720>
  428088:	mov	w0, #0x0                   	// #0
  42808c:	b	428550 <ferror@plt+0x25be0>
  428090:	mov	w0, #0x1                   	// #1
  428094:	b	428550 <ferror@plt+0x25be0>
  428098:	ldr	w0, [sp, #16]
  42809c:	cmp	w0, #0x623
  4280a0:	b.hi	4280b4 <ferror@plt+0x25744>  // b.pmore
  4280a4:	ldr	w0, [sp, #16]
  4280a8:	cmp	w0, #0x622
  4280ac:	b.cs	4280c0 <ferror@plt+0x25750>  // b.hs, b.nlast
  4280b0:	b	4280c8 <ferror@plt+0x25758>
  4280b4:	ldr	w0, [sp, #16]
  4280b8:	cmp	w0, #0x627
  4280bc:	b.ne	4280c8 <ferror@plt+0x25758>  // b.any
  4280c0:	mov	w0, #0x0                   	// #0
  4280c4:	b	428550 <ferror@plt+0x25be0>
  4280c8:	mov	w0, #0x1                   	// #1
  4280cc:	b	428550 <ferror@plt+0x25be0>
  4280d0:	ldr	w0, [sp, #16]
  4280d4:	sub	w0, w0, #0x915
  4280d8:	cmp	w0, #0x1e
  4280dc:	cset	w1, hi  // hi = pmore
  4280e0:	and	w1, w1, #0xff
  4280e4:	cmp	w1, #0x0
  4280e8:	b.ne	42811c <ferror@plt+0x257ac>  // b.any
  4280ec:	mov	x1, #0x1                   	// #1
  4280f0:	lsl	x1, x1, x0
  4280f4:	mov	x0, #0x3087                	// #12423
  4280f8:	movk	x0, #0x4c48, lsl #16
  4280fc:	and	x0, x1, x0
  428100:	cmp	x0, #0x0
  428104:	cset	w0, ne  // ne = any
  428108:	and	w0, w0, #0xff
  42810c:	cmp	w0, #0x0
  428110:	b.eq	42811c <ferror@plt+0x257ac>  // b.none
  428114:	mov	w0, #0x0                   	// #0
  428118:	b	428550 <ferror@plt+0x25be0>
  42811c:	mov	w0, #0x1                   	// #1
  428120:	b	428550 <ferror@plt+0x25be0>
  428124:	ldr	w0, [sp, #16]
  428128:	cmp	w0, #0x9c7
  42812c:	b.ne	428138 <ferror@plt+0x257c8>  // b.any
  428130:	mov	w0, #0x0                   	// #0
  428134:	b	428550 <ferror@plt+0x25be0>
  428138:	mov	w0, #0x1                   	// #1
  42813c:	b	428550 <ferror@plt+0x25be0>
  428140:	ldr	w0, [sp, #16]
  428144:	cmp	w0, #0x9c7
  428148:	b.ne	428154 <ferror@plt+0x257e4>  // b.any
  42814c:	mov	w0, #0x0                   	// #0
  428150:	b	428550 <ferror@plt+0x25be0>
  428154:	mov	w0, #0x1                   	// #1
  428158:	b	428550 <ferror@plt+0x25be0>
  42815c:	ldr	w0, [sp, #16]
  428160:	cmp	w0, #0xb47
  428164:	b.ne	428170 <ferror@plt+0x25800>  // b.any
  428168:	mov	w0, #0x0                   	// #0
  42816c:	b	428550 <ferror@plt+0x25be0>
  428170:	mov	w0, #0x1                   	// #1
  428174:	b	428550 <ferror@plt+0x25be0>
  428178:	ldr	w0, [sp, #16]
  42817c:	cmp	w0, #0xb47
  428180:	b.ne	42818c <ferror@plt+0x2581c>  // b.any
  428184:	mov	w0, #0x0                   	// #0
  428188:	b	428550 <ferror@plt+0x25be0>
  42818c:	mov	w0, #0x1                   	// #1
  428190:	b	428550 <ferror@plt+0x25be0>
  428194:	ldr	w0, [sp, #16]
  428198:	cmp	w0, #0xb47
  42819c:	b.ne	4281a8 <ferror@plt+0x25838>  // b.any
  4281a0:	mov	w0, #0x0                   	// #0
  4281a4:	b	428550 <ferror@plt+0x25be0>
  4281a8:	mov	w0, #0x1                   	// #1
  4281ac:	b	428550 <ferror@plt+0x25be0>
  4281b0:	ldr	w0, [sp, #16]
  4281b4:	sub	w0, w0, #0xbc6
  4281b8:	cmp	w0, #0x1
  4281bc:	b.hi	4281c8 <ferror@plt+0x25858>  // b.pmore
  4281c0:	mov	w0, #0x0                   	// #0
  4281c4:	b	428550 <ferror@plt+0x25be0>
  4281c8:	mov	w0, #0x1                   	// #1
  4281cc:	b	428550 <ferror@plt+0x25be0>
  4281d0:	ldr	w0, [sp, #16]
  4281d4:	cmp	w0, #0xb92
  4281d8:	b.eq	4281e8 <ferror@plt+0x25878>  // b.none
  4281dc:	ldr	w0, [sp, #16]
  4281e0:	cmp	w0, #0xbc6
  4281e4:	b.ne	4281f0 <ferror@plt+0x25880>  // b.any
  4281e8:	mov	w0, #0x0                   	// #0
  4281ec:	b	428550 <ferror@plt+0x25be0>
  4281f0:	mov	w0, #0x1                   	// #1
  4281f4:	b	428550 <ferror@plt+0x25be0>
  4281f8:	ldr	w0, [sp, #16]
  4281fc:	cmp	w0, #0xc46
  428200:	b.ne	42820c <ferror@plt+0x2589c>  // b.any
  428204:	mov	w0, #0x0                   	// #0
  428208:	b	428550 <ferror@plt+0x25be0>
  42820c:	mov	w0, #0x1                   	// #1
  428210:	b	428550 <ferror@plt+0x25be0>
  428214:	ldr	w0, [sp, #16]
  428218:	cmp	w0, #0xcc6
  42821c:	b.ne	428228 <ferror@plt+0x258b8>  // b.any
  428220:	mov	w0, #0x0                   	// #0
  428224:	b	428550 <ferror@plt+0x25be0>
  428228:	mov	w0, #0x1                   	// #1
  42822c:	b	428550 <ferror@plt+0x25be0>
  428230:	ldr	w0, [sp, #16]
  428234:	sub	w0, w0, #0xcbf
  428238:	cmp	w0, #0xb
  42823c:	cset	w1, hi  // hi = pmore
  428240:	and	w1, w1, #0xff
  428244:	cmp	w1, #0x0
  428248:	b.ne	428278 <ferror@plt+0x25908>  // b.any
  42824c:	mov	x1, #0x1                   	// #1
  428250:	lsl	x1, x1, x0
  428254:	mov	x0, #0x881                 	// #2177
  428258:	and	x0, x1, x0
  42825c:	cmp	x0, #0x0
  428260:	cset	w0, ne  // ne = any
  428264:	and	w0, w0, #0xff
  428268:	cmp	w0, #0x0
  42826c:	b.eq	428278 <ferror@plt+0x25908>  // b.none
  428270:	mov	w0, #0x0                   	// #0
  428274:	b	428550 <ferror@plt+0x25be0>
  428278:	mov	w0, #0x1                   	// #1
  42827c:	b	428550 <ferror@plt+0x25be0>
  428280:	ldr	w0, [sp, #16]
  428284:	cmp	w0, #0xcc6
  428288:	b.ne	428294 <ferror@plt+0x25924>  // b.any
  42828c:	mov	w0, #0x0                   	// #0
  428290:	b	428550 <ferror@plt+0x25be0>
  428294:	mov	w0, #0x1                   	// #1
  428298:	b	428550 <ferror@plt+0x25be0>
  42829c:	ldr	w0, [sp, #16]
  4282a0:	sub	w0, w0, #0xd46
  4282a4:	cmp	w0, #0x1
  4282a8:	b.hi	4282b4 <ferror@plt+0x25944>  // b.pmore
  4282ac:	mov	w0, #0x0                   	// #0
  4282b0:	b	428550 <ferror@plt+0x25be0>
  4282b4:	mov	w0, #0x1                   	// #1
  4282b8:	b	428550 <ferror@plt+0x25be0>
  4282bc:	ldr	w0, [sp, #16]
  4282c0:	cmp	w0, #0xd46
  4282c4:	b.ne	4282d0 <ferror@plt+0x25960>  // b.any
  4282c8:	mov	w0, #0x0                   	// #0
  4282cc:	b	428550 <ferror@plt+0x25be0>
  4282d0:	mov	w0, #0x1                   	// #1
  4282d4:	b	428550 <ferror@plt+0x25be0>
  4282d8:	ldr	w0, [sp, #16]
  4282dc:	cmp	w0, #0xdd9
  4282e0:	b.eq	4282f0 <ferror@plt+0x25980>  // b.none
  4282e4:	ldr	w0, [sp, #16]
  4282e8:	cmp	w0, #0xddc
  4282ec:	b.ne	4282f8 <ferror@plt+0x25988>  // b.any
  4282f0:	mov	w0, #0x0                   	// #0
  4282f4:	b	428550 <ferror@plt+0x25be0>
  4282f8:	mov	w0, #0x1                   	// #1
  4282fc:	b	428550 <ferror@plt+0x25be0>
  428300:	ldr	w0, [sp, #16]
  428304:	sub	w0, w0, #0xdd9
  428308:	cmp	w0, #0x1
  42830c:	b.hi	428318 <ferror@plt+0x259a8>  // b.pmore
  428310:	mov	w0, #0x0                   	// #0
  428314:	b	428550 <ferror@plt+0x25be0>
  428318:	mov	w0, #0x1                   	// #1
  42831c:	b	428550 <ferror@plt+0x25be0>
  428320:	ldr	w0, [sp, #16]
  428324:	sub	w0, w0, #0xdd9
  428328:	cmp	w0, #0x1
  42832c:	b.hi	428338 <ferror@plt+0x259c8>  // b.pmore
  428330:	mov	w0, #0x0                   	// #0
  428334:	b	428550 <ferror@plt+0x25be0>
  428338:	mov	w0, #0x1                   	// #1
  42833c:	b	428550 <ferror@plt+0x25be0>
  428340:	ldr	w1, [sp, #16]
  428344:	mov	w0, #0x1025                	// #4133
  428348:	cmp	w1, w0
  42834c:	b.ne	428358 <ferror@plt+0x259e8>  // b.any
  428350:	mov	w0, #0x0                   	// #0
  428354:	b	428550 <ferror@plt+0x25be0>
  428358:	mov	w0, #0x1                   	// #1
  42835c:	b	428550 <ferror@plt+0x25be0>
  428360:	ldr	w1, [sp, #16]
  428364:	mov	w0, #0xffffe4fb            	// #-6917
  428368:	add	w0, w1, w0
  42836c:	cmp	w0, #0x3d
  428370:	cset	w1, hi  // hi = pmore
  428374:	and	w1, w1, #0xff
  428378:	cmp	w1, #0x0
  42837c:	b.ne	4283b0 <ferror@plt+0x25a40>  // b.any
  428380:	mov	x1, #0x1                   	// #1
  428384:	lsl	x1, x1, x0
  428388:	mov	x0, #0x1155                	// #4437
  42838c:	movk	x0, #0x26a0, lsl #48
  428390:	and	x0, x1, x0
  428394:	cmp	x0, #0x0
  428398:	cset	w0, ne  // ne = any
  42839c:	and	w0, w0, #0xff
  4283a0:	cmp	w0, #0x0
  4283a4:	b.eq	4283b0 <ferror@plt+0x25a40>  // b.none
  4283a8:	mov	w0, #0x0                   	// #0
  4283ac:	b	428550 <ferror@plt+0x25be0>
  4283b0:	mov	w0, #0x1                   	// #1
  4283b4:	b	428550 <ferror@plt+0x25be0>
  4283b8:	ldr	w1, [sp, #16]
  4283bc:	mov	w0, #0xffffcfba            	// #-12358
  4283c0:	add	w0, w1, w0
  4283c4:	cmp	w0, #0xb7
  4283c8:	b.hi	4283ec <ferror@plt+0x25a7c>  // b.pmore
  4283cc:	adrp	x1, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4283d0:	add	x1, x1, #0x6c0
  4283d4:	ldr	w0, [x1, w0, uxtw #2]
  4283d8:	adr	x1, 4283e4 <ferror@plt+0x25a74>
  4283dc:	add	x0, x1, w0, sxtw #2
  4283e0:	br	x0
  4283e4:	mov	w0, #0x0                   	// #0
  4283e8:	b	428550 <ferror@plt+0x25be0>
  4283ec:	mov	w0, #0x1                   	// #1
  4283f0:	b	428550 <ferror@plt+0x25be0>
  4283f4:	ldr	w1, [sp, #16]
  4283f8:	mov	w0, #0x307b                	// #12411
  4283fc:	cmp	w1, w0
  428400:	b.hi	428480 <ferror@plt+0x25b10>  // b.pmore
  428404:	ldr	w1, [sp, #16]
  428408:	mov	w0, #0x306f                	// #12399
  42840c:	cmp	w1, w0
  428410:	b.cs	42844c <ferror@plt+0x25adc>  // b.hs, b.nlast
  428414:	b	4284ac <ferror@plt+0x25b3c>
  428418:	ldr	w1, [sp, #16]
  42841c:	mov	w0, #0xffffcf31            	// #-12495
  428420:	add	w0, w1, w0
  428424:	mov	x1, #0x1                   	// #1
  428428:	lsl	x1, x1, x0
  42842c:	mov	x0, #0x1249                	// #4681
  428430:	and	x0, x1, x0
  428434:	cmp	x0, #0x0
  428438:	cset	w0, ne  // ne = any
  42843c:	and	w0, w0, #0xff
  428440:	cmp	w0, #0x0
  428444:	b.ne	4284a4 <ferror@plt+0x25b34>  // b.any
  428448:	b	4284ac <ferror@plt+0x25b3c>
  42844c:	ldr	w1, [sp, #16]
  428450:	mov	w0, #0xffffcf91            	// #-12399
  428454:	add	w0, w1, w0
  428458:	mov	x1, #0x1                   	// #1
  42845c:	lsl	x1, x1, x0
  428460:	mov	x0, #0x1249                	// #4681
  428464:	and	x0, x1, x0
  428468:	cmp	x0, #0x0
  42846c:	cset	w0, ne  // ne = any
  428470:	and	w0, w0, #0xff
  428474:	cmp	w0, #0x0
  428478:	b.ne	4284a4 <ferror@plt+0x25b34>  // b.any
  42847c:	b	4284ac <ferror@plt+0x25b3c>
  428480:	ldr	w1, [sp, #16]
  428484:	mov	w0, #0x30db                	// #12507
  428488:	cmp	w1, w0
  42848c:	b.hi	4284ac <ferror@plt+0x25b3c>  // b.pmore
  428490:	ldr	w1, [sp, #16]
  428494:	mov	w0, #0x30cf                	// #12495
  428498:	cmp	w1, w0
  42849c:	b.cs	428418 <ferror@plt+0x25aa8>  // b.hs, b.nlast
  4284a0:	b	4284ac <ferror@plt+0x25b3c>
  4284a4:	mov	w0, #0x0                   	// #0
  4284a8:	b	428550 <ferror@plt+0x25be0>
  4284ac:	mov	w0, #0x1                   	// #1
  4284b0:	b	428550 <ferror@plt+0x25be0>
  4284b4:	ldr	w1, [sp, #16]
  4284b8:	mov	w0, #0xef67                	// #61287
  4284bc:	movk	w0, #0xfffe, lsl #16
  4284c0:	add	w0, w1, w0
  4284c4:	cmp	w0, #0xc
  4284c8:	cset	w1, hi  // hi = pmore
  4284cc:	and	w1, w1, #0xff
  4284d0:	cmp	w1, #0x0
  4284d4:	b.ne	428504 <ferror@plt+0x25b94>  // b.any
  4284d8:	mov	x1, #0x1                   	// #1
  4284dc:	lsl	x1, x1, x0
  4284e0:	mov	x0, #0x1005                	// #4101
  4284e4:	and	x0, x1, x0
  4284e8:	cmp	x0, #0x0
  4284ec:	cset	w0, ne  // ne = any
  4284f0:	and	w0, w0, #0xff
  4284f4:	cmp	w0, #0x0
  4284f8:	b.eq	428504 <ferror@plt+0x25b94>  // b.none
  4284fc:	mov	w0, #0x0                   	// #0
  428500:	b	428550 <ferror@plt+0x25be0>
  428504:	mov	w0, #0x1                   	// #1
  428508:	b	428550 <ferror@plt+0x25be0>
  42850c:	ldr	w1, [sp, #16]
  428510:	mov	w0, #0xeecf                	// #61135
  428514:	movk	w0, #0xfffe, lsl #16
  428518:	add	w0, w1, w0
  42851c:	cmp	w0, #0x1
  428520:	b.hi	42852c <ferror@plt+0x25bbc>  // b.pmore
  428524:	mov	w0, #0x0                   	// #0
  428528:	b	428550 <ferror@plt+0x25be0>
  42852c:	mov	w0, #0x1                   	// #1
  428530:	b	428550 <ferror@plt+0x25be0>
  428534:	ldr	w3, [sp, #20]
  428538:	adrp	x0, 486000 <_obstack_memory_used@@Base+0x16a9c>
  42853c:	add	x2, x0, #0xa70
  428540:	mov	w1, #0x4                   	// #4
  428544:	ldr	x0, [sp, #24]
  428548:	bl	43086c <ferror@plt+0x2defc>
  42854c:	mov	w0, #0x1                   	// #1
  428550:	ldp	x29, x30, [sp], #32
  428554:	ret
  428558:	stp	x29, x30, [sp, #-80]!
  42855c:	mov	x29, sp
  428560:	str	x0, [sp, #40]
  428564:	str	w1, [sp, #36]
  428568:	str	x2, [sp, #24]
  42856c:	ldr	w1, [sp, #36]
  428570:	mov	w0, #0x10ffff              	// #1114111
  428574:	cmp	w1, w0
  428578:	b.ls	428584 <ferror@plt+0x25c14>  // b.plast
  42857c:	mov	w0, #0x0                   	// #0
  428580:	b	428a24 <ferror@plt+0x260b4>
  428584:	str	wzr, [sp, #76]
  428588:	mov	w0, #0x73c                 	// #1852
  42858c:	str	w0, [sp, #72]
  428590:	ldr	w1, [sp, #72]
  428594:	ldr	w0, [sp, #76]
  428598:	cmp	w1, w0
  42859c:	b.eq	4285fc <ferror@plt+0x25c8c>  // b.none
  4285a0:	ldr	w1, [sp, #76]
  4285a4:	ldr	w0, [sp, #72]
  4285a8:	add	w0, w1, w0
  4285ac:	lsr	w1, w0, #31
  4285b0:	add	w0, w1, w0
  4285b4:	asr	w0, w0, #1
  4285b8:	str	w0, [sp, #60]
  4285bc:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4285c0:	add	x1, x0, #0x88
  4285c4:	ldrsw	x0, [sp, #60]
  4285c8:	lsl	x0, x0, #3
  4285cc:	add	x0, x1, x0
  4285d0:	ldr	w0, [x0, #4]
  4285d4:	ldr	w1, [sp, #36]
  4285d8:	cmp	w1, w0
  4285dc:	b.hi	4285ec <ferror@plt+0x25c7c>  // b.pmore
  4285e0:	ldr	w0, [sp, #60]
  4285e4:	str	w0, [sp, #72]
  4285e8:	b	428590 <ferror@plt+0x25c20>
  4285ec:	ldr	w0, [sp, #60]
  4285f0:	add	w0, w0, #0x1
  4285f4:	str	w0, [sp, #76]
  4285f8:	b	428590 <ferror@plt+0x25c20>
  4285fc:	mov	w0, #0xd                   	// #13
  428600:	strh	w0, [sp, #70]
  428604:	ldr	x0, [sp, #40]
  428608:	ldrb	w0, [x0, #1154]
  42860c:	cmp	w0, #0x0
  428610:	b.eq	428664 <ferror@plt+0x25cf4>  // b.none
  428614:	ldr	x0, [sp, #40]
  428618:	ldrb	w0, [x0, #1164]
  42861c:	cmp	w0, #0x0
  428620:	b.eq	428630 <ferror@plt+0x25cc0>  // b.none
  428624:	mov	w0, #0x8                   	// #8
  428628:	strh	w0, [sp, #70]
  42862c:	b	428664 <ferror@plt+0x25cf4>
  428630:	ldr	x0, [sp, #40]
  428634:	ldrb	w0, [x0, #1152]
  428638:	cmp	w0, #0x0
  42863c:	b.eq	42864c <ferror@plt+0x25cdc>  // b.none
  428640:	mov	w0, #0x1                   	// #1
  428644:	strh	w0, [sp, #70]
  428648:	b	428664 <ferror@plt+0x25cf4>
  42864c:	ldr	x0, [sp, #40]
  428650:	ldrb	w0, [x0, #1120]
  428654:	cmp	w0, #0x0
  428658:	b.eq	428664 <ferror@plt+0x25cf4>  // b.none
  42865c:	mov	w0, #0x4                   	// #4
  428660:	strh	w0, [sp, #70]
  428664:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  428668:	add	x1, x0, #0x88
  42866c:	ldrsw	x0, [sp, #76]
  428670:	lsl	x0, x0, #3
  428674:	add	x0, x1, x0
  428678:	ldrh	w1, [x0]
  42867c:	ldrh	w0, [sp, #70]
  428680:	and	w0, w1, w0
  428684:	and	w0, w0, #0xffff
  428688:	cmp	w0, #0x0
  42868c:	b.ne	428698 <ferror@plt+0x25d28>  // b.any
  428690:	mov	w0, #0x0                   	// #0
  428694:	b	428a24 <ferror@plt+0x260b4>
  428698:	ldr	x0, [sp, #40]
  42869c:	ldrb	w0, [x0, #1164]
  4286a0:	cmp	w0, #0x0
  4286a4:	b.eq	4286b4 <ferror@plt+0x25d44>  // b.none
  4286a8:	mov	w0, #0x10                  	// #16
  4286ac:	strh	w0, [sp, #68]
  4286b0:	b	4286d4 <ferror@plt+0x25d64>
  4286b4:	ldr	x0, [sp, #40]
  4286b8:	ldrb	w0, [x0, #1152]
  4286bc:	cmp	w0, #0x0
  4286c0:	b.eq	4286d0 <ferror@plt+0x25d60>  // b.none
  4286c4:	mov	w0, #0x2                   	// #2
  4286c8:	strh	w0, [sp, #68]
  4286cc:	b	4286d4 <ferror@plt+0x25d64>
  4286d0:	strh	wzr, [sp, #68]
  4286d4:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4286d8:	add	x1, x0, #0x88
  4286dc:	ldrsw	x0, [sp, #76]
  4286e0:	lsl	x0, x0, #3
  4286e4:	add	x0, x1, x0
  4286e8:	ldrb	w0, [x0, #2]
  4286ec:	cmp	w0, #0x0
  4286f0:	b.eq	42872c <ferror@plt+0x25dbc>  // b.none
  4286f4:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4286f8:	add	x1, x0, #0x88
  4286fc:	ldrsw	x0, [sp, #76]
  428700:	lsl	x0, x0, #3
  428704:	add	x0, x1, x0
  428708:	ldrb	w1, [x0, #2]
  42870c:	ldr	x0, [sp, #24]
  428710:	ldrb	w0, [x0, #4]
  428714:	cmp	w1, w0
  428718:	b.cs	42872c <ferror@plt+0x25dbc>  // b.hs, b.nlast
  42871c:	ldr	x0, [sp, #24]
  428720:	mov	w1, #0x3                   	// #3
  428724:	str	w1, [x0, #8]
  428728:	b	4289a0 <ferror@plt+0x26030>
  42872c:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  428730:	add	x1, x0, #0x88
  428734:	ldrsw	x0, [sp, #76]
  428738:	lsl	x0, x0, #3
  42873c:	add	x0, x1, x0
  428740:	ldrh	w0, [x0]
  428744:	and	w0, w0, #0x100
  428748:	cmp	w0, #0x0
  42874c:	b.eq	4288e0 <ferror@plt+0x25f70>  // b.none
  428750:	ldr	x0, [sp, #24]
  428754:	ldr	w0, [x0]
  428758:	str	w0, [sp, #56]
  42875c:	ldr	w1, [sp, #36]
  428760:	mov	w0, #0x1160                	// #4448
  428764:	cmp	w1, w0
  428768:	b.ls	4287b0 <ferror@plt+0x25e40>  // b.plast
  42876c:	ldr	w1, [sp, #36]
  428770:	mov	w0, #0x1175                	// #4469
  428774:	cmp	w1, w0
  428778:	b.hi	4287b0 <ferror@plt+0x25e40>  // b.pmore
  42877c:	ldr	w1, [sp, #56]
  428780:	mov	w0, #0x10ff                	// #4351
  428784:	cmp	w1, w0
  428788:	b.ls	42879c <ferror@plt+0x25e2c>  // b.plast
  42878c:	ldr	w1, [sp, #56]
  428790:	mov	w0, #0x1112                	// #4370
  428794:	cmp	w1, w0
  428798:	b.ls	4287a4 <ferror@plt+0x25e34>  // b.plast
  42879c:	mov	w0, #0x1                   	// #1
  4287a0:	b	4287a8 <ferror@plt+0x25e38>
  4287a4:	mov	w0, #0x0                   	// #0
  4287a8:	strb	w0, [sp, #67]
  4287ac:	b	428858 <ferror@plt+0x25ee8>
  4287b0:	ldr	w1, [sp, #36]
  4287b4:	mov	w0, #0x11a7                	// #4519
  4287b8:	cmp	w1, w0
  4287bc:	b.ls	428844 <ferror@plt+0x25ed4>  // b.plast
  4287c0:	ldr	w1, [sp, #36]
  4287c4:	mov	w0, #0x11c2                	// #4546
  4287c8:	cmp	w1, w0
  4287cc:	b.hi	428844 <ferror@plt+0x25ed4>  // b.pmore
  4287d0:	ldr	w1, [sp, #56]
  4287d4:	mov	w0, #0xabff                	// #44031
  4287d8:	cmp	w1, w0
  4287dc:	b.ls	428830 <ferror@plt+0x25ec0>  // b.plast
  4287e0:	ldr	w1, [sp, #56]
  4287e4:	mov	w0, #0xd7a3                	// #55203
  4287e8:	cmp	w1, w0
  4287ec:	b.hi	428830 <ferror@plt+0x25ec0>  // b.pmore
  4287f0:	ldr	w1, [sp, #56]
  4287f4:	mov	w0, #0xffff5400            	// #-44032
  4287f8:	add	w1, w1, w0
  4287fc:	lsr	w2, w1, #2
  428800:	mov	w0, #0x4925                	// #18725
  428804:	movk	w0, #0x2492, lsl #16
  428808:	umull	x0, w2, w0
  42880c:	lsr	x0, x0, #32
  428810:	mov	w2, w0
  428814:	mov	w0, w2
  428818:	lsl	w0, w0, #3
  42881c:	sub	w0, w0, w2
  428820:	lsl	w0, w0, #2
  428824:	sub	w0, w1, w0
  428828:	cmp	w0, #0x0
  42882c:	b.eq	428838 <ferror@plt+0x25ec8>  // b.none
  428830:	mov	w0, #0x1                   	// #1
  428834:	b	42883c <ferror@plt+0x25ecc>
  428838:	mov	w0, #0x0                   	// #0
  42883c:	strb	w0, [sp, #67]
  428840:	b	428858 <ferror@plt+0x25ee8>
  428844:	ldr	w2, [sp, #56]
  428848:	ldr	w1, [sp, #36]
  42884c:	ldr	x0, [sp, #40]
  428850:	bl	425cd8 <ferror@plt+0x23368>
  428854:	strb	w0, [sp, #67]
  428858:	ldrb	w0, [sp, #67]
  42885c:	eor	w0, w0, #0x1
  428860:	and	w0, w0, #0xff
  428864:	cmp	w0, #0x0
  428868:	b.eq	4289a0 <ferror@plt+0x26030>  // b.none
  42886c:	ldr	w1, [sp, #36]
  428870:	mov	w0, #0x1160                	// #4448
  428874:	cmp	w1, w0
  428878:	b.ls	42888c <ferror@plt+0x25f1c>  // b.plast
  42887c:	ldr	w1, [sp, #36]
  428880:	mov	w0, #0x1175                	// #4469
  428884:	cmp	w1, w0
  428888:	b.ls	4288ac <ferror@plt+0x25f3c>  // b.plast
  42888c:	ldr	w1, [sp, #36]
  428890:	mov	w0, #0x11a7                	// #4519
  428894:	cmp	w1, w0
  428898:	b.ls	4288d0 <ferror@plt+0x25f60>  // b.plast
  42889c:	ldr	w1, [sp, #36]
  4288a0:	mov	w0, #0x11c2                	// #4546
  4288a4:	cmp	w1, w0
  4288a8:	b.hi	4288d0 <ferror@plt+0x25f60>  // b.pmore
  4288ac:	ldr	x0, [sp, #24]
  4288b0:	ldr	w0, [x0, #8]
  4288b4:	mov	w1, #0x2                   	// #2
  4288b8:	cmp	w0, #0x2
  4288bc:	csel	w0, w0, w1, ge  // ge = tcont
  4288c0:	mov	w1, w0
  4288c4:	ldr	x0, [sp, #24]
  4288c8:	str	w1, [x0, #8]
  4288cc:	b	4289a0 <ferror@plt+0x26030>
  4288d0:	ldr	x0, [sp, #24]
  4288d4:	mov	w1, #0x3                   	// #3
  4288d8:	str	w1, [x0, #8]
  4288dc:	b	4289a0 <ferror@plt+0x26030>
  4288e0:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4288e4:	add	x1, x0, #0x88
  4288e8:	ldrsw	x0, [sp, #76]
  4288ec:	lsl	x0, x0, #3
  4288f0:	add	x0, x1, x0
  4288f4:	ldrh	w0, [x0]
  4288f8:	and	w0, w0, #0x80
  4288fc:	cmp	w0, #0x0
  428900:	b.ne	4289a0 <ferror@plt+0x26030>  // b.any
  428904:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  428908:	add	x1, x0, #0x88
  42890c:	ldrsw	x0, [sp, #76]
  428910:	lsl	x0, x0, #3
  428914:	add	x0, x1, x0
  428918:	ldrh	w0, [x0]
  42891c:	and	w0, w0, #0x40
  428920:	cmp	w0, #0x0
  428924:	b.eq	42894c <ferror@plt+0x25fdc>  // b.none
  428928:	ldr	x0, [sp, #24]
  42892c:	ldr	w0, [x0, #8]
  428930:	mov	w1, #0x1                   	// #1
  428934:	cmp	w0, #0x0
  428938:	csel	w0, w0, w1, gt
  42893c:	mov	w1, w0
  428940:	ldr	x0, [sp, #24]
  428944:	str	w1, [x0, #8]
  428948:	b	4289a0 <ferror@plt+0x26030>
  42894c:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  428950:	add	x1, x0, #0x88
  428954:	ldrsw	x0, [sp, #76]
  428958:	lsl	x0, x0, #3
  42895c:	add	x0, x1, x0
  428960:	ldrh	w0, [x0]
  428964:	and	w0, w0, #0x20
  428968:	cmp	w0, #0x0
  42896c:	b.eq	428994 <ferror@plt+0x26024>  // b.none
  428970:	ldr	x0, [sp, #24]
  428974:	ldr	w0, [x0, #8]
  428978:	mov	w1, #0x2                   	// #2
  42897c:	cmp	w0, #0x2
  428980:	csel	w0, w0, w1, ge  // ge = tcont
  428984:	mov	w1, w0
  428988:	ldr	x0, [sp, #24]
  42898c:	str	w1, [x0, #8]
  428990:	b	4289a0 <ferror@plt+0x26030>
  428994:	ldr	x0, [sp, #24]
  428998:	mov	w1, #0x3                   	// #3
  42899c:	str	w1, [x0, #8]
  4289a0:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4289a4:	add	x1, x0, #0x88
  4289a8:	ldrsw	x0, [sp, #76]
  4289ac:	lsl	x0, x0, #3
  4289b0:	add	x0, x1, x0
  4289b4:	ldrb	w0, [x0, #2]
  4289b8:	cmp	w0, #0x0
  4289bc:	b.ne	4289cc <ferror@plt+0x2605c>  // b.any
  4289c0:	ldr	x0, [sp, #24]
  4289c4:	ldr	w1, [sp, #36]
  4289c8:	str	w1, [x0]
  4289cc:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4289d0:	add	x1, x0, #0x88
  4289d4:	ldrsw	x0, [sp, #76]
  4289d8:	lsl	x0, x0, #3
  4289dc:	add	x0, x1, x0
  4289e0:	ldrb	w1, [x0, #2]
  4289e4:	ldr	x0, [sp, #24]
  4289e8:	strb	w1, [x0, #4]
  4289ec:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  4289f0:	add	x1, x0, #0x88
  4289f4:	ldrsw	x0, [sp, #76]
  4289f8:	lsl	x0, x0, #3
  4289fc:	add	x0, x1, x0
  428a00:	ldrh	w1, [x0]
  428a04:	ldrh	w0, [sp, #68]
  428a08:	and	w0, w1, w0
  428a0c:	and	w0, w0, #0xffff
  428a10:	cmp	w0, #0x0
  428a14:	b.eq	428a20 <ferror@plt+0x260b0>  // b.none
  428a18:	mov	w0, #0x2                   	// #2
  428a1c:	b	428a24 <ferror@plt+0x260b4>
  428a20:	mov	w0, #0x1                   	// #1
  428a24:	ldp	x29, x30, [sp], #80
  428a28:	ret
  428a2c:	stp	x29, x30, [sp, #-112]!
  428a30:	mov	x29, sp
  428a34:	str	x0, [sp, #72]
  428a38:	str	x1, [sp, #64]
  428a3c:	str	x2, [sp, #56]
  428a40:	str	w3, [sp, #52]
  428a44:	str	x4, [sp, #40]
  428a48:	str	x5, [sp, #32]
  428a4c:	str	x6, [sp, #24]
  428a50:	str	x7, [sp, #16]
  428a54:	ldr	x0, [sp, #64]
  428a58:	ldr	x0, [x0]
  428a5c:	str	x0, [sp, #96]
  428a60:	ldr	x0, [sp, #96]
  428a64:	sub	x0, x0, #0x2
  428a68:	str	x0, [sp, #88]
  428a6c:	ldr	x0, [sp, #72]
  428a70:	ldrb	w0, [x0, #1120]
  428a74:	cmp	w0, #0x0
  428a78:	b.ne	428aa4 <ferror@plt+0x26134>  // b.any
  428a7c:	ldr	x0, [sp, #72]
  428a80:	ldrb	w0, [x0, #1152]
  428a84:	cmp	w0, #0x0
  428a88:	b.ne	428aa4 <ferror@plt+0x26134>  // b.any
  428a8c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428a90:	add	x2, x0, #0x9a0
  428a94:	mov	w1, #0x0                   	// #0
  428a98:	ldr	x0, [sp, #72]
  428a9c:	bl	43086c <ferror@plt+0x2defc>
  428aa0:	b	428b1c <ferror@plt+0x261ac>
  428aa4:	ldr	x0, [sp, #72]
  428aa8:	ldrsb	w0, [x0, #1198]
  428aac:	cmp	w0, #0x0
  428ab0:	b.le	428adc <ferror@plt+0x2616c>
  428ab4:	ldr	x0, [sp, #72]
  428ab8:	ldrb	w0, [x0, #1120]
  428abc:	cmp	w0, #0x0
  428ac0:	b.ne	428adc <ferror@plt+0x2616c>  // b.any
  428ac4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428ac8:	add	x2, x0, #0x9d8
  428acc:	mov	w1, #0x0                   	// #0
  428ad0:	ldr	x0, [sp, #72]
  428ad4:	bl	43086c <ferror@plt+0x2defc>
  428ad8:	b	428b1c <ferror@plt+0x261ac>
  428adc:	ldr	x0, [sp, #72]
  428ae0:	ldrb	w0, [x0, #1138]
  428ae4:	cmp	w0, #0x0
  428ae8:	b.eq	428b1c <ferror@plt+0x261ac>  // b.none
  428aec:	ldr	w0, [sp, #52]
  428af0:	cmp	w0, #0x0
  428af4:	b.ne	428b1c <ferror@plt+0x261ac>  // b.any
  428af8:	ldr	x0, [sp, #96]
  428afc:	sub	x0, x0, #0x1
  428b00:	ldrb	w0, [x0]
  428b04:	mov	w3, w0
  428b08:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428b0c:	add	x2, x0, #0xa18
  428b10:	mov	w1, #0x6                   	// #6
  428b14:	ldr	x0, [sp, #72]
  428b18:	bl	430908 <ferror@plt+0x2df98>
  428b1c:	ldr	x0, [sp, #96]
  428b20:	sub	x0, x0, #0x1
  428b24:	ldrb	w0, [x0]
  428b28:	cmp	w0, #0x75
  428b2c:	b.ne	428b3c <ferror@plt+0x261cc>  // b.any
  428b30:	mov	w0, #0x4                   	// #4
  428b34:	str	w0, [sp, #104]
  428b38:	b	428b78 <ferror@plt+0x26208>
  428b3c:	ldr	x0, [sp, #96]
  428b40:	sub	x0, x0, #0x1
  428b44:	ldrb	w0, [x0]
  428b48:	cmp	w0, #0x55
  428b4c:	b.ne	428b5c <ferror@plt+0x261ec>  // b.any
  428b50:	mov	w0, #0x8                   	// #8
  428b54:	str	w0, [sp, #104]
  428b58:	b	428b78 <ferror@plt+0x26208>
  428b5c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428b60:	add	x2, x0, #0xa50
  428b64:	mov	w1, #0x4                   	// #4
  428b68:	ldr	x0, [sp, #72]
  428b6c:	bl	43086c <ferror@plt+0x2defc>
  428b70:	mov	w0, #0x4                   	// #4
  428b74:	str	w0, [sp, #104]
  428b78:	str	wzr, [sp, #108]
  428b7c:	ldr	x0, [sp, #96]
  428b80:	ldrb	w0, [x0]
  428b84:	str	w0, [sp, #84]
  428b88:	ldr	w0, [sp, #84]
  428b8c:	and	w1, w0, #0xff
  428b90:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  428b94:	add	x0, x0, #0x498
  428b98:	mov	w1, w1
  428b9c:	ldrh	w0, [x0, x1, lsl #1]
  428ba0:	and	w0, w0, #0x100
  428ba4:	cmp	w0, #0x0
  428ba8:	b.eq	428c6c <ferror@plt+0x262fc>  // b.none
  428bac:	ldr	x0, [sp, #96]
  428bb0:	add	x0, x0, #0x1
  428bb4:	str	x0, [sp, #96]
  428bb8:	ldr	x0, [sp, #16]
  428bbc:	cmp	x0, #0x0
  428bc0:	b.eq	428c00 <ferror@plt+0x26290>  // b.none
  428bc4:	ldr	x0, [sp, #24]
  428bc8:	cmp	x0, #0x0
  428bcc:	b.ne	428be8 <ferror@plt+0x26278>  // b.any
  428bd0:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428bd4:	add	x2, x0, #0xa70
  428bd8:	mov	w1, #0x434                 	// #1076
  428bdc:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428be0:	add	x0, x0, #0xa80
  428be4:	bl	4099a4 <ferror@plt+0x7034>
  428be8:	ldr	x0, [sp, #16]
  428bec:	bl	42af50 <ferror@plt+0x285e0>
  428bf0:	lsr	x0, x0, #32
  428bf4:	mov	w1, w0
  428bf8:	ldr	x0, [sp, #24]
  428bfc:	str	w1, [x0, #4]
  428c00:	ldr	w0, [sp, #108]
  428c04:	lsl	w0, w0, #4
  428c08:	ldr	w1, [sp, #84]
  428c0c:	and	w1, w1, #0xff
  428c10:	mov	w3, w1
  428c14:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  428c18:	add	x2, x1, #0x378
  428c1c:	sxtw	x1, w3
  428c20:	ldrb	w1, [x2, x1]
  428c24:	add	w0, w0, w1
  428c28:	str	w0, [sp, #108]
  428c2c:	ldr	w0, [sp, #104]
  428c30:	sub	w0, w0, #0x1
  428c34:	str	w0, [sp, #104]
  428c38:	ldr	w0, [sp, #104]
  428c3c:	cmp	w0, #0x0
  428c40:	b.eq	428c5c <ferror@plt+0x262ec>  // b.none
  428c44:	ldr	x1, [sp, #96]
  428c48:	ldr	x0, [sp, #56]
  428c4c:	cmp	x1, x0
  428c50:	b.cs	428c5c <ferror@plt+0x262ec>  // b.hs, b.nlast
  428c54:	mov	w0, #0x1                   	// #1
  428c58:	b	428c60 <ferror@plt+0x262f0>
  428c5c:	mov	w0, #0x0                   	// #0
  428c60:	cmp	w0, #0x0
  428c64:	b.eq	428c70 <ferror@plt+0x26300>  // b.none
  428c68:	b	428b7c <ferror@plt+0x2620c>
  428c6c:	nop
  428c70:	ldr	w0, [sp, #104]
  428c74:	cmp	w0, #0x0
  428c78:	b.eq	428c98 <ferror@plt+0x26328>  // b.none
  428c7c:	ldr	w0, [sp, #52]
  428c80:	cmp	w0, #0x0
  428c84:	b.eq	428c98 <ferror@plt+0x26328>  // b.none
  428c88:	ldr	x0, [sp, #32]
  428c8c:	str	wzr, [x0]
  428c90:	mov	w0, #0x0                   	// #0
  428c94:	b	428ea8 <ferror@plt+0x26538>
  428c98:	ldr	x0, [sp, #64]
  428c9c:	ldr	x1, [sp, #96]
  428ca0:	str	x1, [x0]
  428ca4:	ldr	w0, [sp, #104]
  428ca8:	cmp	w0, #0x0
  428cac:	b.eq	428ce4 <ferror@plt+0x26374>  // b.none
  428cb0:	ldr	x1, [sp, #96]
  428cb4:	ldr	x0, [sp, #88]
  428cb8:	sub	x0, x1, x0
  428cbc:	ldr	x4, [sp, #88]
  428cc0:	mov	w3, w0
  428cc4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428cc8:	add	x2, x0, #0xa98
  428ccc:	mov	w1, #0x3                   	// #3
  428cd0:	ldr	x0, [sp, #72]
  428cd4:	bl	43086c <ferror@plt+0x2defc>
  428cd8:	mov	w0, #0x1                   	// #1
  428cdc:	str	w0, [sp, #108]
  428ce0:	b	428e98 <ferror@plt+0x26528>
  428ce4:	ldr	w0, [sp, #108]
  428ce8:	cmp	w0, #0x9f
  428cec:	b.hi	428d24 <ferror@plt+0x263b4>  // b.pmore
  428cf0:	ldr	x0, [sp, #72]
  428cf4:	ldrb	w0, [x0, #1120]
  428cf8:	cmp	w0, #0x0
  428cfc:	b.ne	428d24 <ferror@plt+0x263b4>  // b.any
  428d00:	ldr	w0, [sp, #108]
  428d04:	cmp	w0, #0x24
  428d08:	b.eq	428d24 <ferror@plt+0x263b4>  // b.none
  428d0c:	ldr	w0, [sp, #108]
  428d10:	cmp	w0, #0x40
  428d14:	b.eq	428d24 <ferror@plt+0x263b4>  // b.none
  428d18:	ldr	w0, [sp, #108]
  428d1c:	cmp	w0, #0x60
  428d20:	b.ne	428d50 <ferror@plt+0x263e0>  // b.any
  428d24:	ldr	w0, [sp, #108]
  428d28:	cmp	w0, #0x0
  428d2c:	b.lt	428d50 <ferror@plt+0x263e0>  // b.tstop
  428d30:	ldr	w1, [sp, #108]
  428d34:	mov	w0, #0xd7ff                	// #55295
  428d38:	cmp	w1, w0
  428d3c:	b.ls	428d84 <ferror@plt+0x26414>  // b.plast
  428d40:	ldr	w1, [sp, #108]
  428d44:	mov	w0, #0xdfff                	// #57343
  428d48:	cmp	w1, w0
  428d4c:	b.hi	428d84 <ferror@plt+0x26414>  // b.pmore
  428d50:	ldr	x1, [sp, #96]
  428d54:	ldr	x0, [sp, #88]
  428d58:	sub	x0, x1, x0
  428d5c:	ldr	x4, [sp, #88]
  428d60:	mov	w3, w0
  428d64:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428d68:	add	x2, x0, #0xac8
  428d6c:	mov	w1, #0x3                   	// #3
  428d70:	ldr	x0, [sp, #72]
  428d74:	bl	43086c <ferror@plt+0x2defc>
  428d78:	mov	w0, #0x1                   	// #1
  428d7c:	str	w0, [sp, #108]
  428d80:	b	428e98 <ferror@plt+0x26528>
  428d84:	ldr	w0, [sp, #52]
  428d88:	cmp	w0, #0x0
  428d8c:	b.eq	428e00 <ferror@plt+0x26490>  // b.none
  428d90:	ldr	w0, [sp, #108]
  428d94:	cmp	w0, #0x24
  428d98:	b.ne	428e00 <ferror@plt+0x26490>  // b.any
  428d9c:	ldr	x0, [sp, #72]
  428da0:	ldrb	w0, [x0, #1146]
  428da4:	cmp	w0, #0x0
  428da8:	b.eq	428e00 <ferror@plt+0x26490>  // b.none
  428dac:	ldr	x0, [sp, #72]
  428db0:	ldrb	w0, [x0, #1148]
  428db4:	cmp	w0, #0x0
  428db8:	b.eq	428de8 <ferror@plt+0x26478>  // b.none
  428dbc:	ldr	x0, [sp, #72]
  428dc0:	ldrb	w0, [x0, #18]
  428dc4:	cmp	w0, #0x0
  428dc8:	b.ne	428de8 <ferror@plt+0x26478>  // b.any
  428dcc:	ldr	x0, [sp, #72]
  428dd0:	strb	wzr, [x0, #1148]
  428dd4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428dd8:	add	x2, x0, #0xaf0
  428ddc:	mov	w1, #0x2                   	// #2
  428de0:	ldr	x0, [sp, #72]
  428de4:	bl	43086c <ferror@plt+0x2defc>
  428de8:	ldr	x0, [sp, #40]
  428dec:	ldr	w1, [sp, #108]
  428df0:	str	w1, [x0]
  428df4:	ldr	x0, [sp, #40]
  428df8:	strb	wzr, [x0, #4]
  428dfc:	b	428e98 <ferror@plt+0x26528>
  428e00:	ldr	w0, [sp, #52]
  428e04:	cmp	w0, #0x0
  428e08:	b.eq	428e98 <ferror@plt+0x26528>  // b.none
  428e0c:	ldr	x2, [sp, #40]
  428e10:	ldr	w1, [sp, #108]
  428e14:	ldr	x0, [sp, #72]
  428e18:	bl	428558 <ferror@plt+0x25be8>
  428e1c:	str	w0, [sp, #80]
  428e20:	ldr	w0, [sp, #80]
  428e24:	cmp	w0, #0x0
  428e28:	b.ne	428e58 <ferror@plt+0x264e8>  // b.any
  428e2c:	ldr	x1, [sp, #96]
  428e30:	ldr	x0, [sp, #88]
  428e34:	sub	x0, x1, x0
  428e38:	ldr	x4, [sp, #88]
  428e3c:	mov	w3, w0
  428e40:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428e44:	add	x2, x0, #0xb10
  428e48:	mov	w1, #0x3                   	// #3
  428e4c:	ldr	x0, [sp, #72]
  428e50:	bl	43086c <ferror@plt+0x2defc>
  428e54:	b	428e98 <ferror@plt+0x26528>
  428e58:	ldr	w0, [sp, #80]
  428e5c:	cmp	w0, #0x2
  428e60:	b.ne	428e98 <ferror@plt+0x26528>  // b.any
  428e64:	ldr	w0, [sp, #52]
  428e68:	cmp	w0, #0x1
  428e6c:	b.ne	428e98 <ferror@plt+0x26528>  // b.any
  428e70:	ldr	x1, [sp, #96]
  428e74:	ldr	x0, [sp, #88]
  428e78:	sub	x0, x1, x0
  428e7c:	ldr	x4, [sp, #88]
  428e80:	mov	w3, w0
  428e84:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428e88:	add	x2, x0, #0xb48
  428e8c:	mov	w1, #0x3                   	// #3
  428e90:	ldr	x0, [sp, #72]
  428e94:	bl	43086c <ferror@plt+0x2defc>
  428e98:	ldr	x0, [sp, #32]
  428e9c:	ldr	w1, [sp, #108]
  428ea0:	str	w1, [x0]
  428ea4:	mov	w0, #0x1                   	// #1
  428ea8:	ldp	x29, x30, [sp], #112
  428eac:	ret
  428eb0:	stp	x29, x30, [sp, #-160]!
  428eb4:	mov	x29, sp
  428eb8:	str	x19, [sp, #16]
  428ebc:	str	x0, [sp, #88]
  428ec0:	str	x1, [sp, #80]
  428ec4:	str	x2, [sp, #72]
  428ec8:	str	x3, [sp, #64]
  428ecc:	mov	x19, x4
  428ed0:	str	x5, [sp, #56]
  428ed4:	str	x6, [sp, #48]
  428ed8:	str	x7, [sp, #40]
  428edc:	add	x0, sp, #0x88
  428ee0:	str	x0, [sp, #128]
  428ee4:	mov	x0, #0x6                   	// #6
  428ee8:	str	x0, [sp, #120]
  428eec:	str	wzr, [sp, #104]
  428ef0:	strb	wzr, [sp, #108]
  428ef4:	str	wzr, [sp, #112]
  428ef8:	ldr	x0, [sp, #48]
  428efc:	cmp	x0, #0x0
  428f00:	cset	w0, ne  // ne = any
  428f04:	and	w0, w0, #0xff
  428f08:	mov	w1, w0
  428f0c:	ldr	x0, [sp, #40]
  428f10:	cmp	x0, #0x0
  428f14:	cset	w0, ne  // ne = any
  428f18:	and	w0, w0, #0xff
  428f1c:	cmp	w1, w0
  428f20:	b.eq	428f3c <ferror@plt+0x265cc>  // b.none
  428f24:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428f28:	add	x2, x0, #0xb90
  428f2c:	mov	w1, #0x48d                 	// #1165
  428f30:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428f34:	add	x0, x0, #0xa80
  428f38:	bl	4099a4 <ferror@plt+0x7034>
  428f3c:	ldr	x0, [sp, #80]
  428f40:	add	x0, x0, #0x1
  428f44:	str	x0, [sp, #80]
  428f48:	ldr	x0, [sp, #48]
  428f4c:	cmp	x0, #0x0
  428f50:	b.eq	428f64 <ferror@plt+0x265f4>  // b.none
  428f54:	ldr	x0, [sp, #48]
  428f58:	bl	42af50 <ferror@plt+0x285e0>
  428f5c:	lsr	x0, x0, #32
  428f60:	str	w0, [sp, #60]
  428f64:	add	x3, sp, #0x38
  428f68:	add	x2, sp, #0x90
  428f6c:	add	x1, sp, #0x68
  428f70:	add	x0, sp, #0x50
  428f74:	ldr	x7, [sp, #48]
  428f78:	mov	x6, x3
  428f7c:	mov	x5, x2
  428f80:	mov	x4, x1
  428f84:	mov	w3, #0x0                   	// #0
  428f88:	ldr	x2, [sp, #72]
  428f8c:	mov	x1, x0
  428f90:	ldr	x0, [sp, #88]
  428f94:	bl	428a2c <ferror@plt+0x260bc>
  428f98:	ldr	w0, [sp, #144]
  428f9c:	add	x2, sp, #0x78
  428fa0:	add	x1, sp, #0x80
  428fa4:	bl	42451c <ferror@plt+0x21bac>
  428fa8:	str	w0, [sp, #152]
  428fac:	ldr	w0, [sp, #152]
  428fb0:	cmp	w0, #0x0
  428fb4:	b.eq	428fe0 <ferror@plt+0x26670>  // b.none
  428fb8:	bl	4028c0 <__errno_location@plt>
  428fbc:	mov	x1, x0
  428fc0:	ldr	w0, [sp, #152]
  428fc4:	str	w0, [x1]
  428fc8:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  428fcc:	add	x2, x0, #0xba0
  428fd0:	mov	w1, #0x3                   	// #3
  428fd4:	ldr	x0, [sp, #88]
  428fd8:	bl	430fb8 <ferror@plt+0x2e648>
  428fdc:	b	429090 <ferror@plt+0x26720>
  428fe0:	ldr	x0, [sp, #64]
  428fe4:	cmp	x0, #0x0
  428fe8:	b.eq	429040 <ferror@plt+0x266d0>  // b.none
  428fec:	ldr	x4, [x19]
  428ff0:	ldr	x5, [x19, #8]
  428ff4:	ldr	x0, [sp, #120]
  428ff8:	mov	x1, #0x6                   	// #6
  428ffc:	sub	x1, x1, x0
  429000:	add	x0, sp, #0x88
  429004:	ldr	x3, [sp, #64]
  429008:	mov	x2, x1
  42900c:	mov	x1, x0
  429010:	mov	x0, x5
  429014:	blr	x4
  429018:	and	w0, w0, #0xff
  42901c:	eor	w0, w0, #0x1
  429020:	and	w0, w0, #0xff
  429024:	cmp	w0, #0x0
  429028:	b.eq	429040 <ferror@plt+0x266d0>  // b.none
  42902c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429030:	add	x2, x0, #0xbc8
  429034:	mov	w1, #0x3                   	// #3
  429038:	ldr	x0, [sp, #88]
  42903c:	bl	430fb8 <ferror@plt+0x2e648>
  429040:	ldr	x0, [sp, #48]
  429044:	cmp	x0, #0x0
  429048:	b.eq	429090 <ferror@plt+0x26720>  // b.none
  42904c:	ldr	x0, [sp, #120]
  429050:	mov	w1, w0
  429054:	mov	w0, #0x6                   	// #6
  429058:	sub	w0, w0, w1
  42905c:	str	w0, [sp, #148]
  429060:	str	wzr, [sp, #156]
  429064:	ldr	w1, [sp, #156]
  429068:	ldr	w0, [sp, #148]
  42906c:	cmp	w1, w0
  429070:	b.ge	429090 <ferror@plt+0x26720>  // b.tcont
  429074:	ldr	x1, [sp, #56]
  429078:	ldr	x0, [sp, #40]
  42907c:	bl	425b88 <ferror@plt+0x23218>
  429080:	ldr	w0, [sp, #156]
  429084:	add	w0, w0, #0x1
  429088:	str	w0, [sp, #156]
  42908c:	b	429064 <ferror@plt+0x266f4>
  429090:	ldr	x0, [sp, #80]
  429094:	ldr	x19, [sp, #16]
  429098:	ldp	x29, x30, [sp], #160
  42909c:	ret
  4290a0:	stp	x29, x30, [sp, #-128]!
  4290a4:	mov	x29, sp
  4290a8:	str	x19, [sp, #16]
  4290ac:	str	x0, [sp, #56]
  4290b0:	str	w1, [sp, #52]
  4290b4:	str	x2, [sp, #40]
  4290b8:	mov	x19, x3
  4290bc:	ldr	w0, [x19, #16]
  4290c0:	sxtw	x0, w0
  4290c4:	str	x0, [sp, #112]
  4290c8:	ldr	x0, [sp, #56]
  4290cc:	ldr	x0, [x0, #1216]
  4290d0:	ldr	x1, [sp, #112]
  4290d4:	cmp	x1, x0
  4290d8:	b.eq	429224 <ferror@plt+0x268b4>  // b.none
  4290dc:	ldr	x0, [sp, #56]
  4290e0:	ldrb	w0, [x0, #1242]
  4290e4:	strb	w0, [sp, #111]
  4290e8:	ldr	x0, [sp, #56]
  4290ec:	ldr	x0, [x0, #1216]
  4290f0:	str	x0, [sp, #96]
  4290f4:	ldr	x0, [sp, #96]
  4290f8:	bl	425c88 <ferror@plt+0x23318>
  4290fc:	str	x0, [sp, #88]
  429100:	ldr	x1, [sp, #112]
  429104:	ldr	x0, [sp, #96]
  429108:	udiv	x0, x1, x0
  42910c:	str	x0, [sp, #80]
  429110:	ldr	x0, [sp, #40]
  429114:	ldr	x0, [x0, #16]
  429118:	str	x0, [sp, #72]
  42911c:	ldr	x0, [sp, #40]
  429120:	ldr	x1, [x0, #16]
  429124:	ldr	x0, [sp, #80]
  429128:	add	x1, x1, x0
  42912c:	ldr	x0, [sp, #40]
  429130:	ldr	x0, [x0, #8]
  429134:	cmp	x1, x0
  429138:	b.ls	429178 <ferror@plt+0x26808>  // b.plast
  42913c:	ldr	x0, [sp, #40]
  429140:	ldr	x0, [x0, #8]
  429144:	add	x1, x0, #0x100
  429148:	ldr	x0, [sp, #40]
  42914c:	str	x1, [x0, #8]
  429150:	ldr	x0, [sp, #40]
  429154:	ldr	x2, [x0]
  429158:	ldr	x0, [sp, #40]
  42915c:	ldr	x0, [x0, #8]
  429160:	mov	x1, x0
  429164:	mov	x0, x2
  429168:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42916c:	mov	x1, x0
  429170:	ldr	x0, [sp, #40]
  429174:	str	x1, [x0]
  429178:	str	xzr, [sp, #120]
  42917c:	ldr	x1, [sp, #120]
  429180:	ldr	x0, [sp, #80]
  429184:	cmp	x1, x0
  429188:	b.cs	429208 <ferror@plt+0x26898>  // b.hs, b.nlast
  42918c:	ldr	x0, [sp, #88]
  429190:	mov	w1, w0
  429194:	ldr	w0, [sp, #52]
  429198:	and	w0, w0, w1
  42919c:	str	w0, [sp, #68]
  4291a0:	ldr	x0, [sp, #96]
  4291a4:	mov	w1, w0
  4291a8:	ldr	w0, [sp, #52]
  4291ac:	lsr	w0, w0, w1
  4291b0:	str	w0, [sp, #52]
  4291b4:	ldr	x0, [sp, #40]
  4291b8:	ldr	x1, [x0]
  4291bc:	ldrb	w0, [sp, #111]
  4291c0:	cmp	w0, #0x0
  4291c4:	b.eq	4291dc <ferror@plt+0x2686c>  // b.none
  4291c8:	ldr	x2, [sp, #80]
  4291cc:	ldr	x0, [sp, #120]
  4291d0:	sub	x0, x2, x0
  4291d4:	sub	x0, x0, #0x1
  4291d8:	b	4291e0 <ferror@plt+0x26870>
  4291dc:	ldr	x0, [sp, #120]
  4291e0:	ldr	x2, [sp, #72]
  4291e4:	add	x0, x0, x2
  4291e8:	add	x0, x1, x0
  4291ec:	ldr	w1, [sp, #68]
  4291f0:	and	w1, w1, #0xff
  4291f4:	strb	w1, [x0]
  4291f8:	ldr	x0, [sp, #120]
  4291fc:	add	x0, x0, #0x1
  429200:	str	x0, [sp, #120]
  429204:	b	42917c <ferror@plt+0x2680c>
  429208:	ldr	x0, [sp, #40]
  42920c:	ldr	x1, [x0, #16]
  429210:	ldr	x0, [sp, #80]
  429214:	add	x1, x1, x0
  429218:	ldr	x0, [sp, #40]
  42921c:	str	x1, [x0, #16]
  429220:	b	4292a8 <ferror@plt+0x26938>
  429224:	ldr	x0, [sp, #40]
  429228:	ldr	x0, [x0, #16]
  42922c:	add	x1, x0, #0x1
  429230:	ldr	x0, [sp, #40]
  429234:	ldr	x0, [x0, #8]
  429238:	cmp	x1, x0
  42923c:	b.ls	42927c <ferror@plt+0x2690c>  // b.plast
  429240:	ldr	x0, [sp, #40]
  429244:	ldr	x0, [x0, #8]
  429248:	add	x1, x0, #0x100
  42924c:	ldr	x0, [sp, #40]
  429250:	str	x1, [x0, #8]
  429254:	ldr	x0, [sp, #40]
  429258:	ldr	x2, [x0]
  42925c:	ldr	x0, [sp, #40]
  429260:	ldr	x0, [x0, #8]
  429264:	mov	x1, x0
  429268:	mov	x0, x2
  42926c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  429270:	mov	x1, x0
  429274:	ldr	x0, [sp, #40]
  429278:	str	x1, [x0]
  42927c:	ldr	x0, [sp, #40]
  429280:	ldr	x1, [x0]
  429284:	ldr	x0, [sp, #40]
  429288:	ldr	x0, [x0, #16]
  42928c:	add	x3, x0, #0x1
  429290:	ldr	x2, [sp, #40]
  429294:	str	x3, [x2, #16]
  429298:	add	x0, x1, x0
  42929c:	ldr	w1, [sp, #52]
  4292a0:	and	w1, w1, #0xff
  4292a4:	strb	w1, [x0]
  4292a8:	nop
  4292ac:	ldr	x19, [sp, #16]
  4292b0:	ldp	x29, x30, [sp], #128
  4292b4:	ret
  4292b8:	stp	x29, x30, [sp, #-176]!
  4292bc:	mov	x29, sp
  4292c0:	str	x19, [sp, #16]
  4292c4:	str	x0, [sp, #120]
  4292c8:	str	x1, [sp, #112]
  4292cc:	str	x2, [sp, #104]
  4292d0:	str	x3, [sp, #96]
  4292d4:	mov	x19, x4
  4292d8:	str	x5, [sp, #88]
  4292dc:	str	x6, [sp, #80]
  4292e0:	str	x7, [sp, #72]
  4292e4:	str	wzr, [sp, #172]
  4292e8:	str	wzr, [sp, #168]
  4292ec:	str	wzr, [sp, #164]
  4292f0:	ldr	w0, [x19, #16]
  4292f4:	sxtw	x0, w0
  4292f8:	str	x0, [sp, #152]
  4292fc:	ldr	x0, [sp, #152]
  429300:	bl	425c88 <ferror@plt+0x23318>
  429304:	str	x0, [sp, #144]
  429308:	ldr	x0, [sp, #80]
  42930c:	cmp	x0, #0x0
  429310:	cset	w0, ne  // ne = any
  429314:	and	w0, w0, #0xff
  429318:	mov	w1, w0
  42931c:	ldr	x0, [sp, #72]
  429320:	cmp	x0, #0x0
  429324:	cset	w0, ne  // ne = any
  429328:	and	w0, w0, #0xff
  42932c:	cmp	w1, w0
  429330:	b.eq	42934c <ferror@plt+0x269dc>  // b.none
  429334:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429338:	add	x2, x0, #0xbf8
  42933c:	mov	w1, #0x4f9                 	// #1273
  429340:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429344:	add	x0, x0, #0xa80
  429348:	bl	4099a4 <ferror@plt+0x7034>
  42934c:	ldr	x0, [sp, #120]
  429350:	ldrb	w0, [x0, #1138]
  429354:	cmp	w0, #0x0
  429358:	b.eq	429370 <ferror@plt+0x26a00>  // b.none
  42935c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429360:	add	x2, x0, #0xc08
  429364:	mov	w1, #0x6                   	// #6
  429368:	ldr	x0, [sp, #120]
  42936c:	bl	430908 <ferror@plt+0x2df98>
  429370:	ldr	x0, [sp, #112]
  429374:	add	x0, x0, #0x1
  429378:	str	x0, [sp, #112]
  42937c:	ldr	x0, [sp, #80]
  429380:	cmp	x0, #0x0
  429384:	b.eq	429398 <ferror@plt+0x26a28>  // b.none
  429388:	ldr	x0, [sp, #80]
  42938c:	bl	42af50 <ferror@plt+0x285e0>
  429390:	lsr	x0, x0, #32
  429394:	str	w0, [sp, #92]
  429398:	ldr	x1, [sp, #112]
  42939c:	ldr	x0, [sp, #104]
  4293a0:	cmp	x1, x0
  4293a4:	b.cs	429450 <ferror@plt+0x26ae0>  // b.hs, b.nlast
  4293a8:	ldr	x0, [sp, #112]
  4293ac:	ldrb	w0, [x0]
  4293b0:	str	w0, [sp, #140]
  4293b4:	ldr	w0, [sp, #140]
  4293b8:	and	w0, w0, #0xff
  4293bc:	mov	w2, w0
  4293c0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4293c4:	add	x1, x0, #0x378
  4293c8:	sxtw	x0, w2
  4293cc:	ldrb	w0, [x1, x0]
  4293d0:	cmp	w0, #0x63
  4293d4:	b.eq	42944c <ferror@plt+0x26adc>  // b.none
  4293d8:	ldr	x0, [sp, #112]
  4293dc:	add	x0, x0, #0x1
  4293e0:	str	x0, [sp, #112]
  4293e4:	ldr	x0, [sp, #80]
  4293e8:	cmp	x0, #0x0
  4293ec:	b.eq	429400 <ferror@plt+0x26a90>  // b.none
  4293f0:	ldr	x0, [sp, #80]
  4293f4:	bl	42af50 <ferror@plt+0x285e0>
  4293f8:	lsr	x0, x0, #32
  4293fc:	str	w0, [sp, #92]
  429400:	ldr	w0, [sp, #172]
  429404:	and	w0, w0, #0xf0000000
  429408:	ldr	w1, [sp, #168]
  42940c:	orr	w0, w1, w0
  429410:	str	w0, [sp, #168]
  429414:	ldr	w0, [sp, #172]
  429418:	lsl	w0, w0, #4
  42941c:	ldr	w1, [sp, #140]
  429420:	and	w1, w1, #0xff
  429424:	mov	w3, w1
  429428:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  42942c:	add	x2, x1, #0x378
  429430:	sxtw	x1, w3
  429434:	ldrb	w1, [x2, x1]
  429438:	add	w0, w0, w1
  42943c:	str	w0, [sp, #172]
  429440:	mov	w0, #0x1                   	// #1
  429444:	str	w0, [sp, #164]
  429448:	b	429398 <ferror@plt+0x26a28>
  42944c:	nop
  429450:	ldr	w0, [sp, #164]
  429454:	cmp	w0, #0x0
  429458:	b.ne	429478 <ferror@plt+0x26b08>  // b.any
  42945c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429460:	add	x2, x0, #0xc40
  429464:	mov	w1, #0x3                   	// #3
  429468:	ldr	x0, [sp, #120]
  42946c:	bl	43086c <ferror@plt+0x2defc>
  429470:	ldr	x0, [sp, #112]
  429474:	b	429528 <ferror@plt+0x26bb8>
  429478:	ldr	w1, [sp, #172]
  42947c:	ldr	w2, [sp, #172]
  429480:	ldr	x0, [sp, #144]
  429484:	and	x0, x2, x0
  429488:	cmp	x1, x0
  42948c:	cset	w0, ne  // ne = any
  429490:	and	w0, w0, #0xff
  429494:	mov	w1, w0
  429498:	ldr	w0, [sp, #168]
  42949c:	orr	w0, w1, w0
  4294a0:	cmp	w0, #0x0
  4294a4:	b.eq	4294d0 <ferror@plt+0x26b60>  // b.none
  4294a8:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4294ac:	add	x2, x0, #0xc68
  4294b0:	mov	w1, #0x2                   	// #2
  4294b4:	ldr	x0, [sp, #120]
  4294b8:	bl	43086c <ferror@plt+0x2defc>
  4294bc:	ldr	x0, [sp, #144]
  4294c0:	mov	w1, w0
  4294c4:	ldr	w0, [sp, #172]
  4294c8:	and	w0, w0, w1
  4294cc:	str	w0, [sp, #172]
  4294d0:	ldr	x0, [sp, #96]
  4294d4:	cmp	x0, #0x0
  4294d8:	b.eq	42950c <ferror@plt+0x26b9c>  // b.none
  4294dc:	add	x2, sp, #0x20
  4294e0:	mov	x3, x19
  4294e4:	ldp	x0, x1, [x3]
  4294e8:	stp	x0, x1, [x2]
  4294ec:	ldr	x0, [x3, #16]
  4294f0:	str	x0, [x2, #16]
  4294f4:	add	x0, sp, #0x20
  4294f8:	mov	x3, x0
  4294fc:	ldr	x2, [sp, #96]
  429500:	ldr	w1, [sp, #172]
  429504:	ldr	x0, [sp, #120]
  429508:	bl	4290a0 <ferror@plt+0x26730>
  42950c:	ldr	x0, [sp, #72]
  429510:	cmp	x0, #0x0
  429514:	b.eq	429524 <ferror@plt+0x26bb4>  // b.none
  429518:	ldr	x1, [sp, #88]
  42951c:	ldr	x0, [sp, #72]
  429520:	bl	425b88 <ferror@plt+0x23218>
  429524:	ldr	x0, [sp, #112]
  429528:	ldr	x19, [sp, #16]
  42952c:	ldp	x29, x30, [sp], #176
  429530:	ret
  429534:	stp	x29, x30, [sp, #-176]!
  429538:	mov	x29, sp
  42953c:	str	x19, [sp, #16]
  429540:	str	x0, [sp, #120]
  429544:	str	x1, [sp, #112]
  429548:	str	x2, [sp, #104]
  42954c:	str	x3, [sp, #96]
  429550:	mov	x19, x4
  429554:	str	x5, [sp, #88]
  429558:	str	x6, [sp, #80]
  42955c:	str	x7, [sp, #72]
  429560:	str	xzr, [sp, #168]
  429564:	str	wzr, [sp, #164]
  429568:	ldr	w0, [x19, #16]
  42956c:	sxtw	x0, w0
  429570:	str	x0, [sp, #152]
  429574:	ldr	x0, [sp, #152]
  429578:	bl	425c88 <ferror@plt+0x23318>
  42957c:	str	x0, [sp, #144]
  429580:	strb	wzr, [sp, #163]
  429584:	ldr	x0, [sp, #80]
  429588:	cmp	x0, #0x0
  42958c:	cset	w0, ne  // ne = any
  429590:	and	w0, w0, #0xff
  429594:	mov	w1, w0
  429598:	ldr	x0, [sp, #72]
  42959c:	cmp	x0, #0x0
  4295a0:	cset	w0, ne  // ne = any
  4295a4:	and	w0, w0, #0xff
  4295a8:	cmp	w1, w0
  4295ac:	b.eq	4295c8 <ferror@plt+0x26c58>  // b.none
  4295b0:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4295b4:	add	x2, x0, #0xc90
  4295b8:	mov	w1, #0x540                 	// #1344
  4295bc:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4295c0:	add	x0, x0, #0xa80
  4295c4:	bl	4099a4 <ferror@plt+0x7034>
  4295c8:	ldr	x1, [sp, #112]
  4295cc:	ldr	x0, [sp, #104]
  4295d0:	cmp	x1, x0
  4295d4:	b.cs	4295f4 <ferror@plt+0x26c84>  // b.hs, b.nlast
  4295d8:	ldr	x0, [sp, #168]
  4295dc:	add	x1, x0, #0x1
  4295e0:	str	x1, [sp, #168]
  4295e4:	cmp	x0, #0x2
  4295e8:	b.hi	4295f4 <ferror@plt+0x26c84>  // b.pmore
  4295ec:	mov	w0, #0x1                   	// #1
  4295f0:	b	4295f8 <ferror@plt+0x26c88>
  4295f4:	mov	w0, #0x0                   	// #0
  4295f8:	cmp	w0, #0x0
  4295fc:	b.eq	429684 <ferror@plt+0x26d14>  // b.none
  429600:	ldr	x0, [sp, #112]
  429604:	ldrb	w0, [x0]
  429608:	str	w0, [sp, #140]
  42960c:	ldr	w0, [sp, #140]
  429610:	cmp	w0, #0x2f
  429614:	b.ls	429684 <ferror@plt+0x26d14>  // b.plast
  429618:	ldr	w0, [sp, #140]
  42961c:	cmp	w0, #0x37
  429620:	b.hi	429684 <ferror@plt+0x26d14>  // b.pmore
  429624:	ldr	x0, [sp, #112]
  429628:	add	x0, x0, #0x1
  42962c:	str	x0, [sp, #112]
  429630:	ldr	x0, [sp, #80]
  429634:	cmp	x0, #0x0
  429638:	b.eq	42964c <ferror@plt+0x26cdc>  // b.none
  42963c:	ldr	x0, [sp, #80]
  429640:	bl	42af50 <ferror@plt+0x285e0>
  429644:	lsr	x0, x0, #32
  429648:	str	w0, [sp, #92]
  42964c:	ldrb	w1, [sp, #163]
  429650:	ldr	w0, [sp, #164]
  429654:	and	w0, w0, #0xe0000000
  429658:	orr	w0, w1, w0
  42965c:	cmp	w0, #0x0
  429660:	cset	w0, ne  // ne = any
  429664:	strb	w0, [sp, #163]
  429668:	ldr	w0, [sp, #164]
  42966c:	lsl	w1, w0, #3
  429670:	ldr	w0, [sp, #140]
  429674:	add	w0, w1, w0
  429678:	sub	w0, w0, #0x30
  42967c:	str	w0, [sp, #164]
  429680:	b	4295c8 <ferror@plt+0x26c58>
  429684:	ldr	w1, [sp, #164]
  429688:	ldr	w2, [sp, #164]
  42968c:	ldr	x0, [sp, #144]
  429690:	and	x0, x2, x0
  429694:	cmp	x1, x0
  429698:	b.eq	4296c4 <ferror@plt+0x26d54>  // b.none
  42969c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4296a0:	add	x2, x0, #0xca0
  4296a4:	mov	w1, #0x2                   	// #2
  4296a8:	ldr	x0, [sp, #120]
  4296ac:	bl	43086c <ferror@plt+0x2defc>
  4296b0:	ldr	x0, [sp, #144]
  4296b4:	mov	w1, w0
  4296b8:	ldr	w0, [sp, #164]
  4296bc:	and	w0, w0, w1
  4296c0:	str	w0, [sp, #164]
  4296c4:	ldr	x0, [sp, #96]
  4296c8:	cmp	x0, #0x0
  4296cc:	b.eq	429700 <ferror@plt+0x26d90>  // b.none
  4296d0:	add	x2, sp, #0x20
  4296d4:	mov	x3, x19
  4296d8:	ldp	x0, x1, [x3]
  4296dc:	stp	x0, x1, [x2]
  4296e0:	ldr	x0, [x3, #16]
  4296e4:	str	x0, [x2, #16]
  4296e8:	add	x0, sp, #0x20
  4296ec:	mov	x3, x0
  4296f0:	ldr	x2, [sp, #96]
  4296f4:	ldr	w1, [sp, #164]
  4296f8:	ldr	x0, [sp, #120]
  4296fc:	bl	4290a0 <ferror@plt+0x26730>
  429700:	ldr	x0, [sp, #72]
  429704:	cmp	x0, #0x0
  429708:	b.eq	429718 <ferror@plt+0x26da8>  // b.none
  42970c:	ldr	x1, [sp, #88]
  429710:	ldr	x0, [sp, #72]
  429714:	bl	425b88 <ferror@plt+0x23218>
  429718:	ldr	x0, [sp, #112]
  42971c:	ldr	x19, [sp, #16]
  429720:	ldp	x29, x30, [sp], #176
  429724:	ret
  429728:	stp	x29, x30, [sp, #-160]!
  42972c:	mov	x29, sp
  429730:	str	x19, [sp, #16]
  429734:	str	x0, [sp, #104]
  429738:	str	x1, [sp, #96]
  42973c:	str	x2, [sp, #88]
  429740:	str	x3, [sp, #80]
  429744:	mov	x19, x4
  429748:	str	x5, [sp, #72]
  42974c:	str	x6, [sp, #64]
  429750:	ldr	x0, [sp, #72]
  429754:	cmp	x0, #0x0
  429758:	b.eq	429768 <ferror@plt+0x26df8>  // b.none
  42975c:	ldr	x0, [sp, #72]
  429760:	bl	42af50 <ferror@plt+0x285e0>
  429764:	str	x0, [sp, #144]
  429768:	ldr	x0, [sp, #96]
  42976c:	ldrb	w0, [x0]
  429770:	strb	w0, [sp, #159]
  429774:	ldrb	w0, [sp, #159]
  429778:	sub	w0, w0, #0x22
  42977c:	cmp	w0, #0x59
  429780:	b.hi	42992c <ferror@plt+0x26fbc>  // b.pmore
  429784:	adrp	x1, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429788:	add	x1, x1, #0xdb0
  42978c:	ldr	w0, [x1, w0, uxtw #2]
  429790:	adr	x1, 42979c <ferror@plt+0x26e2c>
  429794:	add	x0, x1, w0, sxtw #2
  429798:	br	x0
  42979c:	add	x2, sp, #0x20
  4297a0:	mov	x3, x19
  4297a4:	ldp	x0, x1, [x3]
  4297a8:	stp	x0, x1, [x2]
  4297ac:	ldr	x0, [x3, #16]
  4297b0:	str	x0, [x2, #16]
  4297b4:	add	x0, sp, #0x20
  4297b8:	ldr	x7, [sp, #64]
  4297bc:	ldr	x6, [sp, #72]
  4297c0:	ldr	x5, [sp, #144]
  4297c4:	mov	x4, x0
  4297c8:	ldr	x3, [sp, #80]
  4297cc:	ldr	x2, [sp, #88]
  4297d0:	ldr	x1, [sp, #96]
  4297d4:	ldr	x0, [sp, #104]
  4297d8:	bl	428eb0 <ferror@plt+0x26540>
  4297dc:	b	429a3c <ferror@plt+0x270cc>
  4297e0:	add	x2, sp, #0x20
  4297e4:	mov	x3, x19
  4297e8:	ldp	x0, x1, [x3]
  4297ec:	stp	x0, x1, [x2]
  4297f0:	ldr	x0, [x3, #16]
  4297f4:	str	x0, [x2, #16]
  4297f8:	add	x0, sp, #0x20
  4297fc:	ldr	x7, [sp, #64]
  429800:	ldr	x6, [sp, #72]
  429804:	ldr	x5, [sp, #144]
  429808:	mov	x4, x0
  42980c:	ldr	x3, [sp, #80]
  429810:	ldr	x2, [sp, #88]
  429814:	ldr	x1, [sp, #96]
  429818:	ldr	x0, [sp, #104]
  42981c:	bl	4292b8 <ferror@plt+0x26948>
  429820:	b	429a3c <ferror@plt+0x270cc>
  429824:	add	x2, sp, #0x20
  429828:	mov	x3, x19
  42982c:	ldp	x0, x1, [x3]
  429830:	stp	x0, x1, [x2]
  429834:	ldr	x0, [x3, #16]
  429838:	str	x0, [x2, #16]
  42983c:	add	x0, sp, #0x20
  429840:	ldr	x7, [sp, #64]
  429844:	ldr	x6, [sp, #72]
  429848:	ldr	x5, [sp, #144]
  42984c:	mov	x4, x0
  429850:	ldr	x3, [sp, #80]
  429854:	ldr	x2, [sp, #88]
  429858:	ldr	x1, [sp, #96]
  42985c:	ldr	x0, [sp, #104]
  429860:	bl	429534 <ferror@plt+0x26bc4>
  429864:	b	429a3c <ferror@plt+0x270cc>
  429868:	ldr	x0, [sp, #104]
  42986c:	ldrb	w0, [x0, #1154]
  429870:	cmp	w0, #0x0
  429874:	b.eq	4299bc <ferror@plt+0x2704c>  // b.none
  429878:	b	42992c <ferror@plt+0x26fbc>
  42987c:	mov	w0, #0x8                   	// #8
  429880:	strb	w0, [sp, #159]
  429884:	b	4299c0 <ferror@plt+0x27050>
  429888:	mov	w0, #0xc                   	// #12
  42988c:	strb	w0, [sp, #159]
  429890:	b	4299c0 <ferror@plt+0x27050>
  429894:	mov	w0, #0xa                   	// #10
  429898:	strb	w0, [sp, #159]
  42989c:	b	4299c0 <ferror@plt+0x27050>
  4298a0:	mov	w0, #0xd                   	// #13
  4298a4:	strb	w0, [sp, #159]
  4298a8:	b	4299c0 <ferror@plt+0x27050>
  4298ac:	mov	w0, #0x9                   	// #9
  4298b0:	strb	w0, [sp, #159]
  4298b4:	b	4299c0 <ferror@plt+0x27050>
  4298b8:	mov	w0, #0xb                   	// #11
  4298bc:	strb	w0, [sp, #159]
  4298c0:	b	4299c0 <ferror@plt+0x27050>
  4298c4:	ldr	x0, [sp, #104]
  4298c8:	ldrb	w0, [x0, #1138]
  4298cc:	cmp	w0, #0x0
  4298d0:	b.eq	4298e8 <ferror@plt+0x26f78>  // b.none
  4298d4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4298d8:	add	x2, x0, #0xcd0
  4298dc:	mov	w1, #0x6                   	// #6
  4298e0:	ldr	x0, [sp, #104]
  4298e4:	bl	430908 <ferror@plt+0x2df98>
  4298e8:	mov	w0, #0x7                   	// #7
  4298ec:	strb	w0, [sp, #159]
  4298f0:	b	4299c0 <ferror@plt+0x27050>
  4298f4:	ldr	x0, [sp, #104]
  4298f8:	ldrb	w0, [x0, #1154]
  4298fc:	cmp	w0, #0x0
  429900:	b.eq	429920 <ferror@plt+0x26fb0>  // b.none
  429904:	ldrb	w0, [sp, #159]
  429908:	mov	w3, w0
  42990c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429910:	add	x2, x0, #0xd08
  429914:	mov	w1, #0x2                   	// #2
  429918:	ldr	x0, [sp, #104]
  42991c:	bl	43086c <ferror@plt+0x2defc>
  429920:	mov	w0, #0x1b                  	// #27
  429924:	strb	w0, [sp, #159]
  429928:	b	4299c0 <ferror@plt+0x27050>
  42992c:	ldrb	w0, [sp, #159]
  429930:	mov	w1, w0
  429934:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  429938:	add	x0, x0, #0x498
  42993c:	sxtw	x1, w1
  429940:	ldrh	w0, [x0, x1, lsl #1]
  429944:	mov	w1, w0
  429948:	mov	w0, #0xac                  	// #172
  42994c:	and	w0, w1, w0
  429950:	cmp	w0, #0x0
  429954:	b.eq	429978 <ferror@plt+0x27008>  // b.none
  429958:	ldrb	w0, [sp, #159]
  42995c:	mov	w3, w0
  429960:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429964:	add	x2, x0, #0xd30
  429968:	mov	w1, #0x2                   	// #2
  42996c:	ldr	x0, [sp, #104]
  429970:	bl	43086c <ferror@plt+0x2defc>
  429974:	b	4299c0 <ferror@plt+0x27050>
  429978:	ldrb	w0, [sp, #159]
  42997c:	add	x3, sp, #0x70
  429980:	mov	w2, w0
  429984:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429988:	add	x1, x0, #0xd50
  42998c:	mov	x0, x3
  429990:	bl	4023d0 <sprintf@plt>
  429994:	add	x0, sp, #0x70
  429998:	mov	x3, x0
  42999c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4299a0:	add	x2, x0, #0xd58
  4299a4:	mov	w1, #0x2                   	// #2
  4299a8:	ldr	x0, [sp, #104]
  4299ac:	bl	43086c <ferror@plt+0x2defc>
  4299b0:	b	4299c0 <ferror@plt+0x27050>
  4299b4:	nop
  4299b8:	b	4299c0 <ferror@plt+0x27050>
  4299bc:	nop
  4299c0:	ldr	x0, [sp, #80]
  4299c4:	cmp	x0, #0x0
  4299c8:	b.eq	429a0c <ferror@plt+0x2709c>  // b.none
  4299cc:	ldr	x4, [x19]
  4299d0:	ldr	x0, [x19, #8]
  4299d4:	add	x1, sp, #0x9f
  4299d8:	ldr	x3, [sp, #80]
  4299dc:	mov	x2, #0x1                   	// #1
  4299e0:	blr	x4
  4299e4:	and	w0, w0, #0xff
  4299e8:	eor	w0, w0, #0x1
  4299ec:	and	w0, w0, #0xff
  4299f0:	cmp	w0, #0x0
  4299f4:	b.eq	429a0c <ferror@plt+0x2709c>  // b.none
  4299f8:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  4299fc:	add	x2, x0, #0xd78
  429a00:	mov	w1, #0x3                   	// #3
  429a04:	ldr	x0, [sp, #104]
  429a08:	bl	430fb8 <ferror@plt+0x2e648>
  429a0c:	ldr	x0, [sp, #72]
  429a10:	cmp	x0, #0x0
  429a14:	b.eq	429a34 <ferror@plt+0x270c4>  // b.none
  429a18:	ldr	x0, [sp, #72]
  429a1c:	bl	42af50 <ferror@plt+0x285e0>
  429a20:	lsr	x0, x0, #32
  429a24:	str	w0, [sp, #148]
  429a28:	ldr	x1, [sp, #144]
  429a2c:	ldr	x0, [sp, #64]
  429a30:	bl	425b88 <ferror@plt+0x23218>
  429a34:	ldr	x0, [sp, #96]
  429a38:	add	x0, x0, #0x1
  429a3c:	ldr	x19, [sp, #16]
  429a40:	ldp	x29, x30, [sp], #160
  429a44:	ret
  429a48:	sub	sp, sp, #0x10
  429a4c:	mov	x2, x8
  429a50:	str	x0, [sp, #8]
  429a54:	str	w1, [sp, #4]
  429a58:	ldr	w0, [sp, #4]
  429a5c:	cmp	w0, #0x42
  429a60:	b.eq	429af0 <ferror@plt+0x27180>  // b.none
  429a64:	cmp	w0, #0x42
  429a68:	b.gt	429acc <ferror@plt+0x2715c>
  429a6c:	cmp	w0, #0x41
  429a70:	b.eq	429b38 <ferror@plt+0x271c8>  // b.none
  429a74:	cmp	w0, #0x41
  429a78:	b.gt	429acc <ferror@plt+0x2715c>
  429a7c:	cmp	w0, #0x40
  429a80:	b.eq	429b14 <ferror@plt+0x271a4>  // b.none
  429a84:	cmp	w0, #0x40
  429a88:	b.gt	429acc <ferror@plt+0x2715c>
  429a8c:	cmp	w0, #0x3f
  429a90:	b.eq	429b5c <ferror@plt+0x271ec>  // b.none
  429a94:	cmp	w0, #0x3f
  429a98:	b.gt	429acc <ferror@plt+0x2715c>
  429a9c:	cmp	w0, #0x3c
  429aa0:	b.eq	429af0 <ferror@plt+0x27180>  // b.none
  429aa4:	cmp	w0, #0x3c
  429aa8:	b.gt	429acc <ferror@plt+0x2715c>
  429aac:	cmp	w0, #0x3b
  429ab0:	b.eq	429b38 <ferror@plt+0x271c8>  // b.none
  429ab4:	cmp	w0, #0x3b
  429ab8:	b.gt	429acc <ferror@plt+0x2715c>
  429abc:	cmp	w0, #0x39
  429ac0:	b.eq	429b5c <ferror@plt+0x271ec>  // b.none
  429ac4:	cmp	w0, #0x3a
  429ac8:	b.eq	429b14 <ferror@plt+0x271a4>  // b.none
  429acc:	ldr	x0, [sp, #8]
  429ad0:	add	x0, x0, #0x400
  429ad4:	sub	x0, x0, #0x1f8
  429ad8:	mov	x3, x0
  429adc:	ldp	x0, x1, [x3]
  429ae0:	stp	x0, x1, [x2]
  429ae4:	ldr	x0, [x3, #16]
  429ae8:	str	x0, [x2, #16]
  429aec:	b	429b7c <ferror@plt+0x2720c>
  429af0:	ldr	x0, [sp, #8]
  429af4:	add	x0, x0, #0x400
  429af8:	sub	x0, x0, #0x1e0
  429afc:	mov	x3, x0
  429b00:	ldp	x0, x1, [x3]
  429b04:	stp	x0, x1, [x2]
  429b08:	ldr	x0, [x3, #16]
  429b0c:	str	x0, [x2, #16]
  429b10:	b	429b7c <ferror@plt+0x2720c>
  429b14:	ldr	x0, [sp, #8]
  429b18:	add	x0, x0, #0x400
  429b1c:	sub	x0, x0, #0x1c8
  429b20:	mov	x3, x0
  429b24:	ldp	x0, x1, [x3]
  429b28:	stp	x0, x1, [x2]
  429b2c:	ldr	x0, [x3, #16]
  429b30:	str	x0, [x2, #16]
  429b34:	b	429b7c <ferror@plt+0x2720c>
  429b38:	ldr	x0, [sp, #8]
  429b3c:	add	x0, x0, #0x400
  429b40:	sub	x0, x0, #0x1b0
  429b44:	mov	x3, x0
  429b48:	ldp	x0, x1, [x3]
  429b4c:	stp	x0, x1, [x2]
  429b50:	ldr	x0, [x3, #16]
  429b54:	str	x0, [x2, #16]
  429b58:	b	429b7c <ferror@plt+0x2720c>
  429b5c:	ldr	x0, [sp, #8]
  429b60:	add	x0, x0, #0x400
  429b64:	sub	x0, x0, #0x198
  429b68:	mov	x3, x0
  429b6c:	ldp	x0, x1, [x3]
  429b70:	stp	x0, x1, [x2]
  429b74:	ldr	x0, [x3, #16]
  429b78:	str	x0, [x2, #16]
  429b7c:	add	sp, sp, #0x10
  429b80:	ret
  429b84:	stp	x29, x30, [sp, #-224]!
  429b88:	mov	x29, sp
  429b8c:	str	x0, [sp, #104]
  429b90:	str	x1, [sp, #96]
  429b94:	str	x2, [sp, #88]
  429b98:	str	x3, [sp, #80]
  429b9c:	str	w4, [sp, #76]
  429ba0:	str	x5, [sp, #64]
  429ba4:	str	x6, [sp, #56]
  429ba8:	add	x0, sp, #0x78
  429bac:	mov	x8, x0
  429bb0:	ldr	w1, [sp, #76]
  429bb4:	ldr	x0, [sp, #104]
  429bb8:	bl	429a48 <ferror@plt+0x270d8>
  429bbc:	ldr	x0, [sp, #64]
  429bc0:	cmp	x0, #0x0
  429bc4:	cset	w0, ne  // ne = any
  429bc8:	and	w0, w0, #0xff
  429bcc:	mov	w1, w0
  429bd0:	ldr	x0, [sp, #56]
  429bd4:	cmp	x0, #0x0
  429bd8:	cset	w0, ne  // ne = any
  429bdc:	and	w0, w0, #0xff
  429be0:	cmp	w1, w0
  429be4:	b.eq	429c00 <ferror@plt+0x27290>  // b.none
  429be8:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429bec:	add	x2, x0, #0xf18
  429bf0:	mov	w1, #0x5fc                 	// #1532
  429bf4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429bf8:	add	x0, x0, #0xa80
  429bfc:	bl	4099a4 <ferror@plt+0x7034>
  429c00:	ldr	x0, [sp, #80]
  429c04:	cmp	x0, #0x0
  429c08:	b.eq	429c38 <ferror@plt+0x272c8>  // b.none
  429c0c:	ldr	x0, [sp, #96]
  429c10:	ldr	w0, [x0]
  429c14:	mov	w1, #0x100                 	// #256
  429c18:	cmp	w0, #0x100
  429c1c:	csel	w0, w0, w1, cs  // cs = hs, nlast
  429c20:	mov	w0, w0
  429c24:	str	x0, [sp, #152]
  429c28:	ldr	x0, [sp, #152]
  429c2c:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  429c30:	str	x0, [sp, #144]
  429c34:	str	xzr, [sp, #160]
  429c38:	str	xzr, [sp, #192]
  429c3c:	str	xzr, [sp, #200]
  429c40:	ldr	x1, [sp, #200]
  429c44:	ldr	x0, [sp, #88]
  429c48:	cmp	x1, x0
  429c4c:	b.cs	42a114 <ferror@plt+0x277a4>  // b.hs, b.nlast
  429c50:	ldr	x0, [sp, #64]
  429c54:	cmp	x0, #0x0
  429c58:	b.eq	429c70 <ferror@plt+0x27300>  // b.none
  429c5c:	ldr	x0, [sp, #200]
  429c60:	lsl	x0, x0, #4
  429c64:	ldr	x1, [sp, #64]
  429c68:	add	x0, x1, x0
  429c6c:	str	x0, [sp, #192]
  429c70:	ldr	x0, [sp, #200]
  429c74:	lsl	x0, x0, #4
  429c78:	ldr	x1, [sp, #96]
  429c7c:	add	x0, x1, x0
  429c80:	ldr	x0, [x0, #8]
  429c84:	str	x0, [sp, #216]
  429c88:	ldr	x0, [sp, #216]
  429c8c:	ldrb	w0, [x0]
  429c90:	cmp	w0, #0x75
  429c94:	b.ne	429cec <ferror@plt+0x2737c>  // b.any
  429c98:	ldr	x0, [sp, #216]
  429c9c:	add	x0, x0, #0x1
  429ca0:	str	x0, [sp, #216]
  429ca4:	ldr	x0, [sp, #192]
  429ca8:	cmp	x0, #0x0
  429cac:	b.eq	429cb8 <ferror@plt+0x27348>  // b.none
  429cb0:	ldr	x0, [sp, #192]
  429cb4:	bl	42af50 <ferror@plt+0x285e0>
  429cb8:	ldr	x0, [sp, #216]
  429cbc:	ldrb	w0, [x0]
  429cc0:	cmp	w0, #0x38
  429cc4:	b.ne	429d18 <ferror@plt+0x273a8>  // b.any
  429cc8:	ldr	x0, [sp, #216]
  429ccc:	add	x0, x0, #0x1
  429cd0:	str	x0, [sp, #216]
  429cd4:	ldr	x0, [sp, #192]
  429cd8:	cmp	x0, #0x0
  429cdc:	b.eq	429d18 <ferror@plt+0x273a8>  // b.none
  429ce0:	ldr	x0, [sp, #192]
  429ce4:	bl	42af50 <ferror@plt+0x285e0>
  429ce8:	b	429d18 <ferror@plt+0x273a8>
  429cec:	ldr	x0, [sp, #216]
  429cf0:	ldrb	w0, [x0]
  429cf4:	cmp	w0, #0x4c
  429cf8:	b.eq	429d0c <ferror@plt+0x2739c>  // b.none
  429cfc:	ldr	x0, [sp, #216]
  429d00:	ldrb	w0, [x0]
  429d04:	cmp	w0, #0x55
  429d08:	b.ne	429d18 <ferror@plt+0x273a8>  // b.any
  429d0c:	ldr	x0, [sp, #216]
  429d10:	add	x0, x0, #0x1
  429d14:	str	x0, [sp, #216]
  429d18:	ldr	x0, [sp, #216]
  429d1c:	ldrb	w0, [x0]
  429d20:	cmp	w0, #0x52
  429d24:	b.ne	429ec8 <ferror@plt+0x27558>  // b.any
  429d28:	ldr	x0, [sp, #216]
  429d2c:	add	x0, x0, #0x2
  429d30:	str	x0, [sp, #216]
  429d34:	ldr	x0, [sp, #192]
  429d38:	cmp	x0, #0x0
  429d3c:	b.eq	429d50 <ferror@plt+0x273e0>  // b.none
  429d40:	ldr	x0, [sp, #192]
  429d44:	bl	42af50 <ferror@plt+0x285e0>
  429d48:	ldr	x0, [sp, #192]
  429d4c:	bl	42af50 <ferror@plt+0x285e0>
  429d50:	ldr	x0, [sp, #216]
  429d54:	str	x0, [sp, #168]
  429d58:	ldr	x0, [sp, #216]
  429d5c:	ldrb	w0, [x0]
  429d60:	cmp	w0, #0x28
  429d64:	b.eq	429d8c <ferror@plt+0x2741c>  // b.none
  429d68:	ldr	x0, [sp, #216]
  429d6c:	add	x0, x0, #0x1
  429d70:	str	x0, [sp, #216]
  429d74:	ldr	x0, [sp, #192]
  429d78:	cmp	x0, #0x0
  429d7c:	b.eq	429d58 <ferror@plt+0x273e8>  // b.none
  429d80:	ldr	x0, [sp, #192]
  429d84:	bl	42af50 <ferror@plt+0x285e0>
  429d88:	b	429d58 <ferror@plt+0x273e8>
  429d8c:	ldr	x0, [sp, #216]
  429d90:	add	x0, x0, #0x1
  429d94:	str	x0, [sp, #216]
  429d98:	ldr	x0, [sp, #192]
  429d9c:	cmp	x0, #0x0
  429da0:	b.eq	429dac <ferror@plt+0x2743c>  // b.none
  429da4:	ldr	x0, [sp, #192]
  429da8:	bl	42af50 <ferror@plt+0x285e0>
  429dac:	ldr	x0, [sp, #200]
  429db0:	lsl	x0, x0, #4
  429db4:	ldr	x1, [sp, #96]
  429db8:	add	x0, x1, x0
  429dbc:	ldr	x1, [x0, #8]
  429dc0:	ldr	x0, [sp, #200]
  429dc4:	lsl	x0, x0, #4
  429dc8:	ldr	x2, [sp, #96]
  429dcc:	add	x0, x2, x0
  429dd0:	ldr	w0, [x0]
  429dd4:	mov	w0, w0
  429dd8:	add	x0, x1, x0
  429ddc:	str	x0, [sp, #208]
  429de0:	ldr	x1, [sp, #216]
  429de4:	ldr	x0, [sp, #168]
  429de8:	sub	x0, x1, x0
  429dec:	add	x0, x0, #0x1
  429df0:	ldr	x1, [sp, #216]
  429df4:	add	x0, x1, x0
  429df8:	ldr	x1, [sp, #208]
  429dfc:	cmp	x1, x0
  429e00:	b.cc	429e20 <ferror@plt+0x274b0>  // b.lo, b.ul, b.last
  429e04:	ldr	x1, [sp, #216]
  429e08:	ldr	x0, [sp, #168]
  429e0c:	sub	x0, x1, x0
  429e10:	mvn	x0, x0
  429e14:	ldr	x1, [sp, #208]
  429e18:	add	x0, x1, x0
  429e1c:	str	x0, [sp, #208]
  429e20:	ldr	x0, [sp, #80]
  429e24:	cmp	x0, #0x0
  429e28:	b.eq	429e70 <ferror@plt+0x27500>  // b.none
  429e2c:	ldr	x4, [sp, #120]
  429e30:	ldr	x5, [sp, #128]
  429e34:	ldr	x1, [sp, #208]
  429e38:	ldr	x0, [sp, #216]
  429e3c:	sub	x0, x1, x0
  429e40:	mov	x1, x0
  429e44:	add	x0, sp, #0x90
  429e48:	mov	x3, x0
  429e4c:	mov	x2, x1
  429e50:	ldr	x1, [sp, #216]
  429e54:	mov	x0, x5
  429e58:	blr	x4
  429e5c:	and	w0, w0, #0xff
  429e60:	eor	w0, w0, #0x1
  429e64:	and	w0, w0, #0xff
  429e68:	cmp	w0, #0x0
  429e6c:	b.ne	42a1ac <ferror@plt+0x2783c>  // b.any
  429e70:	ldr	x0, [sp, #192]
  429e74:	cmp	x0, #0x0
  429e78:	b.eq	42a0f8 <ferror@plt+0x27788>  // b.none
  429e7c:	ldr	x1, [sp, #120]
  429e80:	adrp	x0, 425000 <ferror@plt+0x22690>
  429e84:	add	x0, x0, #0x124
  429e88:	cmp	x1, x0
  429e8c:	b.eq	429ea8 <ferror@plt+0x27538>  // b.none
  429e90:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429e94:	add	x2, x0, #0xf18
  429e98:	mov	w1, #0x641                 	// #1601
  429e9c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429ea0:	add	x0, x0, #0xa80
  429ea4:	bl	4099a4 <ferror@plt+0x7034>
  429ea8:	ldr	x1, [sp, #208]
  429eac:	ldr	x0, [sp, #216]
  429eb0:	sub	x0, x1, x0
  429eb4:	ldr	x2, [sp, #192]
  429eb8:	mov	w1, w0
  429ebc:	ldr	x0, [sp, #56]
  429ec0:	bl	425c30 <ferror@plt+0x232c0>
  429ec4:	b	42a0f8 <ferror@plt+0x27788>
  429ec8:	ldr	x0, [sp, #216]
  429ecc:	ldrb	w0, [x0]
  429ed0:	cmp	w0, #0x22
  429ed4:	b.eq	429f3c <ferror@plt+0x275cc>  // b.none
  429ed8:	ldr	x0, [sp, #216]
  429edc:	ldrb	w0, [x0]
  429ee0:	cmp	w0, #0x27
  429ee4:	b.eq	429f3c <ferror@plt+0x275cc>  // b.none
  429ee8:	ldr	x0, [sp, #56]
  429eec:	cmp	x0, #0x0
  429ef0:	b.ne	429f0c <ferror@plt+0x2759c>  // b.any
  429ef4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429ef8:	add	x2, x0, #0xf18
  429efc:	mov	w1, #0x64d                 	// #1613
  429f00:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429f04:	add	x0, x0, #0xa80
  429f08:	bl	4099a4 <ferror@plt+0x7034>
  429f0c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  429f10:	add	x2, x0, #0xf30
  429f14:	mov	w1, #0x3                   	// #3
  429f18:	ldr	x0, [sp, #104]
  429f1c:	bl	43086c <ferror@plt+0x2defc>
  429f20:	ldr	x0, [sp, #80]
  429f24:	cmp	x0, #0x0
  429f28:	b.eq	429f34 <ferror@plt+0x275c4>  // b.none
  429f2c:	ldr	x0, [sp, #144]
  429f30:	bl	402730 <free@plt>
  429f34:	mov	w0, #0x0                   	// #0
  429f38:	b	42a1e4 <ferror@plt+0x27874>
  429f3c:	ldr	x0, [sp, #216]
  429f40:	add	x0, x0, #0x1
  429f44:	str	x0, [sp, #216]
  429f48:	ldr	x0, [sp, #192]
  429f4c:	cmp	x0, #0x0
  429f50:	b.eq	429f5c <ferror@plt+0x275ec>  // b.none
  429f54:	ldr	x0, [sp, #192]
  429f58:	bl	42af50 <ferror@plt+0x285e0>
  429f5c:	ldr	x0, [sp, #200]
  429f60:	lsl	x0, x0, #4
  429f64:	ldr	x1, [sp, #96]
  429f68:	add	x0, x1, x0
  429f6c:	ldr	x1, [x0, #8]
  429f70:	ldr	x0, [sp, #200]
  429f74:	lsl	x0, x0, #4
  429f78:	ldr	x2, [sp, #96]
  429f7c:	add	x0, x2, x0
  429f80:	ldr	w0, [x0]
  429f84:	mov	w0, w0
  429f88:	sub	x0, x0, #0x1
  429f8c:	add	x0, x1, x0
  429f90:	str	x0, [sp, #208]
  429f94:	ldr	x0, [sp, #216]
  429f98:	str	x0, [sp, #184]
  429f9c:	ldr	x1, [sp, #216]
  429fa0:	ldr	x0, [sp, #208]
  429fa4:	cmp	x1, x0
  429fa8:	b.cs	429fcc <ferror@plt+0x2765c>  // b.hs, b.nlast
  429fac:	ldr	x0, [sp, #216]
  429fb0:	ldrb	w0, [x0]
  429fb4:	cmp	w0, #0x5c
  429fb8:	b.eq	429fcc <ferror@plt+0x2765c>  // b.none
  429fbc:	ldr	x0, [sp, #216]
  429fc0:	add	x0, x0, #0x1
  429fc4:	str	x0, [sp, #216]
  429fc8:	b	429f9c <ferror@plt+0x2762c>
  429fcc:	ldr	x1, [sp, #216]
  429fd0:	ldr	x0, [sp, #184]
  429fd4:	cmp	x1, x0
  429fd8:	b.ls	42a080 <ferror@plt+0x27710>  // b.plast
  429fdc:	ldr	x0, [sp, #80]
  429fe0:	cmp	x0, #0x0
  429fe4:	b.eq	42a02c <ferror@plt+0x276bc>  // b.none
  429fe8:	ldr	x4, [sp, #120]
  429fec:	ldr	x5, [sp, #128]
  429ff0:	ldr	x1, [sp, #216]
  429ff4:	ldr	x0, [sp, #184]
  429ff8:	sub	x0, x1, x0
  429ffc:	mov	x1, x0
  42a000:	add	x0, sp, #0x90
  42a004:	mov	x3, x0
  42a008:	mov	x2, x1
  42a00c:	ldr	x1, [sp, #184]
  42a010:	mov	x0, x5
  42a014:	blr	x4
  42a018:	and	w0, w0, #0xff
  42a01c:	eor	w0, w0, #0x1
  42a020:	and	w0, w0, #0xff
  42a024:	cmp	w0, #0x0
  42a028:	b.ne	42a1b4 <ferror@plt+0x27844>  // b.any
  42a02c:	ldr	x0, [sp, #192]
  42a030:	cmp	x0, #0x0
  42a034:	b.eq	42a080 <ferror@plt+0x27710>  // b.none
  42a038:	ldr	x1, [sp, #120]
  42a03c:	adrp	x0, 425000 <ferror@plt+0x22690>
  42a040:	add	x0, x0, #0x124
  42a044:	cmp	x1, x0
  42a048:	b.eq	42a064 <ferror@plt+0x276f4>  // b.none
  42a04c:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a050:	add	x2, x0, #0xf18
  42a054:	mov	w1, #0x66c                 	// #1644
  42a058:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a05c:	add	x0, x0, #0xa80
  42a060:	bl	4099a4 <ferror@plt+0x7034>
  42a064:	ldr	x1, [sp, #216]
  42a068:	ldr	x0, [sp, #184]
  42a06c:	sub	x0, x1, x0
  42a070:	ldr	x2, [sp, #192]
  42a074:	mov	w1, w0
  42a078:	ldr	x0, [sp, #56]
  42a07c:	bl	425c30 <ferror@plt+0x232c0>
  42a080:	ldr	x1, [sp, #216]
  42a084:	ldr	x0, [sp, #208]
  42a088:	cmp	x1, x0
  42a08c:	b.cs	42a100 <ferror@plt+0x27790>  // b.hs, b.nlast
  42a090:	ldr	x0, [sp, #80]
  42a094:	cmp	x0, #0x0
  42a098:	b.eq	42a0a4 <ferror@plt+0x27734>  // b.none
  42a09c:	add	x0, sp, #0x90
  42a0a0:	b	42a0a8 <ferror@plt+0x27738>
  42a0a4:	mov	x0, #0x0                   	// #0
  42a0a8:	str	x0, [sp, #176]
  42a0ac:	ldr	x0, [sp, #216]
  42a0b0:	add	x7, x0, #0x1
  42a0b4:	add	x2, sp, #0x10
  42a0b8:	add	x3, sp, #0x78
  42a0bc:	ldp	x0, x1, [x3]
  42a0c0:	stp	x0, x1, [x2]
  42a0c4:	ldr	x0, [x3, #16]
  42a0c8:	str	x0, [x2, #16]
  42a0cc:	add	x0, sp, #0x10
  42a0d0:	ldr	x6, [sp, #56]
  42a0d4:	ldr	x5, [sp, #192]
  42a0d8:	mov	x4, x0
  42a0dc:	ldr	x3, [sp, #176]
  42a0e0:	ldr	x2, [sp, #208]
  42a0e4:	mov	x1, x7
  42a0e8:	ldr	x0, [sp, #104]
  42a0ec:	bl	429728 <ferror@plt+0x26db8>
  42a0f0:	str	x0, [sp, #216]
  42a0f4:	b	429f94 <ferror@plt+0x27624>
  42a0f8:	nop
  42a0fc:	b	42a104 <ferror@plt+0x27794>
  42a100:	nop
  42a104:	ldr	x0, [sp, #200]
  42a108:	add	x0, x0, #0x1
  42a10c:	str	x0, [sp, #200]
  42a110:	b	429c40 <ferror@plt+0x272d0>
  42a114:	ldr	x0, [sp, #80]
  42a118:	cmp	x0, #0x0
  42a11c:	b.eq	42a180 <ferror@plt+0x27810>  // b.none
  42a120:	add	x2, sp, #0x10
  42a124:	add	x3, sp, #0x78
  42a128:	ldp	x0, x1, [x3]
  42a12c:	stp	x0, x1, [x2]
  42a130:	ldr	x0, [x3, #16]
  42a134:	str	x0, [x2, #16]
  42a138:	add	x1, sp, #0x10
  42a13c:	add	x0, sp, #0x90
  42a140:	mov	x3, x1
  42a144:	mov	x2, x0
  42a148:	mov	w1, #0x0                   	// #0
  42a14c:	ldr	x0, [sp, #104]
  42a150:	bl	4290a0 <ferror@plt+0x26730>
  42a154:	ldr	x0, [sp, #144]
  42a158:	ldr	x1, [sp, #160]
  42a15c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42a160:	str	x0, [sp, #144]
  42a164:	ldr	x1, [sp, #144]
  42a168:	ldr	x0, [sp, #80]
  42a16c:	str	x1, [x0, #8]
  42a170:	ldr	x0, [sp, #160]
  42a174:	mov	w1, w0
  42a178:	ldr	x0, [sp, #80]
  42a17c:	str	w1, [x0]
  42a180:	ldr	x0, [sp, #192]
  42a184:	cmp	x0, #0x0
  42a188:	b.eq	42a1a4 <ferror@plt+0x27834>  // b.none
  42a18c:	ldr	x0, [sp, #192]
  42a190:	bl	42af50 <ferror@plt+0x285e0>
  42a194:	str	x0, [sp, #112]
  42a198:	ldr	x1, [sp, #112]
  42a19c:	ldr	x0, [sp, #56]
  42a1a0:	bl	425b88 <ferror@plt+0x23218>
  42a1a4:	mov	w0, #0x1                   	// #1
  42a1a8:	b	42a1e4 <ferror@plt+0x27874>
  42a1ac:	nop
  42a1b0:	b	42a1b8 <ferror@plt+0x27848>
  42a1b4:	nop
  42a1b8:	adrp	x0, 483000 <_obstack_memory_used@@Base+0x13a9c>
  42a1bc:	add	x2, x0, #0x20
  42a1c0:	mov	w1, #0x3                   	// #3
  42a1c4:	ldr	x0, [sp, #104]
  42a1c8:	bl	430fb8 <ferror@plt+0x2e648>
  42a1cc:	ldr	x0, [sp, #80]
  42a1d0:	cmp	x0, #0x0
  42a1d4:	b.eq	42a1e0 <ferror@plt+0x27870>  // b.none
  42a1d8:	ldr	x0, [sp, #144]
  42a1dc:	bl	402730 <free@plt>
  42a1e0:	mov	w0, #0x0                   	// #0
  42a1e4:	ldp	x29, x30, [sp], #224
  42a1e8:	ret
  42a1ec:	stp	x29, x30, [sp, #-64]!
  42a1f0:	mov	x29, sp
  42a1f4:	str	x0, [sp, #56]
  42a1f8:	str	x1, [sp, #48]
  42a1fc:	str	x2, [sp, #40]
  42a200:	str	x3, [sp, #32]
  42a204:	str	w4, [sp, #28]
  42a208:	mov	x6, #0x0                   	// #0
  42a20c:	mov	x5, #0x0                   	// #0
  42a210:	ldr	w4, [sp, #28]
  42a214:	ldr	x3, [sp, #32]
  42a218:	ldr	x2, [sp, #40]
  42a21c:	ldr	x1, [sp, #48]
  42a220:	ldr	x0, [sp, #56]
  42a224:	bl	429b84 <ferror@plt+0x27214>
  42a228:	and	w0, w0, #0xff
  42a22c:	ldp	x29, x30, [sp], #64
  42a230:	ret
  42a234:	sub	sp, sp, #0x30
  42a238:	str	x0, [sp, #40]
  42a23c:	str	w1, [sp, #36]
  42a240:	str	w2, [sp, #32]
  42a244:	str	x3, [sp, #24]
  42a248:	str	x4, [sp, #16]
  42a24c:	str	x5, [sp, #8]
  42a250:	mov	w0, #0x1                   	// #1
  42a254:	add	sp, sp, #0x30
  42a258:	ret
  42a25c:	stp	x29, x30, [sp, #-112]!
  42a260:	mov	x29, sp
  42a264:	str	x0, [sp, #56]
  42a268:	str	x1, [sp, #48]
  42a26c:	str	x2, [sp, #40]
  42a270:	str	x3, [sp, #32]
  42a274:	str	x4, [sp, #24]
  42a278:	str	w5, [sp, #20]
  42a27c:	add	x0, sp, #0x48
  42a280:	mov	x8, x0
  42a284:	ldr	w1, [sp, #20]
  42a288:	ldr	x0, [sp, #56]
  42a28c:	bl	429a48 <ferror@plt+0x270d8>
  42a290:	ldr	x1, [sp, #72]
  42a294:	adrp	x0, 425000 <ferror@plt+0x22690>
  42a298:	add	x0, x0, #0x124
  42a29c:	cmp	x1, x0
  42a2a0:	b.eq	42a2b0 <ferror@plt+0x27940>  // b.none
  42a2a4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a2a8:	add	x0, x0, #0xf48
  42a2ac:	b	42a320 <ferror@plt+0x279b0>
  42a2b0:	ldr	x0, [sp, #56]
  42a2b4:	ldr	x0, [x0, #1000]
  42a2b8:	str	x0, [sp, #104]
  42a2bc:	ldr	x0, [sp, #56]
  42a2c0:	adrp	x1, 42a000 <ferror@plt+0x27690>
  42a2c4:	add	x1, x1, #0x234
  42a2c8:	str	x1, [x0, #1000]
  42a2cc:	ldr	x6, [sp, #24]
  42a2d0:	ldr	x5, [sp, #40]
  42a2d4:	ldr	w4, [sp, #20]
  42a2d8:	mov	x3, #0x0                   	// #0
  42a2dc:	ldr	x2, [sp, #32]
  42a2e0:	ldr	x1, [sp, #48]
  42a2e4:	ldr	x0, [sp, #56]
  42a2e8:	bl	429b84 <ferror@plt+0x27214>
  42a2ec:	strb	w0, [sp, #103]
  42a2f0:	ldr	x0, [sp, #56]
  42a2f4:	ldr	x1, [sp, #104]
  42a2f8:	str	x1, [x0, #1000]
  42a2fc:	ldrb	w0, [sp, #103]
  42a300:	eor	w0, w0, #0x1
  42a304:	and	w0, w0, #0xff
  42a308:	cmp	w0, #0x0
  42a30c:	b.eq	42a31c <ferror@plt+0x279ac>  // b.none
  42a310:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a314:	add	x0, x0, #0xf78
  42a318:	b	42a320 <ferror@plt+0x279b0>
  42a31c:	mov	x0, #0x0                   	// #0
  42a320:	ldp	x29, x30, [sp], #112
  42a324:	ret
  42a328:	stp	x29, x30, [sp, #-96]!
  42a32c:	mov	x29, sp
  42a330:	str	x0, [sp, #56]
  42a334:	str	x1, [sp, #48]
  42a338:	str	x2, [sp, #40]
  42a33c:	str	x3, [sp, #32]
  42a340:	str	w4, [sp, #28]
  42a344:	ldr	x0, [sp, #56]
  42a348:	add	x0, x0, #0x400
  42a34c:	sub	x0, x0, #0x1f8
  42a350:	add	x2, sp, #0x40
  42a354:	mov	x3, x0
  42a358:	ldp	x0, x1, [x3]
  42a35c:	stp	x0, x1, [x2]
  42a360:	ldr	x0, [x3, #16]
  42a364:	str	x0, [x2, #16]
  42a368:	ldr	x0, [sp, #56]
  42a36c:	adrp	x1, 425000 <ferror@plt+0x22690>
  42a370:	add	x1, x1, #0x124
  42a374:	str	x1, [x0, #520]
  42a378:	ldr	x0, [sp, #56]
  42a37c:	mov	x1, #0xffffffffffffffff    	// #-1
  42a380:	str	x1, [x0, #528]
  42a384:	ldr	x0, [sp, #56]
  42a388:	ldr	x0, [x0, #1216]
  42a38c:	mov	w1, w0
  42a390:	ldr	x0, [sp, #56]
  42a394:	str	w1, [x0, #536]
  42a398:	mov	w4, #0x3e                  	// #62
  42a39c:	ldr	x3, [sp, #32]
  42a3a0:	ldr	x2, [sp, #40]
  42a3a4:	ldr	x1, [sp, #48]
  42a3a8:	ldr	x0, [sp, #56]
  42a3ac:	bl	42a1ec <ferror@plt+0x2787c>
  42a3b0:	strb	w0, [sp, #95]
  42a3b4:	ldr	x0, [sp, #56]
  42a3b8:	add	x0, x0, #0x400
  42a3bc:	sub	x0, x0, #0x1f8
  42a3c0:	mov	x3, x0
  42a3c4:	add	x2, sp, #0x40
  42a3c8:	ldp	x0, x1, [x2]
  42a3cc:	stp	x0, x1, [x3]
  42a3d0:	ldr	x0, [x2, #16]
  42a3d4:	str	x0, [x3, #16]
  42a3d8:	ldrb	w0, [sp, #95]
  42a3dc:	ldp	x29, x30, [sp], #96
  42a3e0:	ret
  42a3e4:	stp	x29, x30, [sp, #-112]!
  42a3e8:	mov	x29, sp
  42a3ec:	str	x0, [sp, #56]
  42a3f0:	stp	x1, x2, [sp, #40]
  42a3f4:	str	x3, [sp, #32]
  42a3f8:	str	x4, [sp, #24]
  42a3fc:	ldr	x0, [sp, #56]
  42a400:	ldr	x0, [x0, #1216]
  42a404:	str	x0, [sp, #104]
  42a408:	ldr	x0, [sp, #56]
  42a40c:	ldr	x1, [x0, #1224]
  42a410:	ldr	x0, [sp, #104]
  42a414:	udiv	x0, x1, x0
  42a418:	str	x0, [sp, #80]
  42a41c:	ldr	x0, [sp, #104]
  42a420:	bl	425c88 <ferror@plt+0x23318>
  42a424:	str	x0, [sp, #72]
  42a428:	str	wzr, [sp, #92]
  42a42c:	str	xzr, [sp, #96]
  42a430:	ldr	w0, [sp, #40]
  42a434:	sub	w0, w0, #0x1
  42a438:	mov	w0, w0
  42a43c:	ldr	x1, [sp, #96]
  42a440:	cmp	x1, x0
  42a444:	b.cs	42a4ac <ferror@plt+0x27b3c>  // b.hs, b.nlast
  42a448:	ldr	x1, [sp, #48]
  42a44c:	ldr	x0, [sp, #96]
  42a450:	add	x0, x1, x0
  42a454:	ldrb	w0, [x0]
  42a458:	mov	w1, w0
  42a45c:	ldr	x0, [sp, #72]
  42a460:	and	w0, w1, w0
  42a464:	str	w0, [sp, #68]
  42a468:	ldr	x0, [sp, #104]
  42a46c:	cmp	x0, #0x1f
  42a470:	b.hi	42a494 <ferror@plt+0x27b24>  // b.pmore
  42a474:	ldr	x0, [sp, #104]
  42a478:	mov	w1, w0
  42a47c:	ldr	w0, [sp, #92]
  42a480:	lsl	w0, w0, w1
  42a484:	ldr	w1, [sp, #68]
  42a488:	orr	w0, w1, w0
  42a48c:	str	w0, [sp, #92]
  42a490:	b	42a49c <ferror@plt+0x27b2c>
  42a494:	ldr	w0, [sp, #68]
  42a498:	str	w0, [sp, #92]
  42a49c:	ldr	x0, [sp, #96]
  42a4a0:	add	x0, x0, #0x1
  42a4a4:	str	x0, [sp, #96]
  42a4a8:	b	42a430 <ferror@plt+0x27ac0>
  42a4ac:	ldr	x1, [sp, #96]
  42a4b0:	ldr	x0, [sp, #80]
  42a4b4:	cmp	x1, x0
  42a4b8:	b.ls	42a4dc <ferror@plt+0x27b6c>  // b.plast
  42a4bc:	ldr	x0, [sp, #80]
  42a4c0:	str	x0, [sp, #96]
  42a4c4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a4c8:	add	x2, x0, #0xf98
  42a4cc:	mov	w1, #0x0                   	// #0
  42a4d0:	ldr	x0, [sp, #56]
  42a4d4:	bl	43086c <ferror@plt+0x2defc>
  42a4d8:	b	42a50c <ferror@plt+0x27b9c>
  42a4dc:	ldr	x0, [sp, #96]
  42a4e0:	cmp	x0, #0x1
  42a4e4:	b.ls	42a50c <ferror@plt+0x27b9c>  // b.plast
  42a4e8:	ldr	x0, [sp, #56]
  42a4ec:	ldrb	w0, [x0, #1137]
  42a4f0:	cmp	w0, #0x0
  42a4f4:	b.eq	42a50c <ferror@plt+0x27b9c>  // b.none
  42a4f8:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a4fc:	add	x2, x0, #0xfc8
  42a500:	mov	w1, #0x5                   	// #5
  42a504:	ldr	x0, [sp, #56]
  42a508:	bl	430908 <ferror@plt+0x2df98>
  42a50c:	ldr	x0, [sp, #96]
  42a510:	cmp	x0, #0x1
  42a514:	b.ls	42a520 <ferror@plt+0x27bb0>  // b.plast
  42a518:	strb	wzr, [sp, #91]
  42a51c:	b	42a52c <ferror@plt+0x27bbc>
  42a520:	ldr	x0, [sp, #56]
  42a524:	ldrb	w0, [x0, #1240]
  42a528:	strb	w0, [sp, #91]
  42a52c:	ldr	x0, [sp, #96]
  42a530:	cmp	x0, #0x1
  42a534:	b.ls	42a544 <ferror@plt+0x27bd4>  // b.plast
  42a538:	ldr	x0, [sp, #56]
  42a53c:	ldr	x0, [x0, #1224]
  42a540:	str	x0, [sp, #104]
  42a544:	ldr	x0, [sp, #104]
  42a548:	cmp	x0, #0x1f
  42a54c:	b.hi	42a5c8 <ferror@plt+0x27c58>  // b.pmore
  42a550:	ldr	x0, [sp, #104]
  42a554:	mov	w1, w0
  42a558:	mov	w0, #0x1                   	// #1
  42a55c:	lsl	w0, w0, w1
  42a560:	sub	w0, w0, #0x1
  42a564:	mov	w0, w0
  42a568:	str	x0, [sp, #72]
  42a56c:	ldrb	w0, [sp, #91]
  42a570:	cmp	w0, #0x0
  42a574:	b.ne	42a59c <ferror@plt+0x27c2c>  // b.any
  42a578:	ldr	x0, [sp, #104]
  42a57c:	sub	w0, w0, #0x1
  42a580:	mov	w1, #0x1                   	// #1
  42a584:	lsl	w0, w1, w0
  42a588:	mov	w1, w0
  42a58c:	ldr	w0, [sp, #92]
  42a590:	and	w0, w1, w0
  42a594:	cmp	w0, #0x0
  42a598:	b.ne	42a5b4 <ferror@plt+0x27c44>  // b.any
  42a59c:	ldr	x0, [sp, #72]
  42a5a0:	mov	w1, w0
  42a5a4:	ldr	w0, [sp, #92]
  42a5a8:	and	w0, w0, w1
  42a5ac:	str	w0, [sp, #92]
  42a5b0:	b	42a5c8 <ferror@plt+0x27c58>
  42a5b4:	ldr	x0, [sp, #72]
  42a5b8:	mvn	w0, w0
  42a5bc:	ldr	w1, [sp, #92]
  42a5c0:	orr	w0, w1, w0
  42a5c4:	str	w0, [sp, #92]
  42a5c8:	ldr	x0, [sp, #96]
  42a5cc:	mov	w1, w0
  42a5d0:	ldr	x0, [sp, #32]
  42a5d4:	str	w1, [x0]
  42a5d8:	ldrb	w1, [sp, #91]
  42a5dc:	ldr	x0, [sp, #24]
  42a5e0:	str	w1, [x0]
  42a5e4:	ldr	w0, [sp, #92]
  42a5e8:	ldp	x29, x30, [sp], #112
  42a5ec:	ret
  42a5f0:	stp	x29, x30, [sp, #-160]!
  42a5f4:	mov	x29, sp
  42a5f8:	str	x0, [sp, #56]
  42a5fc:	stp	x1, x2, [sp, #40]
  42a600:	str	x3, [sp, #32]
  42a604:	str	x4, [sp, #24]
  42a608:	str	w5, [sp, #20]
  42a60c:	ldr	x0, [sp, #56]
  42a610:	ldrb	w0, [x0, #1242]
  42a614:	strb	w0, [sp, #147]
  42a618:	add	x0, sp, #0x40
  42a61c:	mov	x8, x0
  42a620:	ldr	w1, [sp, #20]
  42a624:	ldr	x0, [sp, #56]
  42a628:	bl	429a48 <ferror@plt+0x270d8>
  42a62c:	ldr	w0, [sp, #80]
  42a630:	sxtw	x0, w0
  42a634:	str	x0, [sp, #136]
  42a638:	ldr	x0, [sp, #56]
  42a63c:	ldr	x0, [x0, #1216]
  42a640:	str	x0, [sp, #128]
  42a644:	ldr	x0, [sp, #136]
  42a648:	bl	425c88 <ferror@plt+0x23318>
  42a64c:	str	x0, [sp, #120]
  42a650:	ldr	x0, [sp, #128]
  42a654:	bl	425c88 <ferror@plt+0x23318>
  42a658:	str	x0, [sp, #112]
  42a65c:	ldr	x1, [sp, #136]
  42a660:	ldr	x0, [sp, #128]
  42a664:	udiv	x0, x1, x0
  42a668:	str	x0, [sp, #104]
  42a66c:	str	wzr, [sp, #148]
  42a670:	ldr	w0, [sp, #40]
  42a674:	mov	w1, w0
  42a678:	ldr	x0, [sp, #104]
  42a67c:	lsl	x0, x0, #1
  42a680:	sub	x0, x1, x0
  42a684:	str	x0, [sp, #96]
  42a688:	str	wzr, [sp, #148]
  42a68c:	str	xzr, [sp, #152]
  42a690:	ldr	x1, [sp, #152]
  42a694:	ldr	x0, [sp, #104]
  42a698:	cmp	x1, x0
  42a69c:	b.cs	42a728 <ferror@plt+0x27db8>  // b.hs, b.nlast
  42a6a0:	ldrb	w0, [sp, #147]
  42a6a4:	cmp	w0, #0x0
  42a6a8:	b.eq	42a6c8 <ferror@plt+0x27d58>  // b.none
  42a6ac:	ldr	x1, [sp, #48]
  42a6b0:	ldr	x2, [sp, #96]
  42a6b4:	ldr	x0, [sp, #152]
  42a6b8:	add	x0, x2, x0
  42a6bc:	add	x0, x1, x0
  42a6c0:	ldrb	w0, [x0]
  42a6c4:	b	42a6ec <ferror@plt+0x27d7c>
  42a6c8:	ldr	x1, [sp, #48]
  42a6cc:	ldr	x2, [sp, #96]
  42a6d0:	ldr	x0, [sp, #104]
  42a6d4:	add	x2, x2, x0
  42a6d8:	ldr	x0, [sp, #152]
  42a6dc:	sub	x0, x2, x0
  42a6e0:	sub	x0, x0, #0x1
  42a6e4:	add	x0, x1, x0
  42a6e8:	ldrb	w0, [x0]
  42a6ec:	str	w0, [sp, #92]
  42a6f0:	ldr	x0, [sp, #128]
  42a6f4:	mov	w1, w0
  42a6f8:	ldr	w0, [sp, #148]
  42a6fc:	lsl	w1, w0, w1
  42a700:	ldr	x0, [sp, #112]
  42a704:	mov	w2, w0
  42a708:	ldr	w0, [sp, #92]
  42a70c:	and	w0, w2, w0
  42a710:	orr	w0, w1, w0
  42a714:	str	w0, [sp, #148]
  42a718:	ldr	x0, [sp, #152]
  42a71c:	add	x0, x0, #0x1
  42a720:	str	x0, [sp, #152]
  42a724:	b	42a690 <ferror@plt+0x27d20>
  42a728:	ldr	w0, [sp, #40]
  42a72c:	mov	w1, w0
  42a730:	ldr	x0, [sp, #104]
  42a734:	lsl	x0, x0, #1
  42a738:	cmp	x1, x0
  42a73c:	b.ls	42a754 <ferror@plt+0x27de4>  // b.plast
  42a740:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a744:	add	x2, x0, #0xf98
  42a748:	mov	w1, #0x0                   	// #0
  42a74c:	ldr	x0, [sp, #56]
  42a750:	bl	43086c <ferror@plt+0x2defc>
  42a754:	ldr	x0, [sp, #136]
  42a758:	cmp	x0, #0x1f
  42a75c:	b.hi	42a7d8 <ferror@plt+0x27e68>  // b.pmore
  42a760:	ldr	w0, [sp, #20]
  42a764:	cmp	w0, #0x3a
  42a768:	b.eq	42a7ac <ferror@plt+0x27e3c>  // b.none
  42a76c:	ldr	w0, [sp, #20]
  42a770:	cmp	w0, #0x3b
  42a774:	b.eq	42a7ac <ferror@plt+0x27e3c>  // b.none
  42a778:	ldr	x0, [sp, #56]
  42a77c:	ldrb	w0, [x0, #1241]
  42a780:	cmp	w0, #0x0
  42a784:	b.ne	42a7ac <ferror@plt+0x27e3c>  // b.any
  42a788:	ldr	x0, [sp, #136]
  42a78c:	sub	w0, w0, #0x1
  42a790:	mov	w1, #0x1                   	// #1
  42a794:	lsl	w0, w1, w0
  42a798:	mov	w1, w0
  42a79c:	ldr	w0, [sp, #148]
  42a7a0:	and	w0, w1, w0
  42a7a4:	cmp	w0, #0x0
  42a7a8:	b.ne	42a7c4 <ferror@plt+0x27e54>  // b.any
  42a7ac:	ldr	x0, [sp, #120]
  42a7b0:	mov	w1, w0
  42a7b4:	ldr	w0, [sp, #148]
  42a7b8:	and	w0, w0, w1
  42a7bc:	str	w0, [sp, #148]
  42a7c0:	b	42a7d8 <ferror@plt+0x27e68>
  42a7c4:	ldr	x0, [sp, #120]
  42a7c8:	mvn	w0, w0
  42a7cc:	ldr	w1, [sp, #148]
  42a7d0:	orr	w0, w1, w0
  42a7d4:	str	w0, [sp, #148]
  42a7d8:	ldr	w0, [sp, #20]
  42a7dc:	cmp	w0, #0x3a
  42a7e0:	b.eq	42a800 <ferror@plt+0x27e90>  // b.none
  42a7e4:	ldr	w0, [sp, #20]
  42a7e8:	cmp	w0, #0x3b
  42a7ec:	b.eq	42a800 <ferror@plt+0x27e90>  // b.none
  42a7f0:	ldr	x0, [sp, #56]
  42a7f4:	ldrb	w0, [x0, #1241]
  42a7f8:	cmp	w0, #0x0
  42a7fc:	b.eq	42a810 <ferror@plt+0x27ea0>  // b.none
  42a800:	ldr	x0, [sp, #24]
  42a804:	mov	w1, #0x1                   	// #1
  42a808:	str	w1, [x0]
  42a80c:	b	42a818 <ferror@plt+0x27ea8>
  42a810:	ldr	x0, [sp, #24]
  42a814:	str	wzr, [x0]
  42a818:	ldr	x0, [sp, #32]
  42a81c:	mov	w1, #0x1                   	// #1
  42a820:	str	w1, [x0]
  42a824:	ldr	w0, [sp, #148]
  42a828:	ldp	x29, x30, [sp], #160
  42a82c:	ret
  42a830:	stp	x29, x30, [sp, #-80]!
  42a834:	mov	x29, sp
  42a838:	str	x0, [sp, #40]
  42a83c:	str	x1, [sp, #32]
  42a840:	str	x2, [sp, #24]
  42a844:	str	x3, [sp, #16]
  42a848:	str	wzr, [sp, #48]
  42a84c:	str	xzr, [sp, #56]
  42a850:	ldr	x0, [sp, #32]
  42a854:	ldrb	w0, [x0, #4]
  42a858:	cmp	w0, #0x38
  42a85c:	b.eq	42a878 <ferror@plt+0x27f08>  // b.none
  42a860:	ldr	x0, [sp, #32]
  42a864:	ldrb	w0, [x0, #4]
  42a868:	cmp	w0, #0x3c
  42a86c:	b.eq	42a878 <ferror@plt+0x27f08>  // b.none
  42a870:	mov	w0, #0x1                   	// #1
  42a874:	b	42a87c <ferror@plt+0x27f0c>
  42a878:	mov	w0, #0x0                   	// #0
  42a87c:	strb	w0, [sp, #75]
  42a880:	ldr	x0, [sp, #32]
  42a884:	ldrb	w0, [x0, #4]
  42a888:	cmp	w0, #0x3c
  42a88c:	b.ne	42a898 <ferror@plt+0x27f28>  // b.any
  42a890:	mov	w0, #0x2                   	// #2
  42a894:	b	42a89c <ferror@plt+0x27f2c>
  42a898:	mov	w0, #0x0                   	// #0
  42a89c:	str	w0, [sp, #68]
  42a8a0:	ldr	x0, [sp, #32]
  42a8a4:	ldr	w0, [x0, #8]
  42a8a8:	mov	w1, w0
  42a8ac:	ldrb	w0, [sp, #75]
  42a8b0:	add	w2, w0, #0x2
  42a8b4:	ldr	w0, [sp, #68]
  42a8b8:	add	w0, w2, w0
  42a8bc:	sxtw	x0, w0
  42a8c0:	cmp	x1, x0
  42a8c4:	b.ne	42a8f4 <ferror@plt+0x27f84>  // b.any
  42a8c8:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42a8cc:	add	x2, x0, #0xff0
  42a8d0:	mov	w1, #0x3                   	// #3
  42a8d4:	ldr	x0, [sp, #40]
  42a8d8:	bl	43086c <ferror@plt+0x2defc>
  42a8dc:	ldr	x0, [sp, #24]
  42a8e0:	str	wzr, [x0]
  42a8e4:	ldr	x0, [sp, #16]
  42a8e8:	str	wzr, [x0]
  42a8ec:	mov	w0, #0x0                   	// #0
  42a8f0:	b	42a9b8 <ferror@plt+0x28048>
  42a8f4:	ldr	x0, [sp, #32]
  42a8f8:	add	x1, x0, #0x8
  42a8fc:	ldr	x0, [sp, #32]
  42a900:	ldrb	w0, [x0, #4]
  42a904:	mov	w2, w0
  42a908:	add	x0, sp, #0x30
  42a90c:	mov	w4, w2
  42a910:	mov	x3, x0
  42a914:	mov	x2, #0x1                   	// #1
  42a918:	ldr	x0, [sp, #40]
  42a91c:	bl	42a1ec <ferror@plt+0x2787c>
  42a920:	and	w0, w0, #0xff
  42a924:	eor	w0, w0, #0x1
  42a928:	and	w0, w0, #0xff
  42a92c:	cmp	w0, #0x0
  42a930:	b.eq	42a94c <ferror@plt+0x27fdc>  // b.none
  42a934:	ldr	x0, [sp, #24]
  42a938:	str	wzr, [x0]
  42a93c:	ldr	x0, [sp, #16]
  42a940:	str	wzr, [x0]
  42a944:	mov	w0, #0x0                   	// #0
  42a948:	b	42a9b8 <ferror@plt+0x28048>
  42a94c:	ldrb	w0, [sp, #75]
  42a950:	cmp	w0, #0x0
  42a954:	b.eq	42a980 <ferror@plt+0x28010>  // b.none
  42a958:	ldr	x0, [sp, #32]
  42a95c:	ldrb	w0, [x0, #4]
  42a960:	mov	w5, w0
  42a964:	ldr	x4, [sp, #16]
  42a968:	ldr	x3, [sp, #24]
  42a96c:	ldp	x1, x2, [sp, #48]
  42a970:	ldr	x0, [sp, #40]
  42a974:	bl	42a5f0 <ferror@plt+0x27c80>
  42a978:	str	w0, [sp, #76]
  42a97c:	b	42a998 <ferror@plt+0x28028>
  42a980:	ldr	x4, [sp, #16]
  42a984:	ldr	x3, [sp, #24]
  42a988:	ldp	x1, x2, [sp, #48]
  42a98c:	ldr	x0, [sp, #40]
  42a990:	bl	42a3e4 <ferror@plt+0x27a74>
  42a994:	str	w0, [sp, #76]
  42a998:	ldr	x1, [sp, #56]
  42a99c:	ldr	x0, [sp, #32]
  42a9a0:	ldr	x0, [x0, #16]
  42a9a4:	cmp	x1, x0
  42a9a8:	b.eq	42a9b4 <ferror@plt+0x28044>  // b.none
  42a9ac:	ldr	x0, [sp, #56]
  42a9b0:	bl	402730 <free@plt>
  42a9b4:	ldr	w0, [sp, #76]
  42a9b8:	ldp	x29, x30, [sp], #80
  42a9bc:	ret
  42a9c0:	stp	x29, x30, [sp, #-96]!
  42a9c4:	mov	x29, sp
  42a9c8:	str	x0, [x29, #40]
  42a9cc:	str	x1, [x29, #32]
  42a9d0:	str	x2, [x29, #24]
  42a9d4:	ldr	x0, [x29, #24]
  42a9d8:	add	x0, x0, #0x1
  42a9dc:	add	x0, x0, #0xf
  42a9e0:	lsr	x0, x0, #4
  42a9e4:	lsl	x0, x0, #4
  42a9e8:	sub	sp, sp, x0
  42a9ec:	mov	x0, sp
  42a9f0:	add	x0, x0, #0xf
  42a9f4:	lsr	x0, x0, #4
  42a9f8:	lsl	x0, x0, #4
  42a9fc:	str	x0, [x29, #72]
  42aa00:	ldr	x0, [x29, #72]
  42aa04:	str	x0, [x29, #56]
  42aa08:	str	xzr, [x29, #88]
  42aa0c:	ldr	x1, [x29, #88]
  42aa10:	ldr	x0, [x29, #24]
  42aa14:	cmp	x1, x0
  42aa18:	b.cs	42abdc <ferror@plt+0x2826c>  // b.hs, b.nlast
  42aa1c:	ldr	x1, [x29, #32]
  42aa20:	ldr	x0, [x29, #88]
  42aa24:	add	x0, x1, x0
  42aa28:	ldrb	w0, [x0]
  42aa2c:	cmp	w0, #0x5c
  42aa30:	b.eq	42aa58 <ferror@plt+0x280e8>  // b.none
  42aa34:	ldr	x1, [x29, #32]
  42aa38:	ldr	x0, [x29, #88]
  42aa3c:	add	x1, x1, x0
  42aa40:	ldr	x0, [x29, #56]
  42aa44:	add	x2, x0, #0x1
  42aa48:	str	x2, [x29, #56]
  42aa4c:	ldrb	w1, [x1]
  42aa50:	strb	w1, [x0]
  42aa54:	b	42abcc <ferror@plt+0x2825c>
  42aa58:	ldr	x0, [x29, #88]
  42aa5c:	add	x0, x0, #0x1
  42aa60:	ldr	x1, [x29, #32]
  42aa64:	add	x0, x1, x0
  42aa68:	ldrb	w0, [x0]
  42aa6c:	cmp	w0, #0x75
  42aa70:	b.ne	42aa7c <ferror@plt+0x2810c>  // b.any
  42aa74:	mov	w0, #0x4                   	// #4
  42aa78:	b	42aa80 <ferror@plt+0x28110>
  42aa7c:	mov	w0, #0x8                   	// #8
  42aa80:	str	w0, [x29, #84]
  42aa84:	str	wzr, [x29, #80]
  42aa88:	ldr	x1, [x29, #56]
  42aa8c:	ldr	x0, [x29, #72]
  42aa90:	sub	x0, x1, x0
  42aa94:	mov	x1, x0
  42aa98:	ldr	x0, [x29, #24]
  42aa9c:	sub	x0, x0, x1
  42aaa0:	str	x0, [x29, #48]
  42aaa4:	ldr	x0, [x29, #88]
  42aaa8:	add	x0, x0, #0x2
  42aaac:	str	x0, [x29, #88]
  42aab0:	ldr	w0, [x29, #84]
  42aab4:	cmp	w0, #0x0
  42aab8:	b.eq	42ab4c <ferror@plt+0x281dc>  // b.none
  42aabc:	ldr	x1, [x29, #88]
  42aac0:	ldr	x0, [x29, #24]
  42aac4:	cmp	x1, x0
  42aac8:	b.cs	42ab4c <ferror@plt+0x281dc>  // b.hs, b.nlast
  42aacc:	ldr	x1, [x29, #32]
  42aad0:	ldr	x0, [x29, #88]
  42aad4:	add	x0, x1, x0
  42aad8:	ldrb	w0, [x0]
  42aadc:	mov	w1, w0
  42aae0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  42aae4:	add	x0, x0, #0x498
  42aae8:	sxtw	x1, w1
  42aaec:	ldrh	w0, [x0, x1, lsl #1]
  42aaf0:	and	w0, w0, #0x100
  42aaf4:	cmp	w0, #0x0
  42aaf8:	b.eq	42ab4c <ferror@plt+0x281dc>  // b.none
  42aafc:	ldr	w0, [x29, #80]
  42ab00:	lsl	w0, w0, #4
  42ab04:	ldr	x2, [x29, #32]
  42ab08:	ldr	x1, [x29, #88]
  42ab0c:	add	x1, x2, x1
  42ab10:	ldrb	w1, [x1]
  42ab14:	mov	w3, w1
  42ab18:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  42ab1c:	add	x2, x1, #0x378
  42ab20:	sxtw	x1, w3
  42ab24:	ldrb	w1, [x2, x1]
  42ab28:	add	w0, w0, w1
  42ab2c:	str	w0, [x29, #80]
  42ab30:	ldr	x0, [x29, #88]
  42ab34:	add	x0, x0, #0x1
  42ab38:	str	x0, [x29, #88]
  42ab3c:	ldr	w0, [x29, #84]
  42ab40:	sub	w0, w0, #0x1
  42ab44:	str	w0, [x29, #84]
  42ab48:	b	42aab0 <ferror@plt+0x28140>
  42ab4c:	ldr	x0, [x29, #88]
  42ab50:	sub	x0, x0, #0x1
  42ab54:	str	x0, [x29, #88]
  42ab58:	ldr	w0, [x29, #80]
  42ab5c:	cmp	w0, #0x24
  42ab60:	b.ne	42ab7c <ferror@plt+0x2820c>  // b.any
  42ab64:	ldr	x0, [x29, #56]
  42ab68:	add	x1, x0, #0x1
  42ab6c:	str	x1, [x29, #56]
  42ab70:	mov	w1, #0x24                  	// #36
  42ab74:	strb	w1, [x0]
  42ab78:	b	42abcc <ferror@plt+0x2825c>
  42ab7c:	add	x1, x29, #0x30
  42ab80:	add	x0, x29, #0x38
  42ab84:	mov	x2, x1
  42ab88:	mov	x1, x0
  42ab8c:	ldr	w0, [x29, #80]
  42ab90:	bl	42451c <ferror@plt+0x21bac>
  42ab94:	str	w0, [x29, #68]
  42ab98:	ldr	w0, [x29, #68]
  42ab9c:	cmp	w0, #0x0
  42aba0:	b.eq	42abcc <ferror@plt+0x2825c>  // b.none
  42aba4:	bl	4028c0 <__errno_location@plt>
  42aba8:	mov	x1, x0
  42abac:	ldr	w0, [x29, #68]
  42abb0:	str	w0, [x1]
  42abb4:	adrp	x0, 48a000 <_obstack_memory_used@@Base+0x1aa9c>
  42abb8:	add	x2, x0, #0xba0
  42abbc:	mov	w1, #0x3                   	// #3
  42abc0:	ldr	x0, [x29, #40]
  42abc4:	bl	430fb8 <ferror@plt+0x2e648>
  42abc8:	b	42abdc <ferror@plt+0x2826c>
  42abcc:	ldr	x0, [x29, #88]
  42abd0:	add	x0, x0, #0x1
  42abd4:	str	x0, [x29, #88]
  42abd8:	b	42aa0c <ferror@plt+0x2809c>
  42abdc:	ldr	x0, [x29, #40]
  42abe0:	ldr	x4, [x0, #1088]
  42abe4:	ldr	x1, [x29, #56]
  42abe8:	ldr	x0, [x29, #72]
  42abec:	sub	x0, x1, x0
  42abf0:	mov	w3, #0x1                   	// #1
  42abf4:	mov	x2, x0
  42abf8:	ldr	x1, [x29, #72]
  42abfc:	mov	x0, x4
  42ac00:	bl	44fc28 <ferror@plt+0x4d2b8>
  42ac04:	mov	sp, x29
  42ac08:	ldp	x29, x30, [sp], #96
  42ac0c:	ret
  42ac10:	stp	x29, x30, [sp, #-176]!
  42ac14:	mov	x29, sp
  42ac18:	str	x0, [sp, #104]
  42ac1c:	str	x1, [sp, #96]
  42ac20:	str	x2, [sp, #88]
  42ac24:	str	x3, [sp, #80]
  42ac28:	str	x4, [sp, #72]
  42ac2c:	str	x5, [sp, #64]
  42ac30:	str	x6, [sp, #56]
  42ac34:	add	x0, sp, #0x10
  42ac38:	mov	x8, x0
  42ac3c:	ldr	x2, [sp, #96]
  42ac40:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42ac44:	add	x1, x0, #0xfd8
  42ac48:	ldr	x0, [sp, #104]
  42ac4c:	bl	42546c <ferror@plt+0x22afc>
  42ac50:	add	x2, sp, #0x90
  42ac54:	add	x3, sp, #0x10
  42ac58:	ldp	x0, x1, [x3]
  42ac5c:	stp	x0, x1, [x2]
  42ac60:	ldr	x0, [x3, #16]
  42ac64:	str	x0, [x2, #16]
  42ac68:	ldr	x1, [sp, #144]
  42ac6c:	adrp	x0, 425000 <ferror@plt+0x22690>
  42ac70:	add	x0, x0, #0x124
  42ac74:	cmp	x1, x0
  42ac78:	b.ne	42ac98 <ferror@plt+0x28328>  // b.any
  42ac7c:	ldr	x0, [sp, #88]
  42ac80:	str	x0, [sp, #120]
  42ac84:	ldr	x0, [sp, #80]
  42ac88:	str	x0, [sp, #128]
  42ac8c:	ldr	x0, [sp, #72]
  42ac90:	str	x0, [sp, #136]
  42ac94:	b	42ad20 <ferror@plt+0x283b0>
  42ac98:	ldr	x2, [sp, #72]
  42ac9c:	ldr	x1, [sp, #72]
  42aca0:	mov	x0, #0x10000               	// #65536
  42aca4:	cmp	x2, #0x10, lsl #12
  42aca8:	csel	x0, x1, x0, cs  // cs = hs, nlast
  42acac:	str	x0, [sp, #128]
  42acb0:	ldr	x0, [sp, #128]
  42acb4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42acb8:	str	x0, [sp, #120]
  42acbc:	str	xzr, [sp, #136]
  42acc0:	ldr	x4, [sp, #144]
  42acc4:	ldr	x0, [sp, #152]
  42acc8:	add	x1, sp, #0x78
  42accc:	mov	x3, x1
  42acd0:	ldr	x2, [sp, #72]
  42acd4:	ldr	x1, [sp, #88]
  42acd8:	blr	x4
  42acdc:	and	w0, w0, #0xff
  42ace0:	eor	w0, w0, #0x1
  42ace4:	and	w0, w0, #0xff
  42ace8:	cmp	w0, #0x0
  42acec:	b.eq	42ad18 <ferror@plt+0x283a8>  // b.none
  42acf0:	ldr	x0, [sp, #104]
  42acf4:	ldr	x1, [x0, #1184]
  42acf8:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42acfc:	add	x4, x0, #0xfd8
  42ad00:	mov	x3, x1
  42ad04:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ad08:	add	x2, x0, #0x10
  42ad0c:	mov	w1, #0x3                   	// #3
  42ad10:	ldr	x0, [sp, #104]
  42ad14:	bl	43086c <ferror@plt+0x2defc>
  42ad18:	ldr	x0, [sp, #88]
  42ad1c:	bl	402730 <free@plt>
  42ad20:	ldr	x1, [sp, #144]
  42ad24:	adrp	x0, 425000 <ferror@plt+0x22690>
  42ad28:	add	x0, x0, #0x200
  42ad2c:	cmp	x1, x0
  42ad30:	b.ne	42ad3c <ferror@plt+0x283cc>  // b.any
  42ad34:	ldr	x0, [sp, #152]
  42ad38:	bl	402390 <iconv_close@plt>
  42ad3c:	ldr	x0, [sp, #136]
  42ad40:	add	x1, x0, #0x1, lsl #12
  42ad44:	ldr	x0, [sp, #128]
  42ad48:	cmp	x1, x0
  42ad4c:	b.cc	42ad64 <ferror@plt+0x283f4>  // b.lo, b.ul, b.last
  42ad50:	ldr	x0, [sp, #136]
  42ad54:	add	x1, x0, #0x10
  42ad58:	ldr	x0, [sp, #128]
  42ad5c:	cmp	x1, x0
  42ad60:	b.ls	42ad80 <ferror@plt+0x28410>  // b.plast
  42ad64:	ldr	x2, [sp, #120]
  42ad68:	ldr	x0, [sp, #136]
  42ad6c:	add	x0, x0, #0x10
  42ad70:	mov	x1, x0
  42ad74:	mov	x0, x2
  42ad78:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42ad7c:	str	x0, [sp, #120]
  42ad80:	ldr	x1, [sp, #120]
  42ad84:	ldr	x0, [sp, #136]
  42ad88:	add	x0, x1, x0
  42ad8c:	mov	x2, #0x10                  	// #16
  42ad90:	mov	w1, #0x0                   	// #0
  42ad94:	bl	402530 <memset@plt>
  42ad98:	ldr	x0, [sp, #136]
  42ad9c:	cmp	x0, #0x0
  42ada0:	b.eq	42add8 <ferror@plt+0x28468>  // b.none
  42ada4:	ldr	x1, [sp, #120]
  42ada8:	ldr	x0, [sp, #136]
  42adac:	sub	x0, x0, #0x1
  42adb0:	add	x0, x1, x0
  42adb4:	ldrb	w0, [x0]
  42adb8:	cmp	w0, #0xd
  42adbc:	b.ne	42add8 <ferror@plt+0x28468>  // b.any
  42adc0:	ldr	x1, [sp, #120]
  42adc4:	ldr	x0, [sp, #136]
  42adc8:	add	x0, x1, x0
  42adcc:	mov	w1, #0xd                   	// #13
  42add0:	strb	w1, [x0]
  42add4:	b	42adec <ferror@plt+0x2847c>
  42add8:	ldr	x1, [sp, #120]
  42addc:	ldr	x0, [sp, #136]
  42ade0:	add	x0, x1, x0
  42ade4:	mov	w1, #0xa                   	// #10
  42ade8:	strb	w1, [x0]
  42adec:	ldr	x0, [sp, #120]
  42adf0:	str	x0, [sp, #168]
  42adf4:	ldr	x0, [sp, #136]
  42adf8:	mov	x1, x0
  42adfc:	ldr	x0, [sp, #56]
  42ae00:	str	x1, [x0]
  42ae04:	ldr	x0, [sp, #136]
  42ae08:	cmp	x0, #0x2
  42ae0c:	b.ls	42ae68 <ferror@plt+0x284f8>  // b.plast
  42ae10:	ldr	x0, [sp, #120]
  42ae14:	ldrb	w0, [x0]
  42ae18:	cmp	w0, #0xef
  42ae1c:	b.ne	42ae68 <ferror@plt+0x284f8>  // b.any
  42ae20:	ldr	x0, [sp, #120]
  42ae24:	add	x0, x0, #0x1
  42ae28:	ldrb	w0, [x0]
  42ae2c:	cmp	w0, #0xbb
  42ae30:	b.ne	42ae68 <ferror@plt+0x284f8>  // b.any
  42ae34:	ldr	x0, [sp, #120]
  42ae38:	add	x0, x0, #0x2
  42ae3c:	ldrb	w0, [x0]
  42ae40:	cmp	w0, #0xbf
  42ae44:	b.ne	42ae68 <ferror@plt+0x284f8>  // b.any
  42ae48:	ldr	x0, [sp, #56]
  42ae4c:	ldr	x0, [x0]
  42ae50:	sub	x1, x0, #0x3
  42ae54:	ldr	x0, [sp, #56]
  42ae58:	str	x1, [x0]
  42ae5c:	ldr	x0, [sp, #168]
  42ae60:	add	x0, x0, #0x3
  42ae64:	str	x0, [sp, #168]
  42ae68:	ldr	x1, [sp, #120]
  42ae6c:	ldr	x0, [sp, #64]
  42ae70:	str	x1, [x0]
  42ae74:	ldr	x0, [sp, #168]
  42ae78:	ldp	x29, x30, [sp], #176
  42ae7c:	ret
  42ae80:	sub	sp, sp, #0x10
  42ae84:	str	xzr, [sp, #8]
  42ae88:	ldr	x0, [sp, #8]
  42ae8c:	cmp	x0, #0x0
  42ae90:	b.eq	42aea4 <ferror@plt+0x28534>  // b.none
  42ae94:	ldr	x0, [sp, #8]
  42ae98:	ldrb	w0, [x0]
  42ae9c:	cmp	w0, #0x0
  42aea0:	b.ne	42aeb0 <ferror@plt+0x28540>  // b.any
  42aea4:	adrp	x0, 482000 <_obstack_memory_used@@Base+0x12a9c>
  42aea8:	add	x0, x0, #0xfd8
  42aeac:	str	x0, [sp, #8]
  42aeb0:	ldr	x0, [sp, #8]
  42aeb4:	add	sp, sp, #0x10
  42aeb8:	ret
  42aebc:	stp	x29, x30, [sp, #-64]!
  42aec0:	mov	x29, sp
  42aec4:	str	x0, [sp, #40]
  42aec8:	str	w1, [sp, #36]
  42aecc:	str	x2, [sp, #24]
  42aed0:	ldr	x0, [sp, #40]
  42aed4:	ldr	x1, [sp, #24]
  42aed8:	str	x1, [x0, #8]
  42aedc:	ldr	w1, [sp, #36]
  42aee0:	ldr	x0, [sp, #24]
  42aee4:	bl	44378c <ferror@plt+0x40e1c>
  42aee8:	str	w0, [sp, #36]
  42aeec:	mov	x3, #0x0                   	// #0
  42aef0:	mov	w2, #0x1                   	// #1
  42aef4:	ldr	w1, [sp, #36]
  42aef8:	ldr	x0, [sp, #24]
  42aefc:	bl	44594c <ferror@plt+0x42fdc>
  42af00:	mov	w1, w0
  42af04:	ldr	x0, [sp, #40]
  42af08:	str	w1, [x0]
  42af0c:	ldr	x0, [sp, #40]
  42af10:	ldr	w0, [x0]
  42af14:	mov	w1, w0
  42af18:	ldr	x0, [sp, #24]
  42af1c:	bl	444ab8 <ferror@plt+0x42148>
  42af20:	bl	410184 <ferror@plt+0xd814>
  42af24:	str	x0, [sp, #56]
  42af28:	ldr	x0, [sp, #56]
  42af2c:	ldrb	w0, [x0, #7]
  42af30:	mov	w1, w0
  42af34:	mov	w0, #0x1                   	// #1
  42af38:	lsl	w1, w0, w1
  42af3c:	ldr	x0, [sp, #40]
  42af40:	str	w1, [x0, #4]
  42af44:	nop
  42af48:	ldp	x29, x30, [sp], #64
  42af4c:	ret
  42af50:	sub	sp, sp, #0x20
  42af54:	str	x0, [sp, #8]
  42af58:	ldr	x0, [sp, #8]
  42af5c:	ldr	w0, [x0]
  42af60:	str	w0, [sp, #24]
  42af64:	ldr	x0, [sp, #8]
  42af68:	ldr	w0, [x0]
  42af6c:	str	w0, [sp, #28]
  42af70:	ldr	x0, [sp, #8]
  42af74:	ldr	w1, [x0]
  42af78:	mov	w0, #0x60000000            	// #1610612736
  42af7c:	cmp	w1, w0
  42af80:	b.hi	42afa0 <ferror@plt+0x28630>  // b.pmore
  42af84:	ldr	x0, [sp, #8]
  42af88:	ldr	w0, [x0]
  42af8c:	ldr	x1, [sp, #8]
  42af90:	ldr	w1, [x1, #4]
  42af94:	add	w1, w0, w1
  42af98:	ldr	x0, [sp, #8]
  42af9c:	str	w1, [x0]
  42afa0:	ldr	x0, [sp, #24]
  42afa4:	add	sp, sp, #0x20
  42afa8:	ret
  42afac:	sub	sp, sp, #0x10
  42afb0:	str	x0, [sp, #8]
  42afb4:	ldr	x0, [sp, #8]
  42afb8:	ldr	x0, [x0, #40]
  42afbc:	ldr	w0, [x0, #48]
  42afc0:	cmp	w0, #0x1
  42afc4:	cset	w0, eq  // eq = none
  42afc8:	and	w0, w0, #0xff
  42afcc:	add	sp, sp, #0x10
  42afd0:	ret
  42afd4:	stp	x29, x30, [sp, #-48]!
  42afd8:	mov	x29, sp
  42afdc:	str	x0, [sp, #40]
  42afe0:	str	x1, [sp, #32]
  42afe4:	str	x2, [sp, #24]
  42afe8:	ldr	x0, [sp, #40]
  42afec:	ldr	x0, [x0, #56]
  42aff0:	ldr	x1, [x0, #24]
  42aff4:	ldr	x0, [sp, #40]
  42aff8:	ldr	x0, [x0, #56]
  42affc:	ldr	x0, [x0, #16]
  42b000:	sub	x0, x1, x0
  42b004:	mov	x2, x0
  42b008:	ldr	x1, [sp, #32]
  42b00c:	ldr	x0, [sp, #24]
  42b010:	add	x0, x1, x0
  42b014:	cmp	x2, x0
  42b018:	b.cs	42b034 <ferror@plt+0x286c4>  // b.hs, b.nlast
  42b01c:	ldr	x0, [sp, #40]
  42b020:	add	x0, x0, #0x38
  42b024:	ldr	x2, [sp, #24]
  42b028:	mov	x1, x0
  42b02c:	ldr	x0, [sp, #40]
  42b030:	bl	442cb4 <ferror@plt+0x40344>
  42b034:	ldr	x0, [sp, #40]
  42b038:	ldr	x0, [x0, #56]
  42b03c:	ldr	x0, [x0, #16]
  42b040:	ldp	x29, x30, [sp], #48
  42b044:	ret
  42b048:	stp	x29, x30, [sp, #-32]!
  42b04c:	mov	x29, sp
  42b050:	str	x0, [sp, #24]
  42b054:	str	x1, [sp, #16]
  42b058:	ldr	x1, [sp, #16]
  42b05c:	ldr	x0, [sp, #24]
  42b060:	bl	402890 <strcspn@plt>
  42b064:	ldp	x29, x30, [sp], #32
  42b068:	ret
  42b06c:	stp	x29, x30, [sp, #-32]!
  42b070:	mov	x29, sp
  42b074:	str	x0, [sp, #24]
  42b078:	ldr	x0, [sp, #24]
  42b07c:	bl	402330 <strlen@plt>
  42b080:	ldp	x29, x30, [sp], #32
  42b084:	ret
  42b088:	stp	x29, x30, [sp, #-32]!
  42b08c:	mov	x29, sp
  42b090:	str	x0, [sp, #24]
  42b094:	str	w1, [sp, #20]
  42b098:	ldr	w1, [sp, #20]
  42b09c:	ldr	x0, [sp, #24]
  42b0a0:	bl	402760 <strchr@plt>
  42b0a4:	ldp	x29, x30, [sp], #32
  42b0a8:	ret
  42b0ac:	stp	x29, x30, [sp, #-32]!
  42b0b0:	mov	x29, sp
  42b0b4:	str	x0, [sp, #24]
  42b0b8:	ldr	x0, [sp, #24]
  42b0bc:	ldr	x0, [x0, #136]
  42b0c0:	ldr	x0, [x0, #8]
  42b0c4:	cmp	x0, #0x0
  42b0c8:	b.eq	42b0d8 <ferror@plt+0x28768>  // b.none
  42b0cc:	ldr	x0, [sp, #24]
  42b0d0:	bl	44bbac <ferror@plt+0x4923c>
  42b0d4:	b	42b0b8 <ferror@plt+0x28748>
  42b0d8:	ldr	x0, [sp, #24]
  42b0dc:	ldr	x0, [x0, #448]
  42b0e0:	sub	x0, x0, #0x18
  42b0e4:	ldrb	w0, [x0, #4]
  42b0e8:	cmp	w0, #0x16
  42b0ec:	b.eq	42b114 <ferror@plt+0x287a4>  // b.none
  42b0f0:	ldr	x0, [sp, #24]
  42b0f4:	bl	43ffb4 <ferror@plt+0x3d644>
  42b0f8:	ldrb	w0, [x0, #4]
  42b0fc:	cmp	w0, #0x16
  42b100:	cset	w0, ne  // ne = any
  42b104:	and	w0, w0, #0xff
  42b108:	cmp	w0, #0x0
  42b10c:	b.eq	42b114 <ferror@plt+0x287a4>  // b.none
  42b110:	b	42b0f0 <ferror@plt+0x28780>
  42b114:	nop
  42b118:	ldp	x29, x30, [sp], #32
  42b11c:	ret
  42b120:	stp	x29, x30, [sp, #-32]!
  42b124:	mov	x29, sp
  42b128:	str	x0, [sp, #24]
  42b12c:	strb	w1, [sp, #23]
  42b130:	str	w2, [sp, #16]
  42b134:	ldr	x0, [sp, #24]
  42b138:	ldr	x0, [x0, #448]
  42b13c:	sub	x0, x0, #0x18
  42b140:	ldrb	w0, [x0, #4]
  42b144:	cmp	w0, #0x16
  42b148:	b.eq	42b180 <ferror@plt+0x28810>  // b.none
  42b14c:	ldrb	w0, [sp, #23]
  42b150:	cmp	w0, #0x0
  42b154:	b.eq	42b164 <ferror@plt+0x287f4>  // b.none
  42b158:	ldr	x0, [sp, #24]
  42b15c:	bl	44c468 <ferror@plt+0x49af8>
  42b160:	b	42b16c <ferror@plt+0x287fc>
  42b164:	ldr	x0, [sp, #24]
  42b168:	bl	43ffb4 <ferror@plt+0x3d644>
  42b16c:	ldrb	w0, [x0, #4]
  42b170:	cmp	w0, #0x16
  42b174:	b.eq	42b180 <ferror@plt+0x28810>  // b.none
  42b178:	mov	w0, #0x1                   	// #1
  42b17c:	b	42b184 <ferror@plt+0x28814>
  42b180:	mov	w0, #0x0                   	// #0
  42b184:	cmp	w0, #0x0
  42b188:	b.eq	42b1b0 <ferror@plt+0x28840>  // b.none
  42b18c:	ldr	x0, [sp, #24]
  42b190:	ldr	x0, [x0, #144]
  42b194:	ldr	x0, [x0, #8]
  42b198:	mov	x3, x0
  42b19c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b1a0:	add	x2, x0, #0x378
  42b1a4:	ldr	w1, [sp, #16]
  42b1a8:	ldr	x0, [sp, #24]
  42b1ac:	bl	4309a4 <ferror@plt+0x2e034>
  42b1b0:	nop
  42b1b4:	ldp	x29, x30, [sp], #32
  42b1b8:	ret
  42b1bc:	stp	x29, x30, [sp, #-32]!
  42b1c0:	mov	x29, sp
  42b1c4:	str	x0, [sp, #24]
  42b1c8:	mov	w2, #0x8                   	// #8
  42b1cc:	mov	w1, #0x0                   	// #0
  42b1d0:	ldr	x0, [sp, #24]
  42b1d4:	bl	42b120 <ferror@plt+0x287b0>
  42b1d8:	nop
  42b1dc:	ldp	x29, x30, [sp], #32
  42b1e0:	ret
  42b1e4:	stp	x29, x30, [sp, #-32]!
  42b1e8:	mov	x29, sp
  42b1ec:	str	x0, [sp, #24]
  42b1f0:	strb	w1, [sp, #23]
  42b1f4:	mov	w2, #0x0                   	// #0
  42b1f8:	ldrb	w1, [sp, #23]
  42b1fc:	ldr	x0, [sp, #24]
  42b200:	bl	42b120 <ferror@plt+0x287b0>
  42b204:	nop
  42b208:	ldp	x29, x30, [sp], #32
  42b20c:	ret
  42b210:	stp	x29, x30, [sp, #-64]!
  42b214:	mov	x29, sp
  42b218:	str	x0, [sp, #24]
  42b21c:	mov	x0, #0x8                   	// #8
  42b220:	str	x0, [sp, #48]
  42b224:	ldr	x0, [sp, #48]
  42b228:	lsl	x0, x0, #3
  42b22c:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42b230:	str	x0, [sp, #40]
  42b234:	str	xzr, [sp, #56]
  42b238:	ldr	x0, [sp, #24]
  42b23c:	ldr	x0, [x0, #448]
  42b240:	sub	x0, x0, #0x18
  42b244:	ldrb	w0, [x0, #4]
  42b248:	cmp	w0, #0x16
  42b24c:	b.eq	42b308 <ferror@plt+0x28998>  // b.none
  42b250:	ldr	x0, [sp, #24]
  42b254:	bl	43ffb4 <ferror@plt+0x3d644>
  42b258:	str	x0, [sp, #32]
  42b25c:	ldr	x0, [sp, #32]
  42b260:	ldrb	w0, [x0, #4]
  42b264:	cmp	w0, #0x16
  42b268:	b.eq	42b304 <ferror@plt+0x28994>  // b.none
  42b26c:	ldr	x0, [sp, #32]
  42b270:	ldrb	w0, [x0, #4]
  42b274:	cmp	w0, #0x4f
  42b278:	b.eq	42b2a4 <ferror@plt+0x28934>  // b.none
  42b27c:	ldr	x0, [sp, #24]
  42b280:	ldr	x0, [x0, #144]
  42b284:	ldr	x0, [x0, #8]
  42b288:	mov	x3, x0
  42b28c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b290:	add	x2, x0, #0x378
  42b294:	mov	w1, #0x2                   	// #2
  42b298:	ldr	x0, [sp, #24]
  42b29c:	bl	43086c <ferror@plt+0x2defc>
  42b2a0:	b	42b250 <ferror@plt+0x288e0>
  42b2a4:	ldr	x0, [sp, #56]
  42b2a8:	add	x0, x0, #0x1
  42b2ac:	ldr	x1, [sp, #48]
  42b2b0:	cmp	x1, x0
  42b2b4:	b.hi	42b2dc <ferror@plt+0x2896c>  // b.pmore
  42b2b8:	ldr	x0, [sp, #48]
  42b2bc:	lsl	x0, x0, #1
  42b2c0:	str	x0, [sp, #48]
  42b2c4:	ldr	x0, [sp, #48]
  42b2c8:	lsl	x0, x0, #3
  42b2cc:	mov	x1, x0
  42b2d0:	ldr	x0, [sp, #40]
  42b2d4:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42b2d8:	str	x0, [sp, #40]
  42b2dc:	ldr	x0, [sp, #56]
  42b2e0:	lsl	x0, x0, #3
  42b2e4:	ldr	x1, [sp, #40]
  42b2e8:	add	x0, x1, x0
  42b2ec:	ldr	x1, [sp, #32]
  42b2f0:	str	x1, [x0]
  42b2f4:	ldr	x0, [sp, #56]
  42b2f8:	add	x0, x0, #0x1
  42b2fc:	str	x0, [sp, #56]
  42b300:	b	42b250 <ferror@plt+0x288e0>
  42b304:	nop
  42b308:	ldr	x0, [sp, #56]
  42b30c:	lsl	x0, x0, #3
  42b310:	ldr	x1, [sp, #40]
  42b314:	add	x0, x1, x0
  42b318:	str	xzr, [x0]
  42b31c:	ldr	x0, [sp, #40]
  42b320:	ldp	x29, x30, [sp], #64
  42b324:	ret
  42b328:	sub	sp, sp, #0x10
  42b32c:	str	x0, [sp, #8]
  42b330:	ldr	x0, [sp, #8]
  42b334:	mov	w1, #0x1                   	// #1
  42b338:	strb	w1, [x0, #16]
  42b33c:	ldr	x0, [sp, #8]
  42b340:	strb	wzr, [x0, #21]
  42b344:	ldr	x0, [sp, #8]
  42b348:	mov	w1, #0x53                  	// #83
  42b34c:	strb	w1, [x0, #156]
  42b350:	ldr	x0, [sp, #8]
  42b354:	ldr	x0, [x0, #40]
  42b358:	ldr	w1, [x0, #60]
  42b35c:	ldr	x0, [sp, #8]
  42b360:	str	w1, [x0, #48]
  42b364:	nop
  42b368:	add	sp, sp, #0x10
  42b36c:	ret
  42b370:	stp	x29, x30, [sp, #-32]!
  42b374:	mov	x29, sp
  42b378:	str	x0, [sp, #24]
  42b37c:	str	w1, [sp, #20]
  42b380:	ldr	x0, [sp, #24]
  42b384:	ldrb	w0, [x0, #1160]
  42b388:	cmp	w0, #0x0
  42b38c:	b.eq	42b3dc <ferror@plt+0x28a6c>  // b.none
  42b390:	ldr	x0, [sp, #24]
  42b394:	ldrb	w0, [x0, #32]
  42b398:	cmp	w0, #0x0
  42b39c:	b.ne	42b3b8 <ferror@plt+0x28a48>  // b.any
  42b3a0:	ldr	x0, [sp, #24]
  42b3a4:	ldrb	w0, [x0, #24]
  42b3a8:	sub	w0, w0, #0x1
  42b3ac:	and	w1, w0, #0xff
  42b3b0:	ldr	x0, [sp, #24]
  42b3b4:	strb	w1, [x0, #24]
  42b3b8:	ldr	x0, [sp, #24]
  42b3bc:	ldr	x1, [x0, #144]
  42b3c0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b3c4:	add	x0, x0, #0xf0
  42b3c8:	cmp	x1, x0
  42b3cc:	b.eq	42b430 <ferror@plt+0x28ac0>  // b.none
  42b3d0:	ldr	x0, [sp, #24]
  42b3d4:	bl	4510f4 <ferror@plt+0x4e784>
  42b3d8:	b	42b430 <ferror@plt+0x28ac0>
  42b3dc:	ldr	x0, [sp, #24]
  42b3e0:	ldrb	w0, [x0, #32]
  42b3e4:	cmp	w0, #0x0
  42b3e8:	b.ne	42b430 <ferror@plt+0x28ac0>  // b.any
  42b3ec:	ldr	w0, [sp, #20]
  42b3f0:	cmp	w0, #0x0
  42b3f4:	b.eq	42b430 <ferror@plt+0x28ac0>  // b.none
  42b3f8:	ldr	x0, [sp, #24]
  42b3fc:	bl	42b0ac <ferror@plt+0x2873c>
  42b400:	ldr	x0, [sp, #24]
  42b404:	ldr	w0, [x0, #500]
  42b408:	cmp	w0, #0x0
  42b40c:	b.ne	42b430 <ferror@plt+0x28ac0>  // b.any
  42b410:	ldr	x0, [sp, #24]
  42b414:	add	x1, x0, #0x1c8
  42b418:	ldr	x0, [sp, #24]
  42b41c:	str	x1, [x0, #488]
  42b420:	ldr	x0, [sp, #24]
  42b424:	ldr	x1, [x0, #472]
  42b428:	ldr	x0, [sp, #24]
  42b42c:	str	x1, [x0, #448]
  42b430:	ldr	x0, [sp, #24]
  42b434:	ldrb	w0, [x0, #1123]
  42b438:	cmp	w0, #0x0
  42b43c:	cset	w0, eq  // eq = none
  42b440:	and	w0, w0, #0xff
  42b444:	mov	w1, w0
  42b448:	ldr	x0, [sp, #24]
  42b44c:	strb	w1, [x0, #21]
  42b450:	ldr	x0, [sp, #24]
  42b454:	strb	wzr, [x0, #16]
  42b458:	ldr	x0, [sp, #24]
  42b45c:	strb	wzr, [x0, #20]
  42b460:	ldr	x0, [sp, #24]
  42b464:	strb	wzr, [x0, #19]
  42b468:	ldr	x0, [sp, #24]
  42b46c:	str	xzr, [x0, #144]
  42b470:	nop
  42b474:	ldp	x29, x30, [sp], #32
  42b478:	ret
  42b47c:	stp	x29, x30, [sp, #-48]!
  42b480:	mov	x29, sp
  42b484:	str	x0, [sp, #24]
  42b488:	ldr	x0, [sp, #24]
  42b48c:	ldr	x1, [x0, #144]
  42b490:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b494:	add	x0, x0, #0xf0
  42b498:	cmp	x1, x0
  42b49c:	b.eq	42b5dc <ferror@plt+0x28c6c>  // b.none
  42b4a0:	ldr	x0, [sp, #24]
  42b4a4:	ldr	x0, [x0, #144]
  42b4a8:	cmp	x0, #0x0
  42b4ac:	b.eq	42b4d0 <ferror@plt+0x28b60>  // b.none
  42b4b0:	ldr	x0, [sp, #24]
  42b4b4:	ldr	x0, [x0, #144]
  42b4b8:	ldrb	w0, [x0, #19]
  42b4bc:	and	w0, w0, #0x10
  42b4c0:	cmp	w0, #0x0
  42b4c4:	b.ne	42b4d0 <ferror@plt+0x28b60>  // b.any
  42b4c8:	mov	w0, #0x1                   	// #1
  42b4cc:	b	42b4d4 <ferror@plt+0x28b64>
  42b4d0:	mov	w0, #0x0                   	// #0
  42b4d4:	strb	w0, [sp, #47]
  42b4d8:	ldr	x0, [sp, #24]
  42b4dc:	ldrb	w0, [x0, #18]
  42b4e0:	cmp	w0, #0x0
  42b4e4:	cset	w0, ne  // ne = any
  42b4e8:	strb	w0, [sp, #46]
  42b4ec:	ldr	x0, [sp, #24]
  42b4f0:	ldr	x1, [x0, #144]
  42b4f4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b4f8:	add	x0, x0, #0x150
  42b4fc:	cmp	x1, x0
  42b500:	b.eq	42b51c <ferror@plt+0x28bac>  // b.none
  42b504:	ldr	x0, [sp, #24]
  42b508:	ldr	x1, [x0, #144]
  42b50c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b510:	add	x0, x0, #0x1c8
  42b514:	cmp	x1, x0
  42b518:	b.ne	42b524 <ferror@plt+0x28bb4>  // b.any
  42b51c:	mov	w0, #0x1                   	// #1
  42b520:	b	42b528 <ferror@plt+0x28bb8>
  42b524:	mov	w0, #0x0                   	// #0
  42b528:	mov	w1, w0
  42b52c:	ldr	x0, [sp, #24]
  42b530:	strb	w1, [x0, #20]
  42b534:	ldr	x0, [sp, #24]
  42b538:	ldrb	w0, [x0, #20]
  42b53c:	cmp	w0, #0x0
  42b540:	b.eq	42b54c <ferror@plt+0x28bdc>  // b.none
  42b544:	ldr	x0, [sp, #24]
  42b548:	strb	wzr, [x0, #18]
  42b54c:	ldrb	w0, [sp, #47]
  42b550:	cmp	w0, #0x0
  42b554:	b.eq	42b570 <ferror@plt+0x28c00>  // b.none
  42b558:	ldr	x0, [sp, #24]
  42b55c:	ldrb	w0, [x0, #24]
  42b560:	add	w0, w0, #0x1
  42b564:	and	w1, w0, #0xff
  42b568:	ldr	x0, [sp, #24]
  42b56c:	strb	w1, [x0, #24]
  42b570:	mov	w2, #0x0                   	// #0
  42b574:	mov	x1, #0x0                   	// #0
  42b578:	ldr	x0, [sp, #24]
  42b57c:	bl	4513d0 <ferror@plt+0x4ea60>
  42b580:	ldrb	w0, [sp, #47]
  42b584:	cmp	w0, #0x0
  42b588:	b.eq	42b5a4 <ferror@plt+0x28c34>  // b.none
  42b58c:	ldr	x0, [sp, #24]
  42b590:	ldrb	w0, [x0, #24]
  42b594:	sub	w0, w0, #0x1
  42b598:	and	w1, w0, #0xff
  42b59c:	ldr	x0, [sp, #24]
  42b5a0:	strb	w1, [x0, #24]
  42b5a4:	ldrb	w1, [sp, #46]
  42b5a8:	ldr	x0, [sp, #24]
  42b5ac:	strb	w1, [x0, #18]
  42b5b0:	ldr	x0, [sp, #24]
  42b5b4:	ldr	x3, [x0, #1312]
  42b5b8:	ldr	x0, [sp, #24]
  42b5bc:	ldr	x1, [x0, #1328]
  42b5c0:	ldr	x0, [sp, #24]
  42b5c4:	ldr	x0, [x0, #1312]
  42b5c8:	sub	x0, x1, x0
  42b5cc:	mov	x2, x0
  42b5d0:	mov	x1, x3
  42b5d4:	ldr	x0, [sp, #24]
  42b5d8:	bl	45105c <ferror@plt+0x4e6ec>
  42b5dc:	ldr	x0, [sp, #24]
  42b5e0:	ldrb	w0, [x0, #24]
  42b5e4:	add	w0, w0, #0x1
  42b5e8:	and	w1, w0, #0xff
  42b5ec:	ldr	x0, [sp, #24]
  42b5f0:	strb	w1, [x0, #24]
  42b5f4:	nop
  42b5f8:	ldp	x29, x30, [sp], #48
  42b5fc:	ret
  42b600:	stp	x29, x30, [sp, #-48]!
  42b604:	mov	x29, sp
  42b608:	str	x0, [sp, #40]
  42b60c:	str	x1, [sp, #32]
  42b610:	str	w2, [sp, #28]
  42b614:	ldr	x0, [sp, #40]
  42b618:	ldrb	w0, [x0, #18]
  42b61c:	cmp	w0, #0x0
  42b620:	b.ne	42b6f4 <ferror@plt+0x28d84>  // b.any
  42b624:	ldr	x0, [sp, #32]
  42b628:	ldrb	w0, [x0, #18]
  42b62c:	cmp	w0, #0x2
  42b630:	b.ne	42b68c <ferror@plt+0x28d1c>  // b.any
  42b634:	ldr	x1, [sp, #32]
  42b638:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b63c:	add	x0, x0, #0x258
  42b640:	cmp	x1, x0
  42b644:	b.ne	42b658 <ferror@plt+0x28ce8>  // b.any
  42b648:	ldr	x0, [sp, #40]
  42b64c:	ldrb	w0, [x0, #1122]
  42b650:	cmp	w0, #0x0
  42b654:	b.ne	42b68c <ferror@plt+0x28d1c>  // b.any
  42b658:	ldr	x0, [sp, #40]
  42b65c:	ldrb	w0, [x0, #1154]
  42b660:	cmp	w0, #0x0
  42b664:	b.eq	42b68c <ferror@plt+0x28d1c>  // b.none
  42b668:	ldr	x0, [sp, #32]
  42b66c:	ldr	x0, [x0, #8]
  42b670:	mov	x3, x0
  42b674:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b678:	add	x2, x0, #0x3a0
  42b67c:	mov	w1, #0x2                   	// #2
  42b680:	ldr	x0, [sp, #40]
  42b684:	bl	43086c <ferror@plt+0x2defc>
  42b688:	b	42b6f4 <ferror@plt+0x28d84>
  42b68c:	ldr	x0, [sp, #32]
  42b690:	ldrb	w0, [x0, #19]
  42b694:	and	w0, w0, #0x20
  42b698:	cmp	w0, #0x0
  42b69c:	b.ne	42b6c4 <ferror@plt+0x28d54>  // b.any
  42b6a0:	ldr	x1, [sp, #32]
  42b6a4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b6a8:	add	x0, x0, #0x258
  42b6ac:	cmp	x1, x0
  42b6b0:	b.ne	42b6f4 <ferror@plt+0x28d84>  // b.any
  42b6b4:	ldr	x0, [sp, #40]
  42b6b8:	ldrb	w0, [x0, #1122]
  42b6bc:	cmp	w0, #0x0
  42b6c0:	b.ne	42b6f4 <ferror@plt+0x28d84>  // b.any
  42b6c4:	ldr	x0, [sp, #40]
  42b6c8:	ldrb	w0, [x0, #1132]
  42b6cc:	cmp	w0, #0x0
  42b6d0:	b.eq	42b6f4 <ferror@plt+0x28d84>  // b.none
  42b6d4:	ldr	x0, [sp, #32]
  42b6d8:	ldr	x0, [x0, #8]
  42b6dc:	mov	x3, x0
  42b6e0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b6e4:	add	x2, x0, #0x3b8
  42b6e8:	mov	w1, #0x1                   	// #1
  42b6ec:	ldr	x0, [sp, #40]
  42b6f0:	bl	430908 <ferror@plt+0x2df98>
  42b6f4:	ldr	x0, [sp, #40]
  42b6f8:	ldrb	w0, [x0, #1138]
  42b6fc:	cmp	w0, #0x0
  42b700:	b.eq	42b7ac <ferror@plt+0x28e3c>  // b.none
  42b704:	ldr	x1, [sp, #32]
  42b708:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b70c:	add	x0, x0, #0x1c8
  42b710:	cmp	x1, x0
  42b714:	b.ne	42b730 <ferror@plt+0x28dc0>  // b.any
  42b718:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b71c:	add	x2, x0, #0x3e0
  42b720:	mov	w1, #0x6                   	// #6
  42b724:	ldr	x0, [sp, #40]
  42b728:	bl	430908 <ferror@plt+0x2df98>
  42b72c:	b	42b7ac <ferror@plt+0x28e3c>
  42b730:	ldr	w0, [sp, #28]
  42b734:	cmp	w0, #0x0
  42b738:	b.eq	42b770 <ferror@plt+0x28e00>  // b.none
  42b73c:	ldr	x0, [sp, #32]
  42b740:	ldrb	w0, [x0, #18]
  42b744:	cmp	w0, #0x0
  42b748:	b.ne	42b770 <ferror@plt+0x28e00>  // b.any
  42b74c:	ldr	x0, [sp, #32]
  42b750:	ldr	x0, [x0, #8]
  42b754:	mov	x3, x0
  42b758:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b75c:	add	x2, x0, #0x410
  42b760:	mov	w1, #0x6                   	// #6
  42b764:	ldr	x0, [sp, #40]
  42b768:	bl	430908 <ferror@plt+0x2df98>
  42b76c:	b	42b7ac <ferror@plt+0x28e3c>
  42b770:	ldr	w0, [sp, #28]
  42b774:	cmp	w0, #0x0
  42b778:	b.ne	42b7ac <ferror@plt+0x28e3c>  // b.any
  42b77c:	ldr	x0, [sp, #32]
  42b780:	ldrb	w0, [x0, #18]
  42b784:	cmp	w0, #0x0
  42b788:	b.eq	42b7ac <ferror@plt+0x28e3c>  // b.none
  42b78c:	ldr	x0, [sp, #32]
  42b790:	ldr	x0, [x0, #8]
  42b794:	mov	x3, x0
  42b798:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b79c:	add	x2, x0, #0x440
  42b7a0:	mov	w1, #0x6                   	// #6
  42b7a4:	ldr	x0, [sp, #40]
  42b7a8:	bl	430908 <ferror@plt+0x2df98>
  42b7ac:	nop
  42b7b0:	ldp	x29, x30, [sp], #48
  42b7b4:	ret
  42b7b8:	stp	x29, x30, [sp, #-256]!
  42b7bc:	mov	x29, sp
  42b7c0:	str	x0, [sp, #24]
  42b7c4:	str	w1, [sp, #20]
  42b7c8:	str	xzr, [sp, #248]
  42b7cc:	ldr	x0, [sp, #24]
  42b7d0:	ldrb	w0, [x0, #25]
  42b7d4:	cmp	w0, #0x0
  42b7d8:	cset	w0, ne  // ne = any
  42b7dc:	strb	w0, [sp, #231]
  42b7e0:	ldr	x0, [sp, #24]
  42b7e4:	ldrb	w0, [x0, #27]
  42b7e8:	cmp	w0, #0x0
  42b7ec:	cset	w0, ne  // ne = any
  42b7f0:	strb	w0, [sp, #230]
  42b7f4:	mov	w0, #0x1                   	// #1
  42b7f8:	str	w0, [sp, #244]
  42b7fc:	ldrb	w0, [sp, #230]
  42b800:	cmp	w0, #0x0
  42b804:	b.eq	42b810 <ferror@plt+0x28ea0>  // b.none
  42b808:	ldr	x0, [sp, #24]
  42b80c:	strb	wzr, [x0, #24]
  42b810:	ldrb	w0, [sp, #231]
  42b814:	cmp	w0, #0x0
  42b818:	b.eq	42b850 <ferror@plt+0x28ee0>  // b.none
  42b81c:	ldr	x0, [sp, #24]
  42b820:	ldrb	w0, [x0, #1154]
  42b824:	cmp	w0, #0x0
  42b828:	b.eq	42b840 <ferror@plt+0x28ed0>  // b.none
  42b82c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b830:	add	x2, x0, #0x480
  42b834:	mov	w1, #0x2                   	// #2
  42b838:	ldr	x0, [sp, #24]
  42b83c:	bl	43086c <ferror@plt+0x2defc>
  42b840:	ldr	x0, [sp, #24]
  42b844:	strb	wzr, [x0, #25]
  42b848:	ldr	x0, [sp, #24]
  42b84c:	strb	wzr, [x0, #24]
  42b850:	ldr	x0, [sp, #24]
  42b854:	bl	42b328 <ferror@plt+0x289b8>
  42b858:	ldr	x0, [sp, #24]
  42b85c:	bl	43ffb4 <ferror@plt+0x3d644>
  42b860:	str	x0, [sp, #216]
  42b864:	ldr	x0, [sp, #216]
  42b868:	ldrb	w0, [x0, #4]
  42b86c:	cmp	w0, #0x35
  42b870:	b.ne	42b8cc <ferror@plt+0x28f5c>  // b.any
  42b874:	ldr	x0, [sp, #216]
  42b878:	ldr	x0, [x0, #8]
  42b87c:	ldrb	w0, [x0, #16]
  42b880:	and	w0, w0, #0x1
  42b884:	and	w0, w0, #0xff
  42b888:	cmp	w0, #0x0
  42b88c:	b.eq	42b93c <ferror@plt+0x28fcc>  // b.none
  42b890:	ldr	x0, [sp, #216]
  42b894:	ldr	x0, [x0, #8]
  42b898:	ldrb	w0, [x0, #16]
  42b89c:	ubfx	x0, x0, #1, #7
  42b8a0:	and	w0, w0, #0xff
  42b8a4:	sxtw	x1, w0
  42b8a8:	mov	x0, x1
  42b8ac:	lsl	x0, x0, #1
  42b8b0:	add	x0, x0, x1
  42b8b4:	lsl	x0, x0, #3
  42b8b8:	adrp	x1, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b8bc:	add	x1, x1, #0xf0
  42b8c0:	add	x0, x0, x1
  42b8c4:	str	x0, [sp, #248]
  42b8c8:	b	42b93c <ferror@plt+0x28fcc>
  42b8cc:	ldr	x0, [sp, #216]
  42b8d0:	ldrb	w0, [x0, #4]
  42b8d4:	cmp	w0, #0x37
  42b8d8:	b.ne	42b93c <ferror@plt+0x28fcc>  // b.any
  42b8dc:	ldr	x0, [sp, #24]
  42b8e0:	ldr	w0, [x0, #1116]
  42b8e4:	cmp	w0, #0x15
  42b8e8:	b.eq	42b93c <ferror@plt+0x28fcc>  // b.none
  42b8ec:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b8f0:	add	x0, x0, #0x360
  42b8f4:	str	x0, [sp, #248]
  42b8f8:	ldr	x0, [sp, #24]
  42b8fc:	ldrb	w0, [x0, #1154]
  42b900:	cmp	w0, #0x0
  42b904:	b.eq	42b93c <ferror@plt+0x28fcc>  // b.none
  42b908:	ldr	x0, [sp, #24]
  42b90c:	ldrb	w0, [x0, #1155]
  42b910:	cmp	w0, #0x0
  42b914:	b.ne	42b93c <ferror@plt+0x28fcc>  // b.any
  42b918:	ldr	x0, [sp, #24]
  42b91c:	ldrb	w0, [x0, #18]
  42b920:	cmp	w0, #0x0
  42b924:	b.ne	42b93c <ferror@plt+0x28fcc>  // b.any
  42b928:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42b92c:	add	x2, x0, #0x4c0
  42b930:	mov	w1, #0x2                   	// #2
  42b934:	ldr	x0, [sp, #24]
  42b938:	bl	43086c <ferror@plt+0x2defc>
  42b93c:	ldr	x0, [sp, #248]
  42b940:	cmp	x0, #0x0
  42b944:	b.eq	42ba34 <ferror@plt+0x290c4>  // b.none
  42b948:	ldr	x0, [sp, #248]
  42b94c:	ldrb	w0, [x0, #19]
  42b950:	and	w0, w0, #0x2
  42b954:	cmp	w0, #0x0
  42b958:	b.ne	42b964 <ferror@plt+0x28ff4>  // b.any
  42b95c:	ldr	x0, [sp, #24]
  42b960:	strb	wzr, [x0, #440]
  42b964:	ldr	x0, [sp, #24]
  42b968:	ldrb	w0, [x0, #1155]
  42b96c:	cmp	w0, #0x0
  42b970:	b.eq	42b9b8 <ferror@plt+0x29048>  // b.none
  42b974:	ldr	x0, [sp, #24]
  42b978:	ldrb	w0, [x0, #1244]
  42b97c:	eor	w0, w0, #0x1
  42b980:	and	w0, w0, #0xff
  42b984:	cmp	w0, #0x0
  42b988:	b.eq	42b9b8 <ferror@plt+0x29048>  // b.none
  42b98c:	ldr	w0, [sp, #20]
  42b990:	cmp	w0, #0x0
  42b994:	b.ne	42b9ac <ferror@plt+0x2903c>  // b.any
  42b998:	ldr	x0, [sp, #248]
  42b99c:	ldrb	w0, [x0, #19]
  42b9a0:	and	w0, w0, #0x8
  42b9a4:	cmp	w0, #0x0
  42b9a8:	b.ne	42b9b8 <ferror@plt+0x29048>  // b.any
  42b9ac:	str	wzr, [sp, #244]
  42b9b0:	str	xzr, [sp, #248]
  42b9b4:	b	42bb50 <ferror@plt+0x291e0>
  42b9b8:	ldr	x0, [sp, #248]
  42b9bc:	ldrb	w0, [x0, #19]
  42b9c0:	and	w0, w0, #0x4
  42b9c4:	and	w1, w0, #0xff
  42b9c8:	ldr	x0, [sp, #24]
  42b9cc:	strb	w1, [x0, #19]
  42b9d0:	ldr	x0, [sp, #248]
  42b9d4:	ldrb	w0, [x0, #19]
  42b9d8:	and	w0, w0, #0x4
  42b9dc:	and	w1, w0, #0xff
  42b9e0:	ldr	x0, [sp, #24]
  42b9e4:	strb	w1, [x0, #17]
  42b9e8:	ldr	x0, [sp, #24]
  42b9ec:	ldrb	w0, [x0, #1155]
  42b9f0:	cmp	w0, #0x0
  42b9f4:	b.ne	42ba08 <ferror@plt+0x29098>  // b.any
  42b9f8:	ldr	w2, [sp, #20]
  42b9fc:	ldr	x1, [sp, #248]
  42ba00:	ldr	x0, [sp, #24]
  42ba04:	bl	42b600 <ferror@plt+0x28c90>
  42ba08:	ldr	x0, [sp, #24]
  42ba0c:	ldrb	w0, [x0, #18]
  42ba10:	cmp	w0, #0x0
  42ba14:	b.eq	42bb50 <ferror@plt+0x291e0>  // b.none
  42ba18:	ldr	x0, [sp, #248]
  42ba1c:	ldrb	w0, [x0, #19]
  42ba20:	and	w0, w0, #0x1
  42ba24:	cmp	w0, #0x0
  42ba28:	b.ne	42bb50 <ferror@plt+0x291e0>  // b.any
  42ba2c:	str	xzr, [sp, #248]
  42ba30:	b	42bb50 <ferror@plt+0x291e0>
  42ba34:	ldr	x0, [sp, #216]
  42ba38:	ldrb	w0, [x0, #4]
  42ba3c:	cmp	w0, #0x16
  42ba40:	b.eq	42bb50 <ferror@plt+0x291e0>  // b.none
  42ba44:	ldr	x0, [sp, #24]
  42ba48:	ldr	w0, [x0, #1116]
  42ba4c:	cmp	w0, #0x15
  42ba50:	b.ne	42ba5c <ferror@plt+0x290ec>  // b.any
  42ba54:	str	wzr, [sp, #244]
  42ba58:	b	42bb50 <ferror@plt+0x291e0>
  42ba5c:	ldr	x0, [sp, #24]
  42ba60:	ldrb	w0, [x0, #18]
  42ba64:	cmp	w0, #0x0
  42ba68:	b.ne	42bb50 <ferror@plt+0x291e0>  // b.any
  42ba6c:	ldr	x1, [sp, #216]
  42ba70:	ldr	x0, [sp, #24]
  42ba74:	bl	441e60 <ferror@plt+0x3f4f0>
  42ba78:	str	x0, [sp, #208]
  42ba7c:	str	xzr, [sp, #232]
  42ba80:	ldr	x0, [sp, #24]
  42ba84:	ldr	x0, [x0, #1064]
  42ba88:	cmp	x0, #0x0
  42ba8c:	b.eq	42bab0 <ferror@plt+0x29140>  // b.none
  42ba90:	ldr	x0, [sp, #24]
  42ba94:	ldr	x3, [x0, #1064]
  42ba98:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ba9c:	add	x2, x0, #0x2b8
  42baa0:	ldr	x1, [sp, #208]
  42baa4:	ldr	x0, [sp, #24]
  42baa8:	blr	x3
  42baac:	str	x0, [sp, #232]
  42bab0:	ldr	x0, [sp, #232]
  42bab4:	cmp	x0, #0x0
  42bab8:	b.eq	42bb38 <ferror@plt+0x291c8>  // b.none
  42babc:	ldr	x0, [sp, #24]
  42bac0:	ldr	x1, [x0, #40]
  42bac4:	ldr	x0, [sp, #216]
  42bac8:	ldr	w2, [x0]
  42bacc:	add	x0, sp, #0x20
  42bad0:	mov	x3, #0x0                   	// #0
  42bad4:	bl	4468fc <ferror@plt+0x43f8c>
  42bad8:	ldr	x0, [sp, #24]
  42badc:	ldr	x2, [x0, #40]
  42bae0:	ldr	x0, [sp, #216]
  42bae4:	ldr	w0, [x0]
  42bae8:	mov	w1, w0
  42baec:	mov	x0, x2
  42baf0:	bl	44378c <ferror@plt+0x40e1c>
  42baf4:	str	x0, [sp, #200]
  42baf8:	add	x0, sp, #0x20
  42bafc:	ldr	x2, [sp, #232]
  42bb00:	ldr	x1, [sp, #200]
  42bb04:	bl	446ee4 <ferror@plt+0x44574>
  42bb08:	add	x1, sp, #0x20
  42bb0c:	ldr	x5, [sp, #232]
  42bb10:	ldr	x4, [sp, #208]
  42bb14:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bb18:	add	x3, x0, #0x4f0
  42bb1c:	mov	x2, x1
  42bb20:	mov	w1, #0x3                   	// #3
  42bb24:	ldr	x0, [sp, #24]
  42bb28:	bl	430f18 <ferror@plt+0x2e5a8>
  42bb2c:	add	x0, sp, #0x20
  42bb30:	bl	446978 <ferror@plt+0x44008>
  42bb34:	b	42bb50 <ferror@plt+0x291e0>
  42bb38:	ldr	x3, [sp, #208]
  42bb3c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bb40:	add	x2, x0, #0x528
  42bb44:	mov	w1, #0x3                   	// #3
  42bb48:	ldr	x0, [sp, #24]
  42bb4c:	bl	43086c <ferror@plt+0x2defc>
  42bb50:	ldr	x0, [sp, #24]
  42bb54:	ldr	x1, [sp, #248]
  42bb58:	str	x1, [x0, #144]
  42bb5c:	ldr	x0, [sp, #24]
  42bb60:	ldrb	w0, [x0, #1160]
  42bb64:	cmp	w0, #0x0
  42bb68:	b.eq	42bb74 <ferror@plt+0x29204>  // b.none
  42bb6c:	ldr	x0, [sp, #24]
  42bb70:	bl	42b47c <ferror@plt+0x28b0c>
  42bb74:	ldr	x0, [sp, #248]
  42bb78:	cmp	x0, #0x0
  42bb7c:	b.eq	42bb98 <ferror@plt+0x29228>  // b.none
  42bb80:	ldr	x0, [sp, #24]
  42bb84:	ldr	x0, [x0, #144]
  42bb88:	ldr	x1, [x0]
  42bb8c:	ldr	x0, [sp, #24]
  42bb90:	blr	x1
  42bb94:	b	42bbb0 <ferror@plt+0x29240>
  42bb98:	ldr	w0, [sp, #244]
  42bb9c:	cmp	w0, #0x0
  42bba0:	b.ne	42bbb0 <ferror@plt+0x29240>  // b.any
  42bba4:	mov	w1, #0x1                   	// #1
  42bba8:	ldr	x0, [sp, #24]
  42bbac:	bl	44c6d8 <ferror@plt+0x49d68>
  42bbb0:	ldr	w1, [sp, #244]
  42bbb4:	ldr	x0, [sp, #24]
  42bbb8:	bl	42b370 <ferror@plt+0x28a00>
  42bbbc:	ldrb	w0, [sp, #231]
  42bbc0:	cmp	w0, #0x0
  42bbc4:	b.eq	42bbf0 <ferror@plt+0x29280>  // b.none
  42bbc8:	ldr	x0, [sp, #24]
  42bbcc:	ldrb	w0, [x0, #32]
  42bbd0:	cmp	w0, #0x0
  42bbd4:	b.ne	42bbf0 <ferror@plt+0x29280>  // b.any
  42bbd8:	ldr	x0, [sp, #24]
  42bbdc:	mov	w1, #0x2                   	// #2
  42bbe0:	strb	w1, [x0, #25]
  42bbe4:	ldr	x0, [sp, #24]
  42bbe8:	mov	w1, #0x1                   	// #1
  42bbec:	strb	w1, [x0, #24]
  42bbf0:	ldrb	w0, [sp, #230]
  42bbf4:	cmp	w0, #0x0
  42bbf8:	b.eq	42bc08 <ferror@plt+0x29298>  // b.none
  42bbfc:	ldr	x0, [sp, #24]
  42bc00:	mov	w1, #0x1                   	// #1
  42bc04:	strb	w1, [x0, #24]
  42bc08:	ldr	w0, [sp, #244]
  42bc0c:	ldp	x29, x30, [sp], #256
  42bc10:	ret
  42bc14:	stp	x29, x30, [sp, #-48]!
  42bc18:	mov	x29, sp
  42bc1c:	str	x0, [sp, #40]
  42bc20:	str	w1, [sp, #36]
  42bc24:	str	x2, [sp, #24]
  42bc28:	str	x3, [sp, #16]
  42bc2c:	mov	w3, #0x1                   	// #1
  42bc30:	ldr	x2, [sp, #16]
  42bc34:	ldr	x1, [sp, #24]
  42bc38:	ldr	x0, [sp, #40]
  42bc3c:	bl	43018c <ferror@plt+0x2d81c>
  42bc40:	ldr	x0, [sp, #40]
  42bc44:	bl	42b328 <ferror@plt+0x289b8>
  42bc48:	ldr	x0, [sp, #40]
  42bc4c:	bl	43b8b8 <ferror@plt+0x38f48>
  42bc50:	ldrsw	x1, [sp, #36]
  42bc54:	mov	x0, x1
  42bc58:	lsl	x0, x0, #1
  42bc5c:	add	x0, x0, x1
  42bc60:	lsl	x0, x0, #3
  42bc64:	adrp	x1, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bc68:	add	x1, x1, #0xf0
  42bc6c:	add	x1, x0, x1
  42bc70:	ldr	x0, [sp, #40]
  42bc74:	str	x1, [x0, #144]
  42bc78:	ldr	x0, [sp, #40]
  42bc7c:	ldrb	w0, [x0, #1160]
  42bc80:	cmp	w0, #0x0
  42bc84:	b.eq	42bc90 <ferror@plt+0x29320>  // b.none
  42bc88:	ldr	x0, [sp, #40]
  42bc8c:	bl	42b47c <ferror@plt+0x28b0c>
  42bc90:	ldr	x0, [sp, #40]
  42bc94:	ldr	x0, [x0, #144]
  42bc98:	ldr	x1, [x0]
  42bc9c:	ldr	x0, [sp, #40]
  42bca0:	blr	x1
  42bca4:	mov	w1, #0x1                   	// #1
  42bca8:	ldr	x0, [sp, #40]
  42bcac:	bl	42b370 <ferror@plt+0x28a00>
  42bcb0:	ldr	x0, [sp, #40]
  42bcb4:	bl	430374 <ferror@plt+0x2da04>
  42bcb8:	nop
  42bcbc:	ldp	x29, x30, [sp], #48
  42bcc0:	ret
  42bcc4:	stp	x29, x30, [sp, #-48]!
  42bcc8:	mov	x29, sp
  42bccc:	str	x0, [sp, #24]
  42bcd0:	strb	w1, [sp, #23]
  42bcd4:	ldr	x0, [sp, #24]
  42bcd8:	bl	43ffb4 <ferror@plt+0x3d644>
  42bcdc:	str	x0, [sp, #40]
  42bce0:	ldr	x0, [sp, #40]
  42bce4:	ldrb	w0, [x0, #4]
  42bce8:	cmp	w0, #0x35
  42bcec:	b.ne	42bda4 <ferror@plt+0x29434>  // b.any
  42bcf0:	ldr	x0, [sp, #40]
  42bcf4:	ldr	x0, [x0, #8]
  42bcf8:	str	x0, [sp, #32]
  42bcfc:	ldrb	w0, [sp, #23]
  42bd00:	cmp	w0, #0x0
  42bd04:	b.eq	42bd34 <ferror@plt+0x293c4>  // b.none
  42bd08:	ldr	x0, [sp, #24]
  42bd0c:	ldr	x0, [x0, #1248]
  42bd10:	ldr	x1, [sp, #32]
  42bd14:	cmp	x1, x0
  42bd18:	b.ne	42bd34 <ferror@plt+0x293c4>  // b.any
  42bd1c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bd20:	add	x2, x0, #0x550
  42bd24:	mov	w1, #0x3                   	// #3
  42bd28:	ldr	x0, [sp, #24]
  42bd2c:	bl	43086c <ferror@plt+0x2defc>
  42bd30:	b	42be2c <ferror@plt+0x294bc>
  42bd34:	ldrb	w0, [sp, #23]
  42bd38:	cmp	w0, #0x0
  42bd3c:	b.eq	42bd80 <ferror@plt+0x29410>  // b.none
  42bd40:	ldr	x0, [sp, #24]
  42bd44:	ldr	x0, [x0, #1288]
  42bd48:	ldr	x1, [sp, #32]
  42bd4c:	cmp	x1, x0
  42bd50:	b.eq	42bd68 <ferror@plt+0x293f8>  // b.none
  42bd54:	ldr	x0, [sp, #24]
  42bd58:	ldr	x0, [x0, #1296]
  42bd5c:	ldr	x1, [sp, #32]
  42bd60:	cmp	x1, x0
  42bd64:	b.ne	42bd80 <ferror@plt+0x29410>  // b.any
  42bd68:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bd6c:	add	x2, x0, #0x580
  42bd70:	mov	w1, #0x3                   	// #3
  42bd74:	ldr	x0, [sp, #24]
  42bd78:	bl	43086c <ferror@plt+0x2defc>
  42bd7c:	b	42be2c <ferror@plt+0x294bc>
  42bd80:	ldr	x0, [sp, #32]
  42bd84:	ldrh	w0, [x0, #18]
  42bd88:	ubfx	x0, x0, #2, #8
  42bd8c:	and	w0, w0, #0xff
  42bd90:	and	w0, w0, #0x2
  42bd94:	cmp	w0, #0x0
  42bd98:	b.ne	42be2c <ferror@plt+0x294bc>  // b.any
  42bd9c:	ldr	x0, [sp, #32]
  42bda0:	b	42be30 <ferror@plt+0x294c0>
  42bda4:	ldr	x0, [sp, #40]
  42bda8:	ldrh	w0, [x0, #6]
  42bdac:	and	w0, w0, #0x10
  42bdb0:	cmp	w0, #0x0
  42bdb4:	b.eq	42bde0 <ferror@plt+0x29470>  // b.none
  42bdb8:	ldr	x0, [sp, #40]
  42bdbc:	ldr	x0, [x0, #8]
  42bdc0:	ldr	x0, [x0]
  42bdc4:	mov	x3, x0
  42bdc8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bdcc:	add	x2, x0, #0x5b8
  42bdd0:	mov	w1, #0x3                   	// #3
  42bdd4:	ldr	x0, [sp, #24]
  42bdd8:	bl	43086c <ferror@plt+0x2defc>
  42bddc:	b	42be2c <ferror@plt+0x294bc>
  42bde0:	ldr	x0, [sp, #40]
  42bde4:	ldrb	w0, [x0, #4]
  42bde8:	cmp	w0, #0x16
  42bdec:	b.ne	42be18 <ferror@plt+0x294a8>  // b.any
  42bdf0:	ldr	x0, [sp, #24]
  42bdf4:	ldr	x0, [x0, #144]
  42bdf8:	ldr	x0, [x0, #8]
  42bdfc:	mov	x3, x0
  42be00:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42be04:	add	x2, x0, #0x5f8
  42be08:	mov	w1, #0x3                   	// #3
  42be0c:	ldr	x0, [sp, #24]
  42be10:	bl	43086c <ferror@plt+0x2defc>
  42be14:	b	42be2c <ferror@plt+0x294bc>
  42be18:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42be1c:	add	x2, x0, #0x620
  42be20:	mov	w1, #0x3                   	// #3
  42be24:	ldr	x0, [sp, #24]
  42be28:	bl	43086c <ferror@plt+0x2defc>
  42be2c:	mov	x0, #0x0                   	// #0
  42be30:	ldp	x29, x30, [sp], #48
  42be34:	ret
  42be38:	stp	x29, x30, [sp, #-48]!
  42be3c:	mov	x29, sp
  42be40:	str	x0, [sp, #24]
  42be44:	mov	w1, #0x1                   	// #1
  42be48:	ldr	x0, [sp, #24]
  42be4c:	bl	42bcc4 <ferror@plt+0x29354>
  42be50:	str	x0, [sp, #40]
  42be54:	ldr	x0, [sp, #40]
  42be58:	cmp	x0, #0x0
  42be5c:	b.eq	42bf10 <ferror@plt+0x295a0>  // b.none
  42be60:	ldr	x0, [sp, #24]
  42be64:	ldrb	w0, [x0, #1124]
  42be68:	cmp	w0, #0x0
  42be6c:	cset	w0, eq  // eq = none
  42be70:	and	w0, w0, #0xff
  42be74:	mov	w1, w0
  42be78:	ldr	x0, [sp, #24]
  42be7c:	strb	w1, [x0, #21]
  42be80:	ldr	x0, [sp, #24]
  42be84:	ldr	x0, [x0, #1024]
  42be88:	cmp	x0, #0x0
  42be8c:	b.eq	42bea0 <ferror@plt+0x29530>  // b.none
  42be90:	ldr	x0, [sp, #24]
  42be94:	ldr	x1, [x0, #1024]
  42be98:	ldr	x0, [sp, #24]
  42be9c:	blr	x1
  42bea0:	ldr	x1, [sp, #40]
  42bea4:	ldr	x0, [sp, #24]
  42bea8:	bl	44dc14 <ferror@plt+0x4b2a4>
  42beac:	and	w0, w0, #0xff
  42beb0:	cmp	w0, #0x0
  42beb4:	b.eq	42bee8 <ferror@plt+0x29578>  // b.none
  42beb8:	ldr	x0, [sp, #24]
  42bebc:	ldr	x0, [x0, #936]
  42bec0:	cmp	x0, #0x0
  42bec4:	b.eq	42bee8 <ferror@plt+0x29578>  // b.none
  42bec8:	ldr	x0, [sp, #24]
  42becc:	ldr	x3, [x0, #936]
  42bed0:	ldr	x0, [sp, #24]
  42bed4:	ldr	w0, [x0, #48]
  42bed8:	ldr	x2, [sp, #40]
  42bedc:	mov	w1, w0
  42bee0:	ldr	x0, [sp, #24]
  42bee4:	blr	x3
  42bee8:	ldr	x0, [sp, #40]
  42beec:	ldrh	w0, [x0, #18]
  42bef0:	ubfx	x0, x0, #2, #8
  42bef4:	and	w0, w0, #0xff
  42bef8:	and	w0, w0, #0xffffffdf
  42befc:	and	w2, w0, #0xff
  42bf00:	ldr	x1, [sp, #40]
  42bf04:	ldrh	w0, [x1, #18]
  42bf08:	bfi	w0, w2, #2, #8
  42bf0c:	strh	w0, [x1, #18]
  42bf10:	nop
  42bf14:	ldp	x29, x30, [sp], #48
  42bf18:	ret
  42bf1c:	stp	x29, x30, [sp, #-48]!
  42bf20:	mov	x29, sp
  42bf24:	str	x0, [sp, #24]
  42bf28:	mov	w1, #0x1                   	// #1
  42bf2c:	ldr	x0, [sp, #24]
  42bf30:	bl	42bcc4 <ferror@plt+0x29354>
  42bf34:	str	x0, [sp, #40]
  42bf38:	ldr	x0, [sp, #40]
  42bf3c:	cmp	x0, #0x0
  42bf40:	b.eq	42c078 <ferror@plt+0x29708>  // b.none
  42bf44:	ldr	x0, [sp, #24]
  42bf48:	ldr	x0, [x0, #1024]
  42bf4c:	cmp	x0, #0x0
  42bf50:	b.eq	42bf64 <ferror@plt+0x295f4>  // b.none
  42bf54:	ldr	x0, [sp, #24]
  42bf58:	ldr	x1, [x0, #1024]
  42bf5c:	ldr	x0, [sp, #24]
  42bf60:	blr	x1
  42bf64:	ldr	x0, [sp, #24]
  42bf68:	ldr	x0, [x0, #944]
  42bf6c:	cmp	x0, #0x0
  42bf70:	b.eq	42bf94 <ferror@plt+0x29624>  // b.none
  42bf74:	ldr	x0, [sp, #24]
  42bf78:	ldr	x3, [x0, #944]
  42bf7c:	ldr	x0, [sp, #24]
  42bf80:	ldr	w0, [x0, #48]
  42bf84:	ldr	x2, [sp, #40]
  42bf88:	mov	w1, w0
  42bf8c:	ldr	x0, [sp, #24]
  42bf90:	blr	x3
  42bf94:	ldr	x0, [sp, #40]
  42bf98:	bl	430670 <ferror@plt+0x2dd00>
  42bf9c:	and	w0, w0, #0xff
  42bfa0:	cmp	w0, #0x0
  42bfa4:	b.eq	42c078 <ferror@plt+0x29708>  // b.none
  42bfa8:	ldr	x0, [sp, #40]
  42bfac:	ldrh	w0, [x0, #18]
  42bfb0:	ubfx	x0, x0, #2, #8
  42bfb4:	and	w0, w0, #0xff
  42bfb8:	and	w0, w0, #0x8
  42bfbc:	cmp	w0, #0x0
  42bfc0:	b.eq	42bfe8 <ferror@plt+0x29678>  // b.none
  42bfc4:	ldr	x0, [sp, #40]
  42bfc8:	ldr	x0, [x0]
  42bfcc:	mov	x3, x0
  42bfd0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42bfd4:	add	x2, x0, #0x640
  42bfd8:	mov	w1, #0x0                   	// #0
  42bfdc:	ldr	x0, [sp, #24]
  42bfe0:	bl	43086c <ferror@plt+0x2defc>
  42bfe4:	b	42c050 <ferror@plt+0x296e0>
  42bfe8:	ldr	x0, [sp, #40]
  42bfec:	bl	430644 <ferror@plt+0x2dcd4>
  42bff0:	and	w0, w0, #0xff
  42bff4:	cmp	w0, #0x0
  42bff8:	b.eq	42c014 <ferror@plt+0x296a4>  // b.none
  42bffc:	ldr	x0, [sp, #24]
  42c000:	ldrb	w0, [x0, #1143]
  42c004:	cmp	w0, #0x0
  42c008:	b.eq	42c014 <ferror@plt+0x296a4>  // b.none
  42c00c:	mov	w0, #0x1                   	// #1
  42c010:	b	42c018 <ferror@plt+0x296a8>
  42c014:	mov	w0, #0x0                   	// #0
  42c018:	cmp	w0, #0x0
  42c01c:	b.eq	42c050 <ferror@plt+0x296e0>  // b.none
  42c020:	ldr	x0, [sp, #24]
  42c024:	ldr	w1, [x0, #48]
  42c028:	ldr	x0, [sp, #40]
  42c02c:	ldr	x0, [x0]
  42c030:	mov	x5, x0
  42c034:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c038:	add	x4, x0, #0x640
  42c03c:	mov	w3, #0x0                   	// #0
  42c040:	mov	w2, w1
  42c044:	mov	w1, #0xb                   	// #11
  42c048:	ldr	x0, [sp, #24]
  42c04c:	bl	430c5c <ferror@plt+0x2e2ec>
  42c050:	ldr	x0, [sp, #24]
  42c054:	ldrb	w0, [x0, #1151]
  42c058:	cmp	w0, #0x0
  42c05c:	b.eq	42c070 <ferror@plt+0x29700>  // b.none
  42c060:	mov	x2, #0x0                   	// #0
  42c064:	ldr	x1, [sp, #40]
  42c068:	ldr	x0, [sp, #24]
  42c06c:	bl	447c74 <ferror@plt+0x45304>
  42c070:	ldr	x0, [sp, #40]
  42c074:	bl	44cac4 <ferror@plt+0x4a154>
  42c078:	mov	w1, #0x0                   	// #0
  42c07c:	ldr	x0, [sp, #24]
  42c080:	bl	42b1e4 <ferror@plt+0x28874>
  42c084:	nop
  42c088:	ldp	x29, x30, [sp], #48
  42c08c:	ret
  42c090:	sub	sp, sp, #0x20
  42c094:	str	x0, [sp, #24]
  42c098:	str	x1, [sp, #16]
  42c09c:	str	x2, [sp, #8]
  42c0a0:	ldr	x0, [sp, #16]
  42c0a4:	ldrb	w1, [x0, #18]
  42c0a8:	and	w1, w1, #0xfffffffc
  42c0ac:	strb	w1, [x0, #18]
  42c0b0:	ldr	x0, [sp, #16]
  42c0b4:	str	xzr, [x0, #24]
  42c0b8:	ldr	x0, [sp, #16]
  42c0bc:	ldrh	w0, [x0, #18]
  42c0c0:	ubfx	x0, x0, #2, #8
  42c0c4:	and	w1, w0, #0xff
  42c0c8:	mov	w0, #0xffffffcd            	// #-51
  42c0cc:	and	w0, w1, w0
  42c0d0:	and	w2, w0, #0xff
  42c0d4:	ldr	x1, [sp, #16]
  42c0d8:	ldrh	w0, [x1, #18]
  42c0dc:	bfi	w0, w2, #2, #8
  42c0e0:	strh	w0, [x1, #18]
  42c0e4:	mov	w0, #0x1                   	// #1
  42c0e8:	add	sp, sp, #0x20
  42c0ec:	ret
  42c0f0:	stp	x29, x30, [sp, #-32]!
  42c0f4:	mov	x29, sp
  42c0f8:	str	x0, [sp, #24]
  42c0fc:	mov	x2, #0x0                   	// #0
  42c100:	adrp	x0, 42c000 <ferror@plt+0x29690>
  42c104:	add	x1, x0, #0x90
  42c108:	ldr	x0, [sp, #24]
  42c10c:	bl	43aaa0 <ferror@plt+0x38130>
  42c110:	nop
  42c114:	ldp	x29, x30, [sp], #32
  42c118:	ret
  42c11c:	stp	x29, x30, [sp, #-80]!
  42c120:	mov	x29, sp
  42c124:	str	x0, [sp, #24]
  42c128:	str	xzr, [sp, #64]
  42c12c:	mov	x0, #0x400                 	// #1024
  42c130:	str	x0, [sp, #56]
  42c134:	ldr	x0, [sp, #56]
  42c138:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42c13c:	str	x0, [sp, #72]
  42c140:	ldr	x0, [sp, #24]
  42c144:	bl	42e518 <ferror@plt+0x2bba8>
  42c148:	str	x0, [sp, #48]
  42c14c:	ldr	x0, [sp, #48]
  42c150:	ldrb	w0, [x0, #4]
  42c154:	cmp	w0, #0x2
  42c158:	b.eq	42c238 <ferror@plt+0x298c8>  // b.none
  42c15c:	ldr	x0, [sp, #48]
  42c160:	ldrb	w0, [x0, #4]
  42c164:	cmp	w0, #0x16
  42c168:	b.ne	42c184 <ferror@plt+0x29814>  // b.any
  42c16c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c170:	add	x2, x0, #0x650
  42c174:	mov	w1, #0x3                   	// #3
  42c178:	ldr	x0, [sp, #24]
  42c17c:	bl	43086c <ferror@plt+0x2defc>
  42c180:	b	42c23c <ferror@plt+0x298cc>
  42c184:	ldr	x0, [sp, #48]
  42c188:	bl	441958 <ferror@plt+0x3efe8>
  42c18c:	add	w0, w0, #0x2
  42c190:	mov	w0, w0
  42c194:	str	x0, [sp, #40]
  42c198:	ldr	x1, [sp, #64]
  42c19c:	ldr	x0, [sp, #40]
  42c1a0:	add	x0, x1, x0
  42c1a4:	ldr	x1, [sp, #56]
  42c1a8:	cmp	x1, x0
  42c1ac:	b.cs	42c1d4 <ferror@plt+0x29864>  // b.hs, b.nlast
  42c1b0:	ldr	x1, [sp, #56]
  42c1b4:	ldr	x0, [sp, #40]
  42c1b8:	add	x0, x1, x0
  42c1bc:	lsl	x0, x0, #1
  42c1c0:	str	x0, [sp, #56]
  42c1c4:	ldr	x1, [sp, #56]
  42c1c8:	ldr	x0, [sp, #72]
  42c1cc:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42c1d0:	str	x0, [sp, #72]
  42c1d4:	ldr	x0, [sp, #48]
  42c1d8:	ldrh	w0, [x0, #6]
  42c1dc:	and	w0, w0, #0x1
  42c1e0:	cmp	w0, #0x0
  42c1e4:	b.eq	42c204 <ferror@plt+0x29894>  // b.none
  42c1e8:	ldr	x0, [sp, #64]
  42c1ec:	add	x1, x0, #0x1
  42c1f0:	str	x1, [sp, #64]
  42c1f4:	ldr	x1, [sp, #72]
  42c1f8:	add	x0, x1, x0
  42c1fc:	mov	w1, #0x20                  	// #32
  42c200:	strb	w1, [x0]
  42c204:	ldr	x1, [sp, #72]
  42c208:	ldr	x0, [sp, #64]
  42c20c:	add	x0, x1, x0
  42c210:	mov	w3, #0x1                   	// #1
  42c214:	mov	x2, x0
  42c218:	ldr	x1, [sp, #48]
  42c21c:	ldr	x0, [sp, #24]
  42c220:	bl	441c48 <ferror@plt+0x3f2d8>
  42c224:	mov	x1, x0
  42c228:	ldr	x0, [sp, #72]
  42c22c:	sub	x0, x1, x0
  42c230:	str	x0, [sp, #64]
  42c234:	b	42c140 <ferror@plt+0x297d0>
  42c238:	nop
  42c23c:	ldr	x1, [sp, #72]
  42c240:	ldr	x0, [sp, #64]
  42c244:	add	x0, x1, x0
  42c248:	strb	wzr, [x0]
  42c24c:	ldr	x0, [sp, #72]
  42c250:	ldp	x29, x30, [sp], #80
  42c254:	ret
  42c258:	stp	x29, x30, [sp, #-80]!
  42c25c:	mov	x29, sp
  42c260:	str	x0, [sp, #40]
  42c264:	str	x1, [sp, #32]
  42c268:	str	x2, [sp, #24]
  42c26c:	str	x3, [sp, #16]
  42c270:	ldr	x0, [sp, #40]
  42c274:	bl	42e518 <ferror@plt+0x2bba8>
  42c278:	str	x0, [sp, #56]
  42c27c:	ldr	x0, [sp, #56]
  42c280:	ldr	w1, [x0]
  42c284:	ldr	x0, [sp, #16]
  42c288:	str	w1, [x0]
  42c28c:	ldr	x0, [sp, #56]
  42c290:	ldrb	w0, [x0, #4]
  42c294:	cmp	w0, #0x3e
  42c298:	b.ne	42c2b0 <ferror@plt+0x29940>  // b.any
  42c29c:	ldr	x0, [sp, #56]
  42c2a0:	ldr	x0, [x0, #16]
  42c2a4:	ldrb	w0, [x0]
  42c2a8:	cmp	w0, #0x52
  42c2ac:	b.ne	42c2c0 <ferror@plt+0x29950>  // b.any
  42c2b0:	ldr	x0, [sp, #56]
  42c2b4:	ldrb	w0, [x0, #4]
  42c2b8:	cmp	w0, #0x44
  42c2bc:	b.ne	42c340 <ferror@plt+0x299d0>  // b.any
  42c2c0:	ldr	x0, [sp, #56]
  42c2c4:	ldr	w0, [x0, #8]
  42c2c8:	sub	w0, w0, #0x1
  42c2cc:	mov	w0, w0
  42c2d0:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42c2d4:	str	x0, [sp, #72]
  42c2d8:	ldr	x0, [sp, #56]
  42c2dc:	ldr	x0, [x0, #16]
  42c2e0:	add	x1, x0, #0x1
  42c2e4:	ldr	x0, [sp, #56]
  42c2e8:	ldr	w0, [x0, #8]
  42c2ec:	sub	w0, w0, #0x2
  42c2f0:	mov	w0, w0
  42c2f4:	mov	x2, x0
  42c2f8:	ldr	x0, [sp, #72]
  42c2fc:	bl	4022e0 <memcpy@plt>
  42c300:	ldr	x0, [sp, #56]
  42c304:	ldr	w0, [x0, #8]
  42c308:	sub	w0, w0, #0x2
  42c30c:	mov	w0, w0
  42c310:	ldr	x1, [sp, #72]
  42c314:	add	x0, x1, x0
  42c318:	strb	wzr, [x0]
  42c31c:	ldr	x0, [sp, #56]
  42c320:	ldrb	w0, [x0, #4]
  42c324:	cmp	w0, #0x44
  42c328:	cset	w0, eq  // eq = none
  42c32c:	and	w0, w0, #0xff
  42c330:	mov	w1, w0
  42c334:	ldr	x0, [sp, #32]
  42c338:	str	w1, [x0]
  42c33c:	b	42c3c4 <ferror@plt+0x29a54>
  42c340:	ldr	x0, [sp, #56]
  42c344:	ldrb	w0, [x0, #4]
  42c348:	cmp	w0, #0x3
  42c34c:	b.ne	42c36c <ferror@plt+0x299fc>  // b.any
  42c350:	ldr	x0, [sp, #40]
  42c354:	bl	42c11c <ferror@plt+0x297ac>
  42c358:	str	x0, [sp, #72]
  42c35c:	ldr	x0, [sp, #32]
  42c360:	mov	w1, #0x1                   	// #1
  42c364:	str	w1, [x0]
  42c368:	b	42c3c4 <ferror@plt+0x29a54>
  42c36c:	ldr	x0, [sp, #40]
  42c370:	ldr	x1, [x0, #144]
  42c374:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c378:	add	x0, x0, #0x1f8
  42c37c:	cmp	x1, x0
  42c380:	b.ne	42c394 <ferror@plt+0x29a24>  // b.any
  42c384:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c388:	add	x0, x0, #0x670
  42c38c:	str	x0, [sp, #64]
  42c390:	b	42c3a4 <ferror@plt+0x29a34>
  42c394:	ldr	x0, [sp, #40]
  42c398:	ldr	x0, [x0, #144]
  42c39c:	ldr	x0, [x0, #8]
  42c3a0:	str	x0, [sp, #64]
  42c3a4:	ldr	x3, [sp, #64]
  42c3a8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c3ac:	add	x2, x0, #0x688
  42c3b0:	mov	w1, #0x3                   	// #3
  42c3b4:	ldr	x0, [sp, #40]
  42c3b8:	bl	43086c <ferror@plt+0x2defc>
  42c3bc:	mov	x0, #0x0                   	// #0
  42c3c0:	b	42c420 <ferror@plt+0x29ab0>
  42c3c4:	ldr	x0, [sp, #40]
  42c3c8:	ldr	x1, [x0, #144]
  42c3cc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c3d0:	add	x0, x0, #0x1f8
  42c3d4:	cmp	x1, x0
  42c3d8:	b.eq	42c41c <ferror@plt+0x29aac>  // b.none
  42c3dc:	ldr	x0, [sp, #24]
  42c3e0:	cmp	x0, #0x0
  42c3e4:	b.eq	42c3f8 <ferror@plt+0x29a88>  // b.none
  42c3e8:	ldr	x0, [sp, #40]
  42c3ec:	ldrb	w0, [x0, #1123]
  42c3f0:	cmp	w0, #0x0
  42c3f4:	b.eq	42c408 <ferror@plt+0x29a98>  // b.none
  42c3f8:	mov	w1, #0x1                   	// #1
  42c3fc:	ldr	x0, [sp, #40]
  42c400:	bl	42b1e4 <ferror@plt+0x28874>
  42c404:	b	42c41c <ferror@plt+0x29aac>
  42c408:	ldr	x0, [sp, #40]
  42c40c:	bl	42b210 <ferror@plt+0x288a0>
  42c410:	mov	x1, x0
  42c414:	ldr	x0, [sp, #24]
  42c418:	str	x1, [x0]
  42c41c:	ldr	x0, [sp, #72]
  42c420:	ldp	x29, x30, [sp], #80
  42c424:	ret
  42c428:	stp	x29, x30, [sp, #-64]!
  42c42c:	mov	x29, sp
  42c430:	str	x0, [sp, #24]
  42c434:	str	w1, [sp, #20]
  42c438:	str	xzr, [sp, #40]
  42c43c:	ldr	x0, [sp, #24]
  42c440:	ldrb	w0, [x0, #1123]
  42c444:	cmp	w0, #0x0
  42c448:	cset	w0, eq  // eq = none
  42c44c:	and	w0, w0, #0xff
  42c450:	mov	w1, w0
  42c454:	ldr	x0, [sp, #24]
  42c458:	strb	w1, [x0, #21]
  42c45c:	add	x2, sp, #0x24
  42c460:	add	x1, sp, #0x28
  42c464:	add	x0, sp, #0x34
  42c468:	mov	x3, x2
  42c46c:	mov	x2, x1
  42c470:	mov	x1, x0
  42c474:	ldr	x0, [sp, #24]
  42c478:	bl	42c258 <ferror@plt+0x298e8>
  42c47c:	str	x0, [sp, #56]
  42c480:	ldr	x0, [sp, #56]
  42c484:	cmp	x0, #0x0
  42c488:	b.eq	42c574 <ferror@plt+0x29c04>  // b.none
  42c48c:	ldr	x0, [sp, #56]
  42c490:	ldrb	w0, [x0]
  42c494:	cmp	w0, #0x0
  42c498:	b.ne	42c4d0 <ferror@plt+0x29b60>  // b.any
  42c49c:	ldr	w1, [sp, #36]
  42c4a0:	ldr	x0, [sp, #24]
  42c4a4:	ldr	x0, [x0, #144]
  42c4a8:	ldr	x0, [x0, #8]
  42c4ac:	mov	x5, x0
  42c4b0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c4b4:	add	x4, x0, #0x6b0
  42c4b8:	mov	w3, #0x0                   	// #0
  42c4bc:	mov	w2, w1
  42c4c0:	mov	w1, #0x3                   	// #3
  42c4c4:	ldr	x0, [sp, #24]
  42c4c8:	bl	430bb8 <ferror@plt+0x2e248>
  42c4cc:	b	42c578 <ferror@plt+0x29c08>
  42c4d0:	ldr	x0, [sp, #24]
  42c4d4:	ldr	x0, [x0, #40]
  42c4d8:	ldr	w0, [x0, #48]
  42c4dc:	cmp	w0, #0xc7
  42c4e0:	b.ls	42c4fc <ferror@plt+0x29b8c>  // b.plast
  42c4e4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c4e8:	add	x2, x0, #0x6c8
  42c4ec:	mov	w1, #0x3                   	// #3
  42c4f0:	ldr	x0, [sp, #24]
  42c4f4:	bl	43086c <ferror@plt+0x2defc>
  42c4f8:	b	42c578 <ferror@plt+0x29c08>
  42c4fc:	ldr	x0, [sp, #24]
  42c500:	bl	42b0ac <ferror@plt+0x2873c>
  42c504:	ldr	x0, [sp, #24]
  42c508:	ldr	x0, [x0, #928]
  42c50c:	cmp	x0, #0x0
  42c510:	b.eq	42c550 <ferror@plt+0x29be0>  // b.none
  42c514:	ldr	x0, [sp, #24]
  42c518:	ldr	x6, [x0, #928]
  42c51c:	ldr	x0, [sp, #24]
  42c520:	ldr	w1, [x0, #48]
  42c524:	ldr	x0, [sp, #24]
  42c528:	ldr	x0, [x0, #144]
  42c52c:	ldr	x0, [x0, #8]
  42c530:	ldr	w2, [sp, #52]
  42c534:	ldr	x3, [sp, #40]
  42c538:	mov	x5, x3
  42c53c:	mov	w4, w2
  42c540:	ldr	x3, [sp, #56]
  42c544:	mov	x2, x0
  42c548:	ldr	x0, [sp, #24]
  42c54c:	blr	x6
  42c550:	ldr	w0, [sp, #52]
  42c554:	ldr	w1, [sp, #36]
  42c558:	mov	w4, w1
  42c55c:	ldr	w3, [sp, #20]
  42c560:	mov	w2, w0
  42c564:	ldr	x1, [sp, #56]
  42c568:	ldr	x0, [sp, #24]
  42c56c:	bl	4384f0 <ferror@plt+0x35b80>
  42c570:	b	42c578 <ferror@plt+0x29c08>
  42c574:	nop
  42c578:	ldr	x0, [sp, #56]
  42c57c:	bl	402730 <free@plt>
  42c580:	ldr	x0, [sp, #40]
  42c584:	cmp	x0, #0x0
  42c588:	b.eq	42c594 <ferror@plt+0x29c24>  // b.none
  42c58c:	ldr	x0, [sp, #40]
  42c590:	bl	402730 <free@plt>
  42c594:	nop
  42c598:	ldp	x29, x30, [sp], #64
  42c59c:	ret
  42c5a0:	stp	x29, x30, [sp, #-32]!
  42c5a4:	mov	x29, sp
  42c5a8:	str	x0, [sp, #24]
  42c5ac:	mov	w1, #0x0                   	// #0
  42c5b0:	ldr	x0, [sp, #24]
  42c5b4:	bl	42c428 <ferror@plt+0x29ab8>
  42c5b8:	nop
  42c5bc:	ldp	x29, x30, [sp], #32
  42c5c0:	ret
  42c5c4:	stp	x29, x30, [sp, #-32]!
  42c5c8:	mov	x29, sp
  42c5cc:	str	x0, [sp, #24]
  42c5d0:	mov	w1, #0x2                   	// #2
  42c5d4:	ldr	x0, [sp, #24]
  42c5d8:	bl	42c428 <ferror@plt+0x29ab8>
  42c5dc:	nop
  42c5e0:	ldp	x29, x30, [sp], #32
  42c5e4:	ret
  42c5e8:	stp	x29, x30, [sp, #-48]!
  42c5ec:	mov	x29, sp
  42c5f0:	str	x0, [sp, #24]
  42c5f4:	mov	w0, #0x1                   	// #1
  42c5f8:	str	w0, [sp, #44]
  42c5fc:	ldr	x0, [sp, #24]
  42c600:	bl	42afac <ferror@plt+0x2863c>
  42c604:	cmp	w0, #0x0
  42c608:	cset	w0, ne  // ne = any
  42c60c:	and	w0, w0, #0xff
  42c610:	cmp	w0, #0x0
  42c614:	b.eq	42c630 <ferror@plt+0x29cc0>  // b.none
  42c618:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c61c:	add	x2, x0, #0x6e8
  42c620:	mov	w1, #0x0                   	// #0
  42c624:	ldr	x0, [sp, #24]
  42c628:	bl	43086c <ferror@plt+0x2defc>
  42c62c:	str	wzr, [sp, #44]
  42c630:	ldr	w1, [sp, #44]
  42c634:	ldr	x0, [sp, #24]
  42c638:	bl	42c428 <ferror@plt+0x29ab8>
  42c63c:	nop
  42c640:	ldp	x29, x30, [sp], #48
  42c644:	ret
  42c648:	stp	x29, x30, [sp, #-48]!
  42c64c:	mov	x29, sp
  42c650:	str	x0, [sp, #24]
  42c654:	str	w1, [sp, #20]
  42c658:	ldr	x0, [sp, #24]
  42c65c:	bl	43ffb4 <ferror@plt+0x3d644>
  42c660:	str	x0, [sp, #40]
  42c664:	ldr	x0, [sp, #40]
  42c668:	ldrb	w0, [x0, #4]
  42c66c:	cmp	w0, #0x37
  42c670:	b.ne	42c6ec <ferror@plt+0x29d7c>  // b.any
  42c674:	ldr	x0, [sp, #40]
  42c678:	ldr	w0, [x0, #8]
  42c67c:	cmp	w0, #0x1
  42c680:	b.ne	42c6ec <ferror@plt+0x29d7c>  // b.any
  42c684:	ldr	x0, [sp, #40]
  42c688:	ldr	x0, [x0, #16]
  42c68c:	ldrb	w0, [x0]
  42c690:	sub	w0, w0, #0x30
  42c694:	str	w0, [sp, #36]
  42c698:	ldr	w1, [sp, #36]
  42c69c:	ldr	w0, [sp, #20]
  42c6a0:	cmp	w1, w0
  42c6a4:	b.ls	42c6ec <ferror@plt+0x29d7c>  // b.plast
  42c6a8:	ldr	w0, [sp, #36]
  42c6ac:	cmp	w0, #0x4
  42c6b0:	b.hi	42c6ec <ferror@plt+0x29d7c>  // b.pmore
  42c6b4:	ldr	w0, [sp, #36]
  42c6b8:	cmp	w0, #0x4
  42c6bc:	b.ne	42c6cc <ferror@plt+0x29d5c>  // b.any
  42c6c0:	ldr	w0, [sp, #20]
  42c6c4:	cmp	w0, #0x3
  42c6c8:	b.ne	42c6ec <ferror@plt+0x29d7c>  // b.any
  42c6cc:	ldr	w0, [sp, #36]
  42c6d0:	cmp	w0, #0x2
  42c6d4:	b.ne	42c6e4 <ferror@plt+0x29d74>  // b.any
  42c6d8:	ldr	w0, [sp, #20]
  42c6dc:	cmp	w0, #0x0
  42c6e0:	b.ne	42c6ec <ferror@plt+0x29d7c>  // b.any
  42c6e4:	ldr	w0, [sp, #36]
  42c6e8:	b	42c724 <ferror@plt+0x29db4>
  42c6ec:	ldr	x0, [sp, #40]
  42c6f0:	ldrb	w0, [x0, #4]
  42c6f4:	cmp	w0, #0x16
  42c6f8:	b.eq	42c720 <ferror@plt+0x29db0>  // b.none
  42c6fc:	ldr	x1, [sp, #40]
  42c700:	ldr	x0, [sp, #24]
  42c704:	bl	441e60 <ferror@plt+0x3f4f0>
  42c708:	mov	x3, x0
  42c70c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c710:	add	x2, x0, #0x710
  42c714:	mov	w1, #0x3                   	// #3
  42c718:	ldr	x0, [sp, #24]
  42c71c:	bl	43086c <ferror@plt+0x2defc>
  42c720:	mov	w0, #0x0                   	// #0
  42c724:	ldp	x29, x30, [sp], #48
  42c728:	ret
  42c72c:	sub	sp, sp, #0x30
  42c730:	str	x0, [sp, #24]
  42c734:	str	x1, [sp, #16]
  42c738:	str	x2, [sp, #8]
  42c73c:	str	x3, [sp]
  42c740:	str	wzr, [sp, #44]
  42c744:	str	wzr, [sp, #40]
  42c748:	ldr	x0, [sp]
  42c74c:	strb	wzr, [x0]
  42c750:	ldr	x0, [sp, #16]
  42c754:	sub	x1, x0, #0x1
  42c758:	str	x1, [sp, #16]
  42c75c:	cmp	x0, #0x0
  42c760:	cset	w0, ne  // ne = any
  42c764:	and	w0, w0, #0xff
  42c768:	cmp	w0, #0x0
  42c76c:	b.eq	42c800 <ferror@plt+0x29e90>  // b.none
  42c770:	ldr	x0, [sp, #24]
  42c774:	add	x1, x0, #0x1
  42c778:	str	x1, [sp, #24]
  42c77c:	ldrb	w0, [x0]
  42c780:	strb	w0, [sp, #39]
  42c784:	ldrb	w1, [sp, #39]
  42c788:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  42c78c:	add	x0, x0, #0x498
  42c790:	sxtw	x1, w1
  42c794:	ldrh	w0, [x0, x1, lsl #1]
  42c798:	and	w0, w0, #0x4
  42c79c:	cmp	w0, #0x0
  42c7a0:	b.ne	42c7ac <ferror@plt+0x29e3c>  // b.any
  42c7a4:	mov	w0, #0x1                   	// #1
  42c7a8:	b	42c810 <ferror@plt+0x29ea0>
  42c7ac:	ldr	w1, [sp, #44]
  42c7b0:	mov	w0, w1
  42c7b4:	lsl	w0, w0, #2
  42c7b8:	add	w0, w0, w1
  42c7bc:	lsl	w0, w0, #1
  42c7c0:	str	w0, [sp, #44]
  42c7c4:	ldrb	w1, [sp, #39]
  42c7c8:	ldr	w0, [sp, #44]
  42c7cc:	add	w0, w1, w0
  42c7d0:	sub	w0, w0, #0x30
  42c7d4:	str	w0, [sp, #44]
  42c7d8:	ldr	w1, [sp, #44]
  42c7dc:	ldr	w0, [sp, #40]
  42c7e0:	cmp	w1, w0
  42c7e4:	b.cs	42c7f4 <ferror@plt+0x29e84>  // b.hs, b.nlast
  42c7e8:	ldr	x0, [sp]
  42c7ec:	mov	w1, #0x1                   	// #1
  42c7f0:	strb	w1, [x0]
  42c7f4:	ldr	w0, [sp, #44]
  42c7f8:	str	w0, [sp, #40]
  42c7fc:	b	42c750 <ferror@plt+0x29de0>
  42c800:	ldr	x0, [sp, #8]
  42c804:	ldr	w1, [sp, #44]
  42c808:	str	w1, [x0]
  42c80c:	mov	w0, #0x0                   	// #0
  42c810:	add	sp, sp, #0x30
  42c814:	ret
  42c818:	stp	x29, x30, [sp, #-96]!
  42c81c:	mov	x29, sp
  42c820:	str	x0, [sp, #24]
  42c824:	ldr	x0, [sp, #24]
  42c828:	ldr	x0, [x0, #40]
  42c82c:	str	x0, [sp, #80]
  42c830:	ldr	x0, [sp, #80]
  42c834:	bl	4305f8 <ferror@plt+0x2dc88>
  42c838:	str	x0, [sp, #72]
  42c83c:	ldr	x0, [sp, #72]
  42c840:	bl	4305e0 <ferror@plt+0x2dc70>
  42c844:	strb	w0, [sp, #71]
  42c848:	ldr	x0, [sp, #72]
  42c84c:	bl	420780 <ferror@plt+0x1de10>
  42c850:	str	x0, [sp, #88]
  42c854:	ldr	x0, [sp, #24]
  42c858:	ldrb	w0, [x0, #1152]
  42c85c:	cmp	w0, #0x0
  42c860:	b.eq	42c86c <ferror@plt+0x29efc>  // b.none
  42c864:	mov	w0, #0x7fffffff            	// #2147483647
  42c868:	b	42c870 <ferror@plt+0x29f00>
  42c86c:	mov	w0, #0x7fff                	// #32767
  42c870:	str	w0, [sp, #64]
  42c874:	ldr	x0, [sp, #24]
  42c878:	bl	44c468 <ferror@plt+0x49af8>
  42c87c:	str	x0, [sp, #56]
  42c880:	ldr	x0, [sp, #56]
  42c884:	ldrb	w0, [x0, #4]
  42c888:	cmp	w0, #0x37
  42c88c:	b.ne	42c8cc <ferror@plt+0x29f5c>  // b.any
  42c890:	ldr	x0, [sp, #56]
  42c894:	ldr	x4, [x0, #16]
  42c898:	ldr	x0, [sp, #56]
  42c89c:	ldr	w0, [x0, #8]
  42c8a0:	mov	w0, w0
  42c8a4:	add	x2, sp, #0x33
  42c8a8:	add	x1, sp, #0x34
  42c8ac:	mov	x3, x2
  42c8b0:	mov	x2, x1
  42c8b4:	mov	x1, x0
  42c8b8:	mov	x0, x4
  42c8bc:	bl	42c72c <ferror@plt+0x29dbc>
  42c8c0:	and	w0, w0, #0xff
  42c8c4:	cmp	w0, #0x0
  42c8c8:	b.eq	42c8d4 <ferror@plt+0x29f64>  // b.none
  42c8cc:	mov	w0, #0x1                   	// #1
  42c8d0:	b	42c8d8 <ferror@plt+0x29f68>
  42c8d4:	mov	w0, #0x0                   	// #0
  42c8d8:	cmp	w0, #0x0
  42c8dc:	b.eq	42c930 <ferror@plt+0x29fc0>  // b.none
  42c8e0:	ldr	x0, [sp, #56]
  42c8e4:	ldrb	w0, [x0, #4]
  42c8e8:	cmp	w0, #0x16
  42c8ec:	b.ne	42c908 <ferror@plt+0x29f98>  // b.any
  42c8f0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c8f4:	add	x2, x0, #0x738
  42c8f8:	mov	w1, #0x3                   	// #3
  42c8fc:	ldr	x0, [sp, #24]
  42c900:	bl	43086c <ferror@plt+0x2defc>
  42c904:	b	42ca78 <ferror@plt+0x2a108>
  42c908:	ldr	x1, [sp, #56]
  42c90c:	ldr	x0, [sp, #24]
  42c910:	bl	441e60 <ferror@plt+0x3f4f0>
  42c914:	mov	x3, x0
  42c918:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c91c:	add	x2, x0, #0x760
  42c920:	mov	w1, #0x3                   	// #3
  42c924:	ldr	x0, [sp, #24]
  42c928:	bl	43086c <ferror@plt+0x2defc>
  42c92c:	b	42ca78 <ferror@plt+0x2a108>
  42c930:	ldr	x0, [sp, #24]
  42c934:	ldrb	w0, [x0, #1154]
  42c938:	cmp	w0, #0x0
  42c93c:	b.eq	42c980 <ferror@plt+0x2a010>  // b.none
  42c940:	ldr	w0, [sp, #52]
  42c944:	cmp	w0, #0x0
  42c948:	b.eq	42c968 <ferror@plt+0x29ff8>  // b.none
  42c94c:	ldr	w0, [sp, #52]
  42c950:	ldr	w1, [sp, #64]
  42c954:	cmp	w1, w0
  42c958:	b.cc	42c968 <ferror@plt+0x29ff8>  // b.lo, b.ul, b.last
  42c95c:	ldrb	w0, [sp, #51]
  42c960:	cmp	w0, #0x0
  42c964:	b.eq	42c980 <ferror@plt+0x2a010>  // b.none
  42c968:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c96c:	add	x2, x0, #0x790
  42c970:	mov	w1, #0x2                   	// #2
  42c974:	ldr	x0, [sp, #24]
  42c978:	bl	43086c <ferror@plt+0x2defc>
  42c97c:	b	42c9a0 <ferror@plt+0x2a030>
  42c980:	ldrb	w0, [sp, #51]
  42c984:	cmp	w0, #0x0
  42c988:	b.eq	42c9a0 <ferror@plt+0x2a030>  // b.none
  42c98c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42c990:	add	x2, x0, #0x790
  42c994:	mov	w1, #0x0                   	// #0
  42c998:	ldr	x0, [sp, #24]
  42c99c:	bl	43086c <ferror@plt+0x2defc>
  42c9a0:	ldr	x0, [sp, #24]
  42c9a4:	bl	44c468 <ferror@plt+0x49af8>
  42c9a8:	str	x0, [sp, #56]
  42c9ac:	ldr	x0, [sp, #56]
  42c9b0:	ldrb	w0, [x0, #4]
  42c9b4:	cmp	w0, #0x3e
  42c9b8:	b.ne	42ca0c <ferror@plt+0x2a09c>  // b.any
  42c9bc:	str	wzr, [sp, #32]
  42c9c0:	str	xzr, [sp, #40]
  42c9c4:	ldr	x0, [sp, #56]
  42c9c8:	add	x0, x0, #0x8
  42c9cc:	add	x1, sp, #0x20
  42c9d0:	mov	w4, #0x3e                  	// #62
  42c9d4:	mov	x3, x1
  42c9d8:	mov	x2, #0x1                   	// #1
  42c9dc:	mov	x1, x0
  42c9e0:	ldr	x0, [sp, #24]
  42c9e4:	bl	42a328 <ferror@plt+0x279b8>
  42c9e8:	and	w0, w0, #0xff
  42c9ec:	cmp	w0, #0x0
  42c9f0:	b.eq	42c9fc <ferror@plt+0x2a08c>  // b.none
  42c9f4:	ldr	x0, [sp, #40]
  42c9f8:	str	x0, [sp, #88]
  42c9fc:	mov	w1, #0x1                   	// #1
  42ca00:	ldr	x0, [sp, #24]
  42ca04:	bl	42b1e4 <ferror@plt+0x28874>
  42ca08:	b	42ca44 <ferror@plt+0x2a0d4>
  42ca0c:	ldr	x0, [sp, #56]
  42ca10:	ldrb	w0, [x0, #4]
  42ca14:	cmp	w0, #0x16
  42ca18:	b.eq	42ca44 <ferror@plt+0x2a0d4>  // b.none
  42ca1c:	ldr	x1, [sp, #56]
  42ca20:	ldr	x0, [sp, #24]
  42ca24:	bl	441e60 <ferror@plt+0x3f4f0>
  42ca28:	mov	x3, x0
  42ca2c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ca30:	add	x2, x0, #0x7b0
  42ca34:	mov	w1, #0x3                   	// #3
  42ca38:	ldr	x0, [sp, #24]
  42ca3c:	bl	43086c <ferror@plt+0x2defc>
  42ca40:	b	42ca78 <ferror@plt+0x2a108>
  42ca44:	ldr	x0, [sp, #24]
  42ca48:	bl	42b0ac <ferror@plt+0x2873c>
  42ca4c:	ldr	w0, [sp, #52]
  42ca50:	ldrb	w1, [sp, #71]
  42ca54:	mov	w4, w1
  42ca58:	mov	w3, w0
  42ca5c:	ldr	x2, [sp, #88]
  42ca60:	mov	w1, #0x3                   	// #3
  42ca64:	ldr	x0, [sp, #24]
  42ca68:	bl	42cda8 <ferror@plt+0x2a438>
  42ca6c:	ldr	x0, [sp, #80]
  42ca70:	mov	w1, #0x1                   	// #1
  42ca74:	strb	w1, [x0, #116]
  42ca78:	ldp	x29, x30, [sp], #96
  42ca7c:	ret
  42ca80:	stp	x29, x30, [sp, #-112]!
  42ca84:	mov	x29, sp
  42ca88:	str	x0, [sp, #24]
  42ca8c:	ldr	x0, [sp, #24]
  42ca90:	ldr	x0, [x0, #40]
  42ca94:	str	x0, [sp, #80]
  42ca98:	ldr	x0, [sp, #80]
  42ca9c:	bl	4305f8 <ferror@plt+0x2dc88>
  42caa0:	str	x0, [sp, #72]
  42caa4:	ldr	x0, [sp, #72]
  42caa8:	bl	420780 <ferror@plt+0x1de10>
  42caac:	str	x0, [sp, #104]
  42cab0:	ldr	x0, [sp, #72]
  42cab4:	bl	4305e0 <ferror@plt+0x2dc70>
  42cab8:	and	w0, w0, #0xff
  42cabc:	str	w0, [sp, #100]
  42cac0:	mov	w0, #0x3                   	// #3
  42cac4:	str	w0, [sp, #96]
  42cac8:	mov	w1, #0x1                   	// #1
  42cacc:	ldr	x0, [sp, #24]
  42cad0:	bl	44c6d8 <ferror@plt+0x49d68>
  42cad4:	ldr	x0, [sp, #24]
  42cad8:	bl	44c468 <ferror@plt+0x49af8>
  42cadc:	str	x0, [sp, #64]
  42cae0:	ldr	x0, [sp, #64]
  42cae4:	ldrb	w0, [x0, #4]
  42cae8:	cmp	w0, #0x37
  42caec:	b.ne	42cb2c <ferror@plt+0x2a1bc>  // b.any
  42caf0:	ldr	x0, [sp, #64]
  42caf4:	ldr	x4, [x0, #16]
  42caf8:	ldr	x0, [sp, #64]
  42cafc:	ldr	w0, [x0, #8]
  42cb00:	mov	w0, w0
  42cb04:	add	x2, sp, #0x33
  42cb08:	add	x1, sp, #0x34
  42cb0c:	mov	x3, x2
  42cb10:	mov	x2, x1
  42cb14:	mov	x1, x0
  42cb18:	mov	x0, x4
  42cb1c:	bl	42c72c <ferror@plt+0x29dbc>
  42cb20:	and	w0, w0, #0xff
  42cb24:	cmp	w0, #0x0
  42cb28:	b.eq	42cb34 <ferror@plt+0x2a1c4>  // b.none
  42cb2c:	mov	w0, #0x1                   	// #1
  42cb30:	b	42cb38 <ferror@plt+0x2a1c8>
  42cb34:	mov	w0, #0x0                   	// #0
  42cb38:	cmp	w0, #0x0
  42cb3c:	b.eq	42cb68 <ferror@plt+0x2a1f8>  // b.none
  42cb40:	ldr	x1, [sp, #64]
  42cb44:	ldr	x0, [sp, #24]
  42cb48:	bl	441e60 <ferror@plt+0x3f4f0>
  42cb4c:	mov	x3, x0
  42cb50:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42cb54:	add	x2, x0, #0x7d0
  42cb58:	mov	w1, #0x3                   	// #3
  42cb5c:	ldr	x0, [sp, #24]
  42cb60:	bl	43086c <ferror@plt+0x2defc>
  42cb64:	b	42cda0 <ferror@plt+0x2a430>
  42cb68:	ldr	x0, [sp, #24]
  42cb6c:	bl	44c468 <ferror@plt+0x49af8>
  42cb70:	str	x0, [sp, #64]
  42cb74:	ldr	x0, [sp, #64]
  42cb78:	ldrb	w0, [x0, #4]
  42cb7c:	cmp	w0, #0x3e
  42cb80:	b.ne	42cc94 <ferror@plt+0x2a324>  // b.any
  42cb84:	str	wzr, [sp, #32]
  42cb88:	str	xzr, [sp, #40]
  42cb8c:	ldr	x0, [sp, #64]
  42cb90:	add	x0, x0, #0x8
  42cb94:	add	x1, sp, #0x20
  42cb98:	mov	w4, #0x3e                  	// #62
  42cb9c:	mov	x3, x1
  42cba0:	mov	x2, #0x1                   	// #1
  42cba4:	mov	x1, x0
  42cba8:	ldr	x0, [sp, #24]
  42cbac:	bl	42a328 <ferror@plt+0x279b8>
  42cbb0:	and	w0, w0, #0xff
  42cbb4:	cmp	w0, #0x0
  42cbb8:	b.eq	42cbc4 <ferror@plt+0x2a254>  // b.none
  42cbbc:	ldr	x0, [sp, #40]
  42cbc0:	str	x0, [sp, #104]
  42cbc4:	str	wzr, [sp, #100]
  42cbc8:	mov	w1, #0x0                   	// #0
  42cbcc:	ldr	x0, [sp, #24]
  42cbd0:	bl	42c648 <ferror@plt+0x29cd8>
  42cbd4:	str	w0, [sp, #92]
  42cbd8:	ldr	w0, [sp, #92]
  42cbdc:	cmp	w0, #0x1
  42cbe0:	b.ne	42cc0c <ferror@plt+0x2a29c>  // b.any
  42cbe4:	str	wzr, [sp, #96]
  42cbe8:	ldr	x1, [sp, #104]
  42cbec:	ldr	x0, [sp, #24]
  42cbf0:	bl	439088 <ferror@plt+0x36718>
  42cbf4:	ldr	w0, [sp, #92]
  42cbf8:	mov	w1, w0
  42cbfc:	ldr	x0, [sp, #24]
  42cc00:	bl	42c648 <ferror@plt+0x29cd8>
  42cc04:	str	w0, [sp, #92]
  42cc08:	b	42cc34 <ferror@plt+0x2a2c4>
  42cc0c:	ldr	w0, [sp, #92]
  42cc10:	cmp	w0, #0x2
  42cc14:	b.ne	42cc34 <ferror@plt+0x2a2c4>  // b.any
  42cc18:	mov	w0, #0x1                   	// #1
  42cc1c:	str	w0, [sp, #96]
  42cc20:	ldr	w0, [sp, #92]
  42cc24:	mov	w1, w0
  42cc28:	ldr	x0, [sp, #24]
  42cc2c:	bl	42c648 <ferror@plt+0x29cd8>
  42cc30:	str	w0, [sp, #92]
  42cc34:	ldr	w0, [sp, #92]
  42cc38:	cmp	w0, #0x3
  42cc3c:	b.ne	42cc70 <ferror@plt+0x2a300>  // b.any
  42cc40:	mov	w0, #0x1                   	// #1
  42cc44:	str	w0, [sp, #100]
  42cc48:	ldr	w0, [sp, #92]
  42cc4c:	mov	w1, w0
  42cc50:	ldr	x0, [sp, #24]
  42cc54:	bl	42c648 <ferror@plt+0x29cd8>
  42cc58:	str	w0, [sp, #92]
  42cc5c:	ldr	w0, [sp, #92]
  42cc60:	cmp	w0, #0x4
  42cc64:	b.ne	42cc70 <ferror@plt+0x2a300>  // b.any
  42cc68:	mov	w0, #0x2                   	// #2
  42cc6c:	str	w0, [sp, #100]
  42cc70:	ldr	x0, [sp, #24]
  42cc74:	ldr	x0, [x0]
  42cc78:	ldr	w1, [sp, #100]
  42cc7c:	and	w1, w1, #0xff
  42cc80:	strb	w1, [x0, #106]
  42cc84:	mov	w1, #0x0                   	// #0
  42cc88:	ldr	x0, [sp, #24]
  42cc8c:	bl	42b1e4 <ferror@plt+0x28874>
  42cc90:	b	42cccc <ferror@plt+0x2a35c>
  42cc94:	ldr	x0, [sp, #64]
  42cc98:	ldrb	w0, [x0, #4]
  42cc9c:	cmp	w0, #0x16
  42cca0:	b.eq	42cccc <ferror@plt+0x2a35c>  // b.none
  42cca4:	ldr	x1, [sp, #64]
  42cca8:	ldr	x0, [sp, #24]
  42ccac:	bl	441e60 <ferror@plt+0x3f4f0>
  42ccb0:	mov	x3, x0
  42ccb4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ccb8:	add	x2, x0, #0x7b0
  42ccbc:	mov	w1, #0x3                   	// #3
  42ccc0:	ldr	x0, [sp, #24]
  42ccc4:	bl	43086c <ferror@plt+0x2defc>
  42ccc8:	b	42cda0 <ferror@plt+0x2a430>
  42cccc:	ldr	x0, [sp, #24]
  42ccd0:	bl	42b0ac <ferror@plt+0x2873c>
  42ccd4:	ldr	w0, [sp, #96]
  42ccd8:	cmp	w0, #0x1
  42ccdc:	b.ne	42cd64 <ferror@plt+0x2a3f4>  // b.any
  42cce0:	ldr	x0, [sp, #80]
  42cce4:	bl	4305f8 <ferror@plt+0x2dc88>
  42cce8:	str	x0, [sp, #72]
  42ccec:	ldr	x1, [sp, #72]
  42ccf0:	ldr	x0, [sp, #80]
  42ccf4:	bl	443ab0 <ferror@plt+0x41140>
  42ccf8:	str	x0, [sp, #56]
  42ccfc:	ldr	x0, [sp, #72]
  42cd00:	bl	409b70 <ferror@plt+0x7200>
  42cd04:	and	w0, w0, #0xff
  42cd08:	cmp	w0, #0x0
  42cd0c:	b.ne	42cd34 <ferror@plt+0x2a3c4>  // b.any
  42cd10:	ldr	x0, [sp, #56]
  42cd14:	cmp	x0, #0x0
  42cd18:	b.eq	42cd3c <ferror@plt+0x2a3cc>  // b.none
  42cd1c:	ldr	x0, [sp, #56]
  42cd20:	bl	420780 <ferror@plt+0x1de10>
  42cd24:	ldr	x1, [sp, #104]
  42cd28:	bl	46d034 <ferror@plt+0x6a6c4>
  42cd2c:	cmp	w0, #0x0
  42cd30:	b.eq	42cd3c <ferror@plt+0x2a3cc>  // b.none
  42cd34:	mov	w0, #0x1                   	// #1
  42cd38:	b	42cd40 <ferror@plt+0x2a3d0>
  42cd3c:	mov	w0, #0x0                   	// #0
  42cd40:	cmp	w0, #0x0
  42cd44:	b.eq	42cd64 <ferror@plt+0x2a3f4>  // b.none
  42cd48:	ldr	x3, [sp, #104]
  42cd4c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42cd50:	add	x2, x0, #0x7f8
  42cd54:	mov	w1, #0x0                   	// #0
  42cd58:	ldr	x0, [sp, #24]
  42cd5c:	bl	430908 <ferror@plt+0x2df98>
  42cd60:	b	42cda0 <ferror@plt+0x2a430>
  42cd64:	ldr	x0, [sp, #24]
  42cd68:	ldr	x0, [x0, #40]
  42cd6c:	ldr	w1, [x0, #56]
  42cd70:	sub	w1, w1, #0x1
  42cd74:	str	w1, [x0, #56]
  42cd78:	ldr	w0, [sp, #52]
  42cd7c:	ldr	w4, [sp, #100]
  42cd80:	mov	w3, w0
  42cd84:	ldr	x2, [sp, #104]
  42cd88:	ldr	w1, [sp, #96]
  42cd8c:	ldr	x0, [sp, #24]
  42cd90:	bl	42cda8 <ferror@plt+0x2a438>
  42cd94:	ldr	x0, [sp, #80]
  42cd98:	mov	w1, #0x1                   	// #1
  42cd9c:	strb	w1, [x0, #116]
  42cda0:	ldp	x29, x30, [sp], #112
  42cda4:	ret
  42cda8:	stp	x29, x30, [sp, #-80]!
  42cdac:	mov	x29, sp
  42cdb0:	str	x19, [sp, #16]
  42cdb4:	str	x0, [sp, #56]
  42cdb8:	str	w1, [sp, #52]
  42cdbc:	str	x2, [sp, #40]
  42cdc0:	str	w3, [sp, #48]
  42cdc4:	str	w4, [sp, #36]
  42cdc8:	ldr	x0, [sp, #56]
  42cdcc:	ldr	x0, [x0, #40]
  42cdd0:	ldr	w4, [sp, #48]
  42cdd4:	ldr	x3, [sp, #40]
  42cdd8:	ldr	w2, [sp, #36]
  42cddc:	ldr	w1, [sp, #52]
  42cde0:	bl	443d58 <ferror@plt+0x413e8>
  42cde4:	str	x0, [sp, #64]
  42cde8:	str	xzr, [sp, #72]
  42cdec:	ldr	x0, [sp, #64]
  42cdf0:	cmp	x0, #0x0
  42cdf4:	b.eq	42ce24 <ferror@plt+0x2a4b4>  // b.none
  42cdf8:	ldr	x0, [sp, #64]
  42cdfc:	bl	410184 <ferror@plt+0xd814>
  42ce00:	str	x0, [sp, #72]
  42ce04:	ldr	x0, [sp, #56]
  42ce08:	ldr	x19, [x0, #40]
  42ce0c:	ldr	x0, [sp, #72]
  42ce10:	bl	420768 <ferror@plt+0x1ddf8>
  42ce14:	mov	w2, #0x7f                  	// #127
  42ce18:	mov	w1, w0
  42ce1c:	mov	x0, x19
  42ce20:	bl	44429c <ferror@plt+0x4192c>
  42ce24:	ldr	x0, [sp, #56]
  42ce28:	ldr	x0, [x0, #912]
  42ce2c:	cmp	x0, #0x0
  42ce30:	b.eq	42ce48 <ferror@plt+0x2a4d8>  // b.none
  42ce34:	ldr	x0, [sp, #56]
  42ce38:	ldr	x2, [x0, #912]
  42ce3c:	ldr	x1, [sp, #72]
  42ce40:	ldr	x0, [sp, #56]
  42ce44:	blr	x2
  42ce48:	nop
  42ce4c:	ldr	x19, [sp, #16]
  42ce50:	ldp	x29, x30, [sp], #80
  42ce54:	ret
  42ce58:	stp	x29, x30, [sp, #-80]!
  42ce5c:	mov	x29, sp
  42ce60:	str	x0, [sp, #40]
  42ce64:	str	w1, [sp, #36]
  42ce68:	str	w2, [sp, #32]
  42ce6c:	str	w3, [sp, #28]
  42ce70:	ldr	x0, [sp, #40]
  42ce74:	ldr	x0, [x0, #448]
  42ce78:	sub	x0, x0, #0x18
  42ce7c:	ldr	w0, [x0]
  42ce80:	str	w0, [sp, #68]
  42ce84:	ldr	w0, [sp, #28]
  42ce88:	cmp	w0, #0x0
  42ce8c:	b.eq	42cea4 <ferror@plt+0x2a534>  // b.none
  42ce90:	ldr	x0, [sp, #40]
  42ce94:	ldr	x0, [x0, #144]
  42ce98:	ldr	x0, [x0, #8]
  42ce9c:	str	x0, [sp, #72]
  42cea0:	b	42cea8 <ferror@plt+0x2a538>
  42cea4:	str	xzr, [sp, #72]
  42cea8:	ldr	x0, [sp, #40]
  42ceac:	ldrb	w0, [x0, #24]
  42ceb0:	add	w0, w0, #0x1
  42ceb4:	and	w1, w0, #0xff
  42ceb8:	ldr	x0, [sp, #40]
  42cebc:	strb	w1, [x0, #24]
  42cec0:	ldr	x1, [sp, #72]
  42cec4:	ldr	x0, [sp, #40]
  42cec8:	bl	4428bc <ferror@plt+0x3ff4c>
  42cecc:	str	x0, [sp, #56]
  42ced0:	ldr	x0, [sp, #40]
  42ced4:	ldrb	w0, [x0, #24]
  42ced8:	sub	w0, w0, #0x1
  42cedc:	and	w1, w0, #0xff
  42cee0:	ldr	x0, [sp, #40]
  42cee4:	strb	w1, [x0, #24]
  42cee8:	ldr	w0, [sp, #36]
  42ceec:	cmp	w0, #0x1
  42cef0:	b.ne	42cf24 <ferror@plt+0x2a5b4>  // b.any
  42cef4:	ldr	w0, [sp, #32]
  42cef8:	cmp	w0, #0x0
  42cefc:	b.eq	42cf24 <ferror@plt+0x2a5b4>  // b.none
  42cf00:	ldr	x5, [sp, #56]
  42cf04:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42cf08:	add	x4, x0, #0x830
  42cf0c:	mov	w3, #0x0                   	// #0
  42cf10:	ldr	w2, [sp, #68]
  42cf14:	ldr	w1, [sp, #32]
  42cf18:	ldr	x0, [sp, #40]
  42cf1c:	bl	430da4 <ferror@plt+0x2e434>
  42cf20:	b	42cf80 <ferror@plt+0x2a610>
  42cf24:	ldr	w0, [sp, #36]
  42cf28:	cmp	w0, #0x0
  42cf2c:	b.ne	42cf60 <ferror@plt+0x2a5f0>  // b.any
  42cf30:	ldr	w0, [sp, #32]
  42cf34:	cmp	w0, #0x0
  42cf38:	b.eq	42cf60 <ferror@plt+0x2a5f0>  // b.none
  42cf3c:	ldr	x5, [sp, #56]
  42cf40:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42cf44:	add	x4, x0, #0x830
  42cf48:	mov	w3, #0x0                   	// #0
  42cf4c:	ldr	w2, [sp, #68]
  42cf50:	ldr	w1, [sp, #32]
  42cf54:	ldr	x0, [sp, #40]
  42cf58:	bl	430c5c <ferror@plt+0x2e2ec>
  42cf5c:	b	42cf80 <ferror@plt+0x2a610>
  42cf60:	ldr	x5, [sp, #56]
  42cf64:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42cf68:	add	x4, x0, #0x830
  42cf6c:	mov	w3, #0x0                   	// #0
  42cf70:	ldr	w2, [sp, #68]
  42cf74:	ldr	w1, [sp, #36]
  42cf78:	ldr	x0, [sp, #40]
  42cf7c:	bl	430bb8 <ferror@plt+0x2e248>
  42cf80:	ldr	x0, [sp, #56]
  42cf84:	bl	402730 <free@plt>
  42cf88:	nop
  42cf8c:	ldp	x29, x30, [sp], #80
  42cf90:	ret
  42cf94:	stp	x29, x30, [sp, #-32]!
  42cf98:	mov	x29, sp
  42cf9c:	str	x0, [sp, #24]
  42cfa0:	mov	w3, #0x1                   	// #1
  42cfa4:	mov	w2, #0x0                   	// #0
  42cfa8:	mov	w1, #0x3                   	// #3
  42cfac:	ldr	x0, [sp, #24]
  42cfb0:	bl	42ce58 <ferror@plt+0x2a4e8>
  42cfb4:	nop
  42cfb8:	ldp	x29, x30, [sp], #32
  42cfbc:	ret
  42cfc0:	stp	x29, x30, [sp, #-32]!
  42cfc4:	mov	x29, sp
  42cfc8:	str	x0, [sp, #24]
  42cfcc:	mov	w3, #0x1                   	// #1
  42cfd0:	mov	w2, #0x12                  	// #18
  42cfd4:	mov	w1, #0x1                   	// #1
  42cfd8:	ldr	x0, [sp, #24]
  42cfdc:	bl	42ce58 <ferror@plt+0x2a4e8>
  42cfe0:	nop
  42cfe4:	ldp	x29, x30, [sp], #32
  42cfe8:	ret
  42cfec:	stp	x29, x30, [sp, #-48]!
  42cff0:	mov	x29, sp
  42cff4:	str	x0, [sp, #24]
  42cff8:	ldr	x0, [sp, #24]
  42cffc:	bl	44c468 <ferror@plt+0x49af8>
  42d000:	str	x0, [sp, #40]
  42d004:	ldr	x0, [sp, #40]
  42d008:	ldrb	w0, [x0, #4]
  42d00c:	cmp	w0, #0x3e
  42d010:	b.eq	42d03c <ferror@plt+0x2a6cc>  // b.none
  42d014:	ldr	x0, [sp, #24]
  42d018:	ldr	x0, [x0, #144]
  42d01c:	ldr	x0, [x0, #8]
  42d020:	mov	x3, x0
  42d024:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d028:	add	x2, x0, #0x838
  42d02c:	mov	w1, #0x3                   	// #3
  42d030:	ldr	x0, [sp, #24]
  42d034:	bl	43086c <ferror@plt+0x2defc>
  42d038:	b	42d070 <ferror@plt+0x2a700>
  42d03c:	ldr	x0, [sp, #24]
  42d040:	ldr	x0, [x0, #952]
  42d044:	cmp	x0, #0x0
  42d048:	b.eq	42d070 <ferror@plt+0x2a700>  // b.none
  42d04c:	ldr	x0, [sp, #24]
  42d050:	ldr	x3, [x0, #952]
  42d054:	ldr	x0, [sp, #24]
  42d058:	ldr	w1, [x0, #48]
  42d05c:	ldr	x0, [sp, #40]
  42d060:	add	x0, x0, #0x8
  42d064:	mov	x2, x0
  42d068:	ldr	x0, [sp, #24]
  42d06c:	blr	x3
  42d070:	mov	w1, #0x0                   	// #0
  42d074:	ldr	x0, [sp, #24]
  42d078:	bl	42b1e4 <ferror@plt+0x28874>
  42d07c:	nop
  42d080:	ldp	x29, x30, [sp], #48
  42d084:	ret
  42d088:	sub	sp, sp, #0x10
  42d08c:	str	x0, [sp, #8]
  42d090:	str	x1, [sp]
  42d094:	ldr	x0, [sp, #8]
  42d098:	cmp	x0, #0x0
  42d09c:	b.eq	42d0c4 <ferror@plt+0x2a754>  // b.none
  42d0a0:	ldr	x0, [sp, #8]
  42d0a4:	ldr	x0, [x0, #8]
  42d0a8:	ldr	x1, [sp]
  42d0ac:	cmp	x1, x0
  42d0b0:	b.eq	42d0c4 <ferror@plt+0x2a754>  // b.none
  42d0b4:	ldr	x0, [sp, #8]
  42d0b8:	ldr	x0, [x0]
  42d0bc:	str	x0, [sp, #8]
  42d0c0:	b	42d094 <ferror@plt+0x2a724>
  42d0c4:	ldr	x0, [sp, #8]
  42d0c8:	add	sp, sp, #0x10
  42d0cc:	ret
  42d0d0:	stp	x29, x30, [sp, #-48]!
  42d0d4:	mov	x29, sp
  42d0d8:	str	x0, [sp, #24]
  42d0dc:	str	x1, [sp, #16]
  42d0e0:	mov	x1, #0x20                  	// #32
  42d0e4:	ldr	x0, [sp, #24]
  42d0e8:	bl	442e4c <ferror@plt+0x404dc>
  42d0ec:	str	x0, [sp, #40]
  42d0f0:	mov	x2, #0x20                  	// #32
  42d0f4:	mov	w1, #0x0                   	// #0
  42d0f8:	ldr	x0, [sp, #40]
  42d0fc:	bl	402530 <memset@plt>
  42d100:	ldr	x0, [sp, #16]
  42d104:	ldr	x1, [x0]
  42d108:	ldr	x0, [sp, #40]
  42d10c:	str	x1, [x0]
  42d110:	ldr	x0, [sp, #16]
  42d114:	ldr	x1, [sp, #40]
  42d118:	str	x1, [x0]
  42d11c:	ldr	x0, [sp, #40]
  42d120:	ldp	x29, x30, [sp], #48
  42d124:	ret
  42d128:	stp	x29, x30, [sp, #-80]!
  42d12c:	mov	x29, sp
  42d130:	str	x0, [sp, #40]
  42d134:	str	x1, [sp, #32]
  42d138:	str	x2, [sp, #24]
  42d13c:	strb	w3, [sp, #23]
  42d140:	ldr	x0, [sp, #40]
  42d144:	add	x0, x0, #0x380
  42d148:	str	x0, [sp, #72]
  42d14c:	ldr	x0, [sp, #32]
  42d150:	cmp	x0, #0x0
  42d154:	b.eq	42d228 <ferror@plt+0x2a8b8>  // b.none
  42d158:	ldr	x0, [sp, #32]
  42d15c:	bl	402330 <strlen@plt>
  42d160:	mov	w2, w0
  42d164:	ldr	x1, [sp, #32]
  42d168:	ldr	x0, [sp, #40]
  42d16c:	bl	43aa00 <ferror@plt+0x38090>
  42d170:	str	x0, [sp, #56]
  42d174:	ldr	x0, [sp, #72]
  42d178:	ldr	x0, [x0]
  42d17c:	ldr	x1, [sp, #56]
  42d180:	bl	42d088 <ferror@plt+0x2a718>
  42d184:	str	x0, [sp, #64]
  42d188:	ldr	x0, [sp, #64]
  42d18c:	cmp	x0, #0x0
  42d190:	b.ne	42d1cc <ferror@plt+0x2a85c>  // b.any
  42d194:	ldr	x1, [sp, #72]
  42d198:	ldr	x0, [sp, #40]
  42d19c:	bl	42d0d0 <ferror@plt+0x2a760>
  42d1a0:	str	x0, [sp, #64]
  42d1a4:	ldr	x0, [sp, #64]
  42d1a8:	ldr	x1, [sp, #56]
  42d1ac:	str	x1, [x0, #8]
  42d1b0:	ldr	x0, [sp, #64]
  42d1b4:	mov	w1, #0x1                   	// #1
  42d1b8:	strb	w1, [x0, #16]
  42d1bc:	ldr	x0, [sp, #64]
  42d1c0:	ldrb	w1, [sp, #23]
  42d1c4:	strb	w1, [x0, #19]
  42d1c8:	b	42d218 <ferror@plt+0x2a8a8>
  42d1cc:	ldr	x0, [sp, #64]
  42d1d0:	ldrb	w0, [x0, #16]
  42d1d4:	eor	w0, w0, #0x1
  42d1d8:	and	w0, w0, #0xff
  42d1dc:	cmp	w0, #0x0
  42d1e0:	b.ne	42d2c8 <ferror@plt+0x2a958>  // b.any
  42d1e4:	ldr	x0, [sp, #64]
  42d1e8:	ldrb	w0, [x0, #19]
  42d1ec:	ldrb	w1, [sp, #23]
  42d1f0:	cmp	w1, w0
  42d1f4:	b.eq	42d218 <ferror@plt+0x2a8a8>  // b.none
  42d1f8:	ldr	x3, [sp, #32]
  42d1fc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d200:	add	x2, x0, #0x850
  42d204:	mov	w1, #0x4                   	// #4
  42d208:	ldr	x0, [sp, #40]
  42d20c:	bl	43086c <ferror@plt+0x2defc>
  42d210:	mov	x0, #0x0                   	// #0
  42d214:	b	42d338 <ferror@plt+0x2a9c8>
  42d218:	ldr	x0, [sp, #64]
  42d21c:	add	x0, x0, #0x18
  42d220:	str	x0, [sp, #72]
  42d224:	b	42d254 <ferror@plt+0x2a8e4>
  42d228:	ldrb	w0, [sp, #23]
  42d22c:	cmp	w0, #0x0
  42d230:	b.eq	42d254 <ferror@plt+0x2a8e4>  // b.none
  42d234:	ldr	x3, [sp, #24]
  42d238:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d23c:	add	x2, x0, #0x898
  42d240:	mov	w1, #0x4                   	// #4
  42d244:	ldr	x0, [sp, #40]
  42d248:	bl	43086c <ferror@plt+0x2defc>
  42d24c:	mov	x0, #0x0                   	// #0
  42d250:	b	42d338 <ferror@plt+0x2a9c8>
  42d254:	ldr	x0, [sp, #24]
  42d258:	bl	402330 <strlen@plt>
  42d25c:	mov	w2, w0
  42d260:	ldr	x1, [sp, #24]
  42d264:	ldr	x0, [sp, #40]
  42d268:	bl	43aa00 <ferror@plt+0x38090>
  42d26c:	str	x0, [sp, #56]
  42d270:	ldr	x0, [sp, #72]
  42d274:	ldr	x0, [x0]
  42d278:	ldr	x1, [sp, #56]
  42d27c:	bl	42d088 <ferror@plt+0x2a718>
  42d280:	str	x0, [sp, #64]
  42d284:	ldr	x0, [sp, #64]
  42d288:	cmp	x0, #0x0
  42d28c:	b.ne	42d2b4 <ferror@plt+0x2a944>  // b.any
  42d290:	ldr	x1, [sp, #72]
  42d294:	ldr	x0, [sp, #40]
  42d298:	bl	42d0d0 <ferror@plt+0x2a760>
  42d29c:	str	x0, [sp, #64]
  42d2a0:	ldr	x0, [sp, #64]
  42d2a4:	ldr	x1, [sp, #56]
  42d2a8:	str	x1, [x0, #8]
  42d2ac:	ldr	x0, [sp, #64]
  42d2b0:	b	42d338 <ferror@plt+0x2a9c8>
  42d2b4:	ldr	x0, [sp, #64]
  42d2b8:	ldrb	w0, [x0, #16]
  42d2bc:	cmp	w0, #0x0
  42d2c0:	b.eq	42d2f0 <ferror@plt+0x2a980>  // b.none
  42d2c4:	b	42d2cc <ferror@plt+0x2a95c>
  42d2c8:	nop
  42d2cc:	ldr	x0, [sp, #56]
  42d2d0:	ldr	x0, [x0]
  42d2d4:	mov	x3, x0
  42d2d8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d2dc:	add	x2, x0, #0x8d8
  42d2e0:	mov	w1, #0x4                   	// #4
  42d2e4:	ldr	x0, [sp, #40]
  42d2e8:	bl	43086c <ferror@plt+0x2defc>
  42d2ec:	b	42d334 <ferror@plt+0x2a9c4>
  42d2f0:	ldr	x0, [sp, #32]
  42d2f4:	cmp	x0, #0x0
  42d2f8:	b.eq	42d31c <ferror@plt+0x2a9ac>  // b.none
  42d2fc:	ldr	x4, [sp, #24]
  42d300:	ldr	x3, [sp, #32]
  42d304:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d308:	add	x2, x0, #0x918
  42d30c:	mov	w1, #0x4                   	// #4
  42d310:	ldr	x0, [sp, #40]
  42d314:	bl	43086c <ferror@plt+0x2defc>
  42d318:	b	42d334 <ferror@plt+0x2a9c4>
  42d31c:	ldr	x3, [sp, #24]
  42d320:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d324:	add	x2, x0, #0x940
  42d328:	mov	w1, #0x4                   	// #4
  42d32c:	ldr	x0, [sp, #40]
  42d330:	bl	43086c <ferror@plt+0x2defc>
  42d334:	mov	x0, #0x0                   	// #0
  42d338:	ldp	x29, x30, [sp], #80
  42d33c:	ret
  42d340:	stp	x29, x30, [sp, #-64]!
  42d344:	mov	x29, sp
  42d348:	str	x0, [sp, #40]
  42d34c:	str	x1, [sp, #32]
  42d350:	str	x2, [sp, #24]
  42d354:	str	x3, [sp, #16]
  42d358:	mov	w3, #0x0                   	// #0
  42d35c:	ldr	x2, [sp, #24]
  42d360:	ldr	x1, [sp, #32]
  42d364:	ldr	x0, [sp, #40]
  42d368:	bl	42d128 <ferror@plt+0x2a7b8>
  42d36c:	str	x0, [sp, #56]
  42d370:	ldr	x0, [sp, #56]
  42d374:	mov	w1, #0x1                   	// #1
  42d378:	strb	w1, [x0, #17]
  42d37c:	ldr	x0, [sp, #56]
  42d380:	ldr	x1, [sp, #16]
  42d384:	str	x1, [x0, #24]
  42d388:	nop
  42d38c:	ldp	x29, x30, [sp], #64
  42d390:	ret
  42d394:	stp	x29, x30, [sp, #-80]!
  42d398:	mov	x29, sp
  42d39c:	str	x0, [sp, #56]
  42d3a0:	str	x1, [sp, #48]
  42d3a4:	str	x2, [sp, #40]
  42d3a8:	str	x3, [sp, #32]
  42d3ac:	strb	w4, [sp, #31]
  42d3b0:	ldr	x0, [sp, #32]
  42d3b4:	cmp	x0, #0x0
  42d3b8:	b.ne	42d3d4 <ferror@plt+0x2aa64>  // b.any
  42d3bc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d3c0:	add	x2, x0, #0x968
  42d3c4:	mov	w1, #0x4                   	// #4
  42d3c8:	ldr	x0, [sp, #56]
  42d3cc:	bl	43086c <ferror@plt+0x2defc>
  42d3d0:	b	42d410 <ferror@plt+0x2aaa0>
  42d3d4:	mov	w3, #0x0                   	// #0
  42d3d8:	ldr	x2, [sp, #40]
  42d3dc:	ldr	x1, [sp, #48]
  42d3e0:	ldr	x0, [sp, #56]
  42d3e4:	bl	42d128 <ferror@plt+0x2a7b8>
  42d3e8:	str	x0, [sp, #72]
  42d3ec:	ldr	x0, [sp, #72]
  42d3f0:	cmp	x0, #0x0
  42d3f4:	b.eq	42d410 <ferror@plt+0x2aaa0>  // b.none
  42d3f8:	ldr	x0, [sp, #72]
  42d3fc:	ldrb	w1, [sp, #31]
  42d400:	strb	w1, [x0, #19]
  42d404:	ldr	x0, [sp, #72]
  42d408:	ldr	x1, [sp, #32]
  42d40c:	str	x1, [x0, #24]
  42d410:	ldp	x29, x30, [sp], #80
  42d414:	ret
  42d418:	stp	x29, x30, [sp, #-64]!
  42d41c:	mov	x29, sp
  42d420:	str	x0, [sp, #40]
  42d424:	str	x1, [sp, #32]
  42d428:	str	x2, [sp, #24]
  42d42c:	str	w3, [sp, #20]
  42d430:	strb	w4, [sp, #19]
  42d434:	strb	w5, [sp, #18]
  42d438:	ldrb	w3, [sp, #18]
  42d43c:	ldr	x2, [sp, #24]
  42d440:	ldr	x1, [sp, #32]
  42d444:	ldr	x0, [sp, #40]
  42d448:	bl	42d128 <ferror@plt+0x2a7b8>
  42d44c:	str	x0, [sp, #56]
  42d450:	ldr	x0, [sp, #56]
  42d454:	cmp	x0, #0x0
  42d458:	b.eq	42d480 <ferror@plt+0x2ab10>  // b.none
  42d45c:	ldr	x0, [sp, #56]
  42d460:	mov	w1, #0x1                   	// #1
  42d464:	strb	w1, [x0, #18]
  42d468:	ldr	x0, [sp, #56]
  42d46c:	ldrb	w1, [sp, #19]
  42d470:	strb	w1, [x0, #19]
  42d474:	ldr	x0, [sp, #56]
  42d478:	ldr	w1, [sp, #20]
  42d47c:	str	w1, [x0, #24]
  42d480:	nop
  42d484:	ldp	x29, x30, [sp], #64
  42d488:	ret
  42d48c:	stp	x29, x30, [sp, #-32]!
  42d490:	mov	x29, sp
  42d494:	str	x0, [sp, #24]
  42d498:	adrp	x0, 42d000 <ferror@plt+0x2a690>
  42d49c:	add	x3, x0, #0xb94
  42d4a0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d4a4:	add	x2, x0, #0x990
  42d4a8:	mov	x1, #0x0                   	// #0
  42d4ac:	ldr	x0, [sp, #24]
  42d4b0:	bl	42d340 <ferror@plt+0x2a9d0>
  42d4b4:	adrp	x0, 42d000 <ferror@plt+0x2a690>
  42d4b8:	add	x3, x0, #0xc00
  42d4bc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d4c0:	add	x2, x0, #0x998
  42d4c4:	mov	x1, #0x0                   	// #0
  42d4c8:	ldr	x0, [sp, #24]
  42d4cc:	bl	42d340 <ferror@plt+0x2a9d0>
  42d4d0:	adrp	x0, 42d000 <ferror@plt+0x2a690>
  42d4d4:	add	x3, x0, #0xf18
  42d4d8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d4dc:	add	x2, x0, #0x9a8
  42d4e0:	mov	x1, #0x0                   	// #0
  42d4e4:	ldr	x0, [sp, #24]
  42d4e8:	bl	42d340 <ferror@plt+0x2a9d0>
  42d4ec:	adrp	x0, 42e000 <ferror@plt+0x2b690>
  42d4f0:	add	x3, x0, #0x15c
  42d4f4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d4f8:	add	x2, x0, #0x9b8
  42d4fc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d500:	add	x1, x0, #0x9c0
  42d504:	ldr	x0, [sp, #24]
  42d508:	bl	42d340 <ferror@plt+0x2a9d0>
  42d50c:	adrp	x0, 42e000 <ferror@plt+0x2b690>
  42d510:	add	x3, x0, #0x268
  42d514:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d518:	add	x2, x0, #0x9c8
  42d51c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d520:	add	x1, x0, #0x9c0
  42d524:	ldr	x0, [sp, #24]
  42d528:	bl	42d340 <ferror@plt+0x2a9d0>
  42d52c:	adrp	x0, 42e000 <ferror@plt+0x2b690>
  42d530:	add	x3, x0, #0x2d8
  42d534:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d538:	add	x2, x0, #0x9d8
  42d53c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d540:	add	x1, x0, #0x9c0
  42d544:	ldr	x0, [sp, #24]
  42d548:	bl	42d340 <ferror@plt+0x2a9d0>
  42d54c:	adrp	x0, 42e000 <ferror@plt+0x2b690>
  42d550:	add	x3, x0, #0x4d0
  42d554:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d558:	add	x2, x0, #0xa8
  42d55c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d560:	add	x1, x0, #0x9c0
  42d564:	ldr	x0, [sp, #24]
  42d568:	bl	42d340 <ferror@plt+0x2a9d0>
  42d56c:	adrp	x0, 42e000 <ferror@plt+0x2b690>
  42d570:	add	x3, x0, #0x4f4
  42d574:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d578:	add	x2, x0, #0x98
  42d57c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42d580:	add	x1, x0, #0x9c0
  42d584:	ldr	x0, [sp, #24]
  42d588:	bl	42d340 <ferror@plt+0x2a9d0>
  42d58c:	nop
  42d590:	ldp	x29, x30, [sp], #32
  42d594:	ret
  42d598:	stp	x29, x30, [sp, #-48]!
  42d59c:	mov	x29, sp
  42d5a0:	str	x0, [sp, #24]
  42d5a4:	str	wzr, [sp, #44]
  42d5a8:	ldr	x0, [sp, #24]
  42d5ac:	cmp	x0, #0x0
  42d5b0:	b.eq	42d5fc <ferror@plt+0x2ac8c>  // b.none
  42d5b4:	ldr	x0, [sp, #24]
  42d5b8:	ldrb	w0, [x0, #16]
  42d5bc:	cmp	w0, #0x0
  42d5c0:	b.eq	42d5e0 <ferror@plt+0x2ac70>  // b.none
  42d5c4:	ldr	x0, [sp, #24]
  42d5c8:	ldr	x0, [x0, #24]
  42d5cc:	bl	42d598 <ferror@plt+0x2ac28>
  42d5d0:	mov	w1, w0
  42d5d4:	ldr	w0, [sp, #44]
  42d5d8:	add	w0, w0, w1
  42d5dc:	str	w0, [sp, #44]
  42d5e0:	ldr	w0, [sp, #44]
  42d5e4:	add	w0, w0, #0x1
  42d5e8:	str	w0, [sp, #44]
  42d5ec:	ldr	x0, [sp, #24]
  42d5f0:	ldr	x0, [x0]
  42d5f4:	str	x0, [sp, #24]
  42d5f8:	b	42d5a8 <ferror@plt+0x2ac38>
  42d5fc:	ldr	w0, [sp, #44]
  42d600:	ldp	x29, x30, [sp], #48
  42d604:	ret
  42d608:	stp	x29, x30, [sp, #-48]!
  42d60c:	mov	x29, sp
  42d610:	str	x19, [sp, #16]
  42d614:	str	x0, [sp, #40]
  42d618:	str	x1, [sp, #32]
  42d61c:	ldr	x0, [sp, #40]
  42d620:	cmp	x0, #0x0
  42d624:	b.eq	42d6a4 <ferror@plt+0x2ad34>  // b.none
  42d628:	ldr	x0, [sp, #40]
  42d62c:	ldrb	w0, [x0, #16]
  42d630:	cmp	w0, #0x0
  42d634:	b.eq	42d64c <ferror@plt+0x2acdc>  // b.none
  42d638:	ldr	x0, [sp, #40]
  42d63c:	ldr	x0, [x0, #24]
  42d640:	ldr	x1, [sp, #32]
  42d644:	bl	42d608 <ferror@plt+0x2ac98>
  42d648:	str	x0, [sp, #32]
  42d64c:	ldr	x0, [sp, #40]
  42d650:	ldr	x0, [x0, #8]
  42d654:	ldr	x3, [x0]
  42d658:	ldr	x0, [sp, #40]
  42d65c:	ldr	x0, [x0, #8]
  42d660:	ldr	w0, [x0, #8]
  42d664:	mov	w1, w0
  42d668:	ldr	x0, [sp, #40]
  42d66c:	ldr	x0, [x0, #8]
  42d670:	ldr	w0, [x0, #8]
  42d674:	add	w0, w0, #0x1
  42d678:	mov	w2, w0
  42d67c:	ldr	x19, [sp, #32]
  42d680:	add	x0, x19, #0x8
  42d684:	str	x0, [sp, #32]
  42d688:	mov	x0, x3
  42d68c:	bl	46f844 <_obstack_memory_used@@Base+0x2e0>
  42d690:	str	x0, [x19]
  42d694:	ldr	x0, [sp, #40]
  42d698:	ldr	x0, [x0]
  42d69c:	str	x0, [sp, #40]
  42d6a0:	b	42d61c <ferror@plt+0x2acac>
  42d6a4:	ldr	x0, [sp, #32]
  42d6a8:	ldr	x19, [sp, #16]
  42d6ac:	ldp	x29, x30, [sp], #48
  42d6b0:	ret
  42d6b4:	stp	x29, x30, [sp, #-48]!
  42d6b8:	mov	x29, sp
  42d6bc:	str	x0, [sp, #24]
  42d6c0:	ldr	x0, [sp, #24]
  42d6c4:	ldr	x0, [x0, #896]
  42d6c8:	bl	42d598 <ferror@plt+0x2ac28>
  42d6cc:	str	w0, [sp, #44]
  42d6d0:	ldrsw	x0, [sp, #44]
  42d6d4:	lsl	x0, x0, #3
  42d6d8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42d6dc:	str	x0, [sp, #32]
  42d6e0:	ldr	x0, [sp, #24]
  42d6e4:	ldr	x0, [x0, #896]
  42d6e8:	ldr	x1, [sp, #32]
  42d6ec:	bl	42d608 <ferror@plt+0x2ac98>
  42d6f0:	ldr	x0, [sp, #32]
  42d6f4:	ldp	x29, x30, [sp], #48
  42d6f8:	ret
  42d6fc:	stp	x29, x30, [sp, #-64]!
  42d700:	mov	x29, sp
  42d704:	str	x19, [sp, #16]
  42d708:	str	x0, [sp, #56]
  42d70c:	str	x1, [sp, #48]
  42d710:	str	x2, [sp, #40]
  42d714:	ldr	x0, [sp, #48]
  42d718:	cmp	x0, #0x0
  42d71c:	b.eq	42d7a4 <ferror@plt+0x2ae34>  // b.none
  42d720:	ldr	x0, [sp, #48]
  42d724:	ldrb	w0, [x0, #16]
  42d728:	cmp	w0, #0x0
  42d72c:	b.eq	42d74c <ferror@plt+0x2addc>  // b.none
  42d730:	ldr	x0, [sp, #48]
  42d734:	ldr	x0, [x0, #24]
  42d738:	ldr	x2, [sp, #40]
  42d73c:	mov	x1, x0
  42d740:	ldr	x0, [sp, #56]
  42d744:	bl	42d6fc <ferror@plt+0x2ad8c>
  42d748:	str	x0, [sp, #40]
  42d74c:	ldr	x0, [sp, #40]
  42d750:	ldr	x19, [x0]
  42d754:	ldr	x0, [sp, #40]
  42d758:	ldr	x0, [x0]
  42d75c:	bl	402330 <strlen@plt>
  42d760:	mov	w2, w0
  42d764:	mov	x1, x19
  42d768:	ldr	x0, [sp, #56]
  42d76c:	bl	43aa00 <ferror@plt+0x38090>
  42d770:	mov	x1, x0
  42d774:	ldr	x0, [sp, #48]
  42d778:	str	x1, [x0, #8]
  42d77c:	ldr	x0, [sp, #40]
  42d780:	ldr	x0, [x0]
  42d784:	bl	402730 <free@plt>
  42d788:	ldr	x0, [sp, #40]
  42d78c:	add	x0, x0, #0x8
  42d790:	str	x0, [sp, #40]
  42d794:	ldr	x0, [sp, #48]
  42d798:	ldr	x0, [x0]
  42d79c:	str	x0, [sp, #48]
  42d7a0:	b	42d714 <ferror@plt+0x2ada4>
  42d7a4:	ldr	x0, [sp, #40]
  42d7a8:	ldr	x19, [sp, #16]
  42d7ac:	ldp	x29, x30, [sp], #64
  42d7b0:	ret
  42d7b4:	stp	x29, x30, [sp, #-32]!
  42d7b8:	mov	x29, sp
  42d7bc:	str	x0, [sp, #24]
  42d7c0:	str	x1, [sp, #16]
  42d7c4:	ldr	x0, [sp, #24]
  42d7c8:	ldr	x0, [x0, #896]
  42d7cc:	ldr	x2, [sp, #16]
  42d7d0:	mov	x1, x0
  42d7d4:	ldr	x0, [sp, #24]
  42d7d8:	bl	42d6fc <ferror@plt+0x2ad8c>
  42d7dc:	ldr	x0, [sp, #16]
  42d7e0:	bl	402730 <free@plt>
  42d7e4:	nop
  42d7e8:	ldp	x29, x30, [sp], #32
  42d7ec:	ret
  42d7f0:	stp	x29, x30, [sp, #-112]!
  42d7f4:	mov	x29, sp
  42d7f8:	str	x0, [sp, #24]
  42d7fc:	str	xzr, [sp, #104]
  42d800:	str	wzr, [sp, #60]
  42d804:	mov	w0, #0x1                   	// #1
  42d808:	str	w0, [sp, #92]
  42d80c:	ldr	x0, [sp, #24]
  42d810:	ldrb	w0, [x0, #24]
  42d814:	add	w0, w0, #0x1
  42d818:	and	w1, w0, #0xff
  42d81c:	ldr	x0, [sp, #24]
  42d820:	strb	w1, [x0, #24]
  42d824:	add	x0, sp, #0x3c
  42d828:	mov	x1, x0
  42d82c:	ldr	x0, [sp, #24]
  42d830:	bl	44c488 <ferror@plt+0x49b18>
  42d834:	str	x0, [sp, #96]
  42d838:	ldr	x0, [sp, #96]
  42d83c:	str	x0, [sp, #80]
  42d840:	ldr	x0, [sp, #96]
  42d844:	add	x2, sp, #0x20
  42d848:	mov	x3, x0
  42d84c:	ldp	x0, x1, [x3]
  42d850:	stp	x0, x1, [x2]
  42d854:	ldr	x0, [x3, #16]
  42d858:	str	x0, [x2, #16]
  42d85c:	ldr	x0, [sp, #96]
  42d860:	ldrb	w0, [x0, #4]
  42d864:	cmp	w0, #0x35
  42d868:	b.ne	42d948 <ferror@plt+0x2afd8>  // b.any
  42d86c:	ldr	x0, [sp, #24]
  42d870:	ldr	x2, [x0, #896]
  42d874:	ldr	x0, [sp, #96]
  42d878:	ldr	x0, [x0, #8]
  42d87c:	mov	x1, x0
  42d880:	mov	x0, x2
  42d884:	bl	42d088 <ferror@plt+0x2a718>
  42d888:	str	x0, [sp, #104]
  42d88c:	ldr	x0, [sp, #104]
  42d890:	cmp	x0, #0x0
  42d894:	b.eq	42d948 <ferror@plt+0x2afd8>  // b.none
  42d898:	ldr	x0, [sp, #104]
  42d89c:	ldrb	w0, [x0, #16]
  42d8a0:	cmp	w0, #0x0
  42d8a4:	b.eq	42d948 <ferror@plt+0x2afd8>  // b.none
  42d8a8:	ldr	x0, [sp, #104]
  42d8ac:	ldrb	w0, [x0, #19]
  42d8b0:	strb	w0, [sp, #79]
  42d8b4:	ldrb	w0, [sp, #79]
  42d8b8:	cmp	w0, #0x0
  42d8bc:	b.eq	42d8d8 <ferror@plt+0x2af68>  // b.none
  42d8c0:	ldr	x0, [sp, #24]
  42d8c4:	ldrb	w0, [x0, #24]
  42d8c8:	sub	w0, w0, #0x1
  42d8cc:	and	w1, w0, #0xff
  42d8d0:	ldr	x0, [sp, #24]
  42d8d4:	strb	w1, [x0, #24]
  42d8d8:	ldr	x0, [sp, #24]
  42d8dc:	bl	44c468 <ferror@plt+0x49af8>
  42d8e0:	str	x0, [sp, #96]
  42d8e4:	ldr	x0, [sp, #96]
  42d8e8:	ldrb	w0, [x0, #4]
  42d8ec:	cmp	w0, #0x35
  42d8f0:	b.ne	42d918 <ferror@plt+0x2afa8>  // b.any
  42d8f4:	ldr	x0, [sp, #104]
  42d8f8:	ldr	x2, [x0, #24]
  42d8fc:	ldr	x0, [sp, #96]
  42d900:	ldr	x0, [x0, #8]
  42d904:	mov	x1, x0
  42d908:	mov	x0, x2
  42d90c:	bl	42d088 <ferror@plt+0x2a718>
  42d910:	str	x0, [sp, #104]
  42d914:	b	42d91c <ferror@plt+0x2afac>
  42d918:	str	xzr, [sp, #104]
  42d91c:	ldrb	w0, [sp, #79]
  42d920:	cmp	w0, #0x0
  42d924:	b.eq	42d940 <ferror@plt+0x2afd0>  // b.none
  42d928:	ldr	x0, [sp, #24]
  42d92c:	ldrb	w0, [x0, #24]
  42d930:	add	w0, w0, #0x1
  42d934:	and	w1, w0, #0xff
  42d938:	ldr	x0, [sp, #24]
  42d93c:	strb	w1, [x0, #24]
  42d940:	mov	w0, #0x2                   	// #2
  42d944:	str	w0, [sp, #92]
  42d948:	ldr	x0, [sp, #104]
  42d94c:	cmp	x0, #0x0
  42d950:	b.eq	42da7c <ferror@plt+0x2b10c>  // b.none
  42d954:	ldr	x0, [sp, #104]
  42d958:	ldrb	w0, [x0, #18]
  42d95c:	cmp	w0, #0x0
  42d960:	b.eq	42d9f0 <ferror@plt+0x2b080>  // b.none
  42d964:	ldr	w1, [sp, #60]
  42d968:	ldr	x0, [sp, #24]
  42d96c:	str	w1, [x0, #152]
  42d970:	ldr	x0, [sp, #24]
  42d974:	mov	w1, #0x51                  	// #81
  42d978:	strb	w1, [x0, #156]
  42d97c:	ldr	x0, [sp, #80]
  42d980:	ldrh	w1, [x0, #6]
  42d984:	ldr	x0, [sp, #24]
  42d988:	strh	w1, [x0, #158]
  42d98c:	ldr	x0, [sp, #104]
  42d990:	ldr	w1, [x0, #24]
  42d994:	ldr	x0, [sp, #24]
  42d998:	str	w1, [x0, #160]
  42d99c:	ldr	x0, [sp, #24]
  42d9a0:	mov	w1, #0x1                   	// #1
  42d9a4:	strb	w1, [x0, #32]
  42d9a8:	ldr	x0, [sp, #104]
  42d9ac:	ldrb	w0, [x0, #19]
  42d9b0:	mov	w1, w0
  42d9b4:	ldr	x0, [sp, #24]
  42d9b8:	strb	w1, [x0, #33]
  42d9bc:	ldr	x0, [sp, #104]
  42d9c0:	ldrb	w0, [x0, #19]
  42d9c4:	eor	w0, w0, #0x1
  42d9c8:	and	w0, w0, #0xff
  42d9cc:	cmp	w0, #0x0
  42d9d0:	b.eq	42db70 <ferror@plt+0x2b200>  // b.none
  42d9d4:	ldr	x0, [sp, #24]
  42d9d8:	ldrb	w0, [x0, #24]
  42d9dc:	add	w0, w0, #0x1
  42d9e0:	and	w1, w0, #0xff
  42d9e4:	ldr	x0, [sp, #24]
  42d9e8:	strb	w1, [x0, #24]
  42d9ec:	b	42db70 <ferror@plt+0x2b200>
  42d9f0:	ldr	x0, [sp, #24]
  42d9f4:	ldr	x0, [x0, #904]
  42d9f8:	cmp	x0, #0x0
  42d9fc:	b.eq	42da18 <ferror@plt+0x2b0a8>  // b.none
  42da00:	ldr	x0, [sp, #24]
  42da04:	ldr	x3, [x0, #904]
  42da08:	mov	w2, #0x0                   	// #0
  42da0c:	ldr	x1, [sp, #80]
  42da10:	ldr	x0, [sp, #24]
  42da14:	blr	x3
  42da18:	ldr	x0, [sp, #104]
  42da1c:	ldrb	w0, [x0, #19]
  42da20:	cmp	w0, #0x0
  42da24:	b.eq	42da40 <ferror@plt+0x2b0d0>  // b.none
  42da28:	ldr	x0, [sp, #24]
  42da2c:	ldrb	w0, [x0, #24]
  42da30:	sub	w0, w0, #0x1
  42da34:	and	w1, w0, #0xff
  42da38:	ldr	x0, [sp, #24]
  42da3c:	strb	w1, [x0, #24]
  42da40:	ldr	x0, [sp, #104]
  42da44:	ldr	x1, [x0, #24]
  42da48:	ldr	x0, [sp, #24]
  42da4c:	blr	x1
  42da50:	ldr	x0, [sp, #104]
  42da54:	ldrb	w0, [x0, #19]
  42da58:	cmp	w0, #0x0
  42da5c:	b.eq	42db70 <ferror@plt+0x2b200>  // b.none
  42da60:	ldr	x0, [sp, #24]
  42da64:	ldrb	w0, [x0, #24]
  42da68:	add	w0, w0, #0x1
  42da6c:	and	w1, w0, #0xff
  42da70:	ldr	x0, [sp, #24]
  42da74:	strb	w1, [x0, #24]
  42da78:	b	42db70 <ferror@plt+0x2b200>
  42da7c:	ldr	x0, [sp, #24]
  42da80:	ldr	x0, [x0, #960]
  42da84:	cmp	x0, #0x0
  42da88:	b.eq	42db70 <ferror@plt+0x2b200>  // b.none
  42da8c:	ldr	w0, [sp, #92]
  42da90:	cmp	w0, #0x1
  42da94:	b.eq	42daac <ferror@plt+0x2b13c>  // b.none
  42da98:	ldr	x0, [sp, #24]
  42da9c:	ldr	x0, [x0, #136]
  42daa0:	ldr	x0, [x0, #8]
  42daa4:	cmp	x0, #0x0
  42daa8:	b.ne	42dabc <ferror@plt+0x2b14c>  // b.any
  42daac:	ldr	w1, [sp, #92]
  42dab0:	ldr	x0, [sp, #24]
  42dab4:	bl	44c6d8 <ferror@plt+0x49d68>
  42dab8:	b	42db54 <ferror@plt+0x2b1e4>
  42dabc:	mov	x0, #0x30                  	// #48
  42dac0:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42dac4:	str	x0, [sp, #64]
  42dac8:	ldr	x0, [sp, #64]
  42dacc:	mov	x3, x0
  42dad0:	add	x2, sp, #0x20
  42dad4:	ldp	x0, x1, [x2]
  42dad8:	stp	x0, x1, [x3]
  42dadc:	ldr	x0, [x2, #16]
  42dae0:	str	x0, [x3, #16]
  42dae4:	ldr	x0, [sp, #64]
  42dae8:	ldrh	w0, [x0, #6]
  42daec:	orr	w0, w0, #0x400
  42daf0:	and	w1, w0, #0xffff
  42daf4:	ldr	x0, [sp, #64]
  42daf8:	strh	w1, [x0, #6]
  42dafc:	ldr	x0, [sp, #64]
  42db00:	add	x1, x0, #0x18
  42db04:	ldr	x0, [sp, #96]
  42db08:	mov	x2, x1
  42db0c:	mov	x3, x0
  42db10:	ldp	x0, x1, [x3]
  42db14:	stp	x0, x1, [x2]
  42db18:	ldr	x0, [x3, #16]
  42db1c:	str	x0, [x2, #16]
  42db20:	ldr	x0, [sp, #64]
  42db24:	add	x0, x0, #0x18
  42db28:	ldrh	w1, [x0, #6]
  42db2c:	ldr	x0, [sp, #64]
  42db30:	add	x0, x0, #0x18
  42db34:	orr	w1, w1, #0x400
  42db38:	and	w1, w1, #0xffff
  42db3c:	strh	w1, [x0, #6]
  42db40:	mov	w3, #0x2                   	// #2
  42db44:	ldr	x2, [sp, #64]
  42db48:	mov	x1, #0x0                   	// #0
  42db4c:	ldr	x0, [sp, #24]
  42db50:	bl	44b39c <ferror@plt+0x48a2c>
  42db54:	ldr	x0, [sp, #24]
  42db58:	ldr	x2, [x0, #960]
  42db5c:	ldr	x0, [sp, #24]
  42db60:	ldr	w0, [x0, #48]
  42db64:	mov	w1, w0
  42db68:	ldr	x0, [sp, #24]
  42db6c:	blr	x2
  42db70:	ldr	x0, [sp, #24]
  42db74:	ldrb	w0, [x0, #24]
  42db78:	sub	w0, w0, #0x1
  42db7c:	and	w1, w0, #0xff
  42db80:	ldr	x0, [sp, #24]
  42db84:	strb	w1, [x0, #24]
  42db88:	nop
  42db8c:	ldp	x29, x30, [sp], #112
  42db90:	ret
  42db94:	stp	x29, x30, [sp, #-32]!
  42db98:	mov	x29, sp
  42db9c:	str	x0, [sp, #24]
  42dba0:	ldr	x0, [sp, #24]
  42dba4:	bl	42afac <ferror@plt+0x2863c>
  42dba8:	cmp	w0, #0x0
  42dbac:	cset	w0, ne  // ne = any
  42dbb0:	and	w0, w0, #0xff
  42dbb4:	cmp	w0, #0x0
  42dbb8:	b.eq	42dbd0 <ferror@plt+0x2b260>  // b.none
  42dbbc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42dbc0:	add	x2, x0, #0x9e8
  42dbc4:	mov	w1, #0x0                   	// #0
  42dbc8:	ldr	x0, [sp, #24]
  42dbcc:	bl	43086c <ferror@plt+0x2defc>
  42dbd0:	mov	w1, #0x0                   	// #0
  42dbd4:	ldr	x0, [sp, #24]
  42dbd8:	bl	42b1e4 <ferror@plt+0x28874>
  42dbdc:	ldr	x0, [sp, #24]
  42dbe0:	ldr	x0, [x0]
  42dbe4:	ldr	x0, [x0, #80]
  42dbe8:	mov	x1, x0
  42dbec:	ldr	x0, [sp, #24]
  42dbf0:	bl	4382b8 <ferror@plt+0x35948>
  42dbf4:	nop
  42dbf8:	ldp	x29, x30, [sp], #32
  42dbfc:	ret
  42dc00:	stp	x29, x30, [sp, #-112]!
  42dc04:	mov	x29, sp
  42dc08:	str	x0, [x29, #24]
  42dc0c:	str	xzr, [x29, #88]
  42dc10:	ldr	x0, [x29, #24]
  42dc14:	bl	42e54c <ferror@plt+0x2bbdc>
  42dc18:	str	x0, [x29, #80]
  42dc1c:	ldr	x0, [x29, #80]
  42dc20:	cmp	x0, #0x0
  42dc24:	b.ne	42dc70 <ferror@plt+0x2b300>  // b.any
  42dc28:	ldr	x0, [x29, #24]
  42dc2c:	ldr	x0, [x0, #448]
  42dc30:	sub	x0, x0, #0x18
  42dc34:	ldr	w0, [x0]
  42dc38:	str	w0, [x29, #36]
  42dc3c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42dc40:	add	x4, x0, #0xa08
  42dc44:	mov	w3, #0x0                   	// #0
  42dc48:	ldr	w2, [x29, #36]
  42dc4c:	mov	w1, #0x3                   	// #3
  42dc50:	ldr	x0, [x29, #24]
  42dc54:	bl	430bb8 <ferror@plt+0x2e248>
  42dc58:	mov	w1, #0x0                   	// #0
  42dc5c:	ldr	x0, [x29, #24]
  42dc60:	bl	42b1e4 <ferror@plt+0x28874>
  42dc64:	ldr	x0, [x29, #24]
  42dc68:	bl	42b0ac <ferror@plt+0x2873c>
  42dc6c:	b	42df0c <ferror@plt+0x2b59c>
  42dc70:	ldr	x0, [x29, #80]
  42dc74:	ldr	w0, [x0, #8]
  42dc78:	add	w0, w0, #0x2
  42dc7c:	mov	w0, w0
  42dc80:	add	x0, x0, #0xf
  42dc84:	lsr	x0, x0, #4
  42dc88:	lsl	x0, x0, #4
  42dc8c:	sub	sp, sp, x0
  42dc90:	mov	x0, sp
  42dc94:	add	x0, x0, #0xf
  42dc98:	lsr	x0, x0, #4
  42dc9c:	lsl	x0, x0, #4
  42dca0:	str	x0, [x29, #72]
  42dca4:	ldr	x0, [x29, #72]
  42dca8:	str	x0, [x29, #104]
  42dcac:	ldr	x0, [x29, #80]
  42dcb0:	ldr	x1, [x0, #16]
  42dcb4:	ldr	x0, [x29, #80]
  42dcb8:	ldr	x0, [x0, #16]
  42dcbc:	ldrb	w0, [x0]
  42dcc0:	cmp	w0, #0x4c
  42dcc4:	b.ne	42dcd0 <ferror@plt+0x2b360>  // b.any
  42dcc8:	mov	x0, #0x2                   	// #2
  42dccc:	b	42dcd4 <ferror@plt+0x2b364>
  42dcd0:	mov	x0, #0x1                   	// #1
  42dcd4:	add	x0, x1, x0
  42dcd8:	str	x0, [x29, #96]
  42dcdc:	ldr	x0, [x29, #80]
  42dce0:	ldr	x1, [x0, #16]
  42dce4:	ldr	x0, [x29, #80]
  42dce8:	ldr	w0, [x0, #8]
  42dcec:	mov	w0, w0
  42dcf0:	sub	x0, x0, #0x1
  42dcf4:	add	x0, x1, x0
  42dcf8:	str	x0, [x29, #64]
  42dcfc:	ldr	x1, [x29, #96]
  42dd00:	ldr	x0, [x29, #64]
  42dd04:	cmp	x1, x0
  42dd08:	b.cs	42dd74 <ferror@plt+0x2b404>  // b.hs, b.nlast
  42dd0c:	ldr	x0, [x29, #96]
  42dd10:	ldrb	w0, [x0]
  42dd14:	cmp	w0, #0x5c
  42dd18:	b.ne	42dd50 <ferror@plt+0x2b3e0>  // b.any
  42dd1c:	ldr	x0, [x29, #96]
  42dd20:	add	x0, x0, #0x1
  42dd24:	ldrb	w0, [x0]
  42dd28:	cmp	w0, #0x5c
  42dd2c:	b.eq	42dd44 <ferror@plt+0x2b3d4>  // b.none
  42dd30:	ldr	x0, [x29, #96]
  42dd34:	add	x0, x0, #0x1
  42dd38:	ldrb	w0, [x0]
  42dd3c:	cmp	w0, #0x22
  42dd40:	b.ne	42dd50 <ferror@plt+0x2b3e0>  // b.any
  42dd44:	ldr	x0, [x29, #96]
  42dd48:	add	x0, x0, #0x1
  42dd4c:	str	x0, [x29, #96]
  42dd50:	ldr	x1, [x29, #96]
  42dd54:	add	x0, x1, #0x1
  42dd58:	str	x0, [x29, #96]
  42dd5c:	ldr	x0, [x29, #104]
  42dd60:	add	x2, x0, #0x1
  42dd64:	str	x2, [x29, #104]
  42dd68:	ldrb	w1, [x1]
  42dd6c:	strb	w1, [x0]
  42dd70:	b	42dcfc <ferror@plt+0x2b38c>
  42dd74:	ldr	x0, [x29, #104]
  42dd78:	strb	wzr, [x0]
  42dd7c:	mov	w1, #0x0                   	// #0
  42dd80:	ldr	x0, [x29, #24]
  42dd84:	bl	42b1e4 <ferror@plt+0x28874>
  42dd88:	ldr	x0, [x29, #24]
  42dd8c:	bl	42b0ac <ferror@plt+0x2873c>
  42dd90:	mov	x0, #0x20                  	// #32
  42dd94:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42dd98:	str	x0, [x29, #56]
  42dd9c:	mov	x2, #0x20                  	// #32
  42dda0:	mov	w1, #0x0                   	// #0
  42dda4:	ldr	x0, [x29, #56]
  42dda8:	bl	402530 <memset@plt>
  42ddac:	ldr	x0, [x29, #72]
  42ddb0:	bl	402330 <strlen@plt>
  42ddb4:	add	x0, x0, #0x1
  42ddb8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42ddbc:	mov	x1, x0
  42ddc0:	ldr	x0, [x29, #56]
  42ddc4:	str	x1, [x0, #8]
  42ddc8:	ldr	x0, [x29, #56]
  42ddcc:	ldr	x0, [x0, #8]
  42ddd0:	ldr	x1, [x29, #72]
  42ddd4:	bl	4027b0 <strcpy@plt>
  42ddd8:	ldr	x0, [x29, #24]
  42dddc:	ldr	x1, [x0, #1400]
  42dde0:	ldr	x0, [x29, #56]
  42dde4:	str	x1, [x0]
  42dde8:	ldr	x0, [x29, #56]
  42ddec:	ldr	x0, [x0, #8]
  42ddf0:	mov	x1, x0
  42ddf4:	ldr	x0, [x29, #24]
  42ddf8:	bl	43cc34 <ferror@plt+0x3a2c4>
  42ddfc:	str	x0, [x29, #48]
  42de00:	ldr	x0, [x29, #48]
  42de04:	ldrb	w0, [x0, #18]
  42de08:	and	w0, w0, #0x3
  42de0c:	and	w0, w0, #0xff
  42de10:	cmp	w0, #0x0
  42de14:	b.ne	42de2c <ferror@plt+0x2b4bc>  // b.any
  42de18:	ldr	x0, [x29, #56]
  42de1c:	ldrb	w1, [x0, #28]
  42de20:	orr	w1, w1, #0x4
  42de24:	strb	w1, [x0, #28]
  42de28:	b	42df00 <ferror@plt+0x2b590>
  42de2c:	ldr	x1, [x29, #48]
  42de30:	ldr	x0, [x29, #24]
  42de34:	bl	44e228 <ferror@plt+0x4b8b8>
  42de38:	str	x0, [x29, #88]
  42de3c:	ldr	x0, [x29, #88]
  42de40:	bl	42b06c <ferror@plt+0x286fc>
  42de44:	str	x0, [x29, #40]
  42de48:	ldr	x0, [x29, #40]
  42de4c:	add	x0, x0, #0x2
  42de50:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42de54:	mov	x1, x0
  42de58:	ldr	x0, [x29, #56]
  42de5c:	str	x1, [x0, #16]
  42de60:	ldr	x0, [x29, #56]
  42de64:	ldr	x1, [x0, #16]
  42de68:	ldr	x0, [x29, #40]
  42de6c:	add	x0, x1, x0
  42de70:	mov	w1, #0xa                   	// #10
  42de74:	strb	w1, [x0]
  42de78:	ldr	x0, [x29, #56]
  42de7c:	ldr	x1, [x0, #16]
  42de80:	ldr	x0, [x29, #40]
  42de84:	add	x0, x0, #0x1
  42de88:	add	x0, x1, x0
  42de8c:	strb	wzr, [x0]
  42de90:	ldr	x0, [x29, #48]
  42de94:	ldr	x0, [x0, #24]
  42de98:	ldr	w1, [x0, #8]
  42de9c:	ldr	x0, [x29, #56]
  42dea0:	str	w1, [x0, #24]
  42dea4:	ldr	x0, [x29, #48]
  42dea8:	ldr	x0, [x0, #24]
  42deac:	ldrb	w0, [x0, #19]
  42deb0:	ubfx	x0, x0, #4, #1
  42deb4:	and	w2, w0, #0xff
  42deb8:	ldr	x1, [x29, #56]
  42debc:	ldrb	w0, [x1, #28]
  42dec0:	bfxil	w0, w2, #0, #1
  42dec4:	strb	w0, [x1, #28]
  42dec8:	ldr	x0, [x29, #48]
  42decc:	ldr	x0, [x0, #24]
  42ded0:	ldrb	w0, [x0, #19]
  42ded4:	ubfx	x0, x0, #5, #1
  42ded8:	and	w2, w0, #0xff
  42dedc:	ldr	x1, [x29, #56]
  42dee0:	ldrb	w0, [x1, #28]
  42dee4:	bfi	w0, w2, #1, #1
  42dee8:	strb	w0, [x1, #28]
  42deec:	ldr	x0, [x29, #56]
  42def0:	ldr	x0, [x0, #16]
  42def4:	ldr	x2, [x29, #40]
  42def8:	ldr	x1, [x29, #88]
  42defc:	bl	4022e0 <memcpy@plt>
  42df00:	ldr	x0, [x29, #24]
  42df04:	ldr	x1, [x29, #56]
  42df08:	str	x1, [x0, #1400]
  42df0c:	mov	sp, x29
  42df10:	ldp	x29, x30, [sp], #112
  42df14:	ret
  42df18:	stp	x29, x30, [sp, #-96]!
  42df1c:	mov	x29, sp
  42df20:	str	x0, [x29, #24]
  42df24:	str	xzr, [x29, #72]
  42df28:	ldr	x0, [x29, #24]
  42df2c:	ldr	x0, [x0, #1400]
  42df30:	str	x0, [x29, #64]
  42df34:	ldr	x0, [x29, #24]
  42df38:	bl	42e54c <ferror@plt+0x2bbdc>
  42df3c:	str	x0, [x29, #56]
  42df40:	ldr	x0, [x29, #56]
  42df44:	cmp	x0, #0x0
  42df48:	b.ne	42df94 <ferror@plt+0x2b624>  // b.any
  42df4c:	ldr	x0, [x29, #24]
  42df50:	ldr	x0, [x0, #448]
  42df54:	sub	x0, x0, #0x18
  42df58:	ldr	w0, [x0]
  42df5c:	str	w0, [x29, #36]
  42df60:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42df64:	add	x4, x0, #0xa30
  42df68:	mov	w3, #0x0                   	// #0
  42df6c:	ldr	w2, [x29, #36]
  42df70:	mov	w1, #0x3                   	// #3
  42df74:	ldr	x0, [x29, #24]
  42df78:	bl	430bb8 <ferror@plt+0x2e248>
  42df7c:	mov	w1, #0x0                   	// #0
  42df80:	ldr	x0, [x29, #24]
  42df84:	bl	42b1e4 <ferror@plt+0x28874>
  42df88:	ldr	x0, [x29, #24]
  42df8c:	bl	42b0ac <ferror@plt+0x2873c>
  42df90:	b	42e150 <ferror@plt+0x2b7e0>
  42df94:	ldr	x0, [x29, #56]
  42df98:	ldr	w0, [x0, #8]
  42df9c:	add	w0, w0, #0x2
  42dfa0:	mov	w0, w0
  42dfa4:	add	x0, x0, #0xf
  42dfa8:	lsr	x0, x0, #4
  42dfac:	lsl	x0, x0, #4
  42dfb0:	sub	sp, sp, x0
  42dfb4:	mov	x0, sp
  42dfb8:	add	x0, x0, #0xf
  42dfbc:	lsr	x0, x0, #4
  42dfc0:	lsl	x0, x0, #4
  42dfc4:	str	x0, [x29, #48]
  42dfc8:	ldr	x0, [x29, #48]
  42dfcc:	str	x0, [x29, #88]
  42dfd0:	ldr	x0, [x29, #56]
  42dfd4:	ldr	x1, [x0, #16]
  42dfd8:	ldr	x0, [x29, #56]
  42dfdc:	ldr	x0, [x0, #16]
  42dfe0:	ldrb	w0, [x0]
  42dfe4:	cmp	w0, #0x4c
  42dfe8:	b.ne	42dff4 <ferror@plt+0x2b684>  // b.any
  42dfec:	mov	x0, #0x2                   	// #2
  42dff0:	b	42dff8 <ferror@plt+0x2b688>
  42dff4:	mov	x0, #0x1                   	// #1
  42dff8:	add	x0, x1, x0
  42dffc:	str	x0, [x29, #80]
  42e000:	ldr	x0, [x29, #56]
  42e004:	ldr	x1, [x0, #16]
  42e008:	ldr	x0, [x29, #56]
  42e00c:	ldr	w0, [x0, #8]
  42e010:	mov	w0, w0
  42e014:	sub	x0, x0, #0x1
  42e018:	add	x0, x1, x0
  42e01c:	str	x0, [x29, #40]
  42e020:	ldr	x1, [x29, #80]
  42e024:	ldr	x0, [x29, #40]
  42e028:	cmp	x1, x0
  42e02c:	b.cs	42e098 <ferror@plt+0x2b728>  // b.hs, b.nlast
  42e030:	ldr	x0, [x29, #80]
  42e034:	ldrb	w0, [x0]
  42e038:	cmp	w0, #0x5c
  42e03c:	b.ne	42e074 <ferror@plt+0x2b704>  // b.any
  42e040:	ldr	x0, [x29, #80]
  42e044:	add	x0, x0, #0x1
  42e048:	ldrb	w0, [x0]
  42e04c:	cmp	w0, #0x5c
  42e050:	b.eq	42e068 <ferror@plt+0x2b6f8>  // b.none
  42e054:	ldr	x0, [x29, #80]
  42e058:	add	x0, x0, #0x1
  42e05c:	ldrb	w0, [x0]
  42e060:	cmp	w0, #0x22
  42e064:	b.ne	42e074 <ferror@plt+0x2b704>  // b.any
  42e068:	ldr	x0, [x29, #80]
  42e06c:	add	x0, x0, #0x1
  42e070:	str	x0, [x29, #80]
  42e074:	ldr	x1, [x29, #80]
  42e078:	add	x0, x1, #0x1
  42e07c:	str	x0, [x29, #80]
  42e080:	ldr	x0, [x29, #88]
  42e084:	add	x2, x0, #0x1
  42e088:	str	x2, [x29, #88]
  42e08c:	ldrb	w1, [x1]
  42e090:	strb	w1, [x0]
  42e094:	b	42e020 <ferror@plt+0x2b6b0>
  42e098:	ldr	x0, [x29, #88]
  42e09c:	strb	wzr, [x0]
  42e0a0:	mov	w1, #0x0                   	// #0
  42e0a4:	ldr	x0, [x29, #24]
  42e0a8:	bl	42b1e4 <ferror@plt+0x28874>
  42e0ac:	ldr	x0, [x29, #24]
  42e0b0:	bl	42b0ac <ferror@plt+0x2873c>
  42e0b4:	ldr	x0, [x29, #64]
  42e0b8:	cmp	x0, #0x0
  42e0bc:	b.eq	42e150 <ferror@plt+0x2b7e0>  // b.none
  42e0c0:	ldr	x0, [x29, #64]
  42e0c4:	ldr	x0, [x0, #8]
  42e0c8:	ldr	x1, [x29, #48]
  42e0cc:	bl	4026d0 <strcmp@plt>
  42e0d0:	cmp	w0, #0x0
  42e0d4:	b.ne	42e138 <ferror@plt+0x2b7c8>  // b.any
  42e0d8:	ldr	x0, [x29, #72]
  42e0dc:	cmp	x0, #0x0
  42e0e0:	b.ne	42e0f8 <ferror@plt+0x2b788>  // b.any
  42e0e4:	ldr	x0, [x29, #64]
  42e0e8:	ldr	x1, [x0]
  42e0ec:	ldr	x0, [x29, #24]
  42e0f0:	str	x1, [x0, #1400]
  42e0f4:	b	42e108 <ferror@plt+0x2b798>
  42e0f8:	ldr	x0, [x29, #64]
  42e0fc:	ldr	x1, [x0]
  42e100:	ldr	x0, [x29, #72]
  42e104:	str	x1, [x0]
  42e108:	ldr	x1, [x29, #64]
  42e10c:	ldr	x0, [x29, #24]
  42e110:	bl	42fd44 <ferror@plt+0x2d3d4>
  42e114:	ldr	x0, [x29, #64]
  42e118:	ldr	x0, [x0, #16]
  42e11c:	bl	402730 <free@plt>
  42e120:	ldr	x0, [x29, #64]
  42e124:	ldr	x0, [x0, #8]
  42e128:	bl	402730 <free@plt>
  42e12c:	ldr	x0, [x29, #64]
  42e130:	bl	402730 <free@plt>
  42e134:	b	42e150 <ferror@plt+0x2b7e0>
  42e138:	ldr	x0, [x29, #64]
  42e13c:	str	x0, [x29, #72]
  42e140:	ldr	x0, [x29, #64]
  42e144:	ldr	x0, [x0]
  42e148:	str	x0, [x29, #64]
  42e14c:	b	42e0b4 <ferror@plt+0x2b744>
  42e150:	mov	sp, x29
  42e154:	ldp	x29, x30, [sp], #96
  42e158:	ret
  42e15c:	stp	x29, x30, [sp, #-48]!
  42e160:	mov	x29, sp
  42e164:	str	x0, [sp, #24]
  42e168:	ldr	x0, [sp, #24]
  42e16c:	mov	w1, #0x1                   	// #1
  42e170:	strb	w1, [x0, #23]
  42e174:	ldr	x0, [sp, #24]
  42e178:	bl	43ffb4 <ferror@plt+0x3d644>
  42e17c:	str	x0, [sp, #40]
  42e180:	ldr	x0, [sp, #40]
  42e184:	ldrb	w0, [x0, #4]
  42e188:	cmp	w0, #0x16
  42e18c:	b.eq	42e250 <ferror@plt+0x2b8e0>  // b.none
  42e190:	ldr	x0, [sp, #40]
  42e194:	ldrb	w0, [x0, #4]
  42e198:	cmp	w0, #0x35
  42e19c:	b.eq	42e1b8 <ferror@plt+0x2b848>  // b.none
  42e1a0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e1a4:	add	x2, x0, #0xa58
  42e1a8:	mov	w1, #0x3                   	// #3
  42e1ac:	ldr	x0, [sp, #24]
  42e1b0:	bl	43086c <ferror@plt+0x2defc>
  42e1b4:	b	42e254 <ferror@plt+0x2b8e4>
  42e1b8:	ldr	x0, [sp, #40]
  42e1bc:	ldr	x0, [x0, #8]
  42e1c0:	str	x0, [sp, #32]
  42e1c4:	ldr	x0, [sp, #32]
  42e1c8:	ldrh	w0, [x0, #18]
  42e1cc:	ubfx	x0, x0, #2, #8
  42e1d0:	and	w0, w0, #0xff
  42e1d4:	and	w0, w0, #0x2
  42e1d8:	cmp	w0, #0x0
  42e1dc:	b.ne	42e248 <ferror@plt+0x2b8d8>  // b.any
  42e1e0:	ldr	x0, [sp, #32]
  42e1e4:	bl	430670 <ferror@plt+0x2dd00>
  42e1e8:	and	w0, w0, #0xff
  42e1ec:	cmp	w0, #0x0
  42e1f0:	b.eq	42e214 <ferror@plt+0x2b8a4>  // b.none
  42e1f4:	ldr	x0, [sp, #32]
  42e1f8:	ldr	x0, [x0]
  42e1fc:	mov	x3, x0
  42e200:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e204:	add	x2, x0, #0xa80
  42e208:	mov	w1, #0x0                   	// #0
  42e20c:	ldr	x0, [sp, #24]
  42e210:	bl	43086c <ferror@plt+0x2defc>
  42e214:	ldr	x0, [sp, #32]
  42e218:	bl	44cac4 <ferror@plt+0x4a154>
  42e21c:	ldr	x0, [sp, #32]
  42e220:	ldrh	w0, [x0, #18]
  42e224:	ubfx	x0, x0, #2, #8
  42e228:	and	w0, w0, #0xff
  42e22c:	orr	w0, w0, #0x6
  42e230:	and	w2, w0, #0xff
  42e234:	ldr	x1, [sp, #32]
  42e238:	ldrh	w0, [x1, #18]
  42e23c:	bfi	w0, w2, #2, #8
  42e240:	strh	w0, [x1, #18]
  42e244:	b	42e174 <ferror@plt+0x2b804>
  42e248:	nop
  42e24c:	b	42e174 <ferror@plt+0x2b804>
  42e250:	nop
  42e254:	ldr	x0, [sp, #24]
  42e258:	strb	wzr, [x0, #23]
  42e25c:	nop
  42e260:	ldp	x29, x30, [sp], #48
  42e264:	ret
  42e268:	stp	x29, x30, [sp, #-32]!
  42e26c:	mov	x29, sp
  42e270:	str	x0, [sp, #24]
  42e274:	ldr	x0, [sp, #24]
  42e278:	bl	42afac <ferror@plt+0x2863c>
  42e27c:	cmp	w0, #0x0
  42e280:	cset	w0, ne  // ne = any
  42e284:	and	w0, w0, #0xff
  42e288:	cmp	w0, #0x0
  42e28c:	b.eq	42e2a8 <ferror@plt+0x2b938>  // b.none
  42e290:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e294:	add	x2, x0, #0xaa0
  42e298:	mov	w1, #0x0                   	// #0
  42e29c:	ldr	x0, [sp, #24]
  42e2a0:	bl	43086c <ferror@plt+0x2defc>
  42e2a4:	b	42e2cc <ferror@plt+0x2b95c>
  42e2a8:	mov	w1, #0x0                   	// #0
  42e2ac:	ldr	x0, [sp, #24]
  42e2b0:	bl	42b1e4 <ferror@plt+0x28874>
  42e2b4:	ldr	x0, [sp, #24]
  42e2b8:	bl	42b0ac <ferror@plt+0x2873c>
  42e2bc:	mov	w2, #0x0                   	// #0
  42e2c0:	mov	w1, #0x1                   	// #1
  42e2c4:	ldr	x0, [sp, #24]
  42e2c8:	bl	4390d4 <ferror@plt+0x36764>
  42e2cc:	nop
  42e2d0:	ldp	x29, x30, [sp], #32
  42e2d4:	ret
  42e2d8:	stp	x29, x30, [sp, #-64]!
  42e2dc:	mov	x29, sp
  42e2e0:	str	x0, [sp, #24]
  42e2e4:	add	x1, sp, #0x2c
  42e2e8:	add	x0, sp, #0x30
  42e2ec:	mov	x3, x1
  42e2f0:	mov	x2, #0x0                   	// #0
  42e2f4:	mov	x1, x0
  42e2f8:	ldr	x0, [sp, #24]
  42e2fc:	bl	42c258 <ferror@plt+0x298e8>
  42e300:	str	x0, [sp, #56]
  42e304:	ldr	x0, [sp, #56]
  42e308:	cmp	x0, #0x0
  42e30c:	b.eq	42e3c0 <ferror@plt+0x2ba50>  // b.none
  42e310:	ldr	w0, [sp, #48]
  42e314:	mov	w2, w0
  42e318:	ldr	x1, [sp, #56]
  42e31c:	ldr	x0, [sp, #24]
  42e320:	bl	439418 <ferror@plt+0x36aa8>
  42e324:	str	w0, [sp, #52]
  42e328:	ldr	w0, [sp, #52]
  42e32c:	cmp	w0, #0x0
  42e330:	b.ge	42e350 <ferror@plt+0x2b9e0>  // b.tcont
  42e334:	ldr	x3, [sp, #56]
  42e338:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e33c:	add	x2, x0, #0xad8
  42e340:	mov	w1, #0x0                   	// #0
  42e344:	ldr	x0, [sp, #24]
  42e348:	bl	43086c <ferror@plt+0x2defc>
  42e34c:	b	42e3b4 <ferror@plt+0x2ba44>
  42e350:	ldr	w0, [sp, #52]
  42e354:	cmp	w0, #0x0
  42e358:	b.le	42e3b4 <ferror@plt+0x2ba44>
  42e35c:	ldr	x3, [sp, #56]
  42e360:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e364:	add	x2, x0, #0xaf8
  42e368:	mov	w1, #0x0                   	// #0
  42e36c:	ldr	x0, [sp, #24]
  42e370:	bl	43086c <ferror@plt+0x2defc>
  42e374:	ldr	x0, [sp, #24]
  42e378:	bl	44c468 <ferror@plt+0x49af8>
  42e37c:	ldrb	w0, [x0, #4]
  42e380:	cmp	w0, #0x16
  42e384:	cset	w0, ne  // ne = any
  42e388:	and	w0, w0, #0xff
  42e38c:	cmp	w0, #0x0
  42e390:	b.eq	42e3b4 <ferror@plt+0x2ba44>  // b.none
  42e394:	mov	w1, #0x1                   	// #1
  42e398:	ldr	x0, [sp, #24]
  42e39c:	bl	44c6d8 <ferror@plt+0x49d68>
  42e3a0:	mov	w3, #0x0                   	// #0
  42e3a4:	mov	w2, #0x0                   	// #0
  42e3a8:	mov	w1, #0x0                   	// #0
  42e3ac:	ldr	x0, [sp, #24]
  42e3b0:	bl	42ce58 <ferror@plt+0x2a4e8>
  42e3b4:	ldr	x0, [sp, #56]
  42e3b8:	bl	402730 <free@plt>
  42e3bc:	b	42e3c4 <ferror@plt+0x2ba54>
  42e3c0:	nop
  42e3c4:	ldp	x29, x30, [sp], #64
  42e3c8:	ret
  42e3cc:	stp	x29, x30, [sp, #-64]!
  42e3d0:	mov	x29, sp
  42e3d4:	str	x0, [sp, #24]
  42e3d8:	strb	w1, [sp, #23]
  42e3dc:	ldr	x0, [sp, #24]
  42e3e0:	bl	43ffb4 <ferror@plt+0x3d644>
  42e3e4:	str	x0, [sp, #56]
  42e3e8:	ldr	x0, [sp, #56]
  42e3ec:	ldrb	w0, [x0, #4]
  42e3f0:	cmp	w0, #0x3e
  42e3f4:	b.ne	42e43c <ferror@plt+0x2bacc>  // b.any
  42e3f8:	ldr	x0, [sp, #56]
  42e3fc:	add	x0, x0, #0x8
  42e400:	add	x1, sp, #0x28
  42e404:	mov	w4, #0x3e                  	// #62
  42e408:	mov	x3, x1
  42e40c:	mov	x2, #0x1                   	// #1
  42e410:	mov	x1, x0
  42e414:	ldr	x0, [sp, #24]
  42e418:	bl	42a328 <ferror@plt+0x279b8>
  42e41c:	and	w0, w0, #0xff
  42e420:	eor	w0, w0, #0x1
  42e424:	and	w0, w0, #0xff
  42e428:	cmp	w0, #0x0
  42e42c:	b.ne	42e43c <ferror@plt+0x2bacc>  // b.any
  42e430:	ldr	w0, [sp, #40]
  42e434:	cmp	w0, #0x0
  42e438:	b.ne	42e444 <ferror@plt+0x2bad4>  // b.any
  42e43c:	mov	w0, #0x1                   	// #1
  42e440:	b	42e448 <ferror@plt+0x2bad8>
  42e444:	mov	w0, #0x0                   	// #0
  42e448:	cmp	w0, #0x0
  42e44c:	b.eq	42e48c <ferror@plt+0x2bb1c>  // b.none
  42e450:	ldrb	w0, [sp, #23]
  42e454:	cmp	w0, #0x0
  42e458:	b.eq	42e468 <ferror@plt+0x2baf8>  // b.none
  42e45c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e460:	add	x0, x0, #0x98
  42e464:	b	42e470 <ferror@plt+0x2bb00>
  42e468:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e46c:	add	x0, x0, #0xa8
  42e470:	mov	x3, x0
  42e474:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e478:	add	x2, x0, #0xb18
  42e47c:	mov	w1, #0x3                   	// #3
  42e480:	ldr	x0, [sp, #24]
  42e484:	bl	43086c <ferror@plt+0x2defc>
  42e488:	b	42e4c8 <ferror@plt+0x2bb58>
  42e48c:	ldrb	w0, [sp, #23]
  42e490:	cmp	w0, #0x0
  42e494:	b.eq	42e4a0 <ferror@plt+0x2bb30>  // b.none
  42e498:	mov	w0, #0x3                   	// #3
  42e49c:	b	42e4a4 <ferror@plt+0x2bb34>
  42e4a0:	mov	w0, #0x0                   	// #0
  42e4a4:	ldr	x1, [sp, #48]
  42e4a8:	mov	x3, x1
  42e4ac:	adrp	x1, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e4b0:	add	x2, x1, #0x830
  42e4b4:	mov	w1, w0
  42e4b8:	ldr	x0, [sp, #24]
  42e4bc:	bl	43086c <ferror@plt+0x2defc>
  42e4c0:	ldr	x0, [sp, #48]
  42e4c4:	bl	402730 <free@plt>
  42e4c8:	ldp	x29, x30, [sp], #64
  42e4cc:	ret
  42e4d0:	stp	x29, x30, [sp, #-32]!
  42e4d4:	mov	x29, sp
  42e4d8:	str	x0, [sp, #24]
  42e4dc:	mov	w1, #0x0                   	// #0
  42e4e0:	ldr	x0, [sp, #24]
  42e4e4:	bl	42e3cc <ferror@plt+0x2ba5c>
  42e4e8:	nop
  42e4ec:	ldp	x29, x30, [sp], #32
  42e4f0:	ret
  42e4f4:	stp	x29, x30, [sp, #-32]!
  42e4f8:	mov	x29, sp
  42e4fc:	str	x0, [sp, #24]
  42e500:	mov	w1, #0x1                   	// #1
  42e504:	ldr	x0, [sp, #24]
  42e508:	bl	42e3cc <ferror@plt+0x2ba5c>
  42e50c:	nop
  42e510:	ldp	x29, x30, [sp], #32
  42e514:	ret
  42e518:	stp	x29, x30, [sp, #-48]!
  42e51c:	mov	x29, sp
  42e520:	str	x0, [sp, #24]
  42e524:	ldr	x0, [sp, #24]
  42e528:	bl	44c468 <ferror@plt+0x49af8>
  42e52c:	str	x0, [sp, #40]
  42e530:	ldr	x0, [sp, #40]
  42e534:	ldrb	w0, [x0, #4]
  42e538:	cmp	w0, #0x53
  42e53c:	b.eq	42e524 <ferror@plt+0x2bbb4>  // b.none
  42e540:	ldr	x0, [sp, #40]
  42e544:	ldp	x29, x30, [sp], #48
  42e548:	ret
  42e54c:	stp	x29, x30, [sp, #-48]!
  42e550:	mov	x29, sp
  42e554:	str	x0, [sp, #24]
  42e558:	ldr	x0, [sp, #24]
  42e55c:	bl	42e518 <ferror@plt+0x2bba8>
  42e560:	str	x0, [sp, #40]
  42e564:	ldr	x0, [sp, #40]
  42e568:	ldrb	w0, [x0, #4]
  42e56c:	cmp	w0, #0x16
  42e570:	b.ne	42e580 <ferror@plt+0x2bc10>  // b.any
  42e574:	mov	w1, #0x1                   	// #1
  42e578:	ldr	x0, [sp, #24]
  42e57c:	bl	44c6d8 <ferror@plt+0x49d68>
  42e580:	ldr	x0, [sp, #40]
  42e584:	ldrb	w0, [x0, #4]
  42e588:	cmp	w0, #0x14
  42e58c:	b.eq	42e598 <ferror@plt+0x2bc28>  // b.none
  42e590:	mov	x0, #0x0                   	// #0
  42e594:	b	42e65c <ferror@plt+0x2bcec>
  42e598:	ldr	x0, [sp, #24]
  42e59c:	bl	42e518 <ferror@plt+0x2bba8>
  42e5a0:	str	x0, [sp, #32]
  42e5a4:	ldr	x0, [sp, #32]
  42e5a8:	ldrb	w0, [x0, #4]
  42e5ac:	cmp	w0, #0x16
  42e5b0:	b.ne	42e5c0 <ferror@plt+0x2bc50>  // b.any
  42e5b4:	mov	w1, #0x1                   	// #1
  42e5b8:	ldr	x0, [sp, #24]
  42e5bc:	bl	44c6d8 <ferror@plt+0x49d68>
  42e5c0:	ldr	x0, [sp, #32]
  42e5c4:	ldrb	w0, [x0, #4]
  42e5c8:	cmp	w0, #0x3e
  42e5cc:	b.eq	42e618 <ferror@plt+0x2bca8>  // b.none
  42e5d0:	ldr	x0, [sp, #32]
  42e5d4:	ldrb	w0, [x0, #4]
  42e5d8:	cmp	w0, #0x3f
  42e5dc:	b.eq	42e618 <ferror@plt+0x2bca8>  // b.none
  42e5e0:	ldr	x0, [sp, #32]
  42e5e4:	ldrb	w0, [x0, #4]
  42e5e8:	cmp	w0, #0x41
  42e5ec:	b.eq	42e618 <ferror@plt+0x2bca8>  // b.none
  42e5f0:	ldr	x0, [sp, #32]
  42e5f4:	ldrb	w0, [x0, #4]
  42e5f8:	cmp	w0, #0x40
  42e5fc:	b.eq	42e618 <ferror@plt+0x2bca8>  // b.none
  42e600:	ldr	x0, [sp, #32]
  42e604:	ldrb	w0, [x0, #4]
  42e608:	cmp	w0, #0x42
  42e60c:	b.eq	42e618 <ferror@plt+0x2bca8>  // b.none
  42e610:	mov	x0, #0x0                   	// #0
  42e614:	b	42e65c <ferror@plt+0x2bcec>
  42e618:	ldr	x0, [sp, #24]
  42e61c:	bl	42e518 <ferror@plt+0x2bba8>
  42e620:	str	x0, [sp, #40]
  42e624:	ldr	x0, [sp, #40]
  42e628:	ldrb	w0, [x0, #4]
  42e62c:	cmp	w0, #0x16
  42e630:	b.ne	42e640 <ferror@plt+0x2bcd0>  // b.any
  42e634:	mov	w1, #0x1                   	// #1
  42e638:	ldr	x0, [sp, #24]
  42e63c:	bl	44c6d8 <ferror@plt+0x49d68>
  42e640:	ldr	x0, [sp, #40]
  42e644:	ldrb	w0, [x0, #4]
  42e648:	cmp	w0, #0x15
  42e64c:	b.eq	42e658 <ferror@plt+0x2bce8>  // b.none
  42e650:	mov	x0, #0x0                   	// #0
  42e654:	b	42e65c <ferror@plt+0x2bcec>
  42e658:	ldr	x0, [sp, #32]
  42e65c:	ldp	x29, x30, [sp], #48
  42e660:	ret
  42e664:	stp	x29, x30, [sp, #-128]!
  42e668:	mov	x29, sp
  42e66c:	str	x0, [x29, #40]
  42e670:	str	x1, [x29, #32]
  42e674:	str	w2, [x29, #28]
  42e678:	ldr	x0, [x29, #32]
  42e67c:	ldr	w0, [x0]
  42e680:	sub	w0, w0, #0x1
  42e684:	mov	w0, w0
  42e688:	add	x0, x0, #0xf
  42e68c:	lsr	x0, x0, #4
  42e690:	lsl	x0, x0, #4
  42e694:	sub	sp, sp, x0
  42e698:	mov	x0, sp
  42e69c:	add	x0, x0, #0xf
  42e6a0:	lsr	x0, x0, #4
  42e6a4:	lsl	x0, x0, #4
  42e6a8:	str	x0, [x29, #88]
  42e6ac:	ldr	x0, [x29, #88]
  42e6b0:	str	x0, [x29, #112]
  42e6b4:	ldr	x0, [x29, #32]
  42e6b8:	ldr	x1, [x0, #8]
  42e6bc:	ldr	x0, [x29, #32]
  42e6c0:	ldr	x0, [x0, #8]
  42e6c4:	ldrb	w0, [x0]
  42e6c8:	cmp	w0, #0x4c
  42e6cc:	b.ne	42e6d8 <ferror@plt+0x2bd68>  // b.any
  42e6d0:	mov	x0, #0x2                   	// #2
  42e6d4:	b	42e6dc <ferror@plt+0x2bd6c>
  42e6d8:	mov	x0, #0x1                   	// #1
  42e6dc:	add	x0, x1, x0
  42e6e0:	str	x0, [x29, #120]
  42e6e4:	ldr	x0, [x29, #32]
  42e6e8:	ldr	x1, [x0, #8]
  42e6ec:	ldr	x0, [x29, #32]
  42e6f0:	ldr	w0, [x0]
  42e6f4:	mov	w0, w0
  42e6f8:	sub	x0, x0, #0x1
  42e6fc:	add	x0, x1, x0
  42e700:	str	x0, [x29, #80]
  42e704:	ldr	x1, [x29, #120]
  42e708:	ldr	x0, [x29, #80]
  42e70c:	cmp	x1, x0
  42e710:	b.cs	42e77c <ferror@plt+0x2be0c>  // b.hs, b.nlast
  42e714:	ldr	x0, [x29, #120]
  42e718:	ldrb	w0, [x0]
  42e71c:	cmp	w0, #0x5c
  42e720:	b.ne	42e758 <ferror@plt+0x2bde8>  // b.any
  42e724:	ldr	x0, [x29, #120]
  42e728:	add	x0, x0, #0x1
  42e72c:	ldrb	w0, [x0]
  42e730:	cmp	w0, #0x5c
  42e734:	b.eq	42e74c <ferror@plt+0x2bddc>  // b.none
  42e738:	ldr	x0, [x29, #120]
  42e73c:	add	x0, x0, #0x1
  42e740:	ldrb	w0, [x0]
  42e744:	cmp	w0, #0x22
  42e748:	b.ne	42e758 <ferror@plt+0x2bde8>  // b.any
  42e74c:	ldr	x0, [x29, #120]
  42e750:	add	x0, x0, #0x1
  42e754:	str	x0, [x29, #120]
  42e758:	ldr	x1, [x29, #120]
  42e75c:	add	x0, x1, #0x1
  42e760:	str	x0, [x29, #120]
  42e764:	ldr	x0, [x29, #112]
  42e768:	add	x2, x0, #0x1
  42e76c:	str	x2, [x29, #112]
  42e770:	ldrb	w1, [x1]
  42e774:	strb	w1, [x0]
  42e778:	b	42e704 <ferror@plt+0x2bd94>
  42e77c:	ldr	x0, [x29, #112]
  42e780:	mov	w1, #0xa                   	// #10
  42e784:	strb	w1, [x0]
  42e788:	ldr	x0, [x29, #40]
  42e78c:	ldr	x0, [x0, #136]
  42e790:	str	x0, [x29, #72]
  42e794:	ldr	x0, [x29, #40]
  42e798:	ldr	x0, [x0, #448]
  42e79c:	str	x0, [x29, #64]
  42e7a0:	ldr	x0, [x29, #40]
  42e7a4:	ldr	x0, [x0, #488]
  42e7a8:	str	x0, [x29, #56]
  42e7ac:	mov	x1, #0x38                  	// #56
  42e7b0:	mov	x0, #0x1                   	// #1
  42e7b4:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  42e7b8:	mov	x1, x0
  42e7bc:	ldr	x0, [x29, #40]
  42e7c0:	str	x1, [x0, #136]
  42e7c4:	ldr	x1, [x29, #112]
  42e7c8:	ldr	x0, [x29, #88]
  42e7cc:	sub	x0, x1, x0
  42e7d0:	mov	w3, #0x1                   	// #1
  42e7d4:	mov	x2, x0
  42e7d8:	ldr	x1, [x29, #88]
  42e7dc:	ldr	x0, [x29, #40]
  42e7e0:	bl	43018c <ferror@plt+0x2d81c>
  42e7e4:	ldr	x0, [x29, #40]
  42e7e8:	ldr	x0, [x0]
  42e7ec:	ldr	x0, [x0, #72]
  42e7f0:	cmp	x0, #0x0
  42e7f4:	b.eq	42e814 <ferror@plt+0x2bea4>  // b.none
  42e7f8:	ldr	x0, [x29, #40]
  42e7fc:	ldr	x0, [x0]
  42e800:	ldr	x1, [x0, #72]
  42e804:	ldr	x0, [x29, #40]
  42e808:	ldr	x0, [x0]
  42e80c:	ldr	x1, [x1, #80]
  42e810:	str	x1, [x0, #80]
  42e814:	ldr	x0, [x29, #40]
  42e818:	bl	42b328 <ferror@plt+0x289b8>
  42e81c:	ldr	x0, [x29, #40]
  42e820:	bl	43b8b8 <ferror@plt+0x38f48>
  42e824:	ldr	x0, [x29, #40]
  42e828:	ldr	x0, [x0, #144]
  42e82c:	str	x0, [x29, #48]
  42e830:	ldr	x0, [x29, #40]
  42e834:	adrp	x1, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42e838:	add	x1, x1, #0x1f8
  42e83c:	str	x1, [x0, #144]
  42e840:	ldr	x0, [x29, #40]
  42e844:	bl	42d7f0 <ferror@plt+0x2ae80>
  42e848:	mov	w1, #0x1                   	// #1
  42e84c:	ldr	x0, [x29, #40]
  42e850:	bl	42b370 <ferror@plt+0x28a00>
  42e854:	ldr	x0, [x29, #40]
  42e858:	ldr	x1, [x29, #48]
  42e85c:	str	x1, [x0, #144]
  42e860:	ldr	x0, [x29, #40]
  42e864:	ldrb	w0, [x0, #156]
  42e868:	cmp	w0, #0x51
  42e86c:	b.ne	42ea08 <ferror@plt+0x2c098>  // b.any
  42e870:	mov	w0, #0x1                   	// #1
  42e874:	str	w0, [x29, #100]
  42e878:	mov	w0, #0x32                  	// #50
  42e87c:	str	w0, [x29, #96]
  42e880:	ldrsw	x1, [x29, #96]
  42e884:	mov	x0, x1
  42e888:	lsl	x0, x0, #1
  42e88c:	add	x0, x0, x1
  42e890:	lsl	x0, x0, #3
  42e894:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42e898:	str	x0, [x29, #104]
  42e89c:	ldr	x1, [x29, #104]
  42e8a0:	ldr	x0, [x29, #40]
  42e8a4:	add	x0, x0, #0x98
  42e8a8:	mov	x2, x1
  42e8ac:	mov	x3, x0
  42e8b0:	ldp	x0, x1, [x3]
  42e8b4:	stp	x0, x1, [x2]
  42e8b8:	ldr	x0, [x3, #16]
  42e8bc:	str	x0, [x2, #16]
  42e8c0:	ldr	w1, [x29, #100]
  42e8c4:	ldr	w0, [x29, #96]
  42e8c8:	cmp	w1, w0
  42e8cc:	b.ne	42e914 <ferror@plt+0x2bfa4>  // b.any
  42e8d0:	ldr	w1, [x29, #96]
  42e8d4:	mov	w0, w1
  42e8d8:	lsl	w0, w0, #1
  42e8dc:	add	w0, w0, w1
  42e8e0:	lsr	w1, w0, #31
  42e8e4:	add	w0, w1, w0
  42e8e8:	asr	w0, w0, #1
  42e8ec:	str	w0, [x29, #96]
  42e8f0:	ldrsw	x1, [x29, #96]
  42e8f4:	mov	x0, x1
  42e8f8:	lsl	x0, x0, #1
  42e8fc:	add	x0, x0, x1
  42e900:	lsl	x0, x0, #3
  42e904:	mov	x1, x0
  42e908:	ldr	x0, [x29, #104]
  42e90c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  42e910:	str	x0, [x29, #104]
  42e914:	ldr	x0, [x29, #40]
  42e918:	bl	44c468 <ferror@plt+0x49af8>
  42e91c:	mov	x3, x0
  42e920:	ldrsw	x1, [x29, #100]
  42e924:	mov	x0, x1
  42e928:	lsl	x0, x0, #1
  42e92c:	add	x0, x0, x1
  42e930:	lsl	x0, x0, #3
  42e934:	mov	x1, x0
  42e938:	ldr	x0, [x29, #104]
  42e93c:	add	x0, x0, x1
  42e940:	mov	x2, x0
  42e944:	ldp	x0, x1, [x3]
  42e948:	stp	x0, x1, [x2]
  42e94c:	ldr	x0, [x3, #16]
  42e950:	str	x0, [x2, #16]
  42e954:	ldrsw	x1, [x29, #100]
  42e958:	mov	x0, x1
  42e95c:	lsl	x0, x0, #1
  42e960:	add	x0, x0, x1
  42e964:	lsl	x0, x0, #3
  42e968:	mov	x1, x0
  42e96c:	ldr	x0, [x29, #104]
  42e970:	add	x0, x0, x1
  42e974:	ldr	w1, [x29, #28]
  42e978:	str	w1, [x0]
  42e97c:	ldr	w1, [x29, #100]
  42e980:	add	w0, w1, #0x1
  42e984:	str	w0, [x29, #100]
  42e988:	sxtw	x2, w1
  42e98c:	mov	x0, x2
  42e990:	lsl	x0, x0, #1
  42e994:	add	x0, x0, x2
  42e998:	lsl	x0, x0, #3
  42e99c:	mov	x2, x0
  42e9a0:	ldr	x0, [x29, #104]
  42e9a4:	add	x0, x0, x2
  42e9a8:	ldrh	w2, [x0, #6]
  42e9ac:	sxtw	x1, w1
  42e9b0:	mov	x0, x1
  42e9b4:	lsl	x0, x0, #1
  42e9b8:	add	x0, x0, x1
  42e9bc:	lsl	x0, x0, #3
  42e9c0:	mov	x1, x0
  42e9c4:	ldr	x0, [x29, #104]
  42e9c8:	add	x0, x0, x1
  42e9cc:	orr	w1, w2, #0x400
  42e9d0:	and	w1, w1, #0xffff
  42e9d4:	strh	w1, [x0, #6]
  42e9d8:	ldrsw	x1, [x29, #100]
  42e9dc:	mov	x0, x1
  42e9e0:	lsl	x0, x0, #1
  42e9e4:	add	x0, x0, x1
  42e9e8:	lsl	x0, x0, #3
  42e9ec:	sub	x0, x0, #0x18
  42e9f0:	ldr	x1, [x29, #104]
  42e9f4:	add	x0, x1, x0
  42e9f8:	ldrb	w0, [x0, #4]
  42e9fc:	cmp	w0, #0x52
  42ea00:	b.eq	42ea70 <ferror@plt+0x2c100>  // b.none
  42ea04:	b	42e8c0 <ferror@plt+0x2bf50>
  42ea08:	mov	w0, #0x1                   	// #1
  42ea0c:	str	w0, [x29, #100]
  42ea10:	mov	x0, #0x18                  	// #24
  42ea14:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  42ea18:	str	x0, [x29, #104]
  42ea1c:	ldr	x1, [x29, #104]
  42ea20:	ldr	x0, [x29, #40]
  42ea24:	add	x0, x0, #0x98
  42ea28:	mov	x2, x1
  42ea2c:	mov	x3, x0
  42ea30:	ldp	x0, x1, [x3]
  42ea34:	stp	x0, x1, [x2]
  42ea38:	ldr	x0, [x3, #16]
  42ea3c:	str	x0, [x2, #16]
  42ea40:	ldr	x0, [x29, #40]
  42ea44:	ldr	x0, [x0, #904]
  42ea48:	cmp	x0, #0x0
  42ea4c:	b.eq	42ea70 <ferror@plt+0x2c100>  // b.none
  42ea50:	ldr	x0, [x29, #40]
  42ea54:	ldr	x3, [x0, #904]
  42ea58:	ldr	x0, [x29, #40]
  42ea5c:	ldr	x0, [x0, #448]
  42ea60:	mov	w2, #0x0                   	// #0
  42ea64:	mov	x1, x0
  42ea68:	ldr	x0, [x29, #40]
  42ea6c:	blr	x3
  42ea70:	ldr	x0, [x29, #40]
  42ea74:	ldr	x0, [x0]
  42ea78:	str	xzr, [x0, #80]
  42ea7c:	ldr	x0, [x29, #40]
  42ea80:	bl	430374 <ferror@plt+0x2da04>
  42ea84:	ldr	x0, [x29, #40]
  42ea88:	ldr	x0, [x0, #136]
  42ea8c:	bl	402730 <free@plt>
  42ea90:	ldr	x0, [x29, #40]
  42ea94:	ldr	x1, [x29, #72]
  42ea98:	str	x1, [x0, #136]
  42ea9c:	ldr	x0, [x29, #40]
  42eaa0:	ldr	x1, [x29, #64]
  42eaa4:	str	x1, [x0, #448]
  42eaa8:	ldr	x0, [x29, #40]
  42eaac:	ldr	x1, [x29, #56]
  42eab0:	str	x1, [x0, #488]
  42eab4:	ldr	w0, [x29, #100]
  42eab8:	mov	w3, w0
  42eabc:	ldr	x2, [x29, #104]
  42eac0:	mov	x1, #0x0                   	// #0
  42eac4:	ldr	x0, [x29, #40]
  42eac8:	bl	44b39c <ferror@plt+0x48a2c>
  42eacc:	nop
  42ead0:	mov	sp, x29
  42ead4:	ldp	x29, x30, [sp], #128
  42ead8:	ret
  42eadc:	stp	x29, x30, [sp, #-48]!
  42eae0:	mov	x29, sp
  42eae4:	str	x0, [sp, #24]
  42eae8:	str	w1, [sp, #20]
  42eaec:	ldr	x0, [sp, #24]
  42eaf0:	bl	42e54c <ferror@plt+0x2bbdc>
  42eaf4:	str	x0, [sp, #40]
  42eaf8:	ldr	x0, [sp, #24]
  42eafc:	mov	w1, #0x53                  	// #83
  42eb00:	strb	w1, [x0, #156]
  42eb04:	ldr	x0, [sp, #40]
  42eb08:	cmp	x0, #0x0
  42eb0c:	b.eq	42eb30 <ferror@plt+0x2c1c0>  // b.none
  42eb10:	ldr	x0, [sp, #40]
  42eb14:	add	x0, x0, #0x8
  42eb18:	ldr	w2, [sp, #20]
  42eb1c:	mov	x1, x0
  42eb20:	ldr	x0, [sp, #24]
  42eb24:	bl	42e664 <ferror@plt+0x2bcf4>
  42eb28:	mov	w0, #0x1                   	// #1
  42eb2c:	b	42eb48 <ferror@plt+0x2c1d8>
  42eb30:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42eb34:	add	x2, x0, #0xb40
  42eb38:	mov	w1, #0x3                   	// #3
  42eb3c:	ldr	x0, [sp, #24]
  42eb40:	bl	43086c <ferror@plt+0x2defc>
  42eb44:	mov	w0, #0x0                   	// #0
  42eb48:	ldp	x29, x30, [sp], #48
  42eb4c:	ret
  42eb50:	stp	x29, x30, [sp, #-48]!
  42eb54:	mov	x29, sp
  42eb58:	str	x0, [sp, #24]
  42eb5c:	mov	w0, #0x1                   	// #1
  42eb60:	str	w0, [sp, #44]
  42eb64:	ldr	x0, [sp, #24]
  42eb68:	ldrb	w0, [x0, #18]
  42eb6c:	cmp	w0, #0x0
  42eb70:	b.ne	42ec48 <ferror@plt+0x2c2d8>  // b.any
  42eb74:	mov	w1, #0x0                   	// #0
  42eb78:	ldr	x0, [sp, #24]
  42eb7c:	bl	42bcc4 <ferror@plt+0x29354>
  42eb80:	str	x0, [sp, #32]
  42eb84:	ldr	x0, [sp, #32]
  42eb88:	cmp	x0, #0x0
  42eb8c:	b.eq	42ec48 <ferror@plt+0x2c2d8>  // b.none
  42eb90:	ldr	x0, [sp, #32]
  42eb94:	bl	430670 <ferror@plt+0x2dd00>
  42eb98:	and	w0, w0, #0xff
  42eb9c:	eor	w0, w0, #0x1
  42eba0:	and	w0, w0, #0xff
  42eba4:	cmp	w0, #0x0
  42eba8:	b.ne	42ebc8 <ferror@plt+0x2c258>  // b.any
  42ebac:	ldr	x0, [sp, #32]
  42ebb0:	ldrh	w0, [x0, #18]
  42ebb4:	ubfx	x0, x0, #2, #8
  42ebb8:	and	w0, w0, #0xff
  42ebbc:	and	w0, w0, #0x40
  42ebc0:	cmp	w0, #0x0
  42ebc4:	b.eq	42ebd0 <ferror@plt+0x2c260>  // b.none
  42ebc8:	mov	w0, #0x1                   	// #1
  42ebcc:	b	42ebd4 <ferror@plt+0x2c264>
  42ebd0:	mov	w0, #0x0                   	// #0
  42ebd4:	str	w0, [sp, #44]
  42ebd8:	ldr	x0, [sp, #32]
  42ebdc:	bl	430618 <ferror@plt+0x2dca8>
  42ebe0:	and	w0, w0, #0xff
  42ebe4:	cmp	w0, #0x0
  42ebe8:	b.eq	42ec00 <ferror@plt+0x2c290>  // b.none
  42ebec:	ldr	x0, [sp, #32]
  42ebf0:	ldr	x0, [x0, #24]
  42ebf4:	ldrb	w1, [x0, #19]
  42ebf8:	orr	w1, w1, #0x20
  42ebfc:	strb	w1, [x0, #19]
  42ec00:	ldr	x1, [sp, #32]
  42ec04:	ldr	x0, [sp, #24]
  42ec08:	bl	4306a0 <ferror@plt+0x2dd30>
  42ec0c:	ldr	x0, [sp, #24]
  42ec10:	ldr	x0, [x0, #1032]
  42ec14:	cmp	x0, #0x0
  42ec18:	b.eq	42ec3c <ferror@plt+0x2c2cc>  // b.none
  42ec1c:	ldr	x0, [sp, #24]
  42ec20:	ldr	x3, [x0, #1032]
  42ec24:	ldr	x0, [sp, #24]
  42ec28:	ldr	w0, [x0, #48]
  42ec2c:	ldr	x2, [sp, #32]
  42ec30:	mov	w1, w0
  42ec34:	ldr	x0, [sp, #24]
  42ec38:	blr	x3
  42ec3c:	mov	w1, #0x0                   	// #0
  42ec40:	ldr	x0, [sp, #24]
  42ec44:	bl	42b1e4 <ferror@plt+0x28874>
  42ec48:	mov	x3, #0x0                   	// #0
  42ec4c:	mov	w2, #0x3                   	// #3
  42ec50:	ldr	w1, [sp, #44]
  42ec54:	ldr	x0, [sp, #24]
  42ec58:	bl	42f144 <ferror@plt+0x2c7d4>
  42ec5c:	nop
  42ec60:	ldp	x29, x30, [sp], #48
  42ec64:	ret
  42ec68:	stp	x29, x30, [sp, #-48]!
  42ec6c:	mov	x29, sp
  42ec70:	str	x0, [sp, #24]
  42ec74:	mov	w0, #0x1                   	// #1
  42ec78:	str	w0, [sp, #44]
  42ec7c:	str	xzr, [sp, #32]
  42ec80:	ldr	x0, [sp, #24]
  42ec84:	ldrb	w0, [x0, #18]
  42ec88:	cmp	w0, #0x0
  42ec8c:	b.ne	42ed5c <ferror@plt+0x2c3ec>  // b.any
  42ec90:	mov	w1, #0x0                   	// #0
  42ec94:	ldr	x0, [sp, #24]
  42ec98:	bl	42bcc4 <ferror@plt+0x29354>
  42ec9c:	str	x0, [sp, #32]
  42eca0:	ldr	x0, [sp, #32]
  42eca4:	cmp	x0, #0x0
  42eca8:	b.eq	42ed5c <ferror@plt+0x2c3ec>  // b.none
  42ecac:	ldr	x0, [sp, #32]
  42ecb0:	bl	430670 <ferror@plt+0x2dd00>
  42ecb4:	and	w0, w0, #0xff
  42ecb8:	cmp	w0, #0x0
  42ecbc:	b.eq	42ece4 <ferror@plt+0x2c374>  // b.none
  42ecc0:	ldr	x0, [sp, #32]
  42ecc4:	ldrh	w0, [x0, #18]
  42ecc8:	ubfx	x0, x0, #2, #8
  42eccc:	and	w0, w0, #0xff
  42ecd0:	and	w0, w0, #0x40
  42ecd4:	cmp	w0, #0x0
  42ecd8:	b.ne	42ece4 <ferror@plt+0x2c374>  // b.any
  42ecdc:	mov	w0, #0x1                   	// #1
  42ece0:	b	42ece8 <ferror@plt+0x2c378>
  42ece4:	mov	w0, #0x0                   	// #0
  42ece8:	str	w0, [sp, #44]
  42ecec:	ldr	x0, [sp, #32]
  42ecf0:	bl	430618 <ferror@plt+0x2dca8>
  42ecf4:	and	w0, w0, #0xff
  42ecf8:	cmp	w0, #0x0
  42ecfc:	b.eq	42ed14 <ferror@plt+0x2c3a4>  // b.none
  42ed00:	ldr	x0, [sp, #32]
  42ed04:	ldr	x0, [x0, #24]
  42ed08:	ldrb	w1, [x0, #19]
  42ed0c:	orr	w1, w1, #0x20
  42ed10:	strb	w1, [x0, #19]
  42ed14:	ldr	x1, [sp, #32]
  42ed18:	ldr	x0, [sp, #24]
  42ed1c:	bl	4306a0 <ferror@plt+0x2dd30>
  42ed20:	ldr	x0, [sp, #24]
  42ed24:	ldr	x0, [x0, #1032]
  42ed28:	cmp	x0, #0x0
  42ed2c:	b.eq	42ed50 <ferror@plt+0x2c3e0>  // b.none
  42ed30:	ldr	x0, [sp, #24]
  42ed34:	ldr	x3, [x0, #1032]
  42ed38:	ldr	x0, [sp, #24]
  42ed3c:	ldr	w0, [x0, #48]
  42ed40:	ldr	x2, [sp, #32]
  42ed44:	mov	w1, w0
  42ed48:	ldr	x0, [sp, #24]
  42ed4c:	blr	x3
  42ed50:	mov	w1, #0x0                   	// #0
  42ed54:	ldr	x0, [sp, #24]
  42ed58:	bl	42b1e4 <ferror@plt+0x28874>
  42ed5c:	ldr	x3, [sp, #32]
  42ed60:	mov	w2, #0x6                   	// #6
  42ed64:	ldr	w1, [sp, #44]
  42ed68:	ldr	x0, [sp, #24]
  42ed6c:	bl	42f144 <ferror@plt+0x2c7d4>
  42ed70:	nop
  42ed74:	ldp	x29, x30, [sp], #48
  42ed78:	ret
  42ed7c:	stp	x29, x30, [sp, #-48]!
  42ed80:	mov	x29, sp
  42ed84:	str	x0, [sp, #24]
  42ed88:	mov	w0, #0x1                   	// #1
  42ed8c:	str	w0, [sp, #44]
  42ed90:	ldr	x0, [sp, #24]
  42ed94:	ldrb	w0, [x0, #18]
  42ed98:	cmp	w0, #0x0
  42ed9c:	b.ne	42edc0 <ferror@plt+0x2c450>  // b.any
  42eda0:	mov	w1, #0x1                   	// #1
  42eda4:	ldr	x0, [sp, #24]
  42eda8:	bl	433a14 <ferror@plt+0x310a4>
  42edac:	and	w0, w0, #0xff
  42edb0:	cmp	w0, #0x0
  42edb4:	cset	w0, eq  // eq = none
  42edb8:	and	w0, w0, #0xff
  42edbc:	str	w0, [sp, #44]
  42edc0:	ldr	x0, [sp, #24]
  42edc4:	ldr	x0, [x0, #432]
  42edc8:	mov	x3, x0
  42edcc:	mov	w2, #0x4                   	// #4
  42edd0:	ldr	w1, [sp, #44]
  42edd4:	ldr	x0, [sp, #24]
  42edd8:	bl	42f144 <ferror@plt+0x2c7d4>
  42eddc:	nop
  42ede0:	ldp	x29, x30, [sp], #48
  42ede4:	ret
  42ede8:	stp	x29, x30, [sp, #-48]!
  42edec:	mov	x29, sp
  42edf0:	str	x0, [sp, #24]
  42edf4:	ldr	x0, [sp, #24]
  42edf8:	ldr	x0, [x0]
  42edfc:	str	x0, [sp, #40]
  42ee00:	ldr	x0, [sp, #40]
  42ee04:	ldr	x0, [x0, #96]
  42ee08:	str	x0, [sp, #32]
  42ee0c:	ldr	x0, [sp, #32]
  42ee10:	cmp	x0, #0x0
  42ee14:	b.ne	42ee30 <ferror@plt+0x2c4c0>  // b.any
  42ee18:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ee1c:	add	x2, x0, #0xb70
  42ee20:	mov	w1, #0x3                   	// #3
  42ee24:	ldr	x0, [sp, #24]
  42ee28:	bl	43086c <ferror@plt+0x2defc>
  42ee2c:	b	42eedc <ferror@plt+0x2c56c>
  42ee30:	ldr	x0, [sp, #32]
  42ee34:	ldr	w0, [x0, #28]
  42ee38:	cmp	w0, #0x5
  42ee3c:	b.ne	42ee78 <ferror@plt+0x2c508>  // b.any
  42ee40:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ee44:	add	x2, x0, #0xb88
  42ee48:	mov	w1, #0x3                   	// #3
  42ee4c:	ldr	x0, [sp, #24]
  42ee50:	bl	43086c <ferror@plt+0x2defc>
  42ee54:	ldr	x0, [sp, #32]
  42ee58:	ldr	w1, [x0, #8]
  42ee5c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ee60:	add	x4, x0, #0xba0
  42ee64:	mov	w3, #0x0                   	// #0
  42ee68:	mov	w2, w1
  42ee6c:	mov	w1, #0x3                   	// #3
  42ee70:	ldr	x0, [sp, #24]
  42ee74:	bl	430bb8 <ferror@plt+0x2e248>
  42ee78:	ldr	x0, [sp, #32]
  42ee7c:	mov	w1, #0x5                   	// #5
  42ee80:	str	w1, [x0, #28]
  42ee84:	ldr	x0, [sp, #32]
  42ee88:	ldrb	w0, [x0, #24]
  42ee8c:	mov	w1, w0
  42ee90:	ldr	x0, [sp, #24]
  42ee94:	strb	w1, [x0, #18]
  42ee98:	ldr	x0, [sp, #32]
  42ee9c:	mov	w1, #0x1                   	// #1
  42eea0:	strb	w1, [x0, #24]
  42eea4:	ldr	x0, [sp, #32]
  42eea8:	str	xzr, [x0, #16]
  42eeac:	ldr	x0, [sp, #32]
  42eeb0:	ldrb	w0, [x0, #25]
  42eeb4:	eor	w0, w0, #0x1
  42eeb8:	and	w0, w0, #0xff
  42eebc:	cmp	w0, #0x0
  42eec0:	b.eq	42eedc <ferror@plt+0x2c56c>  // b.none
  42eec4:	ldr	x0, [sp, #24]
  42eec8:	ldrb	w0, [x0, #1140]
  42eecc:	cmp	w0, #0x0
  42eed0:	b.eq	42eedc <ferror@plt+0x2c56c>  // b.none
  42eed4:	ldr	x0, [sp, #24]
  42eed8:	bl	42b1bc <ferror@plt+0x2884c>
  42eedc:	nop
  42eee0:	ldp	x29, x30, [sp], #48
  42eee4:	ret
  42eee8:	stp	x29, x30, [sp, #-48]!
  42eeec:	mov	x29, sp
  42eef0:	str	x0, [sp, #24]
  42eef4:	ldr	x0, [sp, #24]
  42eef8:	ldr	x0, [x0]
  42eefc:	str	x0, [sp, #40]
  42ef00:	ldr	x0, [sp, #40]
  42ef04:	ldr	x0, [x0, #96]
  42ef08:	str	x0, [sp, #32]
  42ef0c:	ldr	x0, [sp, #32]
  42ef10:	cmp	x0, #0x0
  42ef14:	b.ne	42ef30 <ferror@plt+0x2c5c0>  // b.any
  42ef18:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ef1c:	add	x2, x0, #0xbc0
  42ef20:	mov	w1, #0x3                   	// #3
  42ef24:	ldr	x0, [sp, #24]
  42ef28:	bl	43086c <ferror@plt+0x2defc>
  42ef2c:	b	42efec <ferror@plt+0x2c67c>
  42ef30:	ldr	x0, [sp, #32]
  42ef34:	ldr	w0, [x0, #28]
  42ef38:	cmp	w0, #0x5
  42ef3c:	b.ne	42ef78 <ferror@plt+0x2c608>  // b.any
  42ef40:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ef44:	add	x2, x0, #0xbd8
  42ef48:	mov	w1, #0x3                   	// #3
  42ef4c:	ldr	x0, [sp, #24]
  42ef50:	bl	43086c <ferror@plt+0x2defc>
  42ef54:	ldr	x0, [sp, #32]
  42ef58:	ldr	w1, [x0, #8]
  42ef5c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ef60:	add	x4, x0, #0xba0
  42ef64:	mov	w3, #0x0                   	// #0
  42ef68:	mov	w2, w1
  42ef6c:	mov	w1, #0x3                   	// #3
  42ef70:	ldr	x0, [sp, #24]
  42ef74:	bl	430bb8 <ferror@plt+0x2e248>
  42ef78:	ldr	x0, [sp, #32]
  42ef7c:	mov	w1, #0x9                   	// #9
  42ef80:	str	w1, [x0, #28]
  42ef84:	ldr	x0, [sp, #32]
  42ef88:	ldrb	w0, [x0, #24]
  42ef8c:	cmp	w0, #0x0
  42ef90:	b.eq	42efa4 <ferror@plt+0x2c634>  // b.none
  42ef94:	ldr	x0, [sp, #24]
  42ef98:	mov	w1, #0x1                   	// #1
  42ef9c:	strb	w1, [x0, #18]
  42efa0:	b	42efe4 <ferror@plt+0x2c674>
  42efa4:	mov	w1, #0x0                   	// #0
  42efa8:	ldr	x0, [sp, #24]
  42efac:	bl	433a14 <ferror@plt+0x310a4>
  42efb0:	and	w0, w0, #0xff
  42efb4:	eor	w0, w0, #0x1
  42efb8:	and	w0, w0, #0xff
  42efbc:	mov	w1, w0
  42efc0:	ldr	x0, [sp, #24]
  42efc4:	strb	w1, [x0, #18]
  42efc8:	ldr	x0, [sp, #24]
  42efcc:	ldrb	w0, [x0, #18]
  42efd0:	cmp	w0, #0x0
  42efd4:	cset	w0, eq  // eq = none
  42efd8:	and	w1, w0, #0xff
  42efdc:	ldr	x0, [sp, #32]
  42efe0:	strb	w1, [x0, #24]
  42efe4:	ldr	x0, [sp, #32]
  42efe8:	str	xzr, [x0, #16]
  42efec:	nop
  42eff0:	ldp	x29, x30, [sp], #48
  42eff4:	ret
  42eff8:	stp	x29, x30, [sp, #-64]!
  42effc:	mov	x29, sp
  42f000:	str	x0, [sp, #24]
  42f004:	ldr	x0, [sp, #24]
  42f008:	ldr	x0, [x0]
  42f00c:	str	x0, [sp, #56]
  42f010:	ldr	x0, [sp, #56]
  42f014:	ldr	x0, [x0, #96]
  42f018:	str	x0, [sp, #48]
  42f01c:	ldr	x0, [sp, #48]
  42f020:	cmp	x0, #0x0
  42f024:	b.ne	42f040 <ferror@plt+0x2c6d0>  // b.any
  42f028:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f02c:	add	x2, x0, #0xbf0
  42f030:	mov	w1, #0x3                   	// #3
  42f034:	ldr	x0, [sp, #24]
  42f038:	bl	43086c <ferror@plt+0x2defc>
  42f03c:	b	42f138 <ferror@plt+0x2c7c8>
  42f040:	ldr	x0, [sp, #48]
  42f044:	ldrb	w0, [x0, #25]
  42f048:	eor	w0, w0, #0x1
  42f04c:	and	w0, w0, #0xff
  42f050:	cmp	w0, #0x0
  42f054:	b.eq	42f070 <ferror@plt+0x2c700>  // b.none
  42f058:	ldr	x0, [sp, #24]
  42f05c:	ldrb	w0, [x0, #1140]
  42f060:	cmp	w0, #0x0
  42f064:	b.eq	42f070 <ferror@plt+0x2c700>  // b.none
  42f068:	ldr	x0, [sp, #24]
  42f06c:	bl	42b1bc <ferror@plt+0x2884c>
  42f070:	ldr	x0, [sp, #48]
  42f074:	ldr	x0, [x0]
  42f078:	cmp	x0, #0x0
  42f07c:	b.ne	42f0ac <ferror@plt+0x2c73c>  // b.any
  42f080:	ldr	x0, [sp, #48]
  42f084:	ldr	x0, [x0, #16]
  42f088:	cmp	x0, #0x0
  42f08c:	b.eq	42f0ac <ferror@plt+0x2c73c>  // b.none
  42f090:	ldr	x0, [sp, #24]
  42f094:	mov	w1, #0x1                   	// #1
  42f098:	strb	w1, [x0, #440]
  42f09c:	ldr	x0, [sp, #48]
  42f0a0:	ldr	x1, [x0, #16]
  42f0a4:	ldr	x0, [sp, #24]
  42f0a8:	str	x1, [x0, #424]
  42f0ac:	ldr	x0, [sp, #48]
  42f0b0:	ldr	x1, [x0]
  42f0b4:	ldr	x0, [sp, #56]
  42f0b8:	str	x1, [x0, #96]
  42f0bc:	ldr	x0, [sp, #48]
  42f0c0:	ldrb	w0, [x0, #25]
  42f0c4:	mov	w1, w0
  42f0c8:	ldr	x0, [sp, #24]
  42f0cc:	strb	w1, [x0, #18]
  42f0d0:	ldr	x0, [sp, #24]
  42f0d4:	add	x0, x0, #0x328
  42f0d8:	str	x0, [sp, #40]
  42f0dc:	ldr	x0, [sp, #48]
  42f0e0:	str	x0, [sp, #32]
  42f0e4:	ldr	x0, [sp, #40]
  42f0e8:	ldr	x0, [x0, #8]
  42f0ec:	ldr	x1, [sp, #32]
  42f0f0:	cmp	x1, x0
  42f0f4:	b.ls	42f12c <ferror@plt+0x2c7bc>  // b.plast
  42f0f8:	ldr	x0, [sp, #40]
  42f0fc:	ldr	x0, [x0, #32]
  42f100:	ldr	x1, [sp, #32]
  42f104:	cmp	x1, x0
  42f108:	b.cs	42f12c <ferror@plt+0x2c7bc>  // b.hs, b.nlast
  42f10c:	ldr	x0, [sp, #40]
  42f110:	ldr	x1, [sp, #32]
  42f114:	str	x1, [x0, #16]
  42f118:	ldr	x0, [sp, #40]
  42f11c:	ldr	x1, [x0, #16]
  42f120:	ldr	x0, [sp, #40]
  42f124:	str	x1, [x0, #24]
  42f128:	b	42f138 <ferror@plt+0x2c7c8>
  42f12c:	ldr	x1, [sp, #32]
  42f130:	ldr	x0, [sp, #40]
  42f134:	bl	46f480 <_obstack_free@@Base>
  42f138:	nop
  42f13c:	ldp	x29, x30, [sp], #64
  42f140:	ret
  42f144:	stp	x29, x30, [sp, #-112]!
  42f148:	mov	x29, sp
  42f14c:	str	x0, [sp, #40]
  42f150:	str	w1, [sp, #36]
  42f154:	str	w2, [sp, #32]
  42f158:	str	x3, [sp, #24]
  42f15c:	ldr	x0, [sp, #40]
  42f160:	ldr	x0, [x0]
  42f164:	str	x0, [sp, #104]
  42f168:	ldr	x0, [sp, #40]
  42f16c:	add	x0, x0, #0x328
  42f170:	str	x0, [sp, #96]
  42f174:	ldr	x0, [sp, #96]
  42f178:	str	x0, [sp, #88]
  42f17c:	mov	x0, #0x20                  	// #32
  42f180:	str	x0, [sp, #80]
  42f184:	ldr	x0, [sp, #88]
  42f188:	str	x0, [sp, #72]
  42f18c:	ldr	x0, [sp, #72]
  42f190:	ldr	x1, [x0, #32]
  42f194:	ldr	x0, [sp, #72]
  42f198:	ldr	x0, [x0, #24]
  42f19c:	sub	x0, x1, x0
  42f1a0:	mov	x1, x0
  42f1a4:	ldr	x0, [sp, #80]
  42f1a8:	cmp	x1, x0
  42f1ac:	cset	w0, cc  // cc = lo, ul, last
  42f1b0:	and	w0, w0, #0xff
  42f1b4:	cmp	w0, #0x0
  42f1b8:	b.eq	42f1c8 <ferror@plt+0x2c858>  // b.none
  42f1bc:	ldr	x1, [sp, #80]
  42f1c0:	ldr	x0, [sp, #88]
  42f1c4:	bl	46f1e4 <_obstack_newchunk@@Base>
  42f1c8:	ldr	x0, [sp, #88]
  42f1cc:	ldr	x1, [x0, #24]
  42f1d0:	ldr	x0, [sp, #80]
  42f1d4:	add	x1, x1, x0
  42f1d8:	ldr	x0, [sp, #88]
  42f1dc:	str	x1, [x0, #24]
  42f1e0:	ldr	x0, [sp, #96]
  42f1e4:	str	x0, [sp, #64]
  42f1e8:	ldr	x0, [sp, #64]
  42f1ec:	ldr	x0, [x0, #16]
  42f1f0:	str	x0, [sp, #56]
  42f1f4:	ldr	x0, [sp, #64]
  42f1f8:	ldr	x0, [x0, #24]
  42f1fc:	ldr	x1, [sp, #56]
  42f200:	cmp	x1, x0
  42f204:	b.ne	42f218 <ferror@plt+0x2c8a8>  // b.any
  42f208:	ldr	x0, [sp, #64]
  42f20c:	ldrb	w1, [x0, #80]
  42f210:	orr	w1, w1, #0x2
  42f214:	strb	w1, [x0, #80]
  42f218:	ldr	x0, [sp, #64]
  42f21c:	ldr	x0, [x0, #24]
  42f220:	mov	x1, x0
  42f224:	ldr	x0, [sp, #64]
  42f228:	ldr	x0, [x0, #48]
  42f22c:	add	x1, x1, x0
  42f230:	ldr	x0, [sp, #64]
  42f234:	ldr	x0, [x0, #48]
  42f238:	mvn	x0, x0
  42f23c:	and	x0, x1, x0
  42f240:	mov	x1, x0
  42f244:	ldr	x0, [sp, #64]
  42f248:	str	x1, [x0, #24]
  42f24c:	ldr	x0, [sp, #64]
  42f250:	ldr	x1, [x0, #24]
  42f254:	ldr	x0, [sp, #64]
  42f258:	ldr	x0, [x0, #8]
  42f25c:	sub	x0, x1, x0
  42f260:	mov	x2, x0
  42f264:	ldr	x0, [sp, #64]
  42f268:	ldr	x1, [x0, #32]
  42f26c:	ldr	x0, [sp, #64]
  42f270:	ldr	x0, [x0, #8]
  42f274:	sub	x0, x1, x0
  42f278:	cmp	x2, x0
  42f27c:	b.ls	42f290 <ferror@plt+0x2c920>  // b.plast
  42f280:	ldr	x0, [sp, #64]
  42f284:	ldr	x1, [x0, #32]
  42f288:	ldr	x0, [sp, #64]
  42f28c:	str	x1, [x0, #24]
  42f290:	ldr	x0, [sp, #64]
  42f294:	ldr	x1, [x0, #24]
  42f298:	ldr	x0, [sp, #64]
  42f29c:	str	x1, [x0, #16]
  42f2a0:	ldr	x0, [sp, #56]
  42f2a4:	str	x0, [sp, #48]
  42f2a8:	ldr	x0, [sp, #40]
  42f2ac:	ldr	w1, [x0, #48]
  42f2b0:	ldr	x0, [sp, #48]
  42f2b4:	str	w1, [x0, #8]
  42f2b8:	ldr	x0, [sp, #104]
  42f2bc:	ldr	x1, [x0, #96]
  42f2c0:	ldr	x0, [sp, #48]
  42f2c4:	str	x1, [x0]
  42f2c8:	ldr	x0, [sp, #40]
  42f2cc:	ldrb	w0, [x0, #18]
  42f2d0:	cmp	w0, #0x0
  42f2d4:	b.ne	42f2e4 <ferror@plt+0x2c974>  // b.any
  42f2d8:	ldr	w0, [sp, #36]
  42f2dc:	cmp	w0, #0x0
  42f2e0:	b.ne	42f2ec <ferror@plt+0x2c97c>  // b.any
  42f2e4:	mov	w1, #0x1                   	// #1
  42f2e8:	b	42f2f0 <ferror@plt+0x2c980>
  42f2ec:	mov	w1, #0x0                   	// #0
  42f2f0:	ldr	x0, [sp, #48]
  42f2f4:	strb	w1, [x0, #24]
  42f2f8:	ldr	x0, [sp, #40]
  42f2fc:	ldrb	w0, [x0, #18]
  42f300:	cmp	w0, #0x0
  42f304:	cset	w0, ne  // ne = any
  42f308:	and	w1, w0, #0xff
  42f30c:	ldr	x0, [sp, #48]
  42f310:	strb	w1, [x0, #25]
  42f314:	ldr	x0, [sp, #48]
  42f318:	ldr	w1, [sp, #32]
  42f31c:	str	w1, [x0, #28]
  42f320:	ldr	x0, [sp, #40]
  42f324:	ldrb	w0, [x0, #440]
  42f328:	cmp	w0, #0x0
  42f32c:	b.eq	42f350 <ferror@plt+0x2c9e0>  // b.none
  42f330:	ldr	x0, [sp, #40]
  42f334:	ldr	x0, [x0, #424]
  42f338:	cmp	x0, #0x0
  42f33c:	b.ne	42f350 <ferror@plt+0x2c9e0>  // b.any
  42f340:	ldr	x0, [sp, #48]
  42f344:	ldr	x1, [sp, #24]
  42f348:	str	x1, [x0, #16]
  42f34c:	b	42f358 <ferror@plt+0x2c9e8>
  42f350:	ldr	x0, [sp, #48]
  42f354:	str	xzr, [x0, #16]
  42f358:	ldr	w0, [sp, #36]
  42f35c:	and	w1, w0, #0xff
  42f360:	ldr	x0, [sp, #40]
  42f364:	strb	w1, [x0, #18]
  42f368:	ldr	x0, [sp, #104]
  42f36c:	ldr	x1, [sp, #48]
  42f370:	str	x1, [x0, #96]
  42f374:	nop
  42f378:	ldp	x29, x30, [sp], #112
  42f37c:	ret
  42f380:	stp	x29, x30, [sp, #-80]!
  42f384:	mov	x29, sp
  42f388:	str	x0, [sp, #40]
  42f38c:	str	w1, [sp, #36]
  42f390:	str	w2, [sp, #32]
  42f394:	str	x3, [sp, #24]
  42f398:	ldr	x0, [sp, #40]
  42f39c:	bl	44c468 <ferror@plt+0x49af8>
  42f3a0:	str	x0, [sp, #56]
  42f3a4:	ldr	x0, [sp, #56]
  42f3a8:	ldrb	w0, [x0, #4]
  42f3ac:	cmp	w0, #0x14
  42f3b0:	b.eq	42f41c <ferror@plt+0x2caac>  // b.none
  42f3b4:	ldr	w0, [sp, #36]
  42f3b8:	cmp	w0, #0x4
  42f3bc:	b.ne	42f3d4 <ferror@plt+0x2ca64>  // b.any
  42f3c0:	mov	w1, #0x1                   	// #1
  42f3c4:	ldr	x0, [sp, #40]
  42f3c8:	bl	44c6d8 <ferror@plt+0x49d68>
  42f3cc:	mov	w0, #0x1                   	// #1
  42f3d0:	b	42f570 <ferror@plt+0x2cc00>
  42f3d4:	ldr	w0, [sp, #36]
  42f3d8:	cmp	w0, #0x11
  42f3dc:	b.ne	42f3f8 <ferror@plt+0x2ca88>  // b.any
  42f3e0:	ldr	x0, [sp, #56]
  42f3e4:	ldrb	w0, [x0, #4]
  42f3e8:	cmp	w0, #0x16
  42f3ec:	b.ne	42f3f8 <ferror@plt+0x2ca88>  // b.any
  42f3f0:	mov	w0, #0x1                   	// #1
  42f3f4:	b	42f570 <ferror@plt+0x2cc00>
  42f3f8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f3fc:	add	x4, x0, #0xc08
  42f400:	mov	w3, #0x0                   	// #0
  42f404:	ldr	w2, [sp, #32]
  42f408:	mov	w1, #0x3                   	// #3
  42f40c:	ldr	x0, [sp, #40]
  42f410:	bl	430bb8 <ferror@plt+0x2e248>
  42f414:	mov	w0, #0x0                   	// #0
  42f418:	b	42f570 <ferror@plt+0x2cc00>
  42f41c:	mov	x2, #0x30                  	// #48
  42f420:	mov	x1, #0x0                   	// #0
  42f424:	ldr	x0, [sp, #40]
  42f428:	bl	42afd4 <ferror@plt+0x28664>
  42f42c:	mov	x2, x0
  42f430:	mov	w1, #0x1                   	// #1
  42f434:	ldr	x0, [sp, #40]
  42f438:	bl	44db10 <ferror@plt+0x4b1a0>
  42f43c:	str	x0, [sp, #72]
  42f440:	ldr	x0, [sp, #72]
  42f444:	str	xzr, [x0]
  42f448:	str	wzr, [sp, #68]
  42f44c:	ldr	x0, [sp, #40]
  42f450:	bl	44c468 <ferror@plt+0x49af8>
  42f454:	str	x0, [sp, #48]
  42f458:	ldr	x0, [sp, #48]
  42f45c:	ldrb	w0, [x0, #4]
  42f460:	cmp	w0, #0x15
  42f464:	b.eq	42f510 <ferror@plt+0x2cba0>  // b.none
  42f468:	ldr	x0, [sp, #48]
  42f46c:	ldrb	w0, [x0, #4]
  42f470:	cmp	w0, #0x16
  42f474:	b.ne	42f494 <ferror@plt+0x2cb24>  // b.any
  42f478:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f47c:	add	x2, x0, #0xc28
  42f480:	mov	w1, #0x3                   	// #3
  42f484:	ldr	x0, [sp, #40]
  42f488:	bl	43086c <ferror@plt+0x2defc>
  42f48c:	mov	w0, #0x0                   	// #0
  42f490:	b	42f570 <ferror@plt+0x2cc00>
  42f494:	ldr	w1, [sp, #68]
  42f498:	mov	x0, x1
  42f49c:	lsl	x0, x0, #1
  42f4a0:	add	x0, x0, x1
  42f4a4:	lsl	x0, x0, #3
  42f4a8:	add	x0, x0, #0x30
  42f4ac:	mov	x2, #0x18                  	// #24
  42f4b0:	mov	x1, x0
  42f4b4:	ldr	x0, [sp, #40]
  42f4b8:	bl	42afd4 <ferror@plt+0x28664>
  42f4bc:	str	x0, [sp, #72]
  42f4c0:	ldr	w0, [sp, #68]
  42f4c4:	add	w1, w0, #0x1
  42f4c8:	str	w1, [sp, #68]
  42f4cc:	ldr	x2, [sp, #72]
  42f4d0:	mov	w1, w0
  42f4d4:	mov	x0, x1
  42f4d8:	lsl	x0, x0, #1
  42f4dc:	add	x0, x0, x1
  42f4e0:	lsl	x0, x0, #3
  42f4e4:	add	x0, x2, x0
  42f4e8:	add	x0, x0, #0x10
  42f4ec:	add	x1, x0, #0x8
  42f4f0:	ldr	x0, [sp, #48]
  42f4f4:	mov	x2, x1
  42f4f8:	mov	x3, x0
  42f4fc:	ldp	x0, x1, [x3]
  42f500:	stp	x0, x1, [x2]
  42f504:	ldr	x0, [x3, #16]
  42f508:	str	x0, [x2, #16]
  42f50c:	b	42f44c <ferror@plt+0x2cadc>
  42f510:	nop
  42f514:	ldr	w0, [sp, #68]
  42f518:	cmp	w0, #0x0
  42f51c:	b.ne	42f53c <ferror@plt+0x2cbcc>  // b.any
  42f520:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f524:	add	x2, x0, #0xc48
  42f528:	mov	w1, #0x3                   	// #3
  42f52c:	ldr	x0, [sp, #40]
  42f530:	bl	43086c <ferror@plt+0x2defc>
  42f534:	mov	w0, #0x0                   	// #0
  42f538:	b	42f570 <ferror@plt+0x2cc00>
  42f53c:	ldr	x0, [sp, #72]
  42f540:	ldrh	w0, [x0, #30]
  42f544:	and	w0, w0, #0xfffffffe
  42f548:	and	w1, w0, #0xffff
  42f54c:	ldr	x0, [sp, #72]
  42f550:	strh	w1, [x0, #30]
  42f554:	ldr	x0, [sp, #72]
  42f558:	ldr	w1, [sp, #68]
  42f55c:	str	w1, [x0, #12]
  42f560:	ldr	x0, [sp, #24]
  42f564:	ldr	x1, [sp, #72]
  42f568:	str	x1, [x0]
  42f56c:	mov	w0, #0x1                   	// #1
  42f570:	ldp	x29, x30, [sp], #80
  42f574:	ret
  42f578:	stp	x29, x30, [sp, #-80]!
  42f57c:	mov	x29, sp
  42f580:	str	x0, [x29, #40]
  42f584:	str	w1, [x29, #36]
  42f588:	str	x2, [x29, #24]
  42f58c:	str	xzr, [x29, #72]
  42f590:	ldr	x0, [x29, #40]
  42f594:	ldrb	w0, [x0, #24]
  42f598:	add	w0, w0, #0x1
  42f59c:	and	w1, w0, #0xff
  42f5a0:	ldr	x0, [x29, #40]
  42f5a4:	strb	w1, [x0, #24]
  42f5a8:	ldr	x0, [x29, #24]
  42f5ac:	str	xzr, [x0]
  42f5b0:	ldr	x0, [x29, #40]
  42f5b4:	bl	44c468 <ferror@plt+0x49af8>
  42f5b8:	str	x0, [x29, #64]
  42f5bc:	ldr	x0, [x29, #64]
  42f5c0:	ldrb	w0, [x0, #4]
  42f5c4:	cmp	w0, #0x16
  42f5c8:	b.ne	42f5e4 <ferror@plt+0x2cc74>  // b.any
  42f5cc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f5d0:	add	x2, x0, #0xc68
  42f5d4:	mov	w1, #0x3                   	// #3
  42f5d8:	ldr	x0, [x29, #40]
  42f5dc:	bl	43086c <ferror@plt+0x2defc>
  42f5e0:	b	42f6d4 <ferror@plt+0x2cd64>
  42f5e4:	ldr	x0, [x29, #64]
  42f5e8:	ldrb	w0, [x0, #4]
  42f5ec:	cmp	w0, #0x35
  42f5f0:	b.eq	42f61c <ferror@plt+0x2ccac>  // b.none
  42f5f4:	ldr	x0, [x29, #64]
  42f5f8:	ldr	w1, [x0]
  42f5fc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f600:	add	x4, x0, #0xc88
  42f604:	mov	w3, #0x0                   	// #0
  42f608:	mov	w2, w1
  42f60c:	mov	w1, #0x3                   	// #3
  42f610:	ldr	x0, [x29, #40]
  42f614:	bl	430bb8 <ferror@plt+0x2e248>
  42f618:	b	42f6d4 <ferror@plt+0x2cd64>
  42f61c:	ldr	x0, [x29, #64]
  42f620:	ldr	w0, [x0]
  42f624:	ldr	x3, [x29, #24]
  42f628:	mov	w2, w0
  42f62c:	ldr	w1, [x29, #36]
  42f630:	ldr	x0, [x29, #40]
  42f634:	bl	42f380 <ferror@plt+0x2ca10>
  42f638:	and	w0, w0, #0xff
  42f63c:	cmp	w0, #0x0
  42f640:	b.eq	42f6d4 <ferror@plt+0x2cd64>  // b.none
  42f644:	ldr	x0, [x29, #64]
  42f648:	ldr	x0, [x0, #8]
  42f64c:	ldr	w0, [x0, #8]
  42f650:	str	w0, [x29, #60]
  42f654:	ldr	w0, [x29, #60]
  42f658:	add	w0, w0, #0x1
  42f65c:	mov	w0, w0
  42f660:	add	x0, x0, #0xf
  42f664:	lsr	x0, x0, #4
  42f668:	lsl	x0, x0, #4
  42f66c:	sub	sp, sp, x0
  42f670:	mov	x0, sp
  42f674:	add	x0, x0, #0xf
  42f678:	lsr	x0, x0, #4
  42f67c:	lsl	x0, x0, #4
  42f680:	str	x0, [x29, #48]
  42f684:	ldr	x0, [x29, #48]
  42f688:	mov	w1, #0x23                  	// #35
  42f68c:	strb	w1, [x0]
  42f690:	ldr	x0, [x29, #48]
  42f694:	add	x3, x0, #0x1
  42f698:	ldr	x0, [x29, #64]
  42f69c:	ldr	x0, [x0, #8]
  42f6a0:	ldr	x0, [x0]
  42f6a4:	ldr	w1, [x29, #60]
  42f6a8:	mov	x2, x1
  42f6ac:	mov	x1, x0
  42f6b0:	mov	x0, x3
  42f6b4:	bl	4022e0 <memcpy@plt>
  42f6b8:	ldr	w0, [x29, #60]
  42f6bc:	add	w0, w0, #0x1
  42f6c0:	mov	w2, w0
  42f6c4:	ldr	x1, [x29, #48]
  42f6c8:	ldr	x0, [x29, #40]
  42f6cc:	bl	43aa00 <ferror@plt+0x38090>
  42f6d0:	str	x0, [x29, #72]
  42f6d4:	ldr	x0, [x29, #40]
  42f6d8:	ldrb	w0, [x0, #24]
  42f6dc:	sub	w0, w0, #0x1
  42f6e0:	and	w1, w0, #0xff
  42f6e4:	ldr	x0, [x29, #40]
  42f6e8:	strb	w1, [x0, #24]
  42f6ec:	ldr	x0, [x29, #72]
  42f6f0:	mov	sp, x29
  42f6f4:	ldp	x29, x30, [sp], #80
  42f6f8:	ret
  42f6fc:	stp	x29, x30, [sp, #-64]!
  42f700:	mov	x29, sp
  42f704:	str	x0, [sp, #24]
  42f708:	str	x1, [sp, #16]
  42f70c:	str	xzr, [sp, #48]
  42f710:	ldr	x0, [sp, #24]
  42f714:	add	x0, x0, #0x18
  42f718:	str	x0, [sp, #48]
  42f71c:	ldr	x0, [sp, #48]
  42f720:	ldr	x0, [x0]
  42f724:	cmp	x0, #0x0
  42f728:	b.eq	42f80c <ferror@plt+0x2ce9c>  // b.none
  42f72c:	ldr	x0, [sp, #48]
  42f730:	ldr	x0, [x0]
  42f734:	str	x0, [sp, #40]
  42f738:	ldr	x0, [sp, #40]
  42f73c:	ldr	w1, [x0, #12]
  42f740:	ldr	x0, [sp, #16]
  42f744:	ldr	w0, [x0, #12]
  42f748:	cmp	w1, w0
  42f74c:	b.ne	42f7f8 <ferror@plt+0x2ce88>  // b.any
  42f750:	str	wzr, [sp, #60]
  42f754:	ldr	x0, [sp, #40]
  42f758:	ldr	w0, [x0, #12]
  42f75c:	ldr	w1, [sp, #60]
  42f760:	cmp	w1, w0
  42f764:	b.cs	42f7e4 <ferror@plt+0x2ce74>  // b.hs, b.nlast
  42f768:	ldr	w1, [sp, #60]
  42f76c:	mov	x0, x1
  42f770:	lsl	x0, x0, #1
  42f774:	add	x0, x0, x1
  42f778:	lsl	x0, x0, #3
  42f77c:	add	x0, x0, #0x10
  42f780:	ldr	x1, [sp, #40]
  42f784:	add	x0, x1, x0
  42f788:	add	x2, x0, #0x8
  42f78c:	ldr	w1, [sp, #60]
  42f790:	mov	x0, x1
  42f794:	lsl	x0, x0, #1
  42f798:	add	x0, x0, x1
  42f79c:	lsl	x0, x0, #3
  42f7a0:	add	x0, x0, #0x10
  42f7a4:	ldr	x1, [sp, #16]
  42f7a8:	add	x0, x1, x0
  42f7ac:	add	x0, x0, #0x8
  42f7b0:	mov	x1, x0
  42f7b4:	mov	x0, x2
  42f7b8:	bl	44214c <ferror@plt+0x3f7dc>
  42f7bc:	cmp	w0, #0x0
  42f7c0:	cset	w0, eq  // eq = none
  42f7c4:	and	w0, w0, #0xff
  42f7c8:	cmp	w0, #0x0
  42f7cc:	b.ne	42f7e0 <ferror@plt+0x2ce70>  // b.any
  42f7d0:	ldr	w0, [sp, #60]
  42f7d4:	add	w0, w0, #0x1
  42f7d8:	str	w0, [sp, #60]
  42f7dc:	b	42f754 <ferror@plt+0x2cde4>
  42f7e0:	nop
  42f7e4:	ldr	x0, [sp, #40]
  42f7e8:	ldr	w0, [x0, #12]
  42f7ec:	ldr	w1, [sp, #60]
  42f7f0:	cmp	w1, w0
  42f7f4:	b.eq	42f808 <ferror@plt+0x2ce98>  // b.none
  42f7f8:	ldr	x0, [sp, #48]
  42f7fc:	ldr	x0, [x0]
  42f800:	str	x0, [sp, #48]
  42f804:	b	42f71c <ferror@plt+0x2cdac>
  42f808:	nop
  42f80c:	ldr	x0, [sp, #48]
  42f810:	ldp	x29, x30, [sp], #64
  42f814:	ret
  42f818:	stp	x29, x30, [sp, #-48]!
  42f81c:	mov	x29, sp
  42f820:	str	x0, [sp, #24]
  42f824:	str	x1, [sp, #16]
  42f828:	add	x0, sp, #0x20
  42f82c:	mov	x2, x0
  42f830:	mov	w1, #0x4                   	// #4
  42f834:	ldr	x0, [sp, #24]
  42f838:	bl	42f578 <ferror@plt+0x2cc08>
  42f83c:	str	x0, [sp, #40]
  42f840:	ldr	x0, [sp, #16]
  42f844:	str	wzr, [x0]
  42f848:	ldr	x0, [sp, #40]
  42f84c:	cmp	x0, #0x0
  42f850:	b.eq	42f8a8 <ferror@plt+0x2cf38>  // b.none
  42f854:	ldr	x0, [sp, #40]
  42f858:	ldr	x0, [x0, #24]
  42f85c:	cmp	x0, #0x0
  42f860:	b.eq	42f8cc <ferror@plt+0x2cf5c>  // b.none
  42f864:	ldr	x0, [sp, #32]
  42f868:	cmp	x0, #0x0
  42f86c:	b.eq	42f88c <ferror@plt+0x2cf1c>  // b.none
  42f870:	ldr	x0, [sp, #32]
  42f874:	mov	x1, x0
  42f878:	ldr	x0, [sp, #40]
  42f87c:	bl	42f6fc <ferror@plt+0x2cd8c>
  42f880:	ldr	x0, [x0]
  42f884:	cmp	x0, #0x0
  42f888:	b.eq	42f894 <ferror@plt+0x2cf24>  // b.none
  42f88c:	mov	w0, #0x1                   	// #1
  42f890:	b	42f898 <ferror@plt+0x2cf28>
  42f894:	mov	w0, #0x0                   	// #0
  42f898:	mov	w1, w0
  42f89c:	ldr	x0, [sp, #16]
  42f8a0:	str	w1, [x0]
  42f8a4:	b	42f8cc <ferror@plt+0x2cf5c>
  42f8a8:	ldr	x0, [sp, #24]
  42f8ac:	ldr	x0, [x0, #448]
  42f8b0:	sub	x0, x0, #0x18
  42f8b4:	ldrb	w0, [x0, #4]
  42f8b8:	cmp	w0, #0x16
  42f8bc:	b.ne	42f8cc <ferror@plt+0x2cf5c>  // b.any
  42f8c0:	mov	w1, #0x1                   	// #1
  42f8c4:	ldr	x0, [sp, #24]
  42f8c8:	bl	44c6d8 <ferror@plt+0x49d68>
  42f8cc:	ldr	x0, [sp, #40]
  42f8d0:	cmp	x0, #0x0
  42f8d4:	cset	w0, eq  // eq = none
  42f8d8:	and	w0, w0, #0xff
  42f8dc:	ldp	x29, x30, [sp], #48
  42f8e0:	ret
  42f8e4:	stp	x29, x30, [sp, #-48]!
  42f8e8:	mov	x29, sp
  42f8ec:	str	x0, [sp, #24]
  42f8f0:	add	x0, sp, #0x20
  42f8f4:	mov	x2, x0
  42f8f8:	mov	w1, #0x10                  	// #16
  42f8fc:	ldr	x0, [sp, #24]
  42f900:	bl	42f578 <ferror@plt+0x2cc08>
  42f904:	str	x0, [sp, #40]
  42f908:	ldr	x0, [sp, #40]
  42f90c:	cmp	x0, #0x0
  42f910:	b.eq	42f9bc <ferror@plt+0x2d04c>  // b.none
  42f914:	ldr	x0, [sp, #32]
  42f918:	mov	x1, x0
  42f91c:	ldr	x0, [sp, #40]
  42f920:	bl	42f6fc <ferror@plt+0x2cd8c>
  42f924:	ldr	x0, [x0]
  42f928:	cmp	x0, #0x0
  42f92c:	cset	w0, ne  // ne = any
  42f930:	and	w0, w0, #0xff
  42f934:	cmp	w0, #0x0
  42f938:	b.eq	42f964 <ferror@plt+0x2cff4>  // b.none
  42f93c:	ldr	x0, [sp, #40]
  42f940:	ldr	x0, [x0]
  42f944:	add	x0, x0, #0x1
  42f948:	mov	x3, x0
  42f94c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42f950:	add	x2, x0, #0xca8
  42f954:	mov	w1, #0x0                   	// #0
  42f958:	ldr	x0, [sp, #24]
  42f95c:	bl	43086c <ferror@plt+0x2defc>
  42f960:	b	42f9bc <ferror@plt+0x2d04c>
  42f964:	ldr	x0, [sp, #32]
  42f968:	ldr	w0, [x0, #12]
  42f96c:	mov	w0, w0
  42f970:	add	x1, x0, #0x1
  42f974:	mov	x0, x1
  42f978:	lsl	x0, x0, #1
  42f97c:	add	x0, x0, x1
  42f980:	lsl	x0, x0, #3
  42f984:	mov	x1, x0
  42f988:	ldr	x0, [sp, #24]
  42f98c:	bl	442eec <ferror@plt+0x4057c>
  42f990:	str	x0, [sp, #32]
  42f994:	ldr	x0, [sp, #32]
  42f998:	ldr	x1, [sp, #40]
  42f99c:	ldr	x1, [x1, #24]
  42f9a0:	str	x1, [x0]
  42f9a4:	ldr	x1, [sp, #32]
  42f9a8:	ldr	x0, [sp, #40]
  42f9ac:	str	x1, [x0, #24]
  42f9b0:	mov	w1, #0x0                   	// #0
  42f9b4:	ldr	x0, [sp, #24]
  42f9b8:	bl	42b1e4 <ferror@plt+0x28874>
  42f9bc:	ldp	x29, x30, [sp], #48
  42f9c0:	ret
  42f9c4:	stp	x29, x30, [sp, #-64]!
  42f9c8:	mov	x29, sp
  42f9cc:	str	x0, [sp, #24]
  42f9d0:	add	x0, sp, #0x20
  42f9d4:	mov	x2, x0
  42f9d8:	mov	w1, #0x11                  	// #17
  42f9dc:	ldr	x0, [sp, #24]
  42f9e0:	bl	42f578 <ferror@plt+0x2cc08>
  42f9e4:	str	x0, [sp, #56]
  42f9e8:	ldr	x0, [sp, #56]
  42f9ec:	cmp	x0, #0x0
  42f9f0:	b.eq	42fa54 <ferror@plt+0x2d0e4>  // b.none
  42f9f4:	ldr	x0, [sp, #32]
  42f9f8:	cmp	x0, #0x0
  42f9fc:	b.eq	42fa4c <ferror@plt+0x2d0dc>  // b.none
  42fa00:	ldr	x0, [sp, #32]
  42fa04:	mov	x1, x0
  42fa08:	ldr	x0, [sp, #56]
  42fa0c:	bl	42f6fc <ferror@plt+0x2cd8c>
  42fa10:	str	x0, [sp, #48]
  42fa14:	ldr	x0, [sp, #48]
  42fa18:	ldr	x0, [x0]
  42fa1c:	str	x0, [sp, #40]
  42fa20:	ldr	x0, [sp, #40]
  42fa24:	cmp	x0, #0x0
  42fa28:	b.eq	42fa3c <ferror@plt+0x2d0cc>  // b.none
  42fa2c:	ldr	x0, [sp, #40]
  42fa30:	ldr	x1, [x0]
  42fa34:	ldr	x0, [sp, #48]
  42fa38:	str	x1, [x0]
  42fa3c:	mov	w1, #0x0                   	// #0
  42fa40:	ldr	x0, [sp, #24]
  42fa44:	bl	42b1e4 <ferror@plt+0x28874>
  42fa48:	b	42fa54 <ferror@plt+0x2d0e4>
  42fa4c:	ldr	x0, [sp, #56]
  42fa50:	bl	44cac4 <ferror@plt+0x4a154>
  42fa54:	nop
  42fa58:	ldp	x29, x30, [sp], #64
  42fa5c:	ret
  42fa60:	stp	x29, x30, [sp, #-64]!
  42fa64:	mov	x29, sp
  42fa68:	str	x0, [x29, #24]
  42fa6c:	str	x1, [x29, #16]
  42fa70:	ldr	x0, [x29, #16]
  42fa74:	bl	402330 <strlen@plt>
  42fa78:	str	x0, [x29, #56]
  42fa7c:	ldr	x0, [x29, #56]
  42fa80:	add	x0, x0, #0x3
  42fa84:	add	x0, x0, #0xf
  42fa88:	lsr	x0, x0, #4
  42fa8c:	lsl	x0, x0, #4
  42fa90:	sub	sp, sp, x0
  42fa94:	mov	x0, sp
  42fa98:	add	x0, x0, #0xf
  42fa9c:	lsr	x0, x0, #4
  42faa0:	lsl	x0, x0, #4
  42faa4:	str	x0, [x29, #48]
  42faa8:	ldr	x2, [x29, #56]
  42faac:	ldr	x1, [x29, #16]
  42fab0:	ldr	x0, [x29, #48]
  42fab4:	bl	4022e0 <memcpy@plt>
  42fab8:	mov	w1, #0x3d                  	// #61
  42fabc:	ldr	x0, [x29, #16]
  42fac0:	bl	402760 <strchr@plt>
  42fac4:	str	x0, [x29, #40]
  42fac8:	ldr	x0, [x29, #40]
  42facc:	cmp	x0, #0x0
  42fad0:	b.eq	42faf8 <ferror@plt+0x2d188>  // b.none
  42fad4:	ldr	x1, [x29, #40]
  42fad8:	ldr	x0, [x29, #16]
  42fadc:	sub	x0, x1, x0
  42fae0:	mov	x1, x0
  42fae4:	ldr	x0, [x29, #48]
  42fae8:	add	x0, x0, x1
  42faec:	mov	w1, #0x20                  	// #32
  42faf0:	strb	w1, [x0]
  42faf4:	b	42fb30 <ferror@plt+0x2d1c0>
  42faf8:	ldr	x0, [x29, #56]
  42fafc:	add	x1, x0, #0x1
  42fb00:	str	x1, [x29, #56]
  42fb04:	ldr	x1, [x29, #48]
  42fb08:	add	x0, x1, x0
  42fb0c:	mov	w1, #0x20                  	// #32
  42fb10:	strb	w1, [x0]
  42fb14:	ldr	x0, [x29, #56]
  42fb18:	add	x1, x0, #0x1
  42fb1c:	str	x1, [x29, #56]
  42fb20:	ldr	x1, [x29, #48]
  42fb24:	add	x0, x1, x0
  42fb28:	mov	w1, #0x31                  	// #49
  42fb2c:	strb	w1, [x0]
  42fb30:	ldr	x1, [x29, #48]
  42fb34:	ldr	x0, [x29, #56]
  42fb38:	add	x0, x1, x0
  42fb3c:	mov	w1, #0xa                   	// #10
  42fb40:	strb	w1, [x0]
  42fb44:	ldr	x3, [x29, #56]
  42fb48:	ldr	x2, [x29, #48]
  42fb4c:	mov	w1, #0x0                   	// #0
  42fb50:	ldr	x0, [x29, #24]
  42fb54:	bl	42bc14 <ferror@plt+0x292a4>
  42fb58:	nop
  42fb5c:	mov	sp, x29
  42fb60:	ldp	x29, x30, [sp], #64
  42fb64:	ret
  42fb68:	stp	x29, x30, [sp, #-288]!
  42fb6c:	mov	x29, sp
  42fb70:	str	x0, [sp, #56]
  42fb74:	str	x1, [sp, #48]
  42fb78:	str	x2, [sp, #240]
  42fb7c:	str	x3, [sp, #248]
  42fb80:	str	x4, [sp, #256]
  42fb84:	str	x5, [sp, #264]
  42fb88:	str	x6, [sp, #272]
  42fb8c:	str	x7, [sp, #280]
  42fb90:	str	q0, [sp, #112]
  42fb94:	str	q1, [sp, #128]
  42fb98:	str	q2, [sp, #144]
  42fb9c:	str	q3, [sp, #160]
  42fba0:	str	q4, [sp, #176]
  42fba4:	str	q5, [sp, #192]
  42fba8:	str	q6, [sp, #208]
  42fbac:	str	q7, [sp, #224]
  42fbb0:	add	x0, sp, #0x120
  42fbb4:	str	x0, [sp, #72]
  42fbb8:	add	x0, sp, #0x120
  42fbbc:	str	x0, [sp, #80]
  42fbc0:	add	x0, sp, #0xf0
  42fbc4:	str	x0, [sp, #88]
  42fbc8:	mov	w0, #0xffffffd0            	// #-48
  42fbcc:	str	w0, [sp, #96]
  42fbd0:	mov	w0, #0xffffff80            	// #-128
  42fbd4:	str	w0, [sp, #100]
  42fbd8:	add	x2, sp, #0x10
  42fbdc:	add	x3, sp, #0x48
  42fbe0:	ldp	x0, x1, [x3]
  42fbe4:	stp	x0, x1, [x2]
  42fbe8:	ldp	x0, x1, [x3, #16]
  42fbec:	stp	x0, x1, [x2, #16]
  42fbf0:	add	x0, sp, #0x10
  42fbf4:	mov	x1, x0
  42fbf8:	ldr	x0, [sp, #48]
  42fbfc:	bl	46f9a4 <_obstack_memory_used@@Base+0x440>
  42fc00:	str	x0, [sp, #104]
  42fc04:	ldr	x1, [sp, #104]
  42fc08:	ldr	x0, [sp, #56]
  42fc0c:	bl	42fa60 <ferror@plt+0x2d0f0>
  42fc10:	ldr	x0, [sp, #104]
  42fc14:	bl	402730 <free@plt>
  42fc18:	nop
  42fc1c:	ldp	x29, x30, [sp], #288
  42fc20:	ret
  42fc24:	stp	x29, x30, [sp, #-48]!
  42fc28:	mov	x29, sp
  42fc2c:	str	x0, [x29, #24]
  42fc30:	str	x1, [x29, #16]
  42fc34:	ldr	x0, [x29, #16]
  42fc38:	bl	402330 <strlen@plt>
  42fc3c:	str	x0, [x29, #40]
  42fc40:	ldr	x0, [x29, #40]
  42fc44:	add	x0, x0, #0x1
  42fc48:	add	x0, x0, #0xf
  42fc4c:	lsr	x0, x0, #4
  42fc50:	lsl	x0, x0, #4
  42fc54:	sub	sp, sp, x0
  42fc58:	mov	x0, sp
  42fc5c:	add	x0, x0, #0xf
  42fc60:	lsr	x0, x0, #4
  42fc64:	lsl	x0, x0, #4
  42fc68:	str	x0, [x29, #32]
  42fc6c:	ldr	x2, [x29, #40]
  42fc70:	ldr	x1, [x29, #16]
  42fc74:	ldr	x0, [x29, #32]
  42fc78:	bl	4022e0 <memcpy@plt>
  42fc7c:	ldr	x1, [x29, #32]
  42fc80:	ldr	x0, [x29, #40]
  42fc84:	add	x0, x1, x0
  42fc88:	mov	w1, #0xa                   	// #10
  42fc8c:	strb	w1, [x0]
  42fc90:	ldr	x3, [x29, #40]
  42fc94:	ldr	x2, [x29, #32]
  42fc98:	mov	w1, #0x0                   	// #0
  42fc9c:	ldr	x0, [x29, #24]
  42fca0:	bl	42bc14 <ferror@plt+0x292a4>
  42fca4:	nop
  42fca8:	mov	sp, x29
  42fcac:	ldp	x29, x30, [sp], #48
  42fcb0:	ret
  42fcb4:	stp	x29, x30, [sp, #-48]!
  42fcb8:	mov	x29, sp
  42fcbc:	str	x0, [x29, #24]
  42fcc0:	str	x1, [x29, #16]
  42fcc4:	ldr	x0, [x29, #16]
  42fcc8:	bl	402330 <strlen@plt>
  42fccc:	str	x0, [x29, #40]
  42fcd0:	ldr	x0, [x29, #40]
  42fcd4:	add	x0, x0, #0x1
  42fcd8:	add	x0, x0, #0xf
  42fcdc:	lsr	x0, x0, #4
  42fce0:	lsl	x0, x0, #4
  42fce4:	sub	sp, sp, x0
  42fce8:	mov	x0, sp
  42fcec:	add	x0, x0, #0xf
  42fcf0:	lsr	x0, x0, #4
  42fcf4:	lsl	x0, x0, #4
  42fcf8:	str	x0, [x29, #32]
  42fcfc:	ldr	x2, [x29, #40]
  42fd00:	ldr	x1, [x29, #16]
  42fd04:	ldr	x0, [x29, #32]
  42fd08:	bl	4022e0 <memcpy@plt>
  42fd0c:	ldr	x1, [x29, #32]
  42fd10:	ldr	x0, [x29, #40]
  42fd14:	add	x0, x1, x0
  42fd18:	mov	w1, #0xa                   	// #10
  42fd1c:	strb	w1, [x0]
  42fd20:	ldr	x3, [x29, #40]
  42fd24:	ldr	x2, [x29, #32]
  42fd28:	mov	w1, #0x7                   	// #7
  42fd2c:	ldr	x0, [x29, #24]
  42fd30:	bl	42bc14 <ferror@plt+0x292a4>
  42fd34:	nop
  42fd38:	mov	sp, x29
  42fd3c:	ldp	x29, x30, [sp], #48
  42fd40:	ret
  42fd44:	stp	x29, x30, [sp, #-80]!
  42fd48:	mov	x29, sp
  42fd4c:	str	x0, [sp, #24]
  42fd50:	str	x1, [sp, #16]
  42fd54:	ldr	x0, [sp, #16]
  42fd58:	ldr	x0, [x0, #8]
  42fd5c:	mov	x1, x0
  42fd60:	ldr	x0, [sp, #24]
  42fd64:	bl	43cc34 <ferror@plt+0x3a2c4>
  42fd68:	str	x0, [sp, #72]
  42fd6c:	ldr	x0, [sp, #72]
  42fd70:	cmp	x0, #0x0
  42fd74:	b.eq	42ff7c <ferror@plt+0x2d60c>  // b.none
  42fd78:	ldr	x0, [sp, #24]
  42fd7c:	ldr	x0, [x0, #1024]
  42fd80:	cmp	x0, #0x0
  42fd84:	b.eq	42fd98 <ferror@plt+0x2d428>  // b.none
  42fd88:	ldr	x0, [sp, #24]
  42fd8c:	ldr	x1, [x0, #1024]
  42fd90:	ldr	x0, [sp, #24]
  42fd94:	blr	x1
  42fd98:	ldr	x0, [sp, #72]
  42fd9c:	bl	430670 <ferror@plt+0x2dd00>
  42fda0:	and	w0, w0, #0xff
  42fda4:	cmp	w0, #0x0
  42fda8:	b.eq	42fe04 <ferror@plt+0x2d494>  // b.none
  42fdac:	ldr	x0, [sp, #24]
  42fdb0:	ldr	x0, [x0, #944]
  42fdb4:	cmp	x0, #0x0
  42fdb8:	b.eq	42fddc <ferror@plt+0x2d46c>  // b.none
  42fdbc:	ldr	x0, [sp, #24]
  42fdc0:	ldr	x3, [x0, #944]
  42fdc4:	ldr	x0, [sp, #24]
  42fdc8:	ldr	w0, [x0, #48]
  42fdcc:	ldr	x2, [sp, #72]
  42fdd0:	mov	w1, w0
  42fdd4:	ldr	x0, [sp, #24]
  42fdd8:	blr	x3
  42fddc:	ldr	x0, [sp, #24]
  42fde0:	ldrb	w0, [x0, #1151]
  42fde4:	cmp	w0, #0x0
  42fde8:	b.eq	42fdfc <ferror@plt+0x2d48c>  // b.none
  42fdec:	mov	x2, #0x0                   	// #0
  42fdf0:	ldr	x1, [sp, #72]
  42fdf4:	ldr	x0, [sp, #24]
  42fdf8:	bl	447c74 <ferror@plt+0x45304>
  42fdfc:	ldr	x0, [sp, #72]
  42fe00:	bl	44cac4 <ferror@plt+0x4a154>
  42fe04:	ldr	x0, [sp, #16]
  42fe08:	ldrb	w0, [x0, #28]
  42fe0c:	and	w0, w0, #0x4
  42fe10:	and	w0, w0, #0xff
  42fe14:	cmp	w0, #0x0
  42fe18:	b.ne	42ff84 <ferror@plt+0x2d614>  // b.any
  42fe1c:	str	xzr, [sp, #64]
  42fe20:	ldr	x0, [sp, #16]
  42fe24:	ldr	x2, [x0, #16]
  42fe28:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42fe2c:	add	x1, x0, #0xcc0
  42fe30:	mov	x0, x2
  42fe34:	bl	42b048 <ferror@plt+0x286d8>
  42fe38:	sxtw	x0, w0
  42fe3c:	str	x0, [sp, #56]
  42fe40:	ldr	x0, [sp, #16]
  42fe44:	ldr	x0, [x0, #16]
  42fe48:	ldr	x1, [sp, #56]
  42fe4c:	mov	w2, w1
  42fe50:	mov	x1, x0
  42fe54:	ldr	x0, [sp, #24]
  42fe58:	bl	43aa00 <ferror@plt+0x38090>
  42fe5c:	str	x0, [sp, #64]
  42fe60:	ldr	x0, [sp, #16]
  42fe64:	ldr	x1, [x0, #16]
  42fe68:	ldr	x0, [sp, #56]
  42fe6c:	add	x0, x1, x0
  42fe70:	str	x0, [sp, #48]
  42fe74:	mov	w1, #0xa                   	// #10
  42fe78:	ldr	x0, [sp, #48]
  42fe7c:	bl	42b088 <ferror@plt+0x28718>
  42fe80:	mov	x1, x0
  42fe84:	ldr	x0, [sp, #48]
  42fe88:	sub	x0, x1, x0
  42fe8c:	mov	w3, #0x1                   	// #1
  42fe90:	mov	x2, x0
  42fe94:	ldr	x1, [sp, #48]
  42fe98:	ldr	x0, [sp, #24]
  42fe9c:	bl	43018c <ferror@plt+0x2d81c>
  42fea0:	str	x0, [sp, #40]
  42fea4:	ldr	x0, [sp, #40]
  42fea8:	cmp	x0, #0x0
  42feac:	b.eq	42ff64 <ferror@plt+0x2d5f4>  // b.none
  42feb0:	ldr	x0, [sp, #24]
  42feb4:	bl	43b8b8 <ferror@plt+0x38f48>
  42feb8:	ldr	x0, [sp, #40]
  42febc:	mov	w1, #0x1                   	// #1
  42fec0:	strb	w1, [x0, #106]
  42fec4:	ldr	x1, [sp, #64]
  42fec8:	ldr	x0, [sp, #24]
  42fecc:	bl	44dc14 <ferror@plt+0x4b2a4>
  42fed0:	and	w0, w0, #0xff
  42fed4:	eor	w0, w0, #0x1
  42fed8:	and	w0, w0, #0xff
  42fedc:	cmp	w0, #0x0
  42fee0:	b.eq	42fefc <ferror@plt+0x2d58c>  // b.none
  42fee4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42fee8:	add	x2, x0, #0xcc8
  42feec:	mov	w1, #0x9a8                 	// #2472
  42fef0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42fef4:	add	x0, x0, #0xce0
  42fef8:	bl	4099a4 <ferror@plt+0x7034>
  42fefc:	ldr	x0, [sp, #24]
  42ff00:	bl	430374 <ferror@plt+0x2da04>
  42ff04:	ldr	x0, [sp, #64]
  42ff08:	ldr	x0, [x0, #24]
  42ff0c:	ldr	x1, [sp, #16]
  42ff10:	ldr	w1, [x1, #24]
  42ff14:	str	w1, [x0, #8]
  42ff18:	ldr	x0, [sp, #64]
  42ff1c:	ldr	x1, [x0, #24]
  42ff20:	ldr	x0, [sp, #16]
  42ff24:	ldrb	w0, [x0, #28]
  42ff28:	ubfx	x0, x0, #0, #1
  42ff2c:	and	w2, w0, #0xff
  42ff30:	ldrb	w0, [x1, #19]
  42ff34:	bfi	w0, w2, #4, #1
  42ff38:	strb	w0, [x1, #19]
  42ff3c:	ldr	x0, [sp, #64]
  42ff40:	ldr	x1, [x0, #24]
  42ff44:	ldr	x0, [sp, #16]
  42ff48:	ldrb	w0, [x0, #28]
  42ff4c:	ubfx	x0, x0, #1, #1
  42ff50:	and	w2, w0, #0xff
  42ff54:	ldrb	w0, [x1, #19]
  42ff58:	bfi	w0, w2, #5, #1
  42ff5c:	strb	w0, [x1, #19]
  42ff60:	b	42ff88 <ferror@plt+0x2d618>
  42ff64:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ff68:	add	x2, x0, #0xcc8
  42ff6c:	mov	w1, #0x9ac                 	// #2476
  42ff70:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  42ff74:	add	x0, x0, #0xce0
  42ff78:	bl	4099a4 <ferror@plt+0x7034>
  42ff7c:	nop
  42ff80:	b	42ff88 <ferror@plt+0x2d618>
  42ff84:	nop
  42ff88:	ldp	x29, x30, [sp], #80
  42ff8c:	ret
  42ff90:	stp	x29, x30, [sp, #-32]!
  42ff94:	mov	x29, sp
  42ff98:	str	x0, [sp, #24]
  42ff9c:	str	x1, [sp, #16]
  42ffa0:	mov	w2, #0x10                  	// #16
  42ffa4:	ldr	x1, [sp, #16]
  42ffa8:	ldr	x0, [sp, #24]
  42ffac:	bl	42ffe8 <ferror@plt+0x2d678>
  42ffb0:	nop
  42ffb4:	ldp	x29, x30, [sp], #32
  42ffb8:	ret
  42ffbc:	stp	x29, x30, [sp, #-32]!
  42ffc0:	mov	x29, sp
  42ffc4:	str	x0, [sp, #24]
  42ffc8:	str	x1, [sp, #16]
  42ffcc:	mov	w2, #0x11                  	// #17
  42ffd0:	ldr	x1, [sp, #16]
  42ffd4:	ldr	x0, [sp, #24]
  42ffd8:	bl	42ffe8 <ferror@plt+0x2d678>
  42ffdc:	nop
  42ffe0:	ldp	x29, x30, [sp], #32
  42ffe4:	ret
  42ffe8:	stp	x29, x30, [sp, #-80]!
  42ffec:	mov	x29, sp
  42fff0:	str	x0, [x29, #40]
  42fff4:	str	x1, [x29, #32]
  42fff8:	str	w2, [x29, #28]
  42fffc:	ldr	x0, [x29, #32]
  430000:	bl	402330 <strlen@plt>
  430004:	str	x0, [x29, #72]
  430008:	mov	w1, #0x3d                  	// #61
  43000c:	ldr	x0, [x29, #32]
  430010:	bl	402760 <strchr@plt>
  430014:	str	x0, [x29, #64]
  430018:	ldr	x0, [x29, #72]
  43001c:	add	x0, x0, #0x2
  430020:	add	x0, x0, #0xf
  430024:	lsr	x0, x0, #4
  430028:	lsl	x0, x0, #4
  43002c:	sub	sp, sp, x0
  430030:	mov	x0, sp
  430034:	add	x0, x0, #0xf
  430038:	lsr	x0, x0, #4
  43003c:	lsl	x0, x0, #4
  430040:	str	x0, [x29, #56]
  430044:	ldr	x2, [x29, #72]
  430048:	ldr	x1, [x29, #32]
  43004c:	ldr	x0, [x29, #56]
  430050:	bl	4022e0 <memcpy@plt>
  430054:	ldr	x0, [x29, #64]
  430058:	cmp	x0, #0x0
  43005c:	b.eq	43009c <ferror@plt+0x2d72c>  // b.none
  430060:	ldr	x1, [x29, #64]
  430064:	ldr	x0, [x29, #32]
  430068:	sub	x0, x1, x0
  43006c:	mov	x1, x0
  430070:	ldr	x0, [x29, #56]
  430074:	add	x0, x0, x1
  430078:	mov	w1, #0x28                  	// #40
  43007c:	strb	w1, [x0]
  430080:	ldr	x0, [x29, #72]
  430084:	add	x1, x0, #0x1
  430088:	str	x1, [x29, #72]
  43008c:	ldr	x1, [x29, #56]
  430090:	add	x0, x1, x0
  430094:	mov	w1, #0x29                  	// #41
  430098:	strb	w1, [x0]
  43009c:	ldr	x1, [x29, #56]
  4300a0:	ldr	x0, [x29, #72]
  4300a4:	add	x0, x1, x0
  4300a8:	mov	w1, #0xa                   	// #10
  4300ac:	strb	w1, [x0]
  4300b0:	ldr	x0, [x29, #56]
  4300b4:	str	x0, [x29, #32]
  4300b8:	ldr	x3, [x29, #72]
  4300bc:	ldr	x2, [x29, #32]
  4300c0:	ldr	w1, [x29, #28]
  4300c4:	ldr	x0, [x29, #40]
  4300c8:	bl	42bc14 <ferror@plt+0x292a4>
  4300cc:	nop
  4300d0:	mov	sp, x29
  4300d4:	ldp	x29, x30, [sp], #80
  4300d8:	ret
  4300dc:	sub	sp, sp, #0x10
  4300e0:	str	x0, [sp, #8]
  4300e4:	ldr	x0, [sp, #8]
  4300e8:	add	x0, x0, #0x458
  4300ec:	add	sp, sp, #0x10
  4300f0:	ret
  4300f4:	sub	sp, sp, #0x10
  4300f8:	str	x0, [sp, #8]
  4300fc:	ldr	x0, [sp, #8]
  430100:	add	x0, x0, #0x388
  430104:	add	sp, sp, #0x10
  430108:	ret
  43010c:	stp	x29, x30, [sp, #-32]!
  430110:	mov	x29, sp
  430114:	str	x0, [sp, #24]
  430118:	str	x1, [sp, #16]
  43011c:	ldr	x0, [sp, #24]
  430120:	add	x0, x0, #0x400
  430124:	sub	x1, x0, #0x78
  430128:	ldr	x0, [sp, #16]
  43012c:	mov	x3, x1
  430130:	mov	x1, x0
  430134:	mov	x0, #0xb8                  	// #184
  430138:	mov	x2, x0
  43013c:	mov	x0, x3
  430140:	bl	4022e0 <memcpy@plt>
  430144:	nop
  430148:	ldp	x29, x30, [sp], #32
  43014c:	ret
  430150:	stp	x29, x30, [sp, #-32]!
  430154:	mov	x29, sp
  430158:	str	x0, [sp, #24]
  43015c:	ldr	x0, [sp, #24]
  430160:	ldr	x0, [x0, #712]
  430164:	cmp	x0, #0x0
  430168:	b.ne	43017c <ferror@plt+0x2d80c>  // b.any
  43016c:	bl	44ef64 <ferror@plt+0x4c5f4>
  430170:	mov	x1, x0
  430174:	ldr	x0, [sp, #24]
  430178:	str	x1, [x0, #712]
  43017c:	ldr	x0, [sp, #24]
  430180:	ldr	x0, [x0, #712]
  430184:	ldp	x29, x30, [sp], #32
  430188:	ret
  43018c:	stp	x29, x30, [sp, #-112]!
  430190:	mov	x29, sp
  430194:	str	x0, [sp, #40]
  430198:	str	x1, [sp, #32]
  43019c:	str	x2, [sp, #24]
  4301a0:	str	w3, [sp, #20]
  4301a4:	ldr	x0, [sp, #40]
  4301a8:	add	x0, x0, #0x328
  4301ac:	str	x0, [sp, #104]
  4301b0:	ldr	x0, [sp, #104]
  4301b4:	str	x0, [sp, #96]
  4301b8:	mov	x0, #0xc8                  	// #200
  4301bc:	str	x0, [sp, #88]
  4301c0:	ldr	x0, [sp, #96]
  4301c4:	str	x0, [sp, #80]
  4301c8:	ldr	x0, [sp, #80]
  4301cc:	ldr	x1, [x0, #32]
  4301d0:	ldr	x0, [sp, #80]
  4301d4:	ldr	x0, [x0, #24]
  4301d8:	sub	x0, x1, x0
  4301dc:	mov	x1, x0
  4301e0:	ldr	x0, [sp, #88]
  4301e4:	cmp	x1, x0
  4301e8:	cset	w0, cc  // cc = lo, ul, last
  4301ec:	and	w0, w0, #0xff
  4301f0:	cmp	w0, #0x0
  4301f4:	b.eq	430204 <ferror@plt+0x2d894>  // b.none
  4301f8:	ldr	x1, [sp, #88]
  4301fc:	ldr	x0, [sp, #96]
  430200:	bl	46f1e4 <_obstack_newchunk@@Base>
  430204:	ldr	x0, [sp, #96]
  430208:	ldr	x1, [x0, #24]
  43020c:	ldr	x0, [sp, #88]
  430210:	add	x1, x1, x0
  430214:	ldr	x0, [sp, #96]
  430218:	str	x1, [x0, #24]
  43021c:	ldr	x0, [sp, #104]
  430220:	str	x0, [sp, #72]
  430224:	ldr	x0, [sp, #72]
  430228:	ldr	x0, [x0, #16]
  43022c:	str	x0, [sp, #64]
  430230:	ldr	x0, [sp, #72]
  430234:	ldr	x0, [x0, #24]
  430238:	ldr	x1, [sp, #64]
  43023c:	cmp	x1, x0
  430240:	b.ne	430254 <ferror@plt+0x2d8e4>  // b.any
  430244:	ldr	x0, [sp, #72]
  430248:	ldrb	w1, [x0, #80]
  43024c:	orr	w1, w1, #0x2
  430250:	strb	w1, [x0, #80]
  430254:	ldr	x0, [sp, #72]
  430258:	ldr	x0, [x0, #24]
  43025c:	mov	x1, x0
  430260:	ldr	x0, [sp, #72]
  430264:	ldr	x0, [x0, #48]
  430268:	add	x1, x1, x0
  43026c:	ldr	x0, [sp, #72]
  430270:	ldr	x0, [x0, #48]
  430274:	mvn	x0, x0
  430278:	and	x0, x1, x0
  43027c:	mov	x1, x0
  430280:	ldr	x0, [sp, #72]
  430284:	str	x1, [x0, #24]
  430288:	ldr	x0, [sp, #72]
  43028c:	ldr	x1, [x0, #24]
  430290:	ldr	x0, [sp, #72]
  430294:	ldr	x0, [x0, #8]
  430298:	sub	x0, x1, x0
  43029c:	mov	x2, x0
  4302a0:	ldr	x0, [sp, #72]
  4302a4:	ldr	x1, [x0, #32]
  4302a8:	ldr	x0, [sp, #72]
  4302ac:	ldr	x0, [x0, #8]
  4302b0:	sub	x0, x1, x0
  4302b4:	cmp	x2, x0
  4302b8:	b.ls	4302cc <ferror@plt+0x2d95c>  // b.plast
  4302bc:	ldr	x0, [sp, #72]
  4302c0:	ldr	x1, [x0, #32]
  4302c4:	ldr	x0, [sp, #72]
  4302c8:	str	x1, [x0, #24]
  4302cc:	ldr	x0, [sp, #72]
  4302d0:	ldr	x1, [x0, #24]
  4302d4:	ldr	x0, [sp, #72]
  4302d8:	str	x1, [x0, #16]
  4302dc:	ldr	x0, [sp, #64]
  4302e0:	str	x0, [sp, #56]
  4302e4:	mov	x2, #0xc8                  	// #200
  4302e8:	mov	w1, #0x0                   	// #0
  4302ec:	ldr	x0, [sp, #56]
  4302f0:	bl	402530 <memset@plt>
  4302f4:	ldr	x0, [sp, #56]
  4302f8:	ldr	x1, [sp, #32]
  4302fc:	str	x1, [x0, #24]
  430300:	ldr	x0, [sp, #56]
  430304:	ldr	x1, [x0, #24]
  430308:	ldr	x0, [sp, #56]
  43030c:	str	x1, [x0, #16]
  430310:	ldr	x1, [sp, #32]
  430314:	ldr	x0, [sp, #24]
  430318:	add	x1, x1, x0
  43031c:	ldr	x0, [sp, #56]
  430320:	str	x1, [x0, #32]
  430324:	ldr	w0, [sp, #20]
  430328:	and	w0, w0, #0x1
  43032c:	and	w2, w0, #0xff
  430330:	ldr	x1, [sp, #56]
  430334:	ldrb	w0, [x1, #105]
  430338:	bfi	w0, w2, #1, #1
  43033c:	strb	w0, [x1, #105]
  430340:	ldr	x0, [sp, #40]
  430344:	ldr	x1, [x0]
  430348:	ldr	x0, [sp, #56]
  43034c:	str	x1, [x0, #72]
  430350:	ldr	x0, [sp, #56]
  430354:	mov	w1, #0x1                   	// #1
  430358:	strb	w1, [x0, #104]
  43035c:	ldr	x0, [sp, #40]
  430360:	ldr	x1, [sp, #56]
  430364:	str	x1, [x0]
  430368:	ldr	x0, [sp, #56]
  43036c:	ldp	x29, x30, [sp], #112
  430370:	ret
  430374:	stp	x29, x30, [sp, #-80]!
  430378:	mov	x29, sp
  43037c:	str	x0, [sp, #24]
  430380:	ldr	x0, [sp, #24]
  430384:	ldr	x0, [x0]
  430388:	str	x0, [sp, #64]
  43038c:	ldr	x0, [sp, #64]
  430390:	ldr	x0, [x0, #80]
  430394:	str	x0, [sp, #56]
  430398:	ldr	x0, [sp, #64]
  43039c:	ldr	x0, [x0, #96]
  4303a0:	str	x0, [sp, #72]
  4303a4:	ldr	x0, [sp, #72]
  4303a8:	cmp	x0, #0x0
  4303ac:	b.eq	430414 <ferror@plt+0x2daa4>  // b.none
  4303b0:	ldr	x0, [sp, #72]
  4303b4:	ldr	w6, [x0, #8]
  4303b8:	ldr	x0, [sp, #72]
  4303bc:	ldr	w1, [x0, #28]
  4303c0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4303c4:	add	x2, x0, #0xf0
  4303c8:	sxtw	x1, w1
  4303cc:	mov	x0, x1
  4303d0:	lsl	x0, x0, #1
  4303d4:	add	x0, x0, x1
  4303d8:	lsl	x0, x0, #3
  4303dc:	add	x0, x2, x0
  4303e0:	ldr	x0, [x0, #8]
  4303e4:	mov	x5, x0
  4303e8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4303ec:	add	x4, x0, #0xd00
  4303f0:	mov	w3, #0x0                   	// #0
  4303f4:	mov	w2, w6
  4303f8:	mov	w1, #0x3                   	// #3
  4303fc:	ldr	x0, [sp, #24]
  430400:	bl	430bb8 <ferror@plt+0x2e248>
  430404:	ldr	x0, [sp, #72]
  430408:	ldr	x0, [x0]
  43040c:	str	x0, [sp, #72]
  430410:	b	4303a4 <ferror@plt+0x2da34>
  430414:	ldr	x0, [sp, #24]
  430418:	strb	wzr, [x0, #18]
  43041c:	ldr	x0, [sp, #64]
  430420:	ldr	x1, [x0, #72]
  430424:	ldr	x0, [sp, #24]
  430428:	str	x1, [x0]
  43042c:	ldr	x0, [sp, #64]
  430430:	ldr	x0, [x0, #40]
  430434:	str	x0, [sp, #48]
  430438:	ldr	x0, [sp, #64]
  43043c:	ldr	x0, [x0, #48]
  430440:	bl	402730 <free@plt>
  430444:	ldr	x0, [sp, #24]
  430448:	add	x0, x0, #0x328
  43044c:	str	x0, [sp, #40]
  430450:	ldr	x0, [sp, #64]
  430454:	str	x0, [sp, #32]
  430458:	ldr	x0, [sp, #40]
  43045c:	ldr	x0, [x0, #8]
  430460:	ldr	x1, [sp, #32]
  430464:	cmp	x1, x0
  430468:	b.ls	4304a0 <ferror@plt+0x2db30>  // b.plast
  43046c:	ldr	x0, [sp, #40]
  430470:	ldr	x0, [x0, #32]
  430474:	ldr	x1, [sp, #32]
  430478:	cmp	x1, x0
  43047c:	b.cs	4304a0 <ferror@plt+0x2db30>  // b.hs, b.nlast
  430480:	ldr	x0, [sp, #40]
  430484:	ldr	x1, [sp, #32]
  430488:	str	x1, [x0, #16]
  43048c:	ldr	x0, [sp, #40]
  430490:	ldr	x1, [x0, #16]
  430494:	ldr	x0, [sp, #40]
  430498:	str	x1, [x0, #24]
  43049c:	b	4304ac <ferror@plt+0x2db3c>
  4304a0:	ldr	x1, [sp, #32]
  4304a4:	ldr	x0, [sp, #40]
  4304a8:	bl	46f480 <_obstack_free@@Base>
  4304ac:	ldr	x0, [sp, #56]
  4304b0:	cmp	x0, #0x0
  4304b4:	b.eq	4304e4 <ferror@plt+0x2db74>  // b.none
  4304b8:	ldr	x2, [sp, #48]
  4304bc:	ldr	x1, [sp, #56]
  4304c0:	ldr	x0, [sp, #24]
  4304c4:	bl	439550 <ferror@plt+0x36be0>
  4304c8:	mov	w4, #0x0                   	// #0
  4304cc:	mov	w3, #0x0                   	// #0
  4304d0:	mov	x2, #0x0                   	// #0
  4304d4:	mov	w1, #0x1                   	// #1
  4304d8:	ldr	x0, [sp, #24]
  4304dc:	bl	42cda8 <ferror@plt+0x2a438>
  4304e0:	b	4304f8 <ferror@plt+0x2db88>
  4304e4:	ldr	x0, [sp, #48]
  4304e8:	cmp	x0, #0x0
  4304ec:	b.eq	4304f8 <ferror@plt+0x2db88>  // b.none
  4304f0:	ldr	x0, [sp, #48]
  4304f4:	bl	402730 <free@plt>
  4304f8:	nop
  4304fc:	ldp	x29, x30, [sp], #80
  430500:	ret
  430504:	stp	x29, x30, [sp, #-48]!
  430508:	mov	x29, sp
  43050c:	str	x0, [sp, #24]
  430510:	str	wzr, [sp, #44]
  430514:	ldr	w0, [sp, #44]
  430518:	cmp	w0, #0x12
  43051c:	b.hi	4305b8 <ferror@plt+0x2dc48>  // b.pmore
  430520:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430524:	add	x2, x0, #0xf0
  430528:	ldr	w1, [sp, #44]
  43052c:	mov	x0, x1
  430530:	lsl	x0, x0, #1
  430534:	add	x0, x0, x1
  430538:	lsl	x0, x0, #3
  43053c:	add	x0, x2, x0
  430540:	ldr	x3, [x0, #8]
  430544:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430548:	add	x2, x0, #0xf0
  43054c:	ldr	w1, [sp, #44]
  430550:	mov	x0, x1
  430554:	lsl	x0, x0, #1
  430558:	add	x0, x0, x1
  43055c:	lsl	x0, x0, #3
  430560:	add	x0, x2, x0
  430564:	ldrh	w0, [x0, #16]
  430568:	mov	w2, w0
  43056c:	mov	x1, x3
  430570:	ldr	x0, [sp, #24]
  430574:	bl	43aa00 <ferror@plt+0x38090>
  430578:	str	x0, [sp, #32]
  43057c:	ldr	x0, [sp, #32]
  430580:	ldrb	w1, [x0, #16]
  430584:	orr	w1, w1, #0x1
  430588:	strb	w1, [x0, #16]
  43058c:	ldr	w0, [sp, #44]
  430590:	and	w0, w0, #0x7f
  430594:	and	w2, w0, #0xff
  430598:	ldr	x1, [sp, #32]
  43059c:	ldrb	w0, [x1, #16]
  4305a0:	bfi	w0, w2, #1, #7
  4305a4:	strb	w0, [x1, #16]
  4305a8:	ldr	w0, [sp, #44]
  4305ac:	add	w0, w0, #0x1
  4305b0:	str	w0, [sp, #44]
  4305b4:	b	430514 <ferror@plt+0x2dba4>
  4305b8:	nop
  4305bc:	ldp	x29, x30, [sp], #48
  4305c0:	ret
  4305c4:	stp	x29, x30, [sp, #-32]!
  4305c8:	mov	x29, sp
  4305cc:	str	x0, [sp, #24]
  4305d0:	ldr	x0, [sp, #24]
  4305d4:	bl	42c11c <ferror@plt+0x297ac>
  4305d8:	ldp	x29, x30, [sp], #32
  4305dc:	ret
  4305e0:	sub	sp, sp, #0x10
  4305e4:	str	x0, [sp, #8]
  4305e8:	ldr	x0, [sp, #8]
  4305ec:	ldrb	w0, [x0, #5]
  4305f0:	add	sp, sp, #0x10
  4305f4:	ret
  4305f8:	stp	x29, x30, [sp, #-32]!
  4305fc:	mov	x29, sp
  430600:	str	x0, [sp, #24]
  430604:	mov	w1, #0x0                   	// #0
  430608:	ldr	x0, [sp, #24]
  43060c:	bl	420870 <ferror@plt+0x1df00>
  430610:	ldp	x29, x30, [sp], #32
  430614:	ret
  430618:	sub	sp, sp, #0x10
  43061c:	str	x0, [sp, #8]
  430620:	ldr	x0, [sp, #8]
  430624:	ldrb	w0, [x0, #18]
  430628:	and	w0, w0, #0x3
  43062c:	and	w0, w0, #0xff
  430630:	cmp	w0, #0x2
  430634:	cset	w0, eq  // eq = none
  430638:	and	w0, w0, #0xff
  43063c:	add	sp, sp, #0x10
  430640:	ret
  430644:	sub	sp, sp, #0x10
  430648:	str	x0, [sp, #8]
  43064c:	ldr	x0, [sp, #8]
  430650:	ldrb	w0, [x0, #18]
  430654:	and	w0, w0, #0x3
  430658:	and	w0, w0, #0xff
  43065c:	cmp	w0, #0x3
  430660:	cset	w0, eq  // eq = none
  430664:	and	w0, w0, #0xff
  430668:	add	sp, sp, #0x10
  43066c:	ret
  430670:	sub	sp, sp, #0x10
  430674:	str	x0, [sp, #8]
  430678:	ldr	x0, [sp, #8]
  43067c:	ldrb	w0, [x0, #18]
  430680:	ubfx	x0, x0, #0, #2
  430684:	and	w0, w0, #0xff
  430688:	and	w0, w0, #0x2
  43068c:	cmp	w0, #0x0
  430690:	cset	w0, ne  // ne = any
  430694:	and	w0, w0, #0xff
  430698:	add	sp, sp, #0x10
  43069c:	ret
  4306a0:	stp	x29, x30, [sp, #-32]!
  4306a4:	mov	x29, sp
  4306a8:	str	x0, [sp, #24]
  4306ac:	str	x1, [sp, #16]
  4306b0:	ldr	x0, [sp, #16]
  4306b4:	ldrh	w0, [x0, #18]
  4306b8:	ubfx	x0, x0, #2, #8
  4306bc:	and	w0, w0, #0xff
  4306c0:	and	w0, w0, #0x20
  4306c4:	cmp	w0, #0x0
  4306c8:	b.ne	4306d8 <ferror@plt+0x2dd68>  // b.any
  4306cc:	ldr	x1, [sp, #16]
  4306d0:	ldr	x0, [sp, #24]
  4306d4:	bl	44dee0 <ferror@plt+0x4b570>
  4306d8:	nop
  4306dc:	ldp	x29, x30, [sp], #32
  4306e0:	ret
  4306e4:	stp	x29, x30, [sp, #-96]!
  4306e8:	mov	x29, sp
  4306ec:	str	x19, [sp, #16]
  4306f0:	str	x0, [sp, #72]
  4306f4:	str	w1, [sp, #68]
  4306f8:	str	w2, [sp, #64]
  4306fc:	str	x3, [sp, #56]
  430700:	str	x4, [sp, #48]
  430704:	str	x5, [sp, #40]
  430708:	ldr	x0, [sp, #72]
  43070c:	ldr	x0, [x0, #1000]
  430710:	cmp	x0, #0x0
  430714:	b.ne	430730 <ferror@plt+0x2ddc0>  // b.any
  430718:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  43071c:	add	x2, x0, #0xd30
  430720:	mov	w1, #0x29                  	// #41
  430724:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430728:	add	x0, x0, #0xd48
  43072c:	bl	4099a4 <ferror@plt+0x7034>
  430730:	ldr	x0, [sp, #72]
  430734:	ldr	x19, [x0, #1000]
  430738:	ldr	x1, [sp, #48]
  43073c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430740:	add	x0, x0, #0xd60
  430744:	bl	402720 <dgettext@plt>
  430748:	ldr	x5, [sp, #40]
  43074c:	mov	x4, x0
  430750:	ldr	x3, [sp, #56]
  430754:	ldr	w2, [sp, #64]
  430758:	ldr	w1, [sp, #68]
  43075c:	ldr	x0, [sp, #72]
  430760:	blr	x19
  430764:	strb	w0, [sp, #95]
  430768:	ldrb	w0, [sp, #95]
  43076c:	ldr	x19, [sp, #16]
  430770:	ldp	x29, x30, [sp], #96
  430774:	ret
  430778:	stp	x29, x30, [sp, #-240]!
  43077c:	mov	x29, sp
  430780:	str	x19, [sp, #16]
  430784:	str	x0, [sp, #56]
  430788:	str	w1, [sp, #52]
  43078c:	str	w2, [sp, #48]
  430790:	str	x3, [sp, #40]
  430794:	str	x4, [sp, #32]
  430798:	ldr	x0, [sp, #56]
  43079c:	ldrb	w0, [x0, #1160]
  4307a0:	cmp	w0, #0x0
  4307a4:	b.eq	4307dc <ferror@plt+0x2de6c>  // b.none
  4307a8:	ldr	x0, [sp, #56]
  4307ac:	ldrb	w0, [x0, #16]
  4307b0:	cmp	w0, #0x0
  4307b4:	b.eq	4307c8 <ferror@plt+0x2de58>  // b.none
  4307b8:	ldr	x0, [sp, #56]
  4307bc:	ldr	w0, [x0, #48]
  4307c0:	str	w0, [sp, #236]
  4307c4:	b	430814 <ferror@plt+0x2dea4>
  4307c8:	ldr	x0, [sp, #56]
  4307cc:	ldr	x0, [x0, #40]
  4307d0:	ldr	w0, [x0, #60]
  4307d4:	str	w0, [sp, #236]
  4307d8:	b	430814 <ferror@plt+0x2dea4>
  4307dc:	ldr	x0, [sp, #56]
  4307e0:	ldr	x1, [x0, #448]
  4307e4:	ldr	x0, [sp, #56]
  4307e8:	ldr	x0, [x0, #488]
  4307ec:	ldr	x0, [x0, #16]
  4307f0:	cmp	x1, x0
  4307f4:	b.ne	430800 <ferror@plt+0x2de90>  // b.any
  4307f8:	str	wzr, [sp, #236]
  4307fc:	b	430814 <ferror@plt+0x2dea4>
  430800:	ldr	x0, [sp, #56]
  430804:	ldr	x0, [x0, #448]
  430808:	sub	x0, x0, #0x18
  43080c:	ldr	w0, [x0]
  430810:	str	w0, [sp, #236]
  430814:	ldr	x0, [sp, #56]
  430818:	ldr	x1, [x0, #40]
  43081c:	add	x0, sp, #0x40
  430820:	mov	x3, #0x0                   	// #0
  430824:	ldr	w2, [sp, #236]
  430828:	bl	4468fc <ferror@plt+0x43f8c>
  43082c:	add	x0, sp, #0x40
  430830:	ldr	x5, [sp, #32]
  430834:	ldr	x4, [sp, #40]
  430838:	mov	x3, x0
  43083c:	ldr	w2, [sp, #48]
  430840:	ldr	w1, [sp, #52]
  430844:	ldr	x0, [sp, #56]
  430848:	bl	4306e4 <ferror@plt+0x2dd74>
  43084c:	and	w19, w0, #0xff
  430850:	nop
  430854:	add	x0, sp, #0x40
  430858:	bl	446978 <ferror@plt+0x44008>
  43085c:	mov	w0, w19
  430860:	ldr	x19, [sp, #16]
  430864:	ldp	x29, x30, [sp], #240
  430868:	ret
  43086c:	stp	x29, x30, [sp, #-272]!
  430870:	mov	x29, sp
  430874:	str	x0, [sp, #40]
  430878:	str	w1, [sp, #36]
  43087c:	str	x2, [sp, #24]
  430880:	str	x3, [sp, #232]
  430884:	str	x4, [sp, #240]
  430888:	str	x5, [sp, #248]
  43088c:	str	x6, [sp, #256]
  430890:	str	x7, [sp, #264]
  430894:	str	q0, [sp, #96]
  430898:	str	q1, [sp, #112]
  43089c:	str	q2, [sp, #128]
  4308a0:	str	q3, [sp, #144]
  4308a4:	str	q4, [sp, #160]
  4308a8:	str	q5, [sp, #176]
  4308ac:	str	q6, [sp, #192]
  4308b0:	str	q7, [sp, #208]
  4308b4:	add	x0, sp, #0x110
  4308b8:	str	x0, [sp, #56]
  4308bc:	add	x0, sp, #0x110
  4308c0:	str	x0, [sp, #64]
  4308c4:	add	x0, sp, #0xe0
  4308c8:	str	x0, [sp, #72]
  4308cc:	mov	w0, #0xffffffd8            	// #-40
  4308d0:	str	w0, [sp, #80]
  4308d4:	mov	w0, #0xffffff80            	// #-128
  4308d8:	str	w0, [sp, #84]
  4308dc:	add	x0, sp, #0x38
  4308e0:	mov	x4, x0
  4308e4:	ldr	x3, [sp, #24]
  4308e8:	mov	w2, #0x0                   	// #0
  4308ec:	ldr	w1, [sp, #36]
  4308f0:	ldr	x0, [sp, #40]
  4308f4:	bl	430778 <ferror@plt+0x2de08>
  4308f8:	strb	w0, [sp, #95]
  4308fc:	ldrb	w0, [sp, #95]
  430900:	ldp	x29, x30, [sp], #272
  430904:	ret
  430908:	stp	x29, x30, [sp, #-272]!
  43090c:	mov	x29, sp
  430910:	str	x0, [sp, #40]
  430914:	str	w1, [sp, #36]
  430918:	str	x2, [sp, #24]
  43091c:	str	x3, [sp, #232]
  430920:	str	x4, [sp, #240]
  430924:	str	x5, [sp, #248]
  430928:	str	x6, [sp, #256]
  43092c:	str	x7, [sp, #264]
  430930:	str	q0, [sp, #96]
  430934:	str	q1, [sp, #112]
  430938:	str	q2, [sp, #128]
  43093c:	str	q3, [sp, #144]
  430940:	str	q4, [sp, #160]
  430944:	str	q5, [sp, #176]
  430948:	str	q6, [sp, #192]
  43094c:	str	q7, [sp, #208]
  430950:	add	x0, sp, #0x110
  430954:	str	x0, [sp, #56]
  430958:	add	x0, sp, #0x110
  43095c:	str	x0, [sp, #64]
  430960:	add	x0, sp, #0xe0
  430964:	str	x0, [sp, #72]
  430968:	mov	w0, #0xffffffd8            	// #-40
  43096c:	str	w0, [sp, #80]
  430970:	mov	w0, #0xffffff80            	// #-128
  430974:	str	w0, [sp, #84]
  430978:	add	x0, sp, #0x38
  43097c:	mov	x4, x0
  430980:	ldr	x3, [sp, #24]
  430984:	ldr	w2, [sp, #36]
  430988:	mov	w1, #0x0                   	// #0
  43098c:	ldr	x0, [sp, #40]
  430990:	bl	430778 <ferror@plt+0x2de08>
  430994:	strb	w0, [sp, #95]
  430998:	ldrb	w0, [sp, #95]
  43099c:	ldp	x29, x30, [sp], #272
  4309a0:	ret
  4309a4:	stp	x29, x30, [sp, #-272]!
  4309a8:	mov	x29, sp
  4309ac:	str	x0, [sp, #40]
  4309b0:	str	w1, [sp, #36]
  4309b4:	str	x2, [sp, #24]
  4309b8:	str	x3, [sp, #232]
  4309bc:	str	x4, [sp, #240]
  4309c0:	str	x5, [sp, #248]
  4309c4:	str	x6, [sp, #256]
  4309c8:	str	x7, [sp, #264]
  4309cc:	str	q0, [sp, #96]
  4309d0:	str	q1, [sp, #112]
  4309d4:	str	q2, [sp, #128]
  4309d8:	str	q3, [sp, #144]
  4309dc:	str	q4, [sp, #160]
  4309e0:	str	q5, [sp, #176]
  4309e4:	str	q6, [sp, #192]
  4309e8:	str	q7, [sp, #208]
  4309ec:	add	x0, sp, #0x110
  4309f0:	str	x0, [sp, #56]
  4309f4:	add	x0, sp, #0x110
  4309f8:	str	x0, [sp, #64]
  4309fc:	add	x0, sp, #0xe0
  430a00:	str	x0, [sp, #72]
  430a04:	mov	w0, #0xffffffd8            	// #-40
  430a08:	str	w0, [sp, #80]
  430a0c:	mov	w0, #0xffffff80            	// #-128
  430a10:	str	w0, [sp, #84]
  430a14:	add	x0, sp, #0x38
  430a18:	mov	x4, x0
  430a1c:	ldr	x3, [sp, #24]
  430a20:	ldr	w2, [sp, #36]
  430a24:	mov	w1, #0x2                   	// #2
  430a28:	ldr	x0, [sp, #40]
  430a2c:	bl	430778 <ferror@plt+0x2de08>
  430a30:	strb	w0, [sp, #95]
  430a34:	ldrb	w0, [sp, #95]
  430a38:	ldp	x29, x30, [sp], #272
  430a3c:	ret
  430a40:	stp	x29, x30, [sp, #-272]!
  430a44:	mov	x29, sp
  430a48:	str	x0, [sp, #40]
  430a4c:	str	w1, [sp, #36]
  430a50:	str	x2, [sp, #24]
  430a54:	str	x3, [sp, #232]
  430a58:	str	x4, [sp, #240]
  430a5c:	str	x5, [sp, #248]
  430a60:	str	x6, [sp, #256]
  430a64:	str	x7, [sp, #264]
  430a68:	str	q0, [sp, #96]
  430a6c:	str	q1, [sp, #112]
  430a70:	str	q2, [sp, #128]
  430a74:	str	q3, [sp, #144]
  430a78:	str	q4, [sp, #160]
  430a7c:	str	q5, [sp, #176]
  430a80:	str	q6, [sp, #192]
  430a84:	str	q7, [sp, #208]
  430a88:	add	x0, sp, #0x110
  430a8c:	str	x0, [sp, #56]
  430a90:	add	x0, sp, #0x110
  430a94:	str	x0, [sp, #64]
  430a98:	add	x0, sp, #0xe0
  430a9c:	str	x0, [sp, #72]
  430aa0:	mov	w0, #0xffffffd8            	// #-40
  430aa4:	str	w0, [sp, #80]
  430aa8:	mov	w0, #0xffffff80            	// #-128
  430aac:	str	w0, [sp, #84]
  430ab0:	add	x0, sp, #0x38
  430ab4:	mov	x4, x0
  430ab8:	ldr	x3, [sp, #24]
  430abc:	ldr	w2, [sp, #36]
  430ac0:	mov	w1, #0x1                   	// #1
  430ac4:	ldr	x0, [sp, #40]
  430ac8:	bl	430778 <ferror@plt+0x2de08>
  430acc:	strb	w0, [sp, #95]
  430ad0:	ldrb	w0, [sp, #95]
  430ad4:	ldp	x29, x30, [sp], #272
  430ad8:	ret
  430adc:	stp	x29, x30, [sp, #-256]!
  430ae0:	mov	x29, sp
  430ae4:	str	x19, [sp, #16]
  430ae8:	str	x0, [sp, #72]
  430aec:	str	w1, [sp, #68]
  430af0:	str	w2, [sp, #64]
  430af4:	str	w3, [sp, #60]
  430af8:	str	w4, [sp, #56]
  430afc:	str	x5, [sp, #48]
  430b00:	str	x6, [sp, #40]
  430b04:	ldr	x0, [sp, #72]
  430b08:	ldr	x0, [x0, #1000]
  430b0c:	cmp	x0, #0x0
  430b10:	b.ne	430b2c <ferror@plt+0x2e1bc>  // b.any
  430b14:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430b18:	add	x2, x0, #0xd68
  430b1c:	mov	w1, #0x9f                  	// #159
  430b20:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430b24:	add	x0, x0, #0xd48
  430b28:	bl	4099a4 <ferror@plt+0x7034>
  430b2c:	ldr	x0, [sp, #72]
  430b30:	ldr	x1, [x0, #40]
  430b34:	add	x0, sp, #0x50
  430b38:	mov	x3, #0x0                   	// #0
  430b3c:	ldr	w2, [sp, #60]
  430b40:	bl	4468fc <ferror@plt+0x43f8c>
  430b44:	ldr	w0, [sp, #56]
  430b48:	cmp	w0, #0x0
  430b4c:	b.eq	430b5c <ferror@plt+0x2e1ec>  // b.none
  430b50:	ldr	w1, [sp, #56]
  430b54:	add	x0, sp, #0x50
  430b58:	bl	446b90 <ferror@plt+0x44220>
  430b5c:	ldr	x0, [sp, #72]
  430b60:	ldr	x19, [x0, #1000]
  430b64:	ldr	x1, [sp, #48]
  430b68:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430b6c:	add	x0, x0, #0xd60
  430b70:	bl	402720 <dgettext@plt>
  430b74:	mov	x1, x0
  430b78:	add	x0, sp, #0x50
  430b7c:	ldr	x5, [sp, #40]
  430b80:	mov	x4, x1
  430b84:	mov	x3, x0
  430b88:	ldr	w2, [sp, #64]
  430b8c:	ldr	w1, [sp, #68]
  430b90:	ldr	x0, [sp, #72]
  430b94:	blr	x19
  430b98:	strb	w0, [sp, #255]
  430b9c:	ldrb	w19, [sp, #255]
  430ba0:	add	x0, sp, #0x50
  430ba4:	bl	446978 <ferror@plt+0x44008>
  430ba8:	mov	w0, w19
  430bac:	ldr	x19, [sp, #16]
  430bb0:	ldp	x29, x30, [sp], #256
  430bb4:	ret
  430bb8:	stp	x29, x30, [sp, #-256]!
  430bbc:	mov	x29, sp
  430bc0:	str	x0, [sp, #40]
  430bc4:	str	w1, [sp, #36]
  430bc8:	str	w2, [sp, #32]
  430bcc:	str	w3, [sp, #28]
  430bd0:	str	x4, [sp, #16]
  430bd4:	str	x5, [sp, #232]
  430bd8:	str	x6, [sp, #240]
  430bdc:	str	x7, [sp, #248]
  430be0:	str	q0, [sp, #96]
  430be4:	str	q1, [sp, #112]
  430be8:	str	q2, [sp, #128]
  430bec:	str	q3, [sp, #144]
  430bf0:	str	q4, [sp, #160]
  430bf4:	str	q5, [sp, #176]
  430bf8:	str	q6, [sp, #192]
  430bfc:	str	q7, [sp, #208]
  430c00:	add	x0, sp, #0x100
  430c04:	str	x0, [sp, #56]
  430c08:	add	x0, sp, #0x100
  430c0c:	str	x0, [sp, #64]
  430c10:	add	x0, sp, #0xe0
  430c14:	str	x0, [sp, #72]
  430c18:	mov	w0, #0xffffffe8            	// #-24
  430c1c:	str	w0, [sp, #80]
  430c20:	mov	w0, #0xffffff80            	// #-128
  430c24:	str	w0, [sp, #84]
  430c28:	add	x0, sp, #0x38
  430c2c:	mov	x6, x0
  430c30:	ldr	x5, [sp, #16]
  430c34:	ldr	w4, [sp, #28]
  430c38:	ldr	w3, [sp, #32]
  430c3c:	mov	w2, #0x0                   	// #0
  430c40:	ldr	w1, [sp, #36]
  430c44:	ldr	x0, [sp, #40]
  430c48:	bl	430adc <ferror@plt+0x2e16c>
  430c4c:	strb	w0, [sp, #95]
  430c50:	ldrb	w0, [sp, #95]
  430c54:	ldp	x29, x30, [sp], #256
  430c58:	ret
  430c5c:	stp	x29, x30, [sp, #-256]!
  430c60:	mov	x29, sp
  430c64:	str	x0, [sp, #40]
  430c68:	str	w1, [sp, #36]
  430c6c:	str	w2, [sp, #32]
  430c70:	str	w3, [sp, #28]
  430c74:	str	x4, [sp, #16]
  430c78:	str	x5, [sp, #232]
  430c7c:	str	x6, [sp, #240]
  430c80:	str	x7, [sp, #248]
  430c84:	str	q0, [sp, #96]
  430c88:	str	q1, [sp, #112]
  430c8c:	str	q2, [sp, #128]
  430c90:	str	q3, [sp, #144]
  430c94:	str	q4, [sp, #160]
  430c98:	str	q5, [sp, #176]
  430c9c:	str	q6, [sp, #192]
  430ca0:	str	q7, [sp, #208]
  430ca4:	add	x0, sp, #0x100
  430ca8:	str	x0, [sp, #56]
  430cac:	add	x0, sp, #0x100
  430cb0:	str	x0, [sp, #64]
  430cb4:	add	x0, sp, #0xe0
  430cb8:	str	x0, [sp, #72]
  430cbc:	mov	w0, #0xffffffe8            	// #-24
  430cc0:	str	w0, [sp, #80]
  430cc4:	mov	w0, #0xffffff80            	// #-128
  430cc8:	str	w0, [sp, #84]
  430ccc:	add	x0, sp, #0x38
  430cd0:	mov	x6, x0
  430cd4:	ldr	x5, [sp, #16]
  430cd8:	ldr	w4, [sp, #28]
  430cdc:	ldr	w3, [sp, #32]
  430ce0:	ldr	w2, [sp, #36]
  430ce4:	mov	w1, #0x0                   	// #0
  430ce8:	ldr	x0, [sp, #40]
  430cec:	bl	430adc <ferror@plt+0x2e16c>
  430cf0:	strb	w0, [sp, #95]
  430cf4:	ldrb	w0, [sp, #95]
  430cf8:	ldp	x29, x30, [sp], #256
  430cfc:	ret
  430d00:	stp	x29, x30, [sp, #-256]!
  430d04:	mov	x29, sp
  430d08:	str	x0, [sp, #40]
  430d0c:	str	w1, [sp, #36]
  430d10:	str	w2, [sp, #32]
  430d14:	str	w3, [sp, #28]
  430d18:	str	x4, [sp, #16]
  430d1c:	str	x5, [sp, #232]
  430d20:	str	x6, [sp, #240]
  430d24:	str	x7, [sp, #248]
  430d28:	str	q0, [sp, #96]
  430d2c:	str	q1, [sp, #112]
  430d30:	str	q2, [sp, #128]
  430d34:	str	q3, [sp, #144]
  430d38:	str	q4, [sp, #160]
  430d3c:	str	q5, [sp, #176]
  430d40:	str	q6, [sp, #192]
  430d44:	str	q7, [sp, #208]
  430d48:	add	x0, sp, #0x100
  430d4c:	str	x0, [sp, #56]
  430d50:	add	x0, sp, #0x100
  430d54:	str	x0, [sp, #64]
  430d58:	add	x0, sp, #0xe0
  430d5c:	str	x0, [sp, #72]
  430d60:	mov	w0, #0xffffffe8            	// #-24
  430d64:	str	w0, [sp, #80]
  430d68:	mov	w0, #0xffffff80            	// #-128
  430d6c:	str	w0, [sp, #84]
  430d70:	add	x0, sp, #0x38
  430d74:	mov	x6, x0
  430d78:	ldr	x5, [sp, #16]
  430d7c:	ldr	w4, [sp, #28]
  430d80:	ldr	w3, [sp, #32]
  430d84:	ldr	w2, [sp, #36]
  430d88:	mov	w1, #0x2                   	// #2
  430d8c:	ldr	x0, [sp, #40]
  430d90:	bl	430adc <ferror@plt+0x2e16c>
  430d94:	strb	w0, [sp, #95]
  430d98:	ldrb	w0, [sp, #95]
  430d9c:	ldp	x29, x30, [sp], #256
  430da0:	ret
  430da4:	stp	x29, x30, [sp, #-256]!
  430da8:	mov	x29, sp
  430dac:	str	x0, [sp, #40]
  430db0:	str	w1, [sp, #36]
  430db4:	str	w2, [sp, #32]
  430db8:	str	w3, [sp, #28]
  430dbc:	str	x4, [sp, #16]
  430dc0:	str	x5, [sp, #232]
  430dc4:	str	x6, [sp, #240]
  430dc8:	str	x7, [sp, #248]
  430dcc:	str	q0, [sp, #96]
  430dd0:	str	q1, [sp, #112]
  430dd4:	str	q2, [sp, #128]
  430dd8:	str	q3, [sp, #144]
  430ddc:	str	q4, [sp, #160]
  430de0:	str	q5, [sp, #176]
  430de4:	str	q6, [sp, #192]
  430de8:	str	q7, [sp, #208]
  430dec:	add	x0, sp, #0x100
  430df0:	str	x0, [sp, #56]
  430df4:	add	x0, sp, #0x100
  430df8:	str	x0, [sp, #64]
  430dfc:	add	x0, sp, #0xe0
  430e00:	str	x0, [sp, #72]
  430e04:	mov	w0, #0xffffffe8            	// #-24
  430e08:	str	w0, [sp, #80]
  430e0c:	mov	w0, #0xffffff80            	// #-128
  430e10:	str	w0, [sp, #84]
  430e14:	add	x0, sp, #0x38
  430e18:	mov	x6, x0
  430e1c:	ldr	x5, [sp, #16]
  430e20:	ldr	w4, [sp, #28]
  430e24:	ldr	w3, [sp, #32]
  430e28:	ldr	w2, [sp, #36]
  430e2c:	mov	w1, #0x1                   	// #1
  430e30:	ldr	x0, [sp, #40]
  430e34:	bl	430adc <ferror@plt+0x2e16c>
  430e38:	strb	w0, [sp, #95]
  430e3c:	ldrb	w0, [sp, #95]
  430e40:	ldp	x29, x30, [sp], #256
  430e44:	ret
  430e48:	stp	x29, x30, [sp, #-432]!
  430e4c:	mov	x29, sp
  430e50:	str	x19, [sp, #16]
  430e54:	str	x0, [sp, #56]
  430e58:	str	w1, [sp, #52]
  430e5c:	str	w2, [sp, #48]
  430e60:	str	x3, [sp, #40]
  430e64:	str	x4, [sp, #400]
  430e68:	str	x5, [sp, #408]
  430e6c:	str	x6, [sp, #416]
  430e70:	str	x7, [sp, #424]
  430e74:	str	q0, [sp, #272]
  430e78:	str	q1, [sp, #288]
  430e7c:	str	q2, [sp, #304]
  430e80:	str	q3, [sp, #320]
  430e84:	str	q4, [sp, #336]
  430e88:	str	q5, [sp, #352]
  430e8c:	str	q6, [sp, #368]
  430e90:	str	q7, [sp, #384]
  430e94:	add	x0, sp, #0x1b0
  430e98:	str	x0, [sp, #232]
  430e9c:	add	x0, sp, #0x1b0
  430ea0:	str	x0, [sp, #240]
  430ea4:	add	x0, sp, #0x190
  430ea8:	str	x0, [sp, #248]
  430eac:	mov	w0, #0xffffffe0            	// #-32
  430eb0:	str	w0, [sp, #256]
  430eb4:	mov	w0, #0xffffff80            	// #-128
  430eb8:	str	w0, [sp, #260]
  430ebc:	ldr	x0, [sp, #56]
  430ec0:	ldr	x1, [x0, #40]
  430ec4:	add	x0, sp, #0x40
  430ec8:	mov	x3, #0x0                   	// #0
  430ecc:	ldr	w2, [sp, #48]
  430ed0:	bl	4468fc <ferror@plt+0x43f8c>
  430ed4:	add	x1, sp, #0xe8
  430ed8:	add	x0, sp, #0x40
  430edc:	mov	x5, x1
  430ee0:	ldr	x4, [sp, #40]
  430ee4:	mov	x3, x0
  430ee8:	mov	w2, #0x0                   	// #0
  430eec:	ldr	w1, [sp, #52]
  430ef0:	ldr	x0, [sp, #56]
  430ef4:	bl	4306e4 <ferror@plt+0x2dd74>
  430ef8:	strb	w0, [sp, #271]
  430efc:	ldrb	w19, [sp, #271]
  430f00:	add	x0, sp, #0x40
  430f04:	bl	446978 <ferror@plt+0x44008>
  430f08:	mov	w0, w19
  430f0c:	ldr	x19, [sp, #16]
  430f10:	ldp	x29, x30, [sp], #432
  430f14:	ret
  430f18:	stp	x29, x30, [sp, #-256]!
  430f1c:	mov	x29, sp
  430f20:	str	x0, [sp, #40]
  430f24:	str	w1, [sp, #36]
  430f28:	str	x2, [sp, #24]
  430f2c:	str	x3, [sp, #16]
  430f30:	str	x4, [sp, #224]
  430f34:	str	x5, [sp, #232]
  430f38:	str	x6, [sp, #240]
  430f3c:	str	x7, [sp, #248]
  430f40:	str	q0, [sp, #96]
  430f44:	str	q1, [sp, #112]
  430f48:	str	q2, [sp, #128]
  430f4c:	str	q3, [sp, #144]
  430f50:	str	q4, [sp, #160]
  430f54:	str	q5, [sp, #176]
  430f58:	str	q6, [sp, #192]
  430f5c:	str	q7, [sp, #208]
  430f60:	add	x0, sp, #0x100
  430f64:	str	x0, [sp, #56]
  430f68:	add	x0, sp, #0x100
  430f6c:	str	x0, [sp, #64]
  430f70:	add	x0, sp, #0xe0
  430f74:	str	x0, [sp, #72]
  430f78:	mov	w0, #0xffffffe0            	// #-32
  430f7c:	str	w0, [sp, #80]
  430f80:	mov	w0, #0xffffff80            	// #-128
  430f84:	str	w0, [sp, #84]
  430f88:	add	x0, sp, #0x38
  430f8c:	mov	x5, x0
  430f90:	ldr	x4, [sp, #16]
  430f94:	ldr	x3, [sp, #24]
  430f98:	mov	w2, #0x0                   	// #0
  430f9c:	ldr	w1, [sp, #36]
  430fa0:	ldr	x0, [sp, #40]
  430fa4:	bl	4306e4 <ferror@plt+0x2dd74>
  430fa8:	strb	w0, [sp, #95]
  430fac:	ldrb	w0, [sp, #95]
  430fb0:	ldp	x29, x30, [sp], #256
  430fb4:	ret
  430fb8:	stp	x29, x30, [sp, #-64]!
  430fbc:	mov	x29, sp
  430fc0:	str	x19, [sp, #16]
  430fc4:	str	x0, [sp, #56]
  430fc8:	str	w1, [sp, #52]
  430fcc:	str	x2, [sp, #40]
  430fd0:	ldr	x1, [sp, #40]
  430fd4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430fd8:	add	x0, x0, #0xd60
  430fdc:	bl	402720 <dgettext@plt>
  430fe0:	mov	x19, x0
  430fe4:	bl	4028c0 <__errno_location@plt>
  430fe8:	ldr	w0, [x0]
  430fec:	bl	46f8f8 <_obstack_memory_used@@Base+0x394>
  430ff0:	mov	x4, x0
  430ff4:	mov	x3, x19
  430ff8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  430ffc:	add	x2, x0, #0xd88
  431000:	ldr	w1, [sp, #52]
  431004:	ldr	x0, [sp, #56]
  431008:	bl	43086c <ferror@plt+0x2defc>
  43100c:	and	w0, w0, #0xff
  431010:	ldr	x19, [sp, #16]
  431014:	ldp	x29, x30, [sp], #64
  431018:	ret
  43101c:	stp	x29, x30, [sp, #-48]!
  431020:	mov	x29, sp
  431024:	str	x0, [sp, #40]
  431028:	str	w1, [sp, #36]
  43102c:	str	x2, [sp, #24]
  431030:	str	w3, [sp, #32]
  431034:	ldr	x0, [sp, #24]
  431038:	ldrb	w0, [x0]
  43103c:	cmp	w0, #0x0
  431040:	b.ne	43105c <ferror@plt+0x2e6ec>  // b.any
  431044:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  431048:	add	x1, x0, #0xd90
  43104c:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  431050:	add	x0, x0, #0xd60
  431054:	bl	402720 <dgettext@plt>
  431058:	str	x0, [sp, #24]
  43105c:	bl	4028c0 <__errno_location@plt>
  431060:	ldr	w0, [x0]
  431064:	bl	46f8f8 <_obstack_memory_used@@Base+0x394>
  431068:	mov	x5, x0
  43106c:	ldr	x4, [sp, #24]
  431070:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  431074:	add	x3, x0, #0xd88
  431078:	ldr	w2, [sp, #32]
  43107c:	ldr	w1, [sp, #36]
  431080:	ldr	x0, [sp, #40]
  431084:	bl	430e48 <ferror@plt+0x2e4d8>
  431088:	and	w0, w0, #0xff
  43108c:	ldp	x29, x30, [sp], #48
  431090:	ret
  431094:	sub	sp, sp, #0x90
  431098:	str	x0, [sp, #24]
  43109c:	str	x1, [sp, #16]
  4310a0:	str	x2, [sp, #8]
  4310a4:	ldr	x0, [sp, #8]
  4310a8:	str	x0, [sp, #56]
  4310ac:	ldr	x0, [sp, #16]
  4310b0:	str	x0, [sp, #48]
  4310b4:	str	xzr, [sp, #136]
  4310b8:	str	xzr, [sp, #64]
  4310bc:	ldr	x0, [sp, #64]
  4310c0:	str	x0, [sp, #72]
  4310c4:	ldr	x0, [sp, #72]
  4310c8:	str	x0, [sp, #80]
  4310cc:	ldr	x0, [sp, #80]
  4310d0:	str	x0, [sp, #88]
  4310d4:	ldr	x0, [sp, #88]
  4310d8:	str	x0, [sp, #96]
  4310dc:	ldr	x0, [sp, #96]
  4310e0:	str	x0, [sp, #104]
  4310e4:	ldr	x0, [sp, #104]
  4310e8:	str	x0, [sp, #112]
  4310ec:	ldr	x0, [sp, #112]
  4310f0:	str	x0, [sp, #120]
  4310f4:	ldr	x0, [sp, #120]
  4310f8:	str	x0, [sp, #128]
  4310fc:	ldr	x0, [sp, #8]
  431100:	cmp	x0, #0x2
  431104:	b.ne	431248 <ferror@plt+0x2e8d8>  // b.any
  431108:	ldr	x0, [sp, #16]
  43110c:	ldrb	w0, [x0]
  431110:	cmp	w0, #0x64
  431114:	b.eq	431128 <ferror@plt+0x2e7b8>  // b.none
  431118:	ldr	x0, [sp, #16]
  43111c:	ldrb	w0, [x0]
  431120:	cmp	w0, #0x44
  431124:	b.ne	431248 <ferror@plt+0x2e8d8>  // b.any
  431128:	ldr	x0, [sp, #16]
  43112c:	ldrb	w0, [x0]
  431130:	cmp	w0, #0x44
  431134:	cset	w0, eq  // eq = none
  431138:	strb	w0, [sp, #47]
  43113c:	ldr	x0, [sp, #16]
  431140:	add	x0, x0, #0x1
  431144:	ldrb	w0, [x0]
  431148:	cmp	w0, #0x6c
  43114c:	b.eq	43120c <ferror@plt+0x2e89c>  // b.none
  431150:	cmp	w0, #0x6c
  431154:	b.gt	431244 <ferror@plt+0x2e8d4>
  431158:	cmp	w0, #0x66
  43115c:	b.eq	43119c <ferror@plt+0x2e82c>  // b.none
  431160:	cmp	w0, #0x66
  431164:	b.gt	431244 <ferror@plt+0x2e8d4>
  431168:	cmp	w0, #0x64
  43116c:	b.eq	4311d4 <ferror@plt+0x2e864>  // b.none
  431170:	cmp	w0, #0x64
  431174:	b.gt	431244 <ferror@plt+0x2e8d4>
  431178:	cmp	w0, #0x4c
  43117c:	b.eq	431228 <ferror@plt+0x2e8b8>  // b.none
  431180:	cmp	w0, #0x4c
  431184:	b.gt	431244 <ferror@plt+0x2e8d4>
  431188:	cmp	w0, #0x44
  43118c:	b.eq	4311f0 <ferror@plt+0x2e880>  // b.none
  431190:	cmp	w0, #0x46
  431194:	b.eq	4311b8 <ferror@plt+0x2e848>  // b.none
  431198:	b	431244 <ferror@plt+0x2e8d4>
  43119c:	ldrb	w0, [sp, #47]
  4311a0:	cmp	w0, #0x0
  4311a4:	b.eq	4311b0 <ferror@plt+0x2e840>  // b.none
  4311a8:	mov	w0, #0x0                   	// #0
  4311ac:	b	43197c <ferror@plt+0x2f00c>
  4311b0:	mov	w0, #0x4010                	// #16400
  4311b4:	b	43197c <ferror@plt+0x2f00c>
  4311b8:	ldrb	w0, [sp, #47]
  4311bc:	cmp	w0, #0x0
  4311c0:	b.eq	4311cc <ferror@plt+0x2e85c>  // b.none
  4311c4:	mov	w0, #0x4010                	// #16400
  4311c8:	b	43197c <ferror@plt+0x2f00c>
  4311cc:	mov	w0, #0x0                   	// #0
  4311d0:	b	43197c <ferror@plt+0x2f00c>
  4311d4:	ldrb	w0, [sp, #47]
  4311d8:	cmp	w0, #0x0
  4311dc:	b.eq	4311e8 <ferror@plt+0x2e878>  // b.none
  4311e0:	mov	w0, #0x0                   	// #0
  4311e4:	b	43197c <ferror@plt+0x2f00c>
  4311e8:	mov	w0, #0x4020                	// #16416
  4311ec:	b	43197c <ferror@plt+0x2f00c>
  4311f0:	ldrb	w0, [sp, #47]
  4311f4:	cmp	w0, #0x0
  4311f8:	b.eq	431204 <ferror@plt+0x2e894>  // b.none
  4311fc:	mov	w0, #0x4020                	// #16416
  431200:	b	43197c <ferror@plt+0x2f00c>
  431204:	mov	w0, #0x0                   	// #0
  431208:	b	43197c <ferror@plt+0x2f00c>
  43120c:	ldrb	w0, [sp, #47]
  431210:	cmp	w0, #0x0
  431214:	b.eq	431220 <ferror@plt+0x2e8b0>  // b.none
  431218:	mov	w0, #0x0                   	// #0
  43121c:	b	43197c <ferror@plt+0x2f00c>
  431220:	mov	w0, #0x4040                	// #16448
  431224:	b	43197c <ferror@plt+0x2f00c>
  431228:	ldrb	w0, [sp, #47]
  43122c:	cmp	w0, #0x0
  431230:	b.eq	43123c <ferror@plt+0x2e8cc>  // b.none
  431234:	mov	w0, #0x4040                	// #16448
  431238:	b	43197c <ferror@plt+0x2f00c>
  43123c:	mov	w0, #0x0                   	// #0
  431240:	b	43197c <ferror@plt+0x2f00c>
  431244:	nop
  431248:	ldr	x0, [sp, #24]
  43124c:	ldrb	w0, [x0, #1163]
  431250:	cmp	w0, #0x0
  431254:	b.eq	431474 <ferror@plt+0x2eb04>  // b.none
  431258:	ldr	x0, [sp, #8]
  43125c:	cmp	x0, #0x0
  431260:	b.eq	4312c8 <ferror@plt+0x2e958>  // b.none
  431264:	ldr	x0, [sp, #8]
  431268:	sub	x0, x0, #0x1
  43126c:	ldr	x1, [sp, #16]
  431270:	add	x0, x1, x0
  431274:	ldrb	w0, [x0]
  431278:	cmp	w0, #0x72
  43127c:	b.eq	4312b8 <ferror@plt+0x2e948>  // b.none
  431280:	cmp	w0, #0x72
  431284:	b.gt	4312c4 <ferror@plt+0x2e954>
  431288:	cmp	w0, #0x6b
  43128c:	b.eq	4312ac <ferror@plt+0x2e93c>  // b.none
  431290:	cmp	w0, #0x6b
  431294:	b.gt	4312c4 <ferror@plt+0x2e954>
  431298:	cmp	w0, #0x4b
  43129c:	b.eq	4312ac <ferror@plt+0x2e93c>  // b.none
  4312a0:	cmp	w0, #0x52
  4312a4:	b.eq	4312b8 <ferror@plt+0x2e948>  // b.none
  4312a8:	b	4312c4 <ferror@plt+0x2e954>
  4312ac:	mov	x0, #0x200000              	// #2097152
  4312b0:	str	x0, [sp, #136]
  4312b4:	b	4312c8 <ferror@plt+0x2e958>
  4312b8:	mov	x0, #0x100000              	// #1048576
  4312bc:	str	x0, [sp, #136]
  4312c0:	b	4312c8 <ferror@plt+0x2e958>
  4312c4:	nop
  4312c8:	ldr	x0, [sp, #136]
  4312cc:	cmp	x0, #0x0
  4312d0:	b.eq	431474 <ferror@plt+0x2eb04>  // b.none
  4312d4:	ldr	x0, [sp, #8]
  4312d8:	cmp	x0, #0x1
  4312dc:	b.ne	4312e8 <ferror@plt+0x2e978>  // b.any
  4312e0:	ldr	x0, [sp, #136]
  4312e4:	b	43197c <ferror@plt+0x2f00c>
  4312e8:	ldr	x0, [sp, #8]
  4312ec:	sub	x0, x0, #0x1
  4312f0:	str	x0, [sp, #8]
  4312f4:	ldr	x0, [sp, #16]
  4312f8:	ldrb	w0, [x0]
  4312fc:	cmp	w0, #0x75
  431300:	b.eq	431314 <ferror@plt+0x2e9a4>  // b.none
  431304:	ldr	x0, [sp, #16]
  431308:	ldrb	w0, [x0]
  43130c:	cmp	w0, #0x55
  431310:	b.ne	43134c <ferror@plt+0x2e9dc>  // b.any
  431314:	ldr	x0, [sp, #136]
  431318:	orr	x0, x0, #0x1000
  43131c:	str	x0, [sp, #136]
  431320:	ldr	x0, [sp, #8]
  431324:	cmp	x0, #0x1
  431328:	b.ne	431334 <ferror@plt+0x2e9c4>  // b.any
  43132c:	ldr	x0, [sp, #136]
  431330:	b	43197c <ferror@plt+0x2f00c>
  431334:	ldr	x0, [sp, #8]
  431338:	sub	x0, x0, #0x1
  43133c:	str	x0, [sp, #8]
  431340:	ldr	x0, [sp, #16]
  431344:	add	x0, x0, #0x1
  431348:	str	x0, [sp, #16]
  43134c:	ldr	x0, [sp, #16]
  431350:	ldrb	w0, [x0]
  431354:	cmp	w0, #0x6c
  431358:	b.eq	4313a8 <ferror@plt+0x2ea38>  // b.none
  43135c:	cmp	w0, #0x6c
  431360:	b.gt	431450 <ferror@plt+0x2eae0>
  431364:	cmp	w0, #0x68
  431368:	b.eq	431388 <ferror@plt+0x2ea18>  // b.none
  43136c:	cmp	w0, #0x68
  431370:	b.gt	431450 <ferror@plt+0x2eae0>
  431374:	cmp	w0, #0x48
  431378:	b.eq	431388 <ferror@plt+0x2ea18>  // b.none
  43137c:	cmp	w0, #0x4c
  431380:	b.eq	4313fc <ferror@plt+0x2ea8c>  // b.none
  431384:	b	431450 <ferror@plt+0x2eae0>
  431388:	ldr	x0, [sp, #8]
  43138c:	cmp	x0, #0x1
  431390:	b.ne	431458 <ferror@plt+0x2eae8>  // b.any
  431394:	ldr	x0, [sp, #136]
  431398:	orr	x0, x0, #0x10
  43139c:	str	x0, [sp, #136]
  4313a0:	ldr	x0, [sp, #136]
  4313a4:	b	43197c <ferror@plt+0x2f00c>
  4313a8:	ldr	x0, [sp, #8]
  4313ac:	cmp	x0, #0x1
  4313b0:	b.ne	4313c8 <ferror@plt+0x2ea58>  // b.any
  4313b4:	ldr	x0, [sp, #136]
  4313b8:	orr	x0, x0, #0x20
  4313bc:	str	x0, [sp, #136]
  4313c0:	ldr	x0, [sp, #136]
  4313c4:	b	43197c <ferror@plt+0x2f00c>
  4313c8:	ldr	x0, [sp, #8]
  4313cc:	cmp	x0, #0x2
  4313d0:	b.ne	431460 <ferror@plt+0x2eaf0>  // b.any
  4313d4:	ldr	x0, [sp, #16]
  4313d8:	add	x0, x0, #0x1
  4313dc:	ldrb	w0, [x0]
  4313e0:	cmp	w0, #0x6c
  4313e4:	b.ne	431460 <ferror@plt+0x2eaf0>  // b.any
  4313e8:	ldr	x0, [sp, #136]
  4313ec:	orr	x0, x0, #0x40
  4313f0:	str	x0, [sp, #136]
  4313f4:	ldr	x0, [sp, #136]
  4313f8:	b	43197c <ferror@plt+0x2f00c>
  4313fc:	ldr	x0, [sp, #8]
  431400:	cmp	x0, #0x1
  431404:	b.ne	43141c <ferror@plt+0x2eaac>  // b.any
  431408:	ldr	x0, [sp, #136]
  43140c:	orr	x0, x0, #0x20
  431410:	str	x0, [sp, #136]
  431414:	ldr	x0, [sp, #136]
  431418:	b	43197c <ferror@plt+0x2f00c>
  43141c:	ldr	x0, [sp, #8]
  431420:	cmp	x0, #0x2
  431424:	b.ne	431468 <ferror@plt+0x2eaf8>  // b.any
  431428:	ldr	x0, [sp, #16]
  43142c:	add	x0, x0, #0x1
  431430:	ldrb	w0, [x0]
  431434:	cmp	w0, #0x4c
  431438:	b.ne	431468 <ferror@plt+0x2eaf8>  // b.any
  43143c:	ldr	x0, [sp, #136]
  431440:	orr	x0, x0, #0x40
  431444:	str	x0, [sp, #136]
  431448:	ldr	x0, [sp, #136]
  43144c:	b	43197c <ferror@plt+0x2f00c>
  431450:	nop
  431454:	b	43146c <ferror@plt+0x2eafc>
  431458:	nop
  43145c:	b	43146c <ferror@plt+0x2eafc>
  431460:	nop
  431464:	b	43146c <ferror@plt+0x2eafc>
  431468:	nop
  43146c:	mov	w0, #0x0                   	// #0
  431470:	b	43197c <ferror@plt+0x2f00c>
  431474:	ldr	x0, [sp, #8]
  431478:	sub	x1, x0, #0x1
  43147c:	str	x1, [sp, #8]
  431480:	cmp	x0, #0x0
  431484:	cset	w0, ne  // ne = any
  431488:	and	w0, w0, #0xff
  43148c:	cmp	w0, #0x0
  431490:	b.eq	431708 <ferror@plt+0x2ed98>  // b.none
  431494:	ldr	x0, [sp, #16]
  431498:	ldrb	w0, [x0]
  43149c:	cmp	w0, #0x77
  4314a0:	b.eq	4316bc <ferror@plt+0x2ed4c>  // b.none
  4314a4:	cmp	w0, #0x77
  4314a8:	b.gt	4316ec <ferror@plt+0x2ed7c>
  4314ac:	cmp	w0, #0x71
  4314b0:	b.eq	4316cc <ferror@plt+0x2ed5c>  // b.none
  4314b4:	cmp	w0, #0x71
  4314b8:	b.gt	4316ec <ferror@plt+0x2ed7c>
  4314bc:	cmp	w0, #0x6c
  4314c0:	b.eq	4316ac <ferror@plt+0x2ed3c>  // b.none
  4314c4:	cmp	w0, #0x6c
  4314c8:	b.gt	4316ec <ferror@plt+0x2ed7c>
  4314cc:	cmp	w0, #0x6a
  4314d0:	b.gt	4316ec <ferror@plt+0x2ed7c>
  4314d4:	cmp	w0, #0x69
  4314d8:	b.ge	4316dc <ferror@plt+0x2ed6c>  // b.tcont
  4314dc:	cmp	w0, #0x66
  4314e0:	b.eq	43154c <ferror@plt+0x2ebdc>  // b.none
  4314e4:	cmp	w0, #0x66
  4314e8:	b.gt	4316ec <ferror@plt+0x2ed7c>
  4314ec:	cmp	w0, #0x64
  4314f0:	b.eq	43169c <ferror@plt+0x2ed2c>  // b.none
  4314f4:	cmp	w0, #0x64
  4314f8:	b.gt	4316ec <ferror@plt+0x2ed7c>
  4314fc:	cmp	w0, #0x57
  431500:	b.eq	4316bc <ferror@plt+0x2ed4c>  // b.none
  431504:	cmp	w0, #0x57
  431508:	b.gt	4316ec <ferror@plt+0x2ed7c>
  43150c:	cmp	w0, #0x51
  431510:	b.eq	4316cc <ferror@plt+0x2ed5c>  // b.none
  431514:	cmp	w0, #0x51
  431518:	b.gt	4316ec <ferror@plt+0x2ed7c>
  43151c:	cmp	w0, #0x4c
  431520:	b.eq	4316ac <ferror@plt+0x2ed3c>  // b.none
  431524:	cmp	w0, #0x4c
  431528:	b.gt	4316ec <ferror@plt+0x2ed7c>
  43152c:	cmp	w0, #0x4a
  431530:	b.gt	4316ec <ferror@plt+0x2ed7c>
  431534:	cmp	w0, #0x49
  431538:	b.ge	4316dc <ferror@plt+0x2ed6c>  // b.tcont
  43153c:	cmp	w0, #0x44
  431540:	b.eq	43169c <ferror@plt+0x2ed2c>  // b.none
  431544:	cmp	w0, #0x46
  431548:	b.ne	4316ec <ferror@plt+0x2ed7c>  // b.any
  43154c:	ldr	x0, [sp, #128]
  431550:	add	x0, x0, #0x1
  431554:	str	x0, [sp, #128]
  431558:	ldr	x0, [sp, #8]
  43155c:	cmp	x0, #0x0
  431560:	b.eq	4316f4 <ferror@plt+0x2ed84>  // b.none
  431564:	ldr	x0, [sp, #24]
  431568:	ldrb	w0, [x0, #1120]
  43156c:	cmp	w0, #0x0
  431570:	b.ne	4316f4 <ferror@plt+0x2ed84>  // b.any
  431574:	ldr	x0, [sp, #16]
  431578:	add	x0, x0, #0x1
  43157c:	ldrb	w0, [x0]
  431580:	cmp	w0, #0x30
  431584:	b.ls	4316f4 <ferror@plt+0x2ed84>  // b.plast
  431588:	ldr	x0, [sp, #16]
  43158c:	add	x0, x0, #0x1
  431590:	ldrb	w0, [x0]
  431594:	cmp	w0, #0x39
  431598:	b.hi	4316f4 <ferror@plt+0x2ed84>  // b.pmore
  43159c:	ldr	x0, [sp, #64]
  4315a0:	cmp	x0, #0x0
  4315a4:	b.ne	4316f4 <ferror@plt+0x2ed84>  // b.any
  4315a8:	ldr	x0, [sp, #128]
  4315ac:	sub	x0, x0, #0x1
  4315b0:	str	x0, [sp, #128]
  4315b4:	ldr	x0, [sp, #8]
  4315b8:	cmp	x0, #0x0
  4315bc:	b.eq	431644 <ferror@plt+0x2ecd4>  // b.none
  4315c0:	ldr	x0, [sp, #16]
  4315c4:	add	x0, x0, #0x1
  4315c8:	ldrb	w0, [x0]
  4315cc:	cmp	w0, #0x2f
  4315d0:	b.ls	431644 <ferror@plt+0x2ecd4>  // b.plast
  4315d4:	ldr	x0, [sp, #16]
  4315d8:	add	x0, x0, #0x1
  4315dc:	ldrb	w0, [x0]
  4315e0:	cmp	w0, #0x39
  4315e4:	b.hi	431644 <ferror@plt+0x2ecd4>  // b.pmore
  4315e8:	ldr	x0, [sp, #64]
  4315ec:	cmp	x0, #0xef
  4315f0:	b.hi	431644 <ferror@plt+0x2ecd4>  // b.pmore
  4315f4:	ldr	x1, [sp, #64]
  4315f8:	mov	x0, x1
  4315fc:	lsl	x0, x0, #2
  431600:	add	x0, x0, x1
  431604:	lsl	x0, x0, #1
  431608:	mov	x1, x0
  43160c:	ldr	x0, [sp, #16]
  431610:	add	x0, x0, #0x1
  431614:	ldrb	w0, [x0]
  431618:	sub	w0, w0, #0x30
  43161c:	sxtw	x0, w0
  431620:	add	x0, x1, x0
  431624:	str	x0, [sp, #64]
  431628:	ldr	x0, [sp, #8]
  43162c:	sub	x0, x0, #0x1
  431630:	str	x0, [sp, #8]
  431634:	ldr	x0, [sp, #16]
  431638:	add	x0, x0, #0x1
  43163c:	str	x0, [sp, #16]
  431640:	b	4315b4 <ferror@plt+0x2ec44>
  431644:	ldr	x0, [sp, #8]
  431648:	cmp	x0, #0x0
  43164c:	b.eq	43168c <ferror@plt+0x2ed1c>  // b.none
  431650:	ldr	x0, [sp, #16]
  431654:	add	x0, x0, #0x1
  431658:	ldrb	w0, [x0]
  43165c:	cmp	w0, #0x78
  431660:	b.ne	43168c <ferror@plt+0x2ed1c>  // b.any
  431664:	ldr	x0, [sp, #72]
  431668:	add	x0, x0, #0x1
  43166c:	str	x0, [sp, #72]
  431670:	ldr	x0, [sp, #8]
  431674:	sub	x0, x0, #0x1
  431678:	str	x0, [sp, #8]
  43167c:	ldr	x0, [sp, #16]
  431680:	add	x0, x0, #0x1
  431684:	str	x0, [sp, #16]
  431688:	b	4316f4 <ferror@plt+0x2ed84>
  43168c:	ldr	x0, [sp, #80]
  431690:	add	x0, x0, #0x1
  431694:	str	x0, [sp, #80]
  431698:	b	4316f4 <ferror@plt+0x2ed84>
  43169c:	ldr	x0, [sp, #120]
  4316a0:	add	x0, x0, #0x1
  4316a4:	str	x0, [sp, #120]
  4316a8:	b	4316f8 <ferror@plt+0x2ed88>
  4316ac:	ldr	x0, [sp, #112]
  4316b0:	add	x0, x0, #0x1
  4316b4:	str	x0, [sp, #112]
  4316b8:	b	4316f8 <ferror@plt+0x2ed88>
  4316bc:	ldr	x0, [sp, #104]
  4316c0:	add	x0, x0, #0x1
  4316c4:	str	x0, [sp, #104]
  4316c8:	b	4316f8 <ferror@plt+0x2ed88>
  4316cc:	ldr	x0, [sp, #96]
  4316d0:	add	x0, x0, #0x1
  4316d4:	str	x0, [sp, #96]
  4316d8:	b	4316f8 <ferror@plt+0x2ed88>
  4316dc:	ldr	x0, [sp, #88]
  4316e0:	add	x0, x0, #0x1
  4316e4:	str	x0, [sp, #88]
  4316e8:	b	4316f8 <ferror@plt+0x2ed88>
  4316ec:	mov	w0, #0x0                   	// #0
  4316f0:	b	43197c <ferror@plt+0x2f00c>
  4316f4:	nop
  4316f8:	ldr	x0, [sp, #16]
  4316fc:	add	x0, x0, #0x1
  431700:	str	x0, [sp, #16]
  431704:	b	431474 <ferror@plt+0x2eb04>
  431708:	ldr	x1, [sp, #128]
  43170c:	ldr	x0, [sp, #120]
  431710:	add	x1, x1, x0
  431714:	ldr	x0, [sp, #112]
  431718:	add	x1, x1, x0
  43171c:	ldr	x0, [sp, #104]
  431720:	add	x1, x1, x0
  431724:	ldr	x0, [sp, #96]
  431728:	add	x1, x1, x0
  43172c:	ldr	x0, [sp, #80]
  431730:	add	x1, x1, x0
  431734:	ldr	x0, [sp, #72]
  431738:	add	x0, x1, x0
  43173c:	cmp	x0, #0x1
  431740:	b.hi	431750 <ferror@plt+0x2ede0>  // b.pmore
  431744:	ldr	x0, [sp, #88]
  431748:	cmp	x0, #0x1
  43174c:	b.ls	431758 <ferror@plt+0x2ede8>  // b.plast
  431750:	mov	w0, #0x0                   	// #0
  431754:	b	43197c <ferror@plt+0x2f00c>
  431758:	ldr	x0, [sp, #64]
  43175c:	cmp	x0, #0xf0
  431760:	b.ls	43176c <ferror@plt+0x2edfc>  // b.plast
  431764:	mov	w0, #0x0                   	// #0
  431768:	b	43197c <ferror@plt+0x2f00c>
  43176c:	ldr	x0, [sp, #72]
  431770:	cmp	x0, #0x0
  431774:	b.eq	4317a4 <ferror@plt+0x2ee34>  // b.none
  431778:	ldr	x0, [sp, #64]
  43177c:	cmp	x0, #0x20
  431780:	b.eq	4317a4 <ferror@plt+0x2ee34>  // b.none
  431784:	ldr	x0, [sp, #64]
  431788:	cmp	x0, #0x40
  43178c:	b.eq	4317a4 <ferror@plt+0x2ee34>  // b.none
  431790:	ldr	x0, [sp, #64]
  431794:	cmp	x0, #0x80
  431798:	b.eq	4317a4 <ferror@plt+0x2ee34>  // b.none
  43179c:	mov	w0, #0x0                   	// #0
  4317a0:	b	43197c <ferror@plt+0x2f00c>
  4317a4:	ldr	x0, [sp, #80]
  4317a8:	cmp	x0, #0x0
  4317ac:	b.eq	4317d4 <ferror@plt+0x2ee64>  // b.none
  4317b0:	ldr	x0, [sp, #64]
  4317b4:	cmp	x0, #0x10
  4317b8:	b.eq	4317d4 <ferror@plt+0x2ee64>  // b.none
  4317bc:	ldr	x0, [sp, #64]
  4317c0:	and	x0, x0, #0x1f
  4317c4:	cmp	x0, #0x0
  4317c8:	b.eq	4317d4 <ferror@plt+0x2ee64>  // b.none
  4317cc:	mov	w0, #0x0                   	// #0
  4317d0:	b	43197c <ferror@plt+0x2f00c>
  4317d4:	ldr	x0, [sp, #80]
  4317d8:	cmp	x0, #0x0
  4317dc:	b.eq	4317f4 <ferror@plt+0x2ee84>  // b.none
  4317e0:	ldr	x0, [sp, #64]
  4317e4:	cmp	x0, #0x60
  4317e8:	b.ne	4317f4 <ferror@plt+0x2ee84>  // b.any
  4317ec:	mov	w0, #0x0                   	// #0
  4317f0:	b	43197c <ferror@plt+0x2f00c>
  4317f4:	ldr	x0, [sp, #88]
  4317f8:	cmp	x0, #0x0
  4317fc:	b.eq	431890 <ferror@plt+0x2ef20>  // b.none
  431800:	ldr	x0, [sp, #24]
  431804:	ldrb	w0, [x0, #1163]
  431808:	cmp	w0, #0x0
  43180c:	b.ne	431818 <ferror@plt+0x2eea8>  // b.any
  431810:	mov	w0, #0x0                   	// #0
  431814:	b	43197c <ferror@plt+0x2f00c>
  431818:	ldr	x0, [sp, #24]
  43181c:	ldrb	w0, [x0, #1120]
  431820:	cmp	w0, #0x0
  431824:	b.eq	431890 <ferror@plt+0x2ef20>  // b.none
  431828:	ldr	x0, [sp, #24]
  43182c:	ldr	w0, [x0, #1116]
  431830:	cmp	w0, #0xe
  431834:	b.le	431890 <ferror@plt+0x2ef20>
  431838:	ldr	x0, [sp, #48]
  43183c:	ldrb	w0, [x0]
  431840:	cmp	w0, #0x69
  431844:	b.ne	431890 <ferror@plt+0x2ef20>  // b.any
  431848:	ldr	x0, [sp, #56]
  43184c:	cmp	x0, #0x1
  431850:	b.eq	431888 <ferror@plt+0x2ef18>  // b.none
  431854:	ldr	x0, [sp, #56]
  431858:	cmp	x0, #0x2
  43185c:	b.ne	431890 <ferror@plt+0x2ef20>  // b.any
  431860:	ldr	x0, [sp, #48]
  431864:	add	x0, x0, #0x1
  431868:	ldrb	w0, [x0]
  43186c:	cmp	w0, #0x66
  431870:	b.eq	431888 <ferror@plt+0x2ef18>  // b.none
  431874:	ldr	x0, [sp, #48]
  431878:	add	x0, x0, #0x1
  43187c:	ldrb	w0, [x0]
  431880:	cmp	w0, #0x6c
  431884:	b.ne	431890 <ferror@plt+0x2ef20>  // b.any
  431888:	mov	w0, #0x0                   	// #0
  43188c:	b	43197c <ferror@plt+0x2f00c>
  431890:	ldr	x0, [sp, #104]
  431894:	cmp	x0, #0x0
  431898:	b.ne	4318a8 <ferror@plt+0x2ef38>  // b.any
  43189c:	ldr	x0, [sp, #96]
  4318a0:	cmp	x0, #0x0
  4318a4:	b.eq	4318c0 <ferror@plt+0x2ef50>  // b.none
  4318a8:	ldr	x0, [sp, #24]
  4318ac:	ldrb	w0, [x0, #1163]
  4318b0:	cmp	w0, #0x0
  4318b4:	b.ne	4318c0 <ferror@plt+0x2ef50>  // b.any
  4318b8:	mov	w0, #0x0                   	// #0
  4318bc:	b	43197c <ferror@plt+0x2f00c>
  4318c0:	ldr	x0, [sp, #88]
  4318c4:	cmp	x0, #0x0
  4318c8:	b.eq	4318d4 <ferror@plt+0x2ef64>  // b.none
  4318cc:	mov	w1, #0x2000                	// #8192
  4318d0:	b	4318d8 <ferror@plt+0x2ef68>
  4318d4:	mov	w1, #0x0                   	// #0
  4318d8:	ldr	x0, [sp, #128]
  4318dc:	cmp	x0, #0x0
  4318e0:	b.ne	431974 <ferror@plt+0x2f004>  // b.any
  4318e4:	ldr	x0, [sp, #120]
  4318e8:	cmp	x0, #0x0
  4318ec:	b.ne	43196c <ferror@plt+0x2effc>  // b.any
  4318f0:	ldr	x0, [sp, #112]
  4318f4:	cmp	x0, #0x0
  4318f8:	b.ne	431964 <ferror@plt+0x2eff4>  // b.any
  4318fc:	ldr	x0, [sp, #104]
  431900:	cmp	x0, #0x0
  431904:	b.ne	43195c <ferror@plt+0x2efec>  // b.any
  431908:	ldr	x0, [sp, #96]
  43190c:	cmp	x0, #0x0
  431910:	b.ne	431954 <ferror@plt+0x2efe4>  // b.any
  431914:	ldr	x0, [sp, #80]
  431918:	cmp	x0, #0x0
  43191c:	b.eq	431930 <ferror@plt+0x2efc0>  // b.none
  431920:	ldr	x0, [sp, #64]
  431924:	lsl	w0, w0, #24
  431928:	orr	w0, w0, #0x400000
  43192c:	b	431978 <ferror@plt+0x2f008>
  431930:	ldr	x0, [sp, #72]
  431934:	cmp	x0, #0x0
  431938:	b.eq	43194c <ferror@plt+0x2efdc>  // b.none
  43193c:	ldr	x0, [sp, #64]
  431940:	lsl	w0, w0, #24
  431944:	orr	w0, w0, #0x800000
  431948:	b	431978 <ferror@plt+0x2f008>
  43194c:	mov	w0, #0x8000                	// #32768
  431950:	b	431978 <ferror@plt+0x2f008>
  431954:	mov	w0, #0x20000               	// #131072
  431958:	b	431978 <ferror@plt+0x2f008>
  43195c:	mov	w0, #0x10000               	// #65536
  431960:	b	431978 <ferror@plt+0x2f008>
  431964:	mov	w0, #0x40                  	// #64
  431968:	b	431978 <ferror@plt+0x2f008>
  43196c:	mov	w0, #0x20                  	// #32
  431970:	b	431978 <ferror@plt+0x2f008>
  431974:	mov	w0, #0x10                  	// #16
  431978:	orr	w0, w1, w0
  43197c:	add	sp, sp, #0x90
  431980:	ret
  431984:	stp	x29, x30, [sp, #-48]!
  431988:	mov	x29, sp
  43198c:	str	x0, [sp, #40]
  431990:	str	x1, [sp, #32]
  431994:	str	x2, [sp, #24]
  431998:	ldr	x2, [sp, #24]
  43199c:	ldr	x1, [sp, #32]
  4319a0:	ldr	x0, [sp, #40]
  4319a4:	bl	431094 <ferror@plt+0x2e724>
  4319a8:	ldp	x29, x30, [sp], #48
  4319ac:	ret
  4319b0:	sub	sp, sp, #0x40
  4319b4:	str	x0, [sp, #24]
  4319b8:	str	x1, [sp, #16]
  4319bc:	str	x2, [sp, #8]
  4319c0:	ldr	x0, [sp, #8]
  4319c4:	str	x0, [sp, #32]
  4319c8:	str	xzr, [sp, #40]
  4319cc:	ldr	x0, [sp, #40]
  4319d0:	str	x0, [sp, #48]
  4319d4:	ldr	x0, [sp, #48]
  4319d8:	str	x0, [sp, #56]
  4319dc:	ldr	x0, [sp, #8]
  4319e0:	sub	x1, x0, #0x1
  4319e4:	str	x1, [sp, #8]
  4319e8:	cmp	x0, #0x0
  4319ec:	cset	w0, ne  // ne = any
  4319f0:	and	w0, w0, #0xff
  4319f4:	cmp	w0, #0x0
  4319f8:	b.eq	431af0 <ferror@plt+0x2f180>  // b.none
  4319fc:	ldr	x1, [sp, #16]
  431a00:	ldr	x0, [sp, #8]
  431a04:	add	x0, x1, x0
  431a08:	ldrb	w0, [x0]
  431a0c:	sub	w0, w0, #0x49
  431a10:	cmp	w0, #0x2c
  431a14:	cset	w1, hi  // hi = pmore
  431a18:	and	w1, w1, #0xff
  431a1c:	cmp	w1, #0x0
  431a20:	b.ne	431ae0 <ferror@plt+0x2f170>  // b.any
  431a24:	mov	x1, #0x1                   	// #1
  431a28:	lsl	x0, x1, x0
  431a2c:	and	x1, x0, #0x300000003
  431a30:	cmp	x1, #0x0
  431a34:	cset	w1, ne  // ne = any
  431a38:	and	w1, w1, #0xff
  431a3c:	cmp	w1, #0x0
  431a40:	b.ne	431a84 <ferror@plt+0x2f114>  // b.any
  431a44:	and	x1, x0, #0x800000008
  431a48:	cmp	x1, #0x0
  431a4c:	cset	w1, ne  // ne = any
  431a50:	and	w1, w1, #0xff
  431a54:	cmp	w1, #0x0
  431a58:	b.ne	431a94 <ferror@plt+0x2f124>  // b.any
  431a5c:	and	x0, x0, #0x100000001000
  431a60:	cmp	x0, #0x0
  431a64:	cset	w0, ne  // ne = any
  431a68:	and	w0, w0, #0xff
  431a6c:	cmp	w0, #0x0
  431a70:	b.eq	431ae0 <ferror@plt+0x2f170>  // b.none
  431a74:	ldr	x0, [sp, #56]
  431a78:	add	x0, x0, #0x1
  431a7c:	str	x0, [sp, #56]
  431a80:	b	431aec <ferror@plt+0x2f17c>
  431a84:	ldr	x0, [sp, #40]
  431a88:	add	x0, x0, #0x1
  431a8c:	str	x0, [sp, #40]
  431a90:	b	431aec <ferror@plt+0x2f17c>
  431a94:	ldr	x0, [sp, #48]
  431a98:	add	x0, x0, #0x1
  431a9c:	str	x0, [sp, #48]
  431aa0:	ldr	x0, [sp, #48]
  431aa4:	cmp	x0, #0x2
  431aa8:	b.ne	431ae8 <ferror@plt+0x2f178>  // b.any
  431aac:	ldr	x1, [sp, #16]
  431ab0:	ldr	x0, [sp, #8]
  431ab4:	add	x0, x1, x0
  431ab8:	ldrb	w1, [x0]
  431abc:	ldr	x0, [sp, #8]
  431ac0:	add	x0, x0, #0x1
  431ac4:	ldr	x2, [sp, #16]
  431ac8:	add	x0, x2, x0
  431acc:	ldrb	w0, [x0]
  431ad0:	cmp	w1, w0
  431ad4:	b.eq	431ae8 <ferror@plt+0x2f178>  // b.none
  431ad8:	mov	w0, #0x0                   	// #0
  431adc:	b	431c08 <ferror@plt+0x2f298>
  431ae0:	mov	w0, #0x0                   	// #0
  431ae4:	b	431c08 <ferror@plt+0x2f298>
  431ae8:	nop
  431aec:	b	4319dc <ferror@plt+0x2f06c>
  431af0:	ldr	x0, [sp, #48]
  431af4:	cmp	x0, #0x2
  431af8:	b.hi	431b14 <ferror@plt+0x2f1a4>  // b.pmore
  431afc:	ldr	x0, [sp, #56]
  431b00:	cmp	x0, #0x1
  431b04:	b.hi	431b14 <ferror@plt+0x2f1a4>  // b.pmore
  431b08:	ldr	x0, [sp, #40]
  431b0c:	cmp	x0, #0x1
  431b10:	b.ls	431b1c <ferror@plt+0x2f1ac>  // b.plast
  431b14:	mov	w0, #0x0                   	// #0
  431b18:	b	431c08 <ferror@plt+0x2f298>
  431b1c:	ldr	x0, [sp, #40]
  431b20:	cmp	x0, #0x0
  431b24:	b.eq	431ba4 <ferror@plt+0x2f234>  // b.none
  431b28:	ldr	x0, [sp, #24]
  431b2c:	ldrb	w0, [x0, #1163]
  431b30:	cmp	w0, #0x0
  431b34:	b.ne	431b40 <ferror@plt+0x2f1d0>  // b.any
  431b38:	mov	w0, #0x0                   	// #0
  431b3c:	b	431c08 <ferror@plt+0x2f298>
  431b40:	ldr	x0, [sp, #24]
  431b44:	ldrb	w0, [x0, #1120]
  431b48:	cmp	w0, #0x0
  431b4c:	b.eq	431ba4 <ferror@plt+0x2f234>  // b.none
  431b50:	ldr	x0, [sp, #24]
  431b54:	ldr	w0, [x0, #1116]
  431b58:	cmp	w0, #0xe
  431b5c:	b.le	431ba4 <ferror@plt+0x2f234>
  431b60:	ldr	x0, [sp, #16]
  431b64:	ldrb	w0, [x0]
  431b68:	cmp	w0, #0x69
  431b6c:	b.ne	431ba4 <ferror@plt+0x2f234>  // b.any
  431b70:	ldr	x0, [sp, #32]
  431b74:	cmp	x0, #0x1
  431b78:	b.eq	431b9c <ferror@plt+0x2f22c>  // b.none
  431b7c:	ldr	x0, [sp, #32]
  431b80:	cmp	x0, #0x2
  431b84:	b.ne	431ba4 <ferror@plt+0x2f234>  // b.any
  431b88:	ldr	x0, [sp, #16]
  431b8c:	add	x0, x0, #0x1
  431b90:	ldrb	w0, [x0]
  431b94:	cmp	w0, #0x6c
  431b98:	b.ne	431ba4 <ferror@plt+0x2f234>  // b.any
  431b9c:	mov	w0, #0x0                   	// #0
  431ba0:	b	431c08 <ferror@plt+0x2f298>
  431ba4:	ldr	x0, [sp, #40]
  431ba8:	cmp	x0, #0x0
  431bac:	b.eq	431bb8 <ferror@plt+0x2f248>  // b.none
  431bb0:	mov	w1, #0x2000                	// #8192
  431bb4:	b	431bbc <ferror@plt+0x2f24c>
  431bb8:	mov	w1, #0x0                   	// #0
  431bbc:	ldr	x0, [sp, #56]
  431bc0:	cmp	x0, #0x0
  431bc4:	b.eq	431bd0 <ferror@plt+0x2f260>  // b.none
  431bc8:	mov	w0, #0x1000                	// #4096
  431bcc:	b	431bd4 <ferror@plt+0x2f264>
  431bd0:	mov	w0, #0x0                   	// #0
  431bd4:	orr	w1, w1, w0
  431bd8:	ldr	x0, [sp, #48]
  431bdc:	cmp	x0, #0x0
  431be0:	b.eq	431c00 <ferror@plt+0x2f290>  // b.none
  431be4:	ldr	x0, [sp, #48]
  431be8:	cmp	x0, #0x1
  431bec:	b.ne	431bf8 <ferror@plt+0x2f288>  // b.any
  431bf0:	mov	w0, #0x20                  	// #32
  431bf4:	b	431c04 <ferror@plt+0x2f294>
  431bf8:	mov	w0, #0x40                  	// #64
  431bfc:	b	431c04 <ferror@plt+0x2f294>
  431c00:	mov	w0, #0x10                  	// #16
  431c04:	orr	w0, w0, w1
  431c08:	add	sp, sp, #0x40
  431c0c:	ret
  431c10:	stp	x29, x30, [sp, #-48]!
  431c14:	mov	x29, sp
  431c18:	str	x0, [sp, #40]
  431c1c:	str	x1, [sp, #32]
  431c20:	str	x2, [sp, #24]
  431c24:	ldr	x2, [sp, #24]
  431c28:	ldr	x1, [sp, #32]
  431c2c:	ldr	x0, [sp, #40]
  431c30:	bl	4319b0 <ferror@plt+0x2f040>
  431c34:	ldp	x29, x30, [sp], #48
  431c38:	ret
  431c3c:	sub	sp, sp, #0x10
  431c40:	str	w0, [sp, #12]
  431c44:	ldr	w0, [sp, #12]
  431c48:	cmp	w0, #0x4a
  431c4c:	b.ne	431c58 <ferror@plt+0x2f2e8>  // b.any
  431c50:	mov	w0, #0x3e                  	// #62
  431c54:	b	431cac <ferror@plt+0x2f33c>
  431c58:	ldr	w0, [sp, #12]
  431c5c:	cmp	w0, #0x4b
  431c60:	b.ne	431c6c <ferror@plt+0x2f2fc>  // b.any
  431c64:	mov	w0, #0x3f                  	// #63
  431c68:	b	431cac <ferror@plt+0x2f33c>
  431c6c:	ldr	w0, [sp, #12]
  431c70:	cmp	w0, #0x4c
  431c74:	b.ne	431c80 <ferror@plt+0x2f310>  // b.any
  431c78:	mov	w0, #0x40                  	// #64
  431c7c:	b	431cac <ferror@plt+0x2f33c>
  431c80:	ldr	w0, [sp, #12]
  431c84:	cmp	w0, #0x4d
  431c88:	b.ne	431c94 <ferror@plt+0x2f324>  // b.any
  431c8c:	mov	w0, #0x41                  	// #65
  431c90:	b	431cac <ferror@plt+0x2f33c>
  431c94:	ldr	w0, [sp, #12]
  431c98:	cmp	w0, #0x4e
  431c9c:	b.ne	431ca8 <ferror@plt+0x2f338>  // b.any
  431ca0:	mov	w0, #0x42                  	// #66
  431ca4:	b	431cac <ferror@plt+0x2f33c>
  431ca8:	ldr	w0, [sp, #12]
  431cac:	add	sp, sp, #0x10
  431cb0:	ret
  431cb4:	sub	sp, sp, #0x10
  431cb8:	str	w0, [sp, #12]
  431cbc:	ldr	w0, [sp, #12]
  431cc0:	cmp	w0, #0x3e
  431cc4:	b.ne	431cd0 <ferror@plt+0x2f360>  // b.any
  431cc8:	mov	w0, #0x4a                  	// #74
  431ccc:	b	431d24 <ferror@plt+0x2f3b4>
  431cd0:	ldr	w0, [sp, #12]
  431cd4:	cmp	w0, #0x3f
  431cd8:	b.ne	431ce4 <ferror@plt+0x2f374>  // b.any
  431cdc:	mov	w0, #0x4b                  	// #75
  431ce0:	b	431d24 <ferror@plt+0x2f3b4>
  431ce4:	ldr	w0, [sp, #12]
  431ce8:	cmp	w0, #0x40
  431cec:	b.ne	431cf8 <ferror@plt+0x2f388>  // b.any
  431cf0:	mov	w0, #0x4c                  	// #76
  431cf4:	b	431d24 <ferror@plt+0x2f3b4>
  431cf8:	ldr	w0, [sp, #12]
  431cfc:	cmp	w0, #0x41
  431d00:	b.ne	431d0c <ferror@plt+0x2f39c>  // b.any
  431d04:	mov	w0, #0x4d                  	// #77
  431d08:	b	431d24 <ferror@plt+0x2f3b4>
  431d0c:	ldr	w0, [sp, #12]
  431d10:	cmp	w0, #0x42
  431d14:	b.ne	431d20 <ferror@plt+0x2f3b0>  // b.any
  431d18:	mov	w0, #0x4e                  	// #78
  431d1c:	b	431d24 <ferror@plt+0x2f3b4>
  431d20:	ldr	w0, [sp, #12]
  431d24:	add	sp, sp, #0x10
  431d28:	ret
  431d2c:	sub	sp, sp, #0x10
  431d30:	str	w0, [sp, #12]
  431d34:	ldr	w0, [sp, #12]
  431d38:	cmp	w0, #0x45
  431d3c:	b.ne	431d48 <ferror@plt+0x2f3d8>  // b.any
  431d40:	mov	w0, #0x38                  	// #56
  431d44:	b	431d9c <ferror@plt+0x2f42c>
  431d48:	ldr	w0, [sp, #12]
  431d4c:	cmp	w0, #0x46
  431d50:	b.ne	431d5c <ferror@plt+0x2f3ec>  // b.any
  431d54:	mov	w0, #0x39                  	// #57
  431d58:	b	431d9c <ferror@plt+0x2f42c>
  431d5c:	ldr	w0, [sp, #12]
  431d60:	cmp	w0, #0x47
  431d64:	b.ne	431d70 <ferror@plt+0x2f400>  // b.any
  431d68:	mov	w0, #0x3a                  	// #58
  431d6c:	b	431d9c <ferror@plt+0x2f42c>
  431d70:	ldr	w0, [sp, #12]
  431d74:	cmp	w0, #0x48
  431d78:	b.ne	431d84 <ferror@plt+0x2f414>  // b.any
  431d7c:	mov	w0, #0x3b                  	// #59
  431d80:	b	431d9c <ferror@plt+0x2f42c>
  431d84:	ldr	w0, [sp, #12]
  431d88:	cmp	w0, #0x49
  431d8c:	b.ne	431d98 <ferror@plt+0x2f428>  // b.any
  431d90:	mov	w0, #0x3c                  	// #60
  431d94:	b	431d9c <ferror@plt+0x2f42c>
  431d98:	ldr	w0, [sp, #12]
  431d9c:	add	sp, sp, #0x10
  431da0:	ret
  431da4:	sub	sp, sp, #0x10
  431da8:	str	w0, [sp, #12]
  431dac:	ldr	w0, [sp, #12]
  431db0:	cmp	w0, #0x38
  431db4:	b.ne	431dc0 <ferror@plt+0x2f450>  // b.any
  431db8:	mov	w0, #0x45                  	// #69
  431dbc:	b	431e14 <ferror@plt+0x2f4a4>
  431dc0:	ldr	w0, [sp, #12]
  431dc4:	cmp	w0, #0x39
  431dc8:	b.ne	431dd4 <ferror@plt+0x2f464>  // b.any
  431dcc:	mov	w0, #0x46                  	// #70
  431dd0:	b	431e14 <ferror@plt+0x2f4a4>
  431dd4:	ldr	w0, [sp, #12]
  431dd8:	cmp	w0, #0x3a
  431ddc:	b.ne	431de8 <ferror@plt+0x2f478>  // b.any
  431de0:	mov	w0, #0x47                  	// #71
  431de4:	b	431e14 <ferror@plt+0x2f4a4>
  431de8:	ldr	w0, [sp, #12]
  431dec:	cmp	w0, #0x3b
  431df0:	b.ne	431dfc <ferror@plt+0x2f48c>  // b.any
  431df4:	mov	w0, #0x48                  	// #72
  431df8:	b	431e14 <ferror@plt+0x2f4a4>
  431dfc:	ldr	w0, [sp, #12]
  431e00:	cmp	w0, #0x3c
  431e04:	b.ne	431e10 <ferror@plt+0x2f4a0>  // b.any
  431e08:	mov	w0, #0x49                  	// #73
  431e0c:	b	431e14 <ferror@plt+0x2f4a4>
  431e10:	ldr	w0, [sp, #12]
  431e14:	add	sp, sp, #0x10
  431e18:	ret
  431e1c:	sub	sp, sp, #0x10
  431e20:	str	w0, [sp, #12]
  431e24:	ldr	w0, [sp, #12]
  431e28:	cmp	w0, #0x4a
  431e2c:	b.eq	431e60 <ferror@plt+0x2f4f0>  // b.none
  431e30:	ldr	w0, [sp, #12]
  431e34:	cmp	w0, #0x4b
  431e38:	b.eq	431e60 <ferror@plt+0x2f4f0>  // b.none
  431e3c:	ldr	w0, [sp, #12]
  431e40:	cmp	w0, #0x4c
  431e44:	b.eq	431e60 <ferror@plt+0x2f4f0>  // b.none
  431e48:	ldr	w0, [sp, #12]
  431e4c:	cmp	w0, #0x4d
  431e50:	b.eq	431e60 <ferror@plt+0x2f4f0>  // b.none
  431e54:	ldr	w0, [sp, #12]
  431e58:	cmp	w0, #0x4e
  431e5c:	b.ne	431e68 <ferror@plt+0x2f4f8>  // b.any
  431e60:	mov	w0, #0x1                   	// #1
  431e64:	b	431e6c <ferror@plt+0x2f4fc>
  431e68:	mov	w0, #0x0                   	// #0
  431e6c:	add	sp, sp, #0x10
  431e70:	ret
  431e74:	sub	sp, sp, #0x10
  431e78:	str	w0, [sp, #12]
  431e7c:	ldr	w0, [sp, #12]
  431e80:	cmp	w0, #0x45
  431e84:	b.eq	431eb8 <ferror@plt+0x2f548>  // b.none
  431e88:	ldr	w0, [sp, #12]
  431e8c:	cmp	w0, #0x46
  431e90:	b.eq	431eb8 <ferror@plt+0x2f548>  // b.none
  431e94:	ldr	w0, [sp, #12]
  431e98:	cmp	w0, #0x47
  431e9c:	b.eq	431eb8 <ferror@plt+0x2f548>  // b.none
  431ea0:	ldr	w0, [sp, #12]
  431ea4:	cmp	w0, #0x48
  431ea8:	b.eq	431eb8 <ferror@plt+0x2f548>  // b.none
  431eac:	ldr	w0, [sp, #12]
  431eb0:	cmp	w0, #0x49
  431eb4:	b.ne	431ec0 <ferror@plt+0x2f550>  // b.any
  431eb8:	mov	w0, #0x1                   	// #1
  431ebc:	b	431ec4 <ferror@plt+0x2f554>
  431ec0:	mov	w0, #0x0                   	// #0
  431ec4:	add	sp, sp, #0x10
  431ec8:	ret
  431ecc:	sub	sp, sp, #0x30
  431ed0:	str	x0, [sp, #8]
  431ed4:	ldr	x0, [sp, #8]
  431ed8:	ldr	w0, [x0, #8]
  431edc:	str	w0, [sp, #40]
  431ee0:	ldr	x0, [sp, #8]
  431ee4:	ldr	x0, [x0, #16]
  431ee8:	str	x0, [sp, #32]
  431eec:	str	wzr, [sp, #44]
  431ef0:	ldr	w1, [sp, #44]
  431ef4:	ldr	w0, [sp, #40]
  431ef8:	cmp	w1, w0
  431efc:	b.cs	431f40 <ferror@plt+0x2f5d0>  // b.hs, b.nlast
  431f00:	ldr	w0, [sp, #44]
  431f04:	ldr	x1, [sp, #32]
  431f08:	add	x0, x1, x0
  431f0c:	ldrb	w0, [x0]
  431f10:	cmp	w0, #0x27
  431f14:	b.eq	431f40 <ferror@plt+0x2f5d0>  // b.none
  431f18:	ldr	w0, [sp, #44]
  431f1c:	ldr	x1, [sp, #32]
  431f20:	add	x0, x1, x0
  431f24:	ldrb	w0, [x0]
  431f28:	cmp	w0, #0x22
  431f2c:	b.eq	431f40 <ferror@plt+0x2f5d0>  // b.none
  431f30:	ldr	w0, [sp, #44]
  431f34:	add	w0, w0, #0x1
  431f38:	str	w0, [sp, #44]
  431f3c:	b	431ef0 <ferror@plt+0x2f580>
  431f40:	ldr	w1, [sp, #44]
  431f44:	ldr	w0, [sp, #40]
  431f48:	cmp	w1, w0
  431f4c:	b.ne	431f60 <ferror@plt+0x2f5f0>  // b.any
  431f50:	ldr	w0, [sp, #40]
  431f54:	ldr	x1, [sp, #32]
  431f58:	add	x0, x1, x0
  431f5c:	b	431fcc <ferror@plt+0x2f65c>
  431f60:	ldr	w0, [sp, #44]
  431f64:	ldr	x1, [sp, #32]
  431f68:	add	x0, x1, x0
  431f6c:	ldrb	w0, [x0]
  431f70:	strb	w0, [sp, #31]
  431f74:	ldr	w0, [sp, #40]
  431f78:	str	w0, [sp, #44]
  431f7c:	ldr	w0, [sp, #44]
  431f80:	cmp	w0, #0x0
  431f84:	b.eq	431fc0 <ferror@plt+0x2f650>  // b.none
  431f88:	ldr	w0, [sp, #44]
  431f8c:	sub	w0, w0, #0x1
  431f90:	mov	w0, w0
  431f94:	ldr	x1, [sp, #32]
  431f98:	add	x0, x1, x0
  431f9c:	ldrb	w0, [x0]
  431fa0:	ldrb	w1, [sp, #31]
  431fa4:	cmp	w1, w0
  431fa8:	b.eq	431fbc <ferror@plt+0x2f64c>  // b.none
  431fac:	ldr	w0, [sp, #44]
  431fb0:	sub	w0, w0, #0x1
  431fb4:	str	w0, [sp, #44]
  431fb8:	b	431f7c <ferror@plt+0x2f60c>
  431fbc:	nop
  431fc0:	ldr	w0, [sp, #44]
  431fc4:	ldr	x1, [sp, #32]
  431fc8:	add	x0, x1, x0
  431fcc:	add	sp, sp, #0x30
  431fd0:	ret
  431fd4:	stp	x29, x30, [sp, #-112]!
  431fd8:	mov	x29, sp
  431fdc:	str	x0, [sp, #40]
  431fe0:	str	x1, [sp, #32]
  431fe4:	str	x2, [sp, #24]
  431fe8:	str	w3, [sp, #20]
  431fec:	ldr	x0, [sp, #32]
  431ff0:	ldr	x0, [x0, #16]
  431ff4:	str	x0, [sp, #104]
  431ff8:	ldr	x0, [sp, #24]
  431ffc:	cmp	x0, #0x0
  432000:	b.eq	43200c <ferror@plt+0x2f69c>  // b.none
  432004:	ldr	x0, [sp, #24]
  432008:	str	xzr, [x0]
  43200c:	ldr	x0, [sp, #32]
  432010:	ldr	w0, [x0, #8]
  432014:	cmp	w0, #0x1
  432018:	b.ne	432024 <ferror@plt+0x2f6b4>  // b.any
  43201c:	mov	w0, #0x111                 	// #273
  432020:	b	432d74 <ferror@plt+0x30404>
  432024:	ldr	x0, [sp, #32]
  432028:	ldr	w0, [x0, #8]
  43202c:	mov	w0, w0
  432030:	ldr	x1, [sp, #104]
  432034:	add	x0, x1, x0
  432038:	str	x0, [sp, #72]
  43203c:	str	wzr, [sp, #88]
  432040:	str	wzr, [sp, #100]
  432044:	mov	w0, #0xa                   	// #10
  432048:	str	w0, [sp, #92]
  43204c:	strb	wzr, [sp, #87]
  432050:	strb	wzr, [sp, #86]
  432054:	ldr	x0, [sp, #104]
  432058:	ldrb	w0, [x0]
  43205c:	cmp	w0, #0x30
  432060:	b.ne	4321dc <ferror@plt+0x2f86c>  // b.any
  432064:	mov	w0, #0x8                   	// #8
  432068:	str	w0, [sp, #92]
  43206c:	ldr	x0, [sp, #104]
  432070:	add	x0, x0, #0x1
  432074:	str	x0, [sp, #104]
  432078:	ldr	x0, [sp, #104]
  43207c:	ldrb	w0, [x0]
  432080:	cmp	w0, #0x78
  432084:	b.eq	432098 <ferror@plt+0x2f728>  // b.none
  432088:	ldr	x0, [sp, #104]
  43208c:	ldrb	w0, [x0]
  432090:	cmp	w0, #0x58
  432094:	b.ne	432134 <ferror@plt+0x2f7c4>  // b.any
  432098:	ldr	x0, [sp, #104]
  43209c:	add	x0, x0, #0x1
  4320a0:	ldrb	w0, [x0]
  4320a4:	cmp	w0, #0x2e
  4320a8:	b.eq	4320d8 <ferror@plt+0x2f768>  // b.none
  4320ac:	ldr	x0, [sp, #104]
  4320b0:	add	x0, x0, #0x1
  4320b4:	ldrb	w0, [x0]
  4320b8:	mov	w1, w0
  4320bc:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4320c0:	add	x0, x0, #0x498
  4320c4:	sxtw	x1, w1
  4320c8:	ldrh	w0, [x0, x1, lsl #1]
  4320cc:	and	w0, w0, #0x100
  4320d0:	cmp	w0, #0x0
  4320d4:	b.eq	4320f0 <ferror@plt+0x2f780>  // b.none
  4320d8:	mov	w0, #0x10                  	// #16
  4320dc:	str	w0, [sp, #92]
  4320e0:	ldr	x0, [sp, #104]
  4320e4:	add	x0, x0, #0x1
  4320e8:	str	x0, [sp, #104]
  4320ec:	b	4321d8 <ferror@plt+0x2f868>
  4320f0:	ldr	x0, [sp, #104]
  4320f4:	add	x0, x0, #0x1
  4320f8:	ldrb	w0, [x0]
  4320fc:	cmp	w0, #0x27
  432100:	b.ne	4321d8 <ferror@plt+0x2f868>  // b.any
  432104:	ldr	x0, [sp, #40]
  432108:	ldrb	w0, [x0, #1166]
  43210c:	cmp	w0, #0x0
  432110:	b.eq	4321d8 <ferror@plt+0x2f868>  // b.none
  432114:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432118:	add	x4, x0, #0xdb0
  43211c:	mov	w3, #0x0                   	// #0
  432120:	ldr	w2, [sp, #20]
  432124:	mov	w1, #0x3                   	// #3
  432128:	ldr	x0, [sp, #40]
  43212c:	bl	430bb8 <ferror@plt+0x2e248>
  432130:	b	432d70 <ferror@plt+0x30400>
  432134:	ldr	x0, [sp, #104]
  432138:	ldrb	w0, [x0]
  43213c:	cmp	w0, #0x62
  432140:	b.eq	432154 <ferror@plt+0x2f7e4>  // b.none
  432144:	ldr	x0, [sp, #104]
  432148:	ldrb	w0, [x0]
  43214c:	cmp	w0, #0x42
  432150:	b.ne	4321dc <ferror@plt+0x2f86c>  // b.any
  432154:	ldr	x0, [sp, #104]
  432158:	add	x0, x0, #0x1
  43215c:	ldrb	w0, [x0]
  432160:	cmp	w0, #0x30
  432164:	b.eq	43217c <ferror@plt+0x2f80c>  // b.none
  432168:	ldr	x0, [sp, #104]
  43216c:	add	x0, x0, #0x1
  432170:	ldrb	w0, [x0]
  432174:	cmp	w0, #0x31
  432178:	b.ne	432194 <ferror@plt+0x2f824>  // b.any
  43217c:	mov	w0, #0x2                   	// #2
  432180:	str	w0, [sp, #92]
  432184:	ldr	x0, [sp, #104]
  432188:	add	x0, x0, #0x1
  43218c:	str	x0, [sp, #104]
  432190:	b	4321dc <ferror@plt+0x2f86c>
  432194:	ldr	x0, [sp, #104]
  432198:	add	x0, x0, #0x1
  43219c:	ldrb	w0, [x0]
  4321a0:	cmp	w0, #0x27
  4321a4:	b.ne	4321dc <ferror@plt+0x2f86c>  // b.any
  4321a8:	ldr	x0, [sp, #40]
  4321ac:	ldrb	w0, [x0, #1166]
  4321b0:	cmp	w0, #0x0
  4321b4:	b.eq	4321dc <ferror@plt+0x2f86c>  // b.none
  4321b8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4321bc:	add	x4, x0, #0xdb0
  4321c0:	mov	w3, #0x0                   	// #0
  4321c4:	ldr	w2, [sp, #20]
  4321c8:	mov	w1, #0x3                   	// #3
  4321cc:	ldr	x0, [sp, #40]
  4321d0:	bl	430bb8 <ferror@plt+0x2e248>
  4321d4:	b	432d70 <ferror@plt+0x30400>
  4321d8:	nop
  4321dc:	ldr	x0, [sp, #104]
  4321e0:	add	x1, x0, #0x1
  4321e4:	str	x1, [sp, #104]
  4321e8:	ldrb	w0, [x0]
  4321ec:	str	w0, [sp, #68]
  4321f0:	ldr	w0, [sp, #68]
  4321f4:	and	w1, w0, #0xff
  4321f8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4321fc:	add	x0, x0, #0x498
  432200:	mov	w1, w1
  432204:	ldrh	w0, [x0, x1, lsl #1]
  432208:	and	w0, w0, #0x4
  43220c:	cmp	w0, #0x0
  432210:	b.ne	432244 <ferror@plt+0x2f8d4>  // b.any
  432214:	ldr	w0, [sp, #68]
  432218:	and	w1, w0, #0xff
  43221c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  432220:	add	x0, x0, #0x498
  432224:	mov	w1, w1
  432228:	ldrh	w0, [x0, x1, lsl #1]
  43222c:	and	w0, w0, #0x100
  432230:	cmp	w0, #0x0
  432234:	b.eq	43228c <ferror@plt+0x2f91c>  // b.none
  432238:	ldr	w0, [sp, #92]
  43223c:	cmp	w0, #0x10
  432240:	b.ne	43228c <ferror@plt+0x2f91c>  // b.any
  432244:	strb	wzr, [sp, #86]
  432248:	mov	w0, #0x1                   	// #1
  43224c:	strb	w0, [sp, #87]
  432250:	ldr	w0, [sp, #68]
  432254:	and	w0, w0, #0xff
  432258:	mov	w2, w0
  43225c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  432260:	add	x1, x0, #0x378
  432264:	sxtw	x0, w2
  432268:	ldrb	w0, [x1, x0]
  43226c:	str	w0, [sp, #68]
  432270:	ldr	w1, [sp, #68]
  432274:	ldr	w0, [sp, #100]
  432278:	cmp	w1, w0
  43227c:	b.ls	432424 <ferror@plt+0x2fab4>  // b.plast
  432280:	ldr	w0, [sp, #68]
  432284:	str	w0, [sp, #100]
  432288:	b	432424 <ferror@plt+0x2fab4>
  43228c:	ldr	w0, [sp, #68]
  432290:	cmp	w0, #0x27
  432294:	b.ne	4322e0 <ferror@plt+0x2f970>  // b.any
  432298:	ldr	x0, [sp, #40]
  43229c:	ldrb	w0, [x0, #1166]
  4322a0:	cmp	w0, #0x0
  4322a4:	b.eq	4322e0 <ferror@plt+0x2f970>  // b.none
  4322a8:	ldrb	w0, [sp, #86]
  4322ac:	cmp	w0, #0x0
  4322b0:	b.eq	4322d4 <ferror@plt+0x2f964>  // b.none
  4322b4:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4322b8:	add	x4, x0, #0xdd8
  4322bc:	mov	w3, #0x0                   	// #0
  4322c0:	ldr	w2, [sp, #20]
  4322c4:	mov	w1, #0x3                   	// #3
  4322c8:	ldr	x0, [sp, #40]
  4322cc:	bl	430bb8 <ferror@plt+0x2e248>
  4322d0:	b	432d70 <ferror@plt+0x30400>
  4322d4:	mov	w0, #0x1                   	// #1
  4322d8:	strb	w0, [sp, #86]
  4322dc:	b	432424 <ferror@plt+0x2fab4>
  4322e0:	ldr	w0, [sp, #68]
  4322e4:	cmp	w0, #0x2e
  4322e8:	b.ne	432374 <ferror@plt+0x2fa04>  // b.any
  4322ec:	ldrb	w0, [sp, #86]
  4322f0:	cmp	w0, #0x0
  4322f4:	b.ne	432318 <ferror@plt+0x2f9a8>  // b.any
  4322f8:	ldr	x0, [sp, #104]
  4322fc:	ldrb	w0, [x0]
  432300:	cmp	w0, #0x27
  432304:	b.ne	432338 <ferror@plt+0x2f9c8>  // b.any
  432308:	ldr	x0, [sp, #40]
  43230c:	ldrb	w0, [x0, #1166]
  432310:	cmp	w0, #0x0
  432314:	b.eq	432338 <ferror@plt+0x2f9c8>  // b.none
  432318:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  43231c:	add	x4, x0, #0xdf8
  432320:	mov	w3, #0x0                   	// #0
  432324:	ldr	w2, [sp, #20]
  432328:	mov	w1, #0x3                   	// #3
  43232c:	ldr	x0, [sp, #40]
  432330:	bl	430bb8 <ferror@plt+0x2e248>
  432334:	b	432d70 <ferror@plt+0x30400>
  432338:	strb	wzr, [sp, #86]
  43233c:	ldr	w0, [sp, #88]
  432340:	cmp	w0, #0x0
  432344:	b.ne	432354 <ferror@plt+0x2f9e4>  // b.any
  432348:	mov	w0, #0x1                   	// #1
  43234c:	str	w0, [sp, #88]
  432350:	b	4321dc <ferror@plt+0x2f86c>
  432354:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432358:	add	x4, x0, #0xe28
  43235c:	mov	w3, #0x0                   	// #0
  432360:	ldr	w2, [sp, #20]
  432364:	mov	w1, #0x3                   	// #3
  432368:	ldr	x0, [sp, #40]
  43236c:	bl	430bb8 <ferror@plt+0x2e248>
  432370:	b	432d70 <ferror@plt+0x30400>
  432374:	ldr	w0, [sp, #92]
  432378:	cmp	w0, #0xa
  43237c:	b.hi	432398 <ferror@plt+0x2fa28>  // b.pmore
  432380:	ldr	w0, [sp, #68]
  432384:	cmp	w0, #0x65
  432388:	b.eq	4323bc <ferror@plt+0x2fa4c>  // b.none
  43238c:	ldr	w0, [sp, #68]
  432390:	cmp	w0, #0x45
  432394:	b.eq	4323bc <ferror@plt+0x2fa4c>  // b.none
  432398:	ldr	w0, [sp, #92]
  43239c:	cmp	w0, #0x10
  4323a0:	b.ne	432414 <ferror@plt+0x2faa4>  // b.any
  4323a4:	ldr	w0, [sp, #68]
  4323a8:	cmp	w0, #0x70
  4323ac:	b.eq	4323bc <ferror@plt+0x2fa4c>  // b.none
  4323b0:	ldr	w0, [sp, #68]
  4323b4:	cmp	w0, #0x50
  4323b8:	b.ne	432414 <ferror@plt+0x2faa4>  // b.any
  4323bc:	ldrb	w0, [sp, #86]
  4323c0:	cmp	w0, #0x0
  4323c4:	b.ne	4323e8 <ferror@plt+0x2fa78>  // b.any
  4323c8:	ldr	x0, [sp, #104]
  4323cc:	ldrb	w0, [x0]
  4323d0:	cmp	w0, #0x27
  4323d4:	b.ne	432408 <ferror@plt+0x2fa98>  // b.any
  4323d8:	ldr	x0, [sp, #40]
  4323dc:	ldrb	w0, [x0, #1166]
  4323e0:	cmp	w0, #0x0
  4323e4:	b.eq	432408 <ferror@plt+0x2fa98>  // b.none
  4323e8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4323ec:	add	x4, x0, #0xe50
  4323f0:	mov	w3, #0x0                   	// #0
  4323f4:	ldr	w2, [sp, #20]
  4323f8:	mov	w1, #0x3                   	// #3
  4323fc:	ldr	x0, [sp, #40]
  432400:	bl	430bb8 <ferror@plt+0x2e248>
  432404:	b	432d70 <ferror@plt+0x30400>
  432408:	mov	w0, #0x2                   	// #2
  43240c:	str	w0, [sp, #88]
  432410:	b	432428 <ferror@plt+0x2fab8>
  432414:	ldr	x0, [sp, #104]
  432418:	sub	x0, x0, #0x1
  43241c:	str	x0, [sp, #104]
  432420:	b	432428 <ferror@plt+0x2fab8>
  432424:	b	4321dc <ferror@plt+0x2f86c>
  432428:	ldrb	w0, [sp, #86]
  43242c:	cmp	w0, #0x0
  432430:	b.eq	432460 <ferror@plt+0x2faf0>  // b.none
  432434:	ldr	w0, [sp, #88]
  432438:	cmp	w0, #0x2
  43243c:	b.eq	432460 <ferror@plt+0x2faf0>  // b.none
  432440:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432444:	add	x4, x0, #0xe78
  432448:	mov	w3, #0x0                   	// #0
  43244c:	ldr	w2, [sp, #20]
  432450:	mov	w1, #0x3                   	// #3
  432454:	ldr	x0, [sp, #40]
  432458:	bl	430bb8 <ferror@plt+0x2e248>
  43245c:	b	432d70 <ferror@plt+0x30400>
  432460:	ldr	w0, [sp, #92]
  432464:	cmp	w0, #0x10
  432468:	b.eq	43250c <ferror@plt+0x2fb9c>  // b.none
  43246c:	ldr	w0, [sp, #88]
  432470:	cmp	w0, #0x0
  432474:	b.ne	43250c <ferror@plt+0x2fb9c>  // b.any
  432478:	ldr	x1, [sp, #72]
  43247c:	ldr	x0, [sp, #104]
  432480:	sub	x0, x1, x0
  432484:	mov	x2, x0
  432488:	ldr	x1, [sp, #104]
  43248c:	ldr	x0, [sp, #40]
  432490:	bl	431094 <ferror@plt+0x2e724>
  432494:	str	w0, [sp, #96]
  432498:	ldr	w0, [sp, #96]
  43249c:	and	w0, w0, #0x100000
  4324a0:	cmp	w0, #0x0
  4324a4:	b.ne	4324b8 <ferror@plt+0x2fb48>  // b.any
  4324a8:	ldr	w0, [sp, #96]
  4324ac:	and	w0, w0, #0x200000
  4324b0:	cmp	w0, #0x0
  4324b4:	b.eq	432508 <ferror@plt+0x2fb98>  // b.none
  4324b8:	ldr	w0, [sp, #96]
  4324bc:	orr	w0, w0, #0x2
  4324c0:	str	w0, [sp, #96]
  4324c4:	ldr	w0, [sp, #92]
  4324c8:	cmp	w0, #0x8
  4324cc:	b.ne	4324d8 <ferror@plt+0x2fb68>  // b.any
  4324d0:	mov	w0, #0xa                   	// #10
  4324d4:	str	w0, [sp, #92]
  4324d8:	ldr	x0, [sp, #40]
  4324dc:	ldrb	w0, [x0, #1154]
  4324e0:	cmp	w0, #0x0
  4324e4:	b.eq	432c60 <ferror@plt+0x302f0>  // b.none
  4324e8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4324ec:	add	x4, x0, #0xea0
  4324f0:	mov	w3, #0x0                   	// #0
  4324f4:	ldr	w2, [sp, #20]
  4324f8:	mov	w1, #0x2                   	// #2
  4324fc:	ldr	x0, [sp, #40]
  432500:	bl	430bb8 <ferror@plt+0x2e248>
  432504:	b	432c60 <ferror@plt+0x302f0>
  432508:	str	wzr, [sp, #96]
  43250c:	ldr	w0, [sp, #88]
  432510:	cmp	w0, #0x0
  432514:	b.eq	43252c <ferror@plt+0x2fbbc>  // b.none
  432518:	ldr	w0, [sp, #92]
  43251c:	cmp	w0, #0x8
  432520:	b.ne	43252c <ferror@plt+0x2fbbc>  // b.any
  432524:	mov	w0, #0xa                   	// #10
  432528:	str	w0, [sp, #92]
  43252c:	ldr	w1, [sp, #100]
  432530:	ldr	w0, [sp, #92]
  432534:	cmp	w1, w0
  432538:	b.cc	4325a0 <ferror@plt+0x2fc30>  // b.lo, b.ul, b.last
  43253c:	ldr	w0, [sp, #92]
  432540:	cmp	w0, #0x2
  432544:	b.ne	432574 <ferror@plt+0x2fc04>  // b.any
  432548:	ldr	w0, [sp, #100]
  43254c:	add	w0, w0, #0x30
  432550:	mov	w5, w0
  432554:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432558:	add	x4, x0, #0xed0
  43255c:	mov	w3, #0x0                   	// #0
  432560:	ldr	w2, [sp, #20]
  432564:	mov	w1, #0x3                   	// #3
  432568:	ldr	x0, [sp, #40]
  43256c:	bl	430bb8 <ferror@plt+0x2e248>
  432570:	b	432d70 <ferror@plt+0x30400>
  432574:	ldr	w0, [sp, #100]
  432578:	add	w0, w0, #0x30
  43257c:	mov	w5, w0
  432580:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432584:	add	x4, x0, #0xef8
  432588:	mov	w3, #0x0                   	// #0
  43258c:	ldr	w2, [sp, #20]
  432590:	mov	w1, #0x3                   	// #3
  432594:	ldr	x0, [sp, #40]
  432598:	bl	430bb8 <ferror@plt+0x2e248>
  43259c:	b	432d70 <ferror@plt+0x30400>
  4325a0:	ldr	w0, [sp, #88]
  4325a4:	cmp	w0, #0x0
  4325a8:	b.eq	432a58 <ferror@plt+0x300e8>  // b.none
  4325ac:	ldr	w0, [sp, #92]
  4325b0:	cmp	w0, #0x2
  4325b4:	b.ne	4325dc <ferror@plt+0x2fc6c>  // b.any
  4325b8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4325bc:	add	x4, x0, #0xf20
  4325c0:	mov	w3, #0x0                   	// #0
  4325c4:	ldr	w2, [sp, #20]
  4325c8:	mov	w1, #0x3                   	// #3
  4325cc:	ldr	x0, [sp, #40]
  4325d0:	bl	430bb8 <ferror@plt+0x2e248>
  4325d4:	mov	w0, #0x0                   	// #0
  4325d8:	b	432d74 <ferror@plt+0x30404>
  4325dc:	ldr	w0, [sp, #92]
  4325e0:	cmp	w0, #0x10
  4325e4:	b.ne	43261c <ferror@plt+0x2fcac>  // b.any
  4325e8:	ldrb	w0, [sp, #87]
  4325ec:	eor	w0, w0, #0x1
  4325f0:	and	w0, w0, #0xff
  4325f4:	cmp	w0, #0x0
  4325f8:	b.eq	43261c <ferror@plt+0x2fcac>  // b.none
  4325fc:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432600:	add	x4, x0, #0xf50
  432604:	mov	w3, #0x0                   	// #0
  432608:	ldr	w2, [sp, #20]
  43260c:	mov	w1, #0x3                   	// #3
  432610:	ldr	x0, [sp, #40]
  432614:	bl	430bb8 <ferror@plt+0x2e248>
  432618:	b	432d70 <ferror@plt+0x30400>
  43261c:	ldr	w0, [sp, #92]
  432620:	cmp	w0, #0x10
  432624:	b.ne	432694 <ferror@plt+0x2fd24>  // b.any
  432628:	ldr	x0, [sp, #40]
  43262c:	ldrb	w0, [x0, #1154]
  432630:	cmp	w0, #0x0
  432634:	b.eq	432694 <ferror@plt+0x2fd24>  // b.none
  432638:	ldr	x0, [sp, #40]
  43263c:	ldrb	w0, [x0, #1127]
  432640:	cmp	w0, #0x0
  432644:	b.ne	432694 <ferror@plt+0x2fd24>  // b.any
  432648:	ldr	x0, [sp, #40]
  43264c:	ldrb	w0, [x0, #1120]
  432650:	cmp	w0, #0x0
  432654:	b.eq	432678 <ferror@plt+0x2fd08>  // b.none
  432658:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  43265c:	add	x4, x0, #0xf80
  432660:	mov	w3, #0x0                   	// #0
  432664:	ldr	w2, [sp, #20]
  432668:	mov	w1, #0x2                   	// #2
  43266c:	ldr	x0, [sp, #40]
  432670:	bl	430bb8 <ferror@plt+0x2e248>
  432674:	b	432694 <ferror@plt+0x2fd24>
  432678:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  43267c:	add	x4, x0, #0xfb0
  432680:	mov	w3, #0x0                   	// #0
  432684:	ldr	w2, [sp, #20]
  432688:	mov	w1, #0x2                   	// #2
  43268c:	ldr	x0, [sp, #40]
  432690:	bl	430bb8 <ferror@plt+0x2e248>
  432694:	ldr	w0, [sp, #88]
  432698:	cmp	w0, #0x2
  43269c:	b.ne	4327dc <ferror@plt+0x2fe6c>  // b.any
  4326a0:	ldr	x0, [sp, #104]
  4326a4:	ldrb	w0, [x0]
  4326a8:	cmp	w0, #0x2b
  4326ac:	b.eq	4326c0 <ferror@plt+0x2fd50>  // b.none
  4326b0:	ldr	x0, [sp, #104]
  4326b4:	ldrb	w0, [x0]
  4326b8:	cmp	w0, #0x2d
  4326bc:	b.ne	4326cc <ferror@plt+0x2fd5c>  // b.any
  4326c0:	ldr	x0, [sp, #104]
  4326c4:	add	x0, x0, #0x1
  4326c8:	str	x0, [sp, #104]
  4326cc:	ldr	x0, [sp, #104]
  4326d0:	ldrb	w0, [x0]
  4326d4:	mov	w1, w0
  4326d8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4326dc:	add	x0, x0, #0x498
  4326e0:	sxtw	x1, w1
  4326e4:	ldrh	w0, [x0, x1, lsl #1]
  4326e8:	and	w0, w0, #0x4
  4326ec:	cmp	w0, #0x0
  4326f0:	b.ne	432754 <ferror@plt+0x2fde4>  // b.any
  4326f4:	ldr	x0, [sp, #104]
  4326f8:	ldrb	w0, [x0]
  4326fc:	cmp	w0, #0x27
  432700:	b.ne	432734 <ferror@plt+0x2fdc4>  // b.any
  432704:	ldr	x0, [sp, #40]
  432708:	ldrb	w0, [x0, #1166]
  43270c:	cmp	w0, #0x0
  432710:	b.eq	432734 <ferror@plt+0x2fdc4>  // b.none
  432714:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432718:	add	x4, x0, #0xe50
  43271c:	mov	w3, #0x0                   	// #0
  432720:	ldr	w2, [sp, #20]
  432724:	mov	w1, #0x3                   	// #3
  432728:	ldr	x0, [sp, #40]
  43272c:	bl	430bb8 <ferror@plt+0x2e248>
  432730:	b	432d70 <ferror@plt+0x30400>
  432734:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432738:	add	x4, x0, #0xfe0
  43273c:	mov	w3, #0x0                   	// #0
  432740:	ldr	w2, [sp, #20]
  432744:	mov	w1, #0x3                   	// #3
  432748:	ldr	x0, [sp, #40]
  43274c:	bl	430bb8 <ferror@plt+0x2e248>
  432750:	b	432d70 <ferror@plt+0x30400>
  432754:	ldr	x0, [sp, #104]
  432758:	ldrb	w0, [x0]
  43275c:	cmp	w0, #0x27
  432760:	b.ne	43277c <ferror@plt+0x2fe0c>  // b.any
  432764:	ldr	x0, [sp, #40]
  432768:	ldrb	w0, [x0, #1166]
  43276c:	cmp	w0, #0x0
  432770:	b.eq	43277c <ferror@plt+0x2fe0c>  // b.none
  432774:	mov	w0, #0x1                   	// #1
  432778:	b	432780 <ferror@plt+0x2fe10>
  43277c:	mov	w0, #0x0                   	// #0
  432780:	strb	w0, [sp, #86]
  432784:	ldr	x0, [sp, #104]
  432788:	add	x0, x0, #0x1
  43278c:	str	x0, [sp, #104]
  432790:	ldr	x0, [sp, #104]
  432794:	ldrb	w0, [x0]
  432798:	mov	w1, w0
  43279c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4327a0:	add	x0, x0, #0x498
  4327a4:	sxtw	x1, w1
  4327a8:	ldrh	w0, [x0, x1, lsl #1]
  4327ac:	and	w0, w0, #0x4
  4327b0:	cmp	w0, #0x0
  4327b4:	b.ne	432754 <ferror@plt+0x2fde4>  // b.any
  4327b8:	ldr	x0, [sp, #104]
  4327bc:	ldrb	w0, [x0]
  4327c0:	cmp	w0, #0x27
  4327c4:	b.ne	432808 <ferror@plt+0x2fe98>  // b.any
  4327c8:	ldr	x0, [sp, #40]
  4327cc:	ldrb	w0, [x0, #1166]
  4327d0:	cmp	w0, #0x0
  4327d4:	b.eq	432808 <ferror@plt+0x2fe98>  // b.none
  4327d8:	b	432754 <ferror@plt+0x2fde4>
  4327dc:	ldr	w0, [sp, #92]
  4327e0:	cmp	w0, #0x10
  4327e4:	b.ne	432808 <ferror@plt+0x2fe98>  // b.any
  4327e8:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4327ec:	add	x4, x0, #0xff8
  4327f0:	mov	w3, #0x0                   	// #0
  4327f4:	ldr	w2, [sp, #20]
  4327f8:	mov	w1, #0x3                   	// #3
  4327fc:	ldr	x0, [sp, #40]
  432800:	bl	430bb8 <ferror@plt+0x2e248>
  432804:	b	432d70 <ferror@plt+0x30400>
  432808:	ldrb	w0, [sp, #86]
  43280c:	cmp	w0, #0x0
  432810:	b.eq	432834 <ferror@plt+0x2fec4>  // b.none
  432814:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  432818:	add	x4, x0, #0xe78
  43281c:	mov	w3, #0x0                   	// #0
  432820:	ldr	w2, [sp, #20]
  432824:	mov	w1, #0x3                   	// #3
  432828:	ldr	x0, [sp, #40]
  43282c:	bl	430bb8 <ferror@plt+0x2e248>
  432830:	b	432d70 <ferror@plt+0x30400>
  432834:	ldr	x1, [sp, #72]
  432838:	ldr	x0, [sp, #104]
  43283c:	sub	x0, x1, x0
  432840:	mov	x2, x0
  432844:	ldr	x1, [sp, #104]
  432848:	ldr	x0, [sp, #40]
  43284c:	bl	431094 <ferror@plt+0x2e724>
  432850:	str	w0, [sp, #96]
  432854:	ldr	w0, [sp, #96]
  432858:	cmp	w0, #0x0
  43285c:	b.ne	4328d0 <ferror@plt+0x2ff60>  // b.any
  432860:	ldr	x0, [sp, #40]
  432864:	ldrb	w0, [x0, #1161]
  432868:	cmp	w0, #0x0
  43286c:	b.eq	432898 <ferror@plt+0x2ff28>  // b.none
  432870:	ldr	x0, [sp, #24]
  432874:	cmp	x0, #0x0
  432878:	b.eq	432888 <ferror@plt+0x2ff18>  // b.none
  43287c:	ldr	x0, [sp, #24]
  432880:	ldr	x1, [sp, #104]
  432884:	str	x1, [x0]
  432888:	mov	w0, #0x40                  	// #64
  43288c:	movk	w0, #0x100, lsl #16
  432890:	str	w0, [sp, #96]
  432894:	b	4328d0 <ferror@plt+0x2ff60>
  432898:	ldr	x1, [sp, #72]
  43289c:	ldr	x0, [sp, #104]
  4328a0:	sub	x0, x1, x0
  4328a4:	ldr	x6, [sp, #104]
  4328a8:	mov	w5, w0
  4328ac:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4328b0:	add	x4, x0, #0x30
  4328b4:	mov	w3, #0x0                   	// #0
  4328b8:	ldr	w2, [sp, #20]
  4328bc:	mov	w1, #0x3                   	// #3
  4328c0:	ldr	x0, [sp, #40]
  4328c4:	bl	430bb8 <ferror@plt+0x2e248>
  4328c8:	mov	w0, #0x0                   	// #0
  4328cc:	b	432d74 <ferror@plt+0x30404>
  4328d0:	ldr	x1, [sp, #72]
  4328d4:	ldr	x0, [sp, #104]
  4328d8:	cmp	x1, x0
  4328dc:	b.eq	432908 <ferror@plt+0x2ff98>  // b.none
  4328e0:	ldr	x0, [sp, #40]
  4328e4:	ldrb	w0, [x0, #1138]
  4328e8:	cmp	w0, #0x0
  4328ec:	b.eq	432908 <ferror@plt+0x2ff98>  // b.none
  4328f0:	ldr	x0, [sp, #40]
  4328f4:	bl	44c4ac <ferror@plt+0x49b3c>
  4328f8:	cmp	w0, #0x0
  4328fc:	b.ne	432908 <ferror@plt+0x2ff98>  // b.any
  432900:	mov	w0, #0x1                   	// #1
  432904:	b	43290c <ferror@plt+0x2ff9c>
  432908:	mov	w0, #0x0                   	// #0
  43290c:	cmp	w0, #0x0
  432910:	b.eq	432944 <ferror@plt+0x2ffd4>  // b.none
  432914:	ldr	x1, [sp, #72]
  432918:	ldr	x0, [sp, #104]
  43291c:	sub	x0, x1, x0
  432920:	ldr	x6, [sp, #104]
  432924:	mov	w5, w0
  432928:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43292c:	add	x4, x0, #0x60
  432930:	mov	w3, #0x0                   	// #0
  432934:	ldr	w2, [sp, #20]
  432938:	mov	w1, #0x6                   	// #6
  43293c:	ldr	x0, [sp, #40]
  432940:	bl	430c5c <ferror@plt+0x2e2ec>
  432944:	ldr	w0, [sp, #96]
  432948:	cmp	w0, #0x20
  43294c:	b.ne	43297c <ferror@plt+0x3000c>  // b.any
  432950:	ldr	x0, [sp, #40]
  432954:	ldrb	w0, [x0, #1154]
  432958:	cmp	w0, #0x0
  43295c:	b.eq	43297c <ferror@plt+0x3000c>  // b.none
  432960:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432964:	add	x4, x0, #0x88
  432968:	mov	w3, #0x0                   	// #0
  43296c:	ldr	w2, [sp, #20]
  432970:	mov	w1, #0x2                   	// #2
  432974:	ldr	x0, [sp, #40]
  432978:	bl	430bb8 <ferror@plt+0x2e248>
  43297c:	ldr	w0, [sp, #96]
  432980:	and	w0, w0, #0x4000
  432984:	cmp	w0, #0x0
  432988:	b.eq	4329d0 <ferror@plt+0x30060>  // b.none
  43298c:	ldr	w0, [sp, #92]
  432990:	cmp	w0, #0xa
  432994:	b.eq	4329d0 <ferror@plt+0x30060>  // b.none
  432998:	ldr	x1, [sp, #72]
  43299c:	ldr	x0, [sp, #104]
  4329a0:	sub	x0, x1, x0
  4329a4:	ldr	x6, [sp, #104]
  4329a8:	mov	w5, w0
  4329ac:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4329b0:	add	x4, x0, #0xb8
  4329b4:	mov	w3, #0x0                   	// #0
  4329b8:	ldr	w2, [sp, #20]
  4329bc:	mov	w1, #0x3                   	// #3
  4329c0:	ldr	x0, [sp, #40]
  4329c4:	bl	430bb8 <ferror@plt+0x2e248>
  4329c8:	mov	w0, #0x0                   	// #0
  4329cc:	b	432d74 <ferror@plt+0x30404>
  4329d0:	ldr	w0, [sp, #96]
  4329d4:	and	w0, w0, #0x300000
  4329d8:	cmp	w0, #0x0
  4329dc:	b.eq	432a0c <ferror@plt+0x3009c>  // b.none
  4329e0:	ldr	x0, [sp, #40]
  4329e4:	ldrb	w0, [x0, #1154]
  4329e8:	cmp	w0, #0x0
  4329ec:	b.eq	432a0c <ferror@plt+0x3009c>  // b.none
  4329f0:	adrp	x0, 48b000 <_obstack_memory_used@@Base+0x1ba9c>
  4329f4:	add	x4, x0, #0xea0
  4329f8:	mov	w3, #0x0                   	// #0
  4329fc:	ldr	w2, [sp, #20]
  432a00:	mov	w1, #0x2                   	// #2
  432a04:	ldr	x0, [sp, #40]
  432a08:	bl	430bb8 <ferror@plt+0x2e248>
  432a0c:	ldr	w0, [sp, #96]
  432a10:	and	w0, w0, #0x4000
  432a14:	cmp	w0, #0x0
  432a18:	b.eq	432a48 <ferror@plt+0x300d8>  // b.none
  432a1c:	ldr	x0, [sp, #40]
  432a20:	ldrb	w0, [x0, #1154]
  432a24:	cmp	w0, #0x0
  432a28:	b.eq	432a48 <ferror@plt+0x300d8>  // b.none
  432a2c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432a30:	add	x4, x0, #0xf8
  432a34:	mov	w3, #0x0                   	// #0
  432a38:	ldr	w2, [sp, #20]
  432a3c:	mov	w1, #0x2                   	// #2
  432a40:	ldr	x0, [sp, #40]
  432a44:	bl	430bb8 <ferror@plt+0x2e248>
  432a48:	ldr	w0, [sp, #96]
  432a4c:	orr	w0, w0, #0x2
  432a50:	str	w0, [sp, #96]
  432a54:	b	432c64 <ferror@plt+0x302f4>
  432a58:	ldr	x1, [sp, #72]
  432a5c:	ldr	x0, [sp, #104]
  432a60:	sub	x0, x1, x0
  432a64:	mov	x2, x0
  432a68:	ldr	x1, [sp, #104]
  432a6c:	ldr	x0, [sp, #40]
  432a70:	bl	4319b0 <ferror@plt+0x2f040>
  432a74:	str	w0, [sp, #96]
  432a78:	ldr	w0, [sp, #96]
  432a7c:	cmp	w0, #0x0
  432a80:	b.ne	432af4 <ferror@plt+0x30184>  // b.any
  432a84:	ldr	x0, [sp, #40]
  432a88:	ldrb	w0, [x0, #1161]
  432a8c:	cmp	w0, #0x0
  432a90:	b.eq	432abc <ferror@plt+0x3014c>  // b.none
  432a94:	ldr	x0, [sp, #24]
  432a98:	cmp	x0, #0x0
  432a9c:	b.eq	432aac <ferror@plt+0x3013c>  // b.none
  432aa0:	ldr	x0, [sp, #24]
  432aa4:	ldr	x1, [sp, #104]
  432aa8:	str	x1, [x0]
  432aac:	mov	w0, #0x1040                	// #4160
  432ab0:	movk	w0, #0x100, lsl #16
  432ab4:	str	w0, [sp, #96]
  432ab8:	b	432af4 <ferror@plt+0x30184>
  432abc:	ldr	x1, [sp, #72]
  432ac0:	ldr	x0, [sp, #104]
  432ac4:	sub	x0, x1, x0
  432ac8:	ldr	x6, [sp, #104]
  432acc:	mov	w5, w0
  432ad0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432ad4:	add	x4, x0, #0x128
  432ad8:	mov	w3, #0x0                   	// #0
  432adc:	ldr	w2, [sp, #20]
  432ae0:	mov	w1, #0x3                   	// #3
  432ae4:	ldr	x0, [sp, #40]
  432ae8:	bl	430bb8 <ferror@plt+0x2e248>
  432aec:	mov	w0, #0x0                   	// #0
  432af0:	b	432d74 <ferror@plt+0x30404>
  432af4:	ldr	x0, [sp, #40]
  432af8:	ldrb	w0, [x0, #1138]
  432afc:	cmp	w0, #0x0
  432b00:	b.eq	432b1c <ferror@plt+0x301ac>  // b.none
  432b04:	ldr	x0, [sp, #40]
  432b08:	bl	44c4ac <ferror@plt+0x49b3c>
  432b0c:	cmp	w0, #0x0
  432b10:	b.ne	432b1c <ferror@plt+0x301ac>  // b.any
  432b14:	mov	w0, #0x1                   	// #1
  432b18:	b	432b20 <ferror@plt+0x301b0>
  432b1c:	mov	w0, #0x0                   	// #0
  432b20:	cmp	w0, #0x0
  432b24:	b.eq	432bc4 <ferror@plt+0x30254>  // b.none
  432b28:	ldr	w0, [sp, #96]
  432b2c:	and	w0, w0, #0x3000
  432b30:	str	w0, [sp, #64]
  432b34:	ldr	w0, [sp, #96]
  432b38:	and	w0, w0, #0xf0
  432b3c:	cmp	w0, #0x40
  432b40:	b.ne	432b5c <ferror@plt+0x301ec>  // b.any
  432b44:	ldr	x0, [sp, #40]
  432b48:	ldrb	w0, [x0, #1139]
  432b4c:	cmp	w0, #0x0
  432b50:	b.eq	432b5c <ferror@plt+0x301ec>  // b.none
  432b54:	mov	w0, #0x1                   	// #1
  432b58:	b	432b60 <ferror@plt+0x301f0>
  432b5c:	mov	w0, #0x0                   	// #0
  432b60:	str	w0, [sp, #60]
  432b64:	ldr	w0, [sp, #64]
  432b68:	cmp	w0, #0x0
  432b6c:	b.ne	432b7c <ferror@plt+0x3020c>  // b.any
  432b70:	ldr	w0, [sp, #60]
  432b74:	cmp	w0, #0x0
  432b78:	b.eq	432bc4 <ferror@plt+0x30254>  // b.none
  432b7c:	ldr	w0, [sp, #60]
  432b80:	cmp	w0, #0x0
  432b84:	b.eq	432b90 <ferror@plt+0x30220>  // b.none
  432b88:	mov	w0, #0x7                   	// #7
  432b8c:	b	432b94 <ferror@plt+0x30224>
  432b90:	mov	w0, #0x6                   	// #6
  432b94:	ldr	x2, [sp, #72]
  432b98:	ldr	x1, [sp, #104]
  432b9c:	sub	x1, x2, x1
  432ba0:	ldr	x6, [sp, #104]
  432ba4:	mov	w5, w1
  432ba8:	adrp	x1, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432bac:	add	x4, x1, #0x60
  432bb0:	mov	w3, #0x0                   	// #0
  432bb4:	ldr	w2, [sp, #20]
  432bb8:	mov	w1, w0
  432bbc:	ldr	x0, [sp, #40]
  432bc0:	bl	430c5c <ferror@plt+0x2e2ec>
  432bc4:	ldr	w0, [sp, #96]
  432bc8:	and	w0, w0, #0xf0
  432bcc:	cmp	w0, #0x40
  432bd0:	b.ne	432c50 <ferror@plt+0x302e0>  // b.any
  432bd4:	ldr	x0, [sp, #40]
  432bd8:	ldrb	w0, [x0, #1139]
  432bdc:	cmp	w0, #0x0
  432be0:	b.eq	432c50 <ferror@plt+0x302e0>  // b.none
  432be4:	ldr	x0, [sp, #40]
  432be8:	ldrb	w0, [x0, #1120]
  432bec:	cmp	w0, #0x0
  432bf0:	b.eq	432c00 <ferror@plt+0x30290>  // b.none
  432bf4:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432bf8:	add	x0, x0, #0x158
  432bfc:	b	432c08 <ferror@plt+0x30298>
  432c00:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432c04:	add	x0, x0, #0x180
  432c08:	str	x0, [sp, #48]
  432c0c:	ldr	x0, [sp, #40]
  432c10:	ldrb	w0, [x0, #1152]
  432c14:	cmp	w0, #0x0
  432c18:	b.eq	432c38 <ferror@plt+0x302c8>  // b.none
  432c1c:	ldr	x4, [sp, #48]
  432c20:	mov	w3, #0x0                   	// #0
  432c24:	ldr	w2, [sp, #20]
  432c28:	mov	w1, #0x7                   	// #7
  432c2c:	ldr	x0, [sp, #40]
  432c30:	bl	430c5c <ferror@plt+0x2e2ec>
  432c34:	b	432c50 <ferror@plt+0x302e0>
  432c38:	ldr	x4, [sp, #48]
  432c3c:	mov	w3, #0x0                   	// #0
  432c40:	ldr	w2, [sp, #20]
  432c44:	mov	w1, #0x7                   	// #7
  432c48:	ldr	x0, [sp, #40]
  432c4c:	bl	430d00 <ferror@plt+0x2e390>
  432c50:	ldr	w0, [sp, #96]
  432c54:	orr	w0, w0, #0x1
  432c58:	str	w0, [sp, #96]
  432c5c:	b	432c64 <ferror@plt+0x302f4>
  432c60:	nop
  432c64:	ldr	w0, [sp, #96]
  432c68:	and	w0, w0, #0x2000
  432c6c:	cmp	w0, #0x0
  432c70:	b.eq	432ca0 <ferror@plt+0x30330>  // b.none
  432c74:	ldr	x0, [sp, #40]
  432c78:	ldrb	w0, [x0, #1154]
  432c7c:	cmp	w0, #0x0
  432c80:	b.eq	432ca0 <ferror@plt+0x30330>  // b.none
  432c84:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432c88:	add	x4, x0, #0x1a8
  432c8c:	mov	w3, #0x0                   	// #0
  432c90:	ldr	w2, [sp, #20]
  432c94:	mov	w1, #0x2                   	// #2
  432c98:	ldr	x0, [sp, #40]
  432c9c:	bl	430bb8 <ferror@plt+0x2e248>
  432ca0:	ldr	w0, [sp, #92]
  432ca4:	cmp	w0, #0x2
  432ca8:	b.ne	432d08 <ferror@plt+0x30398>  // b.any
  432cac:	ldr	x0, [sp, #40]
  432cb0:	ldrb	w0, [x0, #1165]
  432cb4:	cmp	w0, #0x0
  432cb8:	b.ne	432d08 <ferror@plt+0x30398>  // b.any
  432cbc:	ldr	x0, [sp, #40]
  432cc0:	ldrb	w0, [x0, #1154]
  432cc4:	cmp	w0, #0x0
  432cc8:	b.eq	432d08 <ferror@plt+0x30398>  // b.none
  432ccc:	ldr	x0, [sp, #40]
  432cd0:	ldrb	w0, [x0, #1120]
  432cd4:	cmp	w0, #0x0
  432cd8:	b.eq	432ce8 <ferror@plt+0x30378>  // b.none
  432cdc:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432ce0:	add	x0, x0, #0x1d0
  432ce4:	b	432cf0 <ferror@plt+0x30380>
  432ce8:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  432cec:	add	x0, x0, #0x208
  432cf0:	mov	x4, x0
  432cf4:	mov	w3, #0x0                   	// #0
  432cf8:	ldr	w2, [sp, #20]
  432cfc:	mov	w1, #0x2                   	// #2
  432d00:	ldr	x0, [sp, #40]
  432d04:	bl	430bb8 <ferror@plt+0x2e248>
  432d08:	ldr	w0, [sp, #92]
  432d0c:	cmp	w0, #0xa
  432d10:	b.ne	432d24 <ferror@plt+0x303b4>  // b.any
  432d14:	ldr	w0, [sp, #96]
  432d18:	orr	w0, w0, #0x100
  432d1c:	str	w0, [sp, #96]
  432d20:	b	432d68 <ferror@plt+0x303f8>
  432d24:	ldr	w0, [sp, #92]
  432d28:	cmp	w0, #0x10
  432d2c:	b.ne	432d40 <ferror@plt+0x303d0>  // b.any
  432d30:	ldr	w0, [sp, #96]
  432d34:	orr	w0, w0, #0x200
  432d38:	str	w0, [sp, #96]
  432d3c:	b	432d68 <ferror@plt+0x303f8>
  432d40:	ldr	w0, [sp, #92]
  432d44:	cmp	w0, #0x2
  432d48:	b.ne	432d5c <ferror@plt+0x303ec>  // b.any
  432d4c:	ldr	w0, [sp, #96]
  432d50:	orr	w0, w0, #0x800
  432d54:	str	w0, [sp, #96]
  432d58:	b	432d68 <ferror@plt+0x303f8>
  432d5c:	ldr	w0, [sp, #96]
  432d60:	orr	w0, w0, #0x400
  432d64:	str	w0, [sp, #96]
  432d68:	ldr	w0, [sp, #96]
  432d6c:	b	432d74 <ferror@plt+0x30404>
  432d70:	mov	w0, #0x0                   	// #0
  432d74:	ldp	x29, x30, [sp], #112
  432d78:	ret
  432d7c:	stp	x29, x30, [sp, #-176]!
  432d80:	mov	x29, sp
  432d84:	str	x19, [sp, #16]
  432d88:	mov	x19, x8
  432d8c:	str	x0, [sp, #120]
  432d90:	str	x1, [sp, #112]
  432d94:	str	w2, [sp, #108]
  432d98:	str	xzr, [x19, #8]
  432d9c:	str	xzr, [x19]
  432da0:	ldr	w0, [sp, #108]
  432da4:	and	w0, w0, #0x1000
  432da8:	cmp	w0, #0x0
  432dac:	cset	w0, ne  // ne = any
  432db0:	and	w0, w0, #0xff
  432db4:	strb	w0, [x19, #16]
  432db8:	strb	wzr, [x19, #17]
  432dbc:	ldr	x0, [sp, #112]
  432dc0:	ldr	x0, [x0, #16]
  432dc4:	str	x0, [sp, #168]
  432dc8:	ldr	x0, [sp, #112]
  432dcc:	ldr	w0, [x0, #8]
  432dd0:	mov	w0, w0
  432dd4:	ldr	x1, [sp, #168]
  432dd8:	add	x0, x1, x0
  432ddc:	str	x0, [sp, #144]
  432de0:	ldr	x0, [sp, #112]
  432de4:	ldr	w0, [x0, #8]
  432de8:	cmp	w0, #0x1
  432dec:	b.ne	432e08 <ferror@plt+0x30498>  // b.any
  432df0:	ldr	x0, [sp, #168]
  432df4:	ldrb	w0, [x0]
  432df8:	sub	w0, w0, #0x30
  432dfc:	sxtw	x0, w0
  432e00:	str	x0, [x19, #8]
  432e04:	b	433144 <ferror@plt+0x307d4>
  432e08:	ldr	x0, [sp, #120]
  432e0c:	ldr	x0, [x0, #1208]
  432e10:	str	x0, [sp, #136]
  432e14:	mov	w0, #0xa                   	// #10
  432e18:	str	w0, [sp, #156]
  432e1c:	str	wzr, [sp, #132]
  432e20:	strb	wzr, [sp, #155]
  432e24:	ldr	w0, [sp, #108]
  432e28:	and	w0, w0, #0xf00
  432e2c:	cmp	w0, #0x400
  432e30:	b.ne	432e4c <ferror@plt+0x304dc>  // b.any
  432e34:	mov	w0, #0x8                   	// #8
  432e38:	str	w0, [sp, #156]
  432e3c:	ldr	x0, [sp, #168]
  432e40:	add	x0, x0, #0x1
  432e44:	str	x0, [sp, #168]
  432e48:	b	432e98 <ferror@plt+0x30528>
  432e4c:	ldr	w0, [sp, #108]
  432e50:	and	w0, w0, #0xf00
  432e54:	cmp	w0, #0x200
  432e58:	b.ne	432e74 <ferror@plt+0x30504>  // b.any
  432e5c:	mov	w0, #0x10                  	// #16
  432e60:	str	w0, [sp, #156]
  432e64:	ldr	x0, [sp, #168]
  432e68:	add	x0, x0, #0x2
  432e6c:	str	x0, [sp, #168]
  432e70:	b	432e98 <ferror@plt+0x30528>
  432e74:	ldr	w0, [sp, #108]
  432e78:	and	w0, w0, #0xf00
  432e7c:	cmp	w0, #0x800
  432e80:	b.ne	432e98 <ferror@plt+0x30528>  // b.any
  432e84:	mov	w0, #0x2                   	// #2
  432e88:	str	w0, [sp, #156]
  432e8c:	ldr	x0, [sp, #168]
  432e90:	add	x0, x0, #0x2
  432e94:	str	x0, [sp, #168]
  432e98:	mov	x0, #0xffffffffffffffff    	// #-1
  432e9c:	str	x0, [sp, #160]
  432ea0:	ldr	x0, [sp, #136]
  432ea4:	cmp	x0, #0x3f
  432ea8:	b.hi	432ec8 <ferror@plt+0x30558>  // b.pmore
  432eac:	ldr	x0, [sp, #136]
  432eb0:	mov	w1, w0
  432eb4:	mov	w0, #0x40                  	// #64
  432eb8:	sub	w0, w0, w1
  432ebc:	ldr	x1, [sp, #160]
  432ec0:	lsr	x0, x1, x0
  432ec4:	str	x0, [sp, #160]
  432ec8:	ldr	w0, [sp, #156]
  432ecc:	ldr	x1, [sp, #160]
  432ed0:	sub	x0, x1, x0
  432ed4:	add	x1, x0, #0x1
  432ed8:	ldr	w0, [sp, #156]
  432edc:	udiv	x0, x1, x0
  432ee0:	add	x0, x0, #0x1
  432ee4:	str	x0, [sp, #160]
  432ee8:	ldr	x1, [sp, #168]
  432eec:	ldr	x0, [sp, #144]
  432ef0:	cmp	x1, x0
  432ef4:	b.cs	43304c <ferror@plt+0x306dc>  // b.hs, b.nlast
  432ef8:	ldr	x0, [sp, #168]
  432efc:	ldrb	w0, [x0]
  432f00:	str	w0, [sp, #132]
  432f04:	ldr	w0, [sp, #132]
  432f08:	and	w1, w0, #0xff
  432f0c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  432f10:	add	x0, x0, #0x498
  432f14:	mov	w1, w1
  432f18:	ldrh	w0, [x0, x1, lsl #1]
  432f1c:	and	w0, w0, #0x4
  432f20:	cmp	w0, #0x0
  432f24:	b.ne	432f58 <ferror@plt+0x305e8>  // b.any
  432f28:	ldr	w0, [sp, #156]
  432f2c:	cmp	w0, #0x10
  432f30:	b.ne	432f8c <ferror@plt+0x3061c>  // b.any
  432f34:	ldr	w0, [sp, #132]
  432f38:	and	w1, w0, #0xff
  432f3c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  432f40:	add	x0, x0, #0x498
  432f44:	mov	w1, w1
  432f48:	ldrh	w0, [x0, x1, lsl #1]
  432f4c:	and	w0, w0, #0x100
  432f50:	cmp	w0, #0x0
  432f54:	b.eq	432f8c <ferror@plt+0x3061c>  // b.none
  432f58:	ldr	w0, [sp, #132]
  432f5c:	and	w0, w0, #0xff
  432f60:	mov	w2, w0
  432f64:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  432f68:	add	x1, x0, #0x378
  432f6c:	sxtw	x0, w2
  432f70:	ldrb	w0, [x1, x0]
  432f74:	str	w0, [sp, #132]
  432f78:	ldr	x0, [x19, #8]
  432f7c:	ldr	x1, [sp, #160]
  432f80:	cmp	x1, x0
  432f84:	b.hi	432fac <ferror@plt+0x3063c>  // b.pmore
  432f88:	b	432fc8 <ferror@plt+0x30658>
  432f8c:	ldr	w0, [sp, #132]
  432f90:	cmp	w0, #0x27
  432f94:	b.ne	43304c <ferror@plt+0x306dc>  // b.any
  432f98:	ldr	x0, [sp, #120]
  432f9c:	ldrb	w0, [x0, #1166]
  432fa0:	cmp	w0, #0x0
  432fa4:	b.eq	43304c <ferror@plt+0x306dc>  // b.none
  432fa8:	b	43303c <ferror@plt+0x306cc>
  432fac:	ldr	x1, [x19, #8]
  432fb0:	ldr	w0, [sp, #156]
  432fb4:	mul	x1, x1, x0
  432fb8:	ldr	w0, [sp, #132]
  432fbc:	add	x0, x1, x0
  432fc0:	str	x0, [x19, #8]
  432fc4:	b	43303c <ferror@plt+0x306cc>
  432fc8:	ldr	w4, [sp, #132]
  432fcc:	ldr	w5, [sp, #156]
  432fd0:	add	x2, sp, #0x20
  432fd4:	mov	x3, x19
  432fd8:	ldp	x0, x1, [x3]
  432fdc:	stp	x0, x1, [x2]
  432fe0:	ldr	x0, [x3, #16]
  432fe4:	str	x0, [x2, #16]
  432fe8:	add	x0, sp, #0x20
  432fec:	add	x1, sp, #0x40
  432ff0:	mov	x8, x1
  432ff4:	ldr	x3, [sp, #136]
  432ff8:	mov	w2, w5
  432ffc:	mov	w1, w4
  433000:	bl	433154 <ferror@plt+0x307e4>
  433004:	mov	x3, x19
  433008:	add	x2, sp, #0x40
  43300c:	ldp	x0, x1, [x2]
  433010:	stp	x0, x1, [x3]
  433014:	ldr	x0, [x2, #16]
  433018:	str	x0, [x3, #16]
  43301c:	ldrb	w1, [x19, #17]
  433020:	ldrb	w0, [sp, #155]
  433024:	orr	w0, w1, w0
  433028:	and	w0, w0, #0xff
  43302c:	cmp	w0, #0x0
  433030:	cset	w0, ne  // ne = any
  433034:	strb	w0, [sp, #155]
  433038:	str	xzr, [sp, #160]
  43303c:	ldr	x0, [sp, #168]
  433040:	add	x0, x0, #0x1
  433044:	str	x0, [sp, #168]
  433048:	b	432ee8 <ferror@plt+0x30578>
  43304c:	ldrb	w0, [sp, #155]
  433050:	cmp	w0, #0x0
  433054:	b.eq	433080 <ferror@plt+0x30710>  // b.none
  433058:	ldr	w0, [sp, #108]
  43305c:	and	w0, w0, #0x1000000
  433060:	cmp	w0, #0x0
  433064:	b.ne	433080 <ferror@plt+0x30710>  // b.any
  433068:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43306c:	add	x2, x0, #0x230
  433070:	mov	w1, #0x2                   	// #2
  433074:	ldr	x0, [sp, #120]
  433078:	bl	43086c <ferror@plt+0x2defc>
  43307c:	b	433144 <ferror@plt+0x307d4>
  433080:	ldrb	w0, [x19, #16]
  433084:	eor	w0, w0, #0x1
  433088:	and	w0, w0, #0xff
  43308c:	cmp	w0, #0x0
  433090:	b.eq	4330f4 <ferror@plt+0x30784>  // b.none
  433094:	ldr	x0, [sp, #120]
  433098:	ldrb	w0, [x0, #1160]
  43309c:	cmp	w0, #0x0
  4330a0:	b.eq	4330b4 <ferror@plt+0x30744>  // b.none
  4330a4:	ldr	x0, [sp, #120]
  4330a8:	ldrb	w0, [x0, #16]
  4330ac:	cmp	w0, #0x0
  4330b0:	b.ne	4330f4 <ferror@plt+0x30784>  // b.any
  4330b4:	add	x2, sp, #0x20
  4330b8:	mov	x3, x19
  4330bc:	ldp	x0, x1, [x3]
  4330c0:	stp	x0, x1, [x2]
  4330c4:	ldr	x0, [x3, #16]
  4330c8:	str	x0, [x2, #16]
  4330cc:	add	x0, sp, #0x20
  4330d0:	ldr	x1, [sp, #136]
  4330d4:	bl	434d60 <ferror@plt+0x323f0>
  4330d8:	and	w0, w0, #0xff
  4330dc:	eor	w0, w0, #0x1
  4330e0:	and	w0, w0, #0xff
  4330e4:	cmp	w0, #0x0
  4330e8:	b.eq	4330f4 <ferror@plt+0x30784>  // b.none
  4330ec:	mov	w0, #0x1                   	// #1
  4330f0:	b	4330f8 <ferror@plt+0x30788>
  4330f4:	mov	w0, #0x0                   	// #0
  4330f8:	cmp	w0, #0x0
  4330fc:	b.eq	433144 <ferror@plt+0x307d4>  // b.none
  433100:	ldr	w0, [sp, #156]
  433104:	cmp	w0, #0xa
  433108:	b.ne	43313c <ferror@plt+0x307cc>  // b.any
  43310c:	ldr	x0, [sp, #120]
  433110:	ldrb	w0, [x0, #1152]
  433114:	cmp	w0, #0x0
  433118:	b.eq	433124 <ferror@plt+0x307b4>  // b.none
  43311c:	mov	w0, #0x2                   	// #2
  433120:	b	433128 <ferror@plt+0x307b8>
  433124:	mov	w0, #0x0                   	// #0
  433128:	adrp	x1, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43312c:	add	x2, x1, #0x260
  433130:	mov	w1, w0
  433134:	ldr	x0, [sp, #120]
  433138:	bl	43086c <ferror@plt+0x2defc>
  43313c:	mov	w0, #0x1                   	// #1
  433140:	strb	w0, [x19, #16]
  433144:	nop
  433148:	ldr	x19, [sp, #16]
  43314c:	ldp	x29, x30, [sp], #176
  433150:	ret
  433154:	stp	x29, x30, [sp, #-144]!
  433158:	mov	x29, sp
  43315c:	stp	x19, x20, [sp, #16]
  433160:	mov	x19, x8
  433164:	mov	x20, x0
  433168:	str	w1, [sp, #108]
  43316c:	str	w2, [sp, #104]
  433170:	str	x3, [sp, #96]
  433174:	ldr	w0, [sp, #104]
  433178:	cmp	w0, #0x2
  43317c:	b.eq	433190 <ferror@plt+0x30820>  // b.none
  433180:	ldr	w0, [sp, #104]
  433184:	cmp	w0, #0x10
  433188:	b.eq	43319c <ferror@plt+0x3082c>  // b.none
  43318c:	b	4331a8 <ferror@plt+0x30838>
  433190:	mov	w0, #0x1                   	// #1
  433194:	str	w0, [sp, #140]
  433198:	b	4331b0 <ferror@plt+0x30840>
  43319c:	mov	w0, #0x4                   	// #4
  4331a0:	str	w0, [sp, #140]
  4331a4:	b	4331b0 <ferror@plt+0x30840>
  4331a8:	mov	w0, #0x3                   	// #3
  4331ac:	str	w0, [sp, #140]
  4331b0:	ldr	x1, [x20]
  4331b4:	mov	w2, #0x40                  	// #64
  4331b8:	ldr	w0, [sp, #140]
  4331bc:	sub	w0, w2, w0
  4331c0:	lsr	x0, x1, x0
  4331c4:	cmp	x0, #0x0
  4331c8:	cset	w0, ne  // ne = any
  4331cc:	strb	w0, [sp, #139]
  4331d0:	ldr	x1, [x20]
  4331d4:	ldr	w0, [sp, #140]
  4331d8:	lsl	x0, x1, x0
  4331dc:	str	x0, [x19]
  4331e0:	ldr	x1, [x20, #8]
  4331e4:	ldr	w0, [sp, #140]
  4331e8:	lsl	x0, x1, x0
  4331ec:	str	x0, [x19, #8]
  4331f0:	ldr	x1, [x19]
  4331f4:	ldr	x2, [x20, #8]
  4331f8:	mov	w3, #0x40                  	// #64
  4331fc:	ldr	w0, [sp, #140]
  433200:	sub	w0, w3, w0
  433204:	lsr	x0, x2, x0
  433208:	orr	x0, x1, x0
  43320c:	str	x0, [x19]
  433210:	ldrb	w0, [x20, #16]
  433214:	strb	w0, [x19, #16]
  433218:	ldr	w0, [sp, #104]
  43321c:	cmp	w0, #0xa
  433220:	b.ne	43324c <ferror@plt+0x308dc>  // b.any
  433224:	ldr	x0, [x20, #8]
  433228:	lsl	x0, x0, #1
  43322c:	str	x0, [sp, #120]
  433230:	ldr	x0, [x20]
  433234:	lsl	x1, x0, #1
  433238:	ldr	x0, [x20, #8]
  43323c:	lsr	x0, x0, #63
  433240:	add	x0, x1, x0
  433244:	str	x0, [sp, #128]
  433248:	b	433258 <ferror@plt+0x308e8>
  43324c:	str	xzr, [sp, #120]
  433250:	ldr	x0, [sp, #120]
  433254:	str	x0, [sp, #128]
  433258:	ldrsw	x1, [sp, #108]
  43325c:	ldr	x0, [sp, #120]
  433260:	add	x0, x1, x0
  433264:	ldr	x1, [sp, #120]
  433268:	cmp	x1, x0
  43326c:	b.ls	43327c <ferror@plt+0x3090c>  // b.plast
  433270:	ldr	x0, [sp, #128]
  433274:	add	x0, x0, #0x1
  433278:	str	x0, [sp, #128]
  43327c:	ldrsw	x0, [sp, #108]
  433280:	ldr	x1, [sp, #120]
  433284:	add	x0, x1, x0
  433288:	str	x0, [sp, #120]
  43328c:	ldr	x1, [x19, #8]
  433290:	ldr	x0, [sp, #120]
  433294:	add	x1, x1, x0
  433298:	ldr	x0, [x19, #8]
  43329c:	cmp	x1, x0
  4332a0:	b.cs	4332b0 <ferror@plt+0x30940>  // b.hs, b.nlast
  4332a4:	ldr	x0, [sp, #128]
  4332a8:	add	x0, x0, #0x1
  4332ac:	str	x0, [sp, #128]
  4332b0:	ldr	x1, [x19]
  4332b4:	ldr	x0, [sp, #128]
  4332b8:	add	x1, x1, x0
  4332bc:	ldr	x0, [x19]
  4332c0:	cmp	x1, x0
  4332c4:	b.cs	4332d0 <ferror@plt+0x30960>  // b.hs, b.nlast
  4332c8:	mov	w0, #0x1                   	// #1
  4332cc:	strb	w0, [sp, #139]
  4332d0:	ldr	x1, [x19, #8]
  4332d4:	ldr	x0, [sp, #120]
  4332d8:	add	x0, x1, x0
  4332dc:	str	x0, [x19, #8]
  4332e0:	ldr	x1, [x19]
  4332e4:	ldr	x0, [sp, #128]
  4332e8:	add	x0, x1, x0
  4332ec:	str	x0, [x19]
  4332f0:	ldrb	w0, [sp, #139]
  4332f4:	strb	w0, [x19, #17]
  4332f8:	ldr	x0, [x19, #8]
  4332fc:	str	x0, [x20, #8]
  433300:	ldr	x0, [x19]
  433304:	str	x0, [x20]
  433308:	add	x2, sp, #0x20
  43330c:	mov	x3, x19
  433310:	ldp	x0, x1, [x3]
  433314:	stp	x0, x1, [x2]
  433318:	ldr	x0, [x3, #16]
  43331c:	str	x0, [x2, #16]
  433320:	add	x0, sp, #0x20
  433324:	add	x1, sp, #0x40
  433328:	mov	x8, x1
  43332c:	ldr	x1, [sp, #96]
  433330:	bl	434cb8 <ferror@plt+0x32348>
  433334:	mov	x3, x19
  433338:	add	x2, sp, #0x40
  43333c:	ldp	x0, x1, [x2]
  433340:	stp	x0, x1, [x3]
  433344:	ldr	x0, [x2, #16]
  433348:	str	x0, [x3, #16]
  43334c:	ldr	x1, [x19, #8]
  433350:	ldr	x0, [x20, #8]
  433354:	cmp	x1, x0
  433358:	b.ne	43336c <ferror@plt+0x309fc>  // b.any
  43335c:	ldr	x1, [x19]
  433360:	ldr	x0, [x20]
  433364:	cmp	x1, x0
  433368:	b.eq	433374 <ferror@plt+0x30a04>  // b.none
  43336c:	mov	w0, #0x1                   	// #1
  433370:	strb	w0, [x19, #17]
  433374:	nop
  433378:	ldp	x19, x20, [sp, #16]
  43337c:	ldp	x29, x30, [sp], #144
  433380:	ret
  433384:	stp	x29, x30, [sp, #-112]!
  433388:	mov	x29, sp
  43338c:	stp	x19, x20, [sp, #16]
  433390:	mov	x19, x8
  433394:	str	x0, [sp, #40]
  433398:	str	wzr, [sp, #108]
  43339c:	str	xzr, [sp, #96]
  4333a0:	ldr	x0, [sp, #40]
  4333a4:	ldr	x0, [x0, #136]
  4333a8:	str	x0, [sp, #80]
  4333ac:	ldr	x0, [sp, #40]
  4333b0:	ldrb	w0, [x0, #24]
  4333b4:	add	w0, w0, #0x1
  4333b8:	and	w1, w0, #0xff
  4333bc:	ldr	x0, [sp, #40]
  4333c0:	strb	w1, [x0, #24]
  4333c4:	ldr	x0, [sp, #40]
  4333c8:	bl	44c468 <ferror@plt+0x49af8>
  4333cc:	str	x0, [sp, #88]
  4333d0:	ldr	x0, [sp, #88]
  4333d4:	ldrb	w0, [x0, #4]
  4333d8:	cmp	w0, #0x14
  4333dc:	b.ne	4333f4 <ferror@plt+0x30a84>  // b.any
  4333e0:	mov	w0, #0x1                   	// #1
  4333e4:	str	w0, [sp, #108]
  4333e8:	ldr	x0, [sp, #40]
  4333ec:	bl	44c468 <ferror@plt+0x49af8>
  4333f0:	str	x0, [sp, #88]
  4333f4:	ldr	x0, [sp, #88]
  4333f8:	ldrb	w0, [x0, #4]
  4333fc:	cmp	w0, #0x35
  433400:	b.ne	433460 <ferror@plt+0x30af0>  // b.any
  433404:	ldr	x0, [sp, #88]
  433408:	ldr	x0, [x0, #8]
  43340c:	str	x0, [sp, #96]
  433410:	ldr	w0, [sp, #108]
  433414:	cmp	w0, #0x0
  433418:	b.eq	433438 <ferror@plt+0x30ac8>  // b.none
  43341c:	ldr	x0, [sp, #40]
  433420:	bl	44c468 <ferror@plt+0x49af8>
  433424:	ldrb	w0, [x0, #4]
  433428:	cmp	w0, #0x15
  43342c:	b.eq	433438 <ferror@plt+0x30ac8>  // b.none
  433430:	mov	w0, #0x1                   	// #1
  433434:	b	43343c <ferror@plt+0x30acc>
  433438:	mov	w0, #0x0                   	// #0
  43343c:	cmp	w0, #0x0
  433440:	b.eq	4334d4 <ferror@plt+0x30b64>  // b.none
  433444:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433448:	add	x2, x0, #0x298
  43344c:	mov	w1, #0x3                   	// #3
  433450:	ldr	x0, [sp, #40]
  433454:	bl	43086c <ferror@plt+0x2defc>
  433458:	str	xzr, [sp, #96]
  43345c:	b	4334d4 <ferror@plt+0x30b64>
  433460:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433464:	add	x2, x0, #0x2b8
  433468:	mov	w1, #0x3                   	// #3
  43346c:	ldr	x0, [sp, #40]
  433470:	bl	43086c <ferror@plt+0x2defc>
  433474:	ldr	x0, [sp, #88]
  433478:	ldrh	w0, [x0, #6]
  43347c:	and	w0, w0, #0x10
  433480:	cmp	w0, #0x0
  433484:	b.eq	4334d4 <ferror@plt+0x30b64>  // b.none
  433488:	strh	wzr, [sp, #62]
  43348c:	ldr	x0, [sp, #88]
  433490:	ldrb	w0, [x0, #4]
  433494:	strb	w0, [sp, #60]
  433498:	ldr	x1, [sp, #88]
  43349c:	ldr	x0, [sp, #40]
  4334a0:	bl	441e60 <ferror@plt+0x3f4f0>
  4334a4:	mov	x20, x0
  4334a8:	add	x0, sp, #0x38
  4334ac:	mov	x1, x0
  4334b0:	ldr	x0, [sp, #40]
  4334b4:	bl	441e60 <ferror@plt+0x3f4f0>
  4334b8:	mov	x4, x0
  4334bc:	mov	x3, x20
  4334c0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4334c4:	add	x2, x0, #0x2e8
  4334c8:	mov	w1, #0x3                   	// #3
  4334cc:	ldr	x0, [sp, #40]
  4334d0:	bl	43086c <ferror@plt+0x2defc>
  4334d4:	ldr	x0, [sp, #96]
  4334d8:	cmp	x0, #0x0
  4334dc:	b.eq	43356c <ferror@plt+0x30bfc>  // b.none
  4334e0:	ldr	x0, [sp, #40]
  4334e4:	ldr	x0, [x0, #136]
  4334e8:	ldr	x1, [sp, #80]
  4334ec:	cmp	x1, x0
  4334f0:	b.ne	433508 <ferror@plt+0x30b98>  // b.any
  4334f4:	ldr	x0, [sp, #40]
  4334f8:	add	x0, x0, #0x50
  4334fc:	ldr	x1, [sp, #80]
  433500:	cmp	x1, x0
  433504:	b.eq	43352c <ferror@plt+0x30bbc>  // b.none
  433508:	ldr	x0, [sp, #40]
  43350c:	ldrb	w0, [x0, #1150]
  433510:	cmp	w0, #0x0
  433514:	b.eq	43352c <ferror@plt+0x30bbc>  // b.none
  433518:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43351c:	add	x2, x0, #0x318
  433520:	mov	w1, #0x18                  	// #24
  433524:	ldr	x0, [sp, #40]
  433528:	bl	4309a4 <ferror@plt+0x2e034>
  43352c:	ldr	x0, [sp, #96]
  433530:	bl	430618 <ferror@plt+0x2dca8>
  433534:	and	w0, w0, #0xff
  433538:	cmp	w0, #0x0
  43353c:	b.eq	433554 <ferror@plt+0x30be4>  // b.none
  433540:	ldr	x0, [sp, #96]
  433544:	ldr	x0, [x0, #24]
  433548:	ldrb	w1, [x0, #19]
  43354c:	orr	w1, w1, #0x20
  433550:	strb	w1, [x0, #19]
  433554:	ldr	x1, [sp, #96]
  433558:	ldr	x0, [sp, #40]
  43355c:	bl	4306a0 <ferror@plt+0x2dd30>
  433560:	ldr	x0, [sp, #40]
  433564:	ldr	x1, [sp, #96]
  433568:	str	x1, [x0, #432]
  43356c:	ldr	x0, [sp, #40]
  433570:	ldrb	w0, [x0, #24]
  433574:	sub	w0, w0, #0x1
  433578:	and	w1, w0, #0xff
  43357c:	ldr	x0, [sp, #40]
  433580:	strb	w1, [x0, #24]
  433584:	strb	wzr, [x19, #16]
  433588:	str	xzr, [x19]
  43358c:	strb	wzr, [x19, #17]
  433590:	ldr	x0, [sp, #96]
  433594:	cmp	x0, #0x0
  433598:	b.eq	4335d4 <ferror@plt+0x30c64>  // b.none
  43359c:	ldr	x0, [sp, #96]
  4335a0:	bl	430670 <ferror@plt+0x2dd00>
  4335a4:	and	w0, w0, #0xff
  4335a8:	cmp	w0, #0x0
  4335ac:	b.eq	4335d4 <ferror@plt+0x30c64>  // b.none
  4335b0:	ldr	x0, [sp, #96]
  4335b4:	ldrh	w0, [x0, #18]
  4335b8:	ubfx	x0, x0, #2, #8
  4335bc:	and	w0, w0, #0xff
  4335c0:	and	w0, w0, #0x40
  4335c4:	cmp	w0, #0x0
  4335c8:	b.ne	4335d4 <ferror@plt+0x30c64>  // b.any
  4335cc:	mov	w0, #0x1                   	// #1
  4335d0:	b	4335d8 <ferror@plt+0x30c68>
  4335d4:	mov	w0, #0x0                   	// #0
  4335d8:	and	x0, x0, #0xff
  4335dc:	str	x0, [x19, #8]
  4335e0:	nop
  4335e4:	ldp	x19, x20, [sp, #16]
  4335e8:	ldp	x29, x30, [sp], #112
  4335ec:	ret
  4335f0:	stp	x29, x30, [sp, #-176]!
  4335f4:	mov	x29, sp
  4335f8:	str	x19, [sp, #16]
  4335fc:	mov	x19, x8
  433600:	str	x0, [sp, #120]
  433604:	str	x1, [sp, #112]
  433608:	str	w2, [sp, #108]
  43360c:	str	wzr, [sp, #136]
  433610:	strb	wzr, [sp, #160]
  433614:	strb	wzr, [sp, #161]
  433618:	ldr	x0, [sp, #112]
  43361c:	ldrb	w0, [x0, #4]
  433620:	cmp	w0, #0x3c
  433624:	b.gt	4339b8 <ferror@plt+0x31048>
  433628:	cmp	w0, #0x38
  43362c:	b.ge	43373c <ferror@plt+0x30dcc>  // b.tcont
  433630:	cmp	w0, #0x37
  433634:	b.eq	433654 <ferror@plt+0x30ce4>  // b.none
  433638:	cmp	w0, #0x37
  43363c:	b.gt	4339b8 <ferror@plt+0x31048>
  433640:	cmp	w0, #0x25
  433644:	b.eq	433928 <ferror@plt+0x30fb8>  // b.none
  433648:	cmp	w0, #0x35
  43364c:	b.eq	4337e4 <ferror@plt+0x30e74>  // b.none
  433650:	b	4339b8 <ferror@plt+0x31048>
  433654:	ldr	w3, [sp, #108]
  433658:	mov	x2, #0x0                   	// #0
  43365c:	ldr	x1, [sp, #112]
  433660:	ldr	x0, [sp, #120]
  433664:	bl	431fd4 <ferror@plt+0x2f664>
  433668:	str	w0, [sp, #140]
  43366c:	ldr	w0, [sp, #140]
  433670:	and	w0, w0, #0x1000000
  433674:	cmp	w0, #0x0
  433678:	b.eq	433690 <ferror@plt+0x30d20>  // b.none
  43367c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433680:	add	x2, x0, #0x348
  433684:	mov	w1, #0x3                   	// #3
  433688:	ldr	x0, [sp, #120]
  43368c:	bl	43086c <ferror@plt+0x2defc>
  433690:	ldr	w0, [sp, #140]
  433694:	and	w0, w0, #0xf
  433698:	cmp	w0, #0x2
  43369c:	b.eq	4336bc <ferror@plt+0x30d4c>  // b.none
  4336a0:	cmp	w0, #0x2
  4336a4:	b.hi	43372c <ferror@plt+0x30dbc>  // b.pmore
  4336a8:	cmp	w0, #0x0
  4336ac:	b.eq	433728 <ferror@plt+0x30db8>  // b.none
  4336b0:	cmp	w0, #0x1
  4336b4:	b.eq	4336dc <ferror@plt+0x30d6c>  // b.none
  4336b8:	b	43372c <ferror@plt+0x30dbc>
  4336bc:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4336c0:	add	x4, x0, #0x378
  4336c4:	mov	w3, #0x0                   	// #0
  4336c8:	ldr	w2, [sp, #108]
  4336cc:	mov	w1, #0x3                   	// #3
  4336d0:	ldr	x0, [sp, #120]
  4336d4:	bl	430bb8 <ferror@plt+0x2e248>
  4336d8:	b	43372c <ferror@plt+0x30dbc>
  4336dc:	ldr	w0, [sp, #140]
  4336e0:	and	w0, w0, #0x2000
  4336e4:	cmp	w0, #0x0
  4336e8:	b.ne	433708 <ferror@plt+0x30d98>  // b.any
  4336ec:	ldr	w0, [sp, #140]
  4336f0:	mov	x8, x19
  4336f4:	mov	w2, w0
  4336f8:	ldr	x1, [sp, #112]
  4336fc:	ldr	x0, [sp, #120]
  433700:	bl	432d7c <ferror@plt+0x3040c>
  433704:	b	433a08 <ferror@plt+0x31098>
  433708:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43370c:	add	x4, x0, #0x3a8
  433710:	mov	w3, #0x0                   	// #0
  433714:	ldr	w2, [sp, #108]
  433718:	mov	w1, #0x3                   	// #3
  43371c:	ldr	x0, [sp, #120]
  433720:	bl	430bb8 <ferror@plt+0x2e248>
  433724:	b	43372c <ferror@plt+0x30dbc>
  433728:	nop
  43372c:	str	xzr, [sp, #152]
  433730:	ldr	x0, [sp, #152]
  433734:	str	x0, [sp, #144]
  433738:	b	4339dc <ferror@plt+0x3106c>
  43373c:	add	x1, sp, #0x88
  433740:	add	x0, sp, #0x8c
  433744:	mov	x3, x1
  433748:	mov	x2, x0
  43374c:	ldr	x1, [sp, #112]
  433750:	ldr	x0, [sp, #120]
  433754:	bl	42a830 <ferror@plt+0x27ec0>
  433758:	str	w0, [sp, #172]
  43375c:	str	xzr, [sp, #144]
  433760:	ldr	w0, [sp, #172]
  433764:	str	x0, [sp, #152]
  433768:	ldr	w0, [sp, #136]
  43376c:	cmp	w0, #0x0
  433770:	b.ne	4339d0 <ferror@plt+0x31060>  // b.any
  433774:	ldr	w0, [sp, #172]
  433778:	cmp	w0, #0x0
  43377c:	b.ge	4339d0 <ferror@plt+0x31060>  // b.tcont
  433780:	ldr	x0, [sp, #152]
  433784:	orr	x0, x0, #0xffffffff00000000
  433788:	str	x0, [sp, #152]
  43378c:	mov	x0, #0xffffffffffffffff    	// #-1
  433790:	str	x0, [sp, #144]
  433794:	ldr	x0, [sp, #120]
  433798:	ldr	x4, [x0, #1208]
  43379c:	add	x2, sp, #0x20
  4337a0:	add	x3, sp, #0x90
  4337a4:	ldp	x0, x1, [x3]
  4337a8:	stp	x0, x1, [x2]
  4337ac:	ldr	x0, [x3, #16]
  4337b0:	str	x0, [x2, #16]
  4337b4:	add	x0, sp, #0x20
  4337b8:	add	x1, sp, #0x40
  4337bc:	mov	x8, x1
  4337c0:	mov	x1, x4
  4337c4:	bl	434cb8 <ferror@plt+0x32348>
  4337c8:	add	x2, sp, #0x90
  4337cc:	add	x3, sp, #0x40
  4337d0:	ldp	x0, x1, [x3]
  4337d4:	stp	x0, x1, [x2]
  4337d8:	ldr	x0, [x3, #16]
  4337dc:	str	x0, [x2, #16]
  4337e0:	b	4339d0 <ferror@plt+0x31060>
  4337e4:	ldr	x0, [sp, #112]
  4337e8:	ldr	x1, [x0, #8]
  4337ec:	ldr	x0, [sp, #120]
  4337f0:	ldr	x0, [x0, #1248]
  4337f4:	cmp	x1, x0
  4337f8:	b.ne	43380c <ferror@plt+0x30e9c>  // b.any
  4337fc:	mov	x8, x19
  433800:	ldr	x0, [sp, #120]
  433804:	bl	433384 <ferror@plt+0x30a14>
  433808:	b	433a08 <ferror@plt+0x31098>
  43380c:	ldr	x0, [sp, #112]
  433810:	ldr	x1, [x0, #8]
  433814:	ldr	x0, [sp, #120]
  433818:	ldr	x0, [x0, #1288]
  43381c:	cmp	x1, x0
  433820:	b.ne	433838 <ferror@plt+0x30ec8>  // b.any
  433824:	mov	x8, x19
  433828:	mov	w1, #0x0                   	// #0
  43382c:	ldr	x0, [sp, #120]
  433830:	bl	4369c4 <ferror@plt+0x34054>
  433834:	b	433a08 <ferror@plt+0x31098>
  433838:	ldr	x0, [sp, #112]
  43383c:	ldr	x1, [x0, #8]
  433840:	ldr	x0, [sp, #120]
  433844:	ldr	x0, [x0, #1296]
  433848:	cmp	x1, x0
  43384c:	b.ne	433864 <ferror@plt+0x30ef4>  // b.any
  433850:	mov	x8, x19
  433854:	mov	w1, #0x1                   	// #1
  433858:	ldr	x0, [sp, #120]
  43385c:	bl	4369c4 <ferror@plt+0x34054>
  433860:	b	433a08 <ferror@plt+0x31098>
  433864:	ldr	x0, [sp, #120]
  433868:	ldrb	w0, [x0, #1120]
  43386c:	cmp	w0, #0x0
  433870:	b.eq	4338d0 <ferror@plt+0x30f60>  // b.none
  433874:	ldr	x0, [sp, #112]
  433878:	ldr	x1, [x0, #8]
  43387c:	ldr	x0, [sp, #120]
  433880:	ldr	x0, [x0, #1256]
  433884:	cmp	x1, x0
  433888:	b.eq	4338a4 <ferror@plt+0x30f34>  // b.none
  43388c:	ldr	x0, [sp, #112]
  433890:	ldr	x1, [x0, #8]
  433894:	ldr	x0, [sp, #120]
  433898:	ldr	x0, [x0, #1264]
  43389c:	cmp	x1, x0
  4338a0:	b.ne	4338d0 <ferror@plt+0x30f60>  // b.any
  4338a4:	str	xzr, [sp, #144]
  4338a8:	ldr	x0, [sp, #112]
  4338ac:	ldr	x1, [x0, #8]
  4338b0:	ldr	x0, [sp, #120]
  4338b4:	ldr	x0, [x0, #1256]
  4338b8:	cmp	x1, x0
  4338bc:	cset	w0, eq  // eq = none
  4338c0:	and	w0, w0, #0xff
  4338c4:	and	x0, x0, #0xff
  4338c8:	str	x0, [sp, #152]
  4338cc:	b	4339d8 <ferror@plt+0x31068>
  4338d0:	str	xzr, [sp, #144]
  4338d4:	str	xzr, [sp, #152]
  4338d8:	ldr	x0, [sp, #120]
  4338dc:	ldrb	w0, [x0, #1149]
  4338e0:	cmp	w0, #0x0
  4338e4:	b.eq	4339d8 <ferror@plt+0x31068>  // b.none
  4338e8:	ldr	x0, [sp, #120]
  4338ec:	ldr	w0, [x0, #28]
  4338f0:	cmp	w0, #0x0
  4338f4:	b.ne	4339d8 <ferror@plt+0x31068>  // b.any
  4338f8:	ldr	x0, [sp, #112]
  4338fc:	ldr	x0, [x0, #8]
  433900:	ldr	x0, [x0]
  433904:	mov	x5, x0
  433908:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43390c:	add	x4, x0, #0x3d8
  433910:	mov	w3, #0x0                   	// #0
  433914:	ldr	w2, [sp, #108]
  433918:	mov	w1, #0xd                   	// #13
  43391c:	ldr	x0, [sp, #120]
  433920:	bl	430c5c <ferror@plt+0x2e2ec>
  433924:	b	4339d8 <ferror@plt+0x31068>
  433928:	ldr	x0, [sp, #120]
  43392c:	ldrb	w0, [x0, #18]
  433930:	cmp	w0, #0x0
  433934:	b.ne	433994 <ferror@plt+0x31024>  // b.any
  433938:	ldr	x0, [sp, #120]
  43393c:	ldrb	w0, [x0, #1154]
  433940:	cmp	w0, #0x0
  433944:	b.eq	433968 <ferror@plt+0x30ff8>  // b.none
  433948:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43394c:	add	x4, x0, #0x400
  433950:	mov	w3, #0x0                   	// #0
  433954:	ldr	w2, [sp, #108]
  433958:	mov	w1, #0x2                   	// #2
  43395c:	ldr	x0, [sp, #120]
  433960:	bl	430bb8 <ferror@plt+0x2e248>
  433964:	b	433994 <ferror@plt+0x31024>
  433968:	ldr	x0, [sp, #120]
  43396c:	ldrb	w0, [x0, #1132]
  433970:	cmp	w0, #0x0
  433974:	b.eq	433994 <ferror@plt+0x31024>  // b.none
  433978:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43397c:	add	x4, x0, #0x420
  433980:	mov	w3, #0x0                   	// #0
  433984:	ldr	w2, [sp, #108]
  433988:	mov	w1, #0x1                   	// #1
  43398c:	ldr	x0, [sp, #120]
  433990:	bl	430c5c <ferror@plt+0x2e2ec>
  433994:	add	x0, sp, #0x8c
  433998:	mov	x1, x0
  43399c:	ldr	x0, [sp, #120]
  4339a0:	bl	42f818 <ferror@plt+0x2cea8>
  4339a4:	str	xzr, [sp, #144]
  4339a8:	ldr	w0, [sp, #140]
  4339ac:	mov	w0, w0
  4339b0:	str	x0, [sp, #152]
  4339b4:	b	4339dc <ferror@plt+0x3106c>
  4339b8:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4339bc:	add	x2, x0, #0x448
  4339c0:	mov	w1, #0x4ad                 	// #1197
  4339c4:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4339c8:	add	x0, x0, #0x458
  4339cc:	bl	4099a4 <ferror@plt+0x7034>
  4339d0:	nop
  4339d4:	b	4339dc <ferror@plt+0x3106c>
  4339d8:	nop
  4339dc:	ldr	w0, [sp, #136]
  4339e0:	cmp	w0, #0x0
  4339e4:	cset	w0, ne  // ne = any
  4339e8:	and	w0, w0, #0xff
  4339ec:	strb	w0, [sp, #160]
  4339f0:	mov	x3, x19
  4339f4:	add	x2, sp, #0x90
  4339f8:	ldp	x0, x1, [x2]
  4339fc:	stp	x0, x1, [x3]
  433a00:	ldr	x0, [x2, #16]
  433a04:	str	x0, [x3, #16]
  433a08:	ldr	x19, [sp, #16]
  433a0c:	ldp	x29, x30, [sp], #176
  433a10:	ret
  433a14:	stp	x29, x30, [sp, #-144]!
  433a18:	mov	x29, sp
  433a1c:	str	x19, [sp, #16]
  433a20:	str	x0, [sp, #72]
  433a24:	strb	w1, [sp, #71]
  433a28:	ldr	x0, [sp, #72]
  433a2c:	ldr	x0, [x0, #1096]
  433a30:	str	x0, [sp, #136]
  433a34:	mov	w0, #0x1                   	// #1
  433a38:	strb	w0, [sp, #130]
  433a3c:	str	wzr, [sp, #124]
  433a40:	ldr	x0, [sp, #72]
  433a44:	str	wzr, [x0, #28]
  433a48:	ldr	x0, [sp, #72]
  433a4c:	str	xzr, [x0, #432]
  433a50:	strb	wzr, [sp, #131]
  433a54:	str	wzr, [sp, #132]
  433a58:	ldr	x0, [sp, #136]
  433a5c:	mov	w1, #0x16                  	// #22
  433a60:	str	w1, [x0, #36]
  433a64:	ldr	w0, [sp, #132]
  433a68:	add	w0, w0, #0x1
  433a6c:	str	w0, [sp, #132]
  433a70:	add	x0, sp, #0x7c
  433a74:	mov	x1, x0
  433a78:	ldr	x0, [sp, #72]
  433a7c:	bl	44c488 <ferror@plt+0x49b18>
  433a80:	str	x0, [sp, #80]
  433a84:	ldr	x0, [sp, #80]
  433a88:	ldrb	w0, [x0, #4]
  433a8c:	str	w0, [sp, #116]
  433a90:	ldr	w0, [sp, #124]
  433a94:	str	w0, [sp, #112]
  433a98:	ldr	w0, [sp, #116]
  433a9c:	cmp	w0, #0x3c
  433aa0:	b.gt	433bc0 <ferror@plt+0x31250>
  433aa4:	cmp	w0, #0x37
  433aa8:	b.ge	433af0 <ferror@plt+0x31180>  // b.tcont
  433aac:	cmp	w0, #0x35
  433ab0:	b.eq	433af0 <ferror@plt+0x31180>  // b.none
  433ab4:	cmp	w0, #0x35
  433ab8:	b.gt	433bc0 <ferror@plt+0x31250>
  433abc:	cmp	w0, #0x25
  433ac0:	b.eq	433af0 <ferror@plt+0x31180>  // b.none
  433ac4:	cmp	w0, #0x25
  433ac8:	b.gt	433bc0 <ferror@plt+0x31250>
  433acc:	cmp	w0, #0x5
  433ad0:	b.eq	433ba8 <ferror@plt+0x31238>  // b.none
  433ad4:	cmp	w0, #0x5
  433ad8:	b.gt	433bc0 <ferror@plt+0x31250>
  433adc:	cmp	w0, #0x1
  433ae0:	b.eq	433b7c <ferror@plt+0x3120c>  // b.none
  433ae4:	cmp	w0, #0x4
  433ae8:	b.eq	433b90 <ferror@plt+0x31220>  // b.none
  433aec:	b	433bc0 <ferror@plt+0x31250>
  433af0:	ldrb	w0, [sp, #130]
  433af4:	eor	w0, w0, #0x1
  433af8:	and	w0, w0, #0xff
  433afc:	cmp	w0, #0x0
  433b00:	b.eq	433b3c <ferror@plt+0x311cc>  // b.none
  433b04:	ldr	w19, [sp, #112]
  433b08:	ldr	x0, [sp, #80]
  433b0c:	mov	x1, x0
  433b10:	ldr	x0, [sp, #72]
  433b14:	bl	441e60 <ferror@plt+0x3f4f0>
  433b18:	mov	x5, x0
  433b1c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433b20:	add	x4, x0, #0x4b0
  433b24:	mov	w3, #0x0                   	// #0
  433b28:	mov	w2, w19
  433b2c:	mov	w1, #0x3                   	// #3
  433b30:	ldr	x0, [sp, #72]
  433b34:	bl	430bb8 <ferror@plt+0x2e248>
  433b38:	b	434080 <ferror@plt+0x31710>
  433b3c:	strb	wzr, [sp, #130]
  433b40:	ldr	x1, [sp, #80]
  433b44:	ldr	w2, [sp, #112]
  433b48:	ldr	x0, [sp, #136]
  433b4c:	add	x19, x0, #0x8
  433b50:	add	x0, sp, #0x20
  433b54:	mov	x8, x0
  433b58:	ldr	x0, [sp, #72]
  433b5c:	bl	4335f0 <ferror@plt+0x30c80>
  433b60:	mov	x3, x19
  433b64:	add	x2, sp, #0x20
  433b68:	ldp	x0, x1, [x2]
  433b6c:	stp	x0, x1, [x3]
  433b70:	ldr	x0, [x2, #16]
  433b74:	str	x0, [x3, #16]
  433b78:	b	433ff0 <ferror@plt+0x31680>
  433b7c:	ldr	w0, [sp, #132]
  433b80:	cmp	w0, #0x1
  433b84:	cset	w0, eq  // eq = none
  433b88:	strb	w0, [sp, #131]
  433b8c:	b	433c24 <ferror@plt+0x312b4>
  433b90:	ldrb	w0, [sp, #130]
  433b94:	cmp	w0, #0x0
  433b98:	b.eq	433c10 <ferror@plt+0x312a0>  // b.none
  433b9c:	mov	w0, #0x1b                  	// #27
  433ba0:	str	w0, [sp, #116]
  433ba4:	b	433c10 <ferror@plt+0x312a0>
  433ba8:	ldrb	w0, [sp, #130]
  433bac:	cmp	w0, #0x0
  433bb0:	b.eq	433c18 <ferror@plt+0x312a8>  // b.none
  433bb4:	mov	w0, #0x1c                  	// #28
  433bb8:	str	w0, [sp, #116]
  433bbc:	b	433c18 <ferror@plt+0x312a8>
  433bc0:	ldr	w0, [sp, #116]
  433bc4:	cmp	w0, #0x0
  433bc8:	b.le	433bd8 <ferror@plt+0x31268>
  433bcc:	ldr	w0, [sp, #116]
  433bd0:	cmp	w0, #0x1a
  433bd4:	b.le	433c20 <ferror@plt+0x312b0>
  433bd8:	ldr	w19, [sp, #112]
  433bdc:	ldr	x0, [sp, #80]
  433be0:	mov	x1, x0
  433be4:	ldr	x0, [sp, #72]
  433be8:	bl	441e60 <ferror@plt+0x3f4f0>
  433bec:	mov	x5, x0
  433bf0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433bf4:	add	x4, x0, #0x4e0
  433bf8:	mov	w3, #0x0                   	// #0
  433bfc:	mov	w2, w19
  433c00:	mov	w1, #0x3                   	// #3
  433c04:	ldr	x0, [sp, #72]
  433c08:	bl	430bb8 <ferror@plt+0x2e248>
  433c0c:	b	434080 <ferror@plt+0x31710>
  433c10:	nop
  433c14:	b	433c24 <ferror@plt+0x312b4>
  433c18:	nop
  433c1c:	b	433c24 <ferror@plt+0x312b4>
  433c20:	nop
  433c24:	ldr	w0, [sp, #116]
  433c28:	mov	w2, w0
  433c2c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433c30:	add	x1, x0, #0x470
  433c34:	sxtw	x0, w2
  433c38:	lsl	x0, x0, #1
  433c3c:	add	x0, x1, x0
  433c40:	ldrb	w0, [x0, #1]
  433c44:	and	w0, w0, #0x1
  433c48:	cmp	w0, #0x0
  433c4c:	b.eq	433c9c <ferror@plt+0x3132c>  // b.none
  433c50:	ldrb	w0, [sp, #130]
  433c54:	eor	w0, w0, #0x1
  433c58:	and	w0, w0, #0xff
  433c5c:	cmp	w0, #0x0
  433c60:	b.eq	433df8 <ferror@plt+0x31488>  // b.none
  433c64:	ldr	w19, [sp, #112]
  433c68:	ldr	x0, [sp, #80]
  433c6c:	mov	x1, x0
  433c70:	ldr	x0, [sp, #72]
  433c74:	bl	441e60 <ferror@plt+0x3f4f0>
  433c78:	mov	x5, x0
  433c7c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433c80:	add	x4, x0, #0x4b0
  433c84:	mov	w3, #0x0                   	// #0
  433c88:	mov	w2, w19
  433c8c:	mov	w1, #0x3                   	// #3
  433c90:	ldr	x0, [sp, #72]
  433c94:	bl	430bb8 <ferror@plt+0x2e248>
  433c98:	b	434080 <ferror@plt+0x31710>
  433c9c:	ldrb	w0, [sp, #130]
  433ca0:	cmp	w0, #0x0
  433ca4:	b.eq	433df8 <ferror@plt+0x31488>  // b.none
  433ca8:	ldr	w0, [sp, #116]
  433cac:	cmp	w0, #0x15
  433cb0:	b.ne	433ce8 <ferror@plt+0x31378>  // b.any
  433cb4:	ldr	x0, [sp, #136]
  433cb8:	ldr	w0, [x0, #36]
  433cbc:	cmp	w0, #0x14
  433cc0:	b.ne	433ce8 <ferror@plt+0x31378>  // b.any
  433cc4:	ldr	w1, [sp, #112]
  433cc8:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433ccc:	add	x4, x0, #0x518
  433cd0:	mov	w3, #0x0                   	// #0
  433cd4:	mov	w2, w1
  433cd8:	mov	w1, #0x3                   	// #3
  433cdc:	ldr	x0, [sp, #72]
  433ce0:	bl	430bb8 <ferror@plt+0x2e248>
  433ce4:	b	434080 <ferror@plt+0x31710>
  433ce8:	ldr	w0, [sp, #116]
  433cec:	cmp	w0, #0x16
  433cf0:	b.ne	433d4c <ferror@plt+0x313dc>  // b.any
  433cf4:	ldr	x0, [sp, #136]
  433cf8:	ldr	w0, [x0, #36]
  433cfc:	cmp	w0, #0x16
  433d00:	b.ne	433d4c <ferror@plt+0x313dc>  // b.any
  433d04:	ldr	w1, [sp, #112]
  433d08:	ldrb	w0, [sp, #71]
  433d0c:	cmp	w0, #0x0
  433d10:	b.eq	433d20 <ferror@plt+0x313b0>  // b.none
  433d14:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433d18:	add	x0, x0, #0x540
  433d1c:	b	433d28 <ferror@plt+0x313b8>
  433d20:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433d24:	add	x0, x0, #0x548
  433d28:	mov	x5, x0
  433d2c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433d30:	add	x4, x0, #0x550
  433d34:	mov	w3, #0x0                   	// #0
  433d38:	mov	w2, w1
  433d3c:	mov	w1, #0x3                   	// #3
  433d40:	ldr	x0, [sp, #72]
  433d44:	bl	430bb8 <ferror@plt+0x2e248>
  433d48:	b	434080 <ferror@plt+0x31710>
  433d4c:	ldr	x0, [sp, #136]
  433d50:	ldr	w0, [x0, #36]
  433d54:	cmp	w0, #0x16
  433d58:	b.eq	433da8 <ferror@plt+0x31438>  // b.none
  433d5c:	ldr	x0, [sp, #136]
  433d60:	ldr	w0, [x0, #36]
  433d64:	cmp	w0, #0x14
  433d68:	b.eq	433da8 <ferror@plt+0x31438>  // b.none
  433d6c:	ldr	w19, [sp, #112]
  433d70:	ldr	x0, [sp, #136]
  433d74:	ldr	x0, [x0]
  433d78:	mov	x1, x0
  433d7c:	ldr	x0, [sp, #72]
  433d80:	bl	441e60 <ferror@plt+0x3f4f0>
  433d84:	mov	x5, x0
  433d88:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433d8c:	add	x4, x0, #0x568
  433d90:	mov	w3, #0x0                   	// #0
  433d94:	mov	w2, w19
  433d98:	mov	w1, #0x3                   	// #3
  433d9c:	ldr	x0, [sp, #72]
  433da0:	bl	430bb8 <ferror@plt+0x2e248>
  433da4:	b	434080 <ferror@plt+0x31710>
  433da8:	ldr	w0, [sp, #116]
  433dac:	cmp	w0, #0x15
  433db0:	b.eq	433df8 <ferror@plt+0x31488>  // b.none
  433db4:	ldr	w0, [sp, #116]
  433db8:	cmp	w0, #0x16
  433dbc:	b.eq	433df8 <ferror@plt+0x31488>  // b.none
  433dc0:	ldr	w19, [sp, #112]
  433dc4:	ldr	x0, [sp, #80]
  433dc8:	mov	x1, x0
  433dcc:	ldr	x0, [sp, #72]
  433dd0:	bl	441e60 <ferror@plt+0x3f4f0>
  433dd4:	mov	x5, x0
  433dd8:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433ddc:	add	x4, x0, #0x590
  433de0:	mov	w3, #0x0                   	// #0
  433de4:	mov	w2, w19
  433de8:	mov	w1, #0x3                   	// #3
  433dec:	ldr	x0, [sp, #72]
  433df0:	bl	430bb8 <ferror@plt+0x2e248>
  433df4:	b	434080 <ferror@plt+0x31710>
  433df8:	ldr	w0, [sp, #116]
  433dfc:	mov	w2, w0
  433e00:	ldr	x1, [sp, #136]
  433e04:	ldr	x0, [sp, #72]
  433e08:	bl	4340b4 <ferror@plt+0x31744>
  433e0c:	str	x0, [sp, #136]
  433e10:	ldr	x0, [sp, #136]
  433e14:	cmp	x0, #0x0
  433e18:	b.eq	43407c <ferror@plt+0x3170c>  // b.none
  433e1c:	ldr	w0, [sp, #116]
  433e20:	cmp	w0, #0x16
  433e24:	b.ne	433e3c <ferror@plt+0x314cc>  // b.any
  433e28:	ldr	x0, [sp, #72]
  433e2c:	ldr	x0, [x0, #432]
  433e30:	cmp	x0, #0x0
  433e34:	b.ne	433ff4 <ferror@plt+0x31684>  // b.any
  433e38:	b	43401c <ferror@plt+0x316ac>
  433e3c:	ldr	w0, [sp, #116]
  433e40:	cmp	w0, #0x15
  433e44:	b.eq	433fec <ferror@plt+0x3167c>  // b.none
  433e48:	cmp	w0, #0x15
  433e4c:	b.gt	433f70 <ferror@plt+0x31600>
  433e50:	cmp	w0, #0x12
  433e54:	b.eq	433eec <ferror@plt+0x3157c>  // b.none
  433e58:	cmp	w0, #0x12
  433e5c:	b.gt	433f70 <ferror@plt+0x31600>
  433e60:	cmp	w0, #0x11
  433e64:	b.eq	433eb8 <ferror@plt+0x31548>  // b.none
  433e68:	cmp	w0, #0x11
  433e6c:	b.gt	433f70 <ferror@plt+0x31600>
  433e70:	cmp	w0, #0xf
  433e74:	b.eq	433eb8 <ferror@plt+0x31548>  // b.none
  433e78:	cmp	w0, #0x10
  433e7c:	b.eq	433e84 <ferror@plt+0x31514>  // b.none
  433e80:	b	433f70 <ferror@plt+0x31600>
  433e84:	ldr	x0, [sp, #136]
  433e88:	ldr	x1, [x0, #16]
  433e8c:	ldr	x0, [sp, #136]
  433e90:	ldr	x0, [x0, #8]
  433e94:	orr	x0, x1, x0
  433e98:	cmp	x0, #0x0
  433e9c:	b.eq	433f78 <ferror@plt+0x31608>  // b.none
  433ea0:	ldr	x0, [sp, #72]
  433ea4:	ldr	w0, [x0, #28]
  433ea8:	add	w1, w0, #0x1
  433eac:	ldr	x0, [sp, #72]
  433eb0:	str	w1, [x0, #28]
  433eb4:	b	433f78 <ferror@plt+0x31608>
  433eb8:	ldr	x0, [sp, #136]
  433ebc:	ldr	x1, [x0, #16]
  433ec0:	ldr	x0, [sp, #136]
  433ec4:	ldr	x0, [x0, #8]
  433ec8:	orr	x0, x1, x0
  433ecc:	cmp	x0, #0x0
  433ed0:	b.ne	433f80 <ferror@plt+0x31610>  // b.any
  433ed4:	ldr	x0, [sp, #72]
  433ed8:	ldr	w0, [x0, #28]
  433edc:	add	w1, w0, #0x1
  433ee0:	ldr	x0, [sp, #72]
  433ee4:	str	w1, [x0, #28]
  433ee8:	b	433f80 <ferror@plt+0x31610>
  433eec:	ldr	x0, [sp, #136]
  433ef0:	ldr	w0, [x0, #36]
  433ef4:	cmp	w0, #0x11
  433ef8:	b.eq	433f20 <ferror@plt+0x315b0>  // b.none
  433efc:	ldr	w1, [sp, #112]
  433f00:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  433f04:	add	x4, x0, #0x5b8
  433f08:	mov	w3, #0x0                   	// #0
  433f0c:	mov	w2, w1
  433f10:	mov	w1, #0x3                   	// #3
  433f14:	ldr	x0, [sp, #72]
  433f18:	bl	430bb8 <ferror@plt+0x2e248>
  433f1c:	b	434080 <ferror@plt+0x31710>
  433f20:	ldr	x0, [sp, #136]
  433f24:	sub	x0, x0, #0x28
  433f28:	ldr	x1, [x0, #16]
  433f2c:	ldr	x0, [sp, #136]
  433f30:	sub	x0, x0, #0x28
  433f34:	ldr	x0, [x0, #8]
  433f38:	orr	x0, x1, x0
  433f3c:	cmp	x0, #0x0
  433f40:	b.eq	433f5c <ferror@plt+0x315ec>  // b.none
  433f44:	ldr	x0, [sp, #72]
  433f48:	ldr	w0, [x0, #28]
  433f4c:	add	w1, w0, #0x1
  433f50:	ldr	x0, [sp, #72]
  433f54:	str	w1, [x0, #28]
  433f58:	b	433f70 <ferror@plt+0x31600>
  433f5c:	ldr	x0, [sp, #72]
  433f60:	ldr	w0, [x0, #28]
  433f64:	sub	w1, w0, #0x1
  433f68:	ldr	x0, [sp, #72]
  433f6c:	str	w1, [x0, #28]
  433f70:	nop
  433f74:	b	433f84 <ferror@plt+0x31614>
  433f78:	nop
  433f7c:	b	433f84 <ferror@plt+0x31614>
  433f80:	nop
  433f84:	mov	w0, #0x1                   	// #1
  433f88:	strb	w0, [sp, #130]
  433f8c:	ldr	x0, [sp, #136]
  433f90:	add	x0, x0, #0x28
  433f94:	str	x0, [sp, #136]
  433f98:	ldr	x0, [sp, #72]
  433f9c:	ldr	x0, [x0, #1104]
  433fa0:	ldr	x1, [sp, #136]
  433fa4:	cmp	x1, x0
  433fa8:	cset	w0, eq  // eq = none
  433fac:	and	w0, w0, #0xff
  433fb0:	cmp	w0, #0x0
  433fb4:	b.eq	433fc4 <ferror@plt+0x31654>  // b.none
  433fb8:	ldr	x0, [sp, #72]
  433fbc:	bl	434a88 <ferror@plt+0x32118>
  433fc0:	str	x0, [sp, #136]
  433fc4:	ldr	w1, [sp, #116]
  433fc8:	ldr	x0, [sp, #136]
  433fcc:	str	w1, [x0, #36]
  433fd0:	ldr	x1, [sp, #80]
  433fd4:	ldr	x0, [sp, #136]
  433fd8:	str	x1, [x0]
  433fdc:	ldr	w1, [sp, #112]
  433fe0:	ldr	x0, [sp, #136]
  433fe4:	str	w1, [x0, #32]
  433fe8:	b	433a64 <ferror@plt+0x310f4>
  433fec:	nop
  433ff0:	b	433a64 <ferror@plt+0x310f4>
  433ff4:	ldrb	w0, [sp, #131]
  433ff8:	eor	w0, w0, #0x1
  433ffc:	and	w0, w0, #0xff
  434000:	cmp	w0, #0x0
  434004:	b.ne	434014 <ferror@plt+0x316a4>  // b.any
  434008:	ldr	w0, [sp, #132]
  43400c:	cmp	w0, #0x3
  434010:	b.eq	43401c <ferror@plt+0x316ac>  // b.none
  434014:	ldr	x0, [sp, #72]
  434018:	str	xzr, [x0, #432]
  43401c:	ldr	x0, [sp, #72]
  434020:	ldr	x0, [x0, #1096]
  434024:	ldr	x1, [sp, #136]
  434028:	cmp	x1, x0
  43402c:	b.eq	434088 <ferror@plt+0x31718>  // b.none
  434030:	ldr	x0, [sp, #136]
  434034:	ldr	w1, [x0, #32]
  434038:	ldrb	w0, [sp, #71]
  43403c:	cmp	w0, #0x0
  434040:	b.eq	434050 <ferror@plt+0x316e0>  // b.none
  434044:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434048:	add	x0, x0, #0x540
  43404c:	b	434058 <ferror@plt+0x316e8>
  434050:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434054:	add	x0, x0, #0x548
  434058:	mov	x5, x0
  43405c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434060:	add	x4, x0, #0x5d8
  434064:	mov	w3, #0x0                   	// #0
  434068:	mov	w2, w1
  43406c:	mov	w1, #0x4                   	// #4
  434070:	ldr	x0, [sp, #72]
  434074:	bl	430bb8 <ferror@plt+0x2e248>
  434078:	b	434080 <ferror@plt+0x31710>
  43407c:	nop
  434080:	mov	w0, #0x0                   	// #0
  434084:	b	4340a8 <ferror@plt+0x31738>
  434088:	ldr	x0, [sp, #136]
  43408c:	ldr	x1, [x0, #16]
  434090:	ldr	x0, [sp, #136]
  434094:	ldr	x0, [x0, #8]
  434098:	orr	x0, x1, x0
  43409c:	cmp	x0, #0x0
  4340a0:	cset	w0, ne  // ne = any
  4340a4:	and	w0, w0, #0xff
  4340a8:	ldr	x19, [sp, #16]
  4340ac:	ldp	x29, x30, [sp], #144
  4340b0:	ret
  4340b4:	stp	x29, x30, [sp, #-176]!
  4340b8:	mov	x29, sp
  4340bc:	str	x19, [sp, #16]
  4340c0:	str	x0, [sp, #152]
  4340c4:	str	x1, [sp, #144]
  4340c8:	str	w2, [sp, #140]
  4340cc:	ldr	x0, [sp, #144]
  4340d0:	ldr	w0, [x0, #36]
  4340d4:	cmp	w0, #0x0
  4340d8:	b.le	4340ec <ferror@plt+0x3177c>
  4340dc:	ldr	x0, [sp, #144]
  4340e0:	ldr	w0, [x0, #36]
  4340e4:	cmp	w0, #0x1c
  4340e8:	b.le	434120 <ferror@plt+0x317b0>
  4340ec:	nop
  4340f0:	b	4340f8 <ferror@plt+0x31788>
  4340f4:	nop
  4340f8:	ldr	x0, [sp, #144]
  4340fc:	ldr	w0, [x0, #36]
  434100:	mov	w3, w0
  434104:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434108:	add	x2, x0, #0x5f0
  43410c:	mov	w1, #0x4                   	// #4
  434110:	ldr	x0, [sp, #152]
  434114:	bl	43086c <ferror@plt+0x2defc>
  434118:	mov	x0, #0x0                   	// #0
  43411c:	b	434a7c <ferror@plt+0x3210c>
  434120:	ldr	w0, [sp, #140]
  434124:	cmp	w0, #0x14
  434128:	b.ne	434134 <ferror@plt+0x317c4>  // b.any
  43412c:	ldr	x0, [sp, #144]
  434130:	b	434a7c <ferror@plt+0x3210c>
  434134:	ldr	w2, [sp, #140]
  434138:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43413c:	add	x1, x0, #0x470
  434140:	sxtw	x0, w2
  434144:	lsl	x0, x0, #1
  434148:	add	x0, x1, x0
  43414c:	ldrb	w0, [x0]
  434150:	mov	w2, w0
  434154:	ldr	w3, [sp, #140]
  434158:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43415c:	add	x1, x0, #0x470
  434160:	sxtw	x0, w3
  434164:	lsl	x0, x0, #1
  434168:	add	x0, x1, x0
  43416c:	ldrb	w0, [x0, #1]
  434170:	and	w0, w0, #0x2
  434174:	cmp	w0, #0x0
  434178:	cset	w0, ne  // ne = any
  43417c:	and	w0, w0, #0xff
  434180:	sub	w0, w2, w0
  434184:	str	w0, [sp, #172]
  434188:	ldr	x0, [sp, #144]
  43418c:	ldr	w0, [x0, #36]
  434190:	mov	w2, w0
  434194:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434198:	add	x1, x0, #0x470
  43419c:	sxtw	x0, w2
  4341a0:	lsl	x0, x0, #1
  4341a4:	add	x0, x1, x0
  4341a8:	ldrb	w0, [x0]
  4341ac:	mov	w1, w0
  4341b0:	ldr	w0, [sp, #172]
  4341b4:	cmp	w0, w1
  4341b8:	b.cs	434a50 <ferror@plt+0x320e0>  // b.hs, b.nlast
  4341bc:	ldr	x0, [sp, #152]
  4341c0:	ldrb	w0, [x0, #1141]
  4341c4:	cmp	w0, #0x0
  4341c8:	b.eq	434208 <ferror@plt+0x31898>  // b.none
  4341cc:	ldr	x0, [sp, #144]
  4341d0:	ldr	w0, [x0, #36]
  4341d4:	mov	w2, w0
  4341d8:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4341dc:	add	x1, x0, #0x470
  4341e0:	sxtw	x0, w2
  4341e4:	lsl	x0, x0, #1
  4341e8:	add	x0, x1, x0
  4341ec:	ldrb	w0, [x0, #1]
  4341f0:	and	w0, w0, #0x4
  4341f4:	cmp	w0, #0x0
  4341f8:	b.eq	434208 <ferror@plt+0x31898>  // b.none
  4341fc:	ldr	x1, [sp, #144]
  434200:	ldr	x0, [sp, #152]
  434204:	bl	434b50 <ferror@plt+0x321e0>
  434208:	ldr	x0, [sp, #144]
  43420c:	ldr	w0, [x0, #36]
  434210:	sub	w0, w0, #0x1
  434214:	cmp	w0, #0x1b
  434218:	b.hi	4340f4 <ferror@plt+0x31784>  // b.pmore
  43421c:	adrp	x1, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434220:	add	x1, x1, #0x69c
  434224:	ldr	w0, [x1, w0, uxtw #2]
  434228:	adr	x1, 434234 <ferror@plt+0x318c4>
  43422c:	add	x0, x1, w0, sxtw #2
  434230:	br	x0
  434234:	ldr	x0, [sp, #144]
  434238:	ldr	w4, [x0, #36]
  43423c:	ldr	x0, [sp, #144]
  434240:	sub	x0, x0, #0x28
  434244:	add	x19, x0, #0x8
  434248:	ldr	x0, [sp, #144]
  43424c:	add	x0, x0, #0x8
  434250:	add	x2, sp, #0x40
  434254:	mov	x3, x0
  434258:	ldp	x0, x1, [x3]
  43425c:	stp	x0, x1, [x2]
  434260:	ldr	x0, [x3, #16]
  434264:	str	x0, [x2, #16]
  434268:	add	x0, sp, #0x40
  43426c:	add	x1, sp, #0x60
  434270:	mov	x8, x1
  434274:	mov	w2, w4
  434278:	mov	x1, x0
  43427c:	ldr	x0, [sp, #152]
  434280:	bl	4357e8 <ferror@plt+0x32e78>
  434284:	mov	x3, x19
  434288:	add	x2, sp, #0x60
  43428c:	ldp	x0, x1, [x2]
  434290:	stp	x0, x1, [x3]
  434294:	ldr	x0, [x2, #16]
  434298:	str	x0, [x3, #16]
  43429c:	ldr	x0, [sp, #144]
  4342a0:	sub	x0, x0, #0x28
  4342a4:	ldr	x1, [sp, #144]
  4342a8:	ldr	w1, [x1, #32]
  4342ac:	str	w1, [x0, #32]
  4342b0:	b	434a0c <ferror@plt+0x3209c>
  4342b4:	ldr	x0, [sp, #144]
  4342b8:	sub	x0, x0, #0x28
  4342bc:	ldr	x1, [sp, #144]
  4342c0:	ldr	w4, [x1, #36]
  4342c4:	ldr	x1, [sp, #144]
  4342c8:	sub	x1, x1, #0x28
  4342cc:	add	x19, x1, #0x8
  4342d0:	add	x0, x0, #0x8
  4342d4:	add	x2, sp, #0x60
  4342d8:	mov	x3, x0
  4342dc:	ldp	x0, x1, [x3]
  4342e0:	stp	x0, x1, [x2]
  4342e4:	ldr	x0, [x3, #16]
  4342e8:	str	x0, [x2, #16]
  4342ec:	ldr	x0, [sp, #144]
  4342f0:	add	x0, x0, #0x8
  4342f4:	add	x2, sp, #0x20
  4342f8:	mov	x3, x0
  4342fc:	ldp	x0, x1, [x3]
  434300:	stp	x0, x1, [x2]
  434304:	ldr	x0, [x3, #16]
  434308:	str	x0, [x2, #16]
  43430c:	add	x1, sp, #0x20
  434310:	add	x0, sp, #0x60
  434314:	add	x2, sp, #0x40
  434318:	mov	x8, x2
  43431c:	mov	w3, w4
  434320:	mov	x2, x1
  434324:	mov	x1, x0
  434328:	ldr	x0, [sp, #152]
  43432c:	bl	435974 <ferror@plt+0x33004>
  434330:	mov	x3, x19
  434334:	add	x2, sp, #0x40
  434338:	ldp	x0, x1, [x2]
  43433c:	stp	x0, x1, [x3]
  434340:	ldr	x0, [x2, #16]
  434344:	str	x0, [x3, #16]
  434348:	ldr	x0, [sp, #144]
  43434c:	sub	x0, x0, #0x28
  434350:	ldr	x1, [sp, #144]
  434354:	ldr	w1, [x1, #32]
  434358:	str	w1, [x0, #32]
  43435c:	b	434a0c <ferror@plt+0x3209c>
  434360:	ldr	x0, [sp, #144]
  434364:	sub	x0, x0, #0x28
  434368:	ldr	x1, [sp, #144]
  43436c:	ldr	w4, [x1, #36]
  434370:	ldr	x1, [sp, #144]
  434374:	sub	x1, x1, #0x28
  434378:	add	x19, x1, #0x8
  43437c:	add	x0, x0, #0x8
  434380:	add	x2, sp, #0x40
  434384:	mov	x3, x0
  434388:	ldp	x0, x1, [x3]
  43438c:	stp	x0, x1, [x2]
  434390:	ldr	x0, [x3, #16]
  434394:	str	x0, [x2, #16]
  434398:	ldr	x0, [sp, #144]
  43439c:	add	x0, x0, #0x8
  4343a0:	add	x2, sp, #0x60
  4343a4:	mov	x3, x0
  4343a8:	ldp	x0, x1, [x3]
  4343ac:	stp	x0, x1, [x2]
  4343b0:	ldr	x0, [x3, #16]
  4343b4:	str	x0, [x2, #16]
  4343b8:	add	x1, sp, #0x60
  4343bc:	add	x0, sp, #0x40
  4343c0:	add	x2, sp, #0x20
  4343c4:	mov	x8, x2
  4343c8:	mov	w3, w4
  4343cc:	mov	x2, x1
  4343d0:	mov	x1, x0
  4343d4:	ldr	x0, [sp, #152]
  4343d8:	bl	435204 <ferror@plt+0x32894>
  4343dc:	mov	x3, x19
  4343e0:	add	x2, sp, #0x20
  4343e4:	ldp	x0, x1, [x2]
  4343e8:	stp	x0, x1, [x3]
  4343ec:	ldr	x0, [x2, #16]
  4343f0:	str	x0, [x3, #16]
  4343f4:	ldr	x0, [sp, #144]
  4343f8:	sub	x0, x0, #0x28
  4343fc:	ldr	x1, [sp, #144]
  434400:	ldr	w1, [x1, #32]
  434404:	str	w1, [x0, #32]
  434408:	b	434a0c <ferror@plt+0x3209c>
  43440c:	ldr	x0, [sp, #144]
  434410:	sub	x0, x0, #0x28
  434414:	ldr	x1, [sp, #144]
  434418:	ldr	w4, [x1, #36]
  43441c:	ldr	x1, [sp, #144]
  434420:	sub	x1, x1, #0x28
  434424:	add	x19, x1, #0x8
  434428:	add	x0, x0, #0x8
  43442c:	add	x2, sp, #0x40
  434430:	mov	x3, x0
  434434:	ldp	x0, x1, [x3]
  434438:	stp	x0, x1, [x2]
  43443c:	ldr	x0, [x3, #16]
  434440:	str	x0, [x2, #16]
  434444:	ldr	x0, [sp, #144]
  434448:	add	x0, x0, #0x8
  43444c:	add	x2, sp, #0x60
  434450:	mov	x3, x0
  434454:	ldp	x0, x1, [x3]
  434458:	stp	x0, x1, [x2]
  43445c:	ldr	x0, [x3, #16]
  434460:	str	x0, [x2, #16]
  434464:	add	x1, sp, #0x60
  434468:	add	x0, sp, #0x40
  43446c:	add	x2, sp, #0x20
  434470:	mov	x8, x2
  434474:	mov	w3, w4
  434478:	mov	x2, x1
  43447c:	mov	x1, x0
  434480:	ldr	x0, [sp, #152]
  434484:	bl	43537c <ferror@plt+0x32a0c>
  434488:	mov	x3, x19
  43448c:	add	x2, sp, #0x20
  434490:	ldp	x0, x1, [x2]
  434494:	stp	x0, x1, [x3]
  434498:	ldr	x0, [x2, #16]
  43449c:	str	x0, [x3, #16]
  4344a0:	ldr	x0, [sp, #144]
  4344a4:	sub	x0, x0, #0x28
  4344a8:	ldr	x1, [sp, #144]
  4344ac:	ldr	w1, [x1, #32]
  4344b0:	str	w1, [x0, #32]
  4344b4:	b	434a0c <ferror@plt+0x3209c>
  4344b8:	ldr	x0, [sp, #144]
  4344bc:	sub	x0, x0, #0x28
  4344c0:	ldr	x1, [sp, #144]
  4344c4:	ldr	w4, [x1, #36]
  4344c8:	ldr	x1, [sp, #144]
  4344cc:	sub	x1, x1, #0x28
  4344d0:	add	x19, x1, #0x8
  4344d4:	add	x0, x0, #0x8
  4344d8:	add	x2, sp, #0x40
  4344dc:	mov	x3, x0
  4344e0:	ldp	x0, x1, [x3]
  4344e4:	stp	x0, x1, [x2]
  4344e8:	ldr	x0, [x3, #16]
  4344ec:	str	x0, [x2, #16]
  4344f0:	ldr	x0, [sp, #144]
  4344f4:	add	x0, x0, #0x8
  4344f8:	add	x2, sp, #0x60
  4344fc:	mov	x3, x0
  434500:	ldp	x0, x1, [x3]
  434504:	stp	x0, x1, [x2]
  434508:	ldr	x0, [x3, #16]
  43450c:	str	x0, [x2, #16]
  434510:	add	x1, sp, #0x60
  434514:	add	x0, sp, #0x40
  434518:	add	x2, sp, #0x20
  43451c:	mov	x8, x2
  434520:	mov	w3, w4
  434524:	mov	x2, x1
  434528:	mov	x1, x0
  43452c:	ldr	x0, [sp, #152]
  434530:	bl	435120 <ferror@plt+0x327b0>
  434534:	mov	x3, x19
  434538:	add	x2, sp, #0x20
  43453c:	ldp	x0, x1, [x2]
  434540:	stp	x0, x1, [x3]
  434544:	ldr	x0, [x2, #16]
  434548:	str	x0, [x3, #16]
  43454c:	ldr	x0, [sp, #144]
  434550:	sub	x0, x0, #0x28
  434554:	ldr	x1, [sp, #144]
  434558:	ldr	w1, [x1, #32]
  43455c:	str	w1, [x0, #32]
  434560:	b	434a0c <ferror@plt+0x3209c>
  434564:	ldr	x0, [sp, #144]
  434568:	sub	x0, x0, #0x28
  43456c:	ldr	x1, [sp, #144]
  434570:	sub	x1, x1, #0x28
  434574:	add	x19, x1, #0x8
  434578:	add	x0, x0, #0x8
  43457c:	add	x2, sp, #0x40
  434580:	mov	x3, x0
  434584:	ldp	x0, x1, [x3]
  434588:	stp	x0, x1, [x2]
  43458c:	ldr	x0, [x3, #16]
  434590:	str	x0, [x2, #16]
  434594:	ldr	x0, [sp, #144]
  434598:	add	x0, x0, #0x8
  43459c:	add	x2, sp, #0x60
  4345a0:	mov	x3, x0
  4345a4:	ldp	x0, x1, [x3]
  4345a8:	stp	x0, x1, [x2]
  4345ac:	ldr	x0, [x3, #16]
  4345b0:	str	x0, [x2, #16]
  4345b4:	add	x1, sp, #0x60
  4345b8:	add	x0, sp, #0x40
  4345bc:	add	x2, sp, #0x20
  4345c0:	mov	x8, x2
  4345c4:	mov	x2, x1
  4345c8:	mov	x1, x0
  4345cc:	ldr	x0, [sp, #152]
  4345d0:	bl	435ff4 <ferror@plt+0x33684>
  4345d4:	mov	x3, x19
  4345d8:	add	x2, sp, #0x20
  4345dc:	ldp	x0, x1, [x2]
  4345e0:	stp	x0, x1, [x3]
  4345e4:	ldr	x0, [x2, #16]
  4345e8:	str	x0, [x3, #16]
  4345ec:	ldr	x0, [sp, #144]
  4345f0:	sub	x0, x0, #0x28
  4345f4:	ldr	x1, [sp, #144]
  4345f8:	ldr	w1, [x1, #32]
  4345fc:	str	w1, [x0, #32]
  434600:	b	434a0c <ferror@plt+0x3209c>
  434604:	ldr	x0, [sp, #144]
  434608:	sub	x0, x0, #0x28
  43460c:	ldr	x1, [sp, #144]
  434610:	ldr	w5, [x1, #36]
  434614:	ldr	x1, [sp, #144]
  434618:	ldr	w4, [x1, #32]
  43461c:	ldr	x1, [sp, #144]
  434620:	sub	x1, x1, #0x28
  434624:	add	x19, x1, #0x8
  434628:	add	x0, x0, #0x8
  43462c:	add	x2, sp, #0x40
  434630:	mov	x3, x0
  434634:	ldp	x0, x1, [x3]
  434638:	stp	x0, x1, [x2]
  43463c:	ldr	x0, [x3, #16]
  434640:	str	x0, [x2, #16]
  434644:	ldr	x0, [sp, #144]
  434648:	add	x0, x0, #0x8
  43464c:	add	x2, sp, #0x60
  434650:	mov	x3, x0
  434654:	ldp	x0, x1, [x3]
  434658:	stp	x0, x1, [x2]
  43465c:	ldr	x0, [x3, #16]
  434660:	str	x0, [x2, #16]
  434664:	add	x1, sp, #0x60
  434668:	add	x0, sp, #0x40
  43466c:	add	x2, sp, #0x20
  434670:	mov	x8, x2
  434674:	mov	w3, w5
  434678:	mov	x2, x1
  43467c:	mov	x1, x0
  434680:	ldr	x0, [sp, #152]
  434684:	bl	4363cc <ferror@plt+0x33a5c>
  434688:	mov	x3, x19
  43468c:	add	x2, sp, #0x20
  434690:	ldp	x0, x1, [x2]
  434694:	stp	x0, x1, [x3]
  434698:	ldr	x0, [x2, #16]
  43469c:	str	x0, [x3, #16]
  4346a0:	ldr	x0, [sp, #144]
  4346a4:	sub	x0, x0, #0x28
  4346a8:	ldr	x1, [sp, #144]
  4346ac:	ldr	w1, [x1, #32]
  4346b0:	str	w1, [x0, #32]
  4346b4:	b	434a0c <ferror@plt+0x3209c>
  4346b8:	ldr	x0, [sp, #144]
  4346bc:	sub	x0, x0, #0x28
  4346c0:	str	x0, [sp, #144]
  4346c4:	ldr	x0, [sp, #144]
  4346c8:	ldr	x1, [x0, #16]
  4346cc:	ldr	x0, [sp, #144]
  4346d0:	ldr	x0, [x0, #8]
  4346d4:	orr	x0, x1, x0
  4346d8:	cmp	x0, #0x0
  4346dc:	b.eq	4346f4 <ferror@plt+0x31d84>  // b.none
  4346e0:	ldr	x0, [sp, #152]
  4346e4:	ldr	w0, [x0, #28]
  4346e8:	sub	w1, w0, #0x1
  4346ec:	ldr	x0, [sp, #152]
  4346f0:	str	w1, [x0, #28]
  4346f4:	ldr	x0, [sp, #144]
  4346f8:	ldr	x1, [x0, #16]
  4346fc:	ldr	x0, [sp, #144]
  434700:	ldr	x0, [x0, #8]
  434704:	orr	x0, x1, x0
  434708:	cmp	x0, #0x0
  43470c:	b.ne	434734 <ferror@plt+0x31dc4>  // b.any
  434710:	ldr	x0, [sp, #144]
  434714:	add	x0, x0, #0x28
  434718:	ldr	x1, [x0, #16]
  43471c:	ldr	x0, [sp, #144]
  434720:	add	x0, x0, #0x28
  434724:	ldr	x0, [x0, #8]
  434728:	orr	x0, x1, x0
  43472c:	cmp	x0, #0x0
  434730:	b.eq	43473c <ferror@plt+0x31dcc>  // b.none
  434734:	mov	w0, #0x1                   	// #1
  434738:	b	434740 <ferror@plt+0x31dd0>
  43473c:	mov	w0, #0x0                   	// #0
  434740:	and	x1, x0, #0xff
  434744:	ldr	x0, [sp, #144]
  434748:	str	x1, [x0, #16]
  43474c:	ldr	x0, [sp, #144]
  434750:	str	xzr, [x0, #8]
  434754:	ldr	x0, [sp, #144]
  434758:	strb	wzr, [x0, #24]
  43475c:	ldr	x0, [sp, #144]
  434760:	strb	wzr, [x0, #25]
  434764:	ldr	x0, [sp, #144]
  434768:	add	x0, x0, #0x28
  43476c:	ldr	w1, [x0, #32]
  434770:	ldr	x0, [sp, #144]
  434774:	str	w1, [x0, #32]
  434778:	b	434a4c <ferror@plt+0x320dc>
  43477c:	ldr	x0, [sp, #144]
  434780:	sub	x0, x0, #0x28
  434784:	str	x0, [sp, #144]
  434788:	ldr	x0, [sp, #144]
  43478c:	ldr	x1, [x0, #16]
  434790:	ldr	x0, [sp, #144]
  434794:	ldr	x0, [x0, #8]
  434798:	orr	x0, x1, x0
  43479c:	cmp	x0, #0x0
  4347a0:	b.ne	4347b8 <ferror@plt+0x31e48>  // b.any
  4347a4:	ldr	x0, [sp, #152]
  4347a8:	ldr	w0, [x0, #28]
  4347ac:	sub	w1, w0, #0x1
  4347b0:	ldr	x0, [sp, #152]
  4347b4:	str	w1, [x0, #28]
  4347b8:	ldr	x0, [sp, #144]
  4347bc:	ldr	x1, [x0, #16]
  4347c0:	ldr	x0, [sp, #144]
  4347c4:	ldr	x0, [x0, #8]
  4347c8:	orr	x0, x1, x0
  4347cc:	cmp	x0, #0x0
  4347d0:	b.eq	434800 <ferror@plt+0x31e90>  // b.none
  4347d4:	ldr	x0, [sp, #144]
  4347d8:	add	x0, x0, #0x28
  4347dc:	ldr	x1, [x0, #16]
  4347e0:	ldr	x0, [sp, #144]
  4347e4:	add	x0, x0, #0x28
  4347e8:	ldr	x0, [x0, #8]
  4347ec:	orr	x0, x1, x0
  4347f0:	cmp	x0, #0x0
  4347f4:	b.eq	434800 <ferror@plt+0x31e90>  // b.none
  4347f8:	mov	w0, #0x1                   	// #1
  4347fc:	b	434804 <ferror@plt+0x31e94>
  434800:	mov	w0, #0x0                   	// #0
  434804:	and	x1, x0, #0xff
  434808:	ldr	x0, [sp, #144]
  43480c:	str	x1, [x0, #16]
  434810:	ldr	x0, [sp, #144]
  434814:	str	xzr, [x0, #8]
  434818:	ldr	x0, [sp, #144]
  43481c:	strb	wzr, [x0, #24]
  434820:	ldr	x0, [sp, #144]
  434824:	strb	wzr, [x0, #25]
  434828:	ldr	x0, [sp, #144]
  43482c:	add	x0, x0, #0x28
  434830:	ldr	w1, [x0, #32]
  434834:	ldr	x0, [sp, #144]
  434838:	str	w1, [x0, #32]
  43483c:	b	434a4c <ferror@plt+0x320dc>
  434840:	ldr	w0, [sp, #140]
  434844:	cmp	w0, #0x15
  434848:	b.eq	43487c <ferror@plt+0x31f0c>  // b.none
  43484c:	ldr	x0, [sp, #144]
  434850:	ldr	x0, [x0]
  434854:	ldr	w1, [x0]
  434858:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43485c:	add	x4, x0, #0x610
  434860:	mov	w3, #0x0                   	// #0
  434864:	mov	w2, w1
  434868:	mov	w1, #0x3                   	// #3
  43486c:	ldr	x0, [sp, #152]
  434870:	bl	430bb8 <ferror@plt+0x2e248>
  434874:	mov	x0, #0x0                   	// #0
  434878:	b	434a7c <ferror@plt+0x3210c>
  43487c:	ldr	x0, [sp, #144]
  434880:	sub	x0, x0, #0x28
  434884:	str	x0, [sp, #144]
  434888:	ldr	x0, [sp, #144]
  43488c:	add	x0, x0, #0x28
  434890:	ldr	x1, [sp, #144]
  434894:	add	x1, x1, #0x8
  434898:	add	x0, x0, #0x8
  43489c:	mov	x2, x1
  4348a0:	mov	x3, x0
  4348a4:	ldp	x0, x1, [x3]
  4348a8:	stp	x0, x1, [x2]
  4348ac:	ldr	x0, [x3, #16]
  4348b0:	str	x0, [x2, #16]
  4348b4:	ldr	x0, [sp, #144]
  4348b8:	add	x0, x0, #0x28
  4348bc:	ldr	w1, [x0, #32]
  4348c0:	ldr	x0, [sp, #144]
  4348c4:	str	w1, [x0, #32]
  4348c8:	ldr	x0, [sp, #144]
  4348cc:	b	434a7c <ferror@plt+0x3210c>
  4348d0:	ldr	x0, [sp, #144]
  4348d4:	sub	x0, x0, #0x50
  4348d8:	str	x0, [sp, #144]
  4348dc:	ldr	x0, [sp, #144]
  4348e0:	ldr	x1, [x0, #16]
  4348e4:	ldr	x0, [sp, #144]
  4348e8:	ldr	x0, [x0, #8]
  4348ec:	orr	x0, x1, x0
  4348f0:	cmp	x0, #0x0
  4348f4:	b.eq	434950 <ferror@plt+0x31fe0>  // b.none
  4348f8:	ldr	x0, [sp, #152]
  4348fc:	ldr	w0, [x0, #28]
  434900:	sub	w1, w0, #0x1
  434904:	ldr	x0, [sp, #152]
  434908:	str	w1, [x0, #28]
  43490c:	ldr	x0, [sp, #144]
  434910:	add	x0, x0, #0x28
  434914:	ldr	x1, [sp, #144]
  434918:	add	x1, x1, #0x8
  43491c:	add	x0, x0, #0x8
  434920:	mov	x2, x1
  434924:	mov	x3, x0
  434928:	ldp	x0, x1, [x3]
  43492c:	stp	x0, x1, [x2]
  434930:	ldr	x0, [x3, #16]
  434934:	str	x0, [x2, #16]
  434938:	ldr	x0, [sp, #144]
  43493c:	add	x0, x0, #0x28
  434940:	ldr	w1, [x0, #32]
  434944:	ldr	x0, [sp, #144]
  434948:	str	w1, [x0, #32]
  43494c:	b	434990 <ferror@plt+0x32020>
  434950:	ldr	x0, [sp, #144]
  434954:	add	x0, x0, #0x50
  434958:	ldr	x1, [sp, #144]
  43495c:	add	x1, x1, #0x8
  434960:	add	x0, x0, #0x8
  434964:	mov	x2, x1
  434968:	mov	x3, x0
  43496c:	ldp	x0, x1, [x3]
  434970:	stp	x0, x1, [x2]
  434974:	ldr	x0, [x3, #16]
  434978:	str	x0, [x2, #16]
  43497c:	ldr	x0, [sp, #144]
  434980:	add	x0, x0, #0x50
  434984:	ldr	w1, [x0, #32]
  434988:	ldr	x0, [sp, #144]
  43498c:	str	w1, [x0, #32]
  434990:	ldr	x0, [sp, #144]
  434994:	add	x0, x0, #0x28
  434998:	ldrb	w0, [x0, #24]
  43499c:	cmp	w0, #0x0
  4349a0:	b.ne	4349b8 <ferror@plt+0x32048>  // b.any
  4349a4:	ldr	x0, [sp, #144]
  4349a8:	add	x0, x0, #0x50
  4349ac:	ldrb	w0, [x0, #24]
  4349b0:	cmp	w0, #0x0
  4349b4:	b.eq	4349c0 <ferror@plt+0x32050>  // b.none
  4349b8:	mov	w1, #0x1                   	// #1
  4349bc:	b	4349c4 <ferror@plt+0x32054>
  4349c0:	mov	w1, #0x0                   	// #0
  4349c4:	ldr	x0, [sp, #144]
  4349c8:	strb	w1, [x0, #24]
  4349cc:	b	434a4c <ferror@plt+0x320dc>
  4349d0:	ldr	w0, [sp, #140]
  4349d4:	cmp	w0, #0x13
  4349d8:	b.eq	4349e8 <ferror@plt+0x32078>  // b.none
  4349dc:	ldr	w0, [sp, #140]
  4349e0:	cmp	w0, #0x12
  4349e4:	b.ne	4349f0 <ferror@plt+0x32080>  // b.any
  4349e8:	ldr	x0, [sp, #144]
  4349ec:	b	434a7c <ferror@plt+0x3210c>
  4349f0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4349f4:	add	x2, x0, #0x630
  4349f8:	mov	w1, #0x3                   	// #3
  4349fc:	ldr	x0, [sp, #152]
  434a00:	bl	43086c <ferror@plt+0x2defc>
  434a04:	mov	x0, #0x0                   	// #0
  434a08:	b	434a7c <ferror@plt+0x3210c>
  434a0c:	ldr	x0, [sp, #144]
  434a10:	sub	x0, x0, #0x28
  434a14:	str	x0, [sp, #144]
  434a18:	ldr	x0, [sp, #144]
  434a1c:	ldrb	w0, [x0, #25]
  434a20:	cmp	w0, #0x0
  434a24:	b.eq	434188 <ferror@plt+0x31818>  // b.none
  434a28:	ldr	x0, [sp, #152]
  434a2c:	ldr	w0, [x0, #28]
  434a30:	cmp	w0, #0x0
  434a34:	b.ne	434188 <ferror@plt+0x31818>  // b.any
  434a38:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434a3c:	add	x2, x0, #0x650
  434a40:	mov	w1, #0x2                   	// #2
  434a44:	ldr	x0, [sp, #152]
  434a48:	bl	43086c <ferror@plt+0x2defc>
  434a4c:	b	434188 <ferror@plt+0x31818>
  434a50:	ldr	w0, [sp, #140]
  434a54:	cmp	w0, #0x15
  434a58:	b.ne	434a78 <ferror@plt+0x32108>  // b.any
  434a5c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434a60:	add	x2, x0, #0x680
  434a64:	mov	w1, #0x3                   	// #3
  434a68:	ldr	x0, [sp, #152]
  434a6c:	bl	43086c <ferror@plt+0x2defc>
  434a70:	mov	x0, #0x0                   	// #0
  434a74:	b	434a7c <ferror@plt+0x3210c>
  434a78:	ldr	x0, [sp, #144]
  434a7c:	ldr	x19, [sp, #16]
  434a80:	ldp	x29, x30, [sp], #176
  434a84:	ret
  434a88:	stp	x29, x30, [sp, #-48]!
  434a8c:	mov	x29, sp
  434a90:	str	x0, [sp, #24]
  434a94:	ldr	x0, [sp, #24]
  434a98:	ldr	x1, [x0, #1104]
  434a9c:	ldr	x0, [sp, #24]
  434aa0:	ldr	x0, [x0, #1096]
  434aa4:	sub	x0, x1, x0
  434aa8:	asr	x1, x0, #3
  434aac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  434ab0:	movk	x0, #0xcccd
  434ab4:	mul	x0, x1, x0
  434ab8:	str	x0, [sp, #40]
  434abc:	ldr	x0, [sp, #40]
  434ac0:	add	x0, x0, #0xa
  434ac4:	lsl	x0, x0, #1
  434ac8:	str	x0, [sp, #32]
  434acc:	ldr	x0, [sp, #24]
  434ad0:	ldr	x2, [x0, #1096]
  434ad4:	ldr	x1, [sp, #32]
  434ad8:	mov	x0, x1
  434adc:	lsl	x0, x0, #2
  434ae0:	add	x0, x0, x1
  434ae4:	lsl	x0, x0, #3
  434ae8:	mov	x1, x0
  434aec:	mov	x0, x2
  434af0:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  434af4:	mov	x1, x0
  434af8:	ldr	x0, [sp, #24]
  434afc:	str	x1, [x0, #1096]
  434b00:	ldr	x0, [sp, #24]
  434b04:	ldr	x2, [x0, #1096]
  434b08:	ldr	x1, [sp, #32]
  434b0c:	mov	x0, x1
  434b10:	lsl	x0, x0, #2
  434b14:	add	x0, x0, x1
  434b18:	lsl	x0, x0, #3
  434b1c:	add	x1, x2, x0
  434b20:	ldr	x0, [sp, #24]
  434b24:	str	x1, [x0, #1104]
  434b28:	ldr	x0, [sp, #24]
  434b2c:	ldr	x2, [x0, #1096]
  434b30:	ldr	x1, [sp, #40]
  434b34:	mov	x0, x1
  434b38:	lsl	x0, x0, #2
  434b3c:	add	x0, x0, x1
  434b40:	lsl	x0, x0, #3
  434b44:	add	x0, x2, x0
  434b48:	ldp	x29, x30, [sp], #48
  434b4c:	ret
  434b50:	stp	x29, x30, [sp, #-80]!
  434b54:	mov	x29, sp
  434b58:	str	x19, [sp, #16]
  434b5c:	str	x0, [sp, #72]
  434b60:	str	x1, [sp, #64]
  434b64:	ldr	x0, [sp, #64]
  434b68:	ldrb	w1, [x0, #24]
  434b6c:	ldr	x0, [sp, #64]
  434b70:	sub	x0, x0, #0x28
  434b74:	ldrb	w0, [x0, #24]
  434b78:	cmp	w1, w0
  434b7c:	b.eq	434ca8 <ferror@plt+0x32338>  // b.none
  434b80:	ldr	x0, [sp, #64]
  434b84:	ldrb	w0, [x0, #24]
  434b88:	cmp	w0, #0x0
  434b8c:	b.eq	434c20 <ferror@plt+0x322b0>  // b.none
  434b90:	ldr	x0, [sp, #64]
  434b94:	sub	x0, x0, #0x28
  434b98:	ldr	x1, [sp, #72]
  434b9c:	ldr	x4, [x1, #1208]
  434ba0:	add	x0, x0, #0x8
  434ba4:	add	x2, sp, #0x20
  434ba8:	mov	x3, x0
  434bac:	ldp	x0, x1, [x3]
  434bb0:	stp	x0, x1, [x2]
  434bb4:	ldr	x0, [x3, #16]
  434bb8:	str	x0, [x2, #16]
  434bbc:	add	x0, sp, #0x20
  434bc0:	mov	x1, x4
  434bc4:	bl	434d60 <ferror@plt+0x323f0>
  434bc8:	and	w0, w0, #0xff
  434bcc:	eor	w0, w0, #0x1
  434bd0:	and	w0, w0, #0xff
  434bd4:	cmp	w0, #0x0
  434bd8:	b.eq	434cac <ferror@plt+0x3233c>  // b.none
  434bdc:	ldr	x0, [sp, #64]
  434be0:	sub	x0, x0, #0x28
  434be4:	ldr	w19, [x0, #32]
  434be8:	ldr	x0, [sp, #64]
  434bec:	ldr	x0, [x0]
  434bf0:	mov	x1, x0
  434bf4:	ldr	x0, [sp, #72]
  434bf8:	bl	441e60 <ferror@plt+0x3f4f0>
  434bfc:	mov	x5, x0
  434c00:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434c04:	add	x4, x0, #0x710
  434c08:	mov	w3, #0x0                   	// #0
  434c0c:	mov	w2, w19
  434c10:	mov	w1, #0x0                   	// #0
  434c14:	ldr	x0, [sp, #72]
  434c18:	bl	430bb8 <ferror@plt+0x2e248>
  434c1c:	b	434cac <ferror@plt+0x3233c>
  434c20:	ldr	x0, [sp, #72]
  434c24:	ldr	x4, [x0, #1208]
  434c28:	ldr	x0, [sp, #64]
  434c2c:	add	x0, x0, #0x8
  434c30:	add	x2, sp, #0x20
  434c34:	mov	x3, x0
  434c38:	ldp	x0, x1, [x3]
  434c3c:	stp	x0, x1, [x2]
  434c40:	ldr	x0, [x3, #16]
  434c44:	str	x0, [x2, #16]
  434c48:	add	x0, sp, #0x20
  434c4c:	mov	x1, x4
  434c50:	bl	434d60 <ferror@plt+0x323f0>
  434c54:	and	w0, w0, #0xff
  434c58:	eor	w0, w0, #0x1
  434c5c:	and	w0, w0, #0xff
  434c60:	cmp	w0, #0x0
  434c64:	b.eq	434cac <ferror@plt+0x3233c>  // b.none
  434c68:	ldr	x0, [sp, #64]
  434c6c:	ldr	w19, [x0, #32]
  434c70:	ldr	x0, [sp, #64]
  434c74:	ldr	x0, [x0]
  434c78:	mov	x1, x0
  434c7c:	ldr	x0, [sp, #72]
  434c80:	bl	441e60 <ferror@plt+0x3f4f0>
  434c84:	mov	x5, x0
  434c88:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  434c8c:	add	x4, x0, #0x748
  434c90:	mov	w3, #0x0                   	// #0
  434c94:	mov	w2, w19
  434c98:	mov	w1, #0x0                   	// #0
  434c9c:	ldr	x0, [sp, #72]
  434ca0:	bl	430bb8 <ferror@plt+0x2e248>
  434ca4:	b	434cac <ferror@plt+0x3233c>
  434ca8:	nop
  434cac:	ldr	x19, [sp, #16]
  434cb0:	ldp	x29, x30, [sp], #80
  434cb4:	ret
  434cb8:	str	x19, [sp, #-32]!
  434cbc:	mov	x3, x8
  434cc0:	mov	x19, x0
  434cc4:	str	x1, [sp, #24]
  434cc8:	ldr	x0, [sp, #24]
  434ccc:	cmp	x0, #0x40
  434cd0:	b.ls	434d10 <ferror@plt+0x323a0>  // b.plast
  434cd4:	ldr	x0, [sp, #24]
  434cd8:	sub	x0, x0, #0x40
  434cdc:	str	x0, [sp, #24]
  434ce0:	ldr	x0, [sp, #24]
  434ce4:	cmp	x0, #0x3f
  434ce8:	b.hi	434d40 <ferror@plt+0x323d0>  // b.pmore
  434cec:	ldr	x1, [x19]
  434cf0:	ldr	x0, [sp, #24]
  434cf4:	mov	w2, w0
  434cf8:	mov	x0, #0xffffffffffffffff    	// #-1
  434cfc:	lsl	x0, x0, x2
  434d00:	mvn	x0, x0
  434d04:	and	x0, x1, x0
  434d08:	str	x0, [x19]
  434d0c:	b	434d40 <ferror@plt+0x323d0>
  434d10:	ldr	x0, [sp, #24]
  434d14:	cmp	x0, #0x3f
  434d18:	b.hi	434d3c <ferror@plt+0x323cc>  // b.pmore
  434d1c:	ldr	x1, [x19, #8]
  434d20:	ldr	x0, [sp, #24]
  434d24:	mov	w2, w0
  434d28:	mov	x0, #0xffffffffffffffff    	// #-1
  434d2c:	lsl	x0, x0, x2
  434d30:	mvn	x0, x0
  434d34:	and	x0, x1, x0
  434d38:	str	x0, [x19, #8]
  434d3c:	str	xzr, [x19]
  434d40:	mov	x2, x3
  434d44:	mov	x3, x19
  434d48:	ldp	x0, x1, [x3]
  434d4c:	stp	x0, x1, [x2]
  434d50:	ldr	x0, [x3, #16]
  434d54:	str	x0, [x2, #16]
  434d58:	ldr	x19, [sp], #32
  434d5c:	ret
  434d60:	str	x19, [sp, #-32]!
  434d64:	mov	x19, x0
  434d68:	str	x1, [sp, #24]
  434d6c:	ldr	x0, [sp, #24]
  434d70:	cmp	x0, #0x40
  434d74:	b.ls	434da8 <ferror@plt+0x32438>  // b.plast
  434d78:	ldr	x0, [sp, #24]
  434d7c:	sub	x0, x0, #0x40
  434d80:	str	x0, [sp, #24]
  434d84:	ldr	x1, [x19]
  434d88:	ldr	x0, [sp, #24]
  434d8c:	sub	w0, w0, #0x1
  434d90:	lsr	x0, x1, x0
  434d94:	and	x0, x0, #0x1
  434d98:	cmp	x0, #0x0
  434d9c:	cset	w0, eq  // eq = none
  434da0:	and	w0, w0, #0xff
  434da4:	b	434dc8 <ferror@plt+0x32458>
  434da8:	ldr	x1, [x19, #8]
  434dac:	ldr	x0, [sp, #24]
  434db0:	sub	w0, w0, #0x1
  434db4:	lsr	x0, x1, x0
  434db8:	and	x0, x0, #0x1
  434dbc:	cmp	x0, #0x0
  434dc0:	cset	w0, eq  // eq = none
  434dc4:	and	w0, w0, #0xff
  434dc8:	ldr	x19, [sp], #32
  434dcc:	ret
  434dd0:	str	x19, [sp, #-32]!
  434dd4:	mov	x3, x8
  434dd8:	mov	x19, x0
  434ddc:	str	x1, [sp, #24]
  434de0:	ldrb	w0, [x19, #16]
  434de4:	eor	w0, w0, #0x1
  434de8:	and	w0, w0, #0xff
  434dec:	cmp	w0, #0x0
  434df0:	b.eq	434eb8 <ferror@plt+0x32548>  // b.none
  434df4:	ldr	x0, [sp, #24]
  434df8:	cmp	x0, #0x40
  434dfc:	b.ls	434e60 <ferror@plt+0x324f0>  // b.plast
  434e00:	ldr	x0, [sp, #24]
  434e04:	sub	x0, x0, #0x40
  434e08:	str	x0, [sp, #24]
  434e0c:	ldr	x0, [sp, #24]
  434e10:	cmp	x0, #0x3f
  434e14:	b.hi	434eb8 <ferror@plt+0x32548>  // b.pmore
  434e18:	ldr	x1, [x19]
  434e1c:	ldr	x0, [sp, #24]
  434e20:	sub	w0, w0, #0x1
  434e24:	lsr	x0, x1, x0
  434e28:	and	x0, x0, #0x1
  434e2c:	cmp	x0, #0x0
  434e30:	b.eq	434eb8 <ferror@plt+0x32548>  // b.none
  434e34:	ldr	x1, [x19]
  434e38:	ldr	x0, [sp, #24]
  434e3c:	mov	w2, w0
  434e40:	mov	w0, #0x40                  	// #64
  434e44:	sub	w0, w0, w2
  434e48:	mov	x2, #0xffffffffffffffff    	// #-1
  434e4c:	lsr	x0, x2, x0
  434e50:	mvn	x0, x0
  434e54:	orr	x0, x1, x0
  434e58:	str	x0, [x19]
  434e5c:	b	434eb8 <ferror@plt+0x32548>
  434e60:	ldr	x1, [x19, #8]
  434e64:	ldr	x0, [sp, #24]
  434e68:	sub	w0, w0, #0x1
  434e6c:	lsr	x0, x1, x0
  434e70:	and	x0, x0, #0x1
  434e74:	cmp	x0, #0x0
  434e78:	b.eq	434eb8 <ferror@plt+0x32548>  // b.none
  434e7c:	ldr	x0, [sp, #24]
  434e80:	cmp	x0, #0x3f
  434e84:	b.hi	434eb0 <ferror@plt+0x32540>  // b.pmore
  434e88:	ldr	x1, [x19, #8]
  434e8c:	ldr	x0, [sp, #24]
  434e90:	mov	w2, w0
  434e94:	mov	w0, #0x40                  	// #64
  434e98:	sub	w0, w0, w2
  434e9c:	mov	x2, #0xffffffffffffffff    	// #-1
  434ea0:	lsr	x0, x2, x0
  434ea4:	mvn	x0, x0
  434ea8:	orr	x0, x1, x0
  434eac:	str	x0, [x19, #8]
  434eb0:	mov	x0, #0xffffffffffffffff    	// #-1
  434eb4:	str	x0, [x19]
  434eb8:	mov	x2, x3
  434ebc:	mov	x3, x19
  434ec0:	ldp	x0, x1, [x3]
  434ec4:	stp	x0, x1, [x2]
  434ec8:	ldr	x0, [x3, #16]
  434ecc:	str	x0, [x2, #16]
  434ed0:	ldr	x19, [sp], #32
  434ed4:	ret
  434ed8:	stp	x29, x30, [sp, #-144]!
  434edc:	mov	x29, sp
  434ee0:	stp	x19, x20, [sp, #16]
  434ee4:	mov	x20, x8
  434ee8:	mov	x19, x0
  434eec:	str	x1, [sp, #104]
  434ef0:	add	x2, sp, #0x78
  434ef4:	mov	x3, x19
  434ef8:	ldp	x0, x1, [x3]
  434efc:	stp	x0, x1, [x2]
  434f00:	ldr	x0, [x3, #16]
  434f04:	str	x0, [x2, #16]
  434f08:	ldr	x0, [x19]
  434f0c:	mvn	x0, x0
  434f10:	str	x0, [x19]
  434f14:	ldr	x0, [x19, #8]
  434f18:	mvn	x0, x0
  434f1c:	str	x0, [x19, #8]
  434f20:	ldr	x0, [x19, #8]
  434f24:	add	x0, x0, #0x1
  434f28:	str	x0, [x19, #8]
  434f2c:	ldr	x0, [x19, #8]
  434f30:	cmp	x0, #0x0
  434f34:	cset	w0, eq  // eq = none
  434f38:	and	w0, w0, #0xff
  434f3c:	cmp	w0, #0x0
  434f40:	b.eq	434f50 <ferror@plt+0x325e0>  // b.none
  434f44:	ldr	x0, [x19]
  434f48:	add	x0, x0, #0x1
  434f4c:	str	x0, [x19]
  434f50:	add	x2, sp, #0x20
  434f54:	mov	x3, x19
  434f58:	ldp	x0, x1, [x3]
  434f5c:	stp	x0, x1, [x2]
  434f60:	ldr	x0, [x3, #16]
  434f64:	str	x0, [x2, #16]
  434f68:	add	x0, sp, #0x20
  434f6c:	add	x1, sp, #0x40
  434f70:	mov	x8, x1
  434f74:	ldr	x1, [sp, #104]
  434f78:	bl	434cb8 <ferror@plt+0x32348>
  434f7c:	mov	x3, x19
  434f80:	add	x2, sp, #0x40
  434f84:	ldp	x0, x1, [x2]
  434f88:	stp	x0, x1, [x3]
  434f8c:	ldr	x0, [x2, #16]
  434f90:	str	x0, [x3, #16]
  434f94:	ldrb	w0, [x19, #16]
  434f98:	eor	w0, w0, #0x1
  434f9c:	and	w0, w0, #0xff
  434fa0:	cmp	w0, #0x0
  434fa4:	b.eq	434fe4 <ferror@plt+0x32674>  // b.none
  434fa8:	ldr	x1, [x19, #8]
  434fac:	ldr	x0, [sp, #128]
  434fb0:	cmp	x1, x0
  434fb4:	b.ne	434fe4 <ferror@plt+0x32674>  // b.any
  434fb8:	ldr	x1, [x19]
  434fbc:	ldr	x0, [sp, #120]
  434fc0:	cmp	x1, x0
  434fc4:	b.ne	434fe4 <ferror@plt+0x32674>  // b.any
  434fc8:	ldr	x1, [x19, #8]
  434fcc:	ldr	x0, [x19]
  434fd0:	orr	x0, x1, x0
  434fd4:	cmp	x0, #0x0
  434fd8:	b.eq	434fe4 <ferror@plt+0x32674>  // b.none
  434fdc:	mov	w0, #0x1                   	// #1
  434fe0:	b	434fe8 <ferror@plt+0x32678>
  434fe4:	mov	w0, #0x0                   	// #0
  434fe8:	strb	w0, [x19, #17]
  434fec:	mov	x2, x20
  434ff0:	mov	x3, x19
  434ff4:	ldp	x0, x1, [x3]
  434ff8:	stp	x0, x1, [x2]
  434ffc:	ldr	x0, [x3, #16]
  435000:	str	x0, [x2, #16]
  435004:	ldp	x19, x20, [sp, #16]
  435008:	ldp	x29, x30, [sp], #144
  43500c:	ret
  435010:	stp	x29, x30, [sp, #-96]!
  435014:	mov	x29, sp
  435018:	stp	x19, x20, [sp, #16]
  43501c:	mov	x20, x0
  435020:	mov	x19, x1
  435024:	str	x2, [sp, #72]
  435028:	ldrb	w0, [x20, #16]
  43502c:	cmp	w0, #0x0
  435030:	b.ne	435040 <ferror@plt+0x326d0>  // b.any
  435034:	ldrb	w0, [x19, #16]
  435038:	cmp	w0, #0x0
  43503c:	b.eq	435048 <ferror@plt+0x326d8>  // b.none
  435040:	mov	w0, #0x1                   	// #1
  435044:	b	43504c <ferror@plt+0x326dc>
  435048:	mov	w0, #0x0                   	// #0
  43504c:	strb	w0, [sp, #95]
  435050:	ldrb	w0, [sp, #95]
  435054:	eor	w0, w0, #0x1
  435058:	and	w0, w0, #0xff
  43505c:	cmp	w0, #0x0
  435060:	b.eq	4350d4 <ferror@plt+0x32764>  // b.none
  435064:	add	x2, sp, #0x20
  435068:	mov	x3, x20
  43506c:	ldp	x0, x1, [x3]
  435070:	stp	x0, x1, [x2]
  435074:	ldr	x0, [x3, #16]
  435078:	str	x0, [x2, #16]
  43507c:	add	x0, sp, #0x20
  435080:	ldr	x1, [sp, #72]
  435084:	bl	434d60 <ferror@plt+0x323f0>
  435088:	strb	w0, [sp, #95]
  43508c:	add	x2, sp, #0x20
  435090:	mov	x3, x19
  435094:	ldp	x0, x1, [x3]
  435098:	stp	x0, x1, [x2]
  43509c:	ldr	x0, [x3, #16]
  4350a0:	str	x0, [x2, #16]
  4350a4:	add	x0, sp, #0x20
  4350a8:	ldr	x1, [sp, #72]
  4350ac:	bl	434d60 <ferror@plt+0x323f0>
  4350b0:	and	w0, w0, #0xff
  4350b4:	ldrb	w1, [sp, #95]
  4350b8:	cmp	w1, w0
  4350bc:	cset	w0, ne  // ne = any
  4350c0:	and	w0, w0, #0xff
  4350c4:	cmp	w0, #0x0
  4350c8:	b.eq	4350d4 <ferror@plt+0x32764>  // b.none
  4350cc:	ldrb	w0, [sp, #95]
  4350d0:	b	435114 <ferror@plt+0x327a4>
  4350d4:	ldr	x1, [x20]
  4350d8:	ldr	x0, [x19]
  4350dc:	cmp	x1, x0
  4350e0:	b.hi	435104 <ferror@plt+0x32794>  // b.pmore
  4350e4:	ldr	x1, [x20]
  4350e8:	ldr	x0, [x19]
  4350ec:	cmp	x1, x0
  4350f0:	b.ne	43510c <ferror@plt+0x3279c>  // b.any
  4350f4:	ldr	x1, [x20, #8]
  4350f8:	ldr	x0, [x19, #8]
  4350fc:	cmp	x1, x0
  435100:	b.cc	43510c <ferror@plt+0x3279c>  // b.lo, b.ul, b.last
  435104:	mov	w0, #0x1                   	// #1
  435108:	b	435110 <ferror@plt+0x327a0>
  43510c:	mov	w0, #0x0                   	// #0
  435110:	nop
  435114:	ldp	x19, x20, [sp, #16]
  435118:	ldp	x29, x30, [sp], #96
  43511c:	ret
  435120:	stp	x19, x20, [sp, #-32]!
  435124:	mov	x4, x8
  435128:	str	x0, [sp, #24]
  43512c:	mov	x19, x1
  435130:	mov	x20, x2
  435134:	str	w3, [sp, #20]
  435138:	strb	wzr, [x19, #17]
  43513c:	ldrb	w0, [x19, #16]
  435140:	cmp	w0, #0x0
  435144:	b.ne	435154 <ferror@plt+0x327e4>  // b.any
  435148:	ldrb	w0, [x20, #16]
  43514c:	cmp	w0, #0x0
  435150:	b.eq	43515c <ferror@plt+0x327ec>  // b.none
  435154:	mov	w0, #0x1                   	// #1
  435158:	b	435160 <ferror@plt+0x327f0>
  43515c:	mov	w0, #0x0                   	// #0
  435160:	strb	w0, [x19, #16]
  435164:	ldr	w0, [sp, #20]
  435168:	cmp	w0, #0x9
  43516c:	b.ne	435194 <ferror@plt+0x32824>  // b.any
  435170:	ldr	x1, [x19, #8]
  435174:	ldr	x0, [x20, #8]
  435178:	and	x0, x1, x0
  43517c:	str	x0, [x19, #8]
  435180:	ldr	x1, [x19]
  435184:	ldr	x0, [x20]
  435188:	and	x0, x1, x0
  43518c:	str	x0, [x19]
  435190:	b	4351e4 <ferror@plt+0x32874>
  435194:	ldr	w0, [sp, #20]
  435198:	cmp	w0, #0xa
  43519c:	b.ne	4351c4 <ferror@plt+0x32854>  // b.any
  4351a0:	ldr	x1, [x19, #8]
  4351a4:	ldr	x0, [x20, #8]
  4351a8:	orr	x0, x1, x0
  4351ac:	str	x0, [x19, #8]
  4351b0:	ldr	x1, [x19]
  4351b4:	ldr	x0, [x20]
  4351b8:	orr	x0, x1, x0
  4351bc:	str	x0, [x19]
  4351c0:	b	4351e4 <ferror@plt+0x32874>
  4351c4:	ldr	x1, [x19, #8]
  4351c8:	ldr	x0, [x20, #8]
  4351cc:	eor	x0, x1, x0
  4351d0:	str	x0, [x19, #8]
  4351d4:	ldr	x1, [x19]
  4351d8:	ldr	x0, [x20]
  4351dc:	eor	x0, x1, x0
  4351e0:	str	x0, [x19]
  4351e4:	mov	x2, x4
  4351e8:	mov	x3, x19
  4351ec:	ldp	x0, x1, [x3]
  4351f0:	stp	x0, x1, [x2]
  4351f4:	ldr	x0, [x3, #16]
  4351f8:	str	x0, [x2, #16]
  4351fc:	ldp	x19, x20, [sp], #32
  435200:	ret
  435204:	stp	x29, x30, [sp, #-144]!
  435208:	mov	x29, sp
  43520c:	stp	x19, x20, [sp, #16]
  435210:	str	x21, [sp, #32]
  435214:	mov	x21, x8
  435218:	str	x0, [sp, #120]
  43521c:	mov	x19, x1
  435220:	mov	x20, x2
  435224:	str	w3, [sp, #116]
  435228:	ldr	x0, [sp, #120]
  43522c:	ldr	x4, [x0, #1208]
  435230:	add	x2, sp, #0x50
  435234:	mov	x3, x19
  435238:	ldp	x0, x1, [x3]
  43523c:	stp	x0, x1, [x2]
  435240:	ldr	x0, [x3, #16]
  435244:	str	x0, [x2, #16]
  435248:	add	x2, sp, #0x30
  43524c:	mov	x3, x20
  435250:	ldp	x0, x1, [x3]
  435254:	stp	x0, x1, [x2]
  435258:	ldr	x0, [x3, #16]
  43525c:	str	x0, [x2, #16]
  435260:	add	x1, sp, #0x30
  435264:	add	x0, sp, #0x50
  435268:	mov	x2, x4
  43526c:	bl	435010 <ferror@plt+0x326a0>
  435270:	strb	w0, [sp, #143]
  435274:	ldr	w0, [sp, #116]
  435278:	cmp	w0, #0x19
  43527c:	b.ne	43528c <ferror@plt+0x3291c>  // b.any
  435280:	ldrb	w0, [sp, #143]
  435284:	str	x0, [x19, #8]
  435288:	b	435348 <ferror@plt+0x329d8>
  43528c:	ldr	w0, [sp, #116]
  435290:	cmp	w0, #0x3
  435294:	b.ne	4352b0 <ferror@plt+0x32940>  // b.any
  435298:	ldrb	w0, [sp, #143]
  43529c:	eor	w0, w0, #0x1
  4352a0:	and	w0, w0, #0xff
  4352a4:	and	x0, x0, #0xff
  4352a8:	str	x0, [x19, #8]
  4352ac:	b	435348 <ferror@plt+0x329d8>
  4352b0:	ldr	w0, [sp, #116]
  4352b4:	cmp	w0, #0x2
  4352b8:	b.ne	435300 <ferror@plt+0x32990>  // b.any
  4352bc:	ldrb	w0, [sp, #143]
  4352c0:	cmp	w0, #0x0
  4352c4:	b.eq	4352f0 <ferror@plt+0x32980>  // b.none
  4352c8:	ldr	x1, [x19, #8]
  4352cc:	ldr	x0, [x20, #8]
  4352d0:	cmp	x1, x0
  4352d4:	b.ne	4352e8 <ferror@plt+0x32978>  // b.any
  4352d8:	ldr	x1, [x19]
  4352dc:	ldr	x0, [x20]
  4352e0:	cmp	x1, x0
  4352e4:	b.eq	4352f0 <ferror@plt+0x32980>  // b.none
  4352e8:	mov	w0, #0x1                   	// #1
  4352ec:	b	4352f4 <ferror@plt+0x32984>
  4352f0:	mov	w0, #0x0                   	// #0
  4352f4:	and	x0, x0, #0xff
  4352f8:	str	x0, [x19, #8]
  4352fc:	b	435348 <ferror@plt+0x329d8>
  435300:	ldrb	w0, [sp, #143]
  435304:	eor	w0, w0, #0x1
  435308:	and	w0, w0, #0xff
  43530c:	cmp	w0, #0x0
  435310:	b.ne	435334 <ferror@plt+0x329c4>  // b.any
  435314:	ldr	x1, [x19, #8]
  435318:	ldr	x0, [x20, #8]
  43531c:	cmp	x1, x0
  435320:	b.ne	43533c <ferror@plt+0x329cc>  // b.any
  435324:	ldr	x1, [x19]
  435328:	ldr	x0, [x20]
  43532c:	cmp	x1, x0
  435330:	b.ne	43533c <ferror@plt+0x329cc>  // b.any
  435334:	mov	w0, #0x1                   	// #1
  435338:	b	435340 <ferror@plt+0x329d0>
  43533c:	mov	w0, #0x0                   	// #0
  435340:	and	x0, x0, #0xff
  435344:	str	x0, [x19, #8]
  435348:	str	xzr, [x19]
  43534c:	strb	wzr, [x19, #17]
  435350:	strb	wzr, [x19, #16]
  435354:	mov	x2, x21
  435358:	mov	x3, x19
  43535c:	ldp	x0, x1, [x3]
  435360:	stp	x0, x1, [x2]
  435364:	ldr	x0, [x3, #16]
  435368:	str	x0, [x2, #16]
  43536c:	ldp	x19, x20, [sp, #16]
  435370:	ldr	x21, [sp, #32]
  435374:	ldp	x29, x30, [sp], #144
  435378:	ret
  43537c:	stp	x19, x20, [sp, #-48]!
  435380:	mov	x4, x8
  435384:	str	x0, [sp, #24]
  435388:	mov	x19, x1
  43538c:	mov	x20, x2
  435390:	str	w3, [sp, #20]
  435394:	ldr	x1, [x19, #8]
  435398:	ldr	x0, [x20, #8]
  43539c:	cmp	x1, x0
  4353a0:	b.ne	4353bc <ferror@plt+0x32a4c>  // b.any
  4353a4:	ldr	x1, [x19]
  4353a8:	ldr	x0, [x20]
  4353ac:	cmp	x1, x0
  4353b0:	b.ne	4353bc <ferror@plt+0x32a4c>  // b.any
  4353b4:	mov	w0, #0x1                   	// #1
  4353b8:	b	4353c0 <ferror@plt+0x32a50>
  4353bc:	mov	w0, #0x0                   	// #0
  4353c0:	strb	w0, [sp, #47]
  4353c4:	ldr	w0, [sp, #20]
  4353c8:	cmp	w0, #0x18
  4353cc:	b.ne	4353dc <ferror@plt+0x32a6c>  // b.any
  4353d0:	ldrb	w0, [sp, #47]
  4353d4:	eor	w0, w0, #0x1
  4353d8:	strb	w0, [sp, #47]
  4353dc:	ldrb	w0, [sp, #47]
  4353e0:	str	x0, [x19, #8]
  4353e4:	str	xzr, [x19]
  4353e8:	strb	wzr, [x19, #17]
  4353ec:	strb	wzr, [x19, #16]
  4353f0:	mov	x2, x4
  4353f4:	mov	x3, x19
  4353f8:	ldp	x0, x1, [x3]
  4353fc:	stp	x0, x1, [x2]
  435400:	ldr	x0, [x3, #16]
  435404:	str	x0, [x2, #16]
  435408:	ldp	x19, x20, [sp], #48
  43540c:	ret
  435410:	stp	x29, x30, [sp, #-128]!
  435414:	mov	x29, sp
  435418:	stp	x19, x20, [sp, #16]
  43541c:	mov	x20, x8
  435420:	mov	x19, x0
  435424:	str	x1, [sp, #104]
  435428:	str	x2, [sp, #96]
  43542c:	add	x2, sp, #0x40
  435430:	mov	x3, x19
  435434:	ldp	x0, x1, [x3]
  435438:	stp	x0, x1, [x2]
  43543c:	ldr	x0, [x3, #16]
  435440:	str	x0, [x2, #16]
  435444:	add	x0, sp, #0x40
  435448:	ldr	x1, [sp, #104]
  43544c:	bl	434d60 <ferror@plt+0x323f0>
  435450:	strb	w0, [sp, #119]
  435454:	ldrb	w0, [x19, #16]
  435458:	cmp	w0, #0x0
  43545c:	b.ne	43546c <ferror@plt+0x32afc>  // b.any
  435460:	ldrb	w0, [sp, #119]
  435464:	cmp	w0, #0x0
  435468:	b.eq	435474 <ferror@plt+0x32b04>  // b.none
  43546c:	str	xzr, [sp, #120]
  435470:	b	43547c <ferror@plt+0x32b0c>
  435474:	mov	x0, #0xffffffffffffffff    	// #-1
  435478:	str	x0, [sp, #120]
  43547c:	ldr	x1, [sp, #96]
  435480:	ldr	x0, [sp, #104]
  435484:	cmp	x1, x0
  435488:	b.cc	4354a0 <ferror@plt+0x32b30>  // b.lo, b.ul, b.last
  43548c:	ldr	x0, [sp, #120]
  435490:	str	x0, [x19, #8]
  435494:	ldr	x0, [x19, #8]
  435498:	str	x0, [x19]
  43549c:	b	435588 <ferror@plt+0x32c18>
  4354a0:	ldr	x0, [sp, #104]
  4354a4:	cmp	x0, #0x3f
  4354a8:	b.hi	4354d4 <ferror@plt+0x32b64>  // b.pmore
  4354ac:	ldr	x0, [sp, #120]
  4354b0:	str	x0, [x19]
  4354b4:	ldr	x1, [x19, #8]
  4354b8:	ldr	x0, [sp, #104]
  4354bc:	mov	w2, w0
  4354c0:	ldr	x0, [sp, #120]
  4354c4:	lsl	x0, x0, x2
  4354c8:	orr	x0, x1, x0
  4354cc:	str	x0, [x19, #8]
  4354d0:	b	4354fc <ferror@plt+0x32b8c>
  4354d4:	ldr	x0, [sp, #104]
  4354d8:	cmp	x0, #0x7f
  4354dc:	b.hi	4354fc <ferror@plt+0x32b8c>  // b.pmore
  4354e0:	ldr	x1, [x19]
  4354e4:	ldr	x0, [sp, #104]
  4354e8:	sub	w0, w0, #0x40
  4354ec:	ldr	x2, [sp, #120]
  4354f0:	lsl	x0, x2, x0
  4354f4:	orr	x0, x1, x0
  4354f8:	str	x0, [x19]
  4354fc:	ldr	x0, [sp, #96]
  435500:	cmp	x0, #0x3f
  435504:	b.ls	435524 <ferror@plt+0x32bb4>  // b.plast
  435508:	ldr	x0, [sp, #96]
  43550c:	sub	x0, x0, #0x40
  435510:	str	x0, [sp, #96]
  435514:	ldr	x0, [x19]
  435518:	str	x0, [x19, #8]
  43551c:	ldr	x0, [sp, #120]
  435520:	str	x0, [x19]
  435524:	ldr	x0, [sp, #96]
  435528:	cmp	x0, #0x0
  43552c:	b.eq	435588 <ferror@plt+0x32c18>  // b.none
  435530:	ldr	x0, [x19, #8]
  435534:	ldr	x1, [sp, #96]
  435538:	lsr	x1, x0, x1
  43553c:	ldr	x2, [x19]
  435540:	ldr	x0, [sp, #96]
  435544:	mov	w3, w0
  435548:	mov	w0, #0x40                  	// #64
  43554c:	sub	w0, w0, w3
  435550:	lsl	x0, x2, x0
  435554:	orr	x0, x1, x0
  435558:	str	x0, [x19, #8]
  43555c:	ldr	x0, [x19]
  435560:	ldr	x1, [sp, #96]
  435564:	lsr	x1, x0, x1
  435568:	ldr	x0, [sp, #96]
  43556c:	mov	w2, w0
  435570:	mov	w0, #0x40                  	// #64
  435574:	sub	w0, w0, w2
  435578:	ldr	x2, [sp, #120]
  43557c:	lsl	x0, x2, x0
  435580:	orr	x0, x1, x0
  435584:	str	x0, [x19]
  435588:	add	x2, sp, #0x20
  43558c:	mov	x3, x19
  435590:	ldp	x0, x1, [x3]
  435594:	stp	x0, x1, [x2]
  435598:	ldr	x0, [x3, #16]
  43559c:	str	x0, [x2, #16]
  4355a0:	add	x0, sp, #0x20
  4355a4:	add	x1, sp, #0x40
  4355a8:	mov	x8, x1
  4355ac:	ldr	x1, [sp, #104]
  4355b0:	bl	434cb8 <ferror@plt+0x32348>
  4355b4:	mov	x3, x19
  4355b8:	add	x2, sp, #0x40
  4355bc:	ldp	x0, x1, [x2]
  4355c0:	stp	x0, x1, [x3]
  4355c4:	ldr	x0, [x2, #16]
  4355c8:	str	x0, [x3, #16]
  4355cc:	strb	wzr, [x19, #17]
  4355d0:	mov	x2, x20
  4355d4:	mov	x3, x19
  4355d8:	ldp	x0, x1, [x3]
  4355dc:	stp	x0, x1, [x2]
  4355e0:	ldr	x0, [x3, #16]
  4355e4:	str	x0, [x2, #16]
  4355e8:	ldp	x19, x20, [sp, #16]
  4355ec:	ldp	x29, x30, [sp], #128
  4355f0:	ret
  4355f4:	stp	x29, x30, [sp, #-176]!
  4355f8:	mov	x29, sp
  4355fc:	stp	x19, x20, [sp, #16]
  435600:	mov	x20, x8
  435604:	mov	x19, x0
  435608:	str	x1, [sp, #104]
  43560c:	str	x2, [sp, #96]
  435610:	ldr	x1, [sp, #96]
  435614:	ldr	x0, [sp, #104]
  435618:	cmp	x1, x0
  43561c:	b.cc	435668 <ferror@plt+0x32cf8>  // b.lo, b.ul, b.last
  435620:	ldrb	w0, [x19, #16]
  435624:	eor	w0, w0, #0x1
  435628:	and	w0, w0, #0xff
  43562c:	cmp	w0, #0x0
  435630:	b.eq	435650 <ferror@plt+0x32ce0>  // b.none
  435634:	ldr	x1, [x19, #8]
  435638:	ldr	x0, [x19]
  43563c:	orr	x0, x1, x0
  435640:	cmp	x0, #0x0
  435644:	b.eq	435650 <ferror@plt+0x32ce0>  // b.none
  435648:	mov	w0, #0x1                   	// #1
  43564c:	b	435654 <ferror@plt+0x32ce4>
  435650:	mov	w0, #0x0                   	// #0
  435654:	strb	w0, [x19, #17]
  435658:	str	xzr, [x19, #8]
  43565c:	ldr	x0, [x19, #8]
  435660:	str	x0, [x19]
  435664:	b	4357c4 <ferror@plt+0x32e54>
  435668:	ldr	x0, [sp, #96]
  43566c:	str	x0, [sp, #168]
  435670:	add	x2, sp, #0x90
  435674:	mov	x3, x19
  435678:	ldp	x0, x1, [x3]
  43567c:	stp	x0, x1, [x2]
  435680:	ldr	x0, [x3, #16]
  435684:	str	x0, [x2, #16]
  435688:	ldr	x0, [sp, #168]
  43568c:	cmp	x0, #0x3f
  435690:	b.ls	4356ac <ferror@plt+0x32d3c>  // b.plast
  435694:	ldr	x0, [sp, #168]
  435698:	sub	x0, x0, #0x40
  43569c:	str	x0, [sp, #168]
  4356a0:	ldr	x0, [x19, #8]
  4356a4:	str	x0, [x19]
  4356a8:	str	xzr, [x19, #8]
  4356ac:	ldr	x0, [sp, #168]
  4356b0:	cmp	x0, #0x0
  4356b4:	b.eq	4356f4 <ferror@plt+0x32d84>  // b.none
  4356b8:	ldr	x0, [x19]
  4356bc:	ldr	x1, [sp, #168]
  4356c0:	lsl	x1, x0, x1
  4356c4:	ldr	x2, [x19, #8]
  4356c8:	ldr	x0, [sp, #168]
  4356cc:	mov	w3, w0
  4356d0:	mov	w0, #0x40                  	// #64
  4356d4:	sub	w0, w0, w3
  4356d8:	lsr	x0, x2, x0
  4356dc:	orr	x0, x1, x0
  4356e0:	str	x0, [x19]
  4356e4:	ldr	x0, [x19, #8]
  4356e8:	ldr	x1, [sp, #168]
  4356ec:	lsl	x0, x0, x1
  4356f0:	str	x0, [x19, #8]
  4356f4:	add	x2, sp, #0x20
  4356f8:	mov	x3, x19
  4356fc:	ldp	x0, x1, [x3]
  435700:	stp	x0, x1, [x2]
  435704:	ldr	x0, [x3, #16]
  435708:	str	x0, [x2, #16]
  43570c:	add	x0, sp, #0x20
  435710:	add	x1, sp, #0x40
  435714:	mov	x8, x1
  435718:	ldr	x1, [sp, #104]
  43571c:	bl	434cb8 <ferror@plt+0x32348>
  435720:	mov	x3, x19
  435724:	add	x2, sp, #0x40
  435728:	ldp	x0, x1, [x2]
  43572c:	stp	x0, x1, [x3]
  435730:	ldr	x0, [x2, #16]
  435734:	str	x0, [x3, #16]
  435738:	ldrb	w0, [x19, #16]
  43573c:	cmp	w0, #0x0
  435740:	b.eq	43574c <ferror@plt+0x32ddc>  // b.none
  435744:	strb	wzr, [x19, #17]
  435748:	b	4357c4 <ferror@plt+0x32e54>
  43574c:	add	x2, sp, #0x40
  435750:	mov	x3, x19
  435754:	ldp	x0, x1, [x3]
  435758:	stp	x0, x1, [x2]
  43575c:	ldr	x0, [x3, #16]
  435760:	str	x0, [x2, #16]
  435764:	add	x0, sp, #0x40
  435768:	add	x1, sp, #0x20
  43576c:	mov	x8, x1
  435770:	ldr	x2, [sp, #96]
  435774:	ldr	x1, [sp, #104]
  435778:	bl	435410 <ferror@plt+0x32aa0>
  43577c:	add	x2, sp, #0x78
  435780:	add	x3, sp, #0x20
  435784:	ldp	x0, x1, [x3]
  435788:	stp	x0, x1, [x2]
  43578c:	ldr	x0, [x3, #16]
  435790:	str	x0, [x2, #16]
  435794:	ldr	x1, [sp, #152]
  435798:	ldr	x0, [sp, #128]
  43579c:	cmp	x1, x0
  4357a0:	b.ne	4357b4 <ferror@plt+0x32e44>  // b.any
  4357a4:	ldr	x1, [sp, #144]
  4357a8:	ldr	x0, [sp, #120]
  4357ac:	cmp	x1, x0
  4357b0:	b.eq	4357bc <ferror@plt+0x32e4c>  // b.none
  4357b4:	mov	w0, #0x1                   	// #1
  4357b8:	b	4357c0 <ferror@plt+0x32e50>
  4357bc:	mov	w0, #0x0                   	// #0
  4357c0:	strb	w0, [x19, #17]
  4357c4:	mov	x2, x20
  4357c8:	mov	x3, x19
  4357cc:	ldp	x0, x1, [x3]
  4357d0:	stp	x0, x1, [x2]
  4357d4:	ldr	x0, [x3, #16]
  4357d8:	str	x0, [x2, #16]
  4357dc:	ldp	x19, x20, [sp, #16]
  4357e0:	ldp	x29, x30, [sp], #176
  4357e4:	ret
  4357e8:	stp	x29, x30, [sp, #-112]!
  4357ec:	mov	x29, sp
  4357f0:	stp	x19, x20, [sp, #16]
  4357f4:	mov	x20, x8
  4357f8:	str	x0, [sp, #104]
  4357fc:	mov	x19, x1
  435800:	str	w2, [sp, #100]
  435804:	ldr	w0, [sp, #100]
  435808:	cmp	w0, #0x1c
  43580c:	b.eq	435864 <ferror@plt+0x32ef4>  // b.none
  435810:	cmp	w0, #0x1c
  435814:	b.gt	435920 <ferror@plt+0x32fb0>
  435818:	cmp	w0, #0xe
  43581c:	b.eq	4358b4 <ferror@plt+0x32f44>  // b.none
  435820:	cmp	w0, #0x1b
  435824:	b.ne	435920 <ferror@plt+0x32fb0>  // b.any
  435828:	ldr	x0, [sp, #104]
  43582c:	ldrb	w0, [x0, #1138]
  435830:	cmp	w0, #0x0
  435834:	b.eq	43585c <ferror@plt+0x32eec>  // b.none
  435838:	ldr	x0, [sp, #104]
  43583c:	ldr	w0, [x0, #28]
  435840:	cmp	w0, #0x0
  435844:	b.ne	43585c <ferror@plt+0x32eec>  // b.any
  435848:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43584c:	add	x2, x0, #0x780
  435850:	mov	w1, #0x6                   	// #6
  435854:	ldr	x0, [sp, #104]
  435858:	bl	430908 <ferror@plt+0x2df98>
  43585c:	strb	wzr, [x19, #17]
  435860:	b	435950 <ferror@plt+0x32fe0>
  435864:	ldr	x0, [sp, #104]
  435868:	ldr	x4, [x0, #1208]
  43586c:	add	x2, sp, #0x20
  435870:	mov	x3, x19
  435874:	ldp	x0, x1, [x3]
  435878:	stp	x0, x1, [x2]
  43587c:	ldr	x0, [x3, #16]
  435880:	str	x0, [x2, #16]
  435884:	add	x0, sp, #0x20
  435888:	add	x1, sp, #0x40
  43588c:	mov	x8, x1
  435890:	mov	x1, x4
  435894:	bl	434ed8 <ferror@plt+0x32568>
  435898:	mov	x3, x19
  43589c:	add	x2, sp, #0x40
  4358a0:	ldp	x0, x1, [x2]
  4358a4:	stp	x0, x1, [x3]
  4358a8:	ldr	x0, [x2, #16]
  4358ac:	str	x0, [x3, #16]
  4358b0:	b	435950 <ferror@plt+0x32fe0>
  4358b4:	ldr	x0, [x19]
  4358b8:	mvn	x0, x0
  4358bc:	str	x0, [x19]
  4358c0:	ldr	x0, [x19, #8]
  4358c4:	mvn	x0, x0
  4358c8:	str	x0, [x19, #8]
  4358cc:	ldr	x0, [sp, #104]
  4358d0:	ldr	x4, [x0, #1208]
  4358d4:	add	x2, sp, #0x40
  4358d8:	mov	x3, x19
  4358dc:	ldp	x0, x1, [x3]
  4358e0:	stp	x0, x1, [x2]
  4358e4:	ldr	x0, [x3, #16]
  4358e8:	str	x0, [x2, #16]
  4358ec:	add	x0, sp, #0x40
  4358f0:	add	x1, sp, #0x20
  4358f4:	mov	x8, x1
  4358f8:	mov	x1, x4
  4358fc:	bl	434cb8 <ferror@plt+0x32348>
  435900:	mov	x3, x19
  435904:	add	x2, sp, #0x20
  435908:	ldp	x0, x1, [x2]
  43590c:	stp	x0, x1, [x3]
  435910:	ldr	x0, [x2, #16]
  435914:	str	x0, [x3, #16]
  435918:	strb	wzr, [x19, #17]
  43591c:	b	435950 <ferror@plt+0x32fe0>
  435920:	ldr	x1, [x19, #8]
  435924:	ldr	x0, [x19]
  435928:	orr	x0, x1, x0
  43592c:	cmp	x0, #0x0
  435930:	cset	w0, eq  // eq = none
  435934:	and	w0, w0, #0xff
  435938:	and	x0, x0, #0xff
  43593c:	str	x0, [x19, #8]
  435940:	str	xzr, [x19]
  435944:	strb	wzr, [x19, #17]
  435948:	strb	wzr, [x19, #16]
  43594c:	nop
  435950:	mov	x2, x20
  435954:	mov	x3, x19
  435958:	ldp	x0, x1, [x3]
  43595c:	stp	x0, x1, [x2]
  435960:	ldr	x0, [x3, #16]
  435964:	str	x0, [x2, #16]
  435968:	ldp	x19, x20, [sp, #16]
  43596c:	ldp	x29, x30, [sp], #112
  435970:	ret
  435974:	stp	x29, x30, [sp, #-176]!
  435978:	mov	x29, sp
  43597c:	stp	x19, x20, [sp, #16]
  435980:	str	x21, [sp, #32]
  435984:	mov	x21, x8
  435988:	str	x0, [sp, #120]
  43598c:	mov	x20, x1
  435990:	mov	x19, x2
  435994:	str	w3, [sp, #116]
  435998:	ldr	x0, [sp, #120]
  43599c:	ldr	x0, [x0, #1208]
  4359a0:	str	x0, [sp, #160]
  4359a4:	ldr	w0, [sp, #116]
  4359a8:	cmp	w0, #0xd
  4359ac:	b.gt	435e4c <ferror@plt+0x334dc>
  4359b0:	cmp	w0, #0xc
  4359b4:	b.ge	4359cc <ferror@plt+0x3305c>  // b.tcont
  4359b8:	cmp	w0, #0x4
  4359bc:	b.eq	435cd0 <ferror@plt+0x33360>  // b.none
  4359c0:	cmp	w0, #0x5
  4359c4:	b.eq	435b54 <ferror@plt+0x331e4>  // b.none
  4359c8:	b	435e4c <ferror@plt+0x334dc>
  4359cc:	ldrb	w0, [x19, #16]
  4359d0:	eor	w0, w0, #0x1
  4359d4:	and	w0, w0, #0xff
  4359d8:	cmp	w0, #0x0
  4359dc:	b.eq	435a20 <ferror@plt+0x330b0>  // b.none
  4359e0:	add	x2, sp, #0x50
  4359e4:	mov	x3, x19
  4359e8:	ldp	x0, x1, [x3]
  4359ec:	stp	x0, x1, [x2]
  4359f0:	ldr	x0, [x3, #16]
  4359f4:	str	x0, [x2, #16]
  4359f8:	add	x0, sp, #0x50
  4359fc:	ldr	x1, [sp, #160]
  435a00:	bl	434d60 <ferror@plt+0x323f0>
  435a04:	and	w0, w0, #0xff
  435a08:	eor	w0, w0, #0x1
  435a0c:	and	w0, w0, #0xff
  435a10:	cmp	w0, #0x0
  435a14:	b.eq	435a20 <ferror@plt+0x330b0>  // b.none
  435a18:	mov	w0, #0x1                   	// #1
  435a1c:	b	435a24 <ferror@plt+0x330b4>
  435a20:	mov	w0, #0x0                   	// #0
  435a24:	cmp	w0, #0x0
  435a28:	b.eq	435a90 <ferror@plt+0x33120>  // b.none
  435a2c:	ldr	w0, [sp, #116]
  435a30:	cmp	w0, #0xd
  435a34:	b.ne	435a44 <ferror@plt+0x330d4>  // b.any
  435a38:	mov	w0, #0xc                   	// #12
  435a3c:	str	w0, [sp, #116]
  435a40:	b	435a4c <ferror@plt+0x330dc>
  435a44:	mov	w0, #0xd                   	// #13
  435a48:	str	w0, [sp, #116]
  435a4c:	add	x2, sp, #0x30
  435a50:	mov	x3, x19
  435a54:	ldp	x0, x1, [x3]
  435a58:	stp	x0, x1, [x2]
  435a5c:	ldr	x0, [x3, #16]
  435a60:	str	x0, [x2, #16]
  435a64:	add	x0, sp, #0x30
  435a68:	add	x1, sp, #0x50
  435a6c:	mov	x8, x1
  435a70:	ldr	x1, [sp, #160]
  435a74:	bl	434ed8 <ferror@plt+0x32568>
  435a78:	mov	x3, x19
  435a7c:	add	x2, sp, #0x50
  435a80:	ldp	x0, x1, [x2]
  435a84:	stp	x0, x1, [x3]
  435a88:	ldr	x0, [x2, #16]
  435a8c:	str	x0, [x3, #16]
  435a90:	ldr	x0, [x19]
  435a94:	cmp	x0, #0x0
  435a98:	b.eq	435aa8 <ferror@plt+0x33138>  // b.none
  435a9c:	mov	x0, #0xffffffffffffffff    	// #-1
  435aa0:	str	x0, [sp, #168]
  435aa4:	b	435ab0 <ferror@plt+0x33140>
  435aa8:	ldr	x0, [x19, #8]
  435aac:	str	x0, [sp, #168]
  435ab0:	ldr	w0, [sp, #116]
  435ab4:	cmp	w0, #0xd
  435ab8:	b.ne	435b08 <ferror@plt+0x33198>  // b.any
  435abc:	add	x2, sp, #0x50
  435ac0:	mov	x3, x20
  435ac4:	ldp	x0, x1, [x3]
  435ac8:	stp	x0, x1, [x2]
  435acc:	ldr	x0, [x3, #16]
  435ad0:	str	x0, [x2, #16]
  435ad4:	add	x0, sp, #0x50
  435ad8:	add	x1, sp, #0x30
  435adc:	mov	x8, x1
  435ae0:	ldr	x2, [sp, #168]
  435ae4:	ldr	x1, [sp, #160]
  435ae8:	bl	4355f4 <ferror@plt+0x32c84>
  435aec:	mov	x3, x20
  435af0:	add	x2, sp, #0x30
  435af4:	ldp	x0, x1, [x2]
  435af8:	stp	x0, x1, [x3]
  435afc:	ldr	x0, [x2, #16]
  435b00:	str	x0, [x3, #16]
  435b04:	b	435eac <ferror@plt+0x3353c>
  435b08:	add	x2, sp, #0x50
  435b0c:	mov	x3, x20
  435b10:	ldp	x0, x1, [x3]
  435b14:	stp	x0, x1, [x2]
  435b18:	ldr	x0, [x3, #16]
  435b1c:	str	x0, [x2, #16]
  435b20:	add	x0, sp, #0x50
  435b24:	add	x1, sp, #0x30
  435b28:	mov	x8, x1
  435b2c:	ldr	x2, [sp, #168]
  435b30:	ldr	x1, [sp, #160]
  435b34:	bl	435410 <ferror@plt+0x32aa0>
  435b38:	mov	x3, x20
  435b3c:	add	x2, sp, #0x30
  435b40:	ldp	x0, x1, [x2]
  435b44:	stp	x0, x1, [x3]
  435b48:	ldr	x0, [x2, #16]
  435b4c:	str	x0, [x3, #16]
  435b50:	b	435eac <ferror@plt+0x3353c>
  435b54:	ldr	x1, [x20, #8]
  435b58:	ldr	x0, [x19, #8]
  435b5c:	sub	x0, x1, x0
  435b60:	str	x0, [sp, #136]
  435b64:	ldr	x1, [x20]
  435b68:	ldr	x0, [x19]
  435b6c:	sub	x0, x1, x0
  435b70:	str	x0, [sp, #128]
  435b74:	ldr	x1, [sp, #136]
  435b78:	ldr	x0, [x20, #8]
  435b7c:	cmp	x1, x0
  435b80:	b.ls	435b90 <ferror@plt+0x33220>  // b.plast
  435b84:	ldr	x0, [sp, #128]
  435b88:	sub	x0, x0, #0x1
  435b8c:	str	x0, [sp, #128]
  435b90:	ldrb	w0, [x20, #16]
  435b94:	cmp	w0, #0x0
  435b98:	b.ne	435ba8 <ferror@plt+0x33238>  // b.any
  435b9c:	ldrb	w0, [x19, #16]
  435ba0:	cmp	w0, #0x0
  435ba4:	b.eq	435bb0 <ferror@plt+0x33240>  // b.none
  435ba8:	mov	w0, #0x1                   	// #1
  435bac:	b	435bb4 <ferror@plt+0x33244>
  435bb0:	mov	w0, #0x0                   	// #0
  435bb4:	strb	w0, [sp, #144]
  435bb8:	strb	wzr, [sp, #145]
  435bbc:	add	x2, sp, #0x50
  435bc0:	add	x3, sp, #0x80
  435bc4:	ldp	x0, x1, [x3]
  435bc8:	stp	x0, x1, [x2]
  435bcc:	ldr	x0, [x3, #16]
  435bd0:	str	x0, [x2, #16]
  435bd4:	add	x0, sp, #0x50
  435bd8:	add	x1, sp, #0x30
  435bdc:	mov	x8, x1
  435be0:	ldr	x1, [sp, #160]
  435be4:	bl	434cb8 <ferror@plt+0x32348>
  435be8:	add	x2, sp, #0x80
  435bec:	add	x3, sp, #0x30
  435bf0:	ldp	x0, x1, [x3]
  435bf4:	stp	x0, x1, [x2]
  435bf8:	ldr	x0, [x3, #16]
  435bfc:	str	x0, [x2, #16]
  435c00:	ldrb	w0, [sp, #144]
  435c04:	eor	w0, w0, #0x1
  435c08:	and	w0, w0, #0xff
  435c0c:	cmp	w0, #0x0
  435c10:	b.eq	435cb4 <ferror@plt+0x33344>  // b.none
  435c14:	add	x2, sp, #0x30
  435c18:	mov	x3, x20
  435c1c:	ldp	x0, x1, [x3]
  435c20:	stp	x0, x1, [x2]
  435c24:	ldr	x0, [x3, #16]
  435c28:	str	x0, [x2, #16]
  435c2c:	add	x0, sp, #0x30
  435c30:	ldr	x1, [sp, #160]
  435c34:	bl	434d60 <ferror@plt+0x323f0>
  435c38:	strb	w0, [sp, #159]
  435c3c:	add	x2, sp, #0x30
  435c40:	mov	x3, x19
  435c44:	ldp	x0, x1, [x3]
  435c48:	stp	x0, x1, [x2]
  435c4c:	ldr	x0, [x3, #16]
  435c50:	str	x0, [x2, #16]
  435c54:	add	x0, sp, #0x30
  435c58:	ldr	x1, [sp, #160]
  435c5c:	bl	434d60 <ferror@plt+0x323f0>
  435c60:	and	w0, w0, #0xff
  435c64:	ldrb	w1, [sp, #159]
  435c68:	cmp	w1, w0
  435c6c:	b.eq	435cac <ferror@plt+0x3333c>  // b.none
  435c70:	add	x2, sp, #0x30
  435c74:	add	x3, sp, #0x80
  435c78:	ldp	x0, x1, [x3]
  435c7c:	stp	x0, x1, [x2]
  435c80:	ldr	x0, [x3, #16]
  435c84:	str	x0, [x2, #16]
  435c88:	add	x0, sp, #0x30
  435c8c:	ldr	x1, [sp, #160]
  435c90:	bl	434d60 <ferror@plt+0x323f0>
  435c94:	and	w0, w0, #0xff
  435c98:	ldrb	w1, [sp, #159]
  435c9c:	cmp	w1, w0
  435ca0:	b.eq	435cac <ferror@plt+0x3333c>  // b.none
  435ca4:	mov	w0, #0x1                   	// #1
  435ca8:	b	435cb0 <ferror@plt+0x33340>
  435cac:	mov	w0, #0x0                   	// #0
  435cb0:	strb	w0, [sp, #145]
  435cb4:	mov	x3, x21
  435cb8:	add	x2, sp, #0x80
  435cbc:	ldp	x0, x1, [x2]
  435cc0:	stp	x0, x1, [x3]
  435cc4:	ldr	x0, [x2, #16]
  435cc8:	str	x0, [x3, #16]
  435ccc:	b	435ec4 <ferror@plt+0x33554>
  435cd0:	ldr	x1, [x20, #8]
  435cd4:	ldr	x0, [x19, #8]
  435cd8:	add	x0, x1, x0
  435cdc:	str	x0, [sp, #136]
  435ce0:	ldr	x1, [x20]
  435ce4:	ldr	x0, [x19]
  435ce8:	add	x0, x1, x0
  435cec:	str	x0, [sp, #128]
  435cf0:	ldr	x1, [sp, #136]
  435cf4:	ldr	x0, [x20, #8]
  435cf8:	cmp	x1, x0
  435cfc:	b.cs	435d0c <ferror@plt+0x3339c>  // b.hs, b.nlast
  435d00:	ldr	x0, [sp, #128]
  435d04:	add	x0, x0, #0x1
  435d08:	str	x0, [sp, #128]
  435d0c:	ldrb	w0, [x20, #16]
  435d10:	cmp	w0, #0x0
  435d14:	b.ne	435d24 <ferror@plt+0x333b4>  // b.any
  435d18:	ldrb	w0, [x19, #16]
  435d1c:	cmp	w0, #0x0
  435d20:	b.eq	435d2c <ferror@plt+0x333bc>  // b.none
  435d24:	mov	w0, #0x1                   	// #1
  435d28:	b	435d30 <ferror@plt+0x333c0>
  435d2c:	mov	w0, #0x0                   	// #0
  435d30:	strb	w0, [sp, #144]
  435d34:	strb	wzr, [sp, #145]
  435d38:	add	x2, sp, #0x50
  435d3c:	add	x3, sp, #0x80
  435d40:	ldp	x0, x1, [x3]
  435d44:	stp	x0, x1, [x2]
  435d48:	ldr	x0, [x3, #16]
  435d4c:	str	x0, [x2, #16]
  435d50:	add	x0, sp, #0x50
  435d54:	add	x1, sp, #0x30
  435d58:	mov	x8, x1
  435d5c:	ldr	x1, [sp, #160]
  435d60:	bl	434cb8 <ferror@plt+0x32348>
  435d64:	add	x2, sp, #0x80
  435d68:	add	x3, sp, #0x30
  435d6c:	ldp	x0, x1, [x3]
  435d70:	stp	x0, x1, [x2]
  435d74:	ldr	x0, [x3, #16]
  435d78:	str	x0, [x2, #16]
  435d7c:	ldrb	w0, [sp, #144]
  435d80:	eor	w0, w0, #0x1
  435d84:	and	w0, w0, #0xff
  435d88:	cmp	w0, #0x0
  435d8c:	b.eq	435e30 <ferror@plt+0x334c0>  // b.none
  435d90:	add	x2, sp, #0x30
  435d94:	mov	x3, x20
  435d98:	ldp	x0, x1, [x3]
  435d9c:	stp	x0, x1, [x2]
  435da0:	ldr	x0, [x3, #16]
  435da4:	str	x0, [x2, #16]
  435da8:	add	x0, sp, #0x30
  435dac:	ldr	x1, [sp, #160]
  435db0:	bl	434d60 <ferror@plt+0x323f0>
  435db4:	strb	w0, [sp, #158]
  435db8:	add	x2, sp, #0x30
  435dbc:	mov	x3, x19
  435dc0:	ldp	x0, x1, [x3]
  435dc4:	stp	x0, x1, [x2]
  435dc8:	ldr	x0, [x3, #16]
  435dcc:	str	x0, [x2, #16]
  435dd0:	add	x0, sp, #0x30
  435dd4:	ldr	x1, [sp, #160]
  435dd8:	bl	434d60 <ferror@plt+0x323f0>
  435ddc:	and	w0, w0, #0xff
  435de0:	ldrb	w1, [sp, #158]
  435de4:	cmp	w1, w0
  435de8:	b.ne	435e28 <ferror@plt+0x334b8>  // b.any
  435dec:	add	x2, sp, #0x30
  435df0:	add	x3, sp, #0x80
  435df4:	ldp	x0, x1, [x3]
  435df8:	stp	x0, x1, [x2]
  435dfc:	ldr	x0, [x3, #16]
  435e00:	str	x0, [x2, #16]
  435e04:	add	x0, sp, #0x30
  435e08:	ldr	x1, [sp, #160]
  435e0c:	bl	434d60 <ferror@plt+0x323f0>
  435e10:	and	w0, w0, #0xff
  435e14:	ldrb	w1, [sp, #158]
  435e18:	cmp	w1, w0
  435e1c:	b.eq	435e28 <ferror@plt+0x334b8>  // b.none
  435e20:	mov	w0, #0x1                   	// #1
  435e24:	b	435e2c <ferror@plt+0x334bc>
  435e28:	mov	w0, #0x0                   	// #0
  435e2c:	strb	w0, [sp, #145]
  435e30:	mov	x3, x21
  435e34:	add	x2, sp, #0x80
  435e38:	ldp	x0, x1, [x2]
  435e3c:	stp	x0, x1, [x3]
  435e40:	ldr	x0, [x2, #16]
  435e44:	str	x0, [x3, #16]
  435e48:	b	435ec4 <ferror@plt+0x33554>
  435e4c:	ldr	x0, [sp, #120]
  435e50:	ldrb	w0, [x0, #1154]
  435e54:	cmp	w0, #0x0
  435e58:	b.eq	435e90 <ferror@plt+0x33520>  // b.none
  435e5c:	ldr	x0, [sp, #120]
  435e60:	ldrb	w0, [x0, #1152]
  435e64:	cmp	w0, #0x0
  435e68:	b.eq	435e7c <ferror@plt+0x3350c>  // b.none
  435e6c:	ldr	x0, [sp, #120]
  435e70:	ldr	w0, [x0, #28]
  435e74:	cmp	w0, #0x0
  435e78:	b.ne	435e90 <ferror@plt+0x33520>  // b.any
  435e7c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  435e80:	add	x2, x0, #0x7b0
  435e84:	mov	w1, #0x15                  	// #21
  435e88:	ldr	x0, [sp, #120]
  435e8c:	bl	4309a4 <ferror@plt+0x2e034>
  435e90:	mov	x2, x20
  435e94:	mov	x3, x19
  435e98:	ldp	x0, x1, [x3]
  435e9c:	stp	x0, x1, [x2]
  435ea0:	ldr	x0, [x3, #16]
  435ea4:	str	x0, [x2, #16]
  435ea8:	nop
  435eac:	mov	x2, x21
  435eb0:	mov	x3, x20
  435eb4:	ldp	x0, x1, [x3]
  435eb8:	stp	x0, x1, [x2]
  435ebc:	ldr	x0, [x3, #16]
  435ec0:	str	x0, [x2, #16]
  435ec4:	ldp	x19, x20, [sp, #16]
  435ec8:	ldr	x21, [sp, #32]
  435ecc:	ldp	x29, x30, [sp], #176
  435ed0:	ret
  435ed4:	sub	sp, sp, #0x30
  435ed8:	mov	x2, x8
  435edc:	str	x0, [sp, #8]
  435ee0:	str	x1, [sp]
  435ee4:	ldr	x0, [sp, #8]
  435ee8:	and	x1, x0, #0xffffffff
  435eec:	ldr	x0, [sp]
  435ef0:	and	x0, x0, #0xffffffff
  435ef4:	mul	x0, x1, x0
  435ef8:	str	x0, [x2, #8]
  435efc:	ldr	x0, [sp, #8]
  435f00:	lsr	x1, x0, #32
  435f04:	ldr	x0, [sp]
  435f08:	lsr	x0, x0, #32
  435f0c:	mul	x0, x1, x0
  435f10:	str	x0, [x2]
  435f14:	ldr	x0, [sp, #8]
  435f18:	and	x1, x0, #0xffffffff
  435f1c:	ldr	x0, [sp]
  435f20:	lsr	x0, x0, #32
  435f24:	mul	x0, x1, x0
  435f28:	str	x0, [sp, #24]
  435f2c:	ldr	x0, [sp, #8]
  435f30:	lsr	x1, x0, #32
  435f34:	ldr	x0, [sp]
  435f38:	and	x0, x0, #0xffffffff
  435f3c:	mul	x0, x1, x0
  435f40:	str	x0, [sp, #32]
  435f44:	ldr	x0, [x2, #8]
  435f48:	str	x0, [sp, #40]
  435f4c:	ldr	x1, [x2, #8]
  435f50:	ldr	x0, [sp, #24]
  435f54:	lsl	x0, x0, #32
  435f58:	add	x0, x1, x0
  435f5c:	str	x0, [x2, #8]
  435f60:	ldr	x0, [x2, #8]
  435f64:	ldr	x1, [sp, #40]
  435f68:	cmp	x1, x0
  435f6c:	b.ls	435f7c <ferror@plt+0x3360c>  // b.plast
  435f70:	ldr	x0, [x2]
  435f74:	add	x0, x0, #0x1
  435f78:	str	x0, [x2]
  435f7c:	ldr	x0, [x2, #8]
  435f80:	str	x0, [sp, #40]
  435f84:	ldr	x1, [x2, #8]
  435f88:	ldr	x0, [sp, #32]
  435f8c:	lsl	x0, x0, #32
  435f90:	add	x0, x1, x0
  435f94:	str	x0, [x2, #8]
  435f98:	ldr	x0, [x2, #8]
  435f9c:	ldr	x1, [sp, #40]
  435fa0:	cmp	x1, x0
  435fa4:	b.ls	435fb4 <ferror@plt+0x33644>  // b.plast
  435fa8:	ldr	x0, [x2]
  435fac:	add	x0, x0, #0x1
  435fb0:	str	x0, [x2]
  435fb4:	ldr	x1, [x2]
  435fb8:	ldr	x0, [sp, #24]
  435fbc:	lsr	x0, x0, #32
  435fc0:	add	x0, x1, x0
  435fc4:	str	x0, [x2]
  435fc8:	ldr	x1, [x2]
  435fcc:	ldr	x0, [sp, #32]
  435fd0:	lsr	x0, x0, #32
  435fd4:	add	x0, x1, x0
  435fd8:	str	x0, [x2]
  435fdc:	mov	w0, #0x1                   	// #1
  435fe0:	strb	w0, [x2, #16]
  435fe4:	strb	wzr, [x2, #17]
  435fe8:	nop
  435fec:	add	sp, sp, #0x30
  435ff0:	ret
  435ff4:	stp	x29, x30, [sp, #-176]!
  435ff8:	mov	x29, sp
  435ffc:	stp	x19, x20, [sp, #16]
  436000:	str	x21, [sp, #32]
  436004:	mov	x19, x8
  436008:	str	x0, [sp, #120]
  43600c:	mov	x21, x1
  436010:	mov	x20, x2
  436014:	ldrb	w0, [x21, #16]
  436018:	cmp	w0, #0x0
  43601c:	b.ne	43602c <ferror@plt+0x336bc>  // b.any
  436020:	ldrb	w0, [x20, #16]
  436024:	cmp	w0, #0x0
  436028:	b.eq	436034 <ferror@plt+0x336c4>  // b.none
  43602c:	mov	w0, #0x1                   	// #1
  436030:	b	436038 <ferror@plt+0x336c8>
  436034:	mov	w0, #0x0                   	// #0
  436038:	strb	w0, [sp, #173]
  43603c:	strb	wzr, [sp, #174]
  436040:	ldr	x0, [sp, #120]
  436044:	ldr	x0, [x0, #1208]
  436048:	str	x0, [sp, #160]
  43604c:	ldrb	w0, [sp, #173]
  436050:	eor	w0, w0, #0x1
  436054:	and	w0, w0, #0xff
  436058:	cmp	w0, #0x0
  43605c:	b.eq	436170 <ferror@plt+0x33800>  // b.none
  436060:	add	x2, sp, #0x50
  436064:	mov	x3, x21
  436068:	ldp	x0, x1, [x3]
  43606c:	stp	x0, x1, [x2]
  436070:	ldr	x0, [x3, #16]
  436074:	str	x0, [x2, #16]
  436078:	add	x0, sp, #0x50
  43607c:	ldr	x1, [sp, #160]
  436080:	bl	434d60 <ferror@plt+0x323f0>
  436084:	and	w0, w0, #0xff
  436088:	eor	w0, w0, #0x1
  43608c:	and	w0, w0, #0xff
  436090:	cmp	w0, #0x0
  436094:	b.eq	4360e8 <ferror@plt+0x33778>  // b.none
  436098:	ldrb	w0, [sp, #174]
  43609c:	eor	w0, w0, #0x1
  4360a0:	strb	w0, [sp, #174]
  4360a4:	add	x2, sp, #0x30
  4360a8:	mov	x3, x21
  4360ac:	ldp	x0, x1, [x3]
  4360b0:	stp	x0, x1, [x2]
  4360b4:	ldr	x0, [x3, #16]
  4360b8:	str	x0, [x2, #16]
  4360bc:	add	x0, sp, #0x30
  4360c0:	add	x1, sp, #0x50
  4360c4:	mov	x8, x1
  4360c8:	ldr	x1, [sp, #160]
  4360cc:	bl	434ed8 <ferror@plt+0x32568>
  4360d0:	mov	x3, x21
  4360d4:	add	x2, sp, #0x50
  4360d8:	ldp	x0, x1, [x2]
  4360dc:	stp	x0, x1, [x3]
  4360e0:	ldr	x0, [x2, #16]
  4360e4:	str	x0, [x3, #16]
  4360e8:	add	x2, sp, #0x30
  4360ec:	mov	x3, x20
  4360f0:	ldp	x0, x1, [x3]
  4360f4:	stp	x0, x1, [x2]
  4360f8:	ldr	x0, [x3, #16]
  4360fc:	str	x0, [x2, #16]
  436100:	add	x0, sp, #0x30
  436104:	ldr	x1, [sp, #160]
  436108:	bl	434d60 <ferror@plt+0x323f0>
  43610c:	and	w0, w0, #0xff
  436110:	eor	w0, w0, #0x1
  436114:	and	w0, w0, #0xff
  436118:	cmp	w0, #0x0
  43611c:	b.eq	436170 <ferror@plt+0x33800>  // b.none
  436120:	ldrb	w0, [sp, #174]
  436124:	eor	w0, w0, #0x1
  436128:	strb	w0, [sp, #174]
  43612c:	add	x2, sp, #0x50
  436130:	mov	x3, x20
  436134:	ldp	x0, x1, [x3]
  436138:	stp	x0, x1, [x2]
  43613c:	ldr	x0, [x3, #16]
  436140:	str	x0, [x2, #16]
  436144:	add	x0, sp, #0x50
  436148:	add	x1, sp, #0x30
  43614c:	mov	x8, x1
  436150:	ldr	x1, [sp, #160]
  436154:	bl	434ed8 <ferror@plt+0x32568>
  436158:	mov	x3, x20
  43615c:	add	x2, sp, #0x30
  436160:	ldp	x0, x1, [x2]
  436164:	stp	x0, x1, [x3]
  436168:	ldr	x0, [x2, #16]
  43616c:	str	x0, [x3, #16]
  436170:	ldr	x0, [x21]
  436174:	cmp	x0, #0x0
  436178:	b.eq	436190 <ferror@plt+0x33820>  // b.none
  43617c:	ldr	x0, [x20]
  436180:	cmp	x0, #0x0
  436184:	b.eq	436190 <ferror@plt+0x33820>  // b.none
  436188:	mov	w0, #0x1                   	// #1
  43618c:	b	436194 <ferror@plt+0x33824>
  436190:	mov	w0, #0x0                   	// #0
  436194:	strb	w0, [sp, #175]
  436198:	ldr	x0, [x21, #8]
  43619c:	ldr	x1, [x20, #8]
  4361a0:	add	x2, sp, #0x30
  4361a4:	mov	x8, x2
  4361a8:	bl	435ed4 <ferror@plt+0x33564>
  4361ac:	mov	x3, x19
  4361b0:	add	x2, sp, #0x30
  4361b4:	ldp	x0, x1, [x2]
  4361b8:	stp	x0, x1, [x3]
  4361bc:	ldr	x0, [x2, #16]
  4361c0:	str	x0, [x3, #16]
  4361c4:	ldr	x0, [x21]
  4361c8:	ldr	x1, [x20, #8]
  4361cc:	add	x2, sp, #0x30
  4361d0:	mov	x8, x2
  4361d4:	bl	435ed4 <ferror@plt+0x33564>
  4361d8:	add	x2, sp, #0x88
  4361dc:	add	x3, sp, #0x30
  4361e0:	ldp	x0, x1, [x3]
  4361e4:	stp	x0, x1, [x2]
  4361e8:	ldr	x0, [x3, #16]
  4361ec:	str	x0, [x2, #16]
  4361f0:	ldr	x1, [x19]
  4361f4:	ldr	x0, [sp, #144]
  4361f8:	add	x0, x1, x0
  4361fc:	str	x0, [x19]
  436200:	ldr	x0, [sp, #136]
  436204:	cmp	x0, #0x0
  436208:	b.eq	436214 <ferror@plt+0x338a4>  // b.none
  43620c:	mov	w0, #0x1                   	// #1
  436210:	strb	w0, [sp, #175]
  436214:	ldr	x0, [x21, #8]
  436218:	ldr	x1, [x20]
  43621c:	add	x2, sp, #0x30
  436220:	mov	x8, x2
  436224:	bl	435ed4 <ferror@plt+0x33564>
  436228:	add	x2, sp, #0x88
  43622c:	add	x3, sp, #0x30
  436230:	ldp	x0, x1, [x3]
  436234:	stp	x0, x1, [x2]
  436238:	ldr	x0, [x3, #16]
  43623c:	str	x0, [x2, #16]
  436240:	ldr	x1, [x19]
  436244:	ldr	x0, [sp, #144]
  436248:	add	x0, x1, x0
  43624c:	str	x0, [x19]
  436250:	ldr	x0, [sp, #136]
  436254:	cmp	x0, #0x0
  436258:	b.eq	436264 <ferror@plt+0x338f4>  // b.none
  43625c:	mov	w0, #0x1                   	// #1
  436260:	strb	w0, [sp, #175]
  436264:	ldr	x0, [x19, #8]
  436268:	str	x0, [sp, #144]
  43626c:	ldr	x0, [x19]
  436270:	str	x0, [sp, #136]
  436274:	add	x2, sp, #0x50
  436278:	mov	x3, x19
  43627c:	ldp	x0, x1, [x3]
  436280:	stp	x0, x1, [x2]
  436284:	ldr	x0, [x3, #16]
  436288:	str	x0, [x2, #16]
  43628c:	add	x0, sp, #0x50
  436290:	add	x1, sp, #0x30
  436294:	mov	x8, x1
  436298:	ldr	x1, [sp, #160]
  43629c:	bl	434cb8 <ferror@plt+0x32348>
  4362a0:	mov	x3, x19
  4362a4:	add	x2, sp, #0x30
  4362a8:	ldp	x0, x1, [x2]
  4362ac:	stp	x0, x1, [x3]
  4362b0:	ldr	x0, [x2, #16]
  4362b4:	str	x0, [x3, #16]
  4362b8:	ldr	x1, [x19, #8]
  4362bc:	ldr	x0, [sp, #144]
  4362c0:	cmp	x1, x0
  4362c4:	b.ne	4362d8 <ferror@plt+0x33968>  // b.any
  4362c8:	ldr	x1, [x19]
  4362cc:	ldr	x0, [sp, #136]
  4362d0:	cmp	x1, x0
  4362d4:	b.eq	4362e0 <ferror@plt+0x33970>  // b.none
  4362d8:	mov	w0, #0x1                   	// #1
  4362dc:	strb	w0, [sp, #175]
  4362e0:	ldrb	w0, [sp, #174]
  4362e4:	cmp	w0, #0x0
  4362e8:	b.eq	436330 <ferror@plt+0x339c0>  // b.none
  4362ec:	add	x2, sp, #0x50
  4362f0:	mov	x3, x19
  4362f4:	ldp	x0, x1, [x3]
  4362f8:	stp	x0, x1, [x2]
  4362fc:	ldr	x0, [x3, #16]
  436300:	str	x0, [x2, #16]
  436304:	add	x0, sp, #0x50
  436308:	add	x1, sp, #0x30
  43630c:	mov	x8, x1
  436310:	ldr	x1, [sp, #160]
  436314:	bl	434ed8 <ferror@plt+0x32568>
  436318:	mov	x3, x19
  43631c:	add	x2, sp, #0x30
  436320:	ldp	x0, x1, [x2]
  436324:	stp	x0, x1, [x3]
  436328:	ldr	x0, [x2, #16]
  43632c:	str	x0, [x3, #16]
  436330:	ldrb	w0, [sp, #173]
  436334:	cmp	w0, #0x0
  436338:	b.eq	436344 <ferror@plt+0x339d4>  // b.none
  43633c:	strb	wzr, [x19, #17]
  436340:	b	4363b0 <ferror@plt+0x33a40>
  436344:	ldrb	w0, [sp, #175]
  436348:	cmp	w0, #0x0
  43634c:	b.ne	4363a0 <ferror@plt+0x33a30>  // b.any
  436350:	add	x2, sp, #0x30
  436354:	mov	x3, x19
  436358:	ldp	x0, x1, [x3]
  43635c:	stp	x0, x1, [x2]
  436360:	ldr	x0, [x3, #16]
  436364:	str	x0, [x2, #16]
  436368:	add	x0, sp, #0x30
  43636c:	ldr	x1, [sp, #160]
  436370:	bl	434d60 <ferror@plt+0x323f0>
  436374:	and	w1, w0, #0xff
  436378:	ldrb	w0, [sp, #174]
  43637c:	eor	w0, w0, #0x1
  436380:	and	w0, w0, #0xff
  436384:	cmp	w1, w0
  436388:	b.eq	4363a8 <ferror@plt+0x33a38>  // b.none
  43638c:	ldr	x1, [x19, #8]
  436390:	ldr	x0, [x19]
  436394:	orr	x0, x1, x0
  436398:	cmp	x0, #0x0
  43639c:	b.eq	4363a8 <ferror@plt+0x33a38>  // b.none
  4363a0:	mov	w0, #0x1                   	// #1
  4363a4:	b	4363ac <ferror@plt+0x33a3c>
  4363a8:	mov	w0, #0x0                   	// #0
  4363ac:	strb	w0, [x19, #17]
  4363b0:	ldrb	w0, [sp, #173]
  4363b4:	strb	w0, [x19, #16]
  4363b8:	nop
  4363bc:	ldp	x19, x20, [sp, #16]
  4363c0:	ldr	x21, [sp, #32]
  4363c4:	ldp	x29, x30, [sp], #176
  4363c8:	ret
  4363cc:	stp	x29, x30, [sp, #-256]!
  4363d0:	mov	x29, sp
  4363d4:	stp	x19, x20, [sp, #16]
  4363d8:	str	x21, [sp, #32]
  4363dc:	mov	x21, x8
  4363e0:	str	x0, [sp, #152]
  4363e4:	mov	x20, x1
  4363e8:	mov	x19, x2
  4363ec:	str	w3, [sp, #148]
  4363f0:	str	w4, [sp, #144]
  4363f4:	ldrb	w0, [x20, #16]
  4363f8:	cmp	w0, #0x0
  4363fc:	b.ne	43640c <ferror@plt+0x33a9c>  // b.any
  436400:	ldrb	w0, [x19, #16]
  436404:	cmp	w0, #0x0
  436408:	b.eq	436414 <ferror@plt+0x33aa4>  // b.none
  43640c:	mov	w0, #0x1                   	// #1
  436410:	b	436418 <ferror@plt+0x33aa8>
  436414:	mov	w0, #0x0                   	// #0
  436418:	strb	w0, [sp, #231]
  43641c:	strb	wzr, [sp, #247]
  436420:	strb	wzr, [sp, #246]
  436424:	ldr	x0, [sp, #152]
  436428:	ldr	x0, [x0, #1208]
  43642c:	str	x0, [sp, #216]
  436430:	ldrb	w0, [sp, #231]
  436434:	eor	w0, w0, #0x1
  436438:	and	w0, w0, #0xff
  43643c:	cmp	w0, #0x0
  436440:	b.eq	43655c <ferror@plt+0x33bec>  // b.none
  436444:	add	x2, sp, #0x70
  436448:	mov	x3, x20
  43644c:	ldp	x0, x1, [x3]
  436450:	stp	x0, x1, [x2]
  436454:	ldr	x0, [x3, #16]
  436458:	str	x0, [x2, #16]
  43645c:	add	x0, sp, #0x70
  436460:	ldr	x1, [sp, #216]
  436464:	bl	434d60 <ferror@plt+0x323f0>
  436468:	and	w0, w0, #0xff
  43646c:	eor	w0, w0, #0x1
  436470:	and	w0, w0, #0xff
  436474:	cmp	w0, #0x0
  436478:	b.eq	4364d4 <ferror@plt+0x33b64>  // b.none
  43647c:	ldrb	w0, [sp, #247]
  436480:	eor	w0, w0, #0x1
  436484:	strb	w0, [sp, #247]
  436488:	mov	w0, #0x1                   	// #1
  43648c:	strb	w0, [sp, #246]
  436490:	add	x2, sp, #0x50
  436494:	mov	x3, x20
  436498:	ldp	x0, x1, [x3]
  43649c:	stp	x0, x1, [x2]
  4364a0:	ldr	x0, [x3, #16]
  4364a4:	str	x0, [x2, #16]
  4364a8:	add	x0, sp, #0x50
  4364ac:	add	x1, sp, #0x70
  4364b0:	mov	x8, x1
  4364b4:	ldr	x1, [sp, #216]
  4364b8:	bl	434ed8 <ferror@plt+0x32568>
  4364bc:	mov	x3, x20
  4364c0:	add	x2, sp, #0x70
  4364c4:	ldp	x0, x1, [x2]
  4364c8:	stp	x0, x1, [x3]
  4364cc:	ldr	x0, [x2, #16]
  4364d0:	str	x0, [x3, #16]
  4364d4:	add	x2, sp, #0x50
  4364d8:	mov	x3, x19
  4364dc:	ldp	x0, x1, [x3]
  4364e0:	stp	x0, x1, [x2]
  4364e4:	ldr	x0, [x3, #16]
  4364e8:	str	x0, [x2, #16]
  4364ec:	add	x0, sp, #0x50
  4364f0:	ldr	x1, [sp, #216]
  4364f4:	bl	434d60 <ferror@plt+0x323f0>
  4364f8:	and	w0, w0, #0xff
  4364fc:	eor	w0, w0, #0x1
  436500:	and	w0, w0, #0xff
  436504:	cmp	w0, #0x0
  436508:	b.eq	43655c <ferror@plt+0x33bec>  // b.none
  43650c:	ldrb	w0, [sp, #247]
  436510:	eor	w0, w0, #0x1
  436514:	strb	w0, [sp, #247]
  436518:	add	x2, sp, #0x70
  43651c:	mov	x3, x19
  436520:	ldp	x0, x1, [x3]
  436524:	stp	x0, x1, [x2]
  436528:	ldr	x0, [x3, #16]
  43652c:	str	x0, [x2, #16]
  436530:	add	x0, sp, #0x70
  436534:	add	x1, sp, #0x50
  436538:	mov	x8, x1
  43653c:	ldr	x1, [sp, #216]
  436540:	bl	434ed8 <ferror@plt+0x32568>
  436544:	mov	x3, x19
  436548:	add	x2, sp, #0x50
  43654c:	ldp	x0, x1, [x2]
  436550:	stp	x0, x1, [x3]
  436554:	ldr	x0, [x2, #16]
  436558:	str	x0, [x3, #16]
  43655c:	ldr	x0, [x19]
  436560:	cmp	x0, #0x0
  436564:	b.eq	4365b8 <ferror@plt+0x33c48>  // b.none
  436568:	ldr	x0, [sp, #216]
  43656c:	sub	x0, x0, #0x1
  436570:	str	x0, [sp, #232]
  436574:	ldr	x0, [sp, #232]
  436578:	sub	w0, w0, #0x40
  43657c:	mov	x1, #0x1                   	// #1
  436580:	lsl	x0, x1, x0
  436584:	str	x0, [sp, #248]
  436588:	ldr	x1, [x19]
  43658c:	ldr	x0, [sp, #248]
  436590:	and	x0, x1, x0
  436594:	cmp	x0, #0x0
  436598:	b.ne	436678 <ferror@plt+0x33d08>  // b.any
  43659c:	ldr	x0, [sp, #232]
  4365a0:	sub	x0, x0, #0x1
  4365a4:	str	x0, [sp, #232]
  4365a8:	ldr	x0, [sp, #248]
  4365ac:	lsr	x0, x0, #1
  4365b0:	str	x0, [sp, #248]
  4365b4:	b	436588 <ferror@plt+0x33c18>
  4365b8:	ldr	x0, [x19, #8]
  4365bc:	cmp	x0, #0x0
  4365c0:	b.eq	436630 <ferror@plt+0x33cc0>  // b.none
  4365c4:	ldr	x0, [sp, #216]
  4365c8:	cmp	x0, #0x40
  4365cc:	b.ls	4365e0 <ferror@plt+0x33c70>  // b.plast
  4365d0:	ldr	x0, [sp, #216]
  4365d4:	sub	x0, x0, #0x41
  4365d8:	str	x0, [sp, #232]
  4365dc:	b	4365ec <ferror@plt+0x33c7c>
  4365e0:	ldr	x0, [sp, #216]
  4365e4:	sub	x0, x0, #0x1
  4365e8:	str	x0, [sp, #232]
  4365ec:	ldr	x0, [sp, #232]
  4365f0:	mov	w1, w0
  4365f4:	mov	x0, #0x1                   	// #1
  4365f8:	lsl	x0, x0, x1
  4365fc:	str	x0, [sp, #248]
  436600:	ldr	x1, [x19, #8]
  436604:	ldr	x0, [sp, #248]
  436608:	and	x0, x1, x0
  43660c:	cmp	x0, #0x0
  436610:	b.ne	436680 <ferror@plt+0x33d10>  // b.any
  436614:	ldr	x0, [sp, #232]
  436618:	sub	x0, x0, #0x1
  43661c:	str	x0, [sp, #232]
  436620:	ldr	x0, [sp, #248]
  436624:	lsr	x0, x0, #1
  436628:	str	x0, [sp, #248]
  43662c:	b	436600 <ferror@plt+0x33c90>
  436630:	ldr	x0, [sp, #152]
  436634:	ldr	w0, [x0, #28]
  436638:	cmp	w0, #0x0
  43663c:	b.ne	43665c <ferror@plt+0x33cec>  // b.any
  436640:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  436644:	add	x4, x0, #0x7d8
  436648:	mov	w3, #0x0                   	// #0
  43664c:	ldr	w2, [sp, #144]
  436650:	mov	w1, #0x3                   	// #3
  436654:	ldr	x0, [sp, #152]
  436658:	bl	430bb8 <ferror@plt+0x2e248>
  43665c:	mov	x2, x21
  436660:	mov	x3, x20
  436664:	ldp	x0, x1, [x3]
  436668:	stp	x0, x1, [x2]
  43666c:	ldr	x0, [x3, #16]
  436670:	str	x0, [x2, #16]
  436674:	b	4369b4 <ferror@plt+0x34044>
  436678:	nop
  43667c:	b	436684 <ferror@plt+0x33d14>
  436680:	nop
  436684:	mov	w0, #0x1                   	// #1
  436688:	strb	w0, [x19, #16]
  43668c:	mov	w0, #0x1                   	// #1
  436690:	strb	w0, [x20, #16]
  436694:	ldr	x1, [sp, #216]
  436698:	ldr	x0, [sp, #232]
  43669c:	sub	x0, x1, x0
  4366a0:	sub	x0, x0, #0x1
  4366a4:	str	x0, [sp, #232]
  4366a8:	add	x2, sp, #0x70
  4366ac:	mov	x3, x19
  4366b0:	ldp	x0, x1, [x3]
  4366b4:	stp	x0, x1, [x2]
  4366b8:	ldr	x0, [x3, #16]
  4366bc:	str	x0, [x2, #16]
  4366c0:	add	x0, sp, #0x70
  4366c4:	add	x1, sp, #0x50
  4366c8:	mov	x8, x1
  4366cc:	ldr	x2, [sp, #232]
  4366d0:	ldr	x1, [sp, #216]
  4366d4:	bl	4355f4 <ferror@plt+0x32c84>
  4366d8:	add	x2, sp, #0xa8
  4366dc:	add	x3, sp, #0x50
  4366e0:	ldp	x0, x1, [x3]
  4366e4:	stp	x0, x1, [x2]
  4366e8:	ldr	x0, [x3, #16]
  4366ec:	str	x0, [x2, #16]
  4366f0:	str	xzr, [sp, #200]
  4366f4:	ldr	x0, [sp, #200]
  4366f8:	str	x0, [sp, #192]
  4366fc:	add	x2, sp, #0x50
  436700:	mov	x3, x20
  436704:	ldp	x0, x1, [x3]
  436708:	stp	x0, x1, [x2]
  43670c:	ldr	x0, [x3, #16]
  436710:	str	x0, [x2, #16]
  436714:	add	x2, sp, #0x70
  436718:	add	x3, sp, #0xa8
  43671c:	ldp	x0, x1, [x3]
  436720:	stp	x0, x1, [x2]
  436724:	ldr	x0, [x3, #16]
  436728:	str	x0, [x2, #16]
  43672c:	add	x1, sp, #0x70
  436730:	add	x0, sp, #0x50
  436734:	ldr	x2, [sp, #216]
  436738:	bl	435010 <ferror@plt+0x326a0>
  43673c:	and	w0, w0, #0xff
  436740:	cmp	w0, #0x0
  436744:	b.eq	4367fc <ferror@plt+0x33e8c>  // b.none
  436748:	add	x2, sp, #0x70
  43674c:	mov	x3, x20
  436750:	ldp	x0, x1, [x3]
  436754:	stp	x0, x1, [x2]
  436758:	ldr	x0, [x3, #16]
  43675c:	str	x0, [x2, #16]
  436760:	add	x2, sp, #0x30
  436764:	add	x3, sp, #0xa8
  436768:	ldp	x0, x1, [x3]
  43676c:	stp	x0, x1, [x2]
  436770:	ldr	x0, [x3, #16]
  436774:	str	x0, [x2, #16]
  436778:	add	x1, sp, #0x30
  43677c:	add	x0, sp, #0x70
  436780:	add	x2, sp, #0x50
  436784:	mov	x8, x2
  436788:	mov	w3, #0x5                   	// #5
  43678c:	mov	x2, x1
  436790:	mov	x1, x0
  436794:	ldr	x0, [sp, #152]
  436798:	bl	435974 <ferror@plt+0x33004>
  43679c:	mov	x3, x20
  4367a0:	add	x2, sp, #0x50
  4367a4:	ldp	x0, x1, [x2]
  4367a8:	stp	x0, x1, [x3]
  4367ac:	ldr	x0, [x2, #16]
  4367b0:	str	x0, [x3, #16]
  4367b4:	ldr	x0, [sp, #232]
  4367b8:	cmp	x0, #0x3f
  4367bc:	b.ls	4367e0 <ferror@plt+0x33e70>  // b.plast
  4367c0:	ldr	x1, [sp, #192]
  4367c4:	ldr	x0, [sp, #232]
  4367c8:	sub	w0, w0, #0x40
  4367cc:	mov	x2, #0x1                   	// #1
  4367d0:	lsl	x0, x2, x0
  4367d4:	orr	x0, x1, x0
  4367d8:	str	x0, [sp, #192]
  4367dc:	b	4367fc <ferror@plt+0x33e8c>
  4367e0:	ldr	x1, [sp, #200]
  4367e4:	ldr	x0, [sp, #232]
  4367e8:	mov	w2, w0
  4367ec:	mov	x0, #0x1                   	// #1
  4367f0:	lsl	x0, x0, x2
  4367f4:	orr	x0, x1, x0
  4367f8:	str	x0, [sp, #200]
  4367fc:	ldr	x0, [sp, #232]
  436800:	sub	x1, x0, #0x1
  436804:	str	x1, [sp, #232]
  436808:	cmp	x0, #0x0
  43680c:	cset	w0, eq  // eq = none
  436810:	and	w0, w0, #0xff
  436814:	cmp	w0, #0x0
  436818:	b.ne	436844 <ferror@plt+0x33ed4>  // b.any
  43681c:	ldr	x0, [sp, #176]
  436820:	lsr	x1, x0, #1
  436824:	ldr	x0, [sp, #168]
  436828:	lsl	x0, x0, #63
  43682c:	orr	x0, x1, x0
  436830:	str	x0, [sp, #176]
  436834:	ldr	x0, [sp, #168]
  436838:	lsr	x0, x0, #1
  43683c:	str	x0, [sp, #168]
  436840:	b	4366fc <ferror@plt+0x33d8c>
  436844:	nop
  436848:	ldr	w0, [sp, #148]
  43684c:	cmp	w0, #0x7
  436850:	b.ne	436940 <ferror@plt+0x33fd0>  // b.any
  436854:	ldrb	w0, [sp, #231]
  436858:	strb	w0, [sp, #208]
  43685c:	strb	wzr, [sp, #209]
  436860:	ldrb	w0, [sp, #231]
  436864:	eor	w0, w0, #0x1
  436868:	and	w0, w0, #0xff
  43686c:	cmp	w0, #0x0
  436870:	b.eq	436924 <ferror@plt+0x33fb4>  // b.none
  436874:	ldrb	w0, [sp, #247]
  436878:	cmp	w0, #0x0
  43687c:	b.eq	4368c4 <ferror@plt+0x33f54>  // b.none
  436880:	add	x2, sp, #0x50
  436884:	add	x3, sp, #0xc0
  436888:	ldp	x0, x1, [x3]
  43688c:	stp	x0, x1, [x2]
  436890:	ldr	x0, [x3, #16]
  436894:	str	x0, [x2, #16]
  436898:	add	x0, sp, #0x50
  43689c:	add	x1, sp, #0x30
  4368a0:	mov	x8, x1
  4368a4:	ldr	x1, [sp, #216]
  4368a8:	bl	434ed8 <ferror@plt+0x32568>
  4368ac:	add	x2, sp, #0xc0
  4368b0:	add	x3, sp, #0x30
  4368b4:	ldp	x0, x1, [x3]
  4368b8:	stp	x0, x1, [x2]
  4368bc:	ldr	x0, [x3, #16]
  4368c0:	str	x0, [x2, #16]
  4368c4:	add	x2, sp, #0x30
  4368c8:	add	x3, sp, #0xc0
  4368cc:	ldp	x0, x1, [x3]
  4368d0:	stp	x0, x1, [x2]
  4368d4:	ldr	x0, [x3, #16]
  4368d8:	str	x0, [x2, #16]
  4368dc:	add	x0, sp, #0x30
  4368e0:	ldr	x1, [sp, #216]
  4368e4:	bl	434d60 <ferror@plt+0x323f0>
  4368e8:	and	w1, w0, #0xff
  4368ec:	ldrb	w0, [sp, #247]
  4368f0:	eor	w0, w0, #0x1
  4368f4:	and	w0, w0, #0xff
  4368f8:	cmp	w1, w0
  4368fc:	b.eq	43691c <ferror@plt+0x33fac>  // b.none
  436900:	ldr	x1, [sp, #200]
  436904:	ldr	x0, [sp, #192]
  436908:	orr	x0, x1, x0
  43690c:	cmp	x0, #0x0
  436910:	b.eq	43691c <ferror@plt+0x33fac>  // b.none
  436914:	mov	w0, #0x1                   	// #1
  436918:	b	436920 <ferror@plt+0x33fb0>
  43691c:	mov	w0, #0x0                   	// #0
  436920:	strb	w0, [sp, #209]
  436924:	mov	x3, x21
  436928:	add	x2, sp, #0xc0
  43692c:	ldp	x0, x1, [x2]
  436930:	stp	x0, x1, [x3]
  436934:	ldr	x0, [x2, #16]
  436938:	str	x0, [x3, #16]
  43693c:	b	4369b4 <ferror@plt+0x34044>
  436940:	ldrb	w0, [sp, #231]
  436944:	strb	w0, [x20, #16]
  436948:	strb	wzr, [x20, #17]
  43694c:	ldrb	w0, [sp, #246]
  436950:	cmp	w0, #0x0
  436954:	b.eq	43699c <ferror@plt+0x3402c>  // b.none
  436958:	add	x2, sp, #0x50
  43695c:	mov	x3, x20
  436960:	ldp	x0, x1, [x3]
  436964:	stp	x0, x1, [x2]
  436968:	ldr	x0, [x3, #16]
  43696c:	str	x0, [x2, #16]
  436970:	add	x0, sp, #0x50
  436974:	add	x1, sp, #0x30
  436978:	mov	x8, x1
  43697c:	ldr	x1, [sp, #216]
  436980:	bl	434ed8 <ferror@plt+0x32568>
  436984:	mov	x3, x20
  436988:	add	x2, sp, #0x30
  43698c:	ldp	x0, x1, [x2]
  436990:	stp	x0, x1, [x3]
  436994:	ldr	x0, [x2, #16]
  436998:	str	x0, [x3, #16]
  43699c:	mov	x2, x21
  4369a0:	mov	x3, x20
  4369a4:	ldp	x0, x1, [x3]
  4369a8:	stp	x0, x1, [x2]
  4369ac:	ldr	x0, [x3, #16]
  4369b0:	str	x0, [x2, #16]
  4369b4:	ldp	x19, x20, [sp, #16]
  4369b8:	ldr	x21, [sp, #32]
  4369bc:	ldp	x29, x30, [sp], #256
  4369c0:	ret
  4369c4:	stp	x29, x30, [sp, #-96]!
  4369c8:	mov	x29, sp
  4369cc:	str	x19, [sp, #16]
  4369d0:	mov	x19, x8
  4369d4:	str	x0, [sp, #40]
  4369d8:	str	w1, [sp, #36]
  4369dc:	strb	wzr, [sp, #95]
  4369e0:	str	xzr, [sp, #80]
  4369e4:	strb	wzr, [sp, #71]
  4369e8:	str	xzr, [sp, #56]
  4369ec:	strb	wzr, [x19, #16]
  4369f0:	str	xzr, [x19]
  4369f4:	strb	wzr, [x19, #17]
  4369f8:	str	xzr, [x19, #8]
  4369fc:	ldr	x0, [sp, #40]
  436a00:	ldrb	w0, [x0, #26]
  436a04:	add	w0, w0, #0x1
  436a08:	and	w1, w0, #0xff
  436a0c:	ldr	x0, [sp, #40]
  436a10:	strb	w1, [x0, #26]
  436a14:	ldr	x0, [sp, #40]
  436a18:	bl	44c468 <ferror@plt+0x49af8>
  436a1c:	str	x0, [sp, #72]
  436a20:	ldr	x0, [sp, #72]
  436a24:	ldrb	w0, [x0, #4]
  436a28:	cmp	w0, #0x14
  436a2c:	b.ne	436a44 <ferror@plt+0x340d4>  // b.any
  436a30:	mov	w0, #0x1                   	// #1
  436a34:	strb	w0, [sp, #95]
  436a38:	ldr	x0, [sp, #40]
  436a3c:	bl	44c468 <ferror@plt+0x49af8>
  436a40:	str	x0, [sp, #72]
  436a44:	ldr	x0, [sp, #72]
  436a48:	ldrb	w0, [x0, #4]
  436a4c:	cmp	w0, #0x3e
  436a50:	b.eq	436a64 <ferror@plt+0x340f4>  // b.none
  436a54:	ldr	x0, [sp, #72]
  436a58:	ldrb	w0, [x0, #4]
  436a5c:	cmp	w0, #0x44
  436a60:	b.ne	436ae8 <ferror@plt+0x34178>  // b.any
  436a64:	ldr	x0, [sp, #72]
  436a68:	ldrb	w0, [x0, #4]
  436a6c:	cmp	w0, #0x44
  436a70:	b.ne	436a7c <ferror@plt+0x3410c>  // b.any
  436a74:	mov	w0, #0x1                   	// #1
  436a78:	strb	w0, [sp, #71]
  436a7c:	ldr	x0, [sp, #72]
  436a80:	ldr	w0, [x0, #8]
  436a84:	sub	w0, w0, #0x1
  436a88:	mov	w0, w0
  436a8c:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  436a90:	str	x0, [sp, #56]
  436a94:	ldr	x0, [sp, #72]
  436a98:	ldr	x0, [x0, #16]
  436a9c:	add	x1, x0, #0x1
  436aa0:	ldr	x0, [sp, #72]
  436aa4:	ldr	w0, [x0, #8]
  436aa8:	sub	w0, w0, #0x2
  436aac:	mov	w0, w0
  436ab0:	mov	x2, x0
  436ab4:	ldr	x0, [sp, #56]
  436ab8:	bl	4022e0 <memcpy@plt>
  436abc:	ldr	x0, [sp, #72]
  436ac0:	ldr	w0, [x0, #8]
  436ac4:	sub	w0, w0, #0x2
  436ac8:	mov	w0, w0
  436acc:	ldr	x1, [sp, #56]
  436ad0:	add	x0, x1, x0
  436ad4:	strb	wzr, [x0]
  436ad8:	ldr	x0, [sp, #72]
  436adc:	ldr	x0, [x0, #8]
  436ae0:	str	x0, [sp, #80]
  436ae4:	b	436b24 <ferror@plt+0x341b4>
  436ae8:	ldr	x0, [sp, #72]
  436aec:	ldrb	w0, [x0, #4]
  436af0:	cmp	w0, #0x3
  436af4:	b.ne	436b10 <ferror@plt+0x341a0>  // b.any
  436af8:	mov	w0, #0x1                   	// #1
  436afc:	strb	w0, [sp, #71]
  436b00:	ldr	x0, [sp, #40]
  436b04:	bl	4305c4 <ferror@plt+0x2dc54>
  436b08:	str	x0, [sp, #56]
  436b0c:	b	436b24 <ferror@plt+0x341b4>
  436b10:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  436b14:	add	x2, x0, #0x7f0
  436b18:	mov	w1, #0x3                   	// #3
  436b1c:	ldr	x0, [sp, #40]
  436b20:	bl	43086c <ferror@plt+0x2defc>
  436b24:	ldr	x0, [sp, #56]
  436b28:	cmp	x0, #0x0
  436b2c:	b.eq	436b84 <ferror@plt+0x34214>  // b.none
  436b30:	ldrb	w0, [sp, #71]
  436b34:	cmp	w0, #0x0
  436b38:	b.eq	436b44 <ferror@plt+0x341d4>  // b.none
  436b3c:	mov	w0, #0x1                   	// #1
  436b40:	b	436b48 <ferror@plt+0x341d8>
  436b44:	mov	w0, #0x0                   	// #0
  436b48:	str	w0, [sp, #52]
  436b4c:	ldr	w3, [sp, #36]
  436b50:	ldr	w2, [sp, #52]
  436b54:	ldr	x1, [sp, #56]
  436b58:	ldr	x0, [sp, #40]
  436b5c:	bl	43a5a0 <ferror@plt+0x37c30>
  436b60:	and	w0, w0, #0xff
  436b64:	cmp	w0, #0x0
  436b68:	b.eq	436b78 <ferror@plt+0x34208>  // b.none
  436b6c:	mov	x0, #0x1                   	// #1
  436b70:	str	x0, [x19, #8]
  436b74:	b	436b7c <ferror@plt+0x3420c>
  436b78:	str	xzr, [x19, #8]
  436b7c:	ldr	x0, [sp, #56]
  436b80:	bl	402730 <free@plt>
  436b84:	ldrb	w0, [sp, #95]
  436b88:	cmp	w0, #0x0
  436b8c:	b.eq	436bc4 <ferror@plt+0x34254>  // b.none
  436b90:	ldr	x0, [sp, #40]
  436b94:	ldr	x0, [x0, #448]
  436b98:	sub	x0, x0, #0x18
  436b9c:	ldrb	w0, [x0, #4]
  436ba0:	cmp	w0, #0x16
  436ba4:	b.eq	436bc4 <ferror@plt+0x34254>  // b.none
  436ba8:	ldr	x0, [sp, #40]
  436bac:	bl	44c468 <ferror@plt+0x49af8>
  436bb0:	ldrb	w0, [x0, #4]
  436bb4:	cmp	w0, #0x15
  436bb8:	b.eq	436bc4 <ferror@plt+0x34254>  // b.none
  436bbc:	mov	w0, #0x1                   	// #1
  436bc0:	b	436bc8 <ferror@plt+0x34258>
  436bc4:	mov	w0, #0x0                   	// #0
  436bc8:	cmp	w0, #0x0
  436bcc:	b.eq	436be4 <ferror@plt+0x34274>  // b.none
  436bd0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  436bd4:	add	x2, x0, #0x828
  436bd8:	mov	w1, #0x3                   	// #3
  436bdc:	ldr	x0, [sp, #40]
  436be0:	bl	43086c <ferror@plt+0x2defc>
  436be4:	ldr	x0, [sp, #80]
  436be8:	cmp	x0, #0x0
  436bec:	b.eq	436bfc <ferror@plt+0x3428c>  // b.none
  436bf0:	ldr	x0, [sp, #40]
  436bf4:	ldr	x1, [sp, #80]
  436bf8:	str	x1, [x0, #432]
  436bfc:	ldr	x0, [sp, #40]
  436c00:	ldrb	w0, [x0, #26]
  436c04:	sub	w0, w0, #0x1
  436c08:	and	w1, w0, #0xff
  436c0c:	ldr	x0, [sp, #40]
  436c10:	strb	w1, [x0, #26]
  436c14:	nop
  436c18:	ldr	x19, [sp, #16]
  436c1c:	ldp	x29, x30, [sp], #96
  436c20:	ret
  436c24:	stp	x29, x30, [sp, #-32]!
  436c28:	mov	x29, sp
  436c2c:	str	x0, [sp, #24]
  436c30:	ldr	x0, [sp, #24]
  436c34:	ldr	x0, [x0, #8]
  436c38:	ldrb	w0, [x0]
  436c3c:	cmp	w0, #0x0
  436c40:	b.ne	436c50 <ferror@plt+0x342e0>  // b.any
  436c44:	ldr	x0, [sp, #24]
  436c48:	str	wzr, [x0, #200]
  436c4c:	b	436c70 <ferror@plt+0x34300>
  436c50:	ldr	x0, [sp, #24]
  436c54:	ldr	x0, [x0, #8]
  436c58:	mov	w2, #0x1b6                 	// #438
  436c5c:	mov	w1, #0x100                 	// #256
  436c60:	bl	4024c0 <open@plt>
  436c64:	mov	w1, w0
  436c68:	ldr	x0, [sp, #24]
  436c6c:	str	w1, [x0, #200]
  436c70:	ldr	x0, [sp, #24]
  436c74:	ldr	w0, [x0, #200]
  436c78:	cmn	w0, #0x1
  436c7c:	b.eq	436d00 <ferror@plt+0x34390>  // b.none
  436c80:	ldr	x0, [sp, #24]
  436c84:	ldr	w2, [x0, #200]
  436c88:	ldr	x0, [sp, #24]
  436c8c:	add	x0, x0, #0x48
  436c90:	mov	x1, x0
  436c94:	mov	w0, w2
  436c98:	bl	4802d0 <_obstack_memory_used@@Base+0x10d6c>
  436c9c:	cmp	w0, #0x0
  436ca0:	cset	w0, eq  // eq = none
  436ca4:	and	w0, w0, #0xff
  436ca8:	cmp	w0, #0x0
  436cac:	b.eq	436ce4 <ferror@plt+0x34374>  // b.none
  436cb0:	ldr	x0, [sp, #24]
  436cb4:	ldr	w0, [x0, #88]
  436cb8:	and	w0, w0, #0xf000
  436cbc:	cmp	w0, #0x4, lsl #12
  436cc0:	b.eq	436cd4 <ferror@plt+0x34364>  // b.none
  436cc4:	ldr	x0, [sp, #24]
  436cc8:	str	wzr, [x0, #204]
  436ccc:	mov	w0, #0x1                   	// #1
  436cd0:	b	436d34 <ferror@plt+0x343c4>
  436cd4:	bl	4028c0 <__errno_location@plt>
  436cd8:	mov	x1, x0
  436cdc:	mov	w0, #0x2                   	// #2
  436ce0:	str	w0, [x1]
  436ce4:	ldr	x0, [sp, #24]
  436ce8:	ldr	w0, [x0, #200]
  436cec:	bl	402600 <close@plt>
  436cf0:	ldr	x0, [sp, #24]
  436cf4:	mov	w1, #0xffffffff            	// #-1
  436cf8:	str	w1, [x0, #200]
  436cfc:	b	436d20 <ferror@plt+0x343b0>
  436d00:	bl	4028c0 <__errno_location@plt>
  436d04:	ldr	w0, [x0]
  436d08:	cmp	w0, #0x14
  436d0c:	b.ne	436d20 <ferror@plt+0x343b0>  // b.any
  436d10:	bl	4028c0 <__errno_location@plt>
  436d14:	mov	x1, x0
  436d18:	mov	w0, #0x2                   	// #2
  436d1c:	str	w0, [x1]
  436d20:	bl	4028c0 <__errno_location@plt>
  436d24:	ldr	w1, [x0]
  436d28:	ldr	x0, [sp, #24]
  436d2c:	str	w1, [x0, #204]
  436d30:	mov	w0, #0x0                   	// #0
  436d34:	ldp	x29, x30, [sp], #32
  436d38:	ret
  436d3c:	stp	x29, x30, [sp, #-256]!
  436d40:	mov	x29, sp
  436d44:	str	x0, [sp, #40]
  436d48:	str	x1, [sp, #32]
  436d4c:	str	x2, [sp, #24]
  436d50:	ldr	x0, [sp, #32]
  436d54:	ldr	x0, [x0, #8]
  436d58:	str	x0, [sp, #216]
  436d5c:	strb	wzr, [sp, #239]
  436d60:	ldr	x0, [sp, #32]
  436d64:	ldr	x0, [x0]
  436d68:	ldrb	w0, [x0]
  436d6c:	cmp	w0, #0x0
  436d70:	b.eq	436d84 <ferror@plt+0x34414>  // b.none
  436d74:	ldr	x0, [sp, #40]
  436d78:	ldr	x0, [x0, #968]
  436d7c:	cmp	x0, #0x0
  436d80:	b.ne	436d8c <ferror@plt+0x3441c>  // b.any
  436d84:	mov	w0, #0x0                   	// #0
  436d88:	b	437028 <ferror@plt+0x346b8>
  436d8c:	ldr	x0, [sp, #40]
  436d90:	ldr	x0, [x0, #280]
  436d94:	str	x0, [sp, #224]
  436d98:	ldr	x0, [sp, #224]
  436d9c:	cmp	x0, #0x0
  436da0:	b.eq	436de4 <ferror@plt+0x34474>  // b.none
  436da4:	ldr	x0, [sp, #224]
  436da8:	ldrb	w0, [x0, #214]
  436dac:	cmp	w0, #0x0
  436db0:	b.ne	436dcc <ferror@plt+0x3445c>  // b.any
  436db4:	ldr	x0, [sp, #224]
  436db8:	ldrb	w0, [x0, #212]
  436dbc:	cmp	w0, #0x0
  436dc0:	b.ne	436de0 <ferror@plt+0x34470>  // b.any
  436dc4:	mov	w0, #0x0                   	// #0
  436dc8:	b	437028 <ferror@plt+0x346b8>
  436dcc:	nop
  436dd0:	ldr	x0, [sp, #224]
  436dd4:	ldr	x0, [x0, #32]
  436dd8:	str	x0, [sp, #224]
  436ddc:	b	436d98 <ferror@plt+0x34428>
  436de0:	nop
  436de4:	ldr	x0, [sp, #216]
  436de8:	bl	402330 <strlen@plt>
  436dec:	str	x0, [sp, #208]
  436df0:	ldr	x0, [sp, #208]
  436df4:	add	x0, x0, #0x5
  436df8:	str	x0, [sp, #248]
  436dfc:	ldr	x0, [sp, #248]
  436e00:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  436e04:	str	x0, [sp, #240]
  436e08:	ldr	x2, [sp, #208]
  436e0c:	ldr	x1, [sp, #216]
  436e10:	ldr	x0, [sp, #240]
  436e14:	bl	4022e0 <memcpy@plt>
  436e18:	ldr	x1, [sp, #240]
  436e1c:	ldr	x0, [sp, #208]
  436e20:	add	x2, x1, x0
  436e24:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  436e28:	add	x1, x0, #0x868
  436e2c:	mov	x0, x2
  436e30:	ldr	w2, [x1]
  436e34:	str	w2, [x0]
  436e38:	ldrb	w1, [x1, #4]
  436e3c:	strb	w1, [x0, #4]
  436e40:	add	x0, sp, #0x30
  436e44:	mov	x1, x0
  436e48:	ldr	x0, [sp, #240]
  436e4c:	bl	4802c0 <_obstack_memory_used@@Base+0x10d5c>
  436e50:	cmp	w0, #0x0
  436e54:	cset	w0, eq  // eq = none
  436e58:	and	w0, w0, #0xff
  436e5c:	cmp	w0, #0x0
  436e60:	b.eq	437000 <ferror@plt+0x34690>  // b.none
  436e64:	ldr	x0, [sp, #248]
  436e68:	str	x0, [sp, #200]
  436e6c:	ldr	w0, [sp, #64]
  436e70:	and	w0, w0, #0xf000
  436e74:	cmp	w0, #0x4, lsl #12
  436e78:	b.eq	436e94 <ferror@plt+0x34524>  // b.none
  436e7c:	ldr	x2, [sp, #240]
  436e80:	ldr	x1, [sp, #32]
  436e84:	ldr	x0, [sp, #40]
  436e88:	bl	439e44 <ferror@plt+0x374d4>
  436e8c:	strb	w0, [sp, #239]
  436e90:	b	436fe0 <ferror@plt+0x34670>
  436e94:	ldr	x0, [sp, #240]
  436e98:	bl	4023e0 <opendir@plt>
  436e9c:	str	x0, [sp, #192]
  436ea0:	ldr	x0, [sp, #192]
  436ea4:	cmp	x0, #0x0
  436ea8:	cset	w0, ne  // ne = any
  436eac:	and	w0, w0, #0xff
  436eb0:	cmp	w0, #0x0
  436eb4:	b.eq	436fe0 <ferror@plt+0x34670>  // b.none
  436eb8:	ldr	x0, [sp, #200]
  436ebc:	sub	x0, x0, #0x1
  436ec0:	ldr	x1, [sp, #240]
  436ec4:	add	x0, x1, x0
  436ec8:	mov	w1, #0x2f                  	// #47
  436ecc:	strb	w1, [x0]
  436ed0:	ldr	x0, [sp, #192]
  436ed4:	bl	402590 <readdir@plt>
  436ed8:	str	x0, [sp, #184]
  436edc:	ldr	x0, [sp, #184]
  436ee0:	cmp	x0, #0x0
  436ee4:	cset	w0, ne  // ne = any
  436ee8:	and	w0, w0, #0xff
  436eec:	cmp	w0, #0x0
  436ef0:	b.eq	436fd8 <ferror@plt+0x34668>  // b.none
  436ef4:	ldr	x0, [sp, #184]
  436ef8:	add	x0, x0, #0x13
  436efc:	bl	402330 <strlen@plt>
  436f00:	add	x0, x0, #0x1
  436f04:	str	x0, [sp, #176]
  436f08:	ldr	x0, [sp, #184]
  436f0c:	add	x2, x0, #0x13
  436f10:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  436f14:	add	x1, x0, #0x870
  436f18:	mov	x0, x2
  436f1c:	bl	4026d0 <strcmp@plt>
  436f20:	cmp	w0, #0x0
  436f24:	b.eq	436fcc <ferror@plt+0x3465c>  // b.none
  436f28:	ldr	x0, [sp, #184]
  436f2c:	add	x2, x0, #0x13
  436f30:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  436f34:	add	x1, x0, #0x878
  436f38:	mov	x0, x2
  436f3c:	bl	4026d0 <strcmp@plt>
  436f40:	cmp	w0, #0x0
  436f44:	b.eq	436fcc <ferror@plt+0x3465c>  // b.none
  436f48:	ldr	x1, [sp, #176]
  436f4c:	ldr	x0, [sp, #200]
  436f50:	add	x0, x1, x0
  436f54:	ldr	x1, [sp, #248]
  436f58:	cmp	x1, x0
  436f5c:	b.cs	436f84 <ferror@plt+0x34614>  // b.hs, b.nlast
  436f60:	ldr	x1, [sp, #176]
  436f64:	ldr	x0, [sp, #248]
  436f68:	add	x0, x1, x0
  436f6c:	add	x0, x0, #0x40
  436f70:	str	x0, [sp, #248]
  436f74:	ldr	x1, [sp, #248]
  436f78:	ldr	x0, [sp, #240]
  436f7c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  436f80:	str	x0, [sp, #240]
  436f84:	ldr	x1, [sp, #240]
  436f88:	ldr	x0, [sp, #200]
  436f8c:	add	x3, x1, x0
  436f90:	ldr	x0, [sp, #184]
  436f94:	add	x0, x0, #0x13
  436f98:	ldr	x2, [sp, #176]
  436f9c:	mov	x1, x0
  436fa0:	mov	x0, x3
  436fa4:	bl	4022e0 <memcpy@plt>
  436fa8:	ldr	x2, [sp, #240]
  436fac:	ldr	x1, [sp, #32]
  436fb0:	ldr	x0, [sp, #40]
  436fb4:	bl	439e44 <ferror@plt+0x374d4>
  436fb8:	strb	w0, [sp, #239]
  436fbc:	ldrb	w0, [sp, #239]
  436fc0:	cmp	w0, #0x0
  436fc4:	b.ne	436fd4 <ferror@plt+0x34664>  // b.any
  436fc8:	b	436ed0 <ferror@plt+0x34560>
  436fcc:	nop
  436fd0:	b	436ed0 <ferror@plt+0x34560>
  436fd4:	nop
  436fd8:	ldr	x0, [sp, #192]
  436fdc:	bl	4025d0 <closedir@plt>
  436fe0:	ldrb	w0, [sp, #239]
  436fe4:	eor	w0, w0, #0x1
  436fe8:	and	w0, w0, #0xff
  436fec:	cmp	w0, #0x0
  436ff0:	b.eq	437000 <ferror@plt+0x34690>  // b.none
  436ff4:	ldr	x0, [sp, #24]
  436ff8:	mov	w1, #0x1                   	// #1
  436ffc:	strb	w1, [x0]
  437000:	ldrb	w0, [sp, #239]
  437004:	cmp	w0, #0x0
  437008:	b.eq	43701c <ferror@plt+0x346ac>  // b.none
  43700c:	ldr	x0, [sp, #32]
  437010:	ldr	x1, [sp, #240]
  437014:	str	x1, [x0, #16]
  437018:	b	437024 <ferror@plt+0x346b4>
  43701c:	ldr	x0, [sp, #240]
  437020:	bl	402730 <free@plt>
  437024:	ldrb	w0, [sp, #239]
  437028:	ldp	x29, x30, [sp], #256
  43702c:	ret
  437030:	stp	x29, x30, [sp, #-64]!
  437034:	mov	x29, sp
  437038:	str	x19, [sp, #16]
  43703c:	str	x0, [sp, #40]
  437040:	ldr	x0, [sp, #40]
  437044:	bl	46eec4 <ferror@plt+0x6c554>
  437048:	str	x0, [sp, #56]
  43704c:	ldr	x0, [sp, #56]
  437050:	cmp	x0, #0x0
  437054:	b.eq	43707c <ferror@plt+0x3470c>  // b.none
  437058:	ldr	x0, [sp, #56]
  43705c:	bl	402330 <strlen@plt>
  437060:	mov	x19, x0
  437064:	ldr	x0, [sp, #40]
  437068:	bl	402330 <strlen@plt>
  43706c:	cmp	x19, x0
  437070:	b.cs	43707c <ferror@plt+0x3470c>  // b.hs, b.nlast
  437074:	ldr	x0, [sp, #56]
  437078:	b	437088 <ferror@plt+0x34718>
  43707c:	ldr	x0, [sp, #56]
  437080:	bl	402730 <free@plt>
  437084:	mov	x0, #0x0                   	// #0
  437088:	ldr	x19, [sp, #16]
  43708c:	ldp	x29, x30, [sp], #64
  437090:	ret
  437094:	stp	x29, x30, [sp, #-144]!
  437098:	mov	x29, sp
  43709c:	str	x0, [sp, #40]
  4370a0:	str	x1, [sp, #32]
  4370a4:	str	x2, [sp, #24]
  4370a8:	str	w3, [sp, #20]
  4370ac:	ldr	x0, [sp, #40]
  4370b0:	ldrb	w0, [x0, #1145]
  4370b4:	cmp	w0, #0x0
  4370b8:	b.eq	4370e0 <ferror@plt+0x34770>  // b.none
  4370bc:	ldr	x1, [sp, #32]
  4370c0:	ldr	x0, [sp, #40]
  4370c4:	bl	439c04 <ferror@plt+0x37294>
  4370c8:	str	x0, [sp, #136]
  4370cc:	ldr	x0, [sp, #136]
  4370d0:	cmp	x0, #0x0
  4370d4:	b.eq	4370e0 <ferror@plt+0x34770>  // b.none
  4370d8:	mov	w0, #0x1                   	// #1
  4370dc:	b	4370e4 <ferror@plt+0x34774>
  4370e0:	mov	w0, #0x0                   	// #0
  4370e4:	cmp	w0, #0x0
  4370e8:	b.ne	437150 <ferror@plt+0x347e0>  // b.any
  4370ec:	ldr	x0, [sp, #32]
  4370f0:	ldr	x0, [x0, #64]
  4370f4:	ldr	x0, [x0, #40]
  4370f8:	cmp	x0, #0x0
  4370fc:	b.eq	437130 <ferror@plt+0x347c0>  // b.none
  437100:	ldr	x0, [sp, #32]
  437104:	ldr	x0, [x0, #64]
  437108:	ldr	x2, [x0, #40]
  43710c:	ldr	x0, [sp, #32]
  437110:	ldr	x3, [x0]
  437114:	ldr	x0, [sp, #32]
  437118:	ldr	x0, [x0, #64]
  43711c:	mov	x1, x0
  437120:	mov	x0, x3
  437124:	blr	x2
  437128:	str	x0, [sp, #136]
  43712c:	b	437150 <ferror@plt+0x347e0>
  437130:	ldr	x0, [sp, #32]
  437134:	ldr	x2, [x0]
  437138:	ldr	x0, [sp, #32]
  43713c:	ldr	x0, [x0, #64]
  437140:	mov	x1, x0
  437144:	mov	x0, x2
  437148:	bl	4396c4 <ferror@plt+0x36d54>
  43714c:	str	x0, [sp, #136]
  437150:	ldr	x0, [sp, #136]
  437154:	cmp	x0, #0x0
  437158:	b.eq	437428 <ferror@plt+0x34ab8>  // b.none
  43715c:	ldr	x0, [sp, #40]
  437160:	ldrb	w0, [x0, #1245]
  437164:	cmp	w0, #0x0
  437168:	b.eq	4371a8 <ferror@plt+0x34838>  // b.none
  43716c:	ldr	x0, [sp, #32]
  437170:	ldr	x0, [x0, #64]
  437174:	ldrb	w0, [x0, #20]
  437178:	cmp	w0, #0x0
  43717c:	b.eq	4371a8 <ferror@plt+0x34838>  // b.none
  437180:	ldr	x0, [sp, #136]
  437184:	bl	437030 <ferror@plt+0x346c0>
  437188:	str	x0, [sp, #128]
  43718c:	ldr	x0, [sp, #128]
  437190:	cmp	x0, #0x0
  437194:	b.eq	4371a8 <ferror@plt+0x34838>  // b.none
  437198:	ldr	x0, [sp, #136]
  43719c:	bl	402730 <free@plt>
  4371a0:	ldr	x0, [sp, #128]
  4371a4:	str	x0, [sp, #136]
  4371a8:	ldr	x0, [sp, #136]
  4371ac:	bl	46e69c <ferror@plt+0x6bd2c>
  4371b0:	str	w0, [sp, #124]
  4371b4:	ldr	x0, [sp, #40]
  4371b8:	ldr	x0, [x0, #320]
  4371bc:	ldr	w2, [sp, #124]
  4371c0:	ldr	x1, [sp, #136]
  4371c4:	bl	46df68 <ferror@plt+0x6b5f8>
  4371c8:	cmp	x0, #0x0
  4371cc:	cset	w0, ne  // ne = any
  4371d0:	and	w0, w0, #0xff
  4371d4:	cmp	w0, #0x0
  4371d8:	b.eq	4371f0 <ferror@plt+0x34880>  // b.none
  4371dc:	ldr	x0, [sp, #32]
  4371e0:	mov	w1, #0x2                   	// #2
  4371e4:	str	w1, [x0, #204]
  4371e8:	mov	w0, #0x0                   	// #0
  4371ec:	b	437440 <ferror@plt+0x34ad0>
  4371f0:	ldr	x0, [sp, #32]
  4371f4:	ldr	x1, [sp, #136]
  4371f8:	str	x1, [x0, #8]
  4371fc:	ldr	x2, [sp, #24]
  437200:	ldr	x1, [sp, #32]
  437204:	ldr	x0, [sp, #40]
  437208:	bl	436d3c <ferror@plt+0x343cc>
  43720c:	and	w0, w0, #0xff
  437210:	cmp	w0, #0x0
  437214:	b.eq	437220 <ferror@plt+0x348b0>  // b.none
  437218:	mov	w0, #0x1                   	// #1
  43721c:	b	437440 <ferror@plt+0x34ad0>
  437220:	ldr	x0, [sp, #32]
  437224:	bl	436c24 <ferror@plt+0x342b4>
  437228:	and	w0, w0, #0xff
  43722c:	cmp	w0, #0x0
  437230:	b.eq	43723c <ferror@plt+0x348cc>  // b.none
  437234:	mov	w0, #0x1                   	// #1
  437238:	b	437440 <ferror@plt+0x34ad0>
  43723c:	ldr	x0, [sp, #32]
  437240:	ldr	w0, [x0, #204]
  437244:	cmp	w0, #0x2
  437248:	b.eq	437268 <ferror@plt+0x348f8>  // b.none
  43724c:	ldr	w3, [sp, #20]
  437250:	mov	w2, #0x0                   	// #0
  437254:	ldr	x1, [sp, #32]
  437258:	ldr	x0, [sp, #40]
  43725c:	bl	4386cc <ferror@plt+0x35d5c>
  437260:	mov	w0, #0x1                   	// #1
  437264:	b	437440 <ferror@plt+0x34ad0>
  437268:	ldr	x0, [sp, #40]
  43726c:	add	x0, x0, #0x148
  437270:	str	x0, [sp, #112]
  437274:	ldr	x0, [sp, #112]
  437278:	str	x0, [sp, #104]
  43727c:	ldr	x0, [sp, #136]
  437280:	bl	402330 <strlen@plt>
  437284:	str	x0, [sp, #96]
  437288:	ldr	x0, [sp, #104]
  43728c:	str	x0, [sp, #88]
  437290:	ldr	x0, [sp, #88]
  437294:	ldr	x1, [x0, #32]
  437298:	ldr	x0, [sp, #88]
  43729c:	ldr	x0, [x0, #24]
  4372a0:	sub	x0, x1, x0
  4372a4:	mov	x1, x0
  4372a8:	ldr	x0, [sp, #96]
  4372ac:	add	x0, x0, #0x1
  4372b0:	cmp	x1, x0
  4372b4:	cset	w0, cc  // cc = lo, ul, last
  4372b8:	and	w0, w0, #0xff
  4372bc:	cmp	w0, #0x0
  4372c0:	b.eq	4372d8 <ferror@plt+0x34968>  // b.none
  4372c4:	ldr	x0, [sp, #96]
  4372c8:	add	x0, x0, #0x1
  4372cc:	mov	x1, x0
  4372d0:	ldr	x0, [sp, #104]
  4372d4:	bl	46f1e4 <_obstack_newchunk@@Base>
  4372d8:	ldr	x0, [sp, #104]
  4372dc:	ldr	x0, [x0, #24]
  4372e0:	ldr	x2, [sp, #96]
  4372e4:	ldr	x1, [sp, #136]
  4372e8:	bl	4022e0 <memcpy@plt>
  4372ec:	ldr	x0, [sp, #104]
  4372f0:	ldr	x1, [x0, #24]
  4372f4:	ldr	x0, [sp, #96]
  4372f8:	add	x1, x1, x0
  4372fc:	ldr	x0, [sp, #104]
  437300:	str	x1, [x0, #24]
  437304:	ldr	x0, [sp, #104]
  437308:	ldr	x0, [x0, #24]
  43730c:	add	x2, x0, #0x1
  437310:	ldr	x1, [sp, #104]
  437314:	str	x2, [x1, #24]
  437318:	strb	wzr, [x0]
  43731c:	ldr	x0, [sp, #112]
  437320:	str	x0, [sp, #80]
  437324:	ldr	x0, [sp, #80]
  437328:	ldr	x0, [x0, #16]
  43732c:	str	x0, [sp, #72]
  437330:	ldr	x0, [sp, #80]
  437334:	ldr	x0, [x0, #24]
  437338:	ldr	x1, [sp, #72]
  43733c:	cmp	x1, x0
  437340:	b.ne	437354 <ferror@plt+0x349e4>  // b.any
  437344:	ldr	x0, [sp, #80]
  437348:	ldrb	w1, [x0, #80]
  43734c:	orr	w1, w1, #0x2
  437350:	strb	w1, [x0, #80]
  437354:	ldr	x0, [sp, #80]
  437358:	ldr	x0, [x0, #24]
  43735c:	mov	x1, x0
  437360:	ldr	x0, [sp, #80]
  437364:	ldr	x0, [x0, #48]
  437368:	add	x1, x1, x0
  43736c:	ldr	x0, [sp, #80]
  437370:	ldr	x0, [x0, #48]
  437374:	mvn	x0, x0
  437378:	and	x0, x1, x0
  43737c:	mov	x1, x0
  437380:	ldr	x0, [sp, #80]
  437384:	str	x1, [x0, #24]
  437388:	ldr	x0, [sp, #80]
  43738c:	ldr	x1, [x0, #24]
  437390:	ldr	x0, [sp, #80]
  437394:	ldr	x0, [x0, #8]
  437398:	sub	x0, x1, x0
  43739c:	mov	x2, x0
  4373a0:	ldr	x0, [sp, #80]
  4373a4:	ldr	x1, [x0, #32]
  4373a8:	ldr	x0, [sp, #80]
  4373ac:	ldr	x0, [x0, #8]
  4373b0:	sub	x0, x1, x0
  4373b4:	cmp	x2, x0
  4373b8:	b.ls	4373cc <ferror@plt+0x34a5c>  // b.plast
  4373bc:	ldr	x0, [sp, #80]
  4373c0:	ldr	x1, [x0, #32]
  4373c4:	ldr	x0, [sp, #80]
  4373c8:	str	x1, [x0, #24]
  4373cc:	ldr	x0, [sp, #80]
  4373d0:	ldr	x1, [x0, #24]
  4373d4:	ldr	x0, [sp, #80]
  4373d8:	str	x1, [x0, #16]
  4373dc:	ldr	x0, [sp, #72]
  4373e0:	str	x0, [sp, #64]
  4373e4:	ldr	x0, [sp, #136]
  4373e8:	bl	402730 <free@plt>
  4373ec:	ldr	x0, [sp, #40]
  4373f0:	ldr	x0, [x0, #320]
  4373f4:	mov	w3, #0x1                   	// #1
  4373f8:	ldr	w2, [sp, #124]
  4373fc:	ldr	x1, [sp, #64]
  437400:	bl	46e0f0 <ferror@plt+0x6b780>
  437404:	str	x0, [sp, #56]
  437408:	ldr	x0, [sp, #56]
  43740c:	ldr	x1, [sp, #64]
  437410:	str	x1, [x0]
  437414:	ldr	x0, [sp, #32]
  437418:	ldr	x1, [x0]
  43741c:	ldr	x0, [sp, #32]
  437420:	str	x1, [x0, #8]
  437424:	b	43743c <ferror@plt+0x34acc>
  437428:	ldr	x0, [sp, #32]
  43742c:	mov	w1, #0x2                   	// #2
  437430:	str	w1, [x0, #204]
  437434:	ldr	x0, [sp, #32]
  437438:	str	xzr, [x0, #8]
  43743c:	mov	w0, #0x0                   	// #0
  437440:	ldp	x29, x30, [sp], #144
  437444:	ret
  437448:	stp	x29, x30, [sp, #-64]!
  43744c:	mov	x29, sp
  437450:	str	x0, [sp, #40]
  437454:	str	x1, [sp, #32]
  437458:	str	x2, [sp, #24]
  43745c:	ldr	x0, [sp, #40]
  437460:	ldr	x0, [x0, #984]
  437464:	str	x0, [sp, #56]
  437468:	ldr	x0, [sp, #56]
  43746c:	cmp	x0, #0x0
  437470:	b.eq	437500 <ferror@plt+0x34b90>  // b.none
  437474:	ldr	x0, [sp, #24]
  437478:	ldr	x0, [x0, #64]
  43747c:	cmp	x0, #0x0
  437480:	b.ne	437500 <ferror@plt+0x34b90>  // b.any
  437484:	ldr	x0, [sp, #24]
  437488:	add	x0, x0, #0x40
  43748c:	ldr	x3, [sp, #56]
  437490:	mov	x2, x0
  437494:	ldr	x1, [sp, #32]
  437498:	ldr	x0, [sp, #40]
  43749c:	blr	x3
  4374a0:	mov	x1, x0
  4374a4:	ldr	x0, [sp, #24]
  4374a8:	str	x1, [x0, #8]
  4374ac:	ldr	x0, [sp, #24]
  4374b0:	ldr	x0, [x0, #8]
  4374b4:	cmp	x0, #0x0
  4374b8:	cset	w0, ne  // ne = any
  4374bc:	and	w0, w0, #0xff
  4374c0:	cmp	w0, #0x0
  4374c4:	b.eq	4374f0 <ferror@plt+0x34b80>  // b.none
  4374c8:	ldr	x0, [sp, #24]
  4374cc:	bl	436c24 <ferror@plt+0x342b4>
  4374d0:	and	w0, w0, #0xff
  4374d4:	cmp	w0, #0x0
  4374d8:	b.eq	4374e4 <ferror@plt+0x34b74>  // b.none
  4374dc:	mov	w0, #0x1                   	// #1
  4374e0:	b	437504 <ferror@plt+0x34b94>
  4374e4:	ldr	x0, [sp, #24]
  4374e8:	ldr	x0, [x0, #8]
  4374ec:	bl	402730 <free@plt>
  4374f0:	ldr	x0, [sp, #24]
  4374f4:	ldr	x1, [x0]
  4374f8:	ldr	x0, [sp, #24]
  4374fc:	str	x1, [x0, #8]
  437500:	mov	w0, #0x0                   	// #0
  437504:	ldp	x29, x30, [sp], #64
  437508:	ret
  43750c:	sub	sp, sp, #0x10
  437510:	str	x0, [sp, #8]
  437514:	ldr	x0, [sp, #8]
  437518:	ldr	w0, [x0, #204]
  43751c:	cmp	w0, #0x0
  437520:	cset	w0, ne  // ne = any
  437524:	and	w0, w0, #0xff
  437528:	add	sp, sp, #0x10
  43752c:	ret
  437530:	stp	x29, x30, [sp, #-128]!
  437534:	mov	x29, sp
  437538:	str	x19, [sp, #16]
  43753c:	str	x0, [sp, #72]
  437540:	str	x1, [sp, #64]
  437544:	str	x2, [sp, #56]
  437548:	strb	w3, [sp, #55]
  43754c:	str	w4, [sp, #48]
  437550:	strb	w5, [sp, #54]
  437554:	str	w6, [sp, #44]
  437558:	strb	wzr, [sp, #87]
  43755c:	strb	wzr, [sp, #111]
  437560:	strb	wzr, [sp, #110]
  437564:	str	xzr, [sp, #96]
  437568:	ldr	x0, [sp, #56]
  43756c:	cmp	x0, #0x0
  437570:	b.ne	43758c <ferror@plt+0x34c1c>  // b.any
  437574:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  437578:	add	x3, x0, #0x880
  43757c:	ldr	w2, [sp, #44]
  437580:	mov	w1, #0x4                   	// #4
  437584:	ldr	x0, [sp, #72]
  437588:	bl	430e48 <ferror@plt+0x2e4d8>
  43758c:	ldr	x0, [sp, #72]
  437590:	ldr	x19, [x0, #296]
  437594:	ldr	x0, [sp, #64]
  437598:	bl	46e69c <ferror@plt+0x6bd2c>
  43759c:	mov	w3, #0x1                   	// #1
  4375a0:	mov	w2, w0
  4375a4:	ldr	x1, [sp, #64]
  4375a8:	mov	x0, x19
  4375ac:	bl	46e0f0 <ferror@plt+0x6b780>
  4375b0:	str	x0, [sp, #88]
  4375b4:	ldr	x0, [sp, #88]
  4375b8:	ldr	x0, [x0]
  4375bc:	ldr	x1, [sp, #56]
  4375c0:	bl	4388c4 <ferror@plt+0x35f54>
  4375c4:	str	x0, [sp, #120]
  4375c8:	ldr	x0, [sp, #120]
  4375cc:	cmp	x0, #0x0
  4375d0:	b.eq	4375e0 <ferror@plt+0x34c70>  // b.none
  4375d4:	ldr	x0, [sp, #120]
  4375d8:	ldr	x0, [x0, #24]
  4375dc:	b	437a00 <ferror@plt+0x35090>
  4375e0:	ldr	x2, [sp, #64]
  4375e4:	ldr	x1, [sp, #56]
  4375e8:	ldr	x0, [sp, #72]
  4375ec:	bl	43890c <ferror@plt+0x35f9c>
  4375f0:	str	x0, [sp, #112]
  4375f4:	ldrb	w0, [sp, #54]
  4375f8:	cmp	w0, #0x0
  4375fc:	b.ne	437628 <ferror@plt+0x34cb8>  // b.any
  437600:	ldr	x0, [sp, #72]
  437604:	ldr	x0, [x0]
  437608:	cmp	x0, #0x0
  43760c:	b.eq	437630 <ferror@plt+0x34cc0>  // b.none
  437610:	ldr	x0, [sp, #72]
  437614:	ldr	x0, [x0]
  437618:	ldr	x0, [x0, #80]
  43761c:	ldrb	w0, [x0, #214]
  437620:	cmp	w0, #0x0
  437624:	b.eq	437630 <ferror@plt+0x34cc0>  // b.none
  437628:	mov	w1, #0x1                   	// #1
  43762c:	b	437634 <ferror@plt+0x34cc4>
  437630:	mov	w1, #0x0                   	// #0
  437634:	ldr	x0, [sp, #112]
  437638:	strb	w1, [x0, #214]
  43763c:	ldrb	w0, [sp, #55]
  437640:	cmp	w0, #0x0
  437644:	b.ne	437844 <ferror@plt+0x34ed4>  // b.any
  437648:	add	x0, sp, #0x57
  43764c:	ldr	w3, [sp, #44]
  437650:	mov	x2, x0
  437654:	ldr	x1, [sp, #112]
  437658:	ldr	x0, [sp, #72]
  43765c:	bl	437094 <ferror@plt+0x34724>
  437660:	and	w0, w0, #0xff
  437664:	cmp	w0, #0x0
  437668:	b.ne	437840 <ferror@plt+0x34ed0>  // b.any
  43766c:	ldr	x0, [sp, #112]
  437670:	ldr	x0, [x0, #64]
  437674:	ldr	x1, [x0]
  437678:	ldr	x0, [sp, #112]
  43767c:	str	x1, [x0, #64]
  437680:	ldr	x0, [sp, #112]
  437684:	ldr	x0, [x0, #64]
  437688:	cmp	x0, #0x0
  43768c:	b.ne	4377b8 <ferror@plt+0x34e48>  // b.any
  437690:	ldr	x2, [sp, #112]
  437694:	ldr	x1, [sp, #64]
  437698:	ldr	x0, [sp, #72]
  43769c:	bl	437448 <ferror@plt+0x34ad8>
  4376a0:	and	w0, w0, #0xff
  4376a4:	cmp	w0, #0x0
  4376a8:	b.eq	4376fc <ferror@plt+0x34d8c>  // b.none
  4376ac:	ldr	x0, [sp, #72]
  4376b0:	ldr	x1, [x0, #280]
  4376b4:	ldr	x0, [sp, #112]
  4376b8:	str	x1, [x0, #32]
  4376bc:	ldr	x0, [sp, #72]
  4376c0:	ldr	x1, [sp, #112]
  4376c4:	str	x1, [x0, #280]
  4376c8:	ldr	x0, [sp, #88]
  4376cc:	ldr	x0, [x0]
  4376d0:	cmp	x0, #0x0
  4376d4:	b.ne	4376f4 <ferror@plt+0x34d84>  // b.any
  4376d8:	ldr	x0, [sp, #88]
  4376dc:	ldr	x1, [sp, #112]
  4376e0:	str	x1, [x0]
  4376e4:	ldr	x0, [sp, #72]
  4376e8:	ldr	x0, [x0, #296]
  4376ec:	ldr	x1, [sp, #88]
  4376f0:	bl	46e484 <ferror@plt+0x6bb14>
  4376f4:	ldr	x0, [sp, #112]
  4376f8:	b	437a00 <ferror@plt+0x35090>
  4376fc:	ldrb	w0, [sp, #87]
  437700:	cmp	w0, #0x0
  437704:	b.eq	43774c <ferror@plt+0x34ddc>  // b.none
  437708:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43770c:	add	x2, x0, #0x8a0
  437710:	mov	w1, #0x3                   	// #3
  437714:	ldr	x0, [sp, #72]
  437718:	bl	43086c <ferror@plt+0x2defc>
  43771c:	ldr	x0, [sp, #72]
  437720:	bl	4300dc <ferror@plt+0x2d76c>
  437724:	ldrb	w0, [x0, #84]
  437728:	eor	w0, w0, #0x1
  43772c:	and	w0, w0, #0xff
  437730:	cmp	w0, #0x0
  437734:	b.eq	43774c <ferror@plt+0x34ddc>  // b.none
  437738:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43773c:	add	x2, x0, #0x8d8
  437740:	mov	w1, #0x3                   	// #3
  437744:	ldr	x0, [sp, #72]
  437748:	bl	43086c <ferror@plt+0x2defc>
  43774c:	ldrb	w0, [sp, #54]
  437750:	cmp	w0, #0x0
  437754:	b.eq	4377a0 <ferror@plt+0x34e30>  // b.none
  437758:	ldr	x0, [sp, #112]
  43775c:	ldr	x0, [x0]
  437760:	bl	402730 <free@plt>
  437764:	ldr	x0, [sp, #112]
  437768:	bl	402730 <free@plt>
  43776c:	ldr	x0, [sp, #88]
  437770:	ldr	x0, [x0]
  437774:	cmp	x0, #0x0
  437778:	b.ne	437798 <ferror@plt+0x34e28>  // b.any
  43777c:	ldr	x0, [sp, #88]
  437780:	ldr	x1, [sp, #112]
  437784:	str	x1, [x0]
  437788:	ldr	x0, [sp, #72]
  43778c:	ldr	x0, [x0, #296]
  437790:	ldr	x1, [sp, #88]
  437794:	bl	46e484 <ferror@plt+0x6bb14>
  437798:	mov	x0, #0x0                   	// #0
  43779c:	b	437a00 <ferror@plt+0x35090>
  4377a0:	ldr	w3, [sp, #44]
  4377a4:	ldr	w2, [sp, #48]
  4377a8:	ldr	x1, [sp, #112]
  4377ac:	ldr	x0, [sp, #72]
  4377b0:	bl	4386cc <ferror@plt+0x35d5c>
  4377b4:	b	437844 <ferror@plt+0x34ed4>
  4377b8:	ldr	x0, [sp, #112]
  4377bc:	ldr	x1, [x0, #64]
  4377c0:	ldr	x0, [sp, #72]
  4377c4:	ldr	x0, [x0, #208]
  4377c8:	cmp	x1, x0
  4377cc:	b.ne	4377dc <ferror@plt+0x34e6c>  // b.any
  4377d0:	mov	w0, #0x1                   	// #1
  4377d4:	strb	w0, [sp, #111]
  4377d8:	b	4377fc <ferror@plt+0x34e8c>
  4377dc:	ldr	x0, [sp, #112]
  4377e0:	ldr	x1, [x0, #64]
  4377e4:	ldr	x0, [sp, #72]
  4377e8:	ldr	x0, [x0, #200]
  4377ec:	cmp	x1, x0
  4377f0:	b.ne	437838 <ferror@plt+0x34ec8>  // b.any
  4377f4:	mov	w0, #0x1                   	// #1
  4377f8:	strb	w0, [sp, #110]
  4377fc:	ldr	x0, [sp, #88]
  437800:	ldr	x2, [x0]
  437804:	ldr	x0, [sp, #112]
  437808:	ldr	x0, [x0, #64]
  43780c:	mov	x1, x0
  437810:	mov	x0, x2
  437814:	bl	4388c4 <ferror@plt+0x35f54>
  437818:	str	x0, [sp, #120]
  43781c:	ldr	x0, [sp, #120]
  437820:	cmp	x0, #0x0
  437824:	b.eq	43763c <ferror@plt+0x34ccc>  // b.none
  437828:	ldr	x0, [sp, #112]
  43782c:	ldr	x0, [x0, #64]
  437830:	str	x0, [sp, #96]
  437834:	b	437844 <ferror@plt+0x34ed4>
  437838:	nop
  43783c:	b	43763c <ferror@plt+0x34ccc>
  437840:	nop
  437844:	ldr	x0, [sp, #120]
  437848:	cmp	x0, #0x0
  43784c:	b.eq	437874 <ferror@plt+0x34f04>  // b.none
  437850:	ldr	x0, [sp, #112]
  437854:	ldr	x0, [x0]
  437858:	bl	402730 <free@plt>
  43785c:	ldr	x0, [sp, #112]
  437860:	bl	402730 <free@plt>
  437864:	ldr	x0, [sp, #120]
  437868:	ldr	x0, [x0, #24]
  43786c:	str	x0, [sp, #112]
  437870:	b	437890 <ferror@plt+0x34f20>
  437874:	ldr	x0, [sp, #72]
  437878:	ldr	x1, [x0, #280]
  43787c:	ldr	x0, [sp, #112]
  437880:	str	x1, [x0, #32]
  437884:	ldr	x0, [sp, #72]
  437888:	ldr	x1, [sp, #112]
  43788c:	str	x1, [x0, #280]
  437890:	ldr	x0, [sp, #72]
  437894:	bl	438b9c <ferror@plt+0x3622c>
  437898:	str	x0, [sp, #120]
  43789c:	ldr	x0, [sp, #88]
  4378a0:	ldr	x1, [x0]
  4378a4:	ldr	x0, [sp, #120]
  4378a8:	str	x1, [x0]
  4378ac:	ldr	x0, [sp, #120]
  4378b0:	ldr	x1, [sp, #56]
  4378b4:	str	x1, [x0, #8]
  4378b8:	ldr	x0, [sp, #72]
  4378bc:	ldr	x0, [x0, #40]
  4378c0:	ldr	w1, [x0, #56]
  4378c4:	ldr	x0, [sp, #120]
  4378c8:	str	w1, [x0, #16]
  4378cc:	ldr	x0, [sp, #120]
  4378d0:	ldr	x1, [sp, #112]
  4378d4:	str	x1, [x0, #24]
  4378d8:	ldr	x0, [sp, #88]
  4378dc:	ldr	x1, [sp, #120]
  4378e0:	str	x1, [x0]
  4378e4:	ldrb	w0, [sp, #111]
  4378e8:	cmp	w0, #0x0
  4378ec:	b.eq	437970 <ferror@plt+0x35000>  // b.none
  4378f0:	ldr	x0, [sp, #72]
  4378f4:	ldr	x0, [x0, #208]
  4378f8:	ldr	x1, [sp, #56]
  4378fc:	cmp	x1, x0
  437900:	b.eq	437970 <ferror@plt+0x35000>  // b.none
  437904:	ldr	x0, [sp, #72]
  437908:	ldr	x0, [x0, #208]
  43790c:	ldr	x1, [sp, #96]
  437910:	cmp	x1, x0
  437914:	b.eq	437970 <ferror@plt+0x35000>  // b.none
  437918:	ldr	x0, [sp, #72]
  43791c:	bl	438b9c <ferror@plt+0x3622c>
  437920:	str	x0, [sp, #120]
  437924:	ldr	x0, [sp, #88]
  437928:	ldr	x1, [x0]
  43792c:	ldr	x0, [sp, #120]
  437930:	str	x1, [x0]
  437934:	ldr	x0, [sp, #72]
  437938:	ldr	x1, [x0, #208]
  43793c:	ldr	x0, [sp, #120]
  437940:	str	x1, [x0, #8]
  437944:	ldr	x0, [sp, #72]
  437948:	ldr	x0, [x0, #40]
  43794c:	ldr	w1, [x0, #56]
  437950:	ldr	x0, [sp, #120]
  437954:	str	w1, [x0, #16]
  437958:	ldr	x0, [sp, #120]
  43795c:	ldr	x1, [sp, #112]
  437960:	str	x1, [x0, #24]
  437964:	ldr	x0, [sp, #88]
  437968:	ldr	x1, [sp, #120]
  43796c:	str	x1, [x0]
  437970:	ldrb	w0, [sp, #110]
  437974:	cmp	w0, #0x0
  437978:	b.eq	4379fc <ferror@plt+0x3508c>  // b.none
  43797c:	ldr	x0, [sp, #72]
  437980:	ldr	x0, [x0, #200]
  437984:	ldr	x1, [sp, #56]
  437988:	cmp	x1, x0
  43798c:	b.eq	4379fc <ferror@plt+0x3508c>  // b.none
  437990:	ldr	x0, [sp, #72]
  437994:	ldr	x0, [x0, #200]
  437998:	ldr	x1, [sp, #96]
  43799c:	cmp	x1, x0
  4379a0:	b.eq	4379fc <ferror@plt+0x3508c>  // b.none
  4379a4:	ldr	x0, [sp, #72]
  4379a8:	bl	438b9c <ferror@plt+0x3622c>
  4379ac:	str	x0, [sp, #120]
  4379b0:	ldr	x0, [sp, #88]
  4379b4:	ldr	x1, [x0]
  4379b8:	ldr	x0, [sp, #120]
  4379bc:	str	x1, [x0]
  4379c0:	ldr	x0, [sp, #72]
  4379c4:	ldr	x1, [x0, #200]
  4379c8:	ldr	x0, [sp, #120]
  4379cc:	str	x1, [x0, #8]
  4379d0:	ldr	x0, [sp, #72]
  4379d4:	ldr	x0, [x0, #40]
  4379d8:	ldr	w1, [x0, #56]
  4379dc:	ldr	x0, [sp, #120]
  4379e0:	str	w1, [x0, #16]
  4379e4:	ldr	x0, [sp, #120]
  4379e8:	ldr	x1, [sp, #112]
  4379ec:	str	x1, [x0, #24]
  4379f0:	ldr	x0, [sp, #88]
  4379f4:	ldr	x1, [sp, #120]
  4379f8:	str	x1, [x0]
  4379fc:	ldr	x0, [sp, #112]
  437a00:	ldr	x19, [sp, #16]
  437a04:	ldp	x29, x30, [sp], #128
  437a08:	ret
  437a0c:	stp	x29, x30, [sp, #-96]!
  437a10:	mov	x29, sp
  437a14:	str	x0, [sp, #40]
  437a18:	str	x1, [sp, #32]
  437a1c:	str	w2, [sp, #28]
  437a20:	ldr	x0, [sp, #32]
  437a24:	ldr	w0, [x0, #88]
  437a28:	and	w0, w0, #0xf000
  437a2c:	cmp	w0, #0x6, lsl #12
  437a30:	b.ne	437a60 <ferror@plt+0x350f0>  // b.any
  437a34:	ldr	x0, [sp, #32]
  437a38:	ldr	x0, [x0, #8]
  437a3c:	mov	x4, x0
  437a40:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  437a44:	add	x3, x0, #0x900
  437a48:	ldr	w2, [sp, #28]
  437a4c:	mov	w1, #0x3                   	// #3
  437a50:	ldr	x0, [sp, #40]
  437a54:	bl	430e48 <ferror@plt+0x2e4d8>
  437a58:	mov	w0, #0x0                   	// #0
  437a5c:	b	437c38 <ferror@plt+0x352c8>
  437a60:	ldr	x0, [sp, #32]
  437a64:	ldr	w0, [x0, #88]
  437a68:	and	w0, w0, #0xf000
  437a6c:	cmp	w0, #0x8, lsl #12
  437a70:	cset	w0, eq  // eq = none
  437a74:	and	w0, w0, #0xff
  437a78:	cmp	w0, #0x0
  437a7c:	cset	w0, ne  // ne = any
  437a80:	strb	w0, [sp, #71]
  437a84:	ldrb	w0, [sp, #71]
  437a88:	cmp	w0, #0x0
  437a8c:	b.eq	437aa0 <ferror@plt+0x35130>  // b.none
  437a90:	ldr	x0, [sp, #32]
  437a94:	ldr	x0, [x0, #120]
  437a98:	str	x0, [sp, #88]
  437a9c:	b	437aa8 <ferror@plt+0x35138>
  437aa0:	mov	x0, #0x2000                	// #8192
  437aa4:	str	x0, [sp, #88]
  437aa8:	ldr	x0, [sp, #88]
  437aac:	add	x0, x0, #0x10
  437ab0:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  437ab4:	str	x0, [sp, #72]
  437ab8:	str	xzr, [sp, #80]
  437abc:	ldr	x0, [sp, #32]
  437ac0:	ldr	w3, [x0, #200]
  437ac4:	ldr	x0, [sp, #80]
  437ac8:	ldr	x1, [sp, #72]
  437acc:	add	x4, x1, x0
  437ad0:	ldr	x1, [sp, #88]
  437ad4:	ldr	x0, [sp, #80]
  437ad8:	sub	x0, x1, x0
  437adc:	mov	x2, x0
  437ae0:	mov	x1, x4
  437ae4:	mov	w0, w3
  437ae8:	bl	4027f0 <read@plt>
  437aec:	str	x0, [sp, #56]
  437af0:	ldr	x0, [sp, #56]
  437af4:	cmp	x0, #0x0
  437af8:	cset	w0, gt
  437afc:	and	w0, w0, #0xff
  437b00:	cmp	w0, #0x0
  437b04:	b.eq	437b60 <ferror@plt+0x351f0>  // b.none
  437b08:	ldr	x1, [sp, #80]
  437b0c:	ldr	x0, [sp, #56]
  437b10:	add	x0, x1, x0
  437b14:	str	x0, [sp, #80]
  437b18:	ldr	x1, [sp, #80]
  437b1c:	ldr	x0, [sp, #88]
  437b20:	cmp	x1, x0
  437b24:	b.ne	437abc <ferror@plt+0x3514c>  // b.any
  437b28:	ldrb	w0, [sp, #71]
  437b2c:	cmp	w0, #0x0
  437b30:	b.ne	437b5c <ferror@plt+0x351ec>  // b.any
  437b34:	ldr	x0, [sp, #88]
  437b38:	lsl	x0, x0, #1
  437b3c:	str	x0, [sp, #88]
  437b40:	ldr	x0, [sp, #88]
  437b44:	add	x0, x0, #0x10
  437b48:	mov	x1, x0
  437b4c:	ldr	x0, [sp, #72]
  437b50:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  437b54:	str	x0, [sp, #72]
  437b58:	b	437abc <ferror@plt+0x3514c>
  437b5c:	nop
  437b60:	ldr	x0, [sp, #56]
  437b64:	cmp	x0, #0x0
  437b68:	b.ge	437b98 <ferror@plt+0x35228>  // b.tcont
  437b6c:	ldr	x0, [sp, #32]
  437b70:	ldr	x0, [x0, #8]
  437b74:	ldr	w3, [sp, #28]
  437b78:	mov	x2, x0
  437b7c:	mov	w1, #0x3                   	// #3
  437b80:	ldr	x0, [sp, #40]
  437b84:	bl	43101c <ferror@plt+0x2e6ac>
  437b88:	ldr	x0, [sp, #72]
  437b8c:	bl	402730 <free@plt>
  437b90:	mov	w0, #0x0                   	// #0
  437b94:	b	437c38 <ferror@plt+0x352c8>
  437b98:	ldrb	w0, [sp, #71]
  437b9c:	cmp	w0, #0x0
  437ba0:	b.eq	437bd8 <ferror@plt+0x35268>  // b.none
  437ba4:	ldr	x1, [sp, #80]
  437ba8:	ldr	x0, [sp, #88]
  437bac:	cmp	x1, x0
  437bb0:	b.eq	437bd8 <ferror@plt+0x35268>  // b.none
  437bb4:	ldr	x0, [sp, #32]
  437bb8:	ldr	x0, [x0, #8]
  437bbc:	mov	x4, x0
  437bc0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  437bc4:	add	x3, x0, #0x918
  437bc8:	ldr	w2, [sp, #28]
  437bcc:	mov	w1, #0x0                   	// #0
  437bd0:	ldr	x0, [sp, #40]
  437bd4:	bl	430e48 <ferror@plt+0x2e4d8>
  437bd8:	ldr	x0, [sp, #40]
  437bdc:	ldr	x1, [x0, #1184]
  437be0:	ldr	x0, [sp, #88]
  437be4:	add	x0, x0, #0x10
  437be8:	mov	x7, x0
  437bec:	ldr	x2, [sp, #80]
  437bf0:	ldr	x0, [sp, #32]
  437bf4:	add	x3, x0, #0x30
  437bf8:	ldr	x0, [sp, #32]
  437bfc:	add	x0, x0, #0x78
  437c00:	mov	x6, x0
  437c04:	mov	x5, x3
  437c08:	mov	x4, x2
  437c0c:	mov	x3, x7
  437c10:	ldr	x2, [sp, #72]
  437c14:	ldr	x0, [sp, #40]
  437c18:	bl	42ac10 <ferror@plt+0x282a0>
  437c1c:	mov	x1, x0
  437c20:	ldr	x0, [sp, #32]
  437c24:	str	x1, [x0, #40]
  437c28:	ldr	x0, [sp, #32]
  437c2c:	mov	w1, #0x1                   	// #1
  437c30:	strb	w1, [x0, #213]
  437c34:	mov	w0, #0x1                   	// #1
  437c38:	ldp	x29, x30, [sp], #96
  437c3c:	ret
  437c40:	stp	x29, x30, [sp, #-48]!
  437c44:	mov	x29, sp
  437c48:	str	x0, [sp, #40]
  437c4c:	str	x1, [sp, #32]
  437c50:	str	w2, [sp, #28]
  437c54:	ldr	x0, [sp, #32]
  437c58:	ldrb	w0, [x0, #213]
  437c5c:	cmp	w0, #0x0
  437c60:	b.eq	437c6c <ferror@plt+0x352fc>  // b.none
  437c64:	mov	w0, #0x1                   	// #1
  437c68:	b	437d3c <ferror@plt+0x353cc>
  437c6c:	ldr	x0, [sp, #32]
  437c70:	ldrb	w0, [x0, #211]
  437c74:	cmp	w0, #0x0
  437c78:	b.ne	437c8c <ferror@plt+0x3531c>  // b.any
  437c7c:	ldr	x0, [sp, #32]
  437c80:	ldr	w0, [x0, #204]
  437c84:	cmp	w0, #0x0
  437c88:	b.eq	437c94 <ferror@plt+0x35324>  // b.none
  437c8c:	mov	w0, #0x0                   	// #0
  437c90:	b	437d3c <ferror@plt+0x353cc>
  437c94:	ldr	x0, [sp, #32]
  437c98:	ldr	w0, [x0, #200]
  437c9c:	cmn	w0, #0x1
  437ca0:	b.ne	437cc8 <ferror@plt+0x35358>  // b.any
  437ca4:	ldr	x0, [sp, #32]
  437ca8:	bl	436c24 <ferror@plt+0x342b4>
  437cac:	and	w0, w0, #0xff
  437cb0:	eor	w0, w0, #0x1
  437cb4:	and	w0, w0, #0xff
  437cb8:	cmp	w0, #0x0
  437cbc:	b.eq	437cc8 <ferror@plt+0x35358>  // b.none
  437cc0:	mov	w0, #0x1                   	// #1
  437cc4:	b	437ccc <ferror@plt+0x3535c>
  437cc8:	mov	w0, #0x0                   	// #0
  437ccc:	cmp	w0, #0x0
  437cd0:	b.eq	437cf0 <ferror@plt+0x35380>  // b.none
  437cd4:	ldr	w3, [sp, #28]
  437cd8:	mov	w2, #0x0                   	// #0
  437cdc:	ldr	x1, [sp, #32]
  437ce0:	ldr	x0, [sp, #40]
  437ce4:	bl	4386cc <ferror@plt+0x35d5c>
  437ce8:	mov	w0, #0x0                   	// #0
  437cec:	b	437d3c <ferror@plt+0x353cc>
  437cf0:	ldr	w2, [sp, #28]
  437cf4:	ldr	x1, [sp, #32]
  437cf8:	ldr	x0, [sp, #40]
  437cfc:	bl	437a0c <ferror@plt+0x3509c>
  437d00:	and	w0, w0, #0xff
  437d04:	eor	w0, w0, #0x1
  437d08:	and	w1, w0, #0xff
  437d0c:	ldr	x0, [sp, #32]
  437d10:	strb	w1, [x0, #211]
  437d14:	ldr	x0, [sp, #32]
  437d18:	ldr	w0, [x0, #200]
  437d1c:	bl	402600 <close@plt>
  437d20:	ldr	x0, [sp, #32]
  437d24:	mov	w1, #0xffffffff            	// #-1
  437d28:	str	w1, [x0, #200]
  437d2c:	ldr	x0, [sp, #32]
  437d30:	ldrb	w0, [x0, #211]
  437d34:	eor	w0, w0, #0x1
  437d38:	and	w0, w0, #0xff
  437d3c:	ldp	x29, x30, [sp], #48
  437d40:	ret
  437d44:	stp	x29, x30, [sp, #-80]!
  437d48:	mov	x29, sp
  437d4c:	str	x0, [sp, #40]
  437d50:	str	x1, [sp, #32]
  437d54:	strb	w2, [sp, #31]
  437d58:	str	w3, [sp, #24]
  437d5c:	ldr	x0, [sp, #32]
  437d60:	ldrb	w0, [x0, #210]
  437d64:	cmp	w0, #0x0
  437d68:	b.eq	437d74 <ferror@plt+0x35404>  // b.none
  437d6c:	mov	w0, #0x0                   	// #0
  437d70:	b	4380a8 <ferror@plt+0x35738>
  437d74:	ldrb	w0, [sp, #31]
  437d78:	cmp	w0, #0x0
  437d7c:	b.eq	437da4 <ferror@plt+0x35434>  // b.none
  437d80:	ldr	x1, [sp, #32]
  437d84:	ldr	x0, [sp, #40]
  437d88:	bl	4382b8 <ferror@plt+0x35948>
  437d8c:	ldr	x0, [sp, #32]
  437d90:	ldrh	w0, [x0, #208]
  437d94:	cmp	w0, #0x0
  437d98:	b.eq	437da4 <ferror@plt+0x35434>  // b.none
  437d9c:	mov	w0, #0x0                   	// #0
  437da0:	b	4380a8 <ferror@plt+0x35738>
  437da4:	ldr	x0, [sp, #32]
  437da8:	ldr	x0, [x0, #56]
  437dac:	cmp	x0, #0x0
  437db0:	b.eq	437dd4 <ferror@plt+0x35464>  // b.none
  437db4:	ldr	x0, [sp, #32]
  437db8:	ldr	x0, [x0, #56]
  437dbc:	bl	430670 <ferror@plt+0x2dd00>
  437dc0:	and	w0, w0, #0xff
  437dc4:	cmp	w0, #0x0
  437dc8:	b.eq	437dd4 <ferror@plt+0x35464>  // b.none
  437dcc:	mov	w0, #0x1                   	// #1
  437dd0:	b	437dd8 <ferror@plt+0x35468>
  437dd4:	mov	w0, #0x0                   	// #0
  437dd8:	cmp	w0, #0x0
  437ddc:	b.eq	437de8 <ferror@plt+0x35478>  // b.none
  437de0:	mov	w0, #0x0                   	// #0
  437de4:	b	4380a8 <ferror@plt+0x35738>
  437de8:	ldr	x0, [sp, #32]
  437dec:	ldr	x0, [x0, #16]
  437df0:	cmp	x0, #0x0
  437df4:	b.eq	437e4c <ferror@plt+0x354dc>  // b.none
  437df8:	ldr	x0, [sp, #40]
  437dfc:	ldr	x4, [x0, #976]
  437e00:	ldr	x0, [sp, #32]
  437e04:	ldr	x1, [x0, #16]
  437e08:	ldr	x0, [sp, #32]
  437e0c:	ldr	w2, [x0, #200]
  437e10:	ldr	x0, [sp, #32]
  437e14:	ldr	x0, [x0, #8]
  437e18:	mov	x3, x0
  437e1c:	ldr	x0, [sp, #40]
  437e20:	blr	x4
  437e24:	ldr	x0, [sp, #32]
  437e28:	mov	w1, #0xffffffff            	// #-1
  437e2c:	str	w1, [x0, #200]
  437e30:	ldr	x0, [sp, #32]
  437e34:	ldr	x0, [x0, #16]
  437e38:	bl	402730 <free@plt>
  437e3c:	ldr	x0, [sp, #32]
  437e40:	str	xzr, [x0, #16]
  437e44:	mov	w0, #0x0                   	// #0
  437e48:	b	4380a8 <ferror@plt+0x35738>
  437e4c:	ldr	w2, [sp, #24]
  437e50:	ldr	x1, [sp, #32]
  437e54:	ldr	x0, [sp, #40]
  437e58:	bl	437c40 <ferror@plt+0x352d0>
  437e5c:	and	w0, w0, #0xff
  437e60:	eor	w0, w0, #0x1
  437e64:	and	w0, w0, #0xff
  437e68:	cmp	w0, #0x0
  437e6c:	b.eq	437e78 <ferror@plt+0x35508>  // b.none
  437e70:	mov	w0, #0x0                   	// #0
  437e74:	b	4380a8 <ferror@plt+0x35738>
  437e78:	ldrb	w2, [sp, #31]
  437e7c:	ldr	x1, [sp, #32]
  437e80:	ldr	x0, [sp, #40]
  437e84:	bl	43a4d0 <ferror@plt+0x37b60>
  437e88:	and	w0, w0, #0xff
  437e8c:	cmp	w0, #0x0
  437e90:	b.eq	437ebc <ferror@plt+0x3554c>  // b.none
  437e94:	ldrb	w0, [sp, #31]
  437e98:	eor	w0, w0, #0x1
  437e9c:	and	w0, w0, #0xff
  437ea0:	cmp	w0, #0x0
  437ea4:	b.eq	437eb4 <ferror@plt+0x35544>  // b.none
  437ea8:	ldr	x1, [sp, #32]
  437eac:	ldr	x0, [sp, #40]
  437eb0:	bl	4382b8 <ferror@plt+0x35948>
  437eb4:	mov	w0, #0x0                   	// #0
  437eb8:	b	4380a8 <ferror@plt+0x35738>
  437ebc:	ldr	x0, [sp, #40]
  437ec0:	ldrb	w0, [x0, #417]
  437ec4:	eor	w0, w0, #0x1
  437ec8:	and	w0, w0, #0xff
  437ecc:	cmp	w0, #0x0
  437ed0:	b.eq	437edc <ferror@plt+0x3556c>  // b.none
  437ed4:	mov	w0, #0x1                   	// #1
  437ed8:	b	4380a8 <ferror@plt+0x35738>
  437edc:	ldr	x0, [sp, #40]
  437ee0:	ldr	x0, [x0, #280]
  437ee4:	str	x0, [sp, #72]
  437ee8:	ldr	x0, [sp, #72]
  437eec:	cmp	x0, #0x0
  437ef0:	b.eq	438098 <ferror@plt+0x35728>  // b.none
  437ef4:	ldr	x1, [sp, #72]
  437ef8:	ldr	x0, [sp, #32]
  437efc:	cmp	x1, x0
  437f00:	b.eq	438080 <ferror@plt+0x35710>  // b.none
  437f04:	ldrb	w0, [sp, #31]
  437f08:	cmp	w0, #0x0
  437f0c:	b.ne	437f20 <ferror@plt+0x355b0>  // b.any
  437f10:	ldr	x0, [sp, #72]
  437f14:	ldrb	w0, [x0, #210]
  437f18:	cmp	w0, #0x0
  437f1c:	b.eq	438084 <ferror@plt+0x35714>  // b.none
  437f20:	ldr	x0, [sp, #72]
  437f24:	ldr	w0, [x0, #204]
  437f28:	cmp	w0, #0x0
  437f2c:	b.ne	438084 <ferror@plt+0x35714>  // b.any
  437f30:	ldr	x0, [sp, #72]
  437f34:	ldr	x1, [x0, #160]
  437f38:	ldr	x0, [sp, #32]
  437f3c:	ldr	x0, [x0, #160]
  437f40:	cmp	x1, x0
  437f44:	b.ne	438084 <ferror@plt+0x35714>  // b.any
  437f48:	ldr	x0, [sp, #72]
  437f4c:	ldr	x1, [x0, #120]
  437f50:	ldr	x0, [sp, #32]
  437f54:	ldr	x0, [x0, #120]
  437f58:	cmp	x1, x0
  437f5c:	b.ne	438084 <ferror@plt+0x35714>  // b.any
  437f60:	strb	wzr, [sp, #63]
  437f64:	ldr	x0, [sp, #72]
  437f68:	ldr	x0, [x0, #40]
  437f6c:	cmp	x0, #0x0
  437f70:	b.eq	437fc0 <ferror@plt+0x35650>  // b.none
  437f74:	ldr	x0, [sp, #72]
  437f78:	ldrb	w0, [x0, #213]
  437f7c:	eor	w0, w0, #0x1
  437f80:	and	w0, w0, #0xff
  437f84:	cmp	w0, #0x0
  437f88:	b.eq	437fc0 <ferror@plt+0x35650>  // b.none
  437f8c:	ldr	x0, [sp, #72]
  437f90:	ldr	x1, [x0, #64]
  437f94:	ldr	x0, [sp, #72]
  437f98:	ldr	x0, [x0]
  437f9c:	mov	x2, x0
  437fa0:	ldr	x0, [sp, #40]
  437fa4:	bl	43890c <ferror@plt+0x35f9c>
  437fa8:	str	x0, [sp, #64]
  437fac:	ldr	x0, [sp, #72]
  437fb0:	ldr	x1, [x0, #8]
  437fb4:	ldr	x0, [sp, #64]
  437fb8:	str	x1, [x0, #8]
  437fbc:	b	437fc8 <ferror@plt+0x35658>
  437fc0:	ldr	x0, [sp, #72]
  437fc4:	str	x0, [sp, #64]
  437fc8:	ldr	w2, [sp, #24]
  437fcc:	ldr	x1, [sp, #64]
  437fd0:	ldr	x0, [sp, #40]
  437fd4:	bl	437c40 <ferror@plt+0x352d0>
  437fd8:	and	w0, w0, #0xff
  437fdc:	cmp	w0, #0x0
  437fe0:	b.eq	438030 <ferror@plt+0x356c0>  // b.none
  437fe4:	ldr	x0, [sp, #64]
  437fe8:	ldr	x1, [x0, #120]
  437fec:	ldr	x0, [sp, #32]
  437ff0:	ldr	x0, [x0, #120]
  437ff4:	cmp	x1, x0
  437ff8:	b.ne	438030 <ferror@plt+0x356c0>  // b.any
  437ffc:	ldr	x0, [sp, #64]
  438000:	ldr	x3, [x0, #40]
  438004:	ldr	x0, [sp, #32]
  438008:	ldr	x1, [x0, #40]
  43800c:	ldr	x0, [sp, #32]
  438010:	ldr	x0, [x0, #120]
  438014:	mov	x2, x0
  438018:	mov	x0, x3
  43801c:	bl	402690 <memcmp@plt>
  438020:	cmp	w0, #0x0
  438024:	b.ne	438030 <ferror@plt+0x356c0>  // b.any
  438028:	mov	w0, #0x1                   	// #1
  43802c:	b	438034 <ferror@plt+0x356c4>
  438030:	mov	w0, #0x0                   	// #0
  438034:	strb	w0, [sp, #63]
  438038:	ldr	x0, [sp, #72]
  43803c:	ldr	x0, [x0, #40]
  438040:	cmp	x0, #0x0
  438044:	b.eq	438070 <ferror@plt+0x35700>  // b.none
  438048:	ldr	x0, [sp, #72]
  43804c:	ldrb	w0, [x0, #213]
  438050:	eor	w0, w0, #0x1
  438054:	and	w0, w0, #0xff
  438058:	cmp	w0, #0x0
  43805c:	b.eq	438070 <ferror@plt+0x35700>  // b.none
  438060:	ldr	x0, [sp, #64]
  438064:	str	xzr, [x0, #8]
  438068:	ldr	x0, [sp, #64]
  43806c:	bl	438984 <ferror@plt+0x36014>
  438070:	ldrb	w0, [sp, #63]
  438074:	cmp	w0, #0x0
  438078:	b.ne	438094 <ferror@plt+0x35724>  // b.any
  43807c:	b	438084 <ferror@plt+0x35714>
  438080:	nop
  438084:	ldr	x0, [sp, #72]
  438088:	ldr	x0, [x0, #32]
  43808c:	str	x0, [sp, #72]
  438090:	b	437ee8 <ferror@plt+0x35578>
  438094:	nop
  438098:	ldr	x0, [sp, #72]
  43809c:	cmp	x0, #0x0
  4380a0:	cset	w0, eq  // eq = none
  4380a4:	and	w0, w0, #0xff
  4380a8:	ldp	x29, x30, [sp], #80
  4380ac:	ret
  4380b0:	stp	x29, x30, [sp, #-64]!
  4380b4:	mov	x29, sp
  4380b8:	str	x0, [sp, #40]
  4380bc:	str	x1, [sp, #32]
  4380c0:	strb	w2, [sp, #31]
  4380c4:	str	w3, [sp, #24]
  4380c8:	ldr	w3, [sp, #24]
  4380cc:	ldrb	w2, [sp, #31]
  4380d0:	ldr	x1, [sp, #32]
  4380d4:	ldr	x0, [sp, #40]
  4380d8:	bl	437d44 <ferror@plt+0x353d4>
  4380dc:	and	w0, w0, #0xff
  4380e0:	eor	w0, w0, #0x1
  4380e4:	and	w0, w0, #0xff
  4380e8:	cmp	w0, #0x0
  4380ec:	b.eq	4380f8 <ferror@plt+0x35788>  // b.none
  4380f0:	mov	w0, #0x0                   	// #0
  4380f4:	b	4382b0 <ferror@plt+0x35940>
  4380f8:	ldr	x0, [sp, #40]
  4380fc:	ldr	x0, [x0]
  438100:	cmp	x0, #0x0
  438104:	b.eq	438118 <ferror@plt+0x357a8>  // b.none
  438108:	ldr	x0, [sp, #32]
  43810c:	ldr	x0, [x0, #64]
  438110:	cmp	x0, #0x0
  438114:	b.ne	438120 <ferror@plt+0x357b0>  // b.any
  438118:	str	wzr, [sp, #60]
  43811c:	b	438150 <ferror@plt+0x357e0>
  438120:	ldr	x0, [sp, #32]
  438124:	ldr	x0, [x0, #64]
  438128:	ldrb	w0, [x0, #20]
  43812c:	ldr	x1, [sp, #40]
  438130:	ldr	x1, [x1]
  438134:	ldrb	w1, [x1, #106]
  438138:	mov	w2, w1
  43813c:	and	w1, w2, #0xff
  438140:	cmp	w1, w0
  438144:	csel	w0, w2, w0, hi  // hi = pmore
  438148:	and	w0, w0, #0xff
  43814c:	str	w0, [sp, #60]
  438150:	ldr	x0, [sp, #40]
  438154:	ldr	w0, [x0, #1200]
  438158:	mov	w1, w0
  43815c:	ldr	w0, [sp, #60]
  438160:	cmp	w0, #0x0
  438164:	cset	w0, ne  // ne = any
  438168:	and	w0, w0, #0xff
  43816c:	cmp	w1, w0
  438170:	b.le	4381d0 <ferror@plt+0x35860>
  438174:	ldr	x0, [sp, #32]
  438178:	ldrh	w0, [x0, #208]
  43817c:	cmp	w0, #0x0
  438180:	b.ne	4381d0 <ferror@plt+0x35860>  // b.any
  438184:	ldr	x0, [sp, #32]
  438188:	ldrb	w0, [x0, #212]
  43818c:	eor	w0, w0, #0x1
  438190:	and	w0, w0, #0xff
  438194:	cmp	w0, #0x0
  438198:	b.ne	4381b4 <ferror@plt+0x35844>  // b.any
  43819c:	ldr	x0, [sp, #40]
  4381a0:	ldrb	w0, [x0, #1206]
  4381a4:	eor	w0, w0, #0x1
  4381a8:	and	w0, w0, #0xff
  4381ac:	cmp	w0, #0x0
  4381b0:	b.eq	4381d0 <ferror@plt+0x35860>  // b.none
  4381b4:	ldr	x0, [sp, #40]
  4381b8:	ldr	x2, [x0, #712]
  4381bc:	ldr	x0, [sp, #32]
  4381c0:	ldr	x0, [x0, #8]
  4381c4:	mov	x1, x0
  4381c8:	mov	x0, x2
  4381cc:	bl	44f2bc <ferror@plt+0x4c94c>
  4381d0:	ldr	x0, [sp, #32]
  4381d4:	strb	wzr, [x0, #213]
  4381d8:	ldr	x0, [sp, #32]
  4381dc:	ldrh	w0, [x0, #208]
  4381e0:	add	w0, w0, #0x1
  4381e4:	and	w1, w0, #0xffff
  4381e8:	ldr	x0, [sp, #32]
  4381ec:	strh	w1, [x0, #208]
  4381f0:	ldr	x0, [sp, #32]
  4381f4:	ldr	x1, [x0, #40]
  4381f8:	ldr	x0, [sp, #32]
  4381fc:	ldr	x0, [x0, #120]
  438200:	mov	x2, x0
  438204:	ldr	x0, [sp, #40]
  438208:	ldrb	w0, [x0, #1155]
  43820c:	cmp	w0, #0x0
  438210:	b.eq	438234 <ferror@plt+0x358c4>  // b.none
  438214:	ldr	x0, [sp, #40]
  438218:	ldrb	w0, [x0, #1244]
  43821c:	eor	w0, w0, #0x1
  438220:	and	w0, w0, #0xff
  438224:	cmp	w0, #0x0
  438228:	b.eq	438234 <ferror@plt+0x358c4>  // b.none
  43822c:	mov	w0, #0x1                   	// #1
  438230:	b	438238 <ferror@plt+0x358c8>
  438234:	mov	w0, #0x0                   	// #0
  438238:	mov	w3, w0
  43823c:	ldr	x0, [sp, #40]
  438240:	bl	43018c <ferror@plt+0x2d81c>
  438244:	str	x0, [sp, #48]
  438248:	ldr	x0, [sp, #48]
  43824c:	ldr	x1, [sp, #32]
  438250:	str	x1, [x0, #80]
  438254:	ldr	w0, [sp, #60]
  438258:	and	w1, w0, #0xff
  43825c:	ldr	x0, [sp, #48]
  438260:	strb	w1, [x0, #106]
  438264:	ldr	x0, [sp, #32]
  438268:	ldr	x1, [x0, #48]
  43826c:	ldr	x0, [sp, #48]
  438270:	str	x1, [x0, #40]
  438274:	ldr	x0, [sp, #40]
  438278:	mov	w1, #0x1                   	// #1
  43827c:	strb	w1, [x0, #440]
  438280:	ldr	x0, [sp, #40]
  438284:	str	xzr, [x0, #424]
  438288:	ldr	x0, [sp, #32]
  43828c:	ldr	x0, [x0, #8]
  438290:	ldr	w1, [sp, #60]
  438294:	mov	w4, w1
  438298:	mov	w3, #0x1                   	// #1
  43829c:	mov	x2, x0
  4382a0:	mov	w1, #0x0                   	// #0
  4382a4:	ldr	x0, [sp, #40]
  4382a8:	bl	42cda8 <ferror@plt+0x2a438>
  4382ac:	mov	w0, #0x1                   	// #1
  4382b0:	ldp	x29, x30, [sp], #64
  4382b4:	ret
  4382b8:	sub	sp, sp, #0x10
  4382bc:	str	x0, [sp, #8]
  4382c0:	str	x1, [sp]
  4382c4:	ldr	x0, [sp, #8]
  4382c8:	mov	w1, #0x1                   	// #1
  4382cc:	strb	w1, [x0, #417]
  4382d0:	ldr	x0, [sp]
  4382d4:	mov	w1, #0x1                   	// #1
  4382d8:	strb	w1, [x0, #210]
  4382dc:	nop
  4382e0:	add	sp, sp, #0x10
  4382e4:	ret
  4382e8:	stp	x29, x30, [sp, #-64]!
  4382ec:	mov	x29, sp
  4382f0:	str	x0, [sp, #40]
  4382f4:	str	x1, [sp, #32]
  4382f8:	str	w2, [sp, #28]
  4382fc:	str	w3, [sp, #24]
  438300:	ldr	x0, [sp, #32]
  438304:	ldrb	w0, [x0]
  438308:	cmp	w0, #0x2f
  43830c:	b.ne	43831c <ferror@plt+0x359ac>  // b.any
  438310:	ldr	x0, [sp, #40]
  438314:	add	x0, x0, #0xd8
  438318:	b	438458 <ferror@plt+0x35ae8>
  43831c:	ldr	x0, [sp, #40]
  438320:	ldr	x0, [x0]
  438324:	cmp	x0, #0x0
  438328:	b.ne	438338 <ferror@plt+0x359c8>  // b.any
  43832c:	ldr	x0, [sp, #40]
  438330:	ldr	x0, [x0, #288]
  438334:	b	438344 <ferror@plt+0x359d4>
  438338:	ldr	x0, [sp, #40]
  43833c:	ldr	x0, [x0]
  438340:	ldr	x0, [x0, #80]
  438344:	str	x0, [sp, #48]
  438348:	ldr	w0, [sp, #24]
  43834c:	cmp	w0, #0x1
  438350:	b.ne	438390 <ferror@plt+0x35a20>  // b.any
  438354:	ldr	x0, [sp, #48]
  438358:	ldr	x0, [x0, #64]
  43835c:	cmp	x0, #0x0
  438360:	b.eq	438390 <ferror@plt+0x35a20>  // b.none
  438364:	ldr	x0, [sp, #48]
  438368:	ldr	x1, [x0, #64]
  43836c:	ldr	x0, [sp, #40]
  438370:	add	x0, x0, #0xd8
  438374:	cmp	x1, x0
  438378:	b.eq	438390 <ferror@plt+0x35a20>  // b.none
  43837c:	ldr	x0, [sp, #48]
  438380:	ldr	x0, [x0, #64]
  438384:	ldr	x0, [x0]
  438388:	str	x0, [sp, #56]
  43838c:	b	438430 <ferror@plt+0x35ac0>
  438390:	ldr	w0, [sp, #28]
  438394:	cmp	w0, #0x0
  438398:	b.eq	4383ac <ferror@plt+0x35a3c>  // b.none
  43839c:	ldr	x0, [sp, #40]
  4383a0:	ldr	x0, [x0, #208]
  4383a4:	str	x0, [sp, #56]
  4383a8:	b	438430 <ferror@plt+0x35ac0>
  4383ac:	ldr	w0, [sp, #24]
  4383b0:	cmp	w0, #0x3
  4383b4:	b.ne	4383d0 <ferror@plt+0x35a60>  // b.any
  4383b8:	mov	w2, #0x0                   	// #0
  4383bc:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4383c0:	add	x1, x0, #0x938
  4383c4:	ldr	x0, [sp, #40]
  4383c8:	bl	438a18 <ferror@plt+0x360a8>
  4383cc:	b	438458 <ferror@plt+0x35ae8>
  4383d0:	ldr	x0, [sp, #40]
  4383d4:	ldrb	w0, [x0, #416]
  4383d8:	cmp	w0, #0x0
  4383dc:	b.eq	4383f0 <ferror@plt+0x35a80>  // b.none
  4383e0:	ldr	x0, [sp, #40]
  4383e4:	ldr	x0, [x0, #200]
  4383e8:	str	x0, [sp, #56]
  4383ec:	b	438430 <ferror@plt+0x35ac0>
  4383f0:	ldr	x0, [sp, #48]
  4383f4:	bl	438460 <ferror@plt+0x35af0>
  4383f8:	mov	x1, x0
  4383fc:	ldr	x0, [sp, #40]
  438400:	ldr	x0, [x0]
  438404:	cmp	x0, #0x0
  438408:	b.eq	43841c <ferror@plt+0x35aac>  // b.none
  43840c:	ldr	x0, [sp, #40]
  438410:	ldr	x0, [x0]
  438414:	ldrb	w0, [x0, #106]
  438418:	b	438420 <ferror@plt+0x35ab0>
  43841c:	mov	w0, #0x0                   	// #0
  438420:	mov	w2, w0
  438424:	ldr	x0, [sp, #40]
  438428:	bl	438a18 <ferror@plt+0x360a8>
  43842c:	b	438458 <ferror@plt+0x35ae8>
  438430:	ldr	x0, [sp, #56]
  438434:	cmp	x0, #0x0
  438438:	b.ne	438454 <ferror@plt+0x35ae4>  // b.any
  43843c:	ldr	x3, [sp, #32]
  438440:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  438444:	add	x2, x0, #0x940
  438448:	mov	w1, #0x3                   	// #3
  43844c:	ldr	x0, [sp, #40]
  438450:	bl	43086c <ferror@plt+0x2defc>
  438454:	ldr	x0, [sp, #56]
  438458:	ldp	x29, x30, [sp], #64
  43845c:	ret
  438460:	stp	x29, x30, [sp, #-48]!
  438464:	mov	x29, sp
  438468:	str	x0, [sp, #24]
  43846c:	ldr	x0, [sp, #24]
  438470:	ldr	x0, [x0, #24]
  438474:	cmp	x0, #0x0
  438478:	b.ne	4384e0 <ferror@plt+0x35b70>  // b.any
  43847c:	ldr	x0, [sp, #24]
  438480:	ldr	x0, [x0, #8]
  438484:	bl	46eea8 <ferror@plt+0x6c538>
  438488:	mov	x1, x0
  43848c:	ldr	x0, [sp, #24]
  438490:	ldr	x0, [x0, #8]
  438494:	sub	x0, x1, x0
  438498:	str	x0, [sp, #40]
  43849c:	ldr	x0, [sp, #40]
  4384a0:	add	x0, x0, #0x1
  4384a4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4384a8:	str	x0, [sp, #32]
  4384ac:	ldr	x0, [sp, #24]
  4384b0:	ldr	x0, [x0, #8]
  4384b4:	ldr	x2, [sp, #40]
  4384b8:	mov	x1, x0
  4384bc:	ldr	x0, [sp, #32]
  4384c0:	bl	4022e0 <memcpy@plt>
  4384c4:	ldr	x1, [sp, #32]
  4384c8:	ldr	x0, [sp, #40]
  4384cc:	add	x0, x1, x0
  4384d0:	strb	wzr, [x0]
  4384d4:	ldr	x0, [sp, #24]
  4384d8:	ldr	x1, [sp, #32]
  4384dc:	str	x1, [x0, #24]
  4384e0:	ldr	x0, [sp, #24]
  4384e4:	ldr	x0, [x0, #24]
  4384e8:	ldp	x29, x30, [sp], #48
  4384ec:	ret
  4384f0:	stp	x29, x30, [sp, #-96]!
  4384f4:	mov	x29, sp
  4384f8:	str	x0, [sp, #40]
  4384fc:	str	x1, [sp, #32]
  438500:	str	w2, [sp, #28]
  438504:	str	w3, [sp, #24]
  438508:	str	w4, [sp, #20]
  43850c:	strb	wzr, [sp, #95]
  438510:	ldr	w0, [sp, #24]
  438514:	cmp	w0, #0x3
  438518:	b.ne	438548 <ferror@plt+0x35bd8>  // b.any
  43851c:	ldr	x0, [sp, #40]
  438520:	ldr	x1, [x0, #448]
  438524:	ldr	x0, [sp, #40]
  438528:	ldr	x0, [x0, #488]
  43852c:	ldr	x0, [x0, #16]
  438530:	cmp	x1, x0
  438534:	b.eq	438548 <ferror@plt+0x35bd8>  // b.none
  438538:	ldr	x0, [sp, #40]
  43853c:	ldr	x0, [x0, #448]
  438540:	sub	x0, x0, #0x18
  438544:	str	wzr, [x0]
  438548:	ldr	w3, [sp, #24]
  43854c:	ldr	w2, [sp, #28]
  438550:	ldr	x1, [sp, #32]
  438554:	ldr	x0, [sp, #40]
  438558:	bl	4382e8 <ferror@plt+0x35978>
  43855c:	str	x0, [sp, #80]
  438560:	ldr	x0, [sp, #80]
  438564:	cmp	x0, #0x0
  438568:	b.ne	438574 <ferror@plt+0x35c04>  // b.any
  43856c:	mov	w0, #0x0                   	// #0
  438570:	b	4386c4 <ferror@plt+0x35d54>
  438574:	ldr	w0, [sp, #24]
  438578:	cmp	w0, #0x4
  43857c:	cset	w0, eq  // eq = none
  438580:	and	w0, w0, #0xff
  438584:	ldr	w6, [sp, #20]
  438588:	mov	w5, w0
  43858c:	ldr	w4, [sp, #28]
  438590:	mov	w3, #0x0                   	// #0
  438594:	ldr	x2, [sp, #80]
  438598:	ldr	x1, [sp, #32]
  43859c:	ldr	x0, [sp, #40]
  4385a0:	bl	437530 <ferror@plt+0x34bc0>
  4385a4:	str	x0, [sp, #72]
  4385a8:	ldr	w0, [sp, #24]
  4385ac:	cmp	w0, #0x4
  4385b0:	b.ne	4385c8 <ferror@plt+0x35c58>  // b.any
  4385b4:	ldr	x0, [sp, #72]
  4385b8:	cmp	x0, #0x0
  4385bc:	b.ne	4385c8 <ferror@plt+0x35c58>  // b.any
  4385c0:	mov	w0, #0x0                   	// #0
  4385c4:	b	4386c4 <ferror@plt+0x35d54>
  4385c8:	ldr	x0, [sp, #72]
  4385cc:	ldr	x0, [x0, #16]
  4385d0:	cmp	x0, #0x0
  4385d4:	b.ne	438664 <ferror@plt+0x35cf4>  // b.any
  4385d8:	ldr	x0, [sp, #72]
  4385dc:	ldr	w0, [x0, #204]
  4385e0:	cmp	w0, #0x0
  4385e4:	b.ne	438664 <ferror@plt+0x35cf4>  // b.any
  4385e8:	ldr	w0, [sp, #24]
  4385ec:	cmp	w0, #0x3
  4385f0:	b.eq	438664 <ferror@plt+0x35cf4>  // b.none
  4385f4:	ldr	w0, [sp, #24]
  4385f8:	cmp	w0, #0x4
  4385fc:	b.eq	438664 <ferror@plt+0x35cf4>  // b.none
  438600:	ldr	x0, [sp, #40]
  438604:	ldr	x2, [x0, #40]
  438608:	ldr	x0, [sp, #40]
  43860c:	ldr	x0, [x0, #40]
  438610:	ldr	w0, [x0, #56]
  438614:	mov	w1, w0
  438618:	mov	x0, x2
  43861c:	bl	44500c <ferror@plt+0x4269c>
  438620:	str	w0, [sp, #68]
  438624:	ldr	x0, [sp, #40]
  438628:	ldr	x0, [x0, #40]
  43862c:	ldr	w1, [sp, #20]
  438630:	bl	44500c <ferror@plt+0x4269c>
  438634:	str	w0, [sp, #64]
  438638:	ldr	w1, [sp, #68]
  43863c:	ldr	w0, [sp, #64]
  438640:	cmp	w1, w0
  438644:	b.le	438664 <ferror@plt+0x35cf4>
  438648:	ldr	x0, [sp, #40]
  43864c:	ldr	x0, [x0, #40]
  438650:	ldr	w1, [x0, #56]
  438654:	sub	w1, w1, #0x1
  438658:	str	w1, [x0, #56]
  43865c:	mov	w0, #0x1                   	// #1
  438660:	strb	w0, [sp, #95]
  438664:	ldr	w0, [sp, #24]
  438668:	cmp	w0, #0x2
  43866c:	cset	w0, eq  // eq = none
  438670:	and	w0, w0, #0xff
  438674:	ldr	w3, [sp, #20]
  438678:	mov	w2, w0
  43867c:	ldr	x1, [sp, #72]
  438680:	ldr	x0, [sp, #40]
  438684:	bl	4380b0 <ferror@plt+0x35740>
  438688:	strb	w0, [sp, #63]
  43868c:	ldrb	w0, [sp, #95]
  438690:	cmp	w0, #0x0
  438694:	b.eq	4386c0 <ferror@plt+0x35d50>  // b.none
  438698:	ldrb	w0, [sp, #63]
  43869c:	eor	w0, w0, #0x1
  4386a0:	and	w0, w0, #0xff
  4386a4:	cmp	w0, #0x0
  4386a8:	b.eq	4386c0 <ferror@plt+0x35d50>  // b.none
  4386ac:	ldr	x0, [sp, #40]
  4386b0:	ldr	x0, [x0, #40]
  4386b4:	ldr	w1, [x0, #56]
  4386b8:	add	w1, w1, #0x1
  4386bc:	str	w1, [x0, #56]
  4386c0:	ldrb	w0, [sp, #63]
  4386c4:	ldp	x29, x30, [sp], #96
  4386c8:	ret
  4386cc:	stp	x29, x30, [sp, #-64]!
  4386d0:	mov	x29, sp
  4386d4:	str	x0, [sp, #40]
  4386d8:	str	x1, [sp, #32]
  4386dc:	str	w2, [sp, #28]
  4386e0:	str	w3, [sp, #24]
  4386e4:	ldr	x0, [sp, #40]
  4386e8:	ldr	x0, [x0, #40]
  4386ec:	ldr	w0, [x0, #60]
  4386f0:	cmp	w0, #0x1
  4386f4:	b.ls	438718 <ferror@plt+0x35da8>  // b.plast
  4386f8:	ldr	x0, [sp, #40]
  4386fc:	ldr	x0, [x0]
  438700:	cmp	x0, #0x0
  438704:	b.eq	438718 <ferror@plt+0x35da8>  // b.none
  438708:	ldr	x0, [sp, #40]
  43870c:	ldr	x0, [x0]
  438710:	ldrb	w0, [x0, #106]
  438714:	b	43871c <ferror@plt+0x35dac>
  438718:	mov	w0, #0x0                   	// #0
  43871c:	str	w0, [sp, #60]
  438720:	ldr	x0, [sp, #40]
  438724:	ldr	w0, [x0, #1200]
  438728:	mov	w1, w0
  43872c:	ldr	w0, [sp, #28]
  438730:	cmp	w0, #0x0
  438734:	b.ne	438744 <ferror@plt+0x35dd4>  // b.any
  438738:	ldr	w0, [sp, #60]
  43873c:	cmp	w0, #0x0
  438740:	b.eq	43874c <ferror@plt+0x35ddc>  // b.none
  438744:	mov	w0, #0x1                   	// #1
  438748:	b	438750 <ferror@plt+0x35de0>
  43874c:	mov	w0, #0x0                   	// #0
  438750:	cmp	w1, w0
  438754:	cset	w0, gt
  438758:	strb	w0, [sp, #59]
  43875c:	ldr	x0, [sp, #40]
  438760:	ldrb	w0, [x0, #26]
  438764:	cmp	w0, #0x0
  438768:	b.ne	4388b8 <ferror@plt+0x35f48>  // b.any
  43876c:	bl	4028c0 <__errno_location@plt>
  438770:	mov	x1, x0
  438774:	ldr	x0, [sp, #32]
  438778:	ldr	w0, [x0, #204]
  43877c:	str	w0, [x1]
  438780:	ldrb	w0, [sp, #59]
  438784:	cmp	w0, #0x0
  438788:	b.eq	438814 <ferror@plt+0x35ea4>  // b.none
  43878c:	ldr	x0, [sp, #40]
  438790:	ldrb	w0, [x0, #1204]
  438794:	cmp	w0, #0x0
  438798:	b.eq	438814 <ferror@plt+0x35ea4>  // b.none
  43879c:	bl	4028c0 <__errno_location@plt>
  4387a0:	ldr	w0, [x0]
  4387a4:	cmp	w0, #0x2
  4387a8:	b.ne	438814 <ferror@plt+0x35ea4>  // b.any
  4387ac:	ldr	x0, [sp, #40]
  4387b0:	ldr	x2, [x0, #712]
  4387b4:	ldr	x0, [sp, #32]
  4387b8:	ldr	x0, [x0]
  4387bc:	mov	x1, x0
  4387c0:	mov	x0, x2
  4387c4:	bl	44f2bc <ferror@plt+0x4c94c>
  4387c8:	ldr	x0, [sp, #40]
  4387cc:	ldrb	w0, [x0, #1207]
  4387d0:	cmp	w0, #0x0
  4387d4:	b.eq	4388bc <ferror@plt+0x35f4c>  // b.none
  4387d8:	ldr	x0, [sp, #32]
  4387dc:	ldr	x0, [x0, #8]
  4387e0:	cmp	x0, #0x0
  4387e4:	b.eq	4387f4 <ferror@plt+0x35e84>  // b.none
  4387e8:	ldr	x0, [sp, #32]
  4387ec:	ldr	x0, [x0, #8]
  4387f0:	b	4387fc <ferror@plt+0x35e8c>
  4387f4:	ldr	x0, [sp, #32]
  4387f8:	ldr	x0, [x0]
  4387fc:	ldr	w3, [sp, #24]
  438800:	mov	x2, x0
  438804:	mov	w1, #0x6                   	// #6
  438808:	ldr	x0, [sp, #40]
  43880c:	bl	43101c <ferror@plt+0x2e6ac>
  438810:	b	4388bc <ferror@plt+0x35f4c>
  438814:	ldr	x0, [sp, #40]
  438818:	ldr	w0, [x0, #1200]
  43881c:	cmp	w0, #0x0
  438820:	b.eq	438840 <ferror@plt+0x35ed0>  // b.none
  438824:	ldrb	w0, [sp, #59]
  438828:	cmp	w0, #0x0
  43882c:	b.ne	438840 <ferror@plt+0x35ed0>  // b.any
  438830:	ldr	x0, [sp, #40]
  438834:	ldrb	w0, [x0, #1207]
  438838:	cmp	w0, #0x0
  43883c:	b.eq	43887c <ferror@plt+0x35f0c>  // b.none
  438840:	ldr	x0, [sp, #32]
  438844:	ldr	x0, [x0, #8]
  438848:	cmp	x0, #0x0
  43884c:	b.eq	43885c <ferror@plt+0x35eec>  // b.none
  438850:	ldr	x0, [sp, #32]
  438854:	ldr	x0, [x0, #8]
  438858:	b	438864 <ferror@plt+0x35ef4>
  43885c:	ldr	x0, [sp, #32]
  438860:	ldr	x0, [x0]
  438864:	ldr	w3, [sp, #24]
  438868:	mov	x2, x0
  43886c:	mov	w1, #0x6                   	// #6
  438870:	ldr	x0, [sp, #40]
  438874:	bl	43101c <ferror@plt+0x2e6ac>
  438878:	b	4388bc <ferror@plt+0x35f4c>
  43887c:	ldr	x0, [sp, #32]
  438880:	ldr	x0, [x0, #8]
  438884:	cmp	x0, #0x0
  438888:	b.eq	438898 <ferror@plt+0x35f28>  // b.none
  43888c:	ldr	x0, [sp, #32]
  438890:	ldr	x0, [x0, #8]
  438894:	b	4388a0 <ferror@plt+0x35f30>
  438898:	ldr	x0, [sp, #32]
  43889c:	ldr	x0, [x0]
  4388a0:	ldr	w3, [sp, #24]
  4388a4:	mov	x2, x0
  4388a8:	mov	w1, #0x0                   	// #0
  4388ac:	ldr	x0, [sp, #40]
  4388b0:	bl	43101c <ferror@plt+0x2e6ac>
  4388b4:	b	4388bc <ferror@plt+0x35f4c>
  4388b8:	nop
  4388bc:	ldp	x29, x30, [sp], #64
  4388c0:	ret
  4388c4:	sub	sp, sp, #0x10
  4388c8:	str	x0, [sp, #8]
  4388cc:	str	x1, [sp]
  4388d0:	ldr	x0, [sp, #8]
  4388d4:	cmp	x0, #0x0
  4388d8:	b.eq	438900 <ferror@plt+0x35f90>  // b.none
  4388dc:	ldr	x0, [sp, #8]
  4388e0:	ldr	x0, [x0, #8]
  4388e4:	ldr	x1, [sp]
  4388e8:	cmp	x1, x0
  4388ec:	b.eq	438900 <ferror@plt+0x35f90>  // b.none
  4388f0:	ldr	x0, [sp, #8]
  4388f4:	ldr	x0, [x0]
  4388f8:	str	x0, [sp, #8]
  4388fc:	b	4388d0 <ferror@plt+0x35f60>
  438900:	ldr	x0, [sp, #8]
  438904:	add	sp, sp, #0x10
  438908:	ret
  43890c:	stp	x29, x30, [sp, #-64]!
  438910:	mov	x29, sp
  438914:	str	x0, [sp, #40]
  438918:	str	x1, [sp, #32]
  43891c:	str	x2, [sp, #24]
  438920:	mov	x1, #0xd8                  	// #216
  438924:	mov	x0, #0x1                   	// #1
  438928:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  43892c:	str	x0, [sp, #56]
  438930:	ldr	x0, [sp, #40]
  438934:	ldr	x0, [x0]
  438938:	cmp	x0, #0x0
  43893c:	cset	w0, eq  // eq = none
  438940:	and	w1, w0, #0xff
  438944:	ldr	x0, [sp, #56]
  438948:	strb	w1, [x0, #212]
  43894c:	ldr	x0, [sp, #56]
  438950:	mov	w1, #0xffffffff            	// #-1
  438954:	str	w1, [x0, #200]
  438958:	ldr	x0, [sp, #56]
  43895c:	ldr	x1, [sp, #32]
  438960:	str	x1, [x0, #64]
  438964:	ldr	x0, [sp, #24]
  438968:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  43896c:	mov	x1, x0
  438970:	ldr	x0, [sp, #56]
  438974:	str	x1, [x0]
  438978:	ldr	x0, [sp, #56]
  43897c:	ldp	x29, x30, [sp], #64
  438980:	ret
  438984:	stp	x29, x30, [sp, #-32]!
  438988:	mov	x29, sp
  43898c:	str	x0, [sp, #24]
  438990:	ldr	x0, [sp, #24]
  438994:	ldr	x0, [x0, #48]
  438998:	bl	402730 <free@plt>
  43899c:	ldr	x0, [sp, #24]
  4389a0:	ldr	x0, [x0]
  4389a4:	bl	402730 <free@plt>
  4389a8:	ldr	x0, [sp, #24]
  4389ac:	ldr	x0, [x0, #8]
  4389b0:	bl	402730 <free@plt>
  4389b4:	ldr	x0, [sp, #24]
  4389b8:	bl	402730 <free@plt>
  4389bc:	nop
  4389c0:	ldp	x29, x30, [sp], #32
  4389c4:	ret
  4389c8:	stp	x29, x30, [sp, #-48]!
  4389cc:	mov	x29, sp
  4389d0:	str	x0, [sp, #24]
  4389d4:	ldr	x0, [sp, #24]
  4389d8:	ldr	x0, [x0, #280]
  4389dc:	str	x0, [sp, #40]
  4389e0:	ldr	x0, [sp, #40]
  4389e4:	cmp	x0, #0x0
  4389e8:	b.eq	438a0c <ferror@plt+0x3609c>  // b.none
  4389ec:	ldr	x0, [sp, #40]
  4389f0:	ldr	x0, [x0, #32]
  4389f4:	str	x0, [sp, #32]
  4389f8:	ldr	x0, [sp, #40]
  4389fc:	bl	438984 <ferror@plt+0x36014>
  438a00:	ldr	x0, [sp, #32]
  438a04:	str	x0, [sp, #40]
  438a08:	b	4389e0 <ferror@plt+0x36070>
  438a0c:	nop
  438a10:	ldp	x29, x30, [sp], #48
  438a14:	ret
  438a18:	stp	x29, x30, [sp, #-96]!
  438a1c:	mov	x29, sp
  438a20:	str	x19, [sp, #16]
  438a24:	str	x0, [sp, #56]
  438a28:	str	x1, [sp, #48]
  438a2c:	str	w2, [sp, #44]
  438a30:	ldr	x0, [sp, #56]
  438a34:	ldr	x19, [x0, #304]
  438a38:	ldr	x0, [sp, #48]
  438a3c:	bl	46e69c <ferror@plt+0x6bd2c>
  438a40:	mov	w3, #0x1                   	// #1
  438a44:	mov	w2, w0
  438a48:	ldr	x1, [sp, #48]
  438a4c:	mov	x0, x19
  438a50:	bl	46e0f0 <ferror@plt+0x6b780>
  438a54:	str	x0, [sp, #80]
  438a58:	ldr	x0, [sp, #80]
  438a5c:	ldr	x0, [x0]
  438a60:	str	x0, [sp, #88]
  438a64:	ldr	x0, [sp, #88]
  438a68:	cmp	x0, #0x0
  438a6c:	b.eq	438a9c <ferror@plt+0x3612c>  // b.none
  438a70:	ldr	x0, [sp, #88]
  438a74:	ldr	x0, [x0, #8]
  438a78:	cmp	x0, #0x0
  438a7c:	b.ne	438a8c <ferror@plt+0x3611c>  // b.any
  438a80:	ldr	x0, [sp, #88]
  438a84:	ldr	x0, [x0, #24]
  438a88:	b	438b48 <ferror@plt+0x361d8>
  438a8c:	ldr	x0, [sp, #88]
  438a90:	ldr	x0, [x0]
  438a94:	str	x0, [sp, #88]
  438a98:	b	438a64 <ferror@plt+0x360f4>
  438a9c:	mov	x1, #0x40                  	// #64
  438aa0:	mov	x0, #0x1                   	// #1
  438aa4:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  438aa8:	str	x0, [sp, #72]
  438aac:	ldr	x0, [sp, #56]
  438ab0:	ldr	x1, [x0, #200]
  438ab4:	ldr	x0, [sp, #72]
  438ab8:	str	x1, [x0]
  438abc:	ldr	x0, [sp, #72]
  438ac0:	ldr	x1, [sp, #48]
  438ac4:	str	x1, [x0, #8]
  438ac8:	ldr	x0, [sp, #48]
  438acc:	bl	402330 <strlen@plt>
  438ad0:	mov	w1, w0
  438ad4:	ldr	x0, [sp, #72]
  438ad8:	str	w1, [x0, #16]
  438adc:	ldr	w0, [sp, #44]
  438ae0:	and	w1, w0, #0xff
  438ae4:	ldr	x0, [sp, #72]
  438ae8:	strb	w1, [x0, #20]
  438aec:	ldr	x0, [sp, #72]
  438af0:	str	xzr, [x0, #40]
  438af4:	ldr	x0, [sp, #56]
  438af8:	bl	438b9c <ferror@plt+0x3622c>
  438afc:	str	x0, [sp, #88]
  438b00:	ldr	x0, [sp, #80]
  438b04:	ldr	x1, [x0]
  438b08:	ldr	x0, [sp, #88]
  438b0c:	str	x1, [x0]
  438b10:	ldr	x0, [sp, #88]
  438b14:	str	xzr, [x0, #8]
  438b18:	ldr	x0, [sp, #56]
  438b1c:	ldr	x0, [x0, #40]
  438b20:	ldr	w1, [x0, #56]
  438b24:	ldr	x0, [sp, #88]
  438b28:	str	w1, [x0, #16]
  438b2c:	ldr	x0, [sp, #88]
  438b30:	ldr	x1, [sp, #72]
  438b34:	str	x1, [x0, #24]
  438b38:	ldr	x0, [sp, #80]
  438b3c:	ldr	x1, [sp, #88]
  438b40:	str	x1, [x0]
  438b44:	ldr	x0, [sp, #72]
  438b48:	ldr	x19, [sp, #16]
  438b4c:	ldp	x29, x30, [sp], #96
  438b50:	ret
  438b54:	stp	x29, x30, [sp, #-48]!
  438b58:	mov	x29, sp
  438b5c:	str	x0, [sp, #24]
  438b60:	mov	x0, #0xff0                 	// #4080
  438b64:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  438b68:	str	x0, [sp, #40]
  438b6c:	ldr	x0, [sp, #40]
  438b70:	str	wzr, [x0]
  438b74:	ldr	x0, [sp, #24]
  438b78:	ldr	x1, [x0, #312]
  438b7c:	ldr	x0, [sp, #40]
  438b80:	str	x1, [x0, #8]
  438b84:	ldr	x0, [sp, #24]
  438b88:	ldr	x1, [sp, #40]
  438b8c:	str	x1, [x0, #312]
  438b90:	nop
  438b94:	ldp	x29, x30, [sp], #48
  438b98:	ret
  438b9c:	stp	x29, x30, [sp, #-48]!
  438ba0:	mov	x29, sp
  438ba4:	str	x0, [sp, #24]
  438ba8:	ldr	x0, [sp, #24]
  438bac:	ldr	x0, [x0, #312]
  438bb0:	ldr	w0, [x0]
  438bb4:	cmp	w0, #0x7f
  438bb8:	b.ne	438bc4 <ferror@plt+0x36254>  // b.any
  438bbc:	ldr	x0, [sp, #24]
  438bc0:	bl	438b54 <ferror@plt+0x361e4>
  438bc4:	ldr	x0, [sp, #24]
  438bc8:	ldr	x1, [x0, #312]
  438bcc:	ldr	w0, [x1]
  438bd0:	add	w2, w0, #0x1
  438bd4:	str	w2, [x1]
  438bd8:	str	w0, [sp, #44]
  438bdc:	ldr	x0, [sp, #24]
  438be0:	ldr	x1, [x0, #312]
  438be4:	ldr	w0, [sp, #44]
  438be8:	lsl	x0, x0, #5
  438bec:	add	x0, x0, #0x10
  438bf0:	add	x0, x1, x0
  438bf4:	ldp	x29, x30, [sp], #48
  438bf8:	ret
  438bfc:	stp	x29, x30, [sp, #-48]!
  438c00:	mov	x29, sp
  438c04:	str	x0, [sp, #24]
  438c08:	ldr	x0, [sp, #24]
  438c0c:	ldr	x0, [x0, #312]
  438c10:	str	x0, [sp, #40]
  438c14:	ldr	x0, [sp, #40]
  438c18:	cmp	x0, #0x0
  438c1c:	b.eq	438c40 <ferror@plt+0x362d0>  // b.none
  438c20:	ldr	x0, [sp, #40]
  438c24:	ldr	x0, [x0, #8]
  438c28:	str	x0, [sp, #32]
  438c2c:	ldr	x0, [sp, #40]
  438c30:	bl	402730 <free@plt>
  438c34:	ldr	x0, [sp, #32]
  438c38:	str	x0, [sp, #40]
  438c3c:	b	438c14 <ferror@plt+0x362a4>
  438c40:	nop
  438c44:	ldp	x29, x30, [sp], #48
  438c48:	ret
  438c4c:	stp	x29, x30, [sp, #-64]!
  438c50:	mov	x29, sp
  438c54:	str	x19, [sp, #16]
  438c58:	str	x0, [sp, #40]
  438c5c:	str	x1, [sp, #32]
  438c60:	ldr	x0, [sp, #40]
  438c64:	ldr	x19, [x0, #296]
  438c68:	ldr	x0, [sp, #32]
  438c6c:	bl	46e69c <ferror@plt+0x6bd2c>
  438c70:	mov	w2, w0
  438c74:	ldr	x1, [sp, #32]
  438c78:	mov	x0, x19
  438c7c:	bl	46df68 <ferror@plt+0x6b5f8>
  438c80:	str	x0, [sp, #56]
  438c84:	ldr	x0, [sp, #56]
  438c88:	cmp	x0, #0x0
  438c8c:	b.eq	438cc4 <ferror@plt+0x36354>  // b.none
  438c90:	ldr	x0, [sp, #56]
  438c94:	ldr	x0, [x0, #8]
  438c98:	cmp	x0, #0x0
  438c9c:	b.eq	438cb4 <ferror@plt+0x36344>  // b.none
  438ca0:	ldr	x0, [sp, #56]
  438ca4:	ldr	x0, [x0, #24]
  438ca8:	ldr	w0, [x0, #204]
  438cac:	cmp	w0, #0x0
  438cb0:	b.eq	438cc4 <ferror@plt+0x36354>  // b.none
  438cb4:	ldr	x0, [sp, #56]
  438cb8:	ldr	x0, [x0]
  438cbc:	str	x0, [sp, #56]
  438cc0:	b	438c84 <ferror@plt+0x36314>
  438cc4:	ldr	x0, [sp, #56]
  438cc8:	cmp	x0, #0x0
  438ccc:	cset	w0, ne  // ne = any
  438cd0:	and	w0, w0, #0xff
  438cd4:	ldr	x19, [sp, #16]
  438cd8:	ldp	x29, x30, [sp], #64
  438cdc:	ret
  438ce0:	stp	x29, x30, [sp, #-80]!
  438ce4:	mov	x29, sp
  438ce8:	str	x19, [sp, #16]
  438cec:	str	x0, [sp, #56]
  438cf0:	str	x1, [sp, #48]
  438cf4:	str	w2, [sp, #44]
  438cf8:	ldr	x0, [sp, #56]
  438cfc:	ldr	x19, [x0, #296]
  438d00:	ldr	x0, [sp, #48]
  438d04:	bl	46e69c <ferror@plt+0x6bd2c>
  438d08:	mov	w2, w0
  438d0c:	ldr	x1, [sp, #48]
  438d10:	mov	x0, x19
  438d14:	bl	46df68 <ferror@plt+0x6b5f8>
  438d18:	str	x0, [sp, #72]
  438d1c:	ldr	w0, [sp, #44]
  438d20:	bl	410168 <ferror@plt+0xd7f8>
  438d24:	and	w0, w0, #0xff
  438d28:	cmp	w0, #0x0
  438d2c:	b.eq	438d44 <ferror@plt+0x363d4>  // b.none
  438d30:	ldr	x0, [sp, #56]
  438d34:	ldr	x0, [x0, #40]
  438d38:	ldr	w1, [sp, #44]
  438d3c:	bl	443714 <ferror@plt+0x40da4>
  438d40:	str	w0, [sp, #44]
  438d44:	ldr	x0, [sp, #72]
  438d48:	cmp	x0, #0x0
  438d4c:	b.eq	438d98 <ferror@plt+0x36428>  // b.none
  438d50:	ldr	x0, [sp, #72]
  438d54:	ldr	x0, [x0, #8]
  438d58:	cmp	x0, #0x0
  438d5c:	b.eq	438d88 <ferror@plt+0x36418>  // b.none
  438d60:	ldr	x0, [sp, #72]
  438d64:	ldr	x0, [x0, #24]
  438d68:	ldr	w0, [x0, #204]
  438d6c:	cmp	w0, #0x0
  438d70:	b.ne	438d88 <ferror@plt+0x36418>  // b.any
  438d74:	ldr	x0, [sp, #72]
  438d78:	ldr	w0, [x0, #16]
  438d7c:	ldr	w1, [sp, #44]
  438d80:	cmp	w1, w0
  438d84:	b.cs	438d98 <ferror@plt+0x36428>  // b.hs, b.nlast
  438d88:	ldr	x0, [sp, #72]
  438d8c:	ldr	x0, [x0]
  438d90:	str	x0, [sp, #72]
  438d94:	b	438d44 <ferror@plt+0x363d4>
  438d98:	ldr	x0, [sp, #72]
  438d9c:	cmp	x0, #0x0
  438da0:	cset	w0, ne  // ne = any
  438da4:	and	w0, w0, #0xff
  438da8:	ldr	x19, [sp, #16]
  438dac:	ldp	x29, x30, [sp], #80
  438db0:	ret
  438db4:	stp	x29, x30, [sp, #-48]!
  438db8:	mov	x29, sp
  438dbc:	str	x0, [sp, #24]
  438dc0:	ldr	x0, [sp, #24]
  438dc4:	str	x0, [sp, #32]
  438dc8:	ldr	x0, [sp, #32]
  438dcc:	ldr	x0, [x0, #8]
  438dd0:	cmp	x0, #0x0
  438dd4:	b.eq	438dec <ferror@plt+0x3647c>  // b.none
  438dd8:	ldr	x0, [sp, #32]
  438ddc:	ldr	x0, [x0, #24]
  438de0:	ldr	x0, [x0]
  438de4:	str	x0, [sp, #40]
  438de8:	b	438dfc <ferror@plt+0x3648c>
  438dec:	ldr	x0, [sp, #32]
  438df0:	ldr	x0, [x0, #24]
  438df4:	ldr	x0, [x0, #8]
  438df8:	str	x0, [sp, #40]
  438dfc:	ldr	x0, [sp, #40]
  438e00:	bl	46e69c <ferror@plt+0x6bd2c>
  438e04:	ldp	x29, x30, [sp], #48
  438e08:	ret
  438e0c:	stp	x29, x30, [sp, #-64]!
  438e10:	mov	x29, sp
  438e14:	str	x0, [sp, #24]
  438e18:	str	x1, [sp, #16]
  438e1c:	ldr	x0, [sp, #24]
  438e20:	str	x0, [sp, #48]
  438e24:	ldr	x0, [sp, #16]
  438e28:	str	x0, [sp, #40]
  438e2c:	ldr	x0, [sp, #48]
  438e30:	ldr	x0, [x0, #8]
  438e34:	cmp	x0, #0x0
  438e38:	b.eq	438e50 <ferror@plt+0x364e0>  // b.none
  438e3c:	ldr	x0, [sp, #48]
  438e40:	ldr	x0, [x0, #24]
  438e44:	ldr	x0, [x0]
  438e48:	str	x0, [sp, #56]
  438e4c:	b	438e60 <ferror@plt+0x364f0>
  438e50:	ldr	x0, [sp, #48]
  438e54:	ldr	x0, [x0, #24]
  438e58:	ldr	x0, [x0, #8]
  438e5c:	str	x0, [sp, #56]
  438e60:	ldr	x1, [sp, #40]
  438e64:	ldr	x0, [sp, #56]
  438e68:	bl	46d034 <ferror@plt+0x6a6c4>
  438e6c:	cmp	w0, #0x0
  438e70:	cset	w0, eq  // eq = none
  438e74:	and	w0, w0, #0xff
  438e78:	ldp	x29, x30, [sp], #64
  438e7c:	ret
  438e80:	stp	x29, x30, [sp, #-32]!
  438e84:	mov	x29, sp
  438e88:	str	x0, [sp, #24]
  438e8c:	str	x1, [sp, #16]
  438e90:	ldr	x1, [sp, #16]
  438e94:	ldr	x0, [sp, #24]
  438e98:	bl	46d034 <ferror@plt+0x6a6c4>
  438e9c:	cmp	w0, #0x0
  438ea0:	cset	w0, eq  // eq = none
  438ea4:	and	w0, w0, #0xff
  438ea8:	ldp	x29, x30, [sp], #32
  438eac:	ret
  438eb0:	stp	x29, x30, [sp, #-32]!
  438eb4:	mov	x29, sp
  438eb8:	str	x0, [sp, #24]
  438ebc:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  438ec0:	add	x5, x0, #0x730
  438ec4:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  438ec8:	add	x4, x0, #0x764
  438ecc:	mov	x3, #0x0                   	// #0
  438ed0:	adrp	x0, 438000 <ferror@plt+0x35690>
  438ed4:	add	x2, x0, #0xe0c
  438ed8:	adrp	x0, 438000 <ferror@plt+0x35690>
  438edc:	add	x1, x0, #0xdb4
  438ee0:	mov	x0, #0x7f                  	// #127
  438ee4:	bl	46d558 <ferror@plt+0x6abe8>
  438ee8:	mov	x1, x0
  438eec:	ldr	x0, [sp, #24]
  438ef0:	str	x1, [x0, #296]
  438ef4:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  438ef8:	add	x5, x0, #0x730
  438efc:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  438f00:	add	x4, x0, #0x764
  438f04:	mov	x3, #0x0                   	// #0
  438f08:	adrp	x0, 438000 <ferror@plt+0x35690>
  438f0c:	add	x2, x0, #0xe0c
  438f10:	adrp	x0, 438000 <ferror@plt+0x35690>
  438f14:	add	x1, x0, #0xdb4
  438f18:	mov	x0, #0x7f                  	// #127
  438f1c:	bl	46d558 <ferror@plt+0x6abe8>
  438f20:	mov	x1, x0
  438f24:	ldr	x0, [sp, #24]
  438f28:	str	x1, [x0, #304]
  438f2c:	ldr	x0, [sp, #24]
  438f30:	bl	438b54 <ferror@plt+0x361e4>
  438f34:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  438f38:	add	x5, x0, #0x730
  438f3c:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  438f40:	add	x4, x0, #0x764
  438f44:	mov	x3, #0x0                   	// #0
  438f48:	adrp	x0, 438000 <ferror@plt+0x35690>
  438f4c:	add	x2, x0, #0xe80
  438f50:	adrp	x0, 46e000 <ferror@plt+0x6b690>
  438f54:	add	x1, x0, #0x69c
  438f58:	mov	x0, #0x7f                  	// #127
  438f5c:	bl	46d558 <ferror@plt+0x6abe8>
  438f60:	mov	x1, x0
  438f64:	ldr	x0, [sp, #24]
  438f68:	str	x1, [x0, #320]
  438f6c:	ldr	x0, [sp, #24]
  438f70:	add	x5, x0, #0x148
  438f74:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  438f78:	add	x4, x0, #0x730
  438f7c:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  438f80:	add	x3, x0, #0x718
  438f84:	mov	x2, #0x0                   	// #0
  438f88:	mov	x1, #0x0                   	// #0
  438f8c:	mov	x0, x5
  438f90:	bl	46f11c <_obstack_begin@@Base>
  438f94:	nop
  438f98:	ldp	x29, x30, [sp], #32
  438f9c:	ret
  438fa0:	stp	x29, x30, [sp, #-48]!
  438fa4:	mov	x29, sp
  438fa8:	str	x0, [sp, #24]
  438fac:	ldr	x0, [sp, #24]
  438fb0:	ldr	x0, [x0, #296]
  438fb4:	bl	46d8fc <ferror@plt+0x6af8c>
  438fb8:	ldr	x0, [sp, #24]
  438fbc:	ldr	x0, [x0, #304]
  438fc0:	bl	46d8fc <ferror@plt+0x6af8c>
  438fc4:	ldr	x0, [sp, #24]
  438fc8:	ldr	x0, [x0, #320]
  438fcc:	bl	46d8fc <ferror@plt+0x6af8c>
  438fd0:	ldr	x0, [sp, #24]
  438fd4:	add	x0, x0, #0x148
  438fd8:	str	x0, [sp, #40]
  438fdc:	str	xzr, [sp, #32]
  438fe0:	ldr	x0, [sp, #40]
  438fe4:	ldr	x0, [x0, #8]
  438fe8:	ldr	x1, [sp, #32]
  438fec:	cmp	x1, x0
  438ff0:	b.ls	439028 <ferror@plt+0x366b8>  // b.plast
  438ff4:	ldr	x0, [sp, #40]
  438ff8:	ldr	x0, [x0, #32]
  438ffc:	ldr	x1, [sp, #32]
  439000:	cmp	x1, x0
  439004:	b.cs	439028 <ferror@plt+0x366b8>  // b.hs, b.nlast
  439008:	ldr	x0, [sp, #40]
  43900c:	ldr	x1, [sp, #32]
  439010:	str	x1, [x0, #16]
  439014:	ldr	x0, [sp, #40]
  439018:	ldr	x1, [x0, #16]
  43901c:	ldr	x0, [sp, #40]
  439020:	str	x1, [x0, #24]
  439024:	b	439034 <ferror@plt+0x366c4>
  439028:	ldr	x1, [sp, #32]
  43902c:	ldr	x0, [sp, #40]
  439030:	bl	46f480 <_obstack_free@@Base>
  439034:	ldr	x0, [sp, #24]
  439038:	bl	438bfc <ferror@plt+0x3628c>
  43903c:	ldr	x0, [sp, #24]
  439040:	bl	4389c8 <ferror@plt+0x36058>
  439044:	nop
  439048:	ldp	x29, x30, [sp], #48
  43904c:	ret
  439050:	stp	x29, x30, [sp, #-32]!
  439054:	mov	x29, sp
  439058:	str	x0, [sp, #24]
  43905c:	ldr	x0, [sp, #24]
  439060:	bl	438fa0 <ferror@plt+0x36630>
  439064:	ldr	x0, [sp, #24]
  439068:	str	xzr, [x0, #312]
  43906c:	ldr	x0, [sp, #24]
  439070:	str	xzr, [x0, #280]
  439074:	ldr	x0, [sp, #24]
  439078:	bl	438eb0 <ferror@plt+0x36540>
  43907c:	nop
  439080:	ldp	x29, x30, [sp], #32
  439084:	ret
  439088:	stp	x29, x30, [sp, #-32]!
  43908c:	mov	x29, sp
  439090:	str	x0, [sp, #24]
  439094:	str	x1, [sp, #16]
  439098:	ldr	x0, [sp, #24]
  43909c:	ldr	x0, [x0]
  4390a0:	ldr	x0, [x0, #80]
  4390a4:	ldr	x0, [x0, #64]
  4390a8:	mov	w6, #0x0                   	// #0
  4390ac:	mov	w5, #0x0                   	// #0
  4390b0:	mov	w4, #0x0                   	// #0
  4390b4:	mov	w3, #0x1                   	// #1
  4390b8:	mov	x2, x0
  4390bc:	ldr	x1, [sp, #16]
  4390c0:	ldr	x0, [sp, #24]
  4390c4:	bl	437530 <ferror@plt+0x34bc0>
  4390c8:	nop
  4390cc:	ldp	x29, x30, [sp], #32
  4390d0:	ret
  4390d4:	stp	x29, x30, [sp, #-80]!
  4390d8:	mov	x29, sp
  4390dc:	str	x19, [sp, #16]
  4390e0:	str	x0, [sp, #40]
  4390e4:	str	w1, [sp, #36]
  4390e8:	str	w2, [sp, #32]
  4390ec:	str	wzr, [sp, #76]
  4390f0:	ldr	x0, [sp, #40]
  4390f4:	ldr	x0, [x0, #40]
  4390f8:	str	x0, [sp, #64]
  4390fc:	ldr	x0, [sp, #64]
  439100:	bl	4305f8 <ferror@plt+0x2dc88>
  439104:	str	x0, [sp, #56]
  439108:	ldr	w0, [sp, #36]
  43910c:	cmp	w0, #0x0
  439110:	b.eq	439130 <ferror@plt+0x367c0>  // b.none
  439114:	ldr	w0, [sp, #32]
  439118:	cmp	w0, #0x0
  43911c:	b.eq	439128 <ferror@plt+0x367b8>  // b.none
  439120:	mov	w0, #0x2                   	// #2
  439124:	b	43912c <ferror@plt+0x367bc>
  439128:	mov	w0, #0x1                   	// #1
  43912c:	str	w0, [sp, #76]
  439130:	ldr	x0, [sp, #40]
  439134:	ldr	x0, [x0]
  439138:	ldr	w1, [sp, #76]
  43913c:	and	w1, w1, #0xff
  439140:	strb	w1, [x0, #106]
  439144:	ldr	x0, [sp, #56]
  439148:	bl	420780 <ferror@plt+0x1de10>
  43914c:	mov	x19, x0
  439150:	ldr	x0, [sp, #40]
  439154:	ldr	x0, [x0, #40]
  439158:	ldr	w0, [x0, #60]
  43915c:	mov	w1, w0
  439160:	ldr	x0, [sp, #56]
  439164:	bl	409ad0 <ferror@plt+0x7160>
  439168:	mov	w1, w0
  43916c:	ldr	w0, [sp, #76]
  439170:	mov	w4, w0
  439174:	mov	w3, w1
  439178:	mov	x2, x19
  43917c:	mov	w1, #0x2                   	// #2
  439180:	ldr	x0, [sp, #40]
  439184:	bl	42cda8 <ferror@plt+0x2a438>
  439188:	nop
  43918c:	ldr	x19, [sp, #16]
  439190:	ldp	x29, x30, [sp], #80
  439194:	ret
  439198:	stp	x29, x30, [sp, #-48]!
  43919c:	mov	x29, sp
  4391a0:	str	x0, [sp, #40]
  4391a4:	str	w1, [sp, #36]
  4391a8:	str	x2, [sp, #24]
  4391ac:	mov	w4, #0x0                   	// #0
  4391b0:	mov	w3, #0x1                   	// #1
  4391b4:	ldr	x2, [sp, #24]
  4391b8:	ldr	w1, [sp, #36]
  4391bc:	ldr	x0, [sp, #40]
  4391c0:	bl	42cda8 <ferror@plt+0x2a438>
  4391c4:	nop
  4391c8:	ldp	x29, x30, [sp], #48
  4391cc:	ret
  4391d0:	stp	x29, x30, [sp, #-64]!
  4391d4:	mov	x29, sp
  4391d8:	str	x0, [sp, #24]
  4391dc:	str	x1, [sp, #16]
  4391e0:	ldr	x0, [sp, #24]
  4391e4:	ldr	x0, [x0]
  4391e8:	str	x0, [sp, #56]
  4391ec:	ldr	x0, [sp, #16]
  4391f0:	str	x0, [sp, #48]
  4391f4:	ldr	x0, [sp, #56]
  4391f8:	ldr	x0, [x0, #8]
  4391fc:	cmp	x0, #0x0
  439200:	b.eq	4392c4 <ferror@plt+0x36954>  // b.none
  439204:	ldr	x0, [sp, #56]
  439208:	ldr	x0, [x0, #24]
  43920c:	str	x0, [sp, #40]
  439210:	ldr	x0, [sp, #40]
  439214:	ldrb	w0, [x0, #210]
  439218:	eor	w0, w0, #0x1
  43921c:	and	w0, w0, #0xff
  439220:	cmp	w0, #0x0
  439224:	b.eq	4392c4 <ferror@plt+0x36954>  // b.none
  439228:	ldr	x0, [sp, #40]
  43922c:	ldr	x0, [x0, #56]
  439230:	cmp	x0, #0x0
  439234:	b.ne	4392c4 <ferror@plt+0x36954>  // b.any
  439238:	ldr	x0, [sp, #40]
  43923c:	ldrh	w0, [x0, #208]
  439240:	cmp	w0, #0x1
  439244:	b.ne	4392c4 <ferror@plt+0x36954>  // b.any
  439248:	ldr	x0, [sp, #40]
  43924c:	ldrb	w0, [x0, #212]
  439250:	eor	w0, w0, #0x1
  439254:	and	w0, w0, #0xff
  439258:	cmp	w0, #0x0
  43925c:	b.eq	4392c4 <ferror@plt+0x36954>  // b.none
  439260:	ldr	x0, [sp, #48]
  439264:	ldr	x0, [x0]
  439268:	cmp	x0, #0x0
  43926c:	b.ne	439294 <ferror@plt+0x36924>  // b.any
  439270:	ldr	x0, [sp, #48]
  439274:	ldr	x0, [x0, #8]
  439278:	mov	x1, #0x8                   	// #8
  43927c:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  439280:	mov	x1, x0
  439284:	ldr	x0, [sp, #48]
  439288:	str	x1, [x0]
  43928c:	ldr	x0, [sp, #48]
  439290:	str	xzr, [x0, #8]
  439294:	ldr	x0, [sp, #48]
  439298:	ldr	x1, [x0]
  43929c:	ldr	x0, [sp, #48]
  4392a0:	ldr	x0, [x0, #8]
  4392a4:	add	x3, x0, #0x1
  4392a8:	ldr	x2, [sp, #48]
  4392ac:	str	x3, [x2, #8]
  4392b0:	lsl	x0, x0, #3
  4392b4:	add	x0, x1, x0
  4392b8:	ldr	x1, [sp, #40]
  4392bc:	ldr	x1, [x1, #8]
  4392c0:	str	x1, [x0]
  4392c4:	mov	w0, #0x1                   	// #1
  4392c8:	ldp	x29, x30, [sp], #64
  4392cc:	ret
  4392d0:	stp	x29, x30, [sp, #-32]!
  4392d4:	mov	x29, sp
  4392d8:	str	x0, [sp, #24]
  4392dc:	str	x1, [sp, #16]
  4392e0:	ldr	x0, [sp, #24]
  4392e4:	ldr	x2, [x0]
  4392e8:	ldr	x0, [sp, #16]
  4392ec:	ldr	x0, [x0]
  4392f0:	mov	x1, x0
  4392f4:	mov	x0, x2
  4392f8:	bl	4026d0 <strcmp@plt>
  4392fc:	ldp	x29, x30, [sp], #32
  439300:	ret
  439304:	stp	x29, x30, [sp, #-64]!
  439308:	mov	x29, sp
  43930c:	str	x0, [sp, #24]
  439310:	str	xzr, [sp, #40]
  439314:	ldr	x0, [sp, #24]
  439318:	ldr	x0, [x0, #296]
  43931c:	bl	46d3ec <ferror@plt+0x6aa7c>
  439320:	str	x0, [sp, #48]
  439324:	ldr	x0, [sp, #24]
  439328:	ldr	x3, [x0, #296]
  43932c:	add	x0, sp, #0x28
  439330:	mov	x2, x0
  439334:	adrp	x0, 439000 <ferror@plt+0x36690>
  439338:	add	x1, x0, #0x1d0
  43933c:	mov	x0, x3
  439340:	bl	46e5e4 <ferror@plt+0x6bc74>
  439344:	ldr	x0, [sp, #40]
  439348:	cmp	x0, #0x0
  43934c:	b.eq	43940c <ferror@plt+0x36a9c>  // b.none
  439350:	ldr	x4, [sp, #40]
  439354:	ldr	x1, [sp, #48]
  439358:	adrp	x0, 439000 <ferror@plt+0x36690>
  43935c:	add	x3, x0, #0x2d0
  439360:	mov	x2, #0x8                   	// #8
  439364:	mov	x0, x4
  439368:	bl	402410 <qsort@plt>
  43936c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  439370:	add	x1, x0, #0x970
  439374:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  439378:	add	x0, x0, #0x9a0
  43937c:	bl	402720 <dgettext@plt>
  439380:	mov	x2, x0
  439384:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  439388:	add	x0, x0, #0x7a8
  43938c:	ldr	x0, [x0]
  439390:	mov	x1, x0
  439394:	mov	x0, x2
  439398:	bl	402870 <fputs_unlocked@plt>
  43939c:	str	xzr, [sp, #56]
  4393a0:	ldr	x0, [sp, #48]
  4393a4:	ldr	x1, [sp, #56]
  4393a8:	cmp	x1, x0
  4393ac:	b.cs	439404 <ferror@plt+0x36a94>  // b.hs, b.nlast
  4393b0:	ldr	x1, [sp, #40]
  4393b4:	ldr	x0, [sp, #56]
  4393b8:	lsl	x0, x0, #3
  4393bc:	add	x0, x1, x0
  4393c0:	ldr	x2, [x0]
  4393c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4393c8:	add	x0, x0, #0x7a8
  4393cc:	ldr	x0, [x0]
  4393d0:	mov	x1, x0
  4393d4:	mov	x0, x2
  4393d8:	bl	402870 <fputs_unlocked@plt>
  4393dc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4393e0:	add	x0, x0, #0x7a8
  4393e4:	ldr	x0, [x0]
  4393e8:	mov	x1, x0
  4393ec:	mov	w0, #0xa                   	// #10
  4393f0:	bl	402430 <putc_unlocked@plt>
  4393f4:	ldr	x0, [sp, #56]
  4393f8:	add	x0, x0, #0x1
  4393fc:	str	x0, [sp, #56]
  439400:	b	4393a0 <ferror@plt+0x36a30>
  439404:	ldr	x0, [sp, #40]
  439408:	bl	402730 <free@plt>
  43940c:	nop
  439410:	ldp	x29, x30, [sp], #64
  439414:	ret
  439418:	stp	x29, x30, [sp, #-64]!
  43941c:	mov	x29, sp
  439420:	str	x0, [sp, #40]
  439424:	str	x1, [sp, #32]
  439428:	str	w2, [sp, #28]
  43942c:	mov	w3, #0x0                   	// #0
  439430:	ldr	w2, [sp, #28]
  439434:	ldr	x1, [sp, #32]
  439438:	ldr	x0, [sp, #40]
  43943c:	bl	4382e8 <ferror@plt+0x35978>
  439440:	str	x0, [sp, #56]
  439444:	ldr	x0, [sp, #56]
  439448:	cmp	x0, #0x0
  43944c:	b.ne	439458 <ferror@plt+0x36ae8>  // b.any
  439450:	mov	w0, #0xffffffff            	// #-1
  439454:	b	4394e0 <ferror@plt+0x36b70>
  439458:	mov	w6, #0x0                   	// #0
  43945c:	mov	w5, #0x0                   	// #0
  439460:	ldr	w4, [sp, #28]
  439464:	mov	w3, #0x0                   	// #0
  439468:	ldr	x2, [sp, #56]
  43946c:	ldr	x1, [sp, #32]
  439470:	ldr	x0, [sp, #40]
  439474:	bl	437530 <ferror@plt+0x34bc0>
  439478:	str	x0, [sp, #48]
  43947c:	ldr	x0, [sp, #48]
  439480:	ldr	w0, [x0, #204]
  439484:	cmp	w0, #0x0
  439488:	b.eq	439494 <ferror@plt+0x36b24>  // b.none
  43948c:	mov	w0, #0xffffffff            	// #-1
  439490:	b	4394e0 <ferror@plt+0x36b70>
  439494:	ldr	x0, [sp, #48]
  439498:	ldr	w0, [x0, #200]
  43949c:	cmn	w0, #0x1
  4394a0:	b.eq	4394bc <ferror@plt+0x36b4c>  // b.none
  4394a4:	ldr	x0, [sp, #48]
  4394a8:	ldr	w0, [x0, #200]
  4394ac:	bl	402600 <close@plt>
  4394b0:	ldr	x0, [sp, #48]
  4394b4:	mov	w1, #0xffffffff            	// #-1
  4394b8:	str	w1, [x0, #200]
  4394bc:	ldr	x0, [sp, #48]
  4394c0:	ldr	x1, [x0, #160]
  4394c4:	ldr	x0, [sp, #40]
  4394c8:	ldr	x0, [x0]
  4394cc:	ldr	x0, [x0, #80]
  4394d0:	ldr	x0, [x0, #160]
  4394d4:	cmp	x1, x0
  4394d8:	cset	w0, gt
  4394dc:	and	w0, w0, #0xff
  4394e0:	ldp	x29, x30, [sp], #64
  4394e4:	ret
  4394e8:	stp	x29, x30, [sp, #-32]!
  4394ec:	mov	x29, sp
  4394f0:	str	x0, [sp, #24]
  4394f4:	str	x1, [sp, #16]
  4394f8:	mov	w4, #0x0                   	// #0
  4394fc:	mov	w3, #0x3                   	// #3
  439500:	mov	w2, #0x0                   	// #0
  439504:	ldr	x1, [sp, #16]
  439508:	ldr	x0, [sp, #24]
  43950c:	bl	4384f0 <ferror@plt+0x35b80>
  439510:	and	w0, w0, #0xff
  439514:	ldp	x29, x30, [sp], #32
  439518:	ret
  43951c:	stp	x29, x30, [sp, #-32]!
  439520:	mov	x29, sp
  439524:	str	x0, [sp, #24]
  439528:	str	x1, [sp, #16]
  43952c:	mov	w4, #0x0                   	// #0
  439530:	mov	w3, #0x4                   	// #4
  439534:	mov	w2, #0x1                   	// #1
  439538:	ldr	x1, [sp, #16]
  43953c:	ldr	x0, [sp, #24]
  439540:	bl	4384f0 <ferror@plt+0x35b80>
  439544:	and	w0, w0, #0xff
  439548:	ldp	x29, x30, [sp], #32
  43954c:	ret
  439550:	stp	x29, x30, [sp, #-48]!
  439554:	mov	x29, sp
  439558:	str	x0, [sp, #40]
  43955c:	str	x1, [sp, #32]
  439560:	str	x2, [sp, #24]
  439564:	ldr	x0, [sp, #40]
  439568:	ldrb	w0, [x0, #440]
  43956c:	cmp	w0, #0x0
  439570:	b.eq	439594 <ferror@plt+0x36c24>  // b.none
  439574:	ldr	x0, [sp, #32]
  439578:	ldr	x0, [x0, #56]
  43957c:	cmp	x0, #0x0
  439580:	b.ne	439594 <ferror@plt+0x36c24>  // b.any
  439584:	ldr	x0, [sp, #40]
  439588:	ldr	x1, [x0, #424]
  43958c:	ldr	x0, [sp, #32]
  439590:	str	x1, [x0, #56]
  439594:	ldr	x0, [sp, #40]
  439598:	strb	wzr, [x0, #440]
  43959c:	ldr	x0, [sp, #24]
  4395a0:	cmp	x0, #0x0
  4395a4:	b.eq	4395dc <ferror@plt+0x36c6c>  // b.none
  4395a8:	ldr	x0, [sp, #32]
  4395ac:	ldr	x0, [x0, #48]
  4395b0:	ldr	x1, [sp, #24]
  4395b4:	cmp	x1, x0
  4395b8:	b.ne	4395d4 <ferror@plt+0x36c64>  // b.any
  4395bc:	ldr	x0, [sp, #32]
  4395c0:	str	xzr, [x0, #48]
  4395c4:	ldr	x0, [sp, #32]
  4395c8:	str	xzr, [x0, #40]
  4395cc:	ldr	x0, [sp, #32]
  4395d0:	strb	wzr, [x0, #213]
  4395d4:	ldr	x0, [sp, #24]
  4395d8:	bl	402730 <free@plt>
  4395dc:	nop
  4395e0:	ldp	x29, x30, [sp], #48
  4395e4:	ret
  4395e8:	sub	sp, sp, #0x10
  4395ec:	str	x0, [sp, #8]
  4395f0:	ldr	x0, [sp, #8]
  4395f4:	ldr	x0, [x0]
  4395f8:	add	sp, sp, #0x10
  4395fc:	ret
  439600:	sub	sp, sp, #0x10
  439604:	str	x0, [sp, #8]
  439608:	ldr	x0, [sp, #8]
  43960c:	add	x0, x0, #0x48
  439610:	add	sp, sp, #0x10
  439614:	ret
  439618:	stp	x29, x30, [sp, #-48]!
  43961c:	mov	x29, sp
  439620:	str	x0, [sp, #40]
  439624:	str	x1, [sp, #32]
  439628:	str	x2, [sp, #24]
  43962c:	str	w3, [sp, #20]
  439630:	ldr	x0, [sp, #40]
  439634:	ldr	x1, [sp, #32]
  439638:	str	x1, [x0, #200]
  43963c:	ldr	x0, [sp, #40]
  439640:	ldr	x1, [sp, #32]
  439644:	str	x1, [x0, #208]
  439648:	ldr	w0, [sp, #20]
  43964c:	cmp	w0, #0x0
  439650:	cset	w0, ne  // ne = any
  439654:	and	w1, w0, #0xff
  439658:	ldr	x0, [sp, #40]
  43965c:	strb	w1, [x0, #416]
  439660:	ldr	x0, [sp, #32]
  439664:	cmp	x0, #0x0
  439668:	b.eq	4396b8 <ferror@plt+0x36d48>  // b.none
  43966c:	ldr	x0, [sp, #32]
  439670:	str	xzr, [x0, #32]
  439674:	ldr	x0, [sp, #32]
  439678:	ldr	x0, [x0, #8]
  43967c:	bl	402330 <strlen@plt>
  439680:	mov	w1, w0
  439684:	ldr	x0, [sp, #32]
  439688:	str	w1, [x0, #16]
  43968c:	ldr	x1, [sp, #32]
  439690:	ldr	x0, [sp, #24]
  439694:	cmp	x1, x0
  439698:	b.ne	4396a8 <ferror@plt+0x36d38>  // b.any
  43969c:	ldr	x0, [sp, #40]
  4396a0:	ldr	x1, [sp, #24]
  4396a4:	str	x1, [x0, #208]
  4396a8:	ldr	x0, [sp, #32]
  4396ac:	ldr	x0, [x0]
  4396b0:	str	x0, [sp, #32]
  4396b4:	b	439660 <ferror@plt+0x36cf0>
  4396b8:	nop
  4396bc:	ldp	x29, x30, [sp], #48
  4396c0:	ret
  4396c4:	stp	x29, x30, [sp, #-64]!
  4396c8:	mov	x29, sp
  4396cc:	str	x0, [sp, #24]
  4396d0:	str	x1, [sp, #16]
  4396d4:	ldr	x0, [sp, #16]
  4396d8:	ldr	w0, [x0, #16]
  4396dc:	mov	w0, w0
  4396e0:	str	x0, [sp, #56]
  4396e4:	ldr	x0, [sp, #24]
  4396e8:	bl	402330 <strlen@plt>
  4396ec:	str	x0, [sp, #48]
  4396f0:	ldr	x1, [sp, #56]
  4396f4:	ldr	x0, [sp, #48]
  4396f8:	add	x0, x1, x0
  4396fc:	add	x0, x0, #0x2
  439700:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  439704:	str	x0, [sp, #40]
  439708:	ldr	x0, [sp, #16]
  43970c:	ldr	x0, [x0, #8]
  439710:	ldr	x2, [sp, #56]
  439714:	mov	x1, x0
  439718:	ldr	x0, [sp, #40]
  43971c:	bl	4022e0 <memcpy@plt>
  439720:	ldr	x0, [sp, #56]
  439724:	cmp	x0, #0x0
  439728:	b.eq	439764 <ferror@plt+0x36df4>  // b.none
  43972c:	ldr	x0, [sp, #56]
  439730:	sub	x0, x0, #0x1
  439734:	ldr	x1, [sp, #40]
  439738:	add	x0, x1, x0
  43973c:	ldrb	w0, [x0]
  439740:	cmp	w0, #0x2f
  439744:	b.eq	439764 <ferror@plt+0x36df4>  // b.none
  439748:	ldr	x0, [sp, #56]
  43974c:	add	x1, x0, #0x1
  439750:	str	x1, [sp, #56]
  439754:	ldr	x1, [sp, #40]
  439758:	add	x0, x1, x0
  43975c:	mov	w1, #0x2f                  	// #47
  439760:	strb	w1, [x0]
  439764:	ldr	x1, [sp, #40]
  439768:	ldr	x0, [sp, #56]
  43976c:	add	x3, x1, x0
  439770:	ldr	x0, [sp, #48]
  439774:	add	x0, x0, #0x1
  439778:	mov	x2, x0
  43977c:	ldr	x1, [sp, #24]
  439780:	mov	x0, x3
  439784:	bl	4022e0 <memcpy@plt>
  439788:	ldr	x0, [sp, #40]
  43978c:	ldp	x29, x30, [sp], #64
  439790:	ret
  439794:	stp	x29, x30, [sp, #-64]!
  439798:	mov	x29, sp
  43979c:	str	w0, [sp, #28]
  4397a0:	str	x1, [sp, #16]
  4397a4:	mov	w0, #0x14                  	// #20
  4397a8:	str	w0, [sp, #44]
  4397ac:	ldr	w0, [sp, #44]
  4397b0:	add	w0, w0, #0x1
  4397b4:	sxtw	x0, w0
  4397b8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4397bc:	str	x0, [sp, #56]
  4397c0:	ldr	x0, [sp, #56]
  4397c4:	str	x0, [sp, #48]
  4397c8:	ldr	w0, [sp, #28]
  4397cc:	and	w1, w0, #0xff
  4397d0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4397d4:	add	x0, x0, #0x498
  4397d8:	sxtw	x1, w1
  4397dc:	ldrh	w0, [x0, x1, lsl #1]
  4397e0:	and	w0, w0, #0xc00
  4397e4:	cmp	w0, #0x0
  4397e8:	b.ne	4398d0 <ferror@plt+0x36f60>  // b.any
  4397ec:	ldr	x0, [sp, #48]
  4397f0:	add	x1, x0, #0x1
  4397f4:	str	x1, [sp, #48]
  4397f8:	ldr	w1, [sp, #28]
  4397fc:	and	w1, w1, #0xff
  439800:	strb	w1, [x0]
  439804:	ldr	x0, [sp, #16]
  439808:	bl	4025e0 <getc_unlocked@plt>
  43980c:	str	w0, [sp, #28]
  439810:	ldr	w0, [sp, #28]
  439814:	cmn	w0, #0x1
  439818:	b.eq	439848 <ferror@plt+0x36ed8>  // b.none
  43981c:	ldr	w0, [sp, #28]
  439820:	and	w1, w0, #0xff
  439824:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  439828:	add	x0, x0, #0x498
  43982c:	sxtw	x1, w1
  439830:	ldrh	w0, [x0, x1, lsl #1]
  439834:	and	w0, w0, #0xc00
  439838:	cmp	w0, #0x0
  43983c:	b.ne	439848 <ferror@plt+0x36ed8>  // b.any
  439840:	mov	w0, #0x1                   	// #1
  439844:	b	43984c <ferror@plt+0x36edc>
  439848:	mov	w0, #0x0                   	// #0
  43984c:	cmp	w0, #0x0
  439850:	b.eq	4398d0 <ferror@plt+0x36f60>  // b.none
  439854:	ldr	x1, [sp, #48]
  439858:	ldr	x0, [sp, #56]
  43985c:	sub	x1, x1, x0
  439860:	ldrsw	x0, [sp, #44]
  439864:	cmp	x1, x0
  439868:	b.ne	4398b4 <ferror@plt+0x36f44>  // b.any
  43986c:	ldr	w0, [sp, #44]
  439870:	lsl	w0, w0, #1
  439874:	str	w0, [sp, #44]
  439878:	ldr	w0, [sp, #44]
  43987c:	add	w0, w0, #0x1
  439880:	sxtw	x0, w0
  439884:	mov	x1, x0
  439888:	ldr	x0, [sp, #56]
  43988c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  439890:	str	x0, [sp, #56]
  439894:	ldr	w0, [sp, #44]
  439898:	lsr	w1, w0, #31
  43989c:	add	w0, w1, w0
  4398a0:	asr	w0, w0, #1
  4398a4:	sxtw	x0, w0
  4398a8:	ldr	x1, [sp, #56]
  4398ac:	add	x0, x1, x0
  4398b0:	str	x0, [sp, #48]
  4398b4:	ldr	x0, [sp, #48]
  4398b8:	add	x1, x0, #0x1
  4398bc:	str	x1, [sp, #48]
  4398c0:	ldr	w1, [sp, #28]
  4398c4:	and	w1, w1, #0xff
  4398c8:	strb	w1, [x0]
  4398cc:	b	439804 <ferror@plt+0x36e94>
  4398d0:	ldr	x0, [sp, #48]
  4398d4:	strb	wzr, [x0]
  4398d8:	ldr	x1, [sp, #16]
  4398dc:	ldr	w0, [sp, #28]
  4398e0:	bl	402740 <ungetc@plt>
  4398e4:	ldr	x0, [sp, #56]
  4398e8:	ldp	x29, x30, [sp], #64
  4398ec:	ret
  4398f0:	stp	x29, x30, [sp, #-112]!
  4398f4:	mov	x29, sp
  4398f8:	str	x19, [sp, #16]
  4398fc:	str	x0, [x29, #40]
  439900:	str	xzr, [x29, #96]
  439904:	mov	x0, #0x9                   	// #9
  439908:	str	x0, [x29, #88]
  43990c:	ldr	x0, [x29, #40]
  439910:	ldr	w0, [x0, #16]
  439914:	mov	w0, w0
  439918:	str	x0, [x29, #104]
  43991c:	ldr	x0, [x29, #104]
  439920:	add	x0, x0, #0xc
  439924:	add	x0, x0, #0xf
  439928:	lsr	x0, x0, #4
  43992c:	lsl	x0, x0, #4
  439930:	sub	sp, sp, x0
  439934:	mov	x0, sp
  439938:	add	x0, x0, #0xf
  43993c:	lsr	x0, x0, #4
  439940:	lsl	x0, x0, #4
  439944:	str	x0, [x29, #80]
  439948:	ldr	x0, [x29, #40]
  43994c:	ldr	x0, [x0, #8]
  439950:	ldr	x2, [x29, #104]
  439954:	mov	x1, x0
  439958:	ldr	x0, [x29, #80]
  43995c:	bl	4022e0 <memcpy@plt>
  439960:	ldr	x0, [x29, #104]
  439964:	cmp	x0, #0x0
  439968:	b.eq	4399a4 <ferror@plt+0x37034>  // b.none
  43996c:	ldr	x0, [x29, #104]
  439970:	sub	x0, x0, #0x1
  439974:	ldr	x1, [x29, #80]
  439978:	add	x0, x1, x0
  43997c:	ldrb	w0, [x0]
  439980:	cmp	w0, #0x2f
  439984:	b.eq	4399a4 <ferror@plt+0x37034>  // b.none
  439988:	ldr	x0, [x29, #104]
  43998c:	add	x1, x0, #0x1
  439990:	str	x1, [x29, #104]
  439994:	ldr	x1, [x29, #80]
  439998:	add	x0, x1, x0
  43999c:	mov	w1, #0x2f                  	// #47
  4399a0:	strb	w1, [x0]
  4399a4:	ldr	x1, [x29, #80]
  4399a8:	ldr	x0, [x29, #104]
  4399ac:	add	x2, x1, x0
  4399b0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4399b4:	add	x1, x0, #0x9a8
  4399b8:	mov	x0, x2
  4399bc:	ldr	x2, [x1]
  4399c0:	str	x2, [x0]
  4399c4:	ldur	w1, [x1, #7]
  4399c8:	stur	w1, [x0, #7]
  4399cc:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4399d0:	add	x1, x0, #0x9b8
  4399d4:	ldr	x0, [x29, #80]
  4399d8:	bl	46d228 <ferror@plt+0x6a8b8>
  4399dc:	str	x0, [x29, #72]
  4399e0:	ldr	x0, [x29, #88]
  4399e4:	lsl	x0, x0, #3
  4399e8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4399ec:	mov	x1, x0
  4399f0:	ldr	x0, [x29, #40]
  4399f4:	str	x1, [x0, #32]
  4399f8:	ldr	x0, [x29, #72]
  4399fc:	cmp	x0, #0x0
  439a00:	b.eq	439bd8 <ferror@plt+0x37268>  // b.none
  439a04:	ldr	x0, [x29, #72]
  439a08:	bl	4025e0 <getc_unlocked@plt>
  439a0c:	str	w0, [x29, #68]
  439a10:	ldr	w0, [x29, #68]
  439a14:	cmn	w0, #0x1
  439a18:	cset	w0, ne  // ne = any
  439a1c:	and	w0, w0, #0xff
  439a20:	cmp	w0, #0x0
  439a24:	b.eq	439bd0 <ferror@plt+0x37260>  // b.none
  439a28:	ldr	w0, [x29, #68]
  439a2c:	and	w1, w0, #0xff
  439a30:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  439a34:	add	x0, x0, #0x498
  439a38:	sxtw	x1, w1
  439a3c:	ldrh	w0, [x0, x1, lsl #1]
  439a40:	and	w0, w0, #0xc00
  439a44:	cmp	w0, #0x0
  439a48:	b.ne	439bc0 <ferror@plt+0x37250>  // b.any
  439a4c:	ldr	x0, [x29, #96]
  439a50:	add	x0, x0, #0x2
  439a54:	ldr	x1, [x29, #88]
  439a58:	cmp	x1, x0
  439a5c:	b.cs	439a94 <ferror@plt+0x37124>  // b.hs, b.nlast
  439a60:	ldr	x0, [x29, #88]
  439a64:	add	x0, x0, #0x8
  439a68:	str	x0, [x29, #88]
  439a6c:	ldr	x0, [x29, #40]
  439a70:	ldr	x2, [x0, #32]
  439a74:	ldr	x0, [x29, #88]
  439a78:	lsl	x0, x0, #3
  439a7c:	mov	x1, x0
  439a80:	mov	x0, x2
  439a84:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  439a88:	mov	x1, x0
  439a8c:	ldr	x0, [x29, #40]
  439a90:	str	x1, [x0, #32]
  439a94:	ldr	x0, [x29, #40]
  439a98:	ldr	x1, [x0, #32]
  439a9c:	ldr	x0, [x29, #96]
  439aa0:	lsl	x0, x0, #3
  439aa4:	add	x19, x1, x0
  439aa8:	ldr	x1, [x29, #72]
  439aac:	ldr	w0, [x29, #68]
  439ab0:	bl	439794 <ferror@plt+0x36e24>
  439ab4:	str	x0, [x19]
  439ab8:	ldr	x0, [x29, #72]
  439abc:	bl	4025e0 <getc_unlocked@plt>
  439ac0:	str	w0, [x29, #68]
  439ac4:	ldr	w0, [x29, #68]
  439ac8:	cmn	w0, #0x1
  439acc:	b.eq	439afc <ferror@plt+0x3718c>  // b.none
  439ad0:	ldr	w0, [x29, #68]
  439ad4:	and	w1, w0, #0xff
  439ad8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  439adc:	add	x0, x0, #0x498
  439ae0:	sxtw	x1, w1
  439ae4:	ldrh	w0, [x0, x1, lsl #1]
  439ae8:	and	w0, w0, #0x1
  439aec:	cmp	w0, #0x0
  439af0:	b.eq	439afc <ferror@plt+0x3718c>  // b.none
  439af4:	mov	w0, #0x1                   	// #1
  439af8:	b	439b00 <ferror@plt+0x37190>
  439afc:	mov	w0, #0x0                   	// #0
  439b00:	cmp	w0, #0x0
  439b04:	b.eq	439b0c <ferror@plt+0x3719c>  // b.none
  439b08:	b	439ab8 <ferror@plt+0x37148>
  439b0c:	ldr	x1, [x29, #72]
  439b10:	ldr	w0, [x29, #68]
  439b14:	bl	439794 <ferror@plt+0x36e24>
  439b18:	str	x0, [x29, #56]
  439b1c:	ldr	x0, [x29, #56]
  439b20:	ldrb	w0, [x0]
  439b24:	cmp	w0, #0x2f
  439b28:	b.ne	439b50 <ferror@plt+0x371e0>  // b.any
  439b2c:	ldr	x0, [x29, #40]
  439b30:	ldr	x1, [x0, #32]
  439b34:	ldr	x0, [x29, #96]
  439b38:	add	x0, x0, #0x1
  439b3c:	lsl	x0, x0, #3
  439b40:	add	x0, x1, x0
  439b44:	ldr	x1, [x29, #56]
  439b48:	str	x1, [x0]
  439b4c:	b	439b80 <ferror@plt+0x37210>
  439b50:	ldr	x0, [x29, #40]
  439b54:	ldr	x1, [x0, #32]
  439b58:	ldr	x0, [x29, #96]
  439b5c:	add	x0, x0, #0x1
  439b60:	lsl	x0, x0, #3
  439b64:	add	x19, x1, x0
  439b68:	ldr	x1, [x29, #40]
  439b6c:	ldr	x0, [x29, #56]
  439b70:	bl	4396c4 <ferror@plt+0x36d54>
  439b74:	str	x0, [x19]
  439b78:	ldr	x0, [x29, #56]
  439b7c:	bl	402730 <free@plt>
  439b80:	ldr	x0, [x29, #96]
  439b84:	add	x0, x0, #0x2
  439b88:	str	x0, [x29, #96]
  439b8c:	ldr	x0, [x29, #72]
  439b90:	bl	4025e0 <getc_unlocked@plt>
  439b94:	str	w0, [x29, #68]
  439b98:	ldr	w0, [x29, #68]
  439b9c:	cmp	w0, #0xa
  439ba0:	cset	w0, ne  // ne = any
  439ba4:	and	w0, w0, #0xff
  439ba8:	cmp	w0, #0x0
  439bac:	b.eq	439a04 <ferror@plt+0x37094>  // b.none
  439bb0:	ldr	w0, [x29, #68]
  439bb4:	cmn	w0, #0x1
  439bb8:	b.eq	439bc8 <ferror@plt+0x37258>  // b.none
  439bbc:	b	439b8c <ferror@plt+0x3721c>
  439bc0:	nop
  439bc4:	b	439a04 <ferror@plt+0x37094>
  439bc8:	nop
  439bcc:	b	439a04 <ferror@plt+0x37094>
  439bd0:	ldr	x0, [x29, #72]
  439bd4:	bl	402450 <fclose@plt>
  439bd8:	ldr	x0, [x29, #40]
  439bdc:	ldr	x1, [x0, #32]
  439be0:	ldr	x0, [x29, #96]
  439be4:	lsl	x0, x0, #3
  439be8:	add	x0, x1, x0
  439bec:	str	xzr, [x0]
  439bf0:	nop
  439bf4:	mov	sp, x29
  439bf8:	ldr	x19, [sp, #16]
  439bfc:	ldp	x29, x30, [sp], #112
  439c00:	ret
  439c04:	stp	x29, x30, [sp, #-96]!
  439c08:	mov	x29, sp
  439c0c:	str	x0, [sp, #24]
  439c10:	str	x1, [sp, #16]
  439c14:	ldr	x0, [sp, #16]
  439c18:	ldr	x0, [x0, #64]
  439c1c:	str	x0, [sp, #72]
  439c20:	ldr	x0, [sp, #16]
  439c24:	ldr	x0, [x0]
  439c28:	str	x0, [sp, #88]
  439c2c:	ldr	x0, [sp, #72]
  439c30:	ldr	x0, [x0, #32]
  439c34:	cmp	x0, #0x0
  439c38:	b.ne	439c44 <ferror@plt+0x372d4>  // b.any
  439c3c:	ldr	x0, [sp, #72]
  439c40:	bl	4398f0 <ferror@plt+0x36f80>
  439c44:	str	xzr, [sp, #64]
  439c48:	ldr	x0, [sp, #72]
  439c4c:	ldr	x1, [x0, #32]
  439c50:	ldr	x0, [sp, #64]
  439c54:	lsl	x0, x0, #3
  439c58:	add	x0, x1, x0
  439c5c:	ldr	x0, [x0]
  439c60:	cmp	x0, #0x0
  439c64:	b.eq	439cd0 <ferror@plt+0x37360>  // b.none
  439c68:	ldr	x0, [sp, #72]
  439c6c:	ldr	x1, [x0, #32]
  439c70:	ldr	x0, [sp, #64]
  439c74:	lsl	x0, x0, #3
  439c78:	add	x0, x1, x0
  439c7c:	ldr	x0, [x0]
  439c80:	ldr	x1, [sp, #88]
  439c84:	bl	46d034 <ferror@plt+0x6a6c4>
  439c88:	cmp	w0, #0x0
  439c8c:	cset	w0, eq  // eq = none
  439c90:	and	w0, w0, #0xff
  439c94:	cmp	w0, #0x0
  439c98:	b.eq	439cc0 <ferror@plt+0x37350>  // b.none
  439c9c:	ldr	x0, [sp, #72]
  439ca0:	ldr	x1, [x0, #32]
  439ca4:	ldr	x0, [sp, #64]
  439ca8:	add	x0, x0, #0x1
  439cac:	lsl	x0, x0, #3
  439cb0:	add	x0, x1, x0
  439cb4:	ldr	x0, [x0]
  439cb8:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  439cbc:	b	439e3c <ferror@plt+0x374cc>
  439cc0:	ldr	x0, [sp, #64]
  439cc4:	add	x0, x0, #0x2
  439cc8:	str	x0, [sp, #64]
  439ccc:	b	439c48 <ferror@plt+0x372d8>
  439cd0:	ldr	x0, [sp, #88]
  439cd4:	ldrb	w0, [x0]
  439cd8:	cmp	w0, #0x2f
  439cdc:	b.ne	439ce8 <ferror@plt+0x37378>  // b.any
  439ce0:	mov	x0, #0x0                   	// #0
  439ce4:	b	439e3c <ferror@plt+0x374cc>
  439ce8:	mov	w1, #0x2f                  	// #47
  439cec:	ldr	x0, [sp, #88]
  439cf0:	bl	402760 <strchr@plt>
  439cf4:	str	x0, [sp, #48]
  439cf8:	ldr	x0, [sp, #48]
  439cfc:	cmp	x0, #0x0
  439d00:	b.eq	439d14 <ferror@plt+0x373a4>  // b.none
  439d04:	ldr	x1, [sp, #48]
  439d08:	ldr	x0, [sp, #88]
  439d0c:	cmp	x1, x0
  439d10:	b.ne	439d1c <ferror@plt+0x373ac>  // b.any
  439d14:	mov	x0, #0x0                   	// #0
  439d18:	b	439e3c <ferror@plt+0x374cc>
  439d1c:	ldr	x0, [sp, #72]
  439d20:	ldr	w0, [x0, #16]
  439d24:	mov	w1, w0
  439d28:	ldr	x2, [sp, #48]
  439d2c:	ldr	x0, [sp, #88]
  439d30:	sub	x0, x2, x0
  439d34:	add	x0, x0, #0x1
  439d38:	add	x0, x1, x0
  439d3c:	str	x0, [sp, #56]
  439d40:	ldr	x0, [sp, #56]
  439d44:	add	x0, x0, #0x2
  439d48:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  439d4c:	str	x0, [sp, #40]
  439d50:	ldr	x0, [sp, #72]
  439d54:	ldr	w0, [x0, #16]
  439d58:	mov	w0, w0
  439d5c:	ldr	x1, [sp, #40]
  439d60:	add	x0, x1, x0
  439d64:	str	x0, [sp, #80]
  439d68:	ldr	x0, [sp, #72]
  439d6c:	ldr	x1, [x0, #8]
  439d70:	ldr	x0, [sp, #72]
  439d74:	ldr	w0, [x0, #16]
  439d78:	mov	w0, w0
  439d7c:	mov	x2, x0
  439d80:	ldr	x0, [sp, #40]
  439d84:	bl	4022e0 <memcpy@plt>
  439d88:	ldr	x0, [sp, #72]
  439d8c:	ldr	w0, [x0, #16]
  439d90:	cmp	w0, #0x0
  439d94:	b.eq	439de0 <ferror@plt+0x37470>  // b.none
  439d98:	ldr	x0, [sp, #72]
  439d9c:	ldr	x1, [x0, #8]
  439da0:	ldr	x0, [sp, #72]
  439da4:	ldr	w0, [x0, #16]
  439da8:	sub	w0, w0, #0x1
  439dac:	mov	w0, w0
  439db0:	add	x0, x1, x0
  439db4:	ldrb	w0, [x0]
  439db8:	cmp	w0, #0x2f
  439dbc:	b.eq	439de0 <ferror@plt+0x37470>  // b.none
  439dc0:	ldr	x0, [sp, #80]
  439dc4:	add	x1, x0, #0x1
  439dc8:	str	x1, [sp, #80]
  439dcc:	mov	w1, #0x2f                  	// #47
  439dd0:	strb	w1, [x0]
  439dd4:	ldr	x0, [sp, #56]
  439dd8:	add	x0, x0, #0x1
  439ddc:	str	x0, [sp, #56]
  439de0:	ldr	x1, [sp, #48]
  439de4:	ldr	x0, [sp, #88]
  439de8:	sub	x0, x1, x0
  439dec:	add	x0, x0, #0x1
  439df0:	mov	x2, x0
  439df4:	ldr	x1, [sp, #88]
  439df8:	ldr	x0, [sp, #80]
  439dfc:	bl	4022e0 <memcpy@plt>
  439e00:	ldr	x1, [sp, #40]
  439e04:	ldr	x0, [sp, #56]
  439e08:	add	x0, x1, x0
  439e0c:	strb	wzr, [x0]
  439e10:	ldr	x0, [sp, #72]
  439e14:	ldrb	w0, [x0, #20]
  439e18:	mov	w2, w0
  439e1c:	ldr	x1, [sp, #40]
  439e20:	ldr	x0, [sp, #24]
  439e24:	bl	438a18 <ferror@plt+0x360a8>
  439e28:	str	x0, [sp, #72]
  439e2c:	ldr	x0, [sp, #48]
  439e30:	add	x0, x0, #0x1
  439e34:	str	x0, [sp, #88]
  439e38:	b	439c2c <ferror@plt+0x372bc>
  439e3c:	ldp	x29, x30, [sp], #96
  439e40:	ret
  439e44:	stp	x29, x30, [sp, #-64]!
  439e48:	mov	x29, sp
  439e4c:	str	x0, [sp, #40]
  439e50:	str	x1, [sp, #32]
  439e54:	str	x2, [sp, #24]
  439e58:	ldr	x0, [sp, #32]
  439e5c:	ldr	x0, [x0, #8]
  439e60:	str	x0, [sp, #48]
  439e64:	strb	wzr, [sp, #63]
  439e68:	ldr	x0, [sp, #32]
  439e6c:	ldr	x1, [sp, #24]
  439e70:	str	x1, [x0, #8]
  439e74:	ldr	x0, [sp, #32]
  439e78:	bl	436c24 <ferror@plt+0x342b4>
  439e7c:	and	w0, w0, #0xff
  439e80:	cmp	w0, #0x0
  439e84:	b.eq	439f78 <ferror@plt+0x37608>  // b.none
  439e88:	ldr	x0, [sp, #40]
  439e8c:	ldr	x3, [x0, #968]
  439e90:	ldr	x0, [sp, #32]
  439e94:	ldr	w0, [x0, #200]
  439e98:	mov	w2, w0
  439e9c:	ldr	x1, [sp, #24]
  439ea0:	ldr	x0, [sp, #40]
  439ea4:	blr	x3
  439ea8:	and	w0, w0, #0x1
  439eac:	cmp	w0, #0x0
  439eb0:	cset	w0, ne  // ne = any
  439eb4:	strb	w0, [sp, #63]
  439eb8:	ldrb	w0, [sp, #63]
  439ebc:	eor	w0, w0, #0x1
  439ec0:	and	w0, w0, #0xff
  439ec4:	cmp	w0, #0x0
  439ec8:	b.eq	439ee4 <ferror@plt+0x37574>  // b.none
  439ecc:	ldr	x0, [sp, #32]
  439ed0:	ldr	w0, [x0, #200]
  439ed4:	bl	402600 <close@plt>
  439ed8:	ldr	x0, [sp, #32]
  439edc:	mov	w1, #0xffffffff            	// #-1
  439ee0:	str	w1, [x0, #200]
  439ee4:	ldr	x0, [sp, #40]
  439ee8:	ldrb	w0, [x0, #1131]
  439eec:	cmp	w0, #0x0
  439ef0:	b.eq	439f78 <ferror@plt+0x37608>  // b.none
  439ef4:	mov	w0, #0x1                   	// #1
  439ef8:	str	w0, [sp, #56]
  439efc:	ldr	x0, [sp, #40]
  439f00:	ldr	x0, [x0, #40]
  439f04:	ldr	w0, [x0, #48]
  439f08:	ldr	w1, [sp, #56]
  439f0c:	cmp	w1, w0
  439f10:	b.cs	439f3c <ferror@plt+0x375cc>  // b.hs, b.nlast
  439f14:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  439f18:	add	x0, x0, #0x7a8
  439f1c:	ldr	x0, [x0]
  439f20:	mov	x1, x0
  439f24:	mov	w0, #0x2e                  	// #46
  439f28:	bl	402430 <putc_unlocked@plt>
  439f2c:	ldr	w0, [sp, #56]
  439f30:	add	w0, w0, #0x1
  439f34:	str	w0, [sp, #56]
  439f38:	b	439efc <ferror@plt+0x3758c>
  439f3c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  439f40:	add	x0, x0, #0x7a8
  439f44:	ldr	x4, [x0]
  439f48:	ldrb	w0, [sp, #63]
  439f4c:	cmp	w0, #0x0
  439f50:	b.eq	439f5c <ferror@plt+0x375ec>  // b.none
  439f54:	mov	w0, #0x21                  	// #33
  439f58:	b	439f60 <ferror@plt+0x375f0>
  439f5c:	mov	w0, #0x78                  	// #120
  439f60:	ldr	x3, [sp, #24]
  439f64:	mov	w2, w0
  439f68:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  439f6c:	add	x1, x0, #0x9c0
  439f70:	mov	x0, x4
  439f74:	bl	402940 <fprintf@plt>
  439f78:	ldr	x0, [sp, #32]
  439f7c:	ldr	x1, [sp, #48]
  439f80:	str	x1, [x0, #8]
  439f84:	ldrb	w0, [sp, #63]
  439f88:	ldp	x29, x30, [sp], #64
  439f8c:	ret
  439f90:	sub	sp, sp, #0x10
  439f94:	str	x0, [sp, #8]
  439f98:	ldr	x0, [sp, #8]
  439f9c:	ldr	x0, [x0, #8]
  439fa0:	add	sp, sp, #0x10
  439fa4:	ret
  439fa8:	sub	sp, sp, #0x10
  439fac:	str	x0, [sp, #8]
  439fb0:	ldr	x0, [sp, #8]
  439fb4:	ldr	x0, [x0, #64]
  439fb8:	add	sp, sp, #0x10
  439fbc:	ret
  439fc0:	sub	sp, sp, #0x10
  439fc4:	str	x0, [sp, #8]
  439fc8:	ldr	x0, [sp, #8]
  439fcc:	ldr	x0, [x0]
  439fd0:	add	sp, sp, #0x10
  439fd4:	ret
  439fd8:	sub	sp, sp, #0x10
  439fdc:	str	x0, [sp, #8]
  439fe0:	ldr	x0, [sp, #8]
  439fe4:	ldr	x0, [x0, #80]
  439fe8:	add	sp, sp, #0x10
  439fec:	ret
  439ff0:	sub	sp, sp, #0x10
  439ff4:	str	x0, [sp, #8]
  439ff8:	ldr	x0, [sp, #8]
  439ffc:	ldr	x0, [x0, #72]
  43a000:	add	sp, sp, #0x10
  43a004:	ret
  43a008:	stp	x29, x30, [sp, #-32]!
  43a00c:	mov	x29, sp
  43a010:	str	x0, [sp, #24]
  43a014:	str	x1, [sp, #16]
  43a018:	mov	x2, #0x20                  	// #32
  43a01c:	ldr	x1, [sp, #16]
  43a020:	ldr	x0, [sp, #24]
  43a024:	bl	402690 <memcmp@plt>
  43a028:	ldp	x29, x30, [sp], #32
  43a02c:	ret
  43a030:	stp	x29, x30, [sp, #-96]!
  43a034:	mov	x29, sp
  43a038:	str	x0, [sp, #24]
  43a03c:	str	x1, [sp, #16]
  43a040:	str	xzr, [sp, #88]
  43a044:	ldr	x0, [sp, #24]
  43a048:	ldr	x0, [x0, #280]
  43a04c:	str	x0, [sp, #80]
  43a050:	ldr	x0, [sp, #80]
  43a054:	cmp	x0, #0x0
  43a058:	b.eq	43a078 <ferror@plt+0x37708>  // b.none
  43a05c:	ldr	x0, [sp, #88]
  43a060:	add	x0, x0, #0x1
  43a064:	str	x0, [sp, #88]
  43a068:	ldr	x0, [sp, #80]
  43a06c:	ldr	x0, [x0, #32]
  43a070:	str	x0, [sp, #80]
  43a074:	b	43a050 <ferror@plt+0x376e0>
  43a078:	ldr	x0, [sp, #88]
  43a07c:	sub	x0, x0, #0x1
  43a080:	lsl	x0, x0, #5
  43a084:	add	x0, x0, #0x30
  43a088:	str	x0, [sp, #72]
  43a08c:	ldr	x1, [sp, #72]
  43a090:	mov	x0, #0x1                   	// #1
  43a094:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  43a098:	str	x0, [sp, #64]
  43a09c:	ldr	x0, [sp, #64]
  43a0a0:	str	xzr, [x0]
  43a0a4:	ldr	x0, [sp, #64]
  43a0a8:	strb	wzr, [x0, #8]
  43a0ac:	ldr	x0, [sp, #24]
  43a0b0:	ldr	x0, [x0, #280]
  43a0b4:	str	x0, [sp, #80]
  43a0b8:	ldr	x0, [sp, #80]
  43a0bc:	cmp	x0, #0x0
  43a0c0:	b.eq	43a288 <ferror@plt+0x37918>  // b.none
  43a0c4:	ldr	x0, [sp, #80]
  43a0c8:	ldrb	w0, [x0, #211]
  43a0cc:	cmp	w0, #0x0
  43a0d0:	b.ne	43a26c <ferror@plt+0x378fc>  // b.any
  43a0d4:	ldr	x0, [sp, #80]
  43a0d8:	ldr	w0, [x0, #204]
  43a0dc:	cmp	w0, #0x0
  43a0e0:	b.ne	43a26c <ferror@plt+0x378fc>  // b.any
  43a0e4:	ldr	x0, [sp, #80]
  43a0e8:	ldrh	w0, [x0, #208]
  43a0ec:	cmp	w0, #0x0
  43a0f0:	b.eq	43a274 <ferror@plt+0x37904>  // b.none
  43a0f4:	ldr	x0, [sp, #64]
  43a0f8:	ldr	x0, [x0]
  43a0fc:	add	x2, x0, #0x1
  43a100:	ldr	x1, [sp, #64]
  43a104:	str	x2, [x1]
  43a108:	str	x0, [sp, #56]
  43a10c:	ldr	x0, [sp, #80]
  43a110:	ldrb	w2, [x0, #210]
  43a114:	ldr	x1, [sp, #64]
  43a118:	ldr	x0, [sp, #56]
  43a11c:	add	x0, x0, #0x1
  43a120:	lsl	x0, x0, #5
  43a124:	add	x0, x1, x0
  43a128:	mov	w1, w2
  43a12c:	strb	w1, [x0, #8]
  43a130:	ldr	x0, [sp, #64]
  43a134:	ldrb	w1, [x0, #8]
  43a138:	ldr	x0, [sp, #80]
  43a13c:	ldrb	w0, [x0, #210]
  43a140:	orr	w0, w1, w0
  43a144:	and	w0, w0, #0xff
  43a148:	cmp	w0, #0x0
  43a14c:	cset	w0, ne  // ne = any
  43a150:	and	w1, w0, #0xff
  43a154:	ldr	x0, [sp, #64]
  43a158:	strb	w1, [x0, #8]
  43a15c:	ldr	x0, [sp, #80]
  43a160:	ldrb	w0, [x0, #213]
  43a164:	cmp	w0, #0x0
  43a168:	b.eq	43a1ac <ferror@plt+0x3783c>  // b.none
  43a16c:	ldr	x0, [sp, #80]
  43a170:	ldr	x3, [x0, #40]
  43a174:	ldr	x0, [sp, #80]
  43a178:	ldr	x0, [x0, #120]
  43a17c:	mov	x4, x0
  43a180:	ldr	x0, [sp, #56]
  43a184:	lsl	x0, x0, #5
  43a188:	add	x0, x0, #0x10
  43a18c:	ldr	x1, [sp, #64]
  43a190:	add	x0, x1, x0
  43a194:	add	x0, x0, #0x8
  43a198:	mov	x2, x0
  43a19c:	mov	x1, x4
  43a1a0:	mov	x0, x3
  43a1a4:	bl	46b4cc <ferror@plt+0x68b5c>
  43a1a8:	b	43a24c <ferror@plt+0x378dc>
  43a1ac:	ldr	x0, [sp, #80]
  43a1b0:	ldr	w0, [x0, #200]
  43a1b4:	str	w0, [sp, #52]
  43a1b8:	ldr	x0, [sp, #80]
  43a1bc:	bl	436c24 <ferror@plt+0x342b4>
  43a1c0:	and	w0, w0, #0xff
  43a1c4:	eor	w0, w0, #0x1
  43a1c8:	and	w0, w0, #0xff
  43a1cc:	cmp	w0, #0x0
  43a1d0:	b.eq	43a1f8 <ferror@plt+0x37888>  // b.none
  43a1d4:	mov	w3, #0x0                   	// #0
  43a1d8:	mov	w2, #0x0                   	// #0
  43a1dc:	ldr	x1, [sp, #80]
  43a1e0:	ldr	x0, [sp, #24]
  43a1e4:	bl	4386cc <ferror@plt+0x35d5c>
  43a1e8:	ldr	x0, [sp, #64]
  43a1ec:	bl	402730 <free@plt>
  43a1f0:	mov	w0, #0x0                   	// #0
  43a1f4:	b	43a2f0 <ferror@plt+0x37980>
  43a1f8:	ldr	x0, [sp, #80]
  43a1fc:	ldr	w2, [x0, #200]
  43a200:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a204:	add	x1, x0, #0x9c8
  43a208:	mov	w0, w2
  43a20c:	bl	46d25c <ferror@plt+0x6a8ec>
  43a210:	str	x0, [sp, #40]
  43a214:	ldr	x0, [sp, #56]
  43a218:	lsl	x0, x0, #5
  43a21c:	add	x0, x0, #0x10
  43a220:	ldr	x1, [sp, #64]
  43a224:	add	x0, x1, x0
  43a228:	add	x0, x0, #0x8
  43a22c:	mov	x1, x0
  43a230:	ldr	x0, [sp, #40]
  43a234:	bl	46b3b4 <ferror@plt+0x68a44>
  43a238:	ldr	x0, [sp, #40]
  43a23c:	bl	402450 <fclose@plt>
  43a240:	ldr	x0, [sp, #80]
  43a244:	ldr	w1, [sp, #52]
  43a248:	str	w1, [x0, #200]
  43a24c:	ldr	x0, [sp, #80]
  43a250:	ldr	x1, [x0, #120]
  43a254:	ldr	x2, [sp, #64]
  43a258:	ldr	x0, [sp, #56]
  43a25c:	lsl	x0, x0, #5
  43a260:	add	x0, x2, x0
  43a264:	str	x1, [x0, #16]
  43a268:	b	43a278 <ferror@plt+0x37908>
  43a26c:	nop
  43a270:	b	43a278 <ferror@plt+0x37908>
  43a274:	nop
  43a278:	ldr	x0, [sp, #80]
  43a27c:	ldr	x0, [x0, #32]
  43a280:	str	x0, [sp, #80]
  43a284:	b	43a0b8 <ferror@plt+0x37748>
  43a288:	ldr	x0, [sp, #64]
  43a28c:	ldr	x0, [x0]
  43a290:	sub	x0, x0, #0x1
  43a294:	lsl	x0, x0, #5
  43a298:	add	x0, x0, #0x30
  43a29c:	str	x0, [sp, #72]
  43a2a0:	ldr	x0, [sp, #64]
  43a2a4:	add	x4, x0, #0x10
  43a2a8:	ldr	x0, [sp, #64]
  43a2ac:	ldr	x1, [x0]
  43a2b0:	adrp	x0, 43a000 <ferror@plt+0x37690>
  43a2b4:	add	x3, x0, #0x8
  43a2b8:	mov	x2, #0x20                  	// #32
  43a2bc:	mov	x0, x4
  43a2c0:	bl	402410 <qsort@plt>
  43a2c4:	ldr	x3, [sp, #16]
  43a2c8:	mov	x2, #0x1                   	// #1
  43a2cc:	ldr	x1, [sp, #72]
  43a2d0:	ldr	x0, [sp, #64]
  43a2d4:	bl	402310 <fwrite_unlocked@plt>
  43a2d8:	cmp	x0, #0x1
  43a2dc:	cset	w0, eq  // eq = none
  43a2e0:	strb	w0, [sp, #39]
  43a2e4:	ldr	x0, [sp, #64]
  43a2e8:	bl	402730 <free@plt>
  43a2ec:	ldrb	w0, [sp, #39]
  43a2f0:	ldp	x29, x30, [sp], #96
  43a2f4:	ret
  43a2f8:	stp	x29, x30, [sp, #-80]!
  43a2fc:	mov	x29, sp
  43a300:	str	x0, [sp, #24]
  43a304:	str	x1, [sp, #16]
  43a308:	add	x0, sp, #0x20
  43a30c:	ldr	x3, [sp, #16]
  43a310:	mov	x2, #0x1                   	// #1
  43a314:	mov	x1, #0x10                  	// #16
  43a318:	bl	402680 <fread_unlocked@plt>
  43a31c:	cmp	x0, #0x1
  43a320:	cset	w0, ne  // ne = any
  43a324:	and	w0, w0, #0xff
  43a328:	cmp	w0, #0x0
  43a32c:	b.eq	43a338 <ferror@plt+0x379c8>  // b.none
  43a330:	mov	w0, #0x0                   	// #0
  43a334:	b	43a3bc <ferror@plt+0x37a4c>
  43a338:	ldr	x0, [sp, #32]
  43a33c:	sub	x0, x0, #0x1
  43a340:	lsl	x0, x0, #5
  43a344:	add	x0, x0, #0x30
  43a348:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  43a34c:	mov	x1, x0
  43a350:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a354:	add	x0, x0, #0xa08
  43a358:	str	x1, [x0]
  43a35c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a360:	add	x0, x0, #0xa08
  43a364:	ldr	x2, [x0]
  43a368:	ldp	x0, x1, [sp, #32]
  43a36c:	stp	x0, x1, [x2]
  43a370:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a374:	add	x0, x0, #0xa08
  43a378:	ldr	x0, [x0]
  43a37c:	add	x0, x0, #0x10
  43a380:	ldr	x1, [sp, #32]
  43a384:	ldr	x3, [sp, #16]
  43a388:	mov	x2, x1
  43a38c:	mov	x1, #0x20                  	// #32
  43a390:	bl	402680 <fread_unlocked@plt>
  43a394:	mov	x1, x0
  43a398:	ldr	x0, [sp, #32]
  43a39c:	cmp	x1, x0
  43a3a0:	cset	w0, ne  // ne = any
  43a3a4:	and	w0, w0, #0xff
  43a3a8:	cmp	w0, #0x0
  43a3ac:	b.eq	43a3b8 <ferror@plt+0x37a48>  // b.none
  43a3b0:	mov	w0, #0x0                   	// #0
  43a3b4:	b	43a3bc <ferror@plt+0x37a4c>
  43a3b8:	mov	w0, #0x1                   	// #1
  43a3bc:	ldp	x29, x30, [sp], #80
  43a3c0:	ret
  43a3c4:	stp	x29, x30, [sp, #-64]!
  43a3c8:	mov	x29, sp
  43a3cc:	str	x0, [sp, #24]
  43a3d0:	str	x1, [sp, #16]
  43a3d4:	ldr	x0, [sp, #16]
  43a3d8:	str	x0, [sp, #56]
  43a3dc:	ldr	x0, [sp, #24]
  43a3e0:	str	x0, [sp, #48]
  43a3e4:	ldr	x0, [sp, #48]
  43a3e8:	ldr	x1, [sp, #56]
  43a3ec:	mov	x2, #0x8                   	// #8
  43a3f0:	bl	402690 <memcmp@plt>
  43a3f4:	str	w0, [sp, #44]
  43a3f8:	ldr	w0, [sp, #44]
  43a3fc:	cmp	w0, #0x0
  43a400:	b.eq	43a40c <ferror@plt+0x37a9c>  // b.none
  43a404:	ldr	w0, [sp, #44]
  43a408:	b	43a4c8 <ferror@plt+0x37b58>
  43a40c:	ldr	x0, [sp, #48]
  43a410:	ldrb	w0, [x0, #24]
  43a414:	eor	w0, w0, #0x1
  43a418:	and	w0, w0, #0xff
  43a41c:	cmp	w0, #0x0
  43a420:	b.eq	43a464 <ferror@plt+0x37af4>  // b.none
  43a424:	ldr	x0, [sp, #48]
  43a428:	ldr	x0, [x0, #32]
  43a42c:	str	x0, [sp, #32]
  43a430:	ldr	x0, [sp, #32]
  43a434:	ldr	x3, [x0, #40]
  43a438:	ldr	x0, [sp, #32]
  43a43c:	ldr	x0, [x0, #120]
  43a440:	mov	x1, x0
  43a444:	ldr	x0, [sp, #48]
  43a448:	add	x0, x0, #0x8
  43a44c:	mov	x2, x0
  43a450:	mov	x0, x3
  43a454:	bl	46b4cc <ferror@plt+0x68b5c>
  43a458:	ldr	x0, [sp, #48]
  43a45c:	mov	w1, #0x1                   	// #1
  43a460:	strb	w1, [x0, #24]
  43a464:	ldr	x0, [sp, #48]
  43a468:	add	x3, x0, #0x8
  43a46c:	ldr	x0, [sp, #56]
  43a470:	add	x0, x0, #0x8
  43a474:	mov	x2, #0x10                  	// #16
  43a478:	mov	x1, x0
  43a47c:	mov	x0, x3
  43a480:	bl	402690 <memcmp@plt>
  43a484:	str	w0, [sp, #44]
  43a488:	ldr	w0, [sp, #44]
  43a48c:	cmp	w0, #0x0
  43a490:	b.eq	43a49c <ferror@plt+0x37b2c>  // b.none
  43a494:	ldr	w0, [sp, #44]
  43a498:	b	43a4c8 <ferror@plt+0x37b58>
  43a49c:	ldr	x0, [sp, #48]
  43a4a0:	ldrb	w0, [x0, #25]
  43a4a4:	cmp	w0, #0x0
  43a4a8:	b.ne	43a4bc <ferror@plt+0x37b4c>  // b.any
  43a4ac:	ldr	x0, [sp, #56]
  43a4b0:	ldrb	w0, [x0, #24]
  43a4b4:	cmp	w0, #0x0
  43a4b8:	b.eq	43a4c4 <ferror@plt+0x37b54>  // b.none
  43a4bc:	mov	w0, #0x0                   	// #0
  43a4c0:	b	43a4c8 <ferror@plt+0x37b58>
  43a4c4:	mov	w0, #0x1                   	// #1
  43a4c8:	ldp	x29, x30, [sp], #64
  43a4cc:	ret
  43a4d0:	stp	x29, x30, [sp, #-96]!
  43a4d4:	mov	x29, sp
  43a4d8:	str	x0, [sp, #40]
  43a4dc:	str	x1, [sp, #32]
  43a4e0:	strb	w2, [sp, #31]
  43a4e4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a4e8:	add	x0, x0, #0xa08
  43a4ec:	ldr	x0, [x0]
  43a4f0:	cmp	x0, #0x0
  43a4f4:	b.eq	43a52c <ferror@plt+0x37bbc>  // b.none
  43a4f8:	ldrb	w0, [sp, #31]
  43a4fc:	eor	w0, w0, #0x1
  43a500:	and	w0, w0, #0xff
  43a504:	cmp	w0, #0x0
  43a508:	b.eq	43a534 <ferror@plt+0x37bc4>  // b.none
  43a50c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a510:	add	x0, x0, #0xa08
  43a514:	ldr	x0, [x0]
  43a518:	ldrb	w0, [x0, #8]
  43a51c:	eor	w0, w0, #0x1
  43a520:	and	w0, w0, #0xff
  43a524:	cmp	w0, #0x0
  43a528:	b.eq	43a534 <ferror@plt+0x37bc4>  // b.none
  43a52c:	mov	w0, #0x0                   	// #0
  43a530:	b	43a598 <ferror@plt+0x37c28>
  43a534:	ldr	x0, [sp, #32]
  43a538:	ldr	x0, [x0, #120]
  43a53c:	str	x0, [sp, #56]
  43a540:	strb	wzr, [sp, #80]
  43a544:	ldr	x0, [sp, #32]
  43a548:	str	x0, [sp, #88]
  43a54c:	ldrb	w0, [sp, #31]
  43a550:	strb	w0, [sp, #81]
  43a554:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a558:	add	x0, x0, #0xa08
  43a55c:	ldr	x0, [x0]
  43a560:	add	x1, x0, #0x10
  43a564:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43a568:	add	x0, x0, #0xa08
  43a56c:	ldr	x0, [x0]
  43a570:	ldr	x2, [x0]
  43a574:	add	x5, sp, #0x38
  43a578:	adrp	x0, 43a000 <ferror@plt+0x37690>
  43a57c:	add	x4, x0, #0x3c4
  43a580:	mov	x3, #0x20                  	// #32
  43a584:	mov	x0, x5
  43a588:	bl	402560 <bsearch@plt>
  43a58c:	cmp	x0, #0x0
  43a590:	cset	w0, ne  // ne = any
  43a594:	and	w0, w0, #0xff
  43a598:	ldp	x29, x30, [sp], #96
  43a59c:	ret
  43a5a0:	stp	x29, x30, [sp, #-64]!
  43a5a4:	mov	x29, sp
  43a5a8:	str	x0, [sp, #40]
  43a5ac:	str	x1, [sp, #32]
  43a5b0:	str	w2, [sp, #28]
  43a5b4:	str	w3, [sp, #24]
  43a5b8:	ldr	w3, [sp, #24]
  43a5bc:	ldr	w2, [sp, #28]
  43a5c0:	ldr	x1, [sp, #32]
  43a5c4:	ldr	x0, [sp, #40]
  43a5c8:	bl	4382e8 <ferror@plt+0x35978>
  43a5cc:	str	x0, [sp, #56]
  43a5d0:	mov	w6, #0x0                   	// #0
  43a5d4:	mov	w5, #0x0                   	// #0
  43a5d8:	ldr	w4, [sp, #28]
  43a5dc:	mov	w3, #0x0                   	// #0
  43a5e0:	ldr	x2, [sp, #56]
  43a5e4:	ldr	x1, [sp, #32]
  43a5e8:	ldr	x0, [sp, #40]
  43a5ec:	bl	437530 <ferror@plt+0x34bc0>
  43a5f0:	str	x0, [sp, #48]
  43a5f4:	ldr	x0, [sp, #48]
  43a5f8:	ldr	w0, [x0, #204]
  43a5fc:	cmp	w0, #0x2
  43a600:	cset	w0, ne  // ne = any
  43a604:	and	w0, w0, #0xff
  43a608:	ldp	x29, x30, [sp], #64
  43a60c:	ret
  43a610:	stp	x29, x30, [sp, #-96]!
  43a614:	mov	x29, sp
  43a618:	str	x0, [sp, #24]
  43a61c:	ldr	x0, [sp, #24]
  43a620:	ldr	x0, [x0, #120]
  43a624:	add	x0, x0, #0x2d0
  43a628:	str	x0, [sp, #88]
  43a62c:	ldr	x0, [sp, #88]
  43a630:	str	x0, [sp, #80]
  43a634:	mov	x0, #0x20                  	// #32
  43a638:	str	x0, [sp, #72]
  43a63c:	ldr	x0, [sp, #80]
  43a640:	str	x0, [sp, #64]
  43a644:	ldr	x0, [sp, #64]
  43a648:	ldr	x1, [x0, #32]
  43a64c:	ldr	x0, [sp, #64]
  43a650:	ldr	x0, [x0, #24]
  43a654:	sub	x0, x1, x0
  43a658:	mov	x1, x0
  43a65c:	ldr	x0, [sp, #72]
  43a660:	cmp	x1, x0
  43a664:	cset	w0, cc  // cc = lo, ul, last
  43a668:	and	w0, w0, #0xff
  43a66c:	cmp	w0, #0x0
  43a670:	b.eq	43a680 <ferror@plt+0x37d10>  // b.none
  43a674:	ldr	x1, [sp, #72]
  43a678:	ldr	x0, [sp, #80]
  43a67c:	bl	46f1e4 <_obstack_newchunk@@Base>
  43a680:	ldr	x0, [sp, #80]
  43a684:	ldr	x1, [x0, #24]
  43a688:	ldr	x0, [sp, #72]
  43a68c:	add	x1, x1, x0
  43a690:	ldr	x0, [sp, #80]
  43a694:	str	x1, [x0, #24]
  43a698:	ldr	x0, [sp, #88]
  43a69c:	str	x0, [sp, #56]
  43a6a0:	ldr	x0, [sp, #56]
  43a6a4:	ldr	x0, [x0, #16]
  43a6a8:	str	x0, [sp, #48]
  43a6ac:	ldr	x0, [sp, #56]
  43a6b0:	ldr	x0, [x0, #24]
  43a6b4:	ldr	x1, [sp, #48]
  43a6b8:	cmp	x1, x0
  43a6bc:	b.ne	43a6d0 <ferror@plt+0x37d60>  // b.any
  43a6c0:	ldr	x0, [sp, #56]
  43a6c4:	ldrb	w1, [x0, #80]
  43a6c8:	orr	w1, w1, #0x2
  43a6cc:	strb	w1, [x0, #80]
  43a6d0:	ldr	x0, [sp, #56]
  43a6d4:	ldr	x0, [x0, #24]
  43a6d8:	mov	x1, x0
  43a6dc:	ldr	x0, [sp, #56]
  43a6e0:	ldr	x0, [x0, #48]
  43a6e4:	add	x1, x1, x0
  43a6e8:	ldr	x0, [sp, #56]
  43a6ec:	ldr	x0, [x0, #48]
  43a6f0:	mvn	x0, x0
  43a6f4:	and	x0, x1, x0
  43a6f8:	mov	x1, x0
  43a6fc:	ldr	x0, [sp, #56]
  43a700:	str	x1, [x0, #24]
  43a704:	ldr	x0, [sp, #56]
  43a708:	ldr	x1, [x0, #24]
  43a70c:	ldr	x0, [sp, #56]
  43a710:	ldr	x0, [x0, #8]
  43a714:	sub	x0, x1, x0
  43a718:	mov	x2, x0
  43a71c:	ldr	x0, [sp, #56]
  43a720:	ldr	x1, [x0, #32]
  43a724:	ldr	x0, [sp, #56]
  43a728:	ldr	x0, [x0, #8]
  43a72c:	sub	x0, x1, x0
  43a730:	cmp	x2, x0
  43a734:	b.ls	43a748 <ferror@plt+0x37dd8>  // b.plast
  43a738:	ldr	x0, [sp, #56]
  43a73c:	ldr	x1, [x0, #32]
  43a740:	ldr	x0, [sp, #56]
  43a744:	str	x1, [x0, #24]
  43a748:	ldr	x0, [sp, #56]
  43a74c:	ldr	x1, [x0, #24]
  43a750:	ldr	x0, [sp, #56]
  43a754:	str	x1, [x0, #16]
  43a758:	ldr	x0, [sp, #48]
  43a75c:	str	x0, [sp, #40]
  43a760:	mov	x2, #0x20                  	// #32
  43a764:	mov	w1, #0x0                   	// #0
  43a768:	ldr	x0, [sp, #40]
  43a76c:	bl	402530 <memset@plt>
  43a770:	ldr	x0, [sp, #40]
  43a774:	ldp	x29, x30, [sp], #96
  43a778:	ret
  43a77c:	stp	x29, x30, [sp, #-48]!
  43a780:	mov	x29, sp
  43a784:	str	x0, [sp, #24]
  43a788:	str	x1, [sp, #16]
  43a78c:	ldr	x0, [sp, #16]
  43a790:	cmp	x0, #0x0
  43a794:	b.ne	43a7e8 <ferror@plt+0x37e78>  // b.any
  43a798:	ldr	x0, [sp, #24]
  43a79c:	mov	w1, #0x1                   	// #1
  43a7a0:	strb	w1, [x0, #1304]
  43a7a4:	mov	w0, #0xd                   	// #13
  43a7a8:	bl	44faf8 <ferror@plt+0x4d188>
  43a7ac:	str	x0, [sp, #16]
  43a7b0:	ldr	x0, [sp, #16]
  43a7b4:	adrp	x1, 43a000 <ferror@plt+0x37690>
  43a7b8:	add	x1, x1, #0x610
  43a7bc:	str	x1, [x0, #96]
  43a7c0:	ldr	x0, [sp, #24]
  43a7c4:	add	x5, x0, #0x2d0
  43a7c8:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  43a7cc:	add	x4, x0, #0x730
  43a7d0:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  43a7d4:	add	x3, x0, #0x718
  43a7d8:	mov	x2, #0x0                   	// #0
  43a7dc:	mov	x1, #0x0                   	// #0
  43a7e0:	mov	x0, x5
  43a7e4:	bl	46f11c <_obstack_begin@@Base>
  43a7e8:	ldr	x0, [sp, #16]
  43a7ec:	ldr	x1, [sp, #24]
  43a7f0:	str	x1, [x0, #120]
  43a7f4:	ldr	x0, [sp, #24]
  43a7f8:	ldr	x1, [sp, #16]
  43a7fc:	str	x1, [x0, #1088]
  43a800:	ldr	x0, [sp, #24]
  43a804:	bl	430504 <ferror@plt+0x2db94>
  43a808:	ldr	x0, [sp, #24]
  43a80c:	bl	42d48c <ferror@plt+0x2ab1c>
  43a810:	ldr	x0, [sp, #24]
  43a814:	add	x0, x0, #0x4e0
  43a818:	str	x0, [sp, #40]
  43a81c:	mov	w2, #0x7                   	// #7
  43a820:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a824:	add	x1, x0, #0x9e8
  43a828:	ldr	x0, [sp, #24]
  43a82c:	bl	43aa00 <ferror@plt+0x38090>
  43a830:	mov	x1, x0
  43a834:	ldr	x0, [sp, #40]
  43a838:	str	x1, [x0]
  43a83c:	mov	w2, #0x4                   	// #4
  43a840:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a844:	add	x1, x0, #0x9f0
  43a848:	ldr	x0, [sp, #24]
  43a84c:	bl	43aa00 <ferror@plt+0x38090>
  43a850:	mov	x1, x0
  43a854:	ldr	x0, [sp, #40]
  43a858:	str	x1, [x0, #8]
  43a85c:	mov	w2, #0x5                   	// #5
  43a860:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a864:	add	x1, x0, #0x9f8
  43a868:	ldr	x0, [sp, #24]
  43a86c:	bl	43aa00 <ferror@plt+0x38090>
  43a870:	mov	x1, x0
  43a874:	ldr	x0, [sp, #40]
  43a878:	str	x1, [x0, #16]
  43a87c:	mov	w2, #0xb                   	// #11
  43a880:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a884:	add	x1, x0, #0xa00
  43a888:	ldr	x0, [sp, #24]
  43a88c:	bl	43aa00 <ferror@plt+0x38090>
  43a890:	mov	x1, x0
  43a894:	ldr	x0, [sp, #40]
  43a898:	str	x1, [x0, #24]
  43a89c:	ldr	x0, [sp, #40]
  43a8a0:	ldr	x0, [x0, #24]
  43a8a4:	ldrh	w0, [x0, #18]
  43a8a8:	ubfx	x0, x0, #2, #8
  43a8ac:	and	w0, w0, #0xff
  43a8b0:	ldr	x1, [sp, #40]
  43a8b4:	ldr	x1, [x1, #24]
  43a8b8:	orr	w0, w0, #0x4
  43a8bc:	and	w2, w0, #0xff
  43a8c0:	ldrh	w0, [x1, #18]
  43a8c4:	bfi	w0, w2, #2, #8
  43a8c8:	strh	w0, [x1, #18]
  43a8cc:	mov	w2, #0xa                   	// #10
  43a8d0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a8d4:	add	x1, x0, #0xa10
  43a8d8:	ldr	x0, [sp, #24]
  43a8dc:	bl	43aa00 <ferror@plt+0x38090>
  43a8e0:	mov	x1, x0
  43a8e4:	ldr	x0, [sp, #40]
  43a8e8:	str	x1, [x0, #32]
  43a8ec:	ldr	x0, [sp, #40]
  43a8f0:	ldr	x0, [x0, #32]
  43a8f4:	ldrh	w0, [x0, #18]
  43a8f8:	ubfx	x0, x0, #2, #8
  43a8fc:	and	w0, w0, #0xff
  43a900:	ldr	x1, [sp, #40]
  43a904:	ldr	x1, [x1, #32]
  43a908:	orr	w0, w0, #0x4
  43a90c:	and	w2, w0, #0xff
  43a910:	ldrh	w0, [x1, #18]
  43a914:	bfi	w0, w2, #2, #8
  43a918:	strh	w0, [x1, #18]
  43a91c:	mov	w2, #0xf                   	// #15
  43a920:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a924:	add	x1, x0, #0xa20
  43a928:	ldr	x0, [sp, #24]
  43a92c:	bl	43aa00 <ferror@plt+0x38090>
  43a930:	mov	x1, x0
  43a934:	ldr	x0, [sp, #40]
  43a938:	str	x1, [x0, #40]
  43a93c:	mov	w2, #0x14                  	// #20
  43a940:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43a944:	add	x1, x0, #0xa30
  43a948:	ldr	x0, [sp, #24]
  43a94c:	bl	43aa00 <ferror@plt+0x38090>
  43a950:	mov	x1, x0
  43a954:	ldr	x0, [sp, #40]
  43a958:	str	x1, [x0, #48]
  43a95c:	nop
  43a960:	ldp	x29, x30, [sp], #48
  43a964:	ret
  43a968:	stp	x29, x30, [sp, #-48]!
  43a96c:	mov	x29, sp
  43a970:	str	x0, [sp, #24]
  43a974:	ldr	x0, [sp, #24]
  43a978:	ldrb	w0, [x0, #1304]
  43a97c:	cmp	w0, #0x0
  43a980:	b.eq	43a9f4 <ferror@plt+0x38084>  // b.none
  43a984:	ldr	x0, [sp, #24]
  43a988:	ldr	x0, [x0, #1088]
  43a98c:	bl	44fb8c <ferror@plt+0x4d21c>
  43a990:	ldr	x0, [sp, #24]
  43a994:	add	x0, x0, #0x2d0
  43a998:	str	x0, [sp, #40]
  43a99c:	str	xzr, [sp, #32]
  43a9a0:	ldr	x0, [sp, #40]
  43a9a4:	ldr	x0, [x0, #8]
  43a9a8:	ldr	x1, [sp, #32]
  43a9ac:	cmp	x1, x0
  43a9b0:	b.ls	43a9e8 <ferror@plt+0x38078>  // b.plast
  43a9b4:	ldr	x0, [sp, #40]
  43a9b8:	ldr	x0, [x0, #32]
  43a9bc:	ldr	x1, [sp, #32]
  43a9c0:	cmp	x1, x0
  43a9c4:	b.cs	43a9e8 <ferror@plt+0x38078>  // b.hs, b.nlast
  43a9c8:	ldr	x0, [sp, #40]
  43a9cc:	ldr	x1, [sp, #32]
  43a9d0:	str	x1, [x0, #16]
  43a9d4:	ldr	x0, [sp, #40]
  43a9d8:	ldr	x1, [x0, #16]
  43a9dc:	ldr	x0, [sp, #40]
  43a9e0:	str	x1, [x0, #24]
  43a9e4:	b	43a9f4 <ferror@plt+0x38084>
  43a9e8:	ldr	x1, [sp, #32]
  43a9ec:	ldr	x0, [sp, #40]
  43a9f0:	bl	46f480 <_obstack_free@@Base>
  43a9f4:	nop
  43a9f8:	ldp	x29, x30, [sp], #48
  43a9fc:	ret
  43aa00:	stp	x29, x30, [sp, #-48]!
  43aa04:	mov	x29, sp
  43aa08:	str	x0, [sp, #40]
  43aa0c:	str	x1, [sp, #32]
  43aa10:	str	w2, [sp, #28]
  43aa14:	ldr	x0, [sp, #40]
  43aa18:	ldr	x0, [x0, #1088]
  43aa1c:	ldr	w1, [sp, #28]
  43aa20:	mov	w3, #0x1                   	// #1
  43aa24:	mov	x2, x1
  43aa28:	ldr	x1, [sp, #32]
  43aa2c:	bl	44fc28 <ferror@plt+0x4d2b8>
  43aa30:	ldp	x29, x30, [sp], #48
  43aa34:	ret
  43aa38:	stp	x29, x30, [sp, #-64]!
  43aa3c:	mov	x29, sp
  43aa40:	str	x0, [sp, #40]
  43aa44:	str	x1, [sp, #32]
  43aa48:	str	w2, [sp, #28]
  43aa4c:	ldr	x0, [sp, #40]
  43aa50:	ldr	x0, [x0, #1088]
  43aa54:	ldrsw	x1, [sp, #28]
  43aa58:	mov	w3, #0x0                   	// #0
  43aa5c:	mov	x2, x1
  43aa60:	ldr	x1, [sp, #32]
  43aa64:	bl	44fc28 <ferror@plt+0x4d2b8>
  43aa68:	str	x0, [sp, #56]
  43aa6c:	ldr	x0, [sp, #56]
  43aa70:	cmp	x0, #0x0
  43aa74:	b.eq	43aa94 <ferror@plt+0x38124>  // b.none
  43aa78:	ldr	x0, [sp, #56]
  43aa7c:	bl	430670 <ferror@plt+0x2dd00>
  43aa80:	and	w0, w0, #0xff
  43aa84:	cmp	w0, #0x0
  43aa88:	b.eq	43aa94 <ferror@plt+0x38124>  // b.none
  43aa8c:	mov	w0, #0x1                   	// #1
  43aa90:	b	43aa98 <ferror@plt+0x38128>
  43aa94:	mov	w0, #0x0                   	// #0
  43aa98:	ldp	x29, x30, [sp], #64
  43aa9c:	ret
  43aaa0:	stp	x29, x30, [sp, #-48]!
  43aaa4:	mov	x29, sp
  43aaa8:	str	x0, [sp, #40]
  43aaac:	str	x1, [sp, #32]
  43aab0:	str	x2, [sp, #24]
  43aab4:	ldr	x0, [sp, #40]
  43aab8:	ldr	x0, [x0, #1088]
  43aabc:	ldr	x2, [sp, #24]
  43aac0:	ldr	x1, [sp, #32]
  43aac4:	bl	45029c <ferror@plt+0x4d92c>
  43aac8:	nop
  43aacc:	ldp	x29, x30, [sp], #48
  43aad0:	ret
  43aad4:	sub	sp, sp, #0x10
  43aad8:	str	x0, [sp, #8]
  43aadc:	ldr	x0, [sp, #8]
  43aae0:	ldr	x0, [x0]
  43aae4:	cmp	x0, #0x0
  43aae8:	b.eq	43aafc <ferror@plt+0x3818c>  // b.none
  43aaec:	ldr	x0, [sp, #8]
  43aaf0:	ldr	x0, [x0]
  43aaf4:	ldrb	w0, [x0, #106]
  43aaf8:	b	43ab00 <ferror@plt+0x38190>
  43aafc:	mov	w0, #0x0                   	// #0
  43ab00:	add	sp, sp, #0x10
  43ab04:	ret
  43ab08:	stp	x29, x30, [sp, #-32]!
  43ab0c:	mov	x29, sp
  43ab10:	str	x0, [sp, #24]
  43ab14:	str	x1, [sp, #16]
  43ab18:	ldr	x1, [sp, #16]
  43ab1c:	ldr	x0, [sp, #24]
  43ab20:	bl	4026d0 <strcmp@plt>
  43ab24:	ldp	x29, x30, [sp], #32
  43ab28:	ret
  43ab2c:	stp	x29, x30, [sp, #-32]!
  43ab30:	mov	x29, sp
  43ab34:	str	x0, [sp, #24]
  43ab38:	ldr	x0, [sp, #24]
  43ab3c:	bl	402330 <strlen@plt>
  43ab40:	ldp	x29, x30, [sp], #32
  43ab44:	ret
  43ab48:	stp	x29, x30, [sp, #-32]!
  43ab4c:	mov	x29, sp
  43ab50:	str	x0, [sp, #24]
  43ab54:	str	x1, [sp, #16]
  43ab58:	ldr	x0, [sp, #24]
  43ab5c:	ldrb	w0, [x0, #4]
  43ab60:	cmp	w0, #0x35
  43ab64:	b.eq	43ab70 <ferror@plt+0x38200>  // b.none
  43ab68:	mov	w0, #0x0                   	// #0
  43ab6c:	b	43ab90 <ferror@plt+0x38220>
  43ab70:	ldr	x0, [sp, #24]
  43ab74:	ldr	x0, [x0, #8]
  43ab78:	ldr	x0, [x0]
  43ab7c:	ldr	x1, [sp, #16]
  43ab80:	bl	43ab08 <ferror@plt+0x38198>
  43ab84:	cmp	w0, #0x0
  43ab88:	cset	w0, eq  // eq = none
  43ab8c:	and	w0, w0, #0xff
  43ab90:	ldp	x29, x30, [sp], #32
  43ab94:	ret
  43ab98:	stp	x29, x30, [sp, #-48]!
  43ab9c:	mov	x29, sp
  43aba0:	str	x0, [sp, #40]
  43aba4:	str	x1, [sp, #32]
  43aba8:	str	w2, [sp, #28]
  43abac:	ldr	x0, [sp, #40]
  43abb0:	ldr	w1, [x0, #60]
  43abb4:	ldr	x0, [sp, #40]
  43abb8:	ldr	w0, [x0, #64]
  43abbc:	cmp	w1, w0
  43abc0:	b.ne	43ac0c <ferror@plt+0x3829c>  // b.any
  43abc4:	ldr	x0, [sp, #40]
  43abc8:	ldr	w0, [x0, #64]
  43abcc:	add	w0, w0, #0x64
  43abd0:	lsl	w1, w0, #1
  43abd4:	ldr	x0, [sp, #40]
  43abd8:	str	w1, [x0, #64]
  43abdc:	ldr	x0, [sp, #40]
  43abe0:	ldr	x2, [x0, #48]
  43abe4:	ldr	x0, [sp, #40]
  43abe8:	ldr	w0, [x0, #64]
  43abec:	mov	w0, w0
  43abf0:	lsl	x0, x0, #4
  43abf4:	mov	x1, x0
  43abf8:	mov	x0, x2
  43abfc:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  43ac00:	mov	x1, x0
  43ac04:	ldr	x0, [sp, #40]
  43ac08:	str	x1, [x0, #48]
  43ac0c:	ldr	x0, [sp, #40]
  43ac10:	ldr	x1, [x0, #48]
  43ac14:	ldr	x0, [sp, #40]
  43ac18:	ldr	w0, [x0, #60]
  43ac1c:	mov	w0, w0
  43ac20:	lsl	x0, x0, #4
  43ac24:	add	x0, x1, x0
  43ac28:	ldr	x1, [sp, #32]
  43ac2c:	str	x1, [x0]
  43ac30:	ldr	x0, [sp, #40]
  43ac34:	ldr	x1, [x0, #48]
  43ac38:	ldr	x0, [sp, #40]
  43ac3c:	ldr	w0, [x0, #60]
  43ac40:	mov	w0, w0
  43ac44:	lsl	x0, x0, #4
  43ac48:	add	x0, x1, x0
  43ac4c:	ldr	w1, [sp, #28]
  43ac50:	str	w1, [x0, #8]
  43ac54:	ldr	x0, [sp, #40]
  43ac58:	ldr	w0, [x0, #60]
  43ac5c:	add	w1, w0, #0x1
  43ac60:	ldr	x0, [sp, #40]
  43ac64:	str	w1, [x0, #60]
  43ac68:	nop
  43ac6c:	ldp	x29, x30, [sp], #48
  43ac70:	ret
  43ac74:	sub	sp, sp, #0x20
  43ac78:	str	x0, [sp, #8]
  43ac7c:	str	w1, [sp, #4]
  43ac80:	mov	x0, #0xffffffffffffffff    	// #-1
  43ac84:	str	x0, [sp, #24]
  43ac88:	ldr	w0, [sp, #4]
  43ac8c:	lsl	w0, w0, #3
  43ac90:	ldr	x1, [sp, #24]
  43ac94:	lsl	x0, x1, x0
  43ac98:	str	x0, [sp, #24]
  43ac9c:	ldr	x1, [sp, #8]
  43aca0:	ldr	x0, [sp, #24]
  43aca4:	and	x0, x1, x0
  43aca8:	add	sp, sp, #0x20
  43acac:	ret
  43acb0:	sub	sp, sp, #0x20
  43acb4:	strb	w0, [sp, #15]
  43acb8:	ldrb	w0, [sp, #15]
  43acbc:	lsl	w1, w0, #24
  43acc0:	ldrb	w0, [sp, #15]
  43acc4:	lsl	w0, w0, #16
  43acc8:	orr	w1, w1, w0
  43accc:	ldrb	w0, [sp, #15]
  43acd0:	lsl	w0, w0, #8
  43acd4:	orr	w1, w1, w0
  43acd8:	ldrb	w0, [sp, #15]
  43acdc:	orr	w0, w1, w0
  43ace0:	sxtw	x0, w0
  43ace4:	str	x0, [sp, #24]
  43ace8:	ldr	x0, [sp, #24]
  43acec:	lsl	x0, x0, #32
  43acf0:	ldr	x1, [sp, #24]
  43acf4:	orr	x0, x1, x0
  43acf8:	str	x0, [sp, #24]
  43acfc:	ldr	x0, [sp, #24]
  43ad00:	add	sp, sp, #0x20
  43ad04:	ret
  43ad08:	sub	sp, sp, #0x20
  43ad0c:	str	x0, [sp, #8]
  43ad10:	str	x1, [sp]
  43ad14:	mov	x0, #0xfefe                	// #65278
  43ad18:	movk	x0, #0x7efe, lsl #16
  43ad1c:	str	x0, [sp, #24]
  43ad20:	ldr	x0, [sp, #24]
  43ad24:	lsl	x1, x0, #32
  43ad28:	mov	w0, #0xfefefefe            	// #-16843010
  43ad2c:	orr	x0, x1, x0
  43ad30:	str	x0, [sp, #24]
  43ad34:	ldr	x0, [sp, #24]
  43ad38:	orr	x0, x0, #0x1
  43ad3c:	str	x0, [sp, #24]
  43ad40:	ldr	x1, [sp, #8]
  43ad44:	ldr	x0, [sp]
  43ad48:	eor	x0, x1, x0
  43ad4c:	str	x0, [sp, #8]
  43ad50:	ldr	x1, [sp, #8]
  43ad54:	ldr	x0, [sp, #24]
  43ad58:	add	x1, x1, x0
  43ad5c:	ldr	x0, [sp, #8]
  43ad60:	eor	x1, x1, x0
  43ad64:	ldr	x0, [sp, #24]
  43ad68:	orr	x0, x1, x0
  43ad6c:	mvn	x0, x0
  43ad70:	add	sp, sp, #0x20
  43ad74:	ret
  43ad78:	sub	sp, sp, #0x20
  43ad7c:	str	x0, [sp, #8]
  43ad80:	str	x1, [sp]
  43ad84:	str	wzr, [sp, #28]
  43ad88:	ldr	w0, [sp, #28]
  43ad8c:	cmp	w0, #0x7
  43ad90:	b.hi	43adf0 <ferror@plt+0x38480>  // b.pmore
  43ad94:	ldr	w0, [sp, #28]
  43ad98:	lsl	w0, w0, #3
  43ad9c:	ldr	x1, [sp]
  43ada0:	lsr	x0, x1, x0
  43ada4:	strb	w0, [sp, #27]
  43ada8:	ldrb	w0, [sp, #27]
  43adac:	cmp	w0, #0xa
  43adb0:	b.eq	43add8 <ferror@plt+0x38468>  // b.none
  43adb4:	ldrb	w0, [sp, #27]
  43adb8:	cmp	w0, #0xd
  43adbc:	b.eq	43add8 <ferror@plt+0x38468>  // b.none
  43adc0:	ldrb	w0, [sp, #27]
  43adc4:	cmp	w0, #0x5c
  43adc8:	b.eq	43add8 <ferror@plt+0x38468>  // b.none
  43adcc:	ldrb	w0, [sp, #27]
  43add0:	cmp	w0, #0x3f
  43add4:	b.ne	43ade0 <ferror@plt+0x38470>  // b.any
  43add8:	ldr	w0, [sp, #28]
  43addc:	b	43adf4 <ferror@plt+0x38484>
  43ade0:	ldr	w0, [sp, #28]
  43ade4:	add	w0, w0, #0x1
  43ade8:	str	w0, [sp, #28]
  43adec:	b	43ad88 <ferror@plt+0x38418>
  43adf0:	mov	w0, #0xffffffff            	// #-1
  43adf4:	add	sp, sp, #0x20
  43adf8:	ret
  43adfc:	stp	x29, x30, [sp, #-112]!
  43ae00:	mov	x29, sp
  43ae04:	str	x0, [sp, #24]
  43ae08:	str	x1, [sp, #16]
  43ae0c:	mov	w0, #0xa                   	// #10
  43ae10:	bl	43acb0 <ferror@plt+0x38340>
  43ae14:	str	x0, [sp, #88]
  43ae18:	mov	w0, #0xd                   	// #13
  43ae1c:	bl	43acb0 <ferror@plt+0x38340>
  43ae20:	str	x0, [sp, #80]
  43ae24:	mov	w0, #0x5c                  	// #92
  43ae28:	bl	43acb0 <ferror@plt+0x38340>
  43ae2c:	str	x0, [sp, #72]
  43ae30:	mov	w0, #0x3f                  	// #63
  43ae34:	bl	43acb0 <ferror@plt+0x38340>
  43ae38:	str	x0, [sp, #64]
  43ae3c:	ldr	x0, [sp, #24]
  43ae40:	and	x0, x0, #0xfffffffffffffff8
  43ae44:	str	x0, [sp, #104]
  43ae48:	ldr	x0, [sp, #104]
  43ae4c:	ldr	x0, [x0]
  43ae50:	str	x0, [sp, #96]
  43ae54:	ldr	x0, [sp, #24]
  43ae58:	and	w0, w0, #0x7
  43ae5c:	str	w0, [sp, #60]
  43ae60:	ldr	w0, [sp, #60]
  43ae64:	cmp	w0, #0x0
  43ae68:	b.eq	43ae7c <ferror@plt+0x3850c>  // b.none
  43ae6c:	ldr	w1, [sp, #60]
  43ae70:	ldr	x0, [sp, #96]
  43ae74:	bl	43ac74 <ferror@plt+0x38304>
  43ae78:	str	x0, [sp, #96]
  43ae7c:	ldr	x1, [sp, #88]
  43ae80:	ldr	x0, [sp, #96]
  43ae84:	bl	43ad08 <ferror@plt+0x38398>
  43ae88:	str	x0, [sp, #48]
  43ae8c:	ldr	x1, [sp, #80]
  43ae90:	ldr	x0, [sp, #96]
  43ae94:	bl	43ad08 <ferror@plt+0x38398>
  43ae98:	mov	x1, x0
  43ae9c:	ldr	x0, [sp, #48]
  43aea0:	orr	x0, x0, x1
  43aea4:	str	x0, [sp, #48]
  43aea8:	ldr	x1, [sp, #72]
  43aeac:	ldr	x0, [sp, #96]
  43aeb0:	bl	43ad08 <ferror@plt+0x38398>
  43aeb4:	mov	x1, x0
  43aeb8:	ldr	x0, [sp, #48]
  43aebc:	orr	x0, x0, x1
  43aec0:	str	x0, [sp, #48]
  43aec4:	ldr	x1, [sp, #64]
  43aec8:	ldr	x0, [sp, #96]
  43aecc:	bl	43ad08 <ferror@plt+0x38398>
  43aed0:	mov	x1, x0
  43aed4:	ldr	x0, [sp, #48]
  43aed8:	orr	x0, x0, x1
  43aedc:	str	x0, [sp, #48]
  43aee0:	ldr	x0, [sp, #48]
  43aee4:	cmp	x0, #0x0
  43aee8:	cset	w0, ne  // ne = any
  43aeec:	and	w0, w0, #0xff
  43aef0:	and	x0, x0, #0xff
  43aef4:	cmp	x0, #0x0
  43aef8:	b.eq	43af28 <ferror@plt+0x385b8>  // b.none
  43aefc:	ldr	x1, [sp, #96]
  43af00:	ldr	x0, [sp, #48]
  43af04:	bl	43ad78 <ferror@plt+0x38408>
  43af08:	str	w0, [sp, #44]
  43af0c:	ldr	w0, [sp, #44]
  43af10:	cmp	w0, #0x0
  43af14:	b.lt	43af28 <ferror@plt+0x385b8>  // b.tstop
  43af18:	ldrsw	x0, [sp, #44]
  43af1c:	ldr	x1, [sp, #104]
  43af20:	add	x0, x1, x0
  43af24:	b	43af44 <ferror@plt+0x385d4>
  43af28:	ldr	x0, [sp, #104]
  43af2c:	add	x0, x0, #0x8
  43af30:	str	x0, [sp, #104]
  43af34:	ldr	x0, [sp, #104]
  43af38:	ldr	x0, [x0]
  43af3c:	str	x0, [sp, #96]
  43af40:	b	43ae7c <ferror@plt+0x3850c>
  43af44:	ldp	x29, x30, [sp], #112
  43af48:	ret
  43af4c:	sub	sp, sp, #0x4e0
  43af50:	str	x0, [sp, #8]
  43af54:	str	x1, [sp]
  43af58:	mov	w0, #0xa                   	// #10
  43af5c:	str	w0, [sp, #992]
  43af60:	ldr	w0, [sp, #992]
  43af64:	and	w15, w0, #0xff
  43af68:	ldr	w0, [sp, #992]
  43af6c:	and	w14, w0, #0xff
  43af70:	ldr	w0, [sp, #992]
  43af74:	and	w13, w0, #0xff
  43af78:	ldr	w0, [sp, #992]
  43af7c:	and	w12, w0, #0xff
  43af80:	ldr	w0, [sp, #992]
  43af84:	and	w11, w0, #0xff
  43af88:	ldr	w0, [sp, #992]
  43af8c:	and	w10, w0, #0xff
  43af90:	ldr	w0, [sp, #992]
  43af94:	and	w9, w0, #0xff
  43af98:	ldr	w0, [sp, #992]
  43af9c:	and	w8, w0, #0xff
  43afa0:	ldr	w0, [sp, #992]
  43afa4:	and	w7, w0, #0xff
  43afa8:	ldr	w0, [sp, #992]
  43afac:	and	w6, w0, #0xff
  43afb0:	ldr	w0, [sp, #992]
  43afb4:	and	w5, w0, #0xff
  43afb8:	ldr	w0, [sp, #992]
  43afbc:	and	w4, w0, #0xff
  43afc0:	ldr	w0, [sp, #992]
  43afc4:	and	w3, w0, #0xff
  43afc8:	ldr	w0, [sp, #992]
  43afcc:	and	w2, w0, #0xff
  43afd0:	ldr	w0, [sp, #992]
  43afd4:	and	w1, w0, #0xff
  43afd8:	ldr	w0, [sp, #992]
  43afdc:	and	w0, w0, #0xff
  43afe0:	dup	v0.8b, w15
  43afe4:	dup	v1.8b, w14
  43afe8:	mov	v0.b[1], v1.b[0]
  43afec:	dup	v1.8b, w13
  43aff0:	mov	v0.b[2], v1.b[0]
  43aff4:	dup	v1.8b, w12
  43aff8:	mov	v0.b[3], v1.b[0]
  43affc:	dup	v1.8b, w11
  43b000:	mov	v0.b[4], v1.b[0]
  43b004:	dup	v1.8b, w10
  43b008:	mov	v0.b[5], v1.b[0]
  43b00c:	dup	v1.8b, w9
  43b010:	mov	v0.b[6], v1.b[0]
  43b014:	dup	v1.8b, w8
  43b018:	mov	v0.b[7], v1.b[0]
  43b01c:	dup	v1.8b, w7
  43b020:	mov	v0.b[8], v1.b[0]
  43b024:	dup	v1.8b, w6
  43b028:	mov	v0.b[9], v1.b[0]
  43b02c:	dup	v1.8b, w5
  43b030:	mov	v0.b[10], v1.b[0]
  43b034:	dup	v1.8b, w4
  43b038:	mov	v0.b[11], v1.b[0]
  43b03c:	dup	v1.8b, w3
  43b040:	mov	v0.b[12], v1.b[0]
  43b044:	dup	v1.8b, w2
  43b048:	mov	v0.b[13], v1.b[0]
  43b04c:	dup	v1.8b, w1
  43b050:	mov	v0.b[14], v1.b[0]
  43b054:	dup	v1.8b, w0
  43b058:	mov	v0.b[15], v1.b[0]
  43b05c:	str	q0, [sp, #1200]
  43b060:	mov	w0, #0xd                   	// #13
  43b064:	str	w0, [sp, #996]
  43b068:	ldr	w0, [sp, #996]
  43b06c:	and	w15, w0, #0xff
  43b070:	ldr	w0, [sp, #996]
  43b074:	and	w14, w0, #0xff
  43b078:	ldr	w0, [sp, #996]
  43b07c:	and	w13, w0, #0xff
  43b080:	ldr	w0, [sp, #996]
  43b084:	and	w12, w0, #0xff
  43b088:	ldr	w0, [sp, #996]
  43b08c:	and	w11, w0, #0xff
  43b090:	ldr	w0, [sp, #996]
  43b094:	and	w10, w0, #0xff
  43b098:	ldr	w0, [sp, #996]
  43b09c:	and	w9, w0, #0xff
  43b0a0:	ldr	w0, [sp, #996]
  43b0a4:	and	w8, w0, #0xff
  43b0a8:	ldr	w0, [sp, #996]
  43b0ac:	and	w7, w0, #0xff
  43b0b0:	ldr	w0, [sp, #996]
  43b0b4:	and	w6, w0, #0xff
  43b0b8:	ldr	w0, [sp, #996]
  43b0bc:	and	w5, w0, #0xff
  43b0c0:	ldr	w0, [sp, #996]
  43b0c4:	and	w4, w0, #0xff
  43b0c8:	ldr	w0, [sp, #996]
  43b0cc:	and	w3, w0, #0xff
  43b0d0:	ldr	w0, [sp, #996]
  43b0d4:	and	w2, w0, #0xff
  43b0d8:	ldr	w0, [sp, #996]
  43b0dc:	and	w1, w0, #0xff
  43b0e0:	ldr	w0, [sp, #996]
  43b0e4:	and	w0, w0, #0xff
  43b0e8:	dup	v0.8b, w15
  43b0ec:	dup	v1.8b, w14
  43b0f0:	mov	v0.b[1], v1.b[0]
  43b0f4:	dup	v1.8b, w13
  43b0f8:	mov	v0.b[2], v1.b[0]
  43b0fc:	dup	v1.8b, w12
  43b100:	mov	v0.b[3], v1.b[0]
  43b104:	dup	v1.8b, w11
  43b108:	mov	v0.b[4], v1.b[0]
  43b10c:	dup	v1.8b, w10
  43b110:	mov	v0.b[5], v1.b[0]
  43b114:	dup	v1.8b, w9
  43b118:	mov	v0.b[6], v1.b[0]
  43b11c:	dup	v1.8b, w8
  43b120:	mov	v0.b[7], v1.b[0]
  43b124:	dup	v1.8b, w7
  43b128:	mov	v0.b[8], v1.b[0]
  43b12c:	dup	v1.8b, w6
  43b130:	mov	v0.b[9], v1.b[0]
  43b134:	dup	v1.8b, w5
  43b138:	mov	v0.b[10], v1.b[0]
  43b13c:	dup	v1.8b, w4
  43b140:	mov	v0.b[11], v1.b[0]
  43b144:	dup	v1.8b, w3
  43b148:	mov	v0.b[12], v1.b[0]
  43b14c:	dup	v1.8b, w2
  43b150:	mov	v0.b[13], v1.b[0]
  43b154:	dup	v1.8b, w1
  43b158:	mov	v0.b[14], v1.b[0]
  43b15c:	dup	v1.8b, w0
  43b160:	mov	v0.b[15], v1.b[0]
  43b164:	str	q0, [sp, #1184]
  43b168:	mov	w0, #0x5c                  	// #92
  43b16c:	str	w0, [sp, #1000]
  43b170:	ldr	w0, [sp, #1000]
  43b174:	and	w15, w0, #0xff
  43b178:	ldr	w0, [sp, #1000]
  43b17c:	and	w14, w0, #0xff
  43b180:	ldr	w0, [sp, #1000]
  43b184:	and	w13, w0, #0xff
  43b188:	ldr	w0, [sp, #1000]
  43b18c:	and	w12, w0, #0xff
  43b190:	ldr	w0, [sp, #1000]
  43b194:	and	w11, w0, #0xff
  43b198:	ldr	w0, [sp, #1000]
  43b19c:	and	w10, w0, #0xff
  43b1a0:	ldr	w0, [sp, #1000]
  43b1a4:	and	w9, w0, #0xff
  43b1a8:	ldr	w0, [sp, #1000]
  43b1ac:	and	w8, w0, #0xff
  43b1b0:	ldr	w0, [sp, #1000]
  43b1b4:	and	w7, w0, #0xff
  43b1b8:	ldr	w0, [sp, #1000]
  43b1bc:	and	w6, w0, #0xff
  43b1c0:	ldr	w0, [sp, #1000]
  43b1c4:	and	w5, w0, #0xff
  43b1c8:	ldr	w0, [sp, #1000]
  43b1cc:	and	w4, w0, #0xff
  43b1d0:	ldr	w0, [sp, #1000]
  43b1d4:	and	w3, w0, #0xff
  43b1d8:	ldr	w0, [sp, #1000]
  43b1dc:	and	w2, w0, #0xff
  43b1e0:	ldr	w0, [sp, #1000]
  43b1e4:	and	w1, w0, #0xff
  43b1e8:	ldr	w0, [sp, #1000]
  43b1ec:	and	w0, w0, #0xff
  43b1f0:	dup	v0.8b, w15
  43b1f4:	dup	v1.8b, w14
  43b1f8:	mov	v0.b[1], v1.b[0]
  43b1fc:	dup	v1.8b, w13
  43b200:	mov	v0.b[2], v1.b[0]
  43b204:	dup	v1.8b, w12
  43b208:	mov	v0.b[3], v1.b[0]
  43b20c:	dup	v1.8b, w11
  43b210:	mov	v0.b[4], v1.b[0]
  43b214:	dup	v1.8b, w10
  43b218:	mov	v0.b[5], v1.b[0]
  43b21c:	dup	v1.8b, w9
  43b220:	mov	v0.b[6], v1.b[0]
  43b224:	dup	v1.8b, w8
  43b228:	mov	v0.b[7], v1.b[0]
  43b22c:	dup	v1.8b, w7
  43b230:	mov	v0.b[8], v1.b[0]
  43b234:	dup	v1.8b, w6
  43b238:	mov	v0.b[9], v1.b[0]
  43b23c:	dup	v1.8b, w5
  43b240:	mov	v0.b[10], v1.b[0]
  43b244:	dup	v1.8b, w4
  43b248:	mov	v0.b[11], v1.b[0]
  43b24c:	dup	v1.8b, w3
  43b250:	mov	v0.b[12], v1.b[0]
  43b254:	dup	v1.8b, w2
  43b258:	mov	v0.b[13], v1.b[0]
  43b25c:	dup	v1.8b, w1
  43b260:	mov	v0.b[14], v1.b[0]
  43b264:	dup	v1.8b, w0
  43b268:	mov	v0.b[15], v1.b[0]
  43b26c:	str	q0, [sp, #1168]
  43b270:	mov	w0, #0x3f                  	// #63
  43b274:	str	w0, [sp, #1004]
  43b278:	ldr	w0, [sp, #1004]
  43b27c:	and	w15, w0, #0xff
  43b280:	ldr	w0, [sp, #1004]
  43b284:	and	w14, w0, #0xff
  43b288:	ldr	w0, [sp, #1004]
  43b28c:	and	w13, w0, #0xff
  43b290:	ldr	w0, [sp, #1004]
  43b294:	and	w12, w0, #0xff
  43b298:	ldr	w0, [sp, #1004]
  43b29c:	and	w11, w0, #0xff
  43b2a0:	ldr	w0, [sp, #1004]
  43b2a4:	and	w10, w0, #0xff
  43b2a8:	ldr	w0, [sp, #1004]
  43b2ac:	and	w9, w0, #0xff
  43b2b0:	ldr	w0, [sp, #1004]
  43b2b4:	and	w8, w0, #0xff
  43b2b8:	ldr	w0, [sp, #1004]
  43b2bc:	and	w7, w0, #0xff
  43b2c0:	ldr	w0, [sp, #1004]
  43b2c4:	and	w6, w0, #0xff
  43b2c8:	ldr	w0, [sp, #1004]
  43b2cc:	and	w5, w0, #0xff
  43b2d0:	ldr	w0, [sp, #1004]
  43b2d4:	and	w4, w0, #0xff
  43b2d8:	ldr	w0, [sp, #1004]
  43b2dc:	and	w3, w0, #0xff
  43b2e0:	ldr	w0, [sp, #1004]
  43b2e4:	and	w2, w0, #0xff
  43b2e8:	ldr	w0, [sp, #1004]
  43b2ec:	and	w1, w0, #0xff
  43b2f0:	ldr	w0, [sp, #1004]
  43b2f4:	and	w0, w0, #0xff
  43b2f8:	dup	v0.8b, w15
  43b2fc:	dup	v1.8b, w14
  43b300:	mov	v0.b[1], v1.b[0]
  43b304:	dup	v1.8b, w13
  43b308:	mov	v0.b[2], v1.b[0]
  43b30c:	dup	v1.8b, w12
  43b310:	mov	v0.b[3], v1.b[0]
  43b314:	dup	v1.8b, w11
  43b318:	mov	v0.b[4], v1.b[0]
  43b31c:	dup	v1.8b, w10
  43b320:	mov	v0.b[5], v1.b[0]
  43b324:	dup	v1.8b, w9
  43b328:	mov	v0.b[6], v1.b[0]
  43b32c:	dup	v1.8b, w8
  43b330:	mov	v0.b[7], v1.b[0]
  43b334:	dup	v1.8b, w7
  43b338:	mov	v0.b[8], v1.b[0]
  43b33c:	dup	v1.8b, w6
  43b340:	mov	v0.b[9], v1.b[0]
  43b344:	dup	v1.8b, w5
  43b348:	mov	v0.b[10], v1.b[0]
  43b34c:	dup	v1.8b, w4
  43b350:	mov	v0.b[11], v1.b[0]
  43b354:	dup	v1.8b, w3
  43b358:	mov	v0.b[12], v1.b[0]
  43b35c:	dup	v1.8b, w2
  43b360:	mov	v0.b[13], v1.b[0]
  43b364:	dup	v1.8b, w1
  43b368:	mov	v0.b[14], v1.b[0]
  43b36c:	dup	v1.8b, w0
  43b370:	mov	v0.b[15], v1.b[0]
  43b374:	str	q0, [sp, #1152]
  43b378:	mov	x0, #0x201                 	// #513
  43b37c:	movk	x0, #0x804, lsl #16
  43b380:	movk	x0, #0x2010, lsl #32
  43b384:	movk	x0, #0x8040, lsl #48
  43b388:	str	x0, [sp, #1008]
  43b38c:	ldr	d0, [sp, #1008]
  43b390:	dup	v0.2d, v0.d[0]
  43b394:	str	q0, [sp, #1136]
  43b398:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43b39c:	ldr	q0, [x0, #3088]
  43b3a0:	str	q0, [sp, #1120]
  43b3a4:	ldr	x0, [sp, #8]
  43b3a8:	and	x0, x0, #0xfffffffffffffff0
  43b3ac:	str	x0, [sp, #1240]
  43b3b0:	ldr	x0, [sp, #8]
  43b3b4:	and	x0, x0, #0xfff
  43b3b8:	mov	x1, #0x1000                	// #4096
  43b3bc:	sub	x0, x1, x0
  43b3c0:	cmp	x0, #0xf
  43b3c4:	cset	w0, ls  // ls = plast
  43b3c8:	and	w0, w0, #0xff
  43b3cc:	and	x0, x0, #0xff
  43b3d0:	cmp	x0, #0x0
  43b3d4:	b.eq	43b5a0 <ferror@plt+0x38c30>  // b.none
  43b3d8:	ldr	x0, [sp, #8]
  43b3dc:	and	w0, w0, #0xf
  43b3e0:	str	w0, [sp, #1052]
  43b3e4:	ldr	w0, [sp, #1052]
  43b3e8:	mov	w1, #0xffffffff            	// #-1
  43b3ec:	lsl	w0, w1, w0
  43b3f0:	and	w0, w0, #0xffff
  43b3f4:	str	w0, [sp, #1048]
  43b3f8:	ldr	x0, [sp, #1240]
  43b3fc:	str	x0, [sp, #648]
  43b400:	ldr	x0, [sp, #648]
  43b404:	ldr	q0, [x0]
  43b408:	str	q0, [sp, #1104]
  43b40c:	ldr	q0, [sp, #1104]
  43b410:	str	q0, [sp, #672]
  43b414:	ldr	q0, [sp, #1200]
  43b418:	str	q0, [sp, #656]
  43b41c:	ldr	q1, [sp, #672]
  43b420:	ldr	q0, [sp, #656]
  43b424:	cmeq	v0.16b, v1.16b, v0.16b
  43b428:	str	q0, [sp, #1216]
  43b42c:	ldr	q0, [sp, #1104]
  43b430:	str	q0, [sp, #704]
  43b434:	ldr	q0, [sp, #1184]
  43b438:	str	q0, [sp, #688]
  43b43c:	ldr	q1, [sp, #704]
  43b440:	ldr	q0, [sp, #688]
  43b444:	cmeq	v0.16b, v1.16b, v0.16b
  43b448:	str	q0, [sp, #1088]
  43b44c:	ldr	q0, [sp, #1104]
  43b450:	str	q0, [sp, #736]
  43b454:	ldr	q0, [sp, #1168]
  43b458:	str	q0, [sp, #720]
  43b45c:	ldr	q1, [sp, #736]
  43b460:	ldr	q0, [sp, #720]
  43b464:	cmeq	v0.16b, v1.16b, v0.16b
  43b468:	mov	v1.16b, v0.16b
  43b46c:	ldr	q0, [sp, #1216]
  43b470:	str	q0, [sp, #768]
  43b474:	str	q1, [sp, #752]
  43b478:	ldr	q1, [sp, #768]
  43b47c:	ldr	q0, [sp, #752]
  43b480:	orr	v0.16b, v1.16b, v0.16b
  43b484:	str	q0, [sp, #1072]
  43b488:	ldr	q0, [sp, #1104]
  43b48c:	str	q0, [sp, #800]
  43b490:	ldr	q0, [sp, #1152]
  43b494:	str	q0, [sp, #784]
  43b498:	ldr	q1, [sp, #800]
  43b49c:	ldr	q0, [sp, #784]
  43b4a0:	cmeq	v0.16b, v1.16b, v0.16b
  43b4a4:	mov	v1.16b, v0.16b
  43b4a8:	ldr	q0, [sp, #1088]
  43b4ac:	str	q0, [sp, #832]
  43b4b0:	str	q1, [sp, #816]
  43b4b4:	ldr	q1, [sp, #832]
  43b4b8:	ldr	q0, [sp, #816]
  43b4bc:	orr	v0.16b, v1.16b, v0.16b
  43b4c0:	str	q0, [sp, #1056]
  43b4c4:	ldr	q0, [sp, #1072]
  43b4c8:	str	q0, [sp, #864]
  43b4cc:	ldr	q0, [sp, #1056]
  43b4d0:	str	q0, [sp, #848]
  43b4d4:	ldr	q1, [sp, #864]
  43b4d8:	ldr	q0, [sp, #848]
  43b4dc:	orr	v0.16b, v1.16b, v0.16b
  43b4e0:	str	q0, [sp, #1216]
  43b4e4:	ldr	q0, [sp, #1216]
  43b4e8:	str	q0, [sp, #896]
  43b4ec:	ldr	q0, [sp, #1136]
  43b4f0:	str	q0, [sp, #880]
  43b4f4:	ldr	q1, [sp, #896]
  43b4f8:	ldr	q0, [sp, #880]
  43b4fc:	and	v0.16b, v1.16b, v0.16b
  43b500:	str	q0, [sp, #1216]
  43b504:	ldr	q0, [sp, #1216]
  43b508:	str	q0, [sp, #928]
  43b50c:	ldr	q0, [sp, #928]
  43b510:	uaddlp	v0.8h, v0.16b
  43b514:	str	q0, [sp, #912]
  43b518:	ldr	q0, [sp, #912]
  43b51c:	str	q0, [sp, #1024]
  43b520:	ldr	q0, [sp, #1024]
  43b524:	str	q0, [sp, #960]
  43b528:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43b52c:	ldr	q0, [x0, #3088]
  43b530:	str	q0, [sp, #944]
  43b534:	ldr	q0, [sp, #960]
  43b538:	ldr	q1, [sp, #944]
  43b53c:	ushl	v0.8h, v0.8h, v1.8h
  43b540:	nop
  43b544:	str	q0, [sp, #1024]
  43b548:	ldr	q0, [sp, #1024]
  43b54c:	str	q0, [sp, #976]
  43b550:	ldr	q0, [sp, #976]
  43b554:	addv	h0, v0.8h
  43b558:	umov	w0, v0.h[0]
  43b55c:	sxth	w0, w0
  43b560:	and	w0, w0, #0xffff
  43b564:	str	w0, [sp, #1020]
  43b568:	ldr	w1, [sp, #1020]
  43b56c:	ldr	w0, [sp, #1048]
  43b570:	and	w0, w1, w0
  43b574:	str	w0, [sp, #1020]
  43b578:	ldr	w0, [sp, #1020]
  43b57c:	cmp	w0, #0x0
  43b580:	b.eq	43b6c4 <ferror@plt+0x38d54>  // b.none
  43b584:	ldr	w0, [sp, #1020]
  43b588:	rbit	w0, w0
  43b58c:	clz	w0, w0
  43b590:	sxtw	x0, w0
  43b594:	ldr	x1, [sp, #1240]
  43b598:	add	x0, x1, x0
  43b59c:	b	43b8a8 <ferror@plt+0x38f38>
  43b5a0:	ldr	x0, [sp, #8]
  43b5a4:	str	x0, [sp, #392]
  43b5a8:	ldr	x0, [sp, #392]
  43b5ac:	ldr	q0, [x0]
  43b5b0:	str	q0, [sp, #1104]
  43b5b4:	ldr	q0, [sp, #1104]
  43b5b8:	str	q0, [sp, #416]
  43b5bc:	ldr	q0, [sp, #1200]
  43b5c0:	str	q0, [sp, #400]
  43b5c4:	ldr	q1, [sp, #416]
  43b5c8:	ldr	q0, [sp, #400]
  43b5cc:	cmeq	v0.16b, v1.16b, v0.16b
  43b5d0:	str	q0, [sp, #1216]
  43b5d4:	ldr	q0, [sp, #1104]
  43b5d8:	str	q0, [sp, #448]
  43b5dc:	ldr	q0, [sp, #1184]
  43b5e0:	str	q0, [sp, #432]
  43b5e4:	ldr	q1, [sp, #448]
  43b5e8:	ldr	q0, [sp, #432]
  43b5ec:	cmeq	v0.16b, v1.16b, v0.16b
  43b5f0:	str	q0, [sp, #1088]
  43b5f4:	ldr	q0, [sp, #1104]
  43b5f8:	str	q0, [sp, #480]
  43b5fc:	ldr	q0, [sp, #1168]
  43b600:	str	q0, [sp, #464]
  43b604:	ldr	q1, [sp, #480]
  43b608:	ldr	q0, [sp, #464]
  43b60c:	cmeq	v0.16b, v1.16b, v0.16b
  43b610:	mov	v1.16b, v0.16b
  43b614:	ldr	q0, [sp, #1216]
  43b618:	str	q0, [sp, #512]
  43b61c:	str	q1, [sp, #496]
  43b620:	ldr	q1, [sp, #512]
  43b624:	ldr	q0, [sp, #496]
  43b628:	orr	v0.16b, v1.16b, v0.16b
  43b62c:	str	q0, [sp, #1072]
  43b630:	ldr	q0, [sp, #1104]
  43b634:	str	q0, [sp, #544]
  43b638:	ldr	q0, [sp, #1152]
  43b63c:	str	q0, [sp, #528]
  43b640:	ldr	q1, [sp, #544]
  43b644:	ldr	q0, [sp, #528]
  43b648:	cmeq	v0.16b, v1.16b, v0.16b
  43b64c:	mov	v1.16b, v0.16b
  43b650:	ldr	q0, [sp, #1088]
  43b654:	str	q0, [sp, #576]
  43b658:	str	q1, [sp, #560]
  43b65c:	ldr	q1, [sp, #576]
  43b660:	ldr	q0, [sp, #560]
  43b664:	orr	v0.16b, v1.16b, v0.16b
  43b668:	str	q0, [sp, #1056]
  43b66c:	ldr	q0, [sp, #1072]
  43b670:	str	q0, [sp, #608]
  43b674:	ldr	q0, [sp, #1056]
  43b678:	str	q0, [sp, #592]
  43b67c:	ldr	q1, [sp, #608]
  43b680:	ldr	q0, [sp, #592]
  43b684:	orr	v0.16b, v1.16b, v0.16b
  43b688:	str	q0, [sp, #1216]
  43b68c:	ldr	q0, [sp, #1216]
  43b690:	str	q0, [sp, #624]
  43b694:	ldr	q0, [sp, #624]
  43b698:	addp	d0, v0.2d
  43b69c:	fmov	x0, d0
  43b6a0:	cmp	x0, #0x0
  43b6a4:	cset	w0, ne  // ne = any
  43b6a8:	and	w0, w0, #0xff
  43b6ac:	and	x0, x0, #0xff
  43b6b0:	cmp	x0, #0x0
  43b6b4:	cset	w0, ne  // ne = any
  43b6b8:	and	w0, w0, #0xff
  43b6bc:	cmp	w0, #0x0
  43b6c0:	b.ne	43b7e8 <ferror@plt+0x38e78>  // b.any
  43b6c4:	ldr	x0, [sp, #1240]
  43b6c8:	add	x0, x0, #0x10
  43b6cc:	str	x0, [sp, #1240]
  43b6d0:	ldr	x0, [sp, #1240]
  43b6d4:	str	x0, [sp, #136]
  43b6d8:	ldr	x0, [sp, #136]
  43b6dc:	ldr	q0, [x0]
  43b6e0:	str	q0, [sp, #1104]
  43b6e4:	ldr	q0, [sp, #1104]
  43b6e8:	str	q0, [sp, #160]
  43b6ec:	ldr	q0, [sp, #1200]
  43b6f0:	str	q0, [sp, #144]
  43b6f4:	ldr	q1, [sp, #160]
  43b6f8:	ldr	q0, [sp, #144]
  43b6fc:	cmeq	v0.16b, v1.16b, v0.16b
  43b700:	str	q0, [sp, #1216]
  43b704:	ldr	q0, [sp, #1104]
  43b708:	str	q0, [sp, #192]
  43b70c:	ldr	q0, [sp, #1184]
  43b710:	str	q0, [sp, #176]
  43b714:	ldr	q1, [sp, #192]
  43b718:	ldr	q0, [sp, #176]
  43b71c:	cmeq	v0.16b, v1.16b, v0.16b
  43b720:	str	q0, [sp, #1088]
  43b724:	ldr	q0, [sp, #1104]
  43b728:	str	q0, [sp, #224]
  43b72c:	ldr	q0, [sp, #1168]
  43b730:	str	q0, [sp, #208]
  43b734:	ldr	q1, [sp, #224]
  43b738:	ldr	q0, [sp, #208]
  43b73c:	cmeq	v0.16b, v1.16b, v0.16b
  43b740:	mov	v1.16b, v0.16b
  43b744:	ldr	q0, [sp, #1216]
  43b748:	str	q0, [sp, #256]
  43b74c:	str	q1, [sp, #240]
  43b750:	ldr	q1, [sp, #256]
  43b754:	ldr	q0, [sp, #240]
  43b758:	orr	v0.16b, v1.16b, v0.16b
  43b75c:	str	q0, [sp, #1072]
  43b760:	ldr	q0, [sp, #1104]
  43b764:	str	q0, [sp, #288]
  43b768:	ldr	q0, [sp, #1152]
  43b76c:	str	q0, [sp, #272]
  43b770:	ldr	q1, [sp, #288]
  43b774:	ldr	q0, [sp, #272]
  43b778:	cmeq	v0.16b, v1.16b, v0.16b
  43b77c:	mov	v1.16b, v0.16b
  43b780:	ldr	q0, [sp, #1088]
  43b784:	str	q0, [sp, #320]
  43b788:	str	q1, [sp, #304]
  43b78c:	ldr	q1, [sp, #320]
  43b790:	ldr	q0, [sp, #304]
  43b794:	orr	v0.16b, v1.16b, v0.16b
  43b798:	str	q0, [sp, #1056]
  43b79c:	ldr	q0, [sp, #1072]
  43b7a0:	str	q0, [sp, #352]
  43b7a4:	ldr	q0, [sp, #1056]
  43b7a8:	str	q0, [sp, #336]
  43b7ac:	ldr	q1, [sp, #352]
  43b7b0:	ldr	q0, [sp, #336]
  43b7b4:	orr	v0.16b, v1.16b, v0.16b
  43b7b8:	str	q0, [sp, #1216]
  43b7bc:	ldr	q0, [sp, #1216]
  43b7c0:	str	q0, [sp, #368]
  43b7c4:	ldr	q0, [sp, #368]
  43b7c8:	addp	d0, v0.2d
  43b7cc:	fmov	x0, d0
  43b7d0:	cmp	x0, #0x0
  43b7d4:	cset	w0, eq  // eq = none
  43b7d8:	and	w0, w0, #0xff
  43b7dc:	cmp	w0, #0x0
  43b7e0:	b.eq	43b7f0 <ferror@plt+0x38e80>  // b.none
  43b7e4:	b	43b6c4 <ferror@plt+0x38d54>
  43b7e8:	nop
  43b7ec:	b	43b7f4 <ferror@plt+0x38e84>
  43b7f0:	nop
  43b7f4:	ldr	q0, [sp, #1216]
  43b7f8:	str	q0, [sp, #32]
  43b7fc:	ldr	q0, [sp, #1136]
  43b800:	str	q0, [sp, #16]
  43b804:	ldr	q1, [sp, #32]
  43b808:	ldr	q0, [sp, #16]
  43b80c:	and	v0.16b, v1.16b, v0.16b
  43b810:	str	q0, [sp, #1216]
  43b814:	ldr	q0, [sp, #1216]
  43b818:	str	q0, [sp, #64]
  43b81c:	ldr	q0, [sp, #64]
  43b820:	uaddlp	v0.8h, v0.16b
  43b824:	str	q0, [sp, #48]
  43b828:	ldr	q0, [sp, #48]
  43b82c:	str	q0, [sp, #1024]
  43b830:	ldr	q0, [sp, #1024]
  43b834:	str	q0, [sp, #96]
  43b838:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43b83c:	ldr	q0, [x0, #3088]
  43b840:	str	q0, [sp, #80]
  43b844:	ldr	q0, [sp, #96]
  43b848:	ldr	q1, [sp, #80]
  43b84c:	ushl	v0.8h, v0.8h, v1.8h
  43b850:	nop
  43b854:	str	q0, [sp, #1024]
  43b858:	ldr	q0, [sp, #1024]
  43b85c:	str	q0, [sp, #112]
  43b860:	ldr	q0, [sp, #112]
  43b864:	addv	h0, v0.8h
  43b868:	umov	w0, v0.h[0]
  43b86c:	sxth	w0, w0
  43b870:	and	w0, w0, #0xffff
  43b874:	str	w0, [sp, #1020]
  43b878:	ldr	x1, [sp, #1240]
  43b87c:	ldr	x0, [sp, #8]
  43b880:	cmp	x1, x0
  43b884:	b.cs	43b890 <ferror@plt+0x38f20>  // b.hs, b.nlast
  43b888:	ldr	x0, [sp, #8]
  43b88c:	b	43b894 <ferror@plt+0x38f24>
  43b890:	ldr	x0, [sp, #1240]
  43b894:	ldr	w1, [sp, #1020]
  43b898:	rbit	w1, w1
  43b89c:	clz	w1, w1
  43b8a0:	sxtw	x1, w1
  43b8a4:	add	x0, x0, x1
  43b8a8:	add	sp, sp, #0x4e0
  43b8ac:	ret
  43b8b0:	nop
  43b8b4:	ret
  43b8b8:	stp	x29, x30, [sp, #-80]!
  43b8bc:	mov	x29, sp
  43b8c0:	str	x0, [sp, #24]
  43b8c4:	ldr	x0, [sp, #24]
  43b8c8:	ldr	x0, [x0]
  43b8cc:	str	x0, [sp, #40]
  43b8d0:	ldr	x0, [sp, #40]
  43b8d4:	str	wzr, [x0, #60]
  43b8d8:	ldr	x0, [sp, #40]
  43b8dc:	ldr	w1, [x0, #60]
  43b8e0:	ldr	x0, [sp, #40]
  43b8e4:	str	w1, [x0, #56]
  43b8e8:	ldr	x0, [sp, #40]
  43b8ec:	ldr	x1, [x0, #16]
  43b8f0:	ldr	x0, [sp, #40]
  43b8f4:	str	x1, [x0, #8]
  43b8f8:	ldr	x0, [sp, #40]
  43b8fc:	ldr	x1, [x0, #8]
  43b900:	ldr	x0, [sp, #40]
  43b904:	str	x1, [x0]
  43b908:	ldr	x0, [sp, #40]
  43b90c:	strb	wzr, [x0, #104]
  43b910:	ldr	x0, [sp, #40]
  43b914:	ldr	x0, [x0, #16]
  43b918:	str	x0, [sp, #72]
  43b91c:	ldr	x0, [sp, #40]
  43b920:	ldrb	w0, [x0, #105]
  43b924:	and	w0, w0, #0x2
  43b928:	and	w0, w0, #0xff
  43b92c:	cmp	w0, #0x0
  43b930:	b.ne	43bdc0 <ferror@plt+0x39450>  // b.any
  43b934:	str	xzr, [sp, #48]
  43b938:	ldr	x0, [sp, #40]
  43b93c:	ldr	x0, [x0, #32]
  43b940:	mov	x1, x0
  43b944:	ldr	x0, [sp, #72]
  43b948:	bl	43af4c <ferror@plt+0x385dc>
  43b94c:	str	x0, [sp, #72]
  43b950:	ldr	x0, [sp, #72]
  43b954:	ldrb	w0, [x0]
  43b958:	strb	w0, [sp, #39]
  43b95c:	ldrb	w0, [sp, #39]
  43b960:	cmp	w0, #0x5c
  43b964:	b.ne	43b97c <ferror@plt+0x3900c>  // b.any
  43b968:	ldr	x0, [sp, #72]
  43b96c:	add	x1, x0, #0x1
  43b970:	str	x1, [sp, #72]
  43b974:	str	x0, [sp, #48]
  43b978:	b	43b938 <ferror@plt+0x38fc8>
  43b97c:	ldrb	w0, [sp, #39]
  43b980:	cmp	w0, #0x3f
  43b984:	cset	w0, eq  // eq = none
  43b988:	and	w0, w0, #0xff
  43b98c:	and	x0, x0, #0xff
  43b990:	cmp	x0, #0x0
  43b994:	b.eq	43ba60 <ferror@plt+0x390f0>  // b.none
  43b998:	ldr	x0, [sp, #72]
  43b99c:	add	x0, x0, #0x1
  43b9a0:	ldrb	w0, [x0]
  43b9a4:	cmp	w0, #0x3f
  43b9a8:	cset	w0, eq  // eq = none
  43b9ac:	and	w0, w0, #0xff
  43b9b0:	and	x0, x0, #0xff
  43b9b4:	cmp	x0, #0x0
  43b9b8:	b.eq	43ba50 <ferror@plt+0x390e0>  // b.none
  43b9bc:	ldr	x0, [sp, #72]
  43b9c0:	add	x0, x0, #0x2
  43b9c4:	ldrb	w0, [x0]
  43b9c8:	mov	w2, w0
  43b9cc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43b9d0:	add	x1, x0, #0xa18
  43b9d4:	sxtw	x0, w2
  43b9d8:	ldrb	w0, [x1, x0]
  43b9dc:	cmp	w0, #0x0
  43b9e0:	b.eq	43ba50 <ferror@plt+0x390e0>  // b.none
  43b9e4:	ldr	x0, [sp, #72]
  43b9e8:	add	x0, x0, #0x2
  43b9ec:	ldrb	w0, [x0]
  43b9f0:	mov	w2, w0
  43b9f4:	ldr	x1, [sp, #72]
  43b9f8:	ldr	x0, [sp, #40]
  43b9fc:	bl	43ab98 <ferror@plt+0x38228>
  43ba00:	ldr	x0, [sp, #24]
  43ba04:	ldrb	w0, [x0, #1125]
  43ba08:	cmp	w0, #0x0
  43ba0c:	b.eq	43ba50 <ferror@plt+0x390e0>  // b.none
  43ba10:	ldr	x0, [sp, #72]
  43ba14:	str	x0, [sp, #64]
  43ba18:	ldr	x0, [sp, #72]
  43ba1c:	add	x0, x0, #0x2
  43ba20:	ldrb	w0, [x0]
  43ba24:	mov	w2, w0
  43ba28:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43ba2c:	add	x1, x0, #0xa18
  43ba30:	sxtw	x0, w2
  43ba34:	ldrb	w1, [x1, x0]
  43ba38:	ldr	x0, [sp, #64]
  43ba3c:	strb	w1, [x0]
  43ba40:	ldr	x0, [sp, #72]
  43ba44:	add	x0, x0, #0x2
  43ba48:	str	x0, [sp, #72]
  43ba4c:	b	43bba4 <ferror@plt+0x39234>
  43ba50:	ldr	x0, [sp, #72]
  43ba54:	add	x0, x0, #0x1
  43ba58:	str	x0, [sp, #72]
  43ba5c:	b	43b938 <ferror@plt+0x38fc8>
  43ba60:	nop
  43ba64:	ldr	x0, [sp, #72]
  43ba68:	str	x0, [sp, #64]
  43ba6c:	ldr	x0, [sp, #40]
  43ba70:	ldr	x0, [x0, #32]
  43ba74:	ldr	x1, [sp, #72]
  43ba78:	cmp	x1, x0
  43ba7c:	cset	w0, eq  // eq = none
  43ba80:	and	w0, w0, #0xff
  43ba84:	and	x0, x0, #0xff
  43ba88:	cmp	x0, #0x0
  43ba8c:	b.ne	43be40 <ferror@plt+0x394d0>  // b.any
  43ba90:	ldrb	w0, [sp, #39]
  43ba94:	cmp	w0, #0xd
  43ba98:	cset	w0, eq  // eq = none
  43ba9c:	and	w0, w0, #0xff
  43baa0:	and	x0, x0, #0xff
  43baa4:	cmp	x0, #0x0
  43baa8:	b.eq	43bae0 <ferror@plt+0x39170>  // b.none
  43baac:	ldr	x0, [sp, #72]
  43bab0:	add	x0, x0, #0x1
  43bab4:	ldrb	w0, [x0]
  43bab8:	cmp	w0, #0xa
  43babc:	b.ne	43bae0 <ferror@plt+0x39170>  // b.any
  43bac0:	ldr	x0, [sp, #72]
  43bac4:	add	x0, x0, #0x1
  43bac8:	str	x0, [sp, #72]
  43bacc:	ldr	x0, [sp, #40]
  43bad0:	ldr	x0, [x0, #32]
  43bad4:	ldr	x1, [sp, #72]
  43bad8:	cmp	x1, x0
  43badc:	b.eq	43be48 <ferror@plt+0x394d8>  // b.none
  43bae0:	ldr	x0, [sp, #48]
  43bae4:	cmp	x0, #0x0
  43bae8:	cset	w0, eq  // eq = none
  43baec:	and	w0, w0, #0xff
  43baf0:	and	x0, x0, #0xff
  43baf4:	cmp	x0, #0x0
  43baf8:	b.ne	43be50 <ferror@plt+0x394e0>  // b.any
  43bafc:	ldr	x0, [sp, #64]
  43bb00:	str	x0, [sp, #56]
  43bb04:	ldr	x0, [sp, #56]
  43bb08:	sub	x0, x0, #0x1
  43bb0c:	ldrb	w0, [x0]
  43bb10:	mov	w1, w0
  43bb14:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43bb18:	add	x0, x0, #0x498
  43bb1c:	sxtw	x1, w1
  43bb20:	ldrh	w0, [x0, x1, lsl #1]
  43bb24:	and	w0, w0, #0x800
  43bb28:	cmp	w0, #0x0
  43bb2c:	b.eq	43bb40 <ferror@plt+0x391d0>  // b.none
  43bb30:	ldr	x0, [sp, #56]
  43bb34:	sub	x0, x0, #0x1
  43bb38:	str	x0, [sp, #56]
  43bb3c:	b	43bb04 <ferror@plt+0x39194>
  43bb40:	ldr	x0, [sp, #56]
  43bb44:	sub	x0, x0, #0x1
  43bb48:	ldr	x1, [sp, #48]
  43bb4c:	cmp	x1, x0
  43bb50:	b.ne	43be58 <ferror@plt+0x394e8>  // b.any
  43bb54:	ldr	x0, [sp, #56]
  43bb58:	sub	x3, x0, #0x1
  43bb5c:	ldr	x1, [sp, #56]
  43bb60:	ldr	x0, [sp, #64]
  43bb64:	cmp	x1, x0
  43bb68:	b.eq	43bb74 <ferror@plt+0x39204>  // b.none
  43bb6c:	mov	w0, #0x20                  	// #32
  43bb70:	b	43bb78 <ferror@plt+0x39208>
  43bb74:	mov	w0, #0x5c                  	// #92
  43bb78:	mov	w2, w0
  43bb7c:	mov	x1, x3
  43bb80:	ldr	x0, [sp, #40]
  43bb84:	bl	43ab98 <ferror@plt+0x38228>
  43bb88:	ldr	x0, [sp, #56]
  43bb8c:	sub	x0, x0, #0x2
  43bb90:	str	x0, [sp, #64]
  43bb94:	ldr	x0, [sp, #56]
  43bb98:	sub	x1, x0, #0x1
  43bb9c:	ldr	x0, [sp, #40]
  43bba0:	str	x1, [x0, #16]
  43bba4:	ldr	x0, [sp, #72]
  43bba8:	add	x0, x0, #0x1
  43bbac:	str	x0, [sp, #72]
  43bbb0:	ldr	x0, [sp, #72]
  43bbb4:	ldrb	w0, [x0]
  43bbb8:	strb	w0, [sp, #39]
  43bbbc:	ldr	x0, [sp, #64]
  43bbc0:	add	x0, x0, #0x1
  43bbc4:	str	x0, [sp, #64]
  43bbc8:	ldr	x0, [sp, #64]
  43bbcc:	ldrb	w1, [sp, #39]
  43bbd0:	strb	w1, [x0]
  43bbd4:	ldrb	w0, [sp, #39]
  43bbd8:	cmp	w0, #0xa
  43bbdc:	b.eq	43bbec <ferror@plt+0x3927c>  // b.none
  43bbe0:	ldrb	w0, [sp, #39]
  43bbe4:	cmp	w0, #0xd
  43bbe8:	b.ne	43bd14 <ferror@plt+0x393a4>  // b.any
  43bbec:	ldrb	w0, [sp, #39]
  43bbf0:	cmp	w0, #0xd
  43bbf4:	b.ne	43bc2c <ferror@plt+0x392bc>  // b.any
  43bbf8:	ldr	x0, [sp, #40]
  43bbfc:	ldr	x0, [x0, #32]
  43bc00:	ldr	x1, [sp, #72]
  43bc04:	cmp	x1, x0
  43bc08:	b.eq	43bc2c <ferror@plt+0x392bc>  // b.none
  43bc0c:	ldr	x0, [sp, #72]
  43bc10:	add	x0, x0, #0x1
  43bc14:	ldrb	w0, [x0]
  43bc18:	cmp	w0, #0xa
  43bc1c:	b.ne	43bc2c <ferror@plt+0x392bc>  // b.any
  43bc20:	ldr	x0, [sp, #72]
  43bc24:	add	x0, x0, #0x1
  43bc28:	str	x0, [sp, #72]
  43bc2c:	ldr	x0, [sp, #40]
  43bc30:	ldr	x0, [x0, #32]
  43bc34:	ldr	x1, [sp, #72]
  43bc38:	cmp	x1, x0
  43bc3c:	b.eq	43be60 <ferror@plt+0x394f0>  // b.none
  43bc40:	ldr	x0, [sp, #64]
  43bc44:	str	x0, [sp, #56]
  43bc48:	ldr	x0, [sp, #40]
  43bc4c:	ldr	x0, [x0, #16]
  43bc50:	ldr	x1, [sp, #56]
  43bc54:	cmp	x1, x0
  43bc58:	b.eq	43bc98 <ferror@plt+0x39328>  // b.none
  43bc5c:	ldr	x0, [sp, #56]
  43bc60:	sub	x0, x0, #0x1
  43bc64:	ldrb	w0, [x0]
  43bc68:	mov	w1, w0
  43bc6c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43bc70:	add	x0, x0, #0x498
  43bc74:	sxtw	x1, w1
  43bc78:	ldrh	w0, [x0, x1, lsl #1]
  43bc7c:	and	w0, w0, #0x800
  43bc80:	cmp	w0, #0x0
  43bc84:	b.eq	43bc98 <ferror@plt+0x39328>  // b.none
  43bc88:	ldr	x0, [sp, #56]
  43bc8c:	sub	x0, x0, #0x1
  43bc90:	str	x0, [sp, #56]
  43bc94:	b	43bc48 <ferror@plt+0x392d8>
  43bc98:	ldr	x0, [sp, #40]
  43bc9c:	ldr	x0, [x0, #16]
  43bca0:	ldr	x1, [sp, #56]
  43bca4:	cmp	x1, x0
  43bca8:	b.eq	43be6c <ferror@plt+0x394fc>  // b.none
  43bcac:	ldr	x0, [sp, #56]
  43bcb0:	sub	x0, x0, #0x1
  43bcb4:	ldrb	w0, [x0]
  43bcb8:	cmp	w0, #0x5c
  43bcbc:	b.ne	43be6c <ferror@plt+0x394fc>  // b.any
  43bcc0:	ldr	x0, [sp, #56]
  43bcc4:	sub	x3, x0, #0x1
  43bcc8:	ldr	x1, [sp, #56]
  43bccc:	ldr	x0, [sp, #64]
  43bcd0:	cmp	x1, x0
  43bcd4:	b.eq	43bce0 <ferror@plt+0x39370>  // b.none
  43bcd8:	mov	w0, #0x20                  	// #32
  43bcdc:	b	43bce4 <ferror@plt+0x39374>
  43bce0:	mov	w0, #0x5c                  	// #92
  43bce4:	mov	w2, w0
  43bce8:	mov	x1, x3
  43bcec:	ldr	x0, [sp, #40]
  43bcf0:	bl	43ab98 <ferror@plt+0x38228>
  43bcf4:	ldr	x0, [sp, #56]
  43bcf8:	sub	x0, x0, #0x2
  43bcfc:	str	x0, [sp, #64]
  43bd00:	ldr	x0, [sp, #56]
  43bd04:	sub	x1, x0, #0x1
  43bd08:	ldr	x0, [sp, #40]
  43bd0c:	str	x1, [x0, #16]
  43bd10:	b	43bdbc <ferror@plt+0x3944c>
  43bd14:	ldrb	w0, [sp, #39]
  43bd18:	cmp	w0, #0x3f
  43bd1c:	b.ne	43bba4 <ferror@plt+0x39234>  // b.any
  43bd20:	ldr	x0, [sp, #72]
  43bd24:	add	x0, x0, #0x1
  43bd28:	ldrb	w0, [x0]
  43bd2c:	cmp	w0, #0x3f
  43bd30:	b.ne	43bba4 <ferror@plt+0x39234>  // b.any
  43bd34:	ldr	x0, [sp, #72]
  43bd38:	add	x0, x0, #0x2
  43bd3c:	ldrb	w0, [x0]
  43bd40:	mov	w2, w0
  43bd44:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43bd48:	add	x1, x0, #0xa18
  43bd4c:	sxtw	x0, w2
  43bd50:	ldrb	w0, [x1, x0]
  43bd54:	cmp	w0, #0x0
  43bd58:	b.eq	43bba4 <ferror@plt+0x39234>  // b.none
  43bd5c:	ldr	x0, [sp, #72]
  43bd60:	add	x0, x0, #0x2
  43bd64:	ldrb	w0, [x0]
  43bd68:	mov	w2, w0
  43bd6c:	ldr	x1, [sp, #64]
  43bd70:	ldr	x0, [sp, #40]
  43bd74:	bl	43ab98 <ferror@plt+0x38228>
  43bd78:	ldr	x0, [sp, #24]
  43bd7c:	ldrb	w0, [x0, #1125]
  43bd80:	cmp	w0, #0x0
  43bd84:	b.eq	43bba4 <ferror@plt+0x39234>  // b.none
  43bd88:	ldr	x0, [sp, #72]
  43bd8c:	add	x0, x0, #0x2
  43bd90:	ldrb	w0, [x0]
  43bd94:	mov	w2, w0
  43bd98:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43bd9c:	add	x1, x0, #0xa18
  43bda0:	sxtw	x0, w2
  43bda4:	ldrb	w1, [x1, x0]
  43bda8:	ldr	x0, [sp, #64]
  43bdac:	strb	w1, [x0]
  43bdb0:	ldr	x0, [sp, #72]
  43bdb4:	add	x0, x0, #0x2
  43bdb8:	str	x0, [sp, #72]
  43bdbc:	b	43bba4 <ferror@plt+0x39234>
  43bdc0:	ldr	x0, [sp, #72]
  43bdc4:	ldrb	w0, [x0]
  43bdc8:	cmp	w0, #0xa
  43bdcc:	b.eq	43bdf0 <ferror@plt+0x39480>  // b.none
  43bdd0:	ldr	x0, [sp, #72]
  43bdd4:	ldrb	w0, [x0]
  43bdd8:	cmp	w0, #0xd
  43bddc:	b.eq	43bdf0 <ferror@plt+0x39480>  // b.none
  43bde0:	ldr	x0, [sp, #72]
  43bde4:	add	x0, x0, #0x1
  43bde8:	str	x0, [sp, #72]
  43bdec:	b	43bdc0 <ferror@plt+0x39450>
  43bdf0:	ldr	x0, [sp, #72]
  43bdf4:	str	x0, [sp, #64]
  43bdf8:	ldr	x0, [sp, #72]
  43bdfc:	ldrb	w0, [x0]
  43be00:	cmp	w0, #0xd
  43be04:	b.ne	43be68 <ferror@plt+0x394f8>  // b.any
  43be08:	ldr	x0, [sp, #40]
  43be0c:	ldr	x0, [x0, #32]
  43be10:	ldr	x1, [sp, #72]
  43be14:	cmp	x1, x0
  43be18:	b.eq	43be68 <ferror@plt+0x394f8>  // b.none
  43be1c:	ldr	x0, [sp, #72]
  43be20:	add	x0, x0, #0x1
  43be24:	ldrb	w0, [x0]
  43be28:	cmp	w0, #0xa
  43be2c:	b.ne	43be68 <ferror@plt+0x394f8>  // b.any
  43be30:	ldr	x0, [sp, #72]
  43be34:	add	x0, x0, #0x1
  43be38:	str	x0, [sp, #72]
  43be3c:	b	43be6c <ferror@plt+0x394fc>
  43be40:	nop
  43be44:	b	43be6c <ferror@plt+0x394fc>
  43be48:	nop
  43be4c:	b	43be6c <ferror@plt+0x394fc>
  43be50:	nop
  43be54:	b	43be6c <ferror@plt+0x394fc>
  43be58:	nop
  43be5c:	b	43be6c <ferror@plt+0x394fc>
  43be60:	nop
  43be64:	b	43be6c <ferror@plt+0x394fc>
  43be68:	nop
  43be6c:	ldr	x0, [sp, #64]
  43be70:	mov	w1, #0xa                   	// #10
  43be74:	strb	w1, [x0]
  43be78:	ldr	x0, [sp, #64]
  43be7c:	add	x0, x0, #0x1
  43be80:	mov	w2, #0xa                   	// #10
  43be84:	mov	x1, x0
  43be88:	ldr	x0, [sp, #40]
  43be8c:	bl	43ab98 <ferror@plt+0x38228>
  43be90:	ldr	x0, [sp, #72]
  43be94:	add	x1, x0, #0x1
  43be98:	ldr	x0, [sp, #40]
  43be9c:	str	x1, [x0, #16]
  43bea0:	nop
  43bea4:	ldp	x29, x30, [sp], #80
  43bea8:	ret
  43beac:	sub	sp, sp, #0x20
  43beb0:	str	x0, [sp, #8]
  43beb4:	str	x1, [sp]
  43beb8:	ldr	x0, [sp]
  43bebc:	ldr	w0, [x0, #8]
  43bec0:	cmp	w0, #0x2f
  43bec4:	b.eq	43bed0 <ferror@plt+0x39560>  // b.none
  43bec8:	mov	w0, #0x0                   	// #0
  43becc:	b	43bf84 <ferror@plt+0x39614>
  43bed0:	ldr	x0, [sp, #8]
  43bed4:	ldrb	w0, [x0, #1125]
  43bed8:	cmp	w0, #0x0
  43bedc:	b.eq	43bf04 <ferror@plt+0x39594>  // b.none
  43bee0:	ldr	x0, [sp]
  43bee4:	add	x0, x0, #0x10
  43bee8:	ldr	x1, [x0]
  43beec:	ldr	x0, [sp]
  43bef0:	ldr	x0, [x0]
  43bef4:	cmp	x1, x0
  43bef8:	cset	w0, eq  // eq = none
  43befc:	and	w0, w0, #0xff
  43bf00:	b	43bf84 <ferror@plt+0x39614>
  43bf04:	ldr	x0, [sp]
  43bf08:	ldr	x0, [x0]
  43bf0c:	add	x0, x0, #0x3
  43bf10:	str	x0, [sp, #24]
  43bf14:	ldr	x0, [sp, #24]
  43bf18:	ldrb	w0, [x0]
  43bf1c:	mov	w1, w0
  43bf20:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43bf24:	add	x0, x0, #0x498
  43bf28:	sxtw	x1, w1
  43bf2c:	ldrh	w0, [x0, x1, lsl #1]
  43bf30:	and	w0, w0, #0x800
  43bf34:	cmp	w0, #0x0
  43bf38:	b.eq	43bf4c <ferror@plt+0x395dc>  // b.none
  43bf3c:	ldr	x0, [sp, #24]
  43bf40:	add	x0, x0, #0x1
  43bf44:	str	x0, [sp, #24]
  43bf48:	b	43bf14 <ferror@plt+0x395a4>
  43bf4c:	ldr	x0, [sp, #24]
  43bf50:	ldrb	w0, [x0]
  43bf54:	cmp	w0, #0xa
  43bf58:	b.ne	43bf7c <ferror@plt+0x3960c>  // b.any
  43bf5c:	ldr	x0, [sp]
  43bf60:	add	x0, x0, #0x10
  43bf64:	ldr	x0, [x0]
  43bf68:	ldr	x1, [sp, #24]
  43bf6c:	cmp	x1, x0
  43bf70:	b.cs	43bf7c <ferror@plt+0x3960c>  // b.hs, b.nlast
  43bf74:	mov	w0, #0x1                   	// #1
  43bf78:	b	43bf80 <ferror@plt+0x39610>
  43bf7c:	mov	w0, #0x0                   	// #0
  43bf80:	nop
  43bf84:	add	sp, sp, #0x20
  43bf88:	ret
  43bf8c:	stp	x29, x30, [sp, #-80]!
  43bf90:	mov	x29, sp
  43bf94:	str	x0, [sp, #24]
  43bf98:	str	w1, [sp, #20]
  43bf9c:	ldr	x0, [sp, #24]
  43bfa0:	ldr	x0, [x0]
  43bfa4:	str	x0, [sp, #72]
  43bfa8:	ldr	x0, [sp, #72]
  43bfac:	ldr	x1, [x0, #48]
  43bfb0:	ldr	x0, [sp, #72]
  43bfb4:	ldr	w0, [x0, #56]
  43bfb8:	mov	w0, w0
  43bfbc:	lsl	x0, x0, #4
  43bfc0:	add	x0, x1, x0
  43bfc4:	str	x0, [sp, #64]
  43bfc8:	ldr	x0, [sp, #64]
  43bfcc:	ldr	x1, [x0]
  43bfd0:	ldr	x0, [sp, #72]
  43bfd4:	ldr	x0, [x0]
  43bfd8:	cmp	x1, x0
  43bfdc:	b.hi	43c254 <ferror@plt+0x398e4>  // b.pmore
  43bfe0:	ldr	x0, [sp, #72]
  43bfe4:	ldr	w0, [x0, #56]
  43bfe8:	add	w1, w0, #0x1
  43bfec:	ldr	x0, [sp, #72]
  43bff0:	str	w1, [x0, #56]
  43bff4:	ldr	x0, [sp, #64]
  43bff8:	ldr	x0, [x0]
  43bffc:	add	x1, x0, #0x1
  43c000:	ldr	x0, [sp, #72]
  43c004:	ldr	x0, [x0, #8]
  43c008:	sub	x0, x1, x0
  43c00c:	str	w0, [sp, #60]
  43c010:	ldr	x0, [sp, #64]
  43c014:	ldr	w0, [x0, #8]
  43c018:	cmp	w0, #0x5c
  43c01c:	b.eq	43c030 <ferror@plt+0x396c0>  // b.none
  43c020:	ldr	x0, [sp, #64]
  43c024:	ldr	w0, [x0, #8]
  43c028:	cmp	w0, #0x20
  43c02c:	b.ne	43c128 <ferror@plt+0x397b8>  // b.any
  43c030:	ldr	x0, [sp, #64]
  43c034:	ldr	w0, [x0, #8]
  43c038:	cmp	w0, #0x20
  43c03c:	b.ne	43c074 <ferror@plt+0x39704>  // b.any
  43c040:	ldr	w0, [sp, #20]
  43c044:	cmp	w0, #0x0
  43c048:	b.ne	43c074 <ferror@plt+0x39704>  // b.any
  43c04c:	ldr	x0, [sp, #24]
  43c050:	ldr	x0, [x0, #40]
  43c054:	ldr	w1, [x0, #60]
  43c058:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c05c:	add	x4, x0, #0x358
  43c060:	ldr	w3, [sp, #60]
  43c064:	mov	w2, w1
  43c068:	mov	w1, #0x0                   	// #0
  43c06c:	ldr	x0, [sp, #24]
  43c070:	bl	430bb8 <ferror@plt+0x2e248>
  43c074:	ldr	x0, [sp, #72]
  43c078:	ldr	x1, [x0, #16]
  43c07c:	ldr	x0, [sp, #72]
  43c080:	ldr	x0, [x0, #32]
  43c084:	cmp	x1, x0
  43c088:	b.ls	43c0c4 <ferror@plt+0x39754>  // b.plast
  43c08c:	ldr	x0, [sp, #24]
  43c090:	ldr	x0, [x0, #40]
  43c094:	ldr	w1, [x0, #60]
  43c098:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c09c:	add	x4, x0, #0x388
  43c0a0:	ldr	w3, [sp, #60]
  43c0a4:	mov	w2, w1
  43c0a8:	mov	w1, #0x2                   	// #2
  43c0ac:	ldr	x0, [sp, #24]
  43c0b0:	bl	430bb8 <ferror@plt+0x2e248>
  43c0b4:	ldr	x0, [sp, #72]
  43c0b8:	ldr	x1, [x0, #32]
  43c0bc:	ldr	x0, [sp, #72]
  43c0c0:	str	x1, [x0, #16]
  43c0c4:	ldr	x0, [sp, #64]
  43c0c8:	ldr	x1, [x0]
  43c0cc:	ldr	x0, [sp, #72]
  43c0d0:	str	x1, [x0, #8]
  43c0d4:	ldr	x0, [sp, #24]
  43c0d8:	ldr	x0, [x0, #40]
  43c0dc:	str	x0, [sp, #48]
  43c0e0:	ldr	x0, [sp, #48]
  43c0e4:	bl	4305f8 <ferror@plt+0x2dc88>
  43c0e8:	str	x0, [sp, #40]
  43c0ec:	ldr	x0, [sp, #48]
  43c0f0:	ldr	w0, [x0, #60]
  43c0f4:	mov	w1, w0
  43c0f8:	ldr	x0, [sp, #40]
  43c0fc:	bl	409ad0 <ferror@plt+0x7160>
  43c100:	str	w0, [sp, #36]
  43c104:	ldr	x0, [sp, #24]
  43c108:	ldr	x3, [x0, #40]
  43c10c:	ldr	w0, [sp, #36]
  43c110:	add	w0, w0, #0x1
  43c114:	mov	w2, #0x0                   	// #0
  43c118:	mov	w1, w0
  43c11c:	mov	x0, x3
  43c120:	bl	44429c <ferror@plt+0x4192c>
  43c124:	b	43c250 <ferror@plt+0x398e0>
  43c128:	ldr	x0, [sp, #64]
  43c12c:	ldr	w2, [x0, #8]
  43c130:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43c134:	add	x1, x0, #0xa18
  43c138:	mov	w0, w2
  43c13c:	ldrb	w0, [x1, x0]
  43c140:	cmp	w0, #0x0
  43c144:	b.eq	43c228 <ferror@plt+0x398b8>  // b.none
  43c148:	ldr	x0, [sp, #24]
  43c14c:	ldrb	w0, [x0, #1136]
  43c150:	cmp	w0, #0x0
  43c154:	b.eq	43c184 <ferror@plt+0x39814>  // b.none
  43c158:	ldr	w0, [sp, #20]
  43c15c:	cmp	w0, #0x0
  43c160:	b.eq	43c17c <ferror@plt+0x3980c>  // b.none
  43c164:	ldr	x1, [sp, #64]
  43c168:	ldr	x0, [sp, #24]
  43c16c:	bl	43beac <ferror@plt+0x3953c>
  43c170:	and	w0, w0, #0xff
  43c174:	cmp	w0, #0x0
  43c178:	b.eq	43c184 <ferror@plt+0x39814>  // b.none
  43c17c:	mov	w0, #0x1                   	// #1
  43c180:	b	43c188 <ferror@plt+0x39818>
  43c184:	mov	w0, #0x0                   	// #0
  43c188:	cmp	w0, #0x0
  43c18c:	b.eq	43bfa8 <ferror@plt+0x39638>  // b.none
  43c190:	ldr	x0, [sp, #24]
  43c194:	ldrb	w0, [x0, #1125]
  43c198:	cmp	w0, #0x0
  43c19c:	b.eq	43c1f0 <ferror@plt+0x39880>  // b.none
  43c1a0:	ldr	x0, [sp, #24]
  43c1a4:	ldr	x0, [x0, #40]
  43c1a8:	ldr	w2, [x0, #60]
  43c1ac:	ldr	x0, [sp, #64]
  43c1b0:	ldr	w3, [x0, #8]
  43c1b4:	ldr	x0, [sp, #64]
  43c1b8:	ldr	w4, [x0, #8]
  43c1bc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43c1c0:	add	x1, x0, #0xa18
  43c1c4:	mov	w0, w4
  43c1c8:	ldrb	w0, [x1, x0]
  43c1cc:	mov	w6, w0
  43c1d0:	mov	w5, w3
  43c1d4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c1d8:	add	x4, x0, #0x3b0
  43c1dc:	ldr	w3, [sp, #60]
  43c1e0:	mov	w1, #0x4                   	// #4
  43c1e4:	ldr	x0, [sp, #24]
  43c1e8:	bl	430c5c <ferror@plt+0x2e2ec>
  43c1ec:	b	43bfa8 <ferror@plt+0x39638>
  43c1f0:	ldr	x0, [sp, #24]
  43c1f4:	ldr	x0, [x0, #40]
  43c1f8:	ldr	w1, [x0, #60]
  43c1fc:	ldr	x0, [sp, #64]
  43c200:	ldr	w0, [x0, #8]
  43c204:	mov	w5, w0
  43c208:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c20c:	add	x4, x0, #0x3d0
  43c210:	ldr	w3, [sp, #60]
  43c214:	mov	w2, w1
  43c218:	mov	w1, #0x4                   	// #4
  43c21c:	ldr	x0, [sp, #24]
  43c220:	bl	430c5c <ferror@plt+0x2e2ec>
  43c224:	b	43bfa8 <ferror@plt+0x39638>
  43c228:	ldr	x0, [sp, #64]
  43c22c:	ldr	w0, [x0, #8]
  43c230:	cmp	w0, #0x0
  43c234:	b.eq	43bfa8 <ferror@plt+0x39638>  // b.none
  43c238:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c23c:	add	x2, x0, #0x400
  43c240:	mov	w1, #0x48b                 	// #1163
  43c244:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c248:	add	x0, x0, #0x418
  43c24c:	bl	4099a4 <ferror@plt+0x7034>
  43c250:	b	43bfa8 <ferror@plt+0x39638>
  43c254:	nop
  43c258:	nop
  43c25c:	ldp	x29, x30, [sp], #80
  43c260:	ret
  43c264:	stp	x29, x30, [sp, #-80]!
  43c268:	mov	x29, sp
  43c26c:	str	x0, [sp, #24]
  43c270:	ldr	x0, [sp, #24]
  43c274:	ldr	x0, [x0]
  43c278:	str	x0, [sp, #64]
  43c27c:	ldr	x0, [sp, #64]
  43c280:	ldr	x0, [x0]
  43c284:	str	x0, [sp, #72]
  43c288:	ldr	x0, [sp, #72]
  43c28c:	add	x0, x0, #0x1
  43c290:	str	x0, [sp, #72]
  43c294:	ldr	x0, [sp, #72]
  43c298:	ldrb	w0, [x0]
  43c29c:	cmp	w0, #0x2f
  43c2a0:	b.ne	43c2b0 <ferror@plt+0x39940>  // b.any
  43c2a4:	ldr	x0, [sp, #72]
  43c2a8:	add	x0, x0, #0x1
  43c2ac:	str	x0, [sp, #72]
  43c2b0:	ldr	x0, [sp, #72]
  43c2b4:	add	x1, x0, #0x1
  43c2b8:	str	x1, [sp, #72]
  43c2bc:	ldrb	w0, [x0]
  43c2c0:	strb	w0, [sp, #63]
  43c2c4:	ldrb	w0, [sp, #63]
  43c2c8:	cmp	w0, #0x2f
  43c2cc:	b.ne	43c364 <ferror@plt+0x399f4>  // b.any
  43c2d0:	ldr	x0, [sp, #72]
  43c2d4:	sub	x0, x0, #0x2
  43c2d8:	ldrb	w0, [x0]
  43c2dc:	cmp	w0, #0x2a
  43c2e0:	b.eq	43c42c <ferror@plt+0x39abc>  // b.none
  43c2e4:	ldr	x0, [sp, #24]
  43c2e8:	ldrb	w0, [x0, #1133]
  43c2ec:	cmp	w0, #0x0
  43c2f0:	b.eq	43c2b0 <ferror@plt+0x39940>  // b.none
  43c2f4:	ldr	x0, [sp, #72]
  43c2f8:	ldrb	w0, [x0]
  43c2fc:	cmp	w0, #0x2a
  43c300:	b.ne	43c2b0 <ferror@plt+0x39940>  // b.any
  43c304:	ldr	x0, [sp, #72]
  43c308:	add	x0, x0, #0x1
  43c30c:	ldrb	w0, [x0]
  43c310:	cmp	w0, #0x2f
  43c314:	b.eq	43c2b0 <ferror@plt+0x39940>  // b.none
  43c318:	ldr	x0, [sp, #64]
  43c31c:	ldr	x1, [sp, #72]
  43c320:	str	x1, [x0]
  43c324:	ldr	x0, [sp, #24]
  43c328:	ldr	x0, [x0, #40]
  43c32c:	ldr	w2, [x0, #60]
  43c330:	ldr	x0, [sp, #64]
  43c334:	ldr	x1, [x0]
  43c338:	ldr	x0, [sp, #64]
  43c33c:	ldr	x0, [x0, #8]
  43c340:	sub	x0, x1, x0
  43c344:	mov	w1, w0
  43c348:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c34c:	add	x4, x0, #0x430
  43c350:	mov	w3, w1
  43c354:	mov	w1, #0x2                   	// #2
  43c358:	ldr	x0, [sp, #24]
  43c35c:	bl	430c5c <ferror@plt+0x2e2ec>
  43c360:	b	43c2b0 <ferror@plt+0x39940>
  43c364:	ldrb	w0, [sp, #63]
  43c368:	cmp	w0, #0xa
  43c36c:	b.ne	43c2b0 <ferror@plt+0x39940>  // b.any
  43c370:	ldr	x0, [sp, #72]
  43c374:	sub	x1, x0, #0x1
  43c378:	ldr	x0, [sp, #64]
  43c37c:	str	x1, [x0]
  43c380:	mov	w1, #0x1                   	// #1
  43c384:	ldr	x0, [sp, #24]
  43c388:	bl	43bf8c <ferror@plt+0x3961c>
  43c38c:	ldr	x0, [sp, #64]
  43c390:	ldr	x1, [x0, #16]
  43c394:	ldr	x0, [sp, #64]
  43c398:	ldr	x0, [x0, #32]
  43c39c:	cmp	x1, x0
  43c3a0:	b.cc	43c3ac <ferror@plt+0x39a3c>  // b.lo, b.ul, b.last
  43c3a4:	mov	w0, #0x1                   	// #1
  43c3a8:	b	43c44c <ferror@plt+0x39adc>
  43c3ac:	ldr	x0, [sp, #24]
  43c3b0:	bl	43b8b8 <ferror@plt+0x38f48>
  43c3b4:	ldr	x0, [sp, #64]
  43c3b8:	ldr	x1, [x0, #16]
  43c3bc:	ldr	x0, [sp, #64]
  43c3c0:	ldr	x0, [x0, #8]
  43c3c4:	sub	x0, x1, x0
  43c3c8:	str	w0, [sp, #56]
  43c3cc:	ldr	x0, [sp, #24]
  43c3d0:	ldr	x0, [x0, #40]
  43c3d4:	str	x0, [sp, #48]
  43c3d8:	ldr	x0, [sp, #48]
  43c3dc:	bl	4305f8 <ferror@plt+0x2dc88>
  43c3e0:	str	x0, [sp, #40]
  43c3e4:	ldr	x0, [sp, #48]
  43c3e8:	ldr	w0, [x0, #60]
  43c3ec:	mov	w1, w0
  43c3f0:	ldr	x0, [sp, #40]
  43c3f4:	bl	409ad0 <ferror@plt+0x7160>
  43c3f8:	str	w0, [sp, #36]
  43c3fc:	ldr	x0, [sp, #24]
  43c400:	ldr	x3, [x0, #40]
  43c404:	ldr	w0, [sp, #36]
  43c408:	add	w0, w0, #0x1
  43c40c:	ldr	w2, [sp, #56]
  43c410:	mov	w1, w0
  43c414:	mov	x0, x3
  43c418:	bl	44429c <ferror@plt+0x4192c>
  43c41c:	ldr	x0, [sp, #64]
  43c420:	ldr	x0, [x0]
  43c424:	str	x0, [sp, #72]
  43c428:	b	43c2b0 <ferror@plt+0x39940>
  43c42c:	nop
  43c430:	ldr	x0, [sp, #64]
  43c434:	ldr	x1, [sp, #72]
  43c438:	str	x1, [x0]
  43c43c:	mov	w1, #0x1                   	// #1
  43c440:	ldr	x0, [sp, #24]
  43c444:	bl	43bf8c <ferror@plt+0x3961c>
  43c448:	mov	w0, #0x0                   	// #0
  43c44c:	ldp	x29, x30, [sp], #80
  43c450:	ret
  43c454:	stp	x29, x30, [sp, #-48]!
  43c458:	mov	x29, sp
  43c45c:	str	x0, [sp, #24]
  43c460:	ldr	x0, [sp, #24]
  43c464:	ldr	x0, [x0]
  43c468:	str	x0, [sp, #40]
  43c46c:	ldr	x0, [sp, #24]
  43c470:	ldr	x0, [x0, #40]
  43c474:	ldr	w0, [x0, #60]
  43c478:	str	w0, [sp, #36]
  43c47c:	ldr	x0, [sp, #40]
  43c480:	ldr	x0, [x0]
  43c484:	ldrb	w0, [x0]
  43c488:	cmp	w0, #0xa
  43c48c:	b.eq	43c4a8 <ferror@plt+0x39b38>  // b.none
  43c490:	ldr	x0, [sp, #40]
  43c494:	ldr	x0, [x0]
  43c498:	add	x1, x0, #0x1
  43c49c:	ldr	x0, [sp, #40]
  43c4a0:	str	x1, [x0]
  43c4a4:	b	43c47c <ferror@plt+0x39b0c>
  43c4a8:	mov	w1, #0x1                   	// #1
  43c4ac:	ldr	x0, [sp, #24]
  43c4b0:	bl	43bf8c <ferror@plt+0x3961c>
  43c4b4:	ldr	x0, [sp, #24]
  43c4b8:	ldr	x0, [x0, #40]
  43c4bc:	ldr	w0, [x0, #60]
  43c4c0:	ldr	w1, [sp, #36]
  43c4c4:	cmp	w1, w0
  43c4c8:	cset	w0, ne  // ne = any
  43c4cc:	and	w0, w0, #0xff
  43c4d0:	ldp	x29, x30, [sp], #48
  43c4d4:	ret
  43c4d8:	stp	x29, x30, [sp, #-48]!
  43c4dc:	mov	x29, sp
  43c4e0:	str	x0, [sp, #24]
  43c4e4:	str	w1, [sp, #20]
  43c4e8:	ldr	x0, [sp, #24]
  43c4ec:	ldr	x0, [x0]
  43c4f0:	str	x0, [sp, #32]
  43c4f4:	strb	wzr, [sp, #47]
  43c4f8:	ldr	w0, [sp, #20]
  43c4fc:	cmp	w0, #0x20
  43c500:	b.eq	43c5a8 <ferror@plt+0x39c38>  // b.none
  43c504:	ldr	w0, [sp, #20]
  43c508:	cmp	w0, #0x9
  43c50c:	b.eq	43c5a8 <ferror@plt+0x39c38>  // b.none
  43c510:	ldr	w0, [sp, #20]
  43c514:	cmp	w0, #0x0
  43c518:	b.ne	43c528 <ferror@plt+0x39bb8>  // b.any
  43c51c:	mov	w0, #0x1                   	// #1
  43c520:	strb	w0, [sp, #47]
  43c524:	b	43c5a8 <ferror@plt+0x39c38>
  43c528:	ldr	x0, [sp, #24]
  43c52c:	ldrb	w0, [x0, #16]
  43c530:	cmp	w0, #0x0
  43c534:	b.eq	43c5a8 <ferror@plt+0x39c38>  // b.none
  43c538:	ldr	x0, [sp, #24]
  43c53c:	ldrb	w0, [x0, #1154]
  43c540:	cmp	w0, #0x0
  43c544:	b.eq	43c5a8 <ferror@plt+0x39c38>  // b.none
  43c548:	ldr	x0, [sp, #24]
  43c54c:	ldr	x0, [x0, #40]
  43c550:	ldr	w2, [x0, #60]
  43c554:	ldr	x0, [sp, #32]
  43c558:	ldr	x1, [x0]
  43c55c:	ldr	x0, [sp, #32]
  43c560:	ldr	x0, [x0, #8]
  43c564:	sub	x0, x1, x0
  43c568:	mov	w1, w0
  43c56c:	ldr	w0, [sp, #20]
  43c570:	cmp	w0, #0xc
  43c574:	b.ne	43c584 <ferror@plt+0x39c14>  // b.any
  43c578:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c57c:	add	x0, x0, #0x448
  43c580:	b	43c58c <ferror@plt+0x39c1c>
  43c584:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c588:	add	x0, x0, #0x458
  43c58c:	mov	x5, x0
  43c590:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c594:	add	x4, x0, #0x468
  43c598:	mov	w3, w1
  43c59c:	mov	w1, #0x2                   	// #2
  43c5a0:	ldr	x0, [sp, #24]
  43c5a4:	bl	430bb8 <ferror@plt+0x2e248>
  43c5a8:	ldr	x0, [sp, #32]
  43c5ac:	ldr	x0, [x0]
  43c5b0:	add	x2, x0, #0x1
  43c5b4:	ldr	x1, [sp, #32]
  43c5b8:	str	x2, [x1]
  43c5bc:	ldrb	w0, [x0]
  43c5c0:	str	w0, [sp, #20]
  43c5c4:	ldr	w0, [sp, #20]
  43c5c8:	and	w1, w0, #0xff
  43c5cc:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43c5d0:	add	x0, x0, #0x498
  43c5d4:	mov	w1, w1
  43c5d8:	ldrh	w0, [x0, x1, lsl #1]
  43c5dc:	and	w0, w0, #0x800
  43c5e0:	cmp	w0, #0x0
  43c5e4:	b.eq	43c5ec <ferror@plt+0x39c7c>  // b.none
  43c5e8:	b	43c4f8 <ferror@plt+0x39b88>
  43c5ec:	ldrb	w0, [sp, #47]
  43c5f0:	cmp	w0, #0x0
  43c5f4:	b.eq	43c60c <ferror@plt+0x39c9c>  // b.none
  43c5f8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c5fc:	add	x2, x0, #0x488
  43c600:	mov	w1, #0x0                   	// #0
  43c604:	ldr	x0, [sp, #24]
  43c608:	bl	43086c <ferror@plt+0x2defc>
  43c60c:	ldr	x0, [sp, #32]
  43c610:	ldr	x0, [x0]
  43c614:	sub	x1, x0, #0x1
  43c618:	ldr	x0, [sp, #32]
  43c61c:	str	x1, [x0]
  43c620:	nop
  43c624:	ldp	x29, x30, [sp], #48
  43c628:	ret
  43c62c:	sub	sp, sp, #0x20
  43c630:	str	x0, [sp, #8]
  43c634:	str	x1, [sp]
  43c638:	str	wzr, [sp, #28]
  43c63c:	ldr	x0, [sp]
  43c640:	ldr	w0, [x0]
  43c644:	ldr	w1, [sp, #28]
  43c648:	cmp	w1, w0
  43c64c:	b.cs	43c6d0 <ferror@plt+0x39d60>  // b.hs, b.nlast
  43c650:	ldr	x0, [sp]
  43c654:	ldr	x1, [x0, #8]
  43c658:	ldr	w0, [sp, #28]
  43c65c:	add	x0, x1, x0
  43c660:	ldrb	w0, [x0]
  43c664:	mov	w1, w0
  43c668:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43c66c:	add	x0, x0, #0x498
  43c670:	sxtw	x1, w1
  43c674:	ldrh	w0, [x0, x1, lsl #1]
  43c678:	mov	w1, w0
  43c67c:	mov	w0, #0x204                 	// #516
  43c680:	and	w0, w1, w0
  43c684:	cmp	w0, #0x0
  43c688:	b.ne	43c6c0 <ferror@plt+0x39d50>  // b.any
  43c68c:	ldr	x0, [sp]
  43c690:	ldr	x1, [x0, #8]
  43c694:	ldr	w0, [sp, #28]
  43c698:	add	x0, x1, x0
  43c69c:	ldrb	w0, [x0]
  43c6a0:	cmp	w0, #0x24
  43c6a4:	b.ne	43c6b8 <ferror@plt+0x39d48>  // b.any
  43c6a8:	ldr	x0, [sp, #8]
  43c6ac:	ldrb	w0, [x0, #1146]
  43c6b0:	cmp	w0, #0x0
  43c6b4:	b.ne	43c6c0 <ferror@plt+0x39d50>  // b.any
  43c6b8:	mov	w0, #0x0                   	// #0
  43c6bc:	b	43c6d4 <ferror@plt+0x39d64>
  43c6c0:	ldr	w0, [sp, #28]
  43c6c4:	add	w0, w0, #0x1
  43c6c8:	str	w0, [sp, #28]
  43c6cc:	b	43c63c <ferror@plt+0x39ccc>
  43c6d0:	mov	w0, #0x1                   	// #1
  43c6d4:	add	sp, sp, #0x20
  43c6d8:	ret
  43c6dc:	stp	x29, x30, [sp, #-64]!
  43c6e0:	mov	x29, sp
  43c6e4:	str	x0, [sp, #40]
  43c6e8:	str	x1, [sp, #32]
  43c6ec:	str	x2, [sp, #24]
  43c6f0:	ldr	x0, [sp, #40]
  43c6f4:	ldr	w0, [x0, #1192]
  43c6f8:	ldr	x1, [sp, #24]
  43c6fc:	ldr	w1, [x1, #8]
  43c700:	cmp	w0, w1
  43c704:	b.ge	43c7cc <ferror@plt+0x39e5c>  // b.tcont
  43c708:	ldr	x0, [sp, #40]
  43c70c:	ldrb	w0, [x0, #18]
  43c710:	cmp	w0, #0x0
  43c714:	b.ne	43c7cc <ferror@plt+0x39e5c>  // b.any
  43c718:	ldr	x0, [sp, #32]
  43c71c:	bl	441958 <ferror@plt+0x3efe8>
  43c720:	mov	w0, w0
  43c724:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  43c728:	str	x0, [sp, #56]
  43c72c:	mov	w3, #0x0                   	// #0
  43c730:	ldr	x2, [sp, #56]
  43c734:	ldr	x1, [sp, #32]
  43c738:	ldr	x0, [sp, #40]
  43c73c:	bl	441c48 <ferror@plt+0x3f2d8>
  43c740:	mov	x1, x0
  43c744:	ldr	x0, [sp, #56]
  43c748:	sub	x0, x1, x0
  43c74c:	str	x0, [sp, #48]
  43c750:	ldr	x0, [sp, #24]
  43c754:	ldr	w0, [x0, #8]
  43c758:	cmp	w0, #0x1
  43c75c:	b.ne	43c794 <ferror@plt+0x39e24>  // b.any
  43c760:	ldr	x0, [sp, #32]
  43c764:	ldr	w1, [x0]
  43c768:	ldr	x0, [sp, #48]
  43c76c:	ldr	x6, [sp, #56]
  43c770:	mov	w5, w0
  43c774:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c778:	add	x4, x0, #0x4a8
  43c77c:	mov	w3, #0x0                   	// #0
  43c780:	mov	w2, w1
  43c784:	mov	w1, #0x10                  	// #16
  43c788:	ldr	x0, [sp, #40]
  43c78c:	bl	430c5c <ferror@plt+0x2e2ec>
  43c790:	b	43c7c4 <ferror@plt+0x39e54>
  43c794:	ldr	x0, [sp, #32]
  43c798:	ldr	w1, [x0]
  43c79c:	ldr	x0, [sp, #48]
  43c7a0:	ldr	x6, [sp, #56]
  43c7a4:	mov	w5, w0
  43c7a8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c7ac:	add	x4, x0, #0x4c0
  43c7b0:	mov	w3, #0x0                   	// #0
  43c7b4:	mov	w2, w1
  43c7b8:	mov	w1, #0x10                  	// #16
  43c7bc:	ldr	x0, [sp, #40]
  43c7c0:	bl	430c5c <ferror@plt+0x2e2ec>
  43c7c4:	ldr	x0, [sp, #56]
  43c7c8:	bl	402730 <free@plt>
  43c7cc:	nop
  43c7d0:	ldp	x29, x30, [sp], #64
  43c7d4:	ret
  43c7d8:	stp	x29, x30, [sp, #-64]!
  43c7dc:	mov	x29, sp
  43c7e0:	str	x0, [sp, #40]
  43c7e4:	str	w1, [sp, #36]
  43c7e8:	str	x2, [sp, #24]
  43c7ec:	ldr	x0, [sp, #40]
  43c7f0:	ldr	x0, [x0]
  43c7f4:	str	x0, [sp, #56]
  43c7f8:	ldr	x0, [sp, #56]
  43c7fc:	ldr	x0, [x0]
  43c800:	ldrb	w0, [x0]
  43c804:	cmp	w0, #0x24
  43c808:	b.ne	43c87c <ferror@plt+0x39f0c>  // b.any
  43c80c:	ldr	x0, [sp, #40]
  43c810:	ldrb	w0, [x0, #1146]
  43c814:	cmp	w0, #0x0
  43c818:	b.ne	43c824 <ferror@plt+0x39eb4>  // b.any
  43c81c:	mov	w0, #0x0                   	// #0
  43c820:	b	43c954 <ferror@plt+0x39fe4>
  43c824:	ldr	x0, [sp, #56]
  43c828:	ldr	x0, [x0]
  43c82c:	add	x1, x0, #0x1
  43c830:	ldr	x0, [sp, #56]
  43c834:	str	x1, [x0]
  43c838:	ldr	x0, [sp, #40]
  43c83c:	ldrb	w0, [x0, #1148]
  43c840:	cmp	w0, #0x0
  43c844:	b.eq	43c874 <ferror@plt+0x39f04>  // b.none
  43c848:	ldr	x0, [sp, #40]
  43c84c:	ldrb	w0, [x0, #18]
  43c850:	cmp	w0, #0x0
  43c854:	b.ne	43c874 <ferror@plt+0x39f04>  // b.any
  43c858:	ldr	x0, [sp, #40]
  43c85c:	strb	wzr, [x0, #1148]
  43c860:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c864:	add	x2, x0, #0x4d8
  43c868:	mov	w1, #0x2                   	// #2
  43c86c:	ldr	x0, [sp, #40]
  43c870:	bl	43086c <ferror@plt+0x2defc>
  43c874:	mov	w0, #0x1                   	// #1
  43c878:	b	43c954 <ferror@plt+0x39fe4>
  43c87c:	ldr	x0, [sp, #40]
  43c880:	ldrb	w0, [x0, #1147]
  43c884:	cmp	w0, #0x0
  43c888:	b.eq	43c950 <ferror@plt+0x39fe0>  // b.none
  43c88c:	ldr	x0, [sp, #56]
  43c890:	ldr	x0, [x0]
  43c894:	ldrb	w0, [x0]
  43c898:	cmp	w0, #0x5c
  43c89c:	b.ne	43c950 <ferror@plt+0x39fe0>  // b.any
  43c8a0:	ldr	x0, [sp, #56]
  43c8a4:	ldr	x0, [x0]
  43c8a8:	add	x0, x0, #0x1
  43c8ac:	ldrb	w0, [x0]
  43c8b0:	cmp	w0, #0x75
  43c8b4:	b.eq	43c8d0 <ferror@plt+0x39f60>  // b.none
  43c8b8:	ldr	x0, [sp, #56]
  43c8bc:	ldr	x0, [x0]
  43c8c0:	add	x0, x0, #0x1
  43c8c4:	ldrb	w0, [x0]
  43c8c8:	cmp	w0, #0x55
  43c8cc:	b.ne	43c950 <ferror@plt+0x39fe0>  // b.any
  43c8d0:	ldr	x0, [sp, #56]
  43c8d4:	ldr	x0, [x0]
  43c8d8:	add	x1, x0, #0x2
  43c8dc:	ldr	x0, [sp, #56]
  43c8e0:	str	x1, [x0]
  43c8e4:	ldr	x1, [sp, #56]
  43c8e8:	ldr	x0, [sp, #56]
  43c8ec:	ldr	x2, [x0, #32]
  43c8f0:	ldr	w0, [sp, #36]
  43c8f4:	cmp	w0, #0x0
  43c8f8:	b.ne	43c904 <ferror@plt+0x39f94>  // b.any
  43c8fc:	mov	w0, #0x2                   	// #2
  43c900:	b	43c908 <ferror@plt+0x39f98>
  43c904:	mov	w0, #0x1                   	// #1
  43c908:	add	x3, sp, #0x34
  43c90c:	mov	x7, #0x0                   	// #0
  43c910:	mov	x6, #0x0                   	// #0
  43c914:	mov	x5, x3
  43c918:	ldr	x4, [sp, #24]
  43c91c:	mov	w3, w0
  43c920:	ldr	x0, [sp, #40]
  43c924:	bl	428a2c <ferror@plt+0x260bc>
  43c928:	and	w0, w0, #0xff
  43c92c:	cmp	w0, #0x0
  43c930:	b.eq	43c93c <ferror@plt+0x39fcc>  // b.none
  43c934:	mov	w0, #0x1                   	// #1
  43c938:	b	43c954 <ferror@plt+0x39fe4>
  43c93c:	ldr	x0, [sp, #56]
  43c940:	ldr	x0, [x0]
  43c944:	sub	x1, x0, #0x2
  43c948:	ldr	x0, [sp, #56]
  43c94c:	str	x1, [x0]
  43c950:	mov	w0, #0x0                   	// #0
  43c954:	ldp	x29, x30, [sp], #64
  43c958:	ret
  43c95c:	stp	x29, x30, [sp, #-32]!
  43c960:	mov	x29, sp
  43c964:	str	x0, [sp, #24]
  43c968:	ldr	x0, [sp, #24]
  43c96c:	ldrb	w0, [x0, #1154]
  43c970:	cmp	w0, #0x0
  43c974:	b.eq	43c9bc <ferror@plt+0x3a04c>  // b.none
  43c978:	ldr	x0, [sp, #24]
  43c97c:	ldrb	w0, [x0, #1167]
  43c980:	cmp	w0, #0x0
  43c984:	b.ne	43c9bc <ferror@plt+0x3a04c>  // b.any
  43c988:	ldr	x0, [sp, #24]
  43c98c:	bl	43aad4 <ferror@plt+0x38164>
  43c990:	cmp	w0, #0x0
  43c994:	cset	w0, eq  // eq = none
  43c998:	and	w0, w0, #0xff
  43c99c:	cmp	w0, #0x0
  43c9a0:	b.eq	43c9e4 <ferror@plt+0x3a074>  // b.none
  43c9a4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c9a8:	add	x2, x0, #0x4f8
  43c9ac:	mov	w1, #0x2                   	// #2
  43c9b0:	ldr	x0, [sp, #24]
  43c9b4:	bl	43086c <ferror@plt+0x2defc>
  43c9b8:	b	43c9e4 <ferror@plt+0x3a074>
  43c9bc:	ldr	x0, [sp, #24]
  43c9c0:	ldrb	w0, [x0, #22]
  43c9c4:	cmp	w0, #0x0
  43c9c8:	b.ne	43c9e4 <ferror@plt+0x3a074>  // b.any
  43c9cc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43c9d0:	add	x2, x0, #0x520
  43c9d4:	mov	w1, #0x2                   	// #2
  43c9d8:	ldr	x0, [sp, #24]
  43c9dc:	bl	43086c <ferror@plt+0x2defc>
  43c9e0:	b	43c9e4 <ferror@plt+0x3a074>
  43c9e4:	nop
  43c9e8:	ldp	x29, x30, [sp], #32
  43c9ec:	ret
  43c9f0:	stp	x29, x30, [sp, #-64]!
  43c9f4:	mov	x29, sp
  43c9f8:	str	x0, [sp, #24]
  43c9fc:	str	x1, [sp, #16]
  43ca00:	ldr	x0, [sp, #16]
  43ca04:	ldrb	w0, [x0]
  43ca08:	sub	w0, w0, #0x71
  43ca0c:	str	w0, [sp, #52]
  43ca10:	ldr	x0, [sp, #16]
  43ca14:	add	x0, x0, #0x1
  43ca18:	str	x0, [sp, #56]
  43ca1c:	ldr	x0, [sp, #56]
  43ca20:	ldrb	w0, [x0]
  43ca24:	mov	w1, w0
  43ca28:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43ca2c:	add	x0, x0, #0x498
  43ca30:	sxtw	x1, w1
  43ca34:	ldrh	w0, [x0, x1, lsl #1]
  43ca38:	mov	w1, w0
  43ca3c:	mov	w0, #0x204                 	// #516
  43ca40:	and	w0, w1, w0
  43ca44:	cmp	w0, #0x0
  43ca48:	b.eq	43ca7c <ferror@plt+0x3a10c>  // b.none
  43ca4c:	ldr	w1, [sp, #52]
  43ca50:	mov	w0, #0x43                  	// #67
  43ca54:	mul	w0, w1, w0
  43ca58:	ldr	x1, [sp, #56]
  43ca5c:	ldrb	w1, [x1]
  43ca60:	add	w0, w0, w1
  43ca64:	sub	w0, w0, #0x71
  43ca68:	str	w0, [sp, #52]
  43ca6c:	ldr	x0, [sp, #56]
  43ca70:	add	x0, x0, #0x1
  43ca74:	str	x0, [sp, #56]
  43ca78:	b	43ca1c <ferror@plt+0x3a0ac>
  43ca7c:	ldr	x1, [sp, #56]
  43ca80:	ldr	x0, [sp, #16]
  43ca84:	sub	x0, x1, x0
  43ca88:	str	w0, [sp, #48]
  43ca8c:	ldr	w1, [sp, #52]
  43ca90:	ldr	w0, [sp, #48]
  43ca94:	add	w0, w1, w0
  43ca98:	str	w0, [sp, #52]
  43ca9c:	ldr	x0, [sp, #24]
  43caa0:	ldr	x0, [x0, #1088]
  43caa4:	ldr	w1, [sp, #48]
  43caa8:	mov	w4, #0x1                   	// #1
  43caac:	ldr	w3, [sp, #52]
  43cab0:	mov	x2, x1
  43cab4:	ldr	x1, [sp, #16]
  43cab8:	bl	44fc6c <ferror@plt+0x4d2fc>
  43cabc:	str	x0, [sp, #40]
  43cac0:	ldr	x0, [sp, #40]
  43cac4:	ldrh	w0, [x0, #18]
  43cac8:	ubfx	x0, x0, #2, #8
  43cacc:	and	w0, w0, #0xff
  43cad0:	and	w0, w0, #0x4
  43cad4:	cmp	w0, #0x0
  43cad8:	cset	w0, ne  // ne = any
  43cadc:	and	w0, w0, #0xff
  43cae0:	and	x0, x0, #0xff
  43cae4:	cmp	x0, #0x0
  43cae8:	b.eq	43cb14 <ferror@plt+0x3a1a4>  // b.none
  43caec:	ldr	x0, [sp, #24]
  43caf0:	ldrb	w0, [x0, #18]
  43caf4:	cmp	w0, #0x0
  43caf8:	cset	w0, eq  // eq = none
  43cafc:	and	w0, w0, #0xff
  43cb00:	and	x0, x0, #0xff
  43cb04:	cmp	x0, #0x0
  43cb08:	b.eq	43cb14 <ferror@plt+0x3a1a4>  // b.none
  43cb0c:	mov	w0, #0x1                   	// #1
  43cb10:	b	43cb18 <ferror@plt+0x3a1a8>
  43cb14:	mov	w0, #0x0                   	// #0
  43cb18:	and	x0, x0, #0xff
  43cb1c:	cmp	x0, #0x0
  43cb20:	b.eq	43cc28 <ferror@plt+0x3a2b8>  // b.none
  43cb24:	ldr	x0, [sp, #40]
  43cb28:	ldrh	w0, [x0, #18]
  43cb2c:	ubfx	x0, x0, #2, #8
  43cb30:	and	w0, w0, #0xff
  43cb34:	and	w0, w0, #0x2
  43cb38:	cmp	w0, #0x0
  43cb3c:	b.eq	43cb70 <ferror@plt+0x3a200>  // b.none
  43cb40:	ldr	x0, [sp, #24]
  43cb44:	ldrb	w0, [x0, #23]
  43cb48:	cmp	w0, #0x0
  43cb4c:	b.ne	43cb70 <ferror@plt+0x3a200>  // b.any
  43cb50:	ldr	x0, [sp, #40]
  43cb54:	ldr	x0, [x0]
  43cb58:	mov	x3, x0
  43cb5c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cb60:	add	x2, x0, #0x568
  43cb64:	mov	w1, #0x3                   	// #3
  43cb68:	ldr	x0, [sp, #24]
  43cb6c:	bl	43086c <ferror@plt+0x2defc>
  43cb70:	ldr	x0, [sp, #24]
  43cb74:	ldr	x0, [x0, #1272]
  43cb78:	ldr	x1, [sp, #40]
  43cb7c:	cmp	x1, x0
  43cb80:	b.ne	43cbd0 <ferror@plt+0x3a260>  // b.any
  43cb84:	ldr	x0, [sp, #24]
  43cb88:	ldrb	w0, [x0, #22]
  43cb8c:	cmp	w0, #0x0
  43cb90:	b.ne	43cbd0 <ferror@plt+0x3a260>  // b.any
  43cb94:	ldr	x0, [sp, #24]
  43cb98:	ldrb	w0, [x0, #1120]
  43cb9c:	cmp	w0, #0x0
  43cba0:	b.eq	43cbbc <ferror@plt+0x3a24c>  // b.none
  43cba4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cba8:	add	x2, x0, #0x588
  43cbac:	mov	w1, #0x2                   	// #2
  43cbb0:	ldr	x0, [sp, #24]
  43cbb4:	bl	43086c <ferror@plt+0x2defc>
  43cbb8:	b	43cbd0 <ferror@plt+0x3a260>
  43cbbc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cbc0:	add	x2, x0, #0x5d0
  43cbc4:	mov	w1, #0x2                   	// #2
  43cbc8:	ldr	x0, [sp, #24]
  43cbcc:	bl	43086c <ferror@plt+0x2defc>
  43cbd0:	ldr	x0, [sp, #24]
  43cbd4:	ldr	x0, [x0, #1280]
  43cbd8:	ldr	x1, [sp, #40]
  43cbdc:	cmp	x1, x0
  43cbe0:	b.ne	43cbec <ferror@plt+0x3a27c>  // b.any
  43cbe4:	ldr	x0, [sp, #24]
  43cbe8:	bl	43c95c <ferror@plt+0x39fec>
  43cbec:	ldr	x0, [sp, #40]
  43cbf0:	ldrh	w0, [x0, #18]
  43cbf4:	ubfx	x0, x0, #2, #8
  43cbf8:	and	w0, w0, #0xff
  43cbfc:	sxtb	w0, w0
  43cc00:	cmp	w0, #0x0
  43cc04:	b.ge	43cc28 <ferror@plt+0x3a2b8>  // b.tcont
  43cc08:	ldr	x0, [sp, #40]
  43cc0c:	ldr	x0, [x0]
  43cc10:	mov	x3, x0
  43cc14:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cc18:	add	x2, x0, #0x618
  43cc1c:	mov	w1, #0xf                   	// #15
  43cc20:	ldr	x0, [sp, #24]
  43cc24:	bl	430908 <ferror@plt+0x2df98>
  43cc28:	ldr	x0, [sp, #40]
  43cc2c:	ldp	x29, x30, [sp], #64
  43cc30:	ret
  43cc34:	stp	x29, x30, [sp, #-48]!
  43cc38:	mov	x29, sp
  43cc3c:	str	x0, [sp, #24]
  43cc40:	str	x1, [sp, #16]
  43cc44:	ldr	x1, [sp, #16]
  43cc48:	ldr	x0, [sp, #24]
  43cc4c:	bl	43c9f0 <ferror@plt+0x3a080>
  43cc50:	str	x0, [sp, #40]
  43cc54:	ldr	x0, [sp, #40]
  43cc58:	ldp	x29, x30, [sp], #48
  43cc5c:	ret
  43cc60:	stp	x29, x30, [sp, #-96]!
  43cc64:	mov	x29, sp
  43cc68:	str	x0, [sp, #56]
  43cc6c:	str	x1, [sp, #48]
  43cc70:	strb	w2, [sp, #47]
  43cc74:	str	x3, [sp, #32]
  43cc78:	str	x4, [sp, #24]
  43cc7c:	ldr	x0, [sp, #48]
  43cc80:	ldrb	w0, [x0]
  43cc84:	sub	w0, w0, #0x71
  43cc88:	str	w0, [sp, #76]
  43cc8c:	ldr	x0, [sp, #56]
  43cc90:	ldr	x0, [x0]
  43cc94:	ldr	x0, [x0]
  43cc98:	str	x0, [sp, #80]
  43cc9c:	ldrb	w0, [sp, #47]
  43cca0:	eor	w0, w0, #0x1
  43cca4:	and	w0, w0, #0xff
  43cca8:	cmp	w0, #0x0
  43ccac:	b.eq	43cd30 <ferror@plt+0x3a3c0>  // b.none
  43ccb0:	ldr	x0, [sp, #80]
  43ccb4:	ldrb	w0, [x0]
  43ccb8:	mov	w1, w0
  43ccbc:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43ccc0:	add	x0, x0, #0x498
  43ccc4:	sxtw	x1, w1
  43ccc8:	ldrh	w0, [x0, x1, lsl #1]
  43cccc:	mov	w1, w0
  43ccd0:	mov	w0, #0x204                 	// #516
  43ccd4:	and	w0, w1, w0
  43ccd8:	cmp	w0, #0x0
  43ccdc:	b.eq	43cd10 <ferror@plt+0x3a3a0>  // b.none
  43cce0:	ldr	w1, [sp, #76]
  43cce4:	mov	w0, #0x43                  	// #67
  43cce8:	mul	w0, w1, w0
  43ccec:	ldr	x1, [sp, #80]
  43ccf0:	ldrb	w1, [x1]
  43ccf4:	add	w0, w0, w1
  43ccf8:	sub	w0, w0, #0x71
  43ccfc:	str	w0, [sp, #76]
  43cd00:	ldr	x0, [sp, #80]
  43cd04:	add	x0, x0, #0x1
  43cd08:	str	x0, [sp, #80]
  43cd0c:	b	43ccb0 <ferror@plt+0x3a340>
  43cd10:	ldr	x0, [sp, #80]
  43cd14:	sub	x0, x0, #0x1
  43cd18:	ldrb	w0, [x0]
  43cd1c:	mov	w1, w0
  43cd20:	ldr	x0, [sp, #32]
  43cd24:	str	w1, [x0]
  43cd28:	ldr	x0, [sp, #32]
  43cd2c:	strb	wzr, [x0, #4]
  43cd30:	ldr	x0, [sp, #56]
  43cd34:	ldr	x0, [x0]
  43cd38:	ldr	x1, [sp, #80]
  43cd3c:	str	x1, [x0]
  43cd40:	ldrb	w0, [sp, #47]
  43cd44:	cmp	w0, #0x0
  43cd48:	b.ne	43cd68 <ferror@plt+0x3a3f8>  // b.any
  43cd4c:	ldr	x2, [sp, #32]
  43cd50:	mov	w1, #0x0                   	// #0
  43cd54:	ldr	x0, [sp, #56]
  43cd58:	bl	43c7d8 <ferror@plt+0x39e68>
  43cd5c:	and	w0, w0, #0xff
  43cd60:	cmp	w0, #0x0
  43cd64:	b.eq	43cd70 <ferror@plt+0x3a400>  // b.none
  43cd68:	mov	w0, #0x1                   	// #1
  43cd6c:	b	43cd74 <ferror@plt+0x3a404>
  43cd70:	mov	w0, #0x0                   	// #0
  43cd74:	cmp	w0, #0x0
  43cd78:	b.eq	43ce6c <ferror@plt+0x3a4fc>  // b.none
  43cd7c:	ldr	x0, [sp, #56]
  43cd80:	ldr	x0, [x0]
  43cd84:	ldr	x0, [x0]
  43cd88:	ldrb	w0, [x0]
  43cd8c:	mov	w1, w0
  43cd90:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43cd94:	add	x0, x0, #0x498
  43cd98:	sxtw	x1, w1
  43cd9c:	ldrh	w0, [x0, x1, lsl #1]
  43cda0:	mov	w1, w0
  43cda4:	mov	w0, #0x204                 	// #516
  43cda8:	and	w0, w1, w0
  43cdac:	cmp	w0, #0x0
  43cdb0:	b.eq	43cdf0 <ferror@plt+0x3a480>  // b.none
  43cdb4:	ldr	x0, [sp, #56]
  43cdb8:	ldr	x0, [x0]
  43cdbc:	ldr	x0, [x0]
  43cdc0:	ldrb	w0, [x0]
  43cdc4:	mov	w1, w0
  43cdc8:	ldr	x0, [sp, #32]
  43cdcc:	str	w1, [x0]
  43cdd0:	ldr	x0, [sp, #32]
  43cdd4:	strb	wzr, [x0, #4]
  43cdd8:	ldr	x0, [sp, #56]
  43cddc:	ldr	x0, [x0]
  43cde0:	ldr	x1, [x0]
  43cde4:	add	x1, x1, #0x1
  43cde8:	str	x1, [x0]
  43cdec:	b	43cd7c <ferror@plt+0x3a40c>
  43cdf0:	ldr	x2, [sp, #32]
  43cdf4:	mov	w1, #0x0                   	// #0
  43cdf8:	ldr	x0, [sp, #56]
  43cdfc:	bl	43c7d8 <ferror@plt+0x39e68>
  43ce00:	and	w0, w0, #0xff
  43ce04:	cmp	w0, #0x0
  43ce08:	b.eq	43ce10 <ferror@plt+0x3a4a0>  // b.none
  43ce0c:	b	43cd7c <ferror@plt+0x3a40c>
  43ce10:	ldr	x0, [sp, #56]
  43ce14:	ldr	x0, [x0]
  43ce18:	ldr	x1, [x0]
  43ce1c:	ldr	x0, [sp, #48]
  43ce20:	sub	x0, x1, x0
  43ce24:	mov	x2, x0
  43ce28:	ldr	x1, [sp, #48]
  43ce2c:	ldr	x0, [sp, #56]
  43ce30:	bl	42a9c0 <ferror@plt+0x28050>
  43ce34:	str	x0, [sp, #88]
  43ce38:	ldr	x0, [sp, #56]
  43ce3c:	ldr	x0, [x0]
  43ce40:	ldr	x1, [x0]
  43ce44:	ldr	x0, [sp, #48]
  43ce48:	sub	x0, x1, x0
  43ce4c:	mov	w2, w0
  43ce50:	ldr	x1, [sp, #48]
  43ce54:	ldr	x0, [sp, #56]
  43ce58:	bl	43aa00 <ferror@plt+0x38090>
  43ce5c:	mov	x1, x0
  43ce60:	ldr	x0, [sp, #24]
  43ce64:	str	x1, [x0]
  43ce68:	b	43cebc <ferror@plt+0x3a54c>
  43ce6c:	ldr	x1, [sp, #80]
  43ce70:	ldr	x0, [sp, #48]
  43ce74:	sub	x0, x1, x0
  43ce78:	str	w0, [sp, #72]
  43ce7c:	ldr	w1, [sp, #76]
  43ce80:	ldr	w0, [sp, #72]
  43ce84:	add	w0, w1, w0
  43ce88:	str	w0, [sp, #76]
  43ce8c:	ldr	x0, [sp, #56]
  43ce90:	ldr	x0, [x0, #1088]
  43ce94:	ldr	w1, [sp, #72]
  43ce98:	mov	w4, #0x1                   	// #1
  43ce9c:	ldr	w3, [sp, #76]
  43cea0:	mov	x2, x1
  43cea4:	ldr	x1, [sp, #48]
  43cea8:	bl	44fc6c <ferror@plt+0x4d2fc>
  43ceac:	str	x0, [sp, #88]
  43ceb0:	ldr	x0, [sp, #24]
  43ceb4:	ldr	x1, [sp, #88]
  43ceb8:	str	x1, [x0]
  43cebc:	ldr	x0, [sp, #88]
  43cec0:	ldrh	w0, [x0, #18]
  43cec4:	ubfx	x0, x0, #2, #8
  43cec8:	and	w0, w0, #0xff
  43cecc:	and	w0, w0, #0x4
  43ced0:	cmp	w0, #0x0
  43ced4:	cset	w0, ne  // ne = any
  43ced8:	and	w0, w0, #0xff
  43cedc:	and	x0, x0, #0xff
  43cee0:	cmp	x0, #0x0
  43cee4:	b.eq	43cf10 <ferror@plt+0x3a5a0>  // b.none
  43cee8:	ldr	x0, [sp, #56]
  43ceec:	ldrb	w0, [x0, #18]
  43cef0:	cmp	w0, #0x0
  43cef4:	cset	w0, eq  // eq = none
  43cef8:	and	w0, w0, #0xff
  43cefc:	and	x0, x0, #0xff
  43cf00:	cmp	x0, #0x0
  43cf04:	b.eq	43cf10 <ferror@plt+0x3a5a0>  // b.none
  43cf08:	mov	w0, #0x1                   	// #1
  43cf0c:	b	43cf14 <ferror@plt+0x3a5a4>
  43cf10:	mov	w0, #0x0                   	// #0
  43cf14:	and	x0, x0, #0xff
  43cf18:	cmp	x0, #0x0
  43cf1c:	b.eq	43d024 <ferror@plt+0x3a6b4>  // b.none
  43cf20:	ldr	x0, [sp, #88]
  43cf24:	ldrh	w0, [x0, #18]
  43cf28:	ubfx	x0, x0, #2, #8
  43cf2c:	and	w0, w0, #0xff
  43cf30:	and	w0, w0, #0x2
  43cf34:	cmp	w0, #0x0
  43cf38:	b.eq	43cf6c <ferror@plt+0x3a5fc>  // b.none
  43cf3c:	ldr	x0, [sp, #56]
  43cf40:	ldrb	w0, [x0, #23]
  43cf44:	cmp	w0, #0x0
  43cf48:	b.ne	43cf6c <ferror@plt+0x3a5fc>  // b.any
  43cf4c:	ldr	x0, [sp, #88]
  43cf50:	ldr	x0, [x0]
  43cf54:	mov	x3, x0
  43cf58:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cf5c:	add	x2, x0, #0x568
  43cf60:	mov	w1, #0x3                   	// #3
  43cf64:	ldr	x0, [sp, #56]
  43cf68:	bl	43086c <ferror@plt+0x2defc>
  43cf6c:	ldr	x0, [sp, #56]
  43cf70:	ldr	x0, [x0, #1272]
  43cf74:	ldr	x1, [sp, #88]
  43cf78:	cmp	x1, x0
  43cf7c:	b.ne	43cfcc <ferror@plt+0x3a65c>  // b.any
  43cf80:	ldr	x0, [sp, #56]
  43cf84:	ldrb	w0, [x0, #22]
  43cf88:	cmp	w0, #0x0
  43cf8c:	b.ne	43cfcc <ferror@plt+0x3a65c>  // b.any
  43cf90:	ldr	x0, [sp, #56]
  43cf94:	ldrb	w0, [x0, #1120]
  43cf98:	cmp	w0, #0x0
  43cf9c:	b.eq	43cfb8 <ferror@plt+0x3a648>  // b.none
  43cfa0:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cfa4:	add	x2, x0, #0x588
  43cfa8:	mov	w1, #0x2                   	// #2
  43cfac:	ldr	x0, [sp, #56]
  43cfb0:	bl	43086c <ferror@plt+0x2defc>
  43cfb4:	b	43cfcc <ferror@plt+0x3a65c>
  43cfb8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43cfbc:	add	x2, x0, #0x5d0
  43cfc0:	mov	w1, #0x2                   	// #2
  43cfc4:	ldr	x0, [sp, #56]
  43cfc8:	bl	43086c <ferror@plt+0x2defc>
  43cfcc:	ldr	x0, [sp, #56]
  43cfd0:	ldr	x0, [x0, #1280]
  43cfd4:	ldr	x1, [sp, #88]
  43cfd8:	cmp	x1, x0
  43cfdc:	b.ne	43cfe8 <ferror@plt+0x3a678>  // b.any
  43cfe0:	ldr	x0, [sp, #56]
  43cfe4:	bl	43c95c <ferror@plt+0x39fec>
  43cfe8:	ldr	x0, [sp, #88]
  43cfec:	ldrh	w0, [x0, #18]
  43cff0:	ubfx	x0, x0, #2, #8
  43cff4:	and	w0, w0, #0xff
  43cff8:	sxtb	w0, w0
  43cffc:	cmp	w0, #0x0
  43d000:	b.ge	43d024 <ferror@plt+0x3a6b4>  // b.tcont
  43d004:	ldr	x0, [sp, #88]
  43d008:	ldr	x0, [x0]
  43d00c:	mov	x3, x0
  43d010:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d014:	add	x2, x0, #0x618
  43d018:	mov	w1, #0xf                   	// #15
  43d01c:	ldr	x0, [sp, #56]
  43d020:	bl	430908 <ferror@plt+0x2df98>
  43d024:	ldr	x0, [sp, #88]
  43d028:	ldp	x29, x30, [sp], #96
  43d02c:	ret
  43d030:	stp	x29, x30, [sp, #-80]!
  43d034:	mov	x29, sp
  43d038:	str	x0, [sp, #40]
  43d03c:	str	x1, [sp, #32]
  43d040:	str	x2, [sp, #24]
  43d044:	ldr	x0, [sp, #40]
  43d048:	ldr	x0, [x0]
  43d04c:	ldr	x0, [x0]
  43d050:	sub	x0, x0, #0x1
  43d054:	str	x0, [sp, #64]
  43d058:	ldr	x0, [sp, #40]
  43d05c:	ldr	x0, [x0]
  43d060:	ldr	x0, [x0]
  43d064:	str	x0, [sp, #72]
  43d068:	ldr	x0, [sp, #72]
  43d06c:	ldrb	w0, [x0]
  43d070:	mov	w1, w0
  43d074:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43d078:	add	x0, x0, #0x498
  43d07c:	sxtw	x1, w1
  43d080:	ldrh	w0, [x0, x1, lsl #1]
  43d084:	mov	w1, w0
  43d088:	mov	w0, #0x204                 	// #516
  43d08c:	and	w0, w1, w0
  43d090:	cmp	w0, #0x0
  43d094:	b.ne	43d148 <ferror@plt+0x3a7d8>  // b.any
  43d098:	ldr	x0, [sp, #72]
  43d09c:	ldrb	w0, [x0]
  43d0a0:	cmp	w0, #0x2e
  43d0a4:	b.eq	43d148 <ferror@plt+0x3a7d8>  // b.none
  43d0a8:	ldr	x0, [sp, #72]
  43d0ac:	ldrb	w0, [x0]
  43d0b0:	cmp	w0, #0x27
  43d0b4:	b.ne	43d0c8 <ferror@plt+0x3a758>  // b.any
  43d0b8:	ldr	x0, [sp, #40]
  43d0bc:	ldrb	w0, [x0, #1166]
  43d0c0:	cmp	w0, #0x0
  43d0c4:	b.ne	43d148 <ferror@plt+0x3a7d8>  // b.any
  43d0c8:	ldr	x0, [sp, #72]
  43d0cc:	ldrb	w0, [x0]
  43d0d0:	cmp	w0, #0x2b
  43d0d4:	b.eq	43d0e8 <ferror@plt+0x3a778>  // b.none
  43d0d8:	ldr	x0, [sp, #72]
  43d0dc:	ldrb	w0, [x0]
  43d0e0:	cmp	w0, #0x2d
  43d0e4:	b.ne	43d174 <ferror@plt+0x3a804>  // b.any
  43d0e8:	ldr	x0, [sp, #72]
  43d0ec:	sub	x0, x0, #0x1
  43d0f0:	ldrb	w0, [x0]
  43d0f4:	cmp	w0, #0x65
  43d0f8:	b.eq	43d148 <ferror@plt+0x3a7d8>  // b.none
  43d0fc:	ldr	x0, [sp, #72]
  43d100:	sub	x0, x0, #0x1
  43d104:	ldrb	w0, [x0]
  43d108:	cmp	w0, #0x45
  43d10c:	b.eq	43d148 <ferror@plt+0x3a7d8>  // b.none
  43d110:	ldr	x0, [sp, #72]
  43d114:	sub	x0, x0, #0x1
  43d118:	ldrb	w0, [x0]
  43d11c:	cmp	w0, #0x70
  43d120:	b.eq	43d138 <ferror@plt+0x3a7c8>  // b.none
  43d124:	ldr	x0, [sp, #72]
  43d128:	sub	x0, x0, #0x1
  43d12c:	ldrb	w0, [x0]
  43d130:	cmp	w0, #0x50
  43d134:	b.ne	43d174 <ferror@plt+0x3a804>  // b.any
  43d138:	ldr	x0, [sp, #40]
  43d13c:	ldrb	w0, [x0, #1127]
  43d140:	cmp	w0, #0x0
  43d144:	b.eq	43d174 <ferror@plt+0x3a804>  // b.none
  43d148:	ldr	x0, [sp, #72]
  43d14c:	ldrb	w0, [x0]
  43d150:	mov	w1, w0
  43d154:	ldr	x0, [sp, #24]
  43d158:	str	w1, [x0]
  43d15c:	ldr	x0, [sp, #24]
  43d160:	strb	wzr, [x0, #4]
  43d164:	ldr	x0, [sp, #72]
  43d168:	add	x0, x0, #0x1
  43d16c:	str	x0, [sp, #72]
  43d170:	b	43d068 <ferror@plt+0x3a6f8>
  43d174:	ldr	x0, [sp, #40]
  43d178:	ldr	x0, [x0]
  43d17c:	ldr	x0, [x0]
  43d180:	ldr	x1, [sp, #72]
  43d184:	cmp	x1, x0
  43d188:	b.ls	43d1c0 <ferror@plt+0x3a850>  // b.plast
  43d18c:	ldr	x0, [sp, #72]
  43d190:	sub	x0, x0, #0x1
  43d194:	ldrb	w0, [x0]
  43d198:	cmp	w0, #0x27
  43d19c:	b.ne	43d1c0 <ferror@plt+0x3a850>  // b.any
  43d1a0:	ldr	x0, [sp, #40]
  43d1a4:	ldrb	w0, [x0, #1166]
  43d1a8:	cmp	w0, #0x0
  43d1ac:	b.eq	43d1c0 <ferror@plt+0x3a850>  // b.none
  43d1b0:	ldr	x0, [sp, #72]
  43d1b4:	sub	x0, x0, #0x1
  43d1b8:	str	x0, [sp, #72]
  43d1bc:	b	43d174 <ferror@plt+0x3a804>
  43d1c0:	ldr	x0, [sp, #40]
  43d1c4:	ldr	x0, [x0]
  43d1c8:	ldr	x1, [sp, #72]
  43d1cc:	str	x1, [x0]
  43d1d0:	ldr	x2, [sp, #24]
  43d1d4:	mov	w1, #0x0                   	// #0
  43d1d8:	ldr	x0, [sp, #40]
  43d1dc:	bl	43c7d8 <ferror@plt+0x39e68>
  43d1e0:	and	w0, w0, #0xff
  43d1e4:	cmp	w0, #0x0
  43d1e8:	b.eq	43d1f0 <ferror@plt+0x3a880>  // b.none
  43d1ec:	b	43d058 <ferror@plt+0x3a6e8>
  43d1f0:	ldr	x1, [sp, #72]
  43d1f4:	ldr	x0, [sp, #64]
  43d1f8:	sub	x0, x1, x0
  43d1fc:	mov	w1, w0
  43d200:	ldr	x0, [sp, #32]
  43d204:	str	w1, [x0]
  43d208:	ldr	x0, [sp, #32]
  43d20c:	ldr	w0, [x0]
  43d210:	add	w0, w0, #0x1
  43d214:	mov	w0, w0
  43d218:	mov	x1, x0
  43d21c:	ldr	x0, [sp, #40]
  43d220:	bl	442dac <ferror@plt+0x4043c>
  43d224:	str	x0, [sp, #56]
  43d228:	ldr	x0, [sp, #32]
  43d22c:	ldr	w0, [x0]
  43d230:	mov	w0, w0
  43d234:	mov	x2, x0
  43d238:	ldr	x1, [sp, #64]
  43d23c:	ldr	x0, [sp, #56]
  43d240:	bl	4022e0 <memcpy@plt>
  43d244:	ldr	x0, [sp, #32]
  43d248:	ldr	w0, [x0]
  43d24c:	mov	w0, w0
  43d250:	ldr	x1, [sp, #56]
  43d254:	add	x0, x1, x0
  43d258:	strb	wzr, [x0]
  43d25c:	ldr	x0, [sp, #32]
  43d260:	ldr	x1, [sp, #56]
  43d264:	str	x1, [x0, #8]
  43d268:	nop
  43d26c:	ldp	x29, x30, [sp], #80
  43d270:	ret
  43d274:	stp	x29, x30, [sp, #-64]!
  43d278:	mov	x29, sp
  43d27c:	str	x0, [sp, #40]
  43d280:	str	x1, [sp, #32]
  43d284:	str	x2, [sp, #24]
  43d288:	str	w3, [sp, #20]
  43d28c:	str	w4, [sp, #16]
  43d290:	ldr	w0, [sp, #20]
  43d294:	add	w0, w0, #0x1
  43d298:	mov	w0, w0
  43d29c:	mov	x1, x0
  43d2a0:	ldr	x0, [sp, #40]
  43d2a4:	bl	442dac <ferror@plt+0x4043c>
  43d2a8:	str	x0, [sp, #56]
  43d2ac:	ldr	w0, [sp, #20]
  43d2b0:	mov	x2, x0
  43d2b4:	ldr	x1, [sp, #24]
  43d2b8:	ldr	x0, [sp, #56]
  43d2bc:	bl	4022e0 <memcpy@plt>
  43d2c0:	ldr	w0, [sp, #20]
  43d2c4:	ldr	x1, [sp, #56]
  43d2c8:	add	x0, x1, x0
  43d2cc:	strb	wzr, [x0]
  43d2d0:	ldr	w0, [sp, #16]
  43d2d4:	and	w1, w0, #0xff
  43d2d8:	ldr	x0, [sp, #32]
  43d2dc:	strb	w1, [x0, #4]
  43d2e0:	ldr	x0, [sp, #32]
  43d2e4:	ldr	w1, [sp, #20]
  43d2e8:	str	w1, [x0, #8]
  43d2ec:	ldr	x0, [sp, #32]
  43d2f0:	ldr	x1, [sp, #56]
  43d2f4:	str	x1, [x0, #16]
  43d2f8:	nop
  43d2fc:	ldp	x29, x30, [sp], #64
  43d300:	ret
  43d304:	stp	x29, x30, [sp, #-96]!
  43d308:	mov	x29, sp
  43d30c:	str	x0, [sp, #56]
  43d310:	str	x1, [sp, #48]
  43d314:	str	x2, [sp, #40]
  43d318:	str	x3, [sp, #32]
  43d31c:	str	x4, [sp, #24]
  43d320:	ldr	x0, [sp, #32]
  43d324:	ldr	x0, [x0]
  43d328:	str	x0, [sp, #88]
  43d32c:	ldr	x0, [sp, #24]
  43d330:	ldr	x0, [x0]
  43d334:	str	x0, [sp, #80]
  43d338:	ldr	x0, [sp, #88]
  43d33c:	cmp	x0, #0x0
  43d340:	b.ne	43d360 <ferror@plt+0x3a9f0>  // b.any
  43d344:	ldr	x1, [sp, #40]
  43d348:	ldr	x0, [sp, #56]
  43d34c:	bl	442b40 <ferror@plt+0x401d0>
  43d350:	str	x0, [sp, #80]
  43d354:	ldr	x0, [sp, #80]
  43d358:	str	x0, [sp, #88]
  43d35c:	b	43d3fc <ferror@plt+0x3aa8c>
  43d360:	ldr	x0, [sp, #80]
  43d364:	ldr	x1, [x0, #24]
  43d368:	ldr	x0, [sp, #80]
  43d36c:	ldr	x0, [x0, #16]
  43d370:	sub	x0, x1, x0
  43d374:	mov	x1, x0
  43d378:	ldr	x0, [sp, #40]
  43d37c:	cmp	x0, x1
  43d380:	b.ls	43d3fc <ferror@plt+0x3aa8c>  // b.plast
  43d384:	ldr	x0, [sp, #80]
  43d388:	ldr	x1, [x0, #24]
  43d38c:	ldr	x0, [sp, #80]
  43d390:	ldr	x0, [x0, #16]
  43d394:	sub	x0, x1, x0
  43d398:	str	x0, [sp, #72]
  43d39c:	ldr	x0, [sp, #80]
  43d3a0:	ldr	x0, [x0, #16]
  43d3a4:	ldr	x2, [sp, #72]
  43d3a8:	ldr	x1, [sp, #48]
  43d3ac:	bl	4022e0 <memcpy@plt>
  43d3b0:	ldr	x0, [sp, #80]
  43d3b4:	ldr	x1, [x0, #16]
  43d3b8:	ldr	x0, [sp, #72]
  43d3bc:	add	x1, x1, x0
  43d3c0:	ldr	x0, [sp, #80]
  43d3c4:	str	x1, [x0, #16]
  43d3c8:	ldr	x1, [sp, #48]
  43d3cc:	ldr	x0, [sp, #72]
  43d3d0:	add	x0, x1, x0
  43d3d4:	str	x0, [sp, #48]
  43d3d8:	ldr	x1, [sp, #40]
  43d3dc:	ldr	x0, [sp, #72]
  43d3e0:	sub	x0, x1, x0
  43d3e4:	str	x0, [sp, #40]
  43d3e8:	ldr	x2, [sp, #40]
  43d3ec:	ldr	x1, [sp, #80]
  43d3f0:	ldr	x0, [sp, #56]
  43d3f4:	bl	442c1c <ferror@plt+0x402ac>
  43d3f8:	str	x0, [sp, #80]
  43d3fc:	ldr	x0, [sp, #80]
  43d400:	ldr	x0, [x0, #16]
  43d404:	ldr	x2, [sp, #40]
  43d408:	ldr	x1, [sp, #48]
  43d40c:	bl	4022e0 <memcpy@plt>
  43d410:	ldr	x0, [sp, #80]
  43d414:	ldr	x1, [x0, #16]
  43d418:	ldr	x0, [sp, #40]
  43d41c:	add	x1, x1, x0
  43d420:	ldr	x0, [sp, #80]
  43d424:	str	x1, [x0, #16]
  43d428:	ldr	x0, [sp, #32]
  43d42c:	ldr	x1, [sp, #88]
  43d430:	str	x1, [x0]
  43d434:	ldr	x0, [sp, #24]
  43d438:	ldr	x1, [sp, #80]
  43d43c:	str	x1, [x0]
  43d440:	nop
  43d444:	ldp	x29, x30, [sp], #96
  43d448:	ret
  43d44c:	stp	x29, x30, [sp, #-64]!
  43d450:	mov	x29, sp
  43d454:	str	x0, [sp, #24]
  43d458:	str	x1, [sp, #16]
  43d45c:	ldr	x0, [sp, #16]
  43d460:	str	x0, [sp, #56]
  43d464:	ldr	x0, [sp, #56]
  43d468:	ldrb	w0, [x0]
  43d46c:	mov	w1, w0
  43d470:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43d474:	add	x0, x0, #0x498
  43d478:	sxtw	x1, w1
  43d47c:	ldrh	w0, [x0, x1, lsl #1]
  43d480:	and	w0, w0, #0x200
  43d484:	cmp	w0, #0x0
  43d488:	b.ne	43d494 <ferror@plt+0x3ab24>  // b.any
  43d48c:	mov	w0, #0x0                   	// #0
  43d490:	b	43d58c <ferror@plt+0x3ac1c>
  43d494:	ldr	x0, [sp, #56]
  43d498:	ldrb	w0, [x0]
  43d49c:	sub	w0, w0, #0x71
  43d4a0:	str	w0, [sp, #52]
  43d4a4:	ldr	x0, [sp, #56]
  43d4a8:	add	x0, x0, #0x1
  43d4ac:	str	x0, [sp, #56]
  43d4b0:	ldr	x0, [sp, #56]
  43d4b4:	ldrb	w0, [x0]
  43d4b8:	mov	w1, w0
  43d4bc:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43d4c0:	add	x0, x0, #0x498
  43d4c4:	sxtw	x1, w1
  43d4c8:	ldrh	w0, [x0, x1, lsl #1]
  43d4cc:	mov	w1, w0
  43d4d0:	mov	w0, #0x204                 	// #516
  43d4d4:	and	w0, w1, w0
  43d4d8:	cmp	w0, #0x0
  43d4dc:	b.eq	43d510 <ferror@plt+0x3aba0>  // b.none
  43d4e0:	ldr	w1, [sp, #52]
  43d4e4:	mov	w0, #0x43                  	// #67
  43d4e8:	mul	w0, w1, w0
  43d4ec:	ldr	x1, [sp, #56]
  43d4f0:	ldrb	w1, [x1]
  43d4f4:	add	w0, w0, w1
  43d4f8:	sub	w0, w0, #0x71
  43d4fc:	str	w0, [sp, #52]
  43d500:	ldr	x0, [sp, #56]
  43d504:	add	x0, x0, #0x1
  43d508:	str	x0, [sp, #56]
  43d50c:	b	43d4b0 <ferror@plt+0x3ab40>
  43d510:	ldr	x1, [sp, #56]
  43d514:	ldr	x0, [sp, #16]
  43d518:	sub	x0, x1, x0
  43d51c:	mov	w1, w0
  43d520:	ldr	w0, [sp, #52]
  43d524:	add	w0, w0, w1
  43d528:	str	w0, [sp, #52]
  43d52c:	ldr	x0, [sp, #24]
  43d530:	ldr	x5, [x0, #1088]
  43d534:	ldr	x1, [sp, #56]
  43d538:	ldr	x0, [sp, #16]
  43d53c:	sub	x0, x1, x0
  43d540:	mov	w4, #0x0                   	// #0
  43d544:	ldr	w3, [sp, #52]
  43d548:	mov	x2, x0
  43d54c:	ldr	x1, [sp, #16]
  43d550:	mov	x0, x5
  43d554:	bl	44fc6c <ferror@plt+0x4d2fc>
  43d558:	str	x0, [sp, #40]
  43d55c:	ldr	x0, [sp, #40]
  43d560:	cmp	x0, #0x0
  43d564:	b.eq	43d584 <ferror@plt+0x3ac14>  // b.none
  43d568:	ldr	x0, [sp, #40]
  43d56c:	bl	430670 <ferror@plt+0x2dd00>
  43d570:	and	w0, w0, #0xff
  43d574:	cmp	w0, #0x0
  43d578:	b.eq	43d584 <ferror@plt+0x3ac14>  // b.none
  43d57c:	mov	w0, #0x1                   	// #1
  43d580:	b	43d588 <ferror@plt+0x3ac18>
  43d584:	mov	w0, #0x0                   	// #0
  43d588:	nop
  43d58c:	ldp	x29, x30, [sp], #64
  43d590:	ret
  43d594:	stp	x29, x30, [sp, #-32]!
  43d598:	mov	x29, sp
  43d59c:	str	x0, [sp, #24]
  43d5a0:	str	x1, [sp, #16]
  43d5a4:	ldr	x0, [sp, #16]
  43d5a8:	ldrb	w0, [x0]
  43d5ac:	cmp	w0, #0x5f
  43d5b0:	b.ne	43d5d0 <ferror@plt+0x3ac60>  // b.any
  43d5b4:	ldr	x0, [sp, #16]
  43d5b8:	add	x0, x0, #0x1
  43d5bc:	ldrb	w0, [x0]
  43d5c0:	cmp	w0, #0x5f
  43d5c4:	b.eq	43d5d0 <ferror@plt+0x3ac60>  // b.none
  43d5c8:	mov	w0, #0x0                   	// #0
  43d5cc:	b	43d5e4 <ferror@plt+0x3ac74>
  43d5d0:	ldr	x1, [sp, #16]
  43d5d4:	ldr	x0, [sp, #24]
  43d5d8:	bl	43d44c <ferror@plt+0x3aadc>
  43d5dc:	and	w0, w0, #0xff
  43d5e0:	nop
  43d5e4:	ldp	x29, x30, [sp], #32
  43d5e8:	ret
  43d5ec:	stp	x29, x30, [sp, #-224]!
  43d5f0:	mov	x29, sp
  43d5f4:	str	x0, [sp, #40]
  43d5f8:	str	x1, [sp, #32]
  43d5fc:	str	x2, [sp, #24]
  43d600:	str	x3, [sp, #16]
  43d604:	str	wzr, [sp, #220]
  43d608:	str	wzr, [sp, #216]
  43d60c:	str	wzr, [sp, #212]
  43d610:	str	xzr, [sp, #200]
  43d614:	str	xzr, [sp, #192]
  43d618:	str	xzr, [sp, #72]
  43d61c:	str	xzr, [sp, #64]
  43d620:	ldr	x0, [sp, #40]
  43d624:	ldr	x0, [x0]
  43d628:	ldr	x1, [x0, #48]
  43d62c:	ldr	x0, [sp, #40]
  43d630:	ldr	x0, [x0]
  43d634:	ldr	w0, [x0, #56]
  43d638:	mov	w0, w0
  43d63c:	lsl	x0, x0, #4
  43d640:	add	x0, x1, x0
  43d644:	str	x0, [sp, #184]
  43d648:	ldr	x0, [sp, #24]
  43d64c:	ldrb	w0, [x0]
  43d650:	cmp	w0, #0x4c
  43d654:	b.eq	43d6ac <ferror@plt+0x3ad3c>  // b.none
  43d658:	ldr	x0, [sp, #24]
  43d65c:	ldrb	w0, [x0]
  43d660:	cmp	w0, #0x55
  43d664:	b.eq	43d6a4 <ferror@plt+0x3ad34>  // b.none
  43d668:	ldr	x0, [sp, #24]
  43d66c:	ldrb	w0, [x0]
  43d670:	cmp	w0, #0x75
  43d674:	b.ne	43d69c <ferror@plt+0x3ad2c>  // b.any
  43d678:	ldr	x0, [sp, #24]
  43d67c:	add	x0, x0, #0x1
  43d680:	ldrb	w0, [x0]
  43d684:	cmp	w0, #0x38
  43d688:	b.ne	43d694 <ferror@plt+0x3ad24>  // b.any
  43d68c:	mov	w0, #0x42                  	// #66
  43d690:	b	43d6b0 <ferror@plt+0x3ad40>
  43d694:	mov	w0, #0x40                  	// #64
  43d698:	b	43d6b0 <ferror@plt+0x3ad40>
  43d69c:	mov	w0, #0x3e                  	// #62
  43d6a0:	b	43d6b0 <ferror@plt+0x3ad40>
  43d6a4:	mov	w0, #0x41                  	// #65
  43d6a8:	b	43d6b0 <ferror@plt+0x3ad40>
  43d6ac:	mov	w0, #0x3f                  	// #63
  43d6b0:	str	w0, [sp, #208]
  43d6b4:	ldr	x0, [sp, #24]
  43d6b8:	str	x0, [sp, #160]
  43d6bc:	ldr	x0, [sp, #16]
  43d6c0:	add	x0, x0, #0x1
  43d6c4:	str	x0, [sp, #16]
  43d6c8:	ldr	x1, [sp, #16]
  43d6cc:	ldr	x0, [sp, #24]
  43d6d0:	sub	x0, x1, x0
  43d6d4:	str	x0, [sp, #152]
  43d6d8:	ldr	x0, [sp, #184]
  43d6dc:	ldr	x0, [x0]
  43d6e0:	ldr	x1, [sp, #16]
  43d6e4:	cmp	x1, x0
  43d6e8:	b.ls	43d6fc <ferror@plt+0x3ad8c>  // b.plast
  43d6ec:	ldr	x0, [sp, #184]
  43d6f0:	add	x0, x0, #0x10
  43d6f4:	str	x0, [sp, #184]
  43d6f8:	b	43d6d8 <ferror@plt+0x3ad68>
  43d6fc:	ldr	x0, [sp, #184]
  43d700:	ldr	x0, [x0]
  43d704:	ldr	x1, [sp, #16]
  43d708:	cmp	x1, x0
  43d70c:	b.ne	43dc44 <ferror@plt+0x3b2d4>  // b.any
  43d710:	ldr	x0, [sp, #184]
  43d714:	ldr	w0, [x0, #8]
  43d718:	cmp	w0, #0x5c
  43d71c:	b.eq	43d738 <ferror@plt+0x3adc8>  // b.none
  43d720:	cmp	w0, #0x5c
  43d724:	b.hi	43d948 <ferror@plt+0x3afd8>  // b.pmore
  43d728:	cmp	w0, #0x0
  43d72c:	b.eq	43dc20 <ferror@plt+0x3b2b0>  // b.none
  43d730:	cmp	w0, #0x20
  43d734:	b.ne	43d948 <ferror@plt+0x3afd8>  // b.any
  43d738:	ldr	x1, [sp, #16]
  43d73c:	ldr	x0, [sp, #24]
  43d740:	sub	x0, x1, x0
  43d744:	mov	x2, x0
  43d748:	add	x1, sp, #0x40
  43d74c:	add	x0, sp, #0x48
  43d750:	mov	x4, x1
  43d754:	mov	x3, x0
  43d758:	ldr	x1, [sp, #24]
  43d75c:	ldr	x0, [sp, #40]
  43d760:	bl	43d304 <ferror@plt+0x3a994>
  43d764:	ldr	x1, [sp, #16]
  43d768:	ldr	x0, [sp, #24]
  43d76c:	sub	x0, x1, x0
  43d770:	mov	x1, x0
  43d774:	ldr	x0, [sp, #200]
  43d778:	add	x0, x0, x1
  43d77c:	str	x0, [sp, #200]
  43d780:	ldr	x0, [sp, #16]
  43d784:	str	x0, [sp, #24]
  43d788:	add	x1, sp, #0x40
  43d78c:	add	x0, sp, #0x48
  43d790:	mov	x4, x1
  43d794:	mov	x3, x0
  43d798:	mov	x2, #0x1                   	// #1
  43d79c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d7a0:	add	x1, x0, #0x650
  43d7a4:	ldr	x0, [sp, #40]
  43d7a8:	bl	43d304 <ferror@plt+0x3a994>
  43d7ac:	ldr	x0, [sp, #200]
  43d7b0:	add	x0, x0, #0x1
  43d7b4:	str	x0, [sp, #200]
  43d7b8:	ldr	x0, [sp, #192]
  43d7bc:	cmp	x0, #0x10
  43d7c0:	cset	w0, ls  // ls = plast
  43d7c4:	and	w0, w0, #0xff
  43d7c8:	and	x0, x0, #0xff
  43d7cc:	cmp	x0, #0x0
  43d7d0:	b.eq	43d818 <ferror@plt+0x3aea8>  // b.none
  43d7d4:	ldr	x1, [sp, #24]
  43d7d8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d7dc:	add	x0, x0, #0x650
  43d7e0:	cmp	x1, x0
  43d7e4:	b.eq	43d818 <ferror@plt+0x3aea8>  // b.none
  43d7e8:	add	x1, sp, #0x50
  43d7ec:	ldr	x0, [sp, #192]
  43d7f0:	add	x3, x1, x0
  43d7f4:	mov	x2, #0x1                   	// #1
  43d7f8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d7fc:	add	x1, x0, #0x650
  43d800:	mov	x0, x3
  43d804:	bl	4022e0 <memcpy@plt>
  43d808:	ldr	x0, [sp, #192]
  43d80c:	add	x0, x0, #0x1
  43d810:	str	x0, [sp, #192]
  43d814:	b	43d81c <ferror@plt+0x3aeac>
  43d818:	nop
  43d81c:	ldr	x0, [sp, #184]
  43d820:	ldr	w0, [x0, #8]
  43d824:	cmp	w0, #0x20
  43d828:	b.ne	43d8b8 <ferror@plt+0x3af48>  // b.any
  43d82c:	add	x1, sp, #0x40
  43d830:	add	x0, sp, #0x48
  43d834:	mov	x4, x1
  43d838:	mov	x3, x0
  43d83c:	mov	x2, #0x1                   	// #1
  43d840:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d844:	add	x1, x0, #0x658
  43d848:	ldr	x0, [sp, #40]
  43d84c:	bl	43d304 <ferror@plt+0x3a994>
  43d850:	ldr	x0, [sp, #200]
  43d854:	add	x0, x0, #0x1
  43d858:	str	x0, [sp, #200]
  43d85c:	ldr	x0, [sp, #192]
  43d860:	cmp	x0, #0x10
  43d864:	cset	w0, ls  // ls = plast
  43d868:	and	w0, w0, #0xff
  43d86c:	and	x0, x0, #0xff
  43d870:	cmp	x0, #0x0
  43d874:	b.eq	43d8b8 <ferror@plt+0x3af48>  // b.none
  43d878:	ldr	x1, [sp, #24]
  43d87c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d880:	add	x0, x0, #0x658
  43d884:	cmp	x1, x0
  43d888:	b.eq	43d8b8 <ferror@plt+0x3af48>  // b.none
  43d88c:	add	x1, sp, #0x50
  43d890:	ldr	x0, [sp, #192]
  43d894:	add	x3, x1, x0
  43d898:	mov	x2, #0x1                   	// #1
  43d89c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d8a0:	add	x1, x0, #0x658
  43d8a4:	mov	x0, x3
  43d8a8:	bl	4022e0 <memcpy@plt>
  43d8ac:	ldr	x0, [sp, #192]
  43d8b0:	add	x0, x0, #0x1
  43d8b4:	str	x0, [sp, #192]
  43d8b8:	add	x1, sp, #0x40
  43d8bc:	add	x0, sp, #0x48
  43d8c0:	mov	x4, x1
  43d8c4:	mov	x3, x0
  43d8c8:	mov	x2, #0x1                   	// #1
  43d8cc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d8d0:	add	x1, x0, #0x660
  43d8d4:	ldr	x0, [sp, #40]
  43d8d8:	bl	43d304 <ferror@plt+0x3a994>
  43d8dc:	ldr	x0, [sp, #200]
  43d8e0:	add	x0, x0, #0x1
  43d8e4:	str	x0, [sp, #200]
  43d8e8:	ldr	x0, [sp, #192]
  43d8ec:	cmp	x0, #0x10
  43d8f0:	cset	w0, ls  // ls = plast
  43d8f4:	and	w0, w0, #0xff
  43d8f8:	and	x0, x0, #0xff
  43d8fc:	cmp	x0, #0x0
  43d900:	b.eq	43dc28 <ferror@plt+0x3b2b8>  // b.none
  43d904:	ldr	x1, [sp, #24]
  43d908:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d90c:	add	x0, x0, #0x660
  43d910:	cmp	x1, x0
  43d914:	b.eq	43dc28 <ferror@plt+0x3b2b8>  // b.none
  43d918:	add	x1, sp, #0x50
  43d91c:	ldr	x0, [sp, #192]
  43d920:	add	x3, x1, x0
  43d924:	mov	x2, #0x1                   	// #1
  43d928:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d92c:	add	x1, x0, #0x660
  43d930:	mov	x0, x3
  43d934:	bl	4022e0 <memcpy@plt>
  43d938:	ldr	x0, [sp, #192]
  43d93c:	add	x0, x0, #0x1
  43d940:	str	x0, [sp, #192]
  43d944:	b	43dc28 <ferror@plt+0x3b2b8>
  43d948:	ldr	x0, [sp, #184]
  43d94c:	ldr	w2, [x0, #8]
  43d950:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  43d954:	add	x1, x0, #0xa18
  43d958:	mov	w0, w2
  43d95c:	ldrb	w0, [x1, x0]
  43d960:	cmp	w0, #0x0
  43d964:	b.eq	43dc08 <ferror@plt+0x3b298>  // b.none
  43d968:	ldr	x0, [sp, #184]
  43d96c:	ldr	w0, [x0, #8]
  43d970:	and	w0, w0, #0xff
  43d974:	strb	w0, [sp, #63]
  43d978:	ldr	x0, [sp, #184]
  43d97c:	str	wzr, [x0, #8]
  43d980:	ldr	x0, [sp, #40]
  43d984:	ldrb	w0, [x0, #1125]
  43d988:	cmp	w0, #0x0
  43d98c:	b.eq	43dc30 <ferror@plt+0x3b2c0>  // b.none
  43d990:	ldr	x1, [sp, #16]
  43d994:	ldr	x0, [sp, #24]
  43d998:	sub	x0, x1, x0
  43d99c:	mov	x2, x0
  43d9a0:	add	x1, sp, #0x40
  43d9a4:	add	x0, sp, #0x48
  43d9a8:	mov	x4, x1
  43d9ac:	mov	x3, x0
  43d9b0:	ldr	x1, [sp, #24]
  43d9b4:	ldr	x0, [sp, #40]
  43d9b8:	bl	43d304 <ferror@plt+0x3a994>
  43d9bc:	ldr	x1, [sp, #16]
  43d9c0:	ldr	x0, [sp, #24]
  43d9c4:	sub	x0, x1, x0
  43d9c8:	mov	x1, x0
  43d9cc:	ldr	x0, [sp, #200]
  43d9d0:	add	x0, x0, x1
  43d9d4:	str	x0, [sp, #200]
  43d9d8:	ldr	x0, [sp, #16]
  43d9dc:	str	x0, [sp, #24]
  43d9e0:	add	x1, sp, #0x40
  43d9e4:	add	x0, sp, #0x48
  43d9e8:	mov	x4, x1
  43d9ec:	mov	x3, x0
  43d9f0:	mov	x2, #0x2                   	// #2
  43d9f4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43d9f8:	add	x1, x0, #0x668
  43d9fc:	ldr	x0, [sp, #40]
  43da00:	bl	43d304 <ferror@plt+0x3a994>
  43da04:	ldr	x0, [sp, #200]
  43da08:	add	x0, x0, #0x2
  43da0c:	str	x0, [sp, #200]
  43da10:	ldr	x0, [sp, #192]
  43da14:	cmp	x0, #0x10
  43da18:	cset	w0, ls  // ls = plast
  43da1c:	and	w0, w0, #0xff
  43da20:	and	x0, x0, #0xff
  43da24:	cmp	x0, #0x0
  43da28:	b.eq	43da6c <ferror@plt+0x3b0fc>  // b.none
  43da2c:	ldr	x1, [sp, #24]
  43da30:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43da34:	add	x0, x0, #0x668
  43da38:	cmp	x1, x0
  43da3c:	b.eq	43da6c <ferror@plt+0x3b0fc>  // b.none
  43da40:	add	x1, sp, #0x50
  43da44:	ldr	x0, [sp, #192]
  43da48:	add	x3, x1, x0
  43da4c:	mov	x2, #0x2                   	// #2
  43da50:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43da54:	add	x1, x0, #0x668
  43da58:	mov	x0, x3
  43da5c:	bl	4022e0 <memcpy@plt>
  43da60:	ldr	x0, [sp, #192]
  43da64:	add	x0, x0, #0x2
  43da68:	str	x0, [sp, #192]
  43da6c:	ldrb	w0, [sp, #63]
  43da70:	cmp	w0, #0x2f
  43da74:	b.ne	43db6c <ferror@plt+0x3b1fc>  // b.any
  43da78:	ldr	x0, [sp, #184]
  43da7c:	add	x0, x0, #0x10
  43da80:	ldr	x0, [x0]
  43da84:	ldr	x1, [sp, #16]
  43da88:	cmp	x1, x0
  43da8c:	b.ne	43db6c <ferror@plt+0x3b1fc>  // b.any
  43da90:	ldr	x0, [sp, #184]
  43da94:	add	x0, x0, #0x10
  43da98:	ldr	w0, [x0, #8]
  43da9c:	cmp	w0, #0x5c
  43daa0:	b.eq	43dad0 <ferror@plt+0x3b160>  // b.none
  43daa4:	ldr	x0, [sp, #184]
  43daa8:	add	x0, x0, #0x10
  43daac:	ldr	w0, [x0, #8]
  43dab0:	cmp	w0, #0x20
  43dab4:	b.eq	43dad0 <ferror@plt+0x3b160>  // b.none
  43dab8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43dabc:	add	x2, x0, #0x670
  43dac0:	mov	w1, #0x6e1                 	// #1761
  43dac4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43dac8:	add	x0, x0, #0x418
  43dacc:	bl	4099a4 <ferror@plt+0x7034>
  43dad0:	add	x1, sp, #0x40
  43dad4:	add	x0, sp, #0x48
  43dad8:	mov	x4, x1
  43dadc:	mov	x3, x0
  43dae0:	mov	x2, #0x1                   	// #1
  43dae4:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43dae8:	add	x1, x0, #0xb00
  43daec:	ldr	x0, [sp, #40]
  43daf0:	bl	43d304 <ferror@plt+0x3a994>
  43daf4:	ldr	x0, [sp, #200]
  43daf8:	add	x0, x0, #0x1
  43dafc:	str	x0, [sp, #200]
  43db00:	ldr	x0, [sp, #192]
  43db04:	cmp	x0, #0x10
  43db08:	cset	w0, ls  // ls = plast
  43db0c:	and	w0, w0, #0xff
  43db10:	and	x0, x0, #0xff
  43db14:	cmp	x0, #0x0
  43db18:	b.eq	43db5c <ferror@plt+0x3b1ec>  // b.none
  43db1c:	ldr	x1, [sp, #24]
  43db20:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43db24:	add	x0, x0, #0xb00
  43db28:	cmp	x1, x0
  43db2c:	b.eq	43db5c <ferror@plt+0x3b1ec>  // b.none
  43db30:	add	x1, sp, #0x50
  43db34:	ldr	x0, [sp, #192]
  43db38:	add	x3, x1, x0
  43db3c:	mov	x2, #0x1                   	// #1
  43db40:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  43db44:	add	x1, x0, #0xb00
  43db48:	mov	x0, x3
  43db4c:	bl	4022e0 <memcpy@plt>
  43db50:	ldr	x0, [sp, #192]
  43db54:	add	x0, x0, #0x1
  43db58:	str	x0, [sp, #192]
  43db5c:	ldr	x0, [sp, #184]
  43db60:	add	x0, x0, #0x10
  43db64:	str	x0, [sp, #184]
  43db68:	b	43d81c <ferror@plt+0x3aeac>
  43db6c:	ldr	x0, [sp, #16]
  43db70:	add	x0, x0, #0x1
  43db74:	str	x0, [sp, #16]
  43db78:	ldr	x0, [sp, #16]
  43db7c:	str	x0, [sp, #24]
  43db80:	add	x2, sp, #0x40
  43db84:	add	x1, sp, #0x48
  43db88:	add	x0, sp, #0x3f
  43db8c:	mov	x4, x2
  43db90:	mov	x3, x1
  43db94:	mov	x2, #0x1                   	// #1
  43db98:	mov	x1, x0
  43db9c:	ldr	x0, [sp, #40]
  43dba0:	bl	43d304 <ferror@plt+0x3a994>
  43dba4:	ldr	x0, [sp, #200]
  43dba8:	add	x0, x0, #0x1
  43dbac:	str	x0, [sp, #200]
  43dbb0:	ldr	x0, [sp, #192]
  43dbb4:	cmp	x0, #0x10
  43dbb8:	cset	w0, ls  // ls = plast
  43dbbc:	and	w0, w0, #0xff
  43dbc0:	and	x0, x0, #0xff
  43dbc4:	cmp	x0, #0x0
  43dbc8:	b.eq	43dbfc <ferror@plt+0x3b28c>  // b.none
  43dbcc:	add	x0, sp, #0x3f
  43dbd0:	ldr	x1, [sp, #24]
  43dbd4:	cmp	x1, x0
  43dbd8:	b.eq	43dbfc <ferror@plt+0x3b28c>  // b.none
  43dbdc:	add	x1, sp, #0x50
  43dbe0:	ldr	x0, [sp, #192]
  43dbe4:	add	x0, x1, x0
  43dbe8:	ldrb	w1, [sp, #63]
  43dbec:	strb	w1, [x0]
  43dbf0:	ldr	x0, [sp, #192]
  43dbf4:	add	x0, x0, #0x1
  43dbf8:	str	x0, [sp, #192]
  43dbfc:	ldrb	w0, [sp, #63]
  43dc00:	str	w0, [sp, #180]
  43dc04:	b	43dc98 <ferror@plt+0x3b328>
  43dc08:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43dc0c:	add	x2, x0, #0x670
  43dc10:	mov	w1, #0x6f0                 	// #1776
  43dc14:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43dc18:	add	x0, x0, #0x418
  43dc1c:	bl	4099a4 <ferror@plt+0x7034>
  43dc20:	nop
  43dc24:	b	43dc34 <ferror@plt+0x3b2c4>
  43dc28:	nop
  43dc2c:	b	43dc34 <ferror@plt+0x3b2c4>
  43dc30:	nop
  43dc34:	ldr	x0, [sp, #184]
  43dc38:	add	x0, x0, #0x10
  43dc3c:	str	x0, [sp, #184]
  43dc40:	b	43d6fc <ferror@plt+0x3ad8c>
  43dc44:	ldr	x0, [sp, #16]
  43dc48:	add	x1, x0, #0x1
  43dc4c:	str	x1, [sp, #16]
  43dc50:	ldrb	w0, [x0]
  43dc54:	str	w0, [sp, #180]
  43dc58:	ldr	x0, [sp, #192]
  43dc5c:	cmp	x0, #0x10
  43dc60:	cset	w0, ls  // ls = plast
  43dc64:	and	w0, w0, #0xff
  43dc68:	and	x0, x0, #0xff
  43dc6c:	cmp	x0, #0x0
  43dc70:	b.eq	43dc94 <ferror@plt+0x3b324>  // b.none
  43dc74:	ldr	x0, [sp, #192]
  43dc78:	add	x1, x0, #0x1
  43dc7c:	str	x1, [sp, #192]
  43dc80:	ldr	w1, [sp, #180]
  43dc84:	and	w2, w1, #0xff
  43dc88:	add	x1, sp, #0x50
  43dc8c:	strb	w2, [x1, x0]
  43dc90:	b	43dc98 <ferror@plt+0x3b328>
  43dc94:	nop
  43dc98:	ldr	w0, [sp, #212]
  43dc9c:	cmp	w0, #0x0
  43dca0:	b.ne	43dee8 <ferror@plt+0x3b578>  // b.any
  43dca4:	ldr	w0, [sp, #220]
  43dca8:	ldr	x1, [sp, #192]
  43dcac:	cmp	x1, x0
  43dcb0:	b.ls	43e1d8 <ferror@plt+0x3b868>  // b.plast
  43dcb4:	ldr	w0, [sp, #220]
  43dcb8:	add	x1, sp, #0x50
  43dcbc:	ldrb	w2, [x1, x0]
  43dcc0:	ldr	w0, [sp, #220]
  43dcc4:	add	x1, sp, #0x68
  43dcc8:	strb	w2, [x1, x0]
  43dccc:	ldr	w0, [sp, #220]
  43dcd0:	add	x1, sp, #0x68
  43dcd4:	ldrb	w0, [x1, x0]
  43dcd8:	cmp	w0, #0x3f
  43dcdc:	b.gt	43dd4c <ferror@plt+0x3b3dc>
  43dce0:	cmp	w0, #0x21
  43dce4:	b.ge	43dd1c <ferror@plt+0x3b3ac>  // b.tcont
  43dce8:	b	43dd7c <ferror@plt+0x3b40c>
  43dcec:	sub	w0, w0, #0x41
  43dcf0:	mov	x1, #0x1                   	// #1
  43dcf4:	lsl	x1, x1, x0
  43dcf8:	mov	x0, #0xffffffff77ffffff    	// #-2281701377
  43dcfc:	movk	x0, #0x3fff, lsl #48
  43dd00:	and	x0, x1, x0
  43dd04:	cmp	x0, #0x0
  43dd08:	cset	w0, ne  // ne = any
  43dd0c:	and	w0, w0, #0xff
  43dd10:	cmp	w0, #0x0
  43dd14:	b.ne	43dd60 <ferror@plt+0x3b3f0>  // b.any
  43dd18:	b	43dd7c <ferror@plt+0x3b40c>
  43dd1c:	mov	w1, w0
  43dd20:	mov	x0, #0x1                   	// #1
  43dd24:	lsl	x1, x0, x1
  43dd28:	mov	x0, #0xfcee00000000        	// #278099132416000
  43dd2c:	movk	x0, #0xffff, lsl #48
  43dd30:	and	x0, x1, x0
  43dd34:	cmp	x0, #0x0
  43dd38:	cset	w0, ne  // ne = any
  43dd3c:	and	w0, w0, #0xff
  43dd40:	cmp	w0, #0x0
  43dd44:	b.ne	43dd60 <ferror@plt+0x3b3f0>  // b.any
  43dd48:	b	43dd7c <ferror@plt+0x3b40c>
  43dd4c:	cmp	w0, #0x7e
  43dd50:	b.gt	43dd7c <ferror@plt+0x3b40c>
  43dd54:	cmp	w0, #0x41
  43dd58:	b.ge	43dcec <ferror@plt+0x3b37c>  // b.tcont
  43dd5c:	b	43dd7c <ferror@plt+0x3b40c>
  43dd60:	ldr	w0, [sp, #220]
  43dd64:	cmp	w0, #0xf
  43dd68:	b.hi	43dd84 <ferror@plt+0x3b414>  // b.pmore
  43dd6c:	ldr	w0, [sp, #220]
  43dd70:	add	w0, w0, #0x1
  43dd74:	str	w0, [sp, #220]
  43dd78:	b	43dee4 <ferror@plt+0x3b574>
  43dd7c:	nop
  43dd80:	b	43dd88 <ferror@plt+0x3b418>
  43dd84:	nop
  43dd88:	ldr	w0, [sp, #220]
  43dd8c:	add	x1, sp, #0x68
  43dd90:	ldrb	w0, [x1, x0]
  43dd94:	cmp	w0, #0x28
  43dd98:	b.eq	43debc <ferror@plt+0x3b54c>  // b.none
  43dd9c:	ldr	x0, [sp, #40]
  43dda0:	ldr	x0, [x0]
  43dda4:	ldr	x0, [x0, #8]
  43dda8:	ldr	x1, [sp, #16]
  43ddac:	sub	x0, x1, x0
  43ddb0:	add	w0, w0, #0x1
  43ddb4:	str	w0, [sp, #124]
  43ddb8:	ldr	w0, [sp, #220]
  43ddbc:	cmp	w0, #0x10
  43ddc0:	b.ne	43ddf0 <ferror@plt+0x3b480>  // b.any
  43ddc4:	ldr	x0, [sp, #32]
  43ddc8:	ldr	w1, [x0]
  43ddcc:	ldr	w2, [sp, #124]
  43ddd0:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43ddd4:	add	x4, x0, #0x680
  43ddd8:	mov	w3, w2
  43dddc:	mov	w2, w1
  43dde0:	mov	w1, #0x3                   	// #3
  43dde4:	ldr	x0, [sp, #40]
  43dde8:	bl	430bb8 <ferror@plt+0x2e248>
  43ddec:	b	43de60 <ferror@plt+0x3b4f0>
  43ddf0:	ldr	w0, [sp, #220]
  43ddf4:	add	x1, sp, #0x68
  43ddf8:	ldrb	w0, [x1, x0]
  43ddfc:	cmp	w0, #0xa
  43de00:	b.ne	43de30 <ferror@plt+0x3b4c0>  // b.any
  43de04:	ldr	x0, [sp, #32]
  43de08:	ldr	w1, [x0]
  43de0c:	ldr	w2, [sp, #124]
  43de10:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43de14:	add	x4, x0, #0x6b0
  43de18:	mov	w3, w2
  43de1c:	mov	w2, w1
  43de20:	mov	w1, #0x3                   	// #3
  43de24:	ldr	x0, [sp, #40]
  43de28:	bl	430bb8 <ferror@plt+0x2e248>
  43de2c:	b	43de60 <ferror@plt+0x3b4f0>
  43de30:	ldr	x0, [sp, #32]
  43de34:	ldr	w2, [x0]
  43de38:	ldr	w3, [sp, #124]
  43de3c:	ldr	w0, [sp, #220]
  43de40:	add	x1, sp, #0x68
  43de44:	ldrb	w0, [x1, x0]
  43de48:	mov	w5, w0
  43de4c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43de50:	add	x4, x0, #0x6e0
  43de54:	mov	w1, #0x3                   	// #3
  43de58:	ldr	x0, [sp, #40]
  43de5c:	bl	430bb8 <ferror@plt+0x2e248>
  43de60:	ldr	x0, [sp, #152]
  43de64:	sub	x1, x0, #0x1
  43de68:	ldr	x0, [sp, #40]
  43de6c:	ldr	x0, [x0]
  43de70:	ldr	x2, [sp, #160]
  43de74:	add	x1, x2, x1
  43de78:	str	x1, [x0]
  43de7c:	ldr	x0, [sp, #152]
  43de80:	sub	w0, w0, #0x1
  43de84:	mov	w4, #0x3d                  	// #61
  43de88:	mov	w3, w0
  43de8c:	ldr	x2, [sp, #160]
  43de90:	ldr	x1, [sp, #32]
  43de94:	ldr	x0, [sp, #40]
  43de98:	bl	43d274 <ferror@plt+0x3a904>
  43de9c:	ldr	x0, [sp, #72]
  43dea0:	cmp	x0, #0x0
  43dea4:	b.eq	43e448 <ferror@plt+0x3bad8>  // b.none
  43dea8:	ldr	x0, [sp, #72]
  43deac:	mov	x1, x0
  43deb0:	ldr	x0, [sp, #40]
  43deb4:	bl	442ae4 <ferror@plt+0x40174>
  43deb8:	b	43e448 <ferror@plt+0x3bad8>
  43debc:	ldr	w0, [sp, #220]
  43dec0:	add	x1, sp, #0x68
  43dec4:	mov	w2, #0x22                  	// #34
  43dec8:	strb	w2, [x1, x0]
  43decc:	mov	w0, #0x1                   	// #1
  43ded0:	str	w0, [sp, #212]
  43ded4:	mov	x0, #0x11                  	// #17
  43ded8:	str	x0, [sp, #192]
  43dedc:	nop
  43dee0:	b	43e1d8 <ferror@plt+0x3b868>
  43dee4:	b	43dca4 <ferror@plt+0x3b334>
  43dee8:	ldr	w0, [sp, #212]
  43deec:	cmp	w0, #0x2
  43def0:	b.ne	43df74 <ferror@plt+0x3b604>  // b.any
  43def4:	ldr	w1, [sp, #216]
  43def8:	ldr	w0, [sp, #220]
  43defc:	cmp	w1, w0
  43df00:	b.hi	43df44 <ferror@plt+0x3b5d4>  // b.pmore
  43df04:	ldr	w0, [sp, #216]
  43df08:	ldr	x1, [sp, #192]
  43df0c:	cmp	x1, x0
  43df10:	b.ls	43df44 <ferror@plt+0x3b5d4>  // b.plast
  43df14:	ldr	w0, [sp, #216]
  43df18:	add	x1, sp, #0x50
  43df1c:	ldrb	w1, [x1, x0]
  43df20:	ldr	w0, [sp, #216]
  43df24:	add	x2, sp, #0x68
  43df28:	ldrb	w0, [x2, x0]
  43df2c:	cmp	w1, w0
  43df30:	b.ne	43df44 <ferror@plt+0x3b5d4>  // b.any
  43df34:	ldr	w0, [sp, #216]
  43df38:	add	w0, w0, #0x1
  43df3c:	str	w0, [sp, #216]
  43df40:	b	43def4 <ferror@plt+0x3b584>
  43df44:	ldr	w1, [sp, #216]
  43df48:	ldr	w0, [sp, #220]
  43df4c:	cmp	w1, w0
  43df50:	b.hi	43e1e8 <ferror@plt+0x3b878>  // b.pmore
  43df54:	ldr	w0, [sp, #216]
  43df58:	ldr	x1, [sp, #192]
  43df5c:	cmp	x1, x0
  43df60:	b.eq	43e1e0 <ferror@plt+0x3b870>  // b.none
  43df64:	mov	w0, #0x1                   	// #1
  43df68:	str	w0, [sp, #212]
  43df6c:	mov	x0, #0x11                  	// #17
  43df70:	str	x0, [sp, #192]
  43df74:	ldr	w0, [sp, #180]
  43df78:	cmp	w0, #0x29
  43df7c:	b.ne	43df94 <ferror@plt+0x3b624>  // b.any
  43df80:	mov	w0, #0x2                   	// #2
  43df84:	str	w0, [sp, #212]
  43df88:	str	wzr, [sp, #216]
  43df8c:	str	xzr, [sp, #192]
  43df90:	b	43d6d8 <ferror@plt+0x3ad68>
  43df94:	ldr	w0, [sp, #180]
  43df98:	cmp	w0, #0xa
  43df9c:	b.ne	43d6d8 <ferror@plt+0x3ad68>  // b.any
  43dfa0:	ldr	x0, [sp, #40]
  43dfa4:	ldrb	w0, [x0, #16]
  43dfa8:	cmp	w0, #0x0
  43dfac:	b.ne	43dfe0 <ferror@plt+0x3b670>  // b.any
  43dfb0:	ldr	x0, [sp, #40]
  43dfb4:	ldrb	w0, [x0, #25]
  43dfb8:	cmp	w0, #0x0
  43dfbc:	b.eq	43e01c <ferror@plt+0x3b6ac>  // b.none
  43dfc0:	ldr	x0, [sp, #40]
  43dfc4:	ldr	x0, [x0]
  43dfc8:	ldr	x1, [x0, #16]
  43dfcc:	ldr	x0, [sp, #40]
  43dfd0:	ldr	x0, [x0]
  43dfd4:	ldr	x0, [x0, #32]
  43dfd8:	cmp	x1, x0
  43dfdc:	b.cc	43e01c <ferror@plt+0x3b6ac>  // b.lo, b.ul, b.last
  43dfe0:	ldr	x0, [sp, #16]
  43dfe4:	sub	x0, x0, #0x1
  43dfe8:	str	x0, [sp, #16]
  43dfec:	mov	w0, #0x3d                  	// #61
  43dff0:	str	w0, [sp, #208]
  43dff4:	ldr	x0, [sp, #32]
  43dff8:	ldr	w1, [x0]
  43dffc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e000:	add	x4, x0, #0x710
  43e004:	mov	w3, #0x0                   	// #0
  43e008:	mov	w2, w1
  43e00c:	mov	w1, #0x3                   	// #3
  43e010:	ldr	x0, [sp, #40]
  43e014:	bl	430bb8 <ferror@plt+0x2e248>
  43e018:	b	43e1ec <ferror@plt+0x3b87c>
  43e01c:	ldr	x1, [sp, #16]
  43e020:	ldr	x0, [sp, #24]
  43e024:	sub	x0, x1, x0
  43e028:	mov	x2, x0
  43e02c:	add	x1, sp, #0x40
  43e030:	add	x0, sp, #0x48
  43e034:	mov	x4, x1
  43e038:	mov	x3, x0
  43e03c:	ldr	x1, [sp, #24]
  43e040:	ldr	x0, [sp, #40]
  43e044:	bl	43d304 <ferror@plt+0x3a994>
  43e048:	ldr	x1, [sp, #16]
  43e04c:	ldr	x0, [sp, #24]
  43e050:	sub	x0, x1, x0
  43e054:	mov	x1, x0
  43e058:	ldr	x0, [sp, #200]
  43e05c:	add	x0, x0, x1
  43e060:	str	x0, [sp, #200]
  43e064:	ldr	x0, [sp, #40]
  43e068:	ldr	x0, [x0]
  43e06c:	ldr	x1, [x0]
  43e070:	ldr	x0, [sp, #40]
  43e074:	ldr	x0, [x0]
  43e078:	ldr	x0, [x0, #32]
  43e07c:	cmp	x1, x0
  43e080:	b.cs	43e0d4 <ferror@plt+0x3b764>  // b.hs, b.nlast
  43e084:	ldr	x0, [sp, #40]
  43e088:	ldr	x0, [x0, #40]
  43e08c:	str	x0, [sp, #144]
  43e090:	ldr	x0, [sp, #144]
  43e094:	bl	4305f8 <ferror@plt+0x2dc88>
  43e098:	str	x0, [sp, #136]
  43e09c:	ldr	x0, [sp, #144]
  43e0a0:	ldr	w0, [x0, #60]
  43e0a4:	mov	w1, w0
  43e0a8:	ldr	x0, [sp, #136]
  43e0ac:	bl	409ad0 <ferror@plt+0x7160>
  43e0b0:	str	w0, [sp, #132]
  43e0b4:	ldr	x0, [sp, #40]
  43e0b8:	ldr	x3, [x0, #40]
  43e0bc:	ldr	w0, [sp, #132]
  43e0c0:	add	w0, w0, #0x1
  43e0c4:	mov	w2, #0x0                   	// #0
  43e0c8:	mov	w1, w0
  43e0cc:	mov	x0, x3
  43e0d0:	bl	44429c <ferror@plt+0x4192c>
  43e0d4:	ldr	x0, [sp, #40]
  43e0d8:	ldr	x0, [x0]
  43e0dc:	mov	w1, #0x1                   	// #1
  43e0e0:	strb	w1, [x0, #104]
  43e0e4:	ldr	x0, [sp, #40]
  43e0e8:	ldr	x0, [x0]
  43e0ec:	ldr	x1, [sp, #16]
  43e0f0:	sub	x1, x1, #0x1
  43e0f4:	str	x1, [x0]
  43e0f8:	mov	w1, #0x0                   	// #0
  43e0fc:	ldr	x0, [sp, #40]
  43e100:	bl	43bf8c <ferror@plt+0x3961c>
  43e104:	ldr	x0, [sp, #40]
  43e108:	bl	4401e0 <ferror@plt+0x3d870>
  43e10c:	and	w0, w0, #0xff
  43e110:	eor	w0, w0, #0x1
  43e114:	and	w0, w0, #0xff
  43e118:	cmp	w0, #0x0
  43e11c:	b.eq	43e194 <ferror@plt+0x3b824>  // b.none
  43e120:	ldr	x0, [sp, #32]
  43e124:	ldr	w0, [x0]
  43e128:	str	w0, [sp, #128]
  43e12c:	ldr	x0, [sp, #32]
  43e130:	mov	w1, #0x16                  	// #22
  43e134:	strb	w1, [x0, #4]
  43e138:	ldr	x0, [sp, #40]
  43e13c:	ldr	x0, [x0, #40]
  43e140:	ldr	w1, [x0, #60]
  43e144:	ldr	x0, [sp, #32]
  43e148:	str	w1, [x0]
  43e14c:	ldr	x0, [sp, #32]
  43e150:	mov	w1, #0x40                  	// #64
  43e154:	strh	w1, [x0, #6]
  43e158:	ldr	x0, [sp, #72]
  43e15c:	cmp	x0, #0x0
  43e160:	b.eq	43e174 <ferror@plt+0x3b804>  // b.none
  43e164:	ldr	x0, [sp, #72]
  43e168:	mov	x1, x0
  43e16c:	ldr	x0, [sp, #40]
  43e170:	bl	442ae4 <ferror@plt+0x40174>
  43e174:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e178:	add	x4, x0, #0x710
  43e17c:	mov	w3, #0x0                   	// #0
  43e180:	ldr	w2, [sp, #128]
  43e184:	mov	w1, #0x3                   	// #3
  43e188:	ldr	x0, [sp, #40]
  43e18c:	bl	430bb8 <ferror@plt+0x2e248>
  43e190:	b	43e44c <ferror@plt+0x3badc>
  43e194:	ldr	x0, [sp, #40]
  43e198:	ldr	x0, [x0]
  43e19c:	ldr	x0, [x0]
  43e1a0:	str	x0, [sp, #24]
  43e1a4:	ldr	x0, [sp, #24]
  43e1a8:	str	x0, [sp, #16]
  43e1ac:	ldr	x0, [sp, #40]
  43e1b0:	ldr	x0, [x0]
  43e1b4:	ldr	x1, [x0, #48]
  43e1b8:	ldr	x0, [sp, #40]
  43e1bc:	ldr	x0, [x0]
  43e1c0:	ldr	w0, [x0, #56]
  43e1c4:	mov	w0, w0
  43e1c8:	lsl	x0, x0, #4
  43e1cc:	add	x0, x1, x0
  43e1d0:	str	x0, [sp, #184]
  43e1d4:	b	43d6d8 <ferror@plt+0x3ad68>
  43e1d8:	nop
  43e1dc:	b	43d6d8 <ferror@plt+0x3ad68>
  43e1e0:	nop
  43e1e4:	b	43d6d8 <ferror@plt+0x3ad68>
  43e1e8:	nop
  43e1ec:	ldr	x0, [sp, #40]
  43e1f0:	ldrb	w0, [x0, #1161]
  43e1f4:	cmp	w0, #0x0
  43e1f8:	b.eq	43e2dc <ferror@plt+0x3b96c>  // b.none
  43e1fc:	ldr	x1, [sp, #16]
  43e200:	ldr	x0, [sp, #40]
  43e204:	bl	43d594 <ferror@plt+0x3ac24>
  43e208:	and	w0, w0, #0xff
  43e20c:	cmp	w0, #0x0
  43e210:	b.eq	43e25c <ferror@plt+0x3b8ec>  // b.none
  43e214:	ldr	x0, [sp, #40]
  43e218:	ldrb	w0, [x0, #1162]
  43e21c:	cmp	w0, #0x0
  43e220:	b.eq	43e2dc <ferror@plt+0x3b96c>  // b.none
  43e224:	ldr	x0, [sp, #40]
  43e228:	ldrb	w0, [x0, #18]
  43e22c:	cmp	w0, #0x0
  43e230:	b.ne	43e2dc <ferror@plt+0x3b96c>  // b.any
  43e234:	ldr	x0, [sp, #32]
  43e238:	ldr	w1, [x0]
  43e23c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e240:	add	x4, x0, #0x728
  43e244:	mov	w3, #0x0                   	// #0
  43e248:	mov	w2, w1
  43e24c:	mov	w1, #0x13                  	// #19
  43e250:	ldr	x0, [sp, #40]
  43e254:	bl	430c5c <ferror@plt+0x2e2ec>
  43e258:	b	43e2dc <ferror@plt+0x3b96c>
  43e25c:	ldr	x0, [sp, #16]
  43e260:	ldrb	w0, [x0]
  43e264:	mov	w1, w0
  43e268:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43e26c:	add	x0, x0, #0x498
  43e270:	sxtw	x1, w1
  43e274:	ldrh	w0, [x0, x1, lsl #1]
  43e278:	and	w0, w0, #0x200
  43e27c:	cmp	w0, #0x0
  43e280:	b.eq	43e2dc <ferror@plt+0x3b96c>  // b.none
  43e284:	ldr	w0, [sp, #208]
  43e288:	bl	431cb4 <ferror@plt+0x2f344>
  43e28c:	str	w0, [sp, #208]
  43e290:	ldr	x0, [sp, #16]
  43e294:	add	x0, x0, #0x1
  43e298:	str	x0, [sp, #16]
  43e29c:	ldr	x0, [sp, #16]
  43e2a0:	ldrb	w0, [x0]
  43e2a4:	mov	w1, w0
  43e2a8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43e2ac:	add	x0, x0, #0x498
  43e2b0:	sxtw	x1, w1
  43e2b4:	ldrh	w0, [x0, x1, lsl #1]
  43e2b8:	mov	w1, w0
  43e2bc:	mov	w0, #0x204                 	// #516
  43e2c0:	and	w0, w1, w0
  43e2c4:	cmp	w0, #0x0
  43e2c8:	b.eq	43e2dc <ferror@plt+0x3b96c>  // b.none
  43e2cc:	ldr	x0, [sp, #16]
  43e2d0:	add	x0, x0, #0x1
  43e2d4:	str	x0, [sp, #16]
  43e2d8:	b	43e29c <ferror@plt+0x3b92c>
  43e2dc:	ldr	x0, [sp, #40]
  43e2e0:	ldr	x0, [x0]
  43e2e4:	ldr	x1, [sp, #16]
  43e2e8:	str	x1, [x0]
  43e2ec:	ldr	x0, [sp, #72]
  43e2f0:	cmp	x0, #0x0
  43e2f4:	b.ne	43e320 <ferror@plt+0x3b9b0>  // b.any
  43e2f8:	ldr	x1, [sp, #16]
  43e2fc:	ldr	x0, [sp, #24]
  43e300:	sub	x0, x1, x0
  43e304:	ldr	w4, [sp, #208]
  43e308:	mov	w3, w0
  43e30c:	ldr	x2, [sp, #24]
  43e310:	ldr	x1, [sp, #32]
  43e314:	ldr	x0, [sp, #40]
  43e318:	bl	43d274 <ferror@plt+0x3a904>
  43e31c:	b	43e44c <ferror@plt+0x3badc>
  43e320:	ldr	x1, [sp, #16]
  43e324:	ldr	x0, [sp, #24]
  43e328:	sub	x0, x1, x0
  43e32c:	mov	x1, x0
  43e330:	ldr	x0, [sp, #200]
  43e334:	add	x0, x1, x0
  43e338:	add	x0, x0, #0x1
  43e33c:	mov	x1, x0
  43e340:	ldr	x0, [sp, #40]
  43e344:	bl	442dac <ferror@plt+0x4043c>
  43e348:	str	x0, [sp, #168]
  43e34c:	ldr	w0, [sp, #208]
  43e350:	and	w1, w0, #0xff
  43e354:	ldr	x0, [sp, #32]
  43e358:	strb	w1, [x0, #4]
  43e35c:	ldr	x1, [sp, #16]
  43e360:	ldr	x0, [sp, #24]
  43e364:	sub	x0, x1, x0
  43e368:	mov	w1, w0
  43e36c:	ldr	x0, [sp, #200]
  43e370:	add	w1, w1, w0
  43e374:	ldr	x0, [sp, #32]
  43e378:	str	w1, [x0, #8]
  43e37c:	ldr	x0, [sp, #32]
  43e380:	ldr	x1, [sp, #168]
  43e384:	str	x1, [x0, #16]
  43e388:	ldr	x0, [sp, #72]
  43e38c:	str	x0, [sp, #64]
  43e390:	ldr	x0, [sp, #64]
  43e394:	cmp	x0, #0x0
  43e398:	b.eq	43e3fc <ferror@plt+0x3ba8c>  // b.none
  43e39c:	ldr	x0, [sp, #64]
  43e3a0:	ldr	x3, [x0, #8]
  43e3a4:	ldr	x0, [sp, #64]
  43e3a8:	ldr	x1, [x0, #16]
  43e3ac:	ldr	x0, [sp, #64]
  43e3b0:	ldr	x0, [x0, #8]
  43e3b4:	sub	x0, x1, x0
  43e3b8:	mov	x2, x0
  43e3bc:	mov	x1, x3
  43e3c0:	ldr	x0, [sp, #168]
  43e3c4:	bl	4022e0 <memcpy@plt>
  43e3c8:	ldr	x0, [sp, #64]
  43e3cc:	ldr	x1, [x0, #16]
  43e3d0:	ldr	x0, [sp, #64]
  43e3d4:	ldr	x0, [x0, #8]
  43e3d8:	sub	x0, x1, x0
  43e3dc:	mov	x1, x0
  43e3e0:	ldr	x0, [sp, #168]
  43e3e4:	add	x0, x0, x1
  43e3e8:	str	x0, [sp, #168]
  43e3ec:	ldr	x0, [sp, #64]
  43e3f0:	ldr	x0, [x0]
  43e3f4:	str	x0, [sp, #64]
  43e3f8:	b	43e390 <ferror@plt+0x3ba20>
  43e3fc:	ldr	x0, [sp, #72]
  43e400:	mov	x1, x0
  43e404:	ldr	x0, [sp, #40]
  43e408:	bl	442ae4 <ferror@plt+0x40174>
  43e40c:	ldr	x1, [sp, #16]
  43e410:	ldr	x0, [sp, #24]
  43e414:	sub	x0, x1, x0
  43e418:	mov	x2, x0
  43e41c:	ldr	x1, [sp, #24]
  43e420:	ldr	x0, [sp, #168]
  43e424:	bl	4022e0 <memcpy@plt>
  43e428:	ldr	x1, [sp, #16]
  43e42c:	ldr	x0, [sp, #24]
  43e430:	sub	x0, x1, x0
  43e434:	mov	x1, x0
  43e438:	ldr	x0, [sp, #168]
  43e43c:	add	x0, x0, x1
  43e440:	strb	wzr, [x0]
  43e444:	b	43e44c <ferror@plt+0x3badc>
  43e448:	nop
  43e44c:	ldp	x29, x30, [sp], #224
  43e450:	ret
  43e454:	stp	x29, x30, [sp, #-80]!
  43e458:	mov	x29, sp
  43e45c:	str	x0, [sp, #40]
  43e460:	str	x1, [sp, #32]
  43e464:	str	x2, [sp, #24]
  43e468:	strb	wzr, [sp, #79]
  43e46c:	ldr	x0, [sp, #24]
  43e470:	str	x0, [sp, #64]
  43e474:	ldr	x0, [sp, #64]
  43e478:	add	x1, x0, #0x1
  43e47c:	str	x1, [sp, #64]
  43e480:	ldrb	w0, [x0]
  43e484:	str	w0, [sp, #60]
  43e488:	ldr	w0, [sp, #60]
  43e48c:	cmp	w0, #0x4c
  43e490:	b.eq	43e4a0 <ferror@plt+0x3bb30>  // b.none
  43e494:	ldr	w0, [sp, #60]
  43e498:	cmp	w0, #0x55
  43e49c:	b.ne	43e4b8 <ferror@plt+0x3bb48>  // b.any
  43e4a0:	ldr	x0, [sp, #64]
  43e4a4:	add	x1, x0, #0x1
  43e4a8:	str	x1, [sp, #64]
  43e4ac:	ldrb	w0, [x0]
  43e4b0:	str	w0, [sp, #60]
  43e4b4:	b	43e4f8 <ferror@plt+0x3bb88>
  43e4b8:	ldr	w0, [sp, #60]
  43e4bc:	cmp	w0, #0x75
  43e4c0:	b.ne	43e4f8 <ferror@plt+0x3bb88>  // b.any
  43e4c4:	ldr	x0, [sp, #64]
  43e4c8:	add	x1, x0, #0x1
  43e4cc:	str	x1, [sp, #64]
  43e4d0:	ldrb	w0, [x0]
  43e4d4:	str	w0, [sp, #60]
  43e4d8:	ldr	w0, [sp, #60]
  43e4dc:	cmp	w0, #0x38
  43e4e0:	b.ne	43e4f8 <ferror@plt+0x3bb88>  // b.any
  43e4e4:	ldr	x0, [sp, #64]
  43e4e8:	add	x1, x0, #0x1
  43e4ec:	str	x1, [sp, #64]
  43e4f0:	ldrb	w0, [x0]
  43e4f4:	str	w0, [sp, #60]
  43e4f8:	ldr	w0, [sp, #60]
  43e4fc:	cmp	w0, #0x52
  43e500:	b.ne	43e51c <ferror@plt+0x3bbac>  // b.any
  43e504:	ldr	x3, [sp, #64]
  43e508:	ldr	x2, [sp, #24]
  43e50c:	ldr	x1, [sp, #32]
  43e510:	ldr	x0, [sp, #40]
  43e514:	bl	43d5ec <ferror@plt+0x3ac7c>
  43e518:	b	43e8e8 <ferror@plt+0x3bf78>
  43e51c:	ldr	w0, [sp, #60]
  43e520:	cmp	w0, #0x22
  43e524:	b.ne	43e598 <ferror@plt+0x3bc28>  // b.any
  43e528:	ldr	x0, [sp, #24]
  43e52c:	ldrb	w0, [x0]
  43e530:	cmp	w0, #0x4c
  43e534:	b.eq	43e58c <ferror@plt+0x3bc1c>  // b.none
  43e538:	ldr	x0, [sp, #24]
  43e53c:	ldrb	w0, [x0]
  43e540:	cmp	w0, #0x55
  43e544:	b.eq	43e584 <ferror@plt+0x3bc14>  // b.none
  43e548:	ldr	x0, [sp, #24]
  43e54c:	ldrb	w0, [x0]
  43e550:	cmp	w0, #0x75
  43e554:	b.ne	43e57c <ferror@plt+0x3bc0c>  // b.any
  43e558:	ldr	x0, [sp, #24]
  43e55c:	add	x0, x0, #0x1
  43e560:	ldrb	w0, [x0]
  43e564:	cmp	w0, #0x38
  43e568:	b.ne	43e574 <ferror@plt+0x3bc04>  // b.any
  43e56c:	mov	w0, #0x42                  	// #66
  43e570:	b	43e590 <ferror@plt+0x3bc20>
  43e574:	mov	w0, #0x40                  	// #64
  43e578:	b	43e590 <ferror@plt+0x3bc20>
  43e57c:	mov	w0, #0x3e                  	// #62
  43e580:	b	43e590 <ferror@plt+0x3bc20>
  43e584:	mov	w0, #0x41                  	// #65
  43e588:	b	43e590 <ferror@plt+0x3bc20>
  43e58c:	mov	w0, #0x3f                  	// #63
  43e590:	str	w0, [sp, #56]
  43e594:	b	43e624 <ferror@plt+0x3bcb4>
  43e598:	ldr	w0, [sp, #60]
  43e59c:	cmp	w0, #0x27
  43e5a0:	b.ne	43e614 <ferror@plt+0x3bca4>  // b.any
  43e5a4:	ldr	x0, [sp, #24]
  43e5a8:	ldrb	w0, [x0]
  43e5ac:	cmp	w0, #0x4c
  43e5b0:	b.eq	43e608 <ferror@plt+0x3bc98>  // b.none
  43e5b4:	ldr	x0, [sp, #24]
  43e5b8:	ldrb	w0, [x0]
  43e5bc:	cmp	w0, #0x55
  43e5c0:	b.eq	43e600 <ferror@plt+0x3bc90>  // b.none
  43e5c4:	ldr	x0, [sp, #24]
  43e5c8:	ldrb	w0, [x0]
  43e5cc:	cmp	w0, #0x75
  43e5d0:	b.ne	43e5f8 <ferror@plt+0x3bc88>  // b.any
  43e5d4:	ldr	x0, [sp, #24]
  43e5d8:	add	x0, x0, #0x1
  43e5dc:	ldrb	w0, [x0]
  43e5e0:	cmp	w0, #0x38
  43e5e4:	b.ne	43e5f0 <ferror@plt+0x3bc80>  // b.any
  43e5e8:	mov	w0, #0x3c                  	// #60
  43e5ec:	b	43e60c <ferror@plt+0x3bc9c>
  43e5f0:	mov	w0, #0x3a                  	// #58
  43e5f4:	b	43e60c <ferror@plt+0x3bc9c>
  43e5f8:	mov	w0, #0x38                  	// #56
  43e5fc:	b	43e60c <ferror@plt+0x3bc9c>
  43e600:	mov	w0, #0x3b                  	// #59
  43e604:	b	43e60c <ferror@plt+0x3bc9c>
  43e608:	mov	w0, #0x39                  	// #57
  43e60c:	str	w0, [sp, #56]
  43e610:	b	43e624 <ferror@plt+0x3bcb4>
  43e614:	mov	w0, #0x3e                  	// #62
  43e618:	str	w0, [sp, #60]
  43e61c:	mov	w0, #0x44                  	// #68
  43e620:	str	w0, [sp, #56]
  43e624:	ldr	x0, [sp, #64]
  43e628:	add	x1, x0, #0x1
  43e62c:	str	x1, [sp, #64]
  43e630:	ldrb	w0, [x0]
  43e634:	str	w0, [sp, #52]
  43e638:	ldr	w0, [sp, #52]
  43e63c:	cmp	w0, #0x5c
  43e640:	b.ne	43e674 <ferror@plt+0x3bd04>  // b.any
  43e644:	ldr	x0, [sp, #40]
  43e648:	ldrb	w0, [x0, #19]
  43e64c:	cmp	w0, #0x0
  43e650:	b.ne	43e674 <ferror@plt+0x3bd04>  // b.any
  43e654:	ldr	x0, [sp, #64]
  43e658:	ldrb	w0, [x0]
  43e65c:	cmp	w0, #0xa
  43e660:	b.eq	43e674 <ferror@plt+0x3bd04>  // b.none
  43e664:	ldr	x0, [sp, #64]
  43e668:	add	x0, x0, #0x1
  43e66c:	str	x0, [sp, #64]
  43e670:	b	43e6d8 <ferror@plt+0x3bd68>
  43e674:	ldr	w1, [sp, #52]
  43e678:	ldr	w0, [sp, #60]
  43e67c:	cmp	w1, w0
  43e680:	b.eq	43e6dc <ferror@plt+0x3bd6c>  // b.none
  43e684:	ldr	w0, [sp, #52]
  43e688:	cmp	w0, #0xa
  43e68c:	b.ne	43e6c4 <ferror@plt+0x3bd54>  // b.any
  43e690:	ldr	x0, [sp, #64]
  43e694:	sub	x0, x0, #0x1
  43e698:	str	x0, [sp, #64]
  43e69c:	ldr	w0, [sp, #60]
  43e6a0:	cmp	w0, #0x3e
  43e6a4:	b.ne	43e6b8 <ferror@plt+0x3bd48>  // b.any
  43e6a8:	ldr	x0, [sp, #32]
  43e6ac:	mov	w1, #0x3                   	// #3
  43e6b0:	strb	w1, [x0, #4]
  43e6b4:	b	43e8e8 <ferror@plt+0x3bf78>
  43e6b8:	mov	w0, #0x3d                  	// #61
  43e6bc:	str	w0, [sp, #56]
  43e6c0:	b	43e6e0 <ferror@plt+0x3bd70>
  43e6c4:	ldr	w0, [sp, #52]
  43e6c8:	cmp	w0, #0x0
  43e6cc:	b.ne	43e624 <ferror@plt+0x3bcb4>  // b.any
  43e6d0:	mov	w0, #0x1                   	// #1
  43e6d4:	strb	w0, [sp, #79]
  43e6d8:	b	43e624 <ferror@plt+0x3bcb4>
  43e6dc:	nop
  43e6e0:	ldrb	w0, [sp, #79]
  43e6e4:	cmp	w0, #0x0
  43e6e8:	b.eq	43e710 <ferror@plt+0x3bda0>  // b.none
  43e6ec:	ldr	x0, [sp, #40]
  43e6f0:	ldrb	w0, [x0, #18]
  43e6f4:	cmp	w0, #0x0
  43e6f8:	b.ne	43e710 <ferror@plt+0x3bda0>  // b.any
  43e6fc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e700:	add	x2, x0, #0x780
  43e704:	mov	w1, #0x0                   	// #0
  43e708:	ldr	x0, [sp, #40]
  43e70c:	bl	43086c <ferror@plt+0x2defc>
  43e710:	ldr	w0, [sp, #56]
  43e714:	cmp	w0, #0x3d
  43e718:	b.ne	43e748 <ferror@plt+0x3bdd8>  // b.any
  43e71c:	ldr	x0, [sp, #40]
  43e720:	ldr	w0, [x0, #1116]
  43e724:	cmp	w0, #0x15
  43e728:	b.eq	43e748 <ferror@plt+0x3bdd8>  // b.none
  43e72c:	ldr	w0, [sp, #60]
  43e730:	mov	w3, w0
  43e734:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e738:	add	x2, x0, #0x7a8
  43e73c:	mov	w1, #0x2                   	// #2
  43e740:	ldr	x0, [sp, #40]
  43e744:	bl	43086c <ferror@plt+0x2defc>
  43e748:	ldr	x0, [sp, #40]
  43e74c:	ldrb	w0, [x0, #1161]
  43e750:	cmp	w0, #0x0
  43e754:	b.eq	43e844 <ferror@plt+0x3bed4>  // b.none
  43e758:	ldr	x1, [sp, #64]
  43e75c:	ldr	x0, [sp, #40]
  43e760:	bl	43d594 <ferror@plt+0x3ac24>
  43e764:	and	w0, w0, #0xff
  43e768:	cmp	w0, #0x0
  43e76c:	b.eq	43e7b8 <ferror@plt+0x3be48>  // b.none
  43e770:	ldr	x0, [sp, #40]
  43e774:	ldrb	w0, [x0, #1162]
  43e778:	cmp	w0, #0x0
  43e77c:	b.eq	43e8b4 <ferror@plt+0x3bf44>  // b.none
  43e780:	ldr	x0, [sp, #40]
  43e784:	ldrb	w0, [x0, #18]
  43e788:	cmp	w0, #0x0
  43e78c:	b.ne	43e8b4 <ferror@plt+0x3bf44>  // b.any
  43e790:	ldr	x0, [sp, #32]
  43e794:	ldr	w1, [x0]
  43e798:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e79c:	add	x4, x0, #0x728
  43e7a0:	mov	w3, #0x0                   	// #0
  43e7a4:	mov	w2, w1
  43e7a8:	mov	w1, #0x13                  	// #19
  43e7ac:	ldr	x0, [sp, #40]
  43e7b0:	bl	430c5c <ferror@plt+0x2e2ec>
  43e7b4:	b	43e8b4 <ferror@plt+0x3bf44>
  43e7b8:	ldr	x0, [sp, #64]
  43e7bc:	ldrb	w0, [x0]
  43e7c0:	mov	w1, w0
  43e7c4:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43e7c8:	add	x0, x0, #0x498
  43e7cc:	sxtw	x1, w1
  43e7d0:	ldrh	w0, [x0, x1, lsl #1]
  43e7d4:	and	w0, w0, #0x200
  43e7d8:	cmp	w0, #0x0
  43e7dc:	b.eq	43e8b4 <ferror@plt+0x3bf44>  // b.none
  43e7e0:	ldr	w0, [sp, #56]
  43e7e4:	bl	431da4 <ferror@plt+0x2f434>
  43e7e8:	str	w0, [sp, #56]
  43e7ec:	ldr	w0, [sp, #56]
  43e7f0:	bl	431cb4 <ferror@plt+0x2f344>
  43e7f4:	str	w0, [sp, #56]
  43e7f8:	ldr	x0, [sp, #64]
  43e7fc:	add	x0, x0, #0x1
  43e800:	str	x0, [sp, #64]
  43e804:	ldr	x0, [sp, #64]
  43e808:	ldrb	w0, [x0]
  43e80c:	mov	w1, w0
  43e810:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43e814:	add	x0, x0, #0x498
  43e818:	sxtw	x1, w1
  43e81c:	ldrh	w0, [x0, x1, lsl #1]
  43e820:	mov	w1, w0
  43e824:	mov	w0, #0x204                 	// #516
  43e828:	and	w0, w1, w0
  43e82c:	cmp	w0, #0x0
  43e830:	b.eq	43e8b4 <ferror@plt+0x3bf44>  // b.none
  43e834:	ldr	x0, [sp, #64]
  43e838:	add	x0, x0, #0x1
  43e83c:	str	x0, [sp, #64]
  43e840:	b	43e804 <ferror@plt+0x3be94>
  43e844:	ldr	x0, [sp, #40]
  43e848:	ldrb	w0, [x0, #1199]
  43e84c:	cmp	w0, #0x0
  43e850:	b.eq	43e884 <ferror@plt+0x3bf14>  // b.none
  43e854:	ldr	x1, [sp, #64]
  43e858:	ldr	x0, [sp, #40]
  43e85c:	bl	43d44c <ferror@plt+0x3aadc>
  43e860:	and	w0, w0, #0xff
  43e864:	cmp	w0, #0x0
  43e868:	b.eq	43e884 <ferror@plt+0x3bf14>  // b.none
  43e86c:	ldr	x0, [sp, #40]
  43e870:	ldrb	w0, [x0, #18]
  43e874:	cmp	w0, #0x0
  43e878:	b.ne	43e884 <ferror@plt+0x3bf14>  // b.any
  43e87c:	mov	w0, #0x1                   	// #1
  43e880:	b	43e888 <ferror@plt+0x3bf18>
  43e884:	mov	w0, #0x0                   	// #0
  43e888:	cmp	w0, #0x0
  43e88c:	b.eq	43e8b4 <ferror@plt+0x3bf44>  // b.none
  43e890:	ldr	x0, [sp, #32]
  43e894:	ldr	w1, [x0]
  43e898:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43e89c:	add	x4, x0, #0x7d0
  43e8a0:	mov	w3, #0x0                   	// #0
  43e8a4:	mov	w2, w1
  43e8a8:	mov	w1, #0x17                  	// #23
  43e8ac:	ldr	x0, [sp, #40]
  43e8b0:	bl	430c5c <ferror@plt+0x2e2ec>
  43e8b4:	ldr	x0, [sp, #40]
  43e8b8:	ldr	x0, [x0]
  43e8bc:	ldr	x1, [sp, #64]
  43e8c0:	str	x1, [x0]
  43e8c4:	ldr	x1, [sp, #64]
  43e8c8:	ldr	x0, [sp, #24]
  43e8cc:	sub	x0, x1, x0
  43e8d0:	ldr	w4, [sp, #56]
  43e8d4:	mov	w3, w0
  43e8d8:	ldr	x2, [sp, #24]
  43e8dc:	ldr	x1, [sp, #32]
  43e8e0:	ldr	x0, [sp, #40]
  43e8e4:	bl	43d274 <ferror@plt+0x3a904>
  43e8e8:	ldp	x29, x30, [sp], #80
  43e8ec:	ret
  43e8f0:	sub	sp, sp, #0x10
  43e8f4:	str	x0, [sp, #8]
  43e8f8:	ldr	x0, [sp, #8]
  43e8fc:	add	x0, x0, #0x568
  43e900:	add	sp, sp, #0x10
  43e904:	ret
  43e908:	stp	x29, x30, [sp, #-64]!
  43e90c:	mov	x29, sp
  43e910:	str	x19, [sp, #16]
  43e914:	str	x0, [sp, #40]
  43e918:	str	x1, [sp, #32]
  43e91c:	ldr	x0, [sp, #40]
  43e920:	ldr	w0, [x0, #1396]
  43e924:	cmp	w0, #0x0
  43e928:	b.ne	43e958 <ferror@plt+0x3bfe8>  // b.any
  43e92c:	ldr	x0, [sp, #40]
  43e930:	mov	w1, #0x100                 	// #256
  43e934:	str	w1, [x0, #1396]
  43e938:	ldr	x0, [sp, #40]
  43e93c:	ldr	w0, [x0, #1396]
  43e940:	sxtw	x0, w0
  43e944:	lsl	x0, x0, #4
  43e948:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  43e94c:	mov	x1, x0
  43e950:	ldr	x0, [sp, #40]
  43e954:	str	x1, [x0, #1384]
  43e958:	ldr	x0, [sp, #40]
  43e95c:	ldr	w1, [x0, #1392]
  43e960:	ldr	x0, [sp, #40]
  43e964:	ldr	w0, [x0, #1396]
  43e968:	cmp	w1, w0
  43e96c:	b.ne	43e9b4 <ferror@plt+0x3c044>  // b.any
  43e970:	ldr	x0, [sp, #40]
  43e974:	ldr	w0, [x0, #1396]
  43e978:	lsl	w1, w0, #1
  43e97c:	ldr	x0, [sp, #40]
  43e980:	str	w1, [x0, #1396]
  43e984:	ldr	x0, [sp, #40]
  43e988:	ldr	x2, [x0, #1384]
  43e98c:	ldr	x0, [sp, #40]
  43e990:	ldr	w0, [x0, #1396]
  43e994:	sxtw	x0, w0
  43e998:	lsl	x0, x0, #4
  43e99c:	mov	x1, x0
  43e9a0:	mov	x0, x2
  43e9a4:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  43e9a8:	mov	x1, x0
  43e9ac:	ldr	x0, [sp, #40]
  43e9b0:	str	x1, [x0, #1384]
  43e9b4:	ldr	x0, [sp, #32]
  43e9b8:	ldr	w0, [x0, #8]
  43e9bc:	str	w0, [sp, #60]
  43e9c0:	ldr	w0, [sp, #60]
  43e9c4:	add	w0, w0, #0x1
  43e9c8:	sxtw	x2, w0
  43e9cc:	ldr	x0, [sp, #40]
  43e9d0:	ldr	x1, [x0, #1384]
  43e9d4:	ldr	x0, [sp, #40]
  43e9d8:	ldr	w0, [x0, #1392]
  43e9dc:	sxtw	x0, w0
  43e9e0:	lsl	x0, x0, #4
  43e9e4:	add	x19, x1, x0
  43e9e8:	mov	x0, x2
  43e9ec:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  43e9f0:	str	x0, [x19]
  43e9f4:	ldr	x0, [sp, #40]
  43e9f8:	ldr	x1, [x0, #1384]
  43e9fc:	ldr	x0, [sp, #40]
  43ea00:	ldr	w0, [x0, #1392]
  43ea04:	sxtw	x0, w0
  43ea08:	lsl	x0, x0, #4
  43ea0c:	add	x0, x1, x0
  43ea10:	ldr	x3, [x0]
  43ea14:	ldr	x0, [sp, #32]
  43ea18:	ldr	x0, [x0, #16]
  43ea1c:	ldrsw	x1, [sp, #60]
  43ea20:	mov	x2, x1
  43ea24:	mov	x1, x0
  43ea28:	mov	x0, x3
  43ea2c:	bl	4022e0 <memcpy@plt>
  43ea30:	ldr	x0, [sp, #40]
  43ea34:	ldr	x1, [x0, #1384]
  43ea38:	ldr	x0, [sp, #40]
  43ea3c:	ldr	w0, [x0, #1392]
  43ea40:	sxtw	x0, w0
  43ea44:	lsl	x0, x0, #4
  43ea48:	add	x0, x1, x0
  43ea4c:	ldr	x1, [x0]
  43ea50:	ldrsw	x0, [sp, #60]
  43ea54:	add	x0, x1, x0
  43ea58:	strb	wzr, [x0]
  43ea5c:	ldr	x0, [sp, #40]
  43ea60:	ldr	x1, [x0, #1384]
  43ea64:	ldr	x0, [sp, #40]
  43ea68:	ldr	w0, [x0, #1392]
  43ea6c:	sxtw	x0, w0
  43ea70:	lsl	x0, x0, #4
  43ea74:	add	x0, x1, x0
  43ea78:	ldr	x1, [sp, #32]
  43ea7c:	ldr	w1, [x1]
  43ea80:	str	w1, [x0, #8]
  43ea84:	ldr	x0, [sp, #40]
  43ea88:	ldr	w0, [x0, #1392]
  43ea8c:	add	w1, w0, #0x1
  43ea90:	ldr	x0, [sp, #40]
  43ea94:	str	w1, [x0, #1392]
  43ea98:	nop
  43ea9c:	ldr	x19, [sp, #16]
  43eaa0:	ldp	x29, x30, [sp], #64
  43eaa4:	ret
  43eaa8:	stp	x29, x30, [sp, #-80]!
  43eaac:	mov	x29, sp
  43eab0:	str	x0, [sp, #40]
  43eab4:	str	x1, [sp, #32]
  43eab8:	str	x2, [sp, #24]
  43eabc:	str	w3, [sp, #20]
  43eac0:	ldr	x0, [sp, #40]
  43eac4:	ldr	x0, [x0]
  43eac8:	ldr	x1, [x0]
  43eacc:	ldr	x0, [sp, #24]
  43ead0:	sub	x0, x1, x0
  43ead4:	add	w0, w0, #0x1
  43ead8:	str	w0, [sp, #76]
  43eadc:	ldr	x0, [sp, #40]
  43eae0:	ldr	x0, [x0]
  43eae4:	ldr	x0, [x0]
  43eae8:	sub	x0, x0, #0x1
  43eaec:	ldrb	w0, [x0]
  43eaf0:	mov	w1, w0
  43eaf4:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  43eaf8:	add	x0, x0, #0x498
  43eafc:	sxtw	x1, w1
  43eb00:	ldrh	w0, [x0, x1, lsl #1]
  43eb04:	and	w0, w0, #0x400
  43eb08:	cmp	w0, #0x0
  43eb0c:	b.eq	43eb1c <ferror@plt+0x3c1ac>  // b.none
  43eb10:	ldr	w0, [sp, #76]
  43eb14:	sub	w0, w0, #0x1
  43eb18:	str	w0, [sp, #76]
  43eb1c:	ldr	x0, [sp, #40]
  43eb20:	ldrb	w0, [x0, #16]
  43eb24:	cmp	w0, #0x0
  43eb28:	b.ne	43eb3c <ferror@plt+0x3c1cc>  // b.any
  43eb2c:	ldr	x0, [sp, #40]
  43eb30:	ldrb	w0, [x0, #25]
  43eb34:	cmp	w0, #0x0
  43eb38:	b.eq	43eb54 <ferror@plt+0x3c1e4>  // b.none
  43eb3c:	ldr	w0, [sp, #20]
  43eb40:	cmp	w0, #0x2f
  43eb44:	b.ne	43eb54 <ferror@plt+0x3c1e4>  // b.any
  43eb48:	ldr	w0, [sp, #76]
  43eb4c:	add	w0, w0, #0x2
  43eb50:	b	43eb58 <ferror@plt+0x3c1e8>
  43eb54:	ldr	w0, [sp, #76]
  43eb58:	str	w0, [sp, #68]
  43eb5c:	ldr	w0, [sp, #68]
  43eb60:	mov	x1, x0
  43eb64:	ldr	x0, [sp, #40]
  43eb68:	bl	442dac <ferror@plt+0x4043c>
  43eb6c:	str	x0, [sp, #56]
  43eb70:	ldr	x0, [sp, #32]
  43eb74:	mov	w1, #0x4f                  	// #79
  43eb78:	strb	w1, [x0, #4]
  43eb7c:	ldr	x0, [sp, #32]
  43eb80:	ldr	w1, [sp, #68]
  43eb84:	str	w1, [x0, #8]
  43eb88:	ldr	x0, [sp, #32]
  43eb8c:	ldr	x1, [sp, #56]
  43eb90:	str	x1, [x0, #16]
  43eb94:	ldr	x0, [sp, #56]
  43eb98:	mov	w1, #0x2f                  	// #47
  43eb9c:	strb	w1, [x0]
  43eba0:	ldr	x0, [sp, #56]
  43eba4:	add	x3, x0, #0x1
  43eba8:	ldr	w0, [sp, #76]
  43ebac:	sub	w0, w0, #0x1
  43ebb0:	mov	w0, w0
  43ebb4:	mov	x2, x0
  43ebb8:	ldr	x1, [sp, #24]
  43ebbc:	mov	x0, x3
  43ebc0:	bl	4022e0 <memcpy@plt>
  43ebc4:	ldr	x0, [sp, #40]
  43ebc8:	ldrb	w0, [x0, #16]
  43ebcc:	cmp	w0, #0x0
  43ebd0:	b.ne	43ebe4 <ferror@plt+0x3c274>  // b.any
  43ebd4:	ldr	x0, [sp, #40]
  43ebd8:	ldrb	w0, [x0, #25]
  43ebdc:	cmp	w0, #0x0
  43ebe0:	b.eq	43ecd0 <ferror@plt+0x3c360>  // b.none
  43ebe4:	ldr	w0, [sp, #20]
  43ebe8:	cmp	w0, #0x2f
  43ebec:	b.ne	43ecd0 <ferror@plt+0x3c360>  // b.any
  43ebf0:	ldr	x0, [sp, #56]
  43ebf4:	add	x0, x0, #0x1
  43ebf8:	mov	w1, #0x2a                  	// #42
  43ebfc:	strb	w1, [x0]
  43ec00:	ldr	w0, [sp, #68]
  43ec04:	sub	w0, w0, #0x2
  43ec08:	mov	w0, w0
  43ec0c:	ldr	x1, [sp, #56]
  43ec10:	add	x0, x1, x0
  43ec14:	mov	w1, #0x2a                  	// #42
  43ec18:	strb	w1, [x0]
  43ec1c:	ldr	w0, [sp, #68]
  43ec20:	sub	w0, w0, #0x1
  43ec24:	mov	w0, w0
  43ec28:	ldr	x1, [sp, #56]
  43ec2c:	add	x0, x1, x0
  43ec30:	mov	w1, #0x2f                  	// #47
  43ec34:	strb	w1, [x0]
  43ec38:	mov	w0, #0x2                   	// #2
  43ec3c:	str	w0, [sp, #72]
  43ec40:	ldr	w0, [sp, #68]
  43ec44:	sub	w0, w0, #0x2
  43ec48:	ldr	w1, [sp, #72]
  43ec4c:	cmp	w1, w0
  43ec50:	b.cs	43ecd0 <ferror@plt+0x3c360>  // b.hs, b.nlast
  43ec54:	ldr	w0, [sp, #72]
  43ec58:	ldr	x1, [sp, #56]
  43ec5c:	add	x0, x1, x0
  43ec60:	ldrb	w0, [x0]
  43ec64:	cmp	w0, #0x2f
  43ec68:	b.ne	43ecc0 <ferror@plt+0x3c350>  // b.any
  43ec6c:	ldr	w0, [sp, #72]
  43ec70:	sub	w0, w0, #0x1
  43ec74:	mov	w0, w0
  43ec78:	ldr	x1, [sp, #56]
  43ec7c:	add	x0, x1, x0
  43ec80:	ldrb	w0, [x0]
  43ec84:	cmp	w0, #0x2a
  43ec88:	b.eq	43ecac <ferror@plt+0x3c33c>  // b.none
  43ec8c:	ldr	w0, [sp, #72]
  43ec90:	add	w0, w0, #0x1
  43ec94:	mov	w0, w0
  43ec98:	ldr	x1, [sp, #56]
  43ec9c:	add	x0, x1, x0
  43eca0:	ldrb	w0, [x0]
  43eca4:	cmp	w0, #0x2a
  43eca8:	b.ne	43ecc0 <ferror@plt+0x3c350>  // b.any
  43ecac:	ldr	w0, [sp, #72]
  43ecb0:	ldr	x1, [sp, #56]
  43ecb4:	add	x0, x1, x0
  43ecb8:	mov	w1, #0x7c                  	// #124
  43ecbc:	strb	w1, [x0]
  43ecc0:	ldr	w0, [sp, #72]
  43ecc4:	add	w0, w0, #0x1
  43ecc8:	str	w0, [sp, #72]
  43eccc:	b	43ec40 <ferror@plt+0x3c2d0>
  43ecd0:	ldr	x1, [sp, #32]
  43ecd4:	ldr	x0, [sp, #40]
  43ecd8:	bl	43e908 <ferror@plt+0x3bf98>
  43ecdc:	nop
  43ece0:	ldp	x29, x30, [sp], #80
  43ece4:	ret
  43ece8:	stp	x29, x30, [sp, #-64]!
  43ecec:	mov	x29, sp
  43ecf0:	str	x0, [sp, #24]
  43ecf4:	str	x1, [sp, #16]
  43ecf8:	ldr	x0, [sp, #16]
  43ecfc:	add	x0, x0, #0x1
  43ed00:	str	x0, [sp, #56]
  43ed04:	ldr	x0, [sp, #24]
  43ed08:	ldrb	w0, [x0, #1144]
  43ed0c:	cmp	w0, #0x4
  43ed10:	b.gt	43ed2c <ferror@plt+0x3c3bc>
  43ed14:	cmp	w0, #0x3
  43ed18:	b.ge	43f01c <ferror@plt+0x3c6ac>  // b.tcont
  43ed1c:	cmp	w0, #0x1
  43ed20:	b.eq	43ed34 <ferror@plt+0x3c3c4>  // b.none
  43ed24:	cmp	w0, #0x2
  43ed28:	b.eq	43ed3c <ferror@plt+0x3c3cc>  // b.none
  43ed2c:	mov	w0, #0x0                   	// #0
  43ed30:	b	43fa68 <ferror@plt+0x3d0f8>
  43ed34:	mov	w0, #0x1                   	// #1
  43ed38:	b	43fa68 <ferror@plt+0x3d0f8>
  43ed3c:	ldr	x0, [sp, #24]
  43ed40:	ldr	x0, [x0]
  43ed44:	ldr	x1, [x0]
  43ed48:	ldr	x0, [sp, #56]
  43ed4c:	sub	x0, x1, x0
  43ed50:	cmp	x0, #0x7
  43ed54:	b.ls	43f014 <ferror@plt+0x3c6a4>  // b.plast
  43ed58:	ldr	x0, [sp, #56]
  43ed5c:	ldrb	w0, [x0]
  43ed60:	cmp	w0, #0x66
  43ed64:	b.eq	43ed78 <ferror@plt+0x3c408>  // b.none
  43ed68:	ldr	x0, [sp, #56]
  43ed6c:	ldrb	w0, [x0]
  43ed70:	cmp	w0, #0x46
  43ed74:	b.ne	43efb0 <ferror@plt+0x3c640>  // b.any
  43ed78:	ldr	x0, [sp, #56]
  43ed7c:	add	x0, x0, #0x1
  43ed80:	ldrb	w0, [x0]
  43ed84:	cmp	w0, #0x61
  43ed88:	b.eq	43eda0 <ferror@plt+0x3c430>  // b.none
  43ed8c:	ldr	x0, [sp, #56]
  43ed90:	add	x0, x0, #0x1
  43ed94:	ldrb	w0, [x0]
  43ed98:	cmp	w0, #0x41
  43ed9c:	b.ne	43efb8 <ferror@plt+0x3c648>  // b.any
  43eda0:	ldr	x0, [sp, #56]
  43eda4:	add	x0, x0, #0x2
  43eda8:	ldrb	w0, [x0]
  43edac:	cmp	w0, #0x6c
  43edb0:	b.eq	43edc8 <ferror@plt+0x3c458>  // b.none
  43edb4:	ldr	x0, [sp, #56]
  43edb8:	add	x0, x0, #0x2
  43edbc:	ldrb	w0, [x0]
  43edc0:	cmp	w0, #0x4c
  43edc4:	b.ne	43efc0 <ferror@plt+0x3c650>  // b.any
  43edc8:	ldr	x0, [sp, #56]
  43edcc:	add	x0, x0, #0x3
  43edd0:	ldrb	w0, [x0]
  43edd4:	cmp	w0, #0x6c
  43edd8:	b.eq	43edf0 <ferror@plt+0x3c480>  // b.none
  43eddc:	ldr	x0, [sp, #56]
  43ede0:	add	x0, x0, #0x3
  43ede4:	ldrb	w0, [x0]
  43ede8:	cmp	w0, #0x4c
  43edec:	b.ne	43efc8 <ferror@plt+0x3c658>  // b.any
  43edf0:	ldr	x0, [sp, #56]
  43edf4:	add	x0, x0, #0x4
  43edf8:	str	x0, [sp, #56]
  43edfc:	ldr	x0, [sp, #56]
  43ee00:	ldrb	w0, [x0]
  43ee04:	cmp	w0, #0x73
  43ee08:	b.eq	43ee1c <ferror@plt+0x3c4ac>  // b.none
  43ee0c:	ldr	x0, [sp, #56]
  43ee10:	ldrb	w0, [x0]
  43ee14:	cmp	w0, #0x53
  43ee18:	b.ne	43ee28 <ferror@plt+0x3c4b8>  // b.any
  43ee1c:	ldr	x0, [sp, #56]
  43ee20:	add	x0, x0, #0x1
  43ee24:	str	x0, [sp, #56]
  43ee28:	ldr	x0, [sp, #56]
  43ee2c:	ldrb	w0, [x0]
  43ee30:	cmp	w0, #0x20
  43ee34:	b.eq	43ee58 <ferror@plt+0x3c4e8>  // b.none
  43ee38:	ldr	x0, [sp, #56]
  43ee3c:	ldrb	w0, [x0]
  43ee40:	cmp	w0, #0x9
  43ee44:	b.eq	43ee58 <ferror@plt+0x3c4e8>  // b.none
  43ee48:	ldr	x0, [sp, #56]
  43ee4c:	ldrb	w0, [x0]
  43ee50:	cmp	w0, #0x2d
  43ee54:	b.ne	43ee68 <ferror@plt+0x3c4f8>  // b.any
  43ee58:	ldr	x0, [sp, #56]
  43ee5c:	add	x0, x0, #0x1
  43ee60:	str	x0, [sp, #56]
  43ee64:	b	43ee28 <ferror@plt+0x3c4b8>
  43ee68:	ldr	x0, [sp, #56]
  43ee6c:	ldrb	w0, [x0]
  43ee70:	cmp	w0, #0x74
  43ee74:	b.eq	43ee88 <ferror@plt+0x3c518>  // b.none
  43ee78:	ldr	x0, [sp, #56]
  43ee7c:	ldrb	w0, [x0]
  43ee80:	cmp	w0, #0x54
  43ee84:	b.ne	43efd0 <ferror@plt+0x3c660>  // b.any
  43ee88:	ldr	x0, [sp, #56]
  43ee8c:	add	x0, x0, #0x1
  43ee90:	ldrb	w0, [x0]
  43ee94:	cmp	w0, #0x68
  43ee98:	b.eq	43eeb0 <ferror@plt+0x3c540>  // b.none
  43ee9c:	ldr	x0, [sp, #56]
  43eea0:	add	x0, x0, #0x1
  43eea4:	ldrb	w0, [x0]
  43eea8:	cmp	w0, #0x48
  43eeac:	b.ne	43efd8 <ferror@plt+0x3c668>  // b.any
  43eeb0:	ldr	x0, [sp, #56]
  43eeb4:	add	x0, x0, #0x2
  43eeb8:	ldrb	w0, [x0]
  43eebc:	cmp	w0, #0x72
  43eec0:	b.eq	43eed8 <ferror@plt+0x3c568>  // b.none
  43eec4:	ldr	x0, [sp, #56]
  43eec8:	add	x0, x0, #0x2
  43eecc:	ldrb	w0, [x0]
  43eed0:	cmp	w0, #0x52
  43eed4:	b.ne	43efe0 <ferror@plt+0x3c670>  // b.any
  43eed8:	ldr	x0, [sp, #56]
  43eedc:	add	x0, x0, #0x3
  43eee0:	ldrb	w0, [x0]
  43eee4:	cmp	w0, #0x75
  43eee8:	b.eq	43ef00 <ferror@plt+0x3c590>  // b.none
  43eeec:	ldr	x0, [sp, #56]
  43eef0:	add	x0, x0, #0x3
  43eef4:	ldrb	w0, [x0]
  43eef8:	cmp	w0, #0x55
  43eefc:	b.ne	43ef08 <ferror@plt+0x3c598>  // b.any
  43ef00:	mov	w0, #0x1                   	// #1
  43ef04:	b	43fa68 <ferror@plt+0x3d0f8>
  43ef08:	ldr	x0, [sp, #56]
  43ef0c:	add	x0, x0, #0x3
  43ef10:	ldrb	w0, [x0]
  43ef14:	cmp	w0, #0x6f
  43ef18:	b.eq	43ef30 <ferror@plt+0x3c5c0>  // b.none
  43ef1c:	ldr	x0, [sp, #56]
  43ef20:	add	x0, x0, #0x3
  43ef24:	ldrb	w0, [x0]
  43ef28:	cmp	w0, #0x4f
  43ef2c:	b.ne	43efe8 <ferror@plt+0x3c678>  // b.any
  43ef30:	ldr	x0, [sp, #56]
  43ef34:	add	x0, x0, #0x4
  43ef38:	ldrb	w0, [x0]
  43ef3c:	cmp	w0, #0x75
  43ef40:	b.eq	43ef58 <ferror@plt+0x3c5e8>  // b.none
  43ef44:	ldr	x0, [sp, #56]
  43ef48:	add	x0, x0, #0x4
  43ef4c:	ldrb	w0, [x0]
  43ef50:	cmp	w0, #0x55
  43ef54:	b.ne	43eff0 <ferror@plt+0x3c680>  // b.any
  43ef58:	ldr	x0, [sp, #56]
  43ef5c:	add	x0, x0, #0x5
  43ef60:	ldrb	w0, [x0]
  43ef64:	cmp	w0, #0x67
  43ef68:	b.eq	43ef80 <ferror@plt+0x3c610>  // b.none
  43ef6c:	ldr	x0, [sp, #56]
  43ef70:	add	x0, x0, #0x5
  43ef74:	ldrb	w0, [x0]
  43ef78:	cmp	w0, #0x47
  43ef7c:	b.ne	43eff8 <ferror@plt+0x3c688>  // b.any
  43ef80:	ldr	x0, [sp, #56]
  43ef84:	add	x0, x0, #0x6
  43ef88:	ldrb	w0, [x0]
  43ef8c:	cmp	w0, #0x68
  43ef90:	b.eq	43efa8 <ferror@plt+0x3c638>  // b.none
  43ef94:	ldr	x0, [sp, #56]
  43ef98:	add	x0, x0, #0x6
  43ef9c:	ldrb	w0, [x0]
  43efa0:	cmp	w0, #0x48
  43efa4:	b.ne	43f000 <ferror@plt+0x3c690>  // b.any
  43efa8:	mov	w0, #0x1                   	// #1
  43efac:	b	43fa68 <ferror@plt+0x3d0f8>
  43efb0:	nop
  43efb4:	b	43f004 <ferror@plt+0x3c694>
  43efb8:	nop
  43efbc:	b	43f004 <ferror@plt+0x3c694>
  43efc0:	nop
  43efc4:	b	43f004 <ferror@plt+0x3c694>
  43efc8:	nop
  43efcc:	b	43f004 <ferror@plt+0x3c694>
  43efd0:	nop
  43efd4:	b	43f004 <ferror@plt+0x3c694>
  43efd8:	nop
  43efdc:	b	43f004 <ferror@plt+0x3c694>
  43efe0:	nop
  43efe4:	b	43f004 <ferror@plt+0x3c694>
  43efe8:	nop
  43efec:	b	43f004 <ferror@plt+0x3c694>
  43eff0:	nop
  43eff4:	b	43f004 <ferror@plt+0x3c694>
  43eff8:	nop
  43effc:	b	43f004 <ferror@plt+0x3c694>
  43f000:	nop
  43f004:	ldr	x0, [sp, #56]
  43f008:	add	x0, x0, #0x1
  43f00c:	str	x0, [sp, #56]
  43f010:	b	43ed3c <ferror@plt+0x3c3cc>
  43f014:	mov	w0, #0x0                   	// #0
  43f018:	b	43fa68 <ferror@plt+0x3d0f8>
  43f01c:	nop
  43f020:	ldr	x0, [sp, #56]
  43f024:	ldrb	w0, [x0]
  43f028:	cmp	w0, #0x2d
  43f02c:	b.eq	43f040 <ferror@plt+0x3c6d0>  // b.none
  43f030:	ldr	x0, [sp, #56]
  43f034:	ldrb	w0, [x0]
  43f038:	cmp	w0, #0x40
  43f03c:	b.ne	43f0fc <ferror@plt+0x3c78c>  // b.any
  43f040:	mov	x0, #0xb                   	// #11
  43f044:	str	x0, [sp, #48]
  43f048:	ldr	x0, [sp, #24]
  43f04c:	ldr	x0, [x0]
  43f050:	ldr	x1, [x0]
  43f054:	ldr	x0, [sp, #56]
  43f058:	sub	x0, x1, x0
  43f05c:	sub	x0, x0, #0x1
  43f060:	mov	x1, x0
  43f064:	ldr	x0, [sp, #48]
  43f068:	cmp	x0, x1
  43f06c:	b.ls	43f078 <ferror@plt+0x3c708>  // b.plast
  43f070:	mov	w0, #0x0                   	// #0
  43f074:	b	43fa68 <ferror@plt+0x3d0f8>
  43f078:	ldr	x0, [sp, #56]
  43f07c:	add	x3, x0, #0x1
  43f080:	ldr	x2, [sp, #48]
  43f084:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f088:	add	x1, x0, #0x808
  43f08c:	mov	x0, x3
  43f090:	bl	402690 <memcmp@plt>
  43f094:	cmp	w0, #0x0
  43f098:	b.eq	43f0a4 <ferror@plt+0x3c734>  // b.none
  43f09c:	mov	w0, #0x0                   	// #0
  43f0a0:	b	43fa68 <ferror@plt+0x3d0f8>
  43f0a4:	ldr	x0, [sp, #56]
  43f0a8:	ldrb	w0, [x0]
  43f0ac:	cmp	w0, #0x40
  43f0b0:	b.ne	43f0e4 <ferror@plt+0x3c774>  // b.any
  43f0b4:	ldr	x0, [sp, #48]
  43f0b8:	add	x0, x0, #0x1
  43f0bc:	ldr	x1, [sp, #56]
  43f0c0:	add	x0, x1, x0
  43f0c4:	ldrb	w0, [x0]
  43f0c8:	cmp	w0, #0x40
  43f0cc:	b.eq	43f0d8 <ferror@plt+0x3c768>  // b.none
  43f0d0:	mov	w0, #0x0                   	// #0
  43f0d4:	b	43fa68 <ferror@plt+0x3d0f8>
  43f0d8:	ldr	x0, [sp, #48]
  43f0dc:	add	x0, x0, #0x1
  43f0e0:	str	x0, [sp, #48]
  43f0e4:	ldr	x0, [sp, #48]
  43f0e8:	add	x0, x0, #0x1
  43f0ec:	ldr	x1, [sp, #56]
  43f0f0:	add	x0, x1, x0
  43f0f4:	str	x0, [sp, #56]
  43f0f8:	b	43fa10 <ferror@plt+0x3d0a0>
  43f0fc:	ldr	x0, [sp, #56]
  43f100:	ldrb	w0, [x0]
  43f104:	cmp	w0, #0x6c
  43f108:	b.ne	43f1b4 <ferror@plt+0x3c844>  // b.any
  43f10c:	mov	x0, #0x10                  	// #16
  43f110:	str	x0, [sp, #32]
  43f114:	ldr	x0, [sp, #24]
  43f118:	ldr	x0, [x0]
  43f11c:	ldr	x1, [x0]
  43f120:	ldr	x0, [sp, #56]
  43f124:	sub	x0, x1, x0
  43f128:	sub	x0, x0, #0x1
  43f12c:	mov	x1, x0
  43f130:	ldr	x0, [sp, #32]
  43f134:	cmp	x0, x1
  43f138:	b.ls	43f144 <ferror@plt+0x3c7d4>  // b.plast
  43f13c:	mov	w0, #0x0                   	// #0
  43f140:	b	43fa68 <ferror@plt+0x3d0f8>
  43f144:	ldr	x0, [sp, #56]
  43f148:	add	x3, x0, #0x1
  43f14c:	ldr	x2, [sp, #32]
  43f150:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f154:	add	x1, x0, #0x818
  43f158:	mov	x0, x3
  43f15c:	bl	402690 <memcmp@plt>
  43f160:	cmp	w0, #0x0
  43f164:	b.eq	43f170 <ferror@plt+0x3c800>  // b.none
  43f168:	mov	w0, #0x0                   	// #0
  43f16c:	b	43fa68 <ferror@plt+0x3d0f8>
  43f170:	ldr	x0, [sp, #32]
  43f174:	add	x0, x0, #0x1
  43f178:	ldr	x1, [sp, #56]
  43f17c:	add	x0, x1, x0
  43f180:	str	x0, [sp, #56]
  43f184:	ldr	x0, [sp, #56]
  43f188:	ldrb	w0, [x0]
  43f18c:	cmp	w0, #0x20
  43f190:	b.eq	43f1a4 <ferror@plt+0x3c834>  // b.none
  43f194:	ldr	x0, [sp, #56]
  43f198:	ldrb	w0, [x0]
  43f19c:	cmp	w0, #0x9
  43f1a0:	b.ne	43fa10 <ferror@plt+0x3d0a0>  // b.any
  43f1a4:	ldr	x0, [sp, #56]
  43f1a8:	add	x0, x0, #0x1
  43f1ac:	str	x0, [sp, #56]
  43f1b0:	b	43f184 <ferror@plt+0x3c814>
  43f1b4:	ldr	x0, [sp, #24]
  43f1b8:	ldrb	w0, [x0, #1144]
  43f1bc:	cmp	w0, #0x4
  43f1c0:	b.ne	43f2ec <ferror@plt+0x3c97c>  // b.any
  43f1c4:	ldr	x0, [sp, #56]
  43f1c8:	ldrb	w0, [x0]
  43f1cc:	cmp	w0, #0x20
  43f1d0:	b.eq	43f1e4 <ferror@plt+0x3c874>  // b.none
  43f1d4:	ldr	x0, [sp, #56]
  43f1d8:	ldrb	w0, [x0]
  43f1dc:	cmp	w0, #0x9
  43f1e0:	b.ne	43f1f4 <ferror@plt+0x3c884>  // b.any
  43f1e4:	ldr	x0, [sp, #56]
  43f1e8:	add	x0, x0, #0x1
  43f1ec:	str	x0, [sp, #56]
  43f1f0:	b	43f1c4 <ferror@plt+0x3c854>
  43f1f4:	ldr	x0, [sp, #24]
  43f1f8:	ldr	x0, [x0]
  43f1fc:	ldr	x1, [x0]
  43f200:	ldr	x0, [sp, #56]
  43f204:	sub	x0, x1, x0
  43f208:	cmp	x0, #0x7
  43f20c:	b.hi	43f218 <ferror@plt+0x3c8a8>  // b.pmore
  43f210:	mov	w0, #0x0                   	// #0
  43f214:	b	43fa68 <ferror@plt+0x3d0f8>
  43f218:	mov	x2, #0x7                   	// #7
  43f21c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f220:	add	x1, x0, #0x830
  43f224:	ldr	x0, [sp, #56]
  43f228:	bl	402690 <memcmp@plt>
  43f22c:	cmp	w0, #0x0
  43f230:	b.eq	43f23c <ferror@plt+0x3c8cc>  // b.none
  43f234:	mov	w0, #0x0                   	// #0
  43f238:	b	43fa68 <ferror@plt+0x3d0f8>
  43f23c:	ldr	x0, [sp, #56]
  43f240:	add	x0, x0, #0x7
  43f244:	str	x0, [sp, #56]
  43f248:	ldr	x0, [sp, #56]
  43f24c:	ldrb	w0, [x0]
  43f250:	cmp	w0, #0x55
  43f254:	b.ne	43f268 <ferror@plt+0x3c8f8>  // b.any
  43f258:	ldr	x0, [sp, #56]
  43f25c:	add	x0, x0, #0x1
  43f260:	str	x0, [sp, #56]
  43f264:	b	43f2bc <ferror@plt+0x3c94c>
  43f268:	ldr	x0, [sp, #24]
  43f26c:	ldr	x0, [x0]
  43f270:	ldr	x1, [x0]
  43f274:	ldr	x0, [sp, #56]
  43f278:	sub	x0, x1, x0
  43f27c:	cmp	x0, #0x3
  43f280:	b.hi	43f28c <ferror@plt+0x3c91c>  // b.pmore
  43f284:	mov	w0, #0x0                   	// #0
  43f288:	b	43fa68 <ferror@plt+0x3d0f8>
  43f28c:	mov	x2, #0x4                   	// #4
  43f290:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f294:	add	x1, x0, #0x838
  43f298:	ldr	x0, [sp, #56]
  43f29c:	bl	402690 <memcmp@plt>
  43f2a0:	cmp	w0, #0x0
  43f2a4:	b.eq	43f2b0 <ferror@plt+0x3c940>  // b.none
  43f2a8:	mov	w0, #0x0                   	// #0
  43f2ac:	b	43fa68 <ferror@plt+0x3d0f8>
  43f2b0:	ldr	x0, [sp, #56]
  43f2b4:	add	x0, x0, #0x4
  43f2b8:	str	x0, [sp, #56]
  43f2bc:	ldr	x0, [sp, #56]
  43f2c0:	ldrb	w0, [x0]
  43f2c4:	cmp	w0, #0x20
  43f2c8:	b.eq	43f2dc <ferror@plt+0x3c96c>  // b.none
  43f2cc:	ldr	x0, [sp, #56]
  43f2d0:	ldrb	w0, [x0]
  43f2d4:	cmp	w0, #0x9
  43f2d8:	b.ne	43fa10 <ferror@plt+0x3d0a0>  // b.any
  43f2dc:	ldr	x0, [sp, #56]
  43f2e0:	add	x0, x0, #0x1
  43f2e4:	str	x0, [sp, #56]
  43f2e8:	b	43f2bc <ferror@plt+0x3c94c>
  43f2ec:	ldr	x0, [sp, #56]
  43f2f0:	ldrb	w0, [x0]
  43f2f4:	cmp	w0, #0x20
  43f2f8:	b.eq	43f32c <ferror@plt+0x3c9bc>  // b.none
  43f2fc:	ldr	x0, [sp, #56]
  43f300:	ldrb	w0, [x0]
  43f304:	cmp	w0, #0x9
  43f308:	b.eq	43f32c <ferror@plt+0x3c9bc>  // b.none
  43f30c:	ldr	x0, [sp, #56]
  43f310:	ldrb	w0, [x0]
  43f314:	cmp	w0, #0x2e
  43f318:	b.eq	43f32c <ferror@plt+0x3c9bc>  // b.none
  43f31c:	ldr	x0, [sp, #56]
  43f320:	ldrb	w0, [x0]
  43f324:	cmp	w0, #0x21
  43f328:	b.ne	43f33c <ferror@plt+0x3c9cc>  // b.any
  43f32c:	ldr	x0, [sp, #56]
  43f330:	add	x0, x0, #0x1
  43f334:	str	x0, [sp, #56]
  43f338:	b	43f2ec <ferror@plt+0x3c97c>
  43f33c:	ldr	x0, [sp, #56]
  43f340:	ldrb	w0, [x0]
  43f344:	strb	w0, [sp, #47]
  43f348:	strb	wzr, [sp, #46]
  43f34c:	ldrb	w0, [sp, #47]
  43f350:	cmp	w0, #0x45
  43f354:	b.eq	43f364 <ferror@plt+0x3c9f4>  // b.none
  43f358:	ldrb	w0, [sp, #47]
  43f35c:	cmp	w0, #0x65
  43f360:	b.ne	43f494 <ferror@plt+0x3cb24>  // b.any
  43f364:	ldr	x0, [sp, #24]
  43f368:	ldr	x0, [x0]
  43f36c:	ldr	x1, [x0]
  43f370:	ldr	x0, [sp, #56]
  43f374:	sub	x0, x1, x0
  43f378:	cmp	x0, #0xc
  43f37c:	b.hi	43f388 <ferror@plt+0x3ca18>  // b.pmore
  43f380:	mov	w0, #0x0                   	// #0
  43f384:	b	43fa68 <ferror@plt+0x3d0f8>
  43f388:	ldrb	w0, [sp, #47]
  43f38c:	cmp	w0, #0x45
  43f390:	b.ne	43f3c4 <ferror@plt+0x3ca54>  // b.any
  43f394:	ldr	x0, [sp, #56]
  43f398:	add	x3, x0, #0x1
  43f39c:	mov	x2, #0x3                   	// #3
  43f3a0:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f3a4:	add	x1, x0, #0x840
  43f3a8:	mov	x0, x3
  43f3ac:	bl	402690 <memcmp@plt>
  43f3b0:	cmp	w0, #0x0
  43f3b4:	b.ne	43f3c4 <ferror@plt+0x3ca54>  // b.any
  43f3b8:	mov	w0, #0x1                   	// #1
  43f3bc:	strb	w0, [sp, #46]
  43f3c0:	b	43f3f0 <ferror@plt+0x3ca80>
  43f3c4:	ldr	x0, [sp, #56]
  43f3c8:	add	x3, x0, #0x1
  43f3cc:	mov	x2, #0x3                   	// #3
  43f3d0:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f3d4:	add	x1, x0, #0x848
  43f3d8:	mov	x0, x3
  43f3dc:	bl	402690 <memcmp@plt>
  43f3e0:	cmp	w0, #0x0
  43f3e4:	b.eq	43f3f0 <ferror@plt+0x3ca80>  // b.none
  43f3e8:	mov	w0, #0x0                   	// #0
  43f3ec:	b	43fa68 <ferror@plt+0x3d0f8>
  43f3f0:	ldr	x0, [sp, #56]
  43f3f4:	add	x0, x0, #0x4
  43f3f8:	str	x0, [sp, #56]
  43f3fc:	ldr	x0, [sp, #56]
  43f400:	ldrb	w0, [x0]
  43f404:	cmp	w0, #0x2c
  43f408:	b.ne	43f418 <ferror@plt+0x3caa8>  // b.any
  43f40c:	ldr	x0, [sp, #56]
  43f410:	add	x0, x0, #0x1
  43f414:	str	x0, [sp, #56]
  43f418:	ldr	x0, [sp, #56]
  43f41c:	ldrb	w0, [x0]
  43f420:	cmp	w0, #0x20
  43f424:	b.eq	43f430 <ferror@plt+0x3cac0>  // b.none
  43f428:	mov	w0, #0x0                   	// #0
  43f42c:	b	43fa68 <ferror@plt+0x3d0f8>
  43f430:	ldr	x0, [sp, #56]
  43f434:	add	x0, x0, #0x1
  43f438:	str	x0, [sp, #56]
  43f43c:	ldrb	w0, [sp, #46]
  43f440:	cmp	w0, #0x0
  43f444:	b.eq	43f460 <ferror@plt+0x3caf0>  // b.none
  43f448:	ldr	x0, [sp, #56]
  43f44c:	ldrb	w0, [x0]
  43f450:	cmp	w0, #0x66
  43f454:	b.ne	43f460 <ferror@plt+0x3caf0>  // b.any
  43f458:	mov	w0, #0x0                   	// #0
  43f45c:	b	43fa68 <ferror@plt+0x3d0f8>
  43f460:	ldrb	w0, [sp, #47]
  43f464:	cmp	w0, #0x65
  43f468:	b.ne	43f484 <ferror@plt+0x3cb14>  // b.any
  43f46c:	ldr	x0, [sp, #56]
  43f470:	ldrb	w0, [x0]
  43f474:	cmp	w0, #0x46
  43f478:	b.ne	43f484 <ferror@plt+0x3cb14>  // b.any
  43f47c:	mov	w0, #0x0                   	// #0
  43f480:	b	43fa68 <ferror@plt+0x3d0f8>
  43f484:	ldr	x0, [sp, #56]
  43f488:	ldrb	w0, [x0]
  43f48c:	strb	w0, [sp, #47]
  43f490:	b	43f624 <ferror@plt+0x3ccb4>
  43f494:	ldrb	w0, [sp, #47]
  43f498:	cmp	w0, #0x49
  43f49c:	b.eq	43f4ac <ferror@plt+0x3cb3c>  // b.none
  43f4a0:	ldrb	w0, [sp, #47]
  43f4a4:	cmp	w0, #0x69
  43f4a8:	b.ne	43f624 <ferror@plt+0x3ccb4>  // b.any
  43f4ac:	ldr	x0, [sp, #24]
  43f4b0:	ldr	x0, [x0]
  43f4b4:	ldr	x1, [x0]
  43f4b8:	ldr	x0, [sp, #56]
  43f4bc:	sub	x0, x1, x0
  43f4c0:	cmp	x0, #0x13
  43f4c4:	b.hi	43f4d0 <ferror@plt+0x3cb60>  // b.pmore
  43f4c8:	mov	w0, #0x0                   	// #0
  43f4cc:	b	43fa68 <ferror@plt+0x3d0f8>
  43f4d0:	ldrb	w0, [sp, #47]
  43f4d4:	cmp	w0, #0x49
  43f4d8:	b.ne	43f50c <ferror@plt+0x3cb9c>  // b.any
  43f4dc:	ldr	x0, [sp, #56]
  43f4e0:	add	x3, x0, #0x1
  43f4e4:	mov	x2, #0xa                   	// #10
  43f4e8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f4ec:	add	x1, x0, #0x850
  43f4f0:	mov	x0, x3
  43f4f4:	bl	402690 <memcmp@plt>
  43f4f8:	cmp	w0, #0x0
  43f4fc:	b.ne	43f50c <ferror@plt+0x3cb9c>  // b.any
  43f500:	mov	w0, #0x1                   	// #1
  43f504:	strb	w0, [sp, #46]
  43f508:	b	43f538 <ferror@plt+0x3cbc8>
  43f50c:	ldr	x0, [sp, #56]
  43f510:	add	x3, x0, #0x1
  43f514:	mov	x2, #0xa                   	// #10
  43f518:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f51c:	add	x1, x0, #0x860
  43f520:	mov	x0, x3
  43f524:	bl	402690 <memcmp@plt>
  43f528:	cmp	w0, #0x0
  43f52c:	b.eq	43f538 <ferror@plt+0x3cbc8>  // b.none
  43f530:	mov	w0, #0x0                   	// #0
  43f534:	b	43fa68 <ferror@plt+0x3d0f8>
  43f538:	ldr	x0, [sp, #56]
  43f53c:	add	x0, x0, #0xb
  43f540:	str	x0, [sp, #56]
  43f544:	ldr	x0, [sp, #56]
  43f548:	ldrb	w0, [x0]
  43f54c:	cmp	w0, #0x20
  43f550:	b.ne	43f584 <ferror@plt+0x3cc14>  // b.any
  43f554:	ldr	x0, [sp, #56]
  43f558:	add	x0, x0, #0x1
  43f55c:	str	x0, [sp, #56]
  43f560:	ldrb	w0, [sp, #46]
  43f564:	cmp	w0, #0x0
  43f568:	b.eq	43f5f4 <ferror@plt+0x3cc84>  // b.none
  43f56c:	ldr	x0, [sp, #56]
  43f570:	ldrb	w0, [x0]
  43f574:	cmp	w0, #0x66
  43f578:	b.ne	43f5f4 <ferror@plt+0x3cc84>  // b.any
  43f57c:	mov	w0, #0x0                   	// #0
  43f580:	b	43fa68 <ferror@plt+0x3d0f8>
  43f584:	ldrb	w0, [sp, #46]
  43f588:	cmp	w0, #0x0
  43f58c:	b.eq	43f5c4 <ferror@plt+0x3cc54>  // b.none
  43f590:	mov	x2, #0x4                   	// #4
  43f594:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f598:	add	x1, x0, #0x870
  43f59c:	ldr	x0, [sp, #56]
  43f5a0:	bl	402690 <memcmp@plt>
  43f5a4:	cmp	w0, #0x0
  43f5a8:	b.eq	43f5b4 <ferror@plt+0x3cc44>  // b.none
  43f5ac:	mov	w0, #0x0                   	// #0
  43f5b0:	b	43fa68 <ferror@plt+0x3d0f8>
  43f5b4:	ldr	x0, [sp, #56]
  43f5b8:	add	x0, x0, #0x3
  43f5bc:	str	x0, [sp, #56]
  43f5c0:	b	43f5f4 <ferror@plt+0x3cc84>
  43f5c4:	mov	x2, #0x3                   	// #3
  43f5c8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f5cc:	add	x1, x0, #0x878
  43f5d0:	ldr	x0, [sp, #56]
  43f5d4:	bl	402690 <memcmp@plt>
  43f5d8:	cmp	w0, #0x0
  43f5dc:	b.eq	43f5e8 <ferror@plt+0x3cc78>  // b.none
  43f5e0:	mov	w0, #0x0                   	// #0
  43f5e4:	b	43fa68 <ferror@plt+0x3d0f8>
  43f5e8:	ldr	x0, [sp, #56]
  43f5ec:	add	x0, x0, #0x3
  43f5f0:	str	x0, [sp, #56]
  43f5f4:	ldrb	w0, [sp, #47]
  43f5f8:	cmp	w0, #0x69
  43f5fc:	b.ne	43f618 <ferror@plt+0x3cca8>  // b.any
  43f600:	ldr	x0, [sp, #56]
  43f604:	ldrb	w0, [x0]
  43f608:	cmp	w0, #0x46
  43f60c:	b.ne	43f618 <ferror@plt+0x3cca8>  // b.any
  43f610:	mov	w0, #0x0                   	// #0
  43f614:	b	43fa68 <ferror@plt+0x3d0f8>
  43f618:	ldr	x0, [sp, #56]
  43f61c:	ldrb	w0, [x0]
  43f620:	strb	w0, [sp, #47]
  43f624:	ldrb	w0, [sp, #47]
  43f628:	cmp	w0, #0x46
  43f62c:	b.eq	43f644 <ferror@plt+0x3ccd4>  // b.none
  43f630:	ldrb	w0, [sp, #47]
  43f634:	cmp	w0, #0x66
  43f638:	b.eq	43f644 <ferror@plt+0x3ccd4>  // b.none
  43f63c:	mov	w0, #0x0                   	// #0
  43f640:	b	43fa68 <ferror@plt+0x3d0f8>
  43f644:	ldr	x0, [sp, #24]
  43f648:	ldr	x0, [x0]
  43f64c:	ldr	x1, [x0]
  43f650:	ldr	x0, [sp, #56]
  43f654:	sub	x0, x1, x0
  43f658:	cmp	x0, #0x7
  43f65c:	b.hi	43f668 <ferror@plt+0x3ccf8>  // b.pmore
  43f660:	mov	w0, #0x0                   	// #0
  43f664:	b	43fa68 <ferror@plt+0x3d0f8>
  43f668:	ldrb	w0, [sp, #47]
  43f66c:	cmp	w0, #0x46
  43f670:	b.ne	43f6a4 <ferror@plt+0x3cd34>  // b.any
  43f674:	ldr	x0, [sp, #56]
  43f678:	add	x3, x0, #0x1
  43f67c:	mov	x2, #0x3                   	// #3
  43f680:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f684:	add	x1, x0, #0x880
  43f688:	mov	x0, x3
  43f68c:	bl	402690 <memcmp@plt>
  43f690:	cmp	w0, #0x0
  43f694:	b.ne	43f6a4 <ferror@plt+0x3cd34>  // b.any
  43f698:	mov	w0, #0x1                   	// #1
  43f69c:	strb	w0, [sp, #46]
  43f6a0:	b	43f6e4 <ferror@plt+0x3cd74>
  43f6a4:	ldrb	w0, [sp, #46]
  43f6a8:	cmp	w0, #0x0
  43f6ac:	b.eq	43f6b8 <ferror@plt+0x3cd48>  // b.none
  43f6b0:	mov	w0, #0x0                   	// #0
  43f6b4:	b	43fa68 <ferror@plt+0x3d0f8>
  43f6b8:	ldr	x0, [sp, #56]
  43f6bc:	add	x3, x0, #0x1
  43f6c0:	mov	x2, #0x3                   	// #3
  43f6c4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f6c8:	add	x1, x0, #0x888
  43f6cc:	mov	x0, x3
  43f6d0:	bl	402690 <memcmp@plt>
  43f6d4:	cmp	w0, #0x0
  43f6d8:	b.eq	43f6e4 <ferror@plt+0x3cd74>  // b.none
  43f6dc:	mov	w0, #0x0                   	// #0
  43f6e0:	b	43fa68 <ferror@plt+0x3d0f8>
  43f6e4:	ldr	x0, [sp, #56]
  43f6e8:	add	x0, x0, #0x4
  43f6ec:	str	x0, [sp, #56]
  43f6f0:	ldr	x0, [sp, #56]
  43f6f4:	ldrb	w0, [x0]
  43f6f8:	mov	w1, w0
  43f6fc:	ldrb	w0, [sp, #46]
  43f700:	cmp	w0, #0x0
  43f704:	b.eq	43f710 <ferror@plt+0x3cda0>  // b.none
  43f708:	mov	w0, #0x53                  	// #83
  43f70c:	b	43f714 <ferror@plt+0x3cda4>
  43f710:	mov	w0, #0x73                  	// #115
  43f714:	cmp	w0, w1
  43f718:	b.ne	43f740 <ferror@plt+0x3cdd0>  // b.any
  43f71c:	ldr	x0, [sp, #56]
  43f720:	add	x0, x0, #0x1
  43f724:	ldrb	w0, [x0]
  43f728:	cmp	w0, #0x20
  43f72c:	b.ne	43f740 <ferror@plt+0x3cdd0>  // b.any
  43f730:	ldr	x0, [sp, #56]
  43f734:	add	x0, x0, #0x2
  43f738:	str	x0, [sp, #56]
  43f73c:	b	43f7a4 <ferror@plt+0x3ce34>
  43f740:	ldr	x0, [sp, #56]
  43f744:	ldrb	w0, [x0]
  43f748:	cmp	w0, #0x20
  43f74c:	b.eq	43f760 <ferror@plt+0x3cdf0>  // b.none
  43f750:	ldr	x0, [sp, #56]
  43f754:	ldrb	w0, [x0]
  43f758:	cmp	w0, #0x2d
  43f75c:	b.ne	43f770 <ferror@plt+0x3ce00>  // b.any
  43f760:	ldr	x0, [sp, #56]
  43f764:	add	x0, x0, #0x1
  43f768:	str	x0, [sp, #56]
  43f76c:	b	43f7a4 <ferror@plt+0x3ce34>
  43f770:	ldr	x0, [sp, #56]
  43f774:	ldrb	w0, [x0]
  43f778:	mov	w1, w0
  43f77c:	ldrb	w0, [sp, #46]
  43f780:	cmp	w0, #0x0
  43f784:	b.eq	43f790 <ferror@plt+0x3ce20>  // b.none
  43f788:	mov	w0, #0x54                  	// #84
  43f78c:	b	43f794 <ferror@plt+0x3ce24>
  43f790:	mov	w0, #0x74                  	// #116
  43f794:	cmp	w0, w1
  43f798:	b.eq	43f7a4 <ferror@plt+0x3ce34>  // b.none
  43f79c:	mov	w0, #0x0                   	// #0
  43f7a0:	b	43fa68 <ferror@plt+0x3d0f8>
  43f7a4:	ldrb	w0, [sp, #47]
  43f7a8:	cmp	w0, #0x66
  43f7ac:	b.eq	43f7c0 <ferror@plt+0x3ce50>  // b.none
  43f7b0:	ldr	x0, [sp, #56]
  43f7b4:	ldrb	w0, [x0]
  43f7b8:	cmp	w0, #0x54
  43f7bc:	b.eq	43f7e4 <ferror@plt+0x3ce74>  // b.none
  43f7c0:	ldrb	w0, [sp, #46]
  43f7c4:	cmp	w0, #0x0
  43f7c8:	b.ne	43f7dc <ferror@plt+0x3ce6c>  // b.any
  43f7cc:	ldr	x0, [sp, #56]
  43f7d0:	ldrb	w0, [x0]
  43f7d4:	cmp	w0, #0x74
  43f7d8:	b.eq	43f7e4 <ferror@plt+0x3ce74>  // b.none
  43f7dc:	mov	w0, #0x0                   	// #0
  43f7e0:	b	43fa68 <ferror@plt+0x3d0f8>
  43f7e4:	ldr	x0, [sp, #24]
  43f7e8:	ldr	x0, [x0]
  43f7ec:	ldr	x1, [x0]
  43f7f0:	ldr	x0, [sp, #56]
  43f7f4:	sub	x0, x1, x0
  43f7f8:	cmp	x0, #0x3
  43f7fc:	b.hi	43f808 <ferror@plt+0x3ce98>  // b.pmore
  43f800:	mov	w0, #0x0                   	// #0
  43f804:	b	43fa68 <ferror@plt+0x3d0f8>
  43f808:	ldr	x0, [sp, #56]
  43f80c:	add	x3, x0, #0x1
  43f810:	ldrb	w0, [sp, #46]
  43f814:	cmp	w0, #0x0
  43f818:	b.eq	43f828 <ferror@plt+0x3ceb8>  // b.none
  43f81c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f820:	add	x0, x0, #0x890
  43f824:	b	43f830 <ferror@plt+0x3cec0>
  43f828:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f82c:	add	x0, x0, #0x898
  43f830:	mov	x2, #0x3                   	// #3
  43f834:	mov	x1, x0
  43f838:	mov	x0, x3
  43f83c:	bl	402690 <memcmp@plt>
  43f840:	cmp	w0, #0x0
  43f844:	b.eq	43f8c4 <ferror@plt+0x3cf54>  // b.none
  43f848:	ldr	x0, [sp, #24]
  43f84c:	ldr	x0, [x0]
  43f850:	ldr	x1, [x0]
  43f854:	ldr	x0, [sp, #56]
  43f858:	sub	x0, x1, x0
  43f85c:	cmp	x0, #0x6
  43f860:	b.hi	43f86c <ferror@plt+0x3cefc>  // b.pmore
  43f864:	mov	w0, #0x0                   	// #0
  43f868:	b	43fa68 <ferror@plt+0x3d0f8>
  43f86c:	ldr	x0, [sp, #56]
  43f870:	add	x3, x0, #0x1
  43f874:	ldrb	w0, [sp, #46]
  43f878:	cmp	w0, #0x0
  43f87c:	b.eq	43f88c <ferror@plt+0x3cf1c>  // b.none
  43f880:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f884:	add	x0, x0, #0x8a0
  43f888:	b	43f894 <ferror@plt+0x3cf24>
  43f88c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43f890:	add	x0, x0, #0x8a8
  43f894:	mov	x2, #0x6                   	// #6
  43f898:	mov	x1, x0
  43f89c:	mov	x0, x3
  43f8a0:	bl	402690 <memcmp@plt>
  43f8a4:	cmp	w0, #0x0
  43f8a8:	b.eq	43f8b4 <ferror@plt+0x3cf44>  // b.none
  43f8ac:	mov	w0, #0x0                   	// #0
  43f8b0:	b	43fa68 <ferror@plt+0x3d0f8>
  43f8b4:	ldr	x0, [sp, #56]
  43f8b8:	add	x0, x0, #0x7
  43f8bc:	str	x0, [sp, #56]
  43f8c0:	b	43f8d0 <ferror@plt+0x3cf60>
  43f8c4:	ldr	x0, [sp, #56]
  43f8c8:	add	x0, x0, #0x4
  43f8cc:	str	x0, [sp, #56]
  43f8d0:	ldr	x0, [sp, #56]
  43f8d4:	ldrb	w0, [x0]
  43f8d8:	cmp	w0, #0x20
  43f8dc:	b.eq	43f910 <ferror@plt+0x3cfa0>  // b.none
  43f8e0:	ldr	x0, [sp, #56]
  43f8e4:	ldrb	w0, [x0]
  43f8e8:	cmp	w0, #0x9
  43f8ec:	b.eq	43f910 <ferror@plt+0x3cfa0>  // b.none
  43f8f0:	ldr	x0, [sp, #56]
  43f8f4:	ldrb	w0, [x0]
  43f8f8:	cmp	w0, #0x2e
  43f8fc:	b.eq	43f910 <ferror@plt+0x3cfa0>  // b.none
  43f900:	ldr	x0, [sp, #56]
  43f904:	ldrb	w0, [x0]
  43f908:	cmp	w0, #0x21
  43f90c:	b.ne	43f920 <ferror@plt+0x3cfb0>  // b.any
  43f910:	ldr	x0, [sp, #56]
  43f914:	add	x0, x0, #0x1
  43f918:	str	x0, [sp, #56]
  43f91c:	b	43f8d0 <ferror@plt+0x3cf60>
  43f920:	ldr	x0, [sp, #56]
  43f924:	ldrb	w0, [x0]
  43f928:	cmp	w0, #0x2d
  43f92c:	b.ne	43fa10 <ferror@plt+0x3d0a0>  // b.any
  43f930:	ldr	x0, [sp, #56]
  43f934:	add	x0, x0, #0x1
  43f938:	str	x0, [sp, #56]
  43f93c:	ldr	x0, [sp, #16]
  43f940:	ldrb	w0, [x0]
  43f944:	cmp	w0, #0x2a
  43f948:	b.ne	43f9d0 <ferror@plt+0x3d060>  // b.any
  43f94c:	ldr	x0, [sp, #56]
  43f950:	ldrb	w0, [x0]
  43f954:	cmp	w0, #0x0
  43f958:	b.eq	43f99c <ferror@plt+0x3d02c>  // b.none
  43f95c:	ldr	x0, [sp, #56]
  43f960:	ldrb	w0, [x0]
  43f964:	cmp	w0, #0x2a
  43f968:	b.eq	43f99c <ferror@plt+0x3d02c>  // b.none
  43f96c:	ldr	x0, [sp, #56]
  43f970:	ldrb	w0, [x0]
  43f974:	cmp	w0, #0xa
  43f978:	b.eq	43f99c <ferror@plt+0x3d02c>  // b.none
  43f97c:	ldr	x0, [sp, #56]
  43f980:	ldrb	w0, [x0]
  43f984:	cmp	w0, #0xd
  43f988:	b.eq	43f99c <ferror@plt+0x3d02c>  // b.none
  43f98c:	ldr	x0, [sp, #56]
  43f990:	add	x0, x0, #0x1
  43f994:	str	x0, [sp, #56]
  43f998:	b	43f94c <ferror@plt+0x3cfdc>
  43f99c:	ldr	x0, [sp, #56]
  43f9a0:	ldrb	w0, [x0]
  43f9a4:	cmp	w0, #0x2a
  43f9a8:	b.ne	43fa10 <ferror@plt+0x3d0a0>  // b.any
  43f9ac:	ldr	x0, [sp, #56]
  43f9b0:	add	x0, x0, #0x1
  43f9b4:	ldrb	w0, [x0]
  43f9b8:	cmp	w0, #0x2f
  43f9bc:	b.eq	43fa10 <ferror@plt+0x3d0a0>  // b.none
  43f9c0:	ldr	x0, [sp, #56]
  43f9c4:	add	x0, x0, #0x1
  43f9c8:	str	x0, [sp, #56]
  43f9cc:	b	43f94c <ferror@plt+0x3cfdc>
  43f9d0:	ldr	x0, [sp, #56]
  43f9d4:	ldrb	w0, [x0]
  43f9d8:	cmp	w0, #0x0
  43f9dc:	b.eq	43fa10 <ferror@plt+0x3d0a0>  // b.none
  43f9e0:	ldr	x0, [sp, #56]
  43f9e4:	ldrb	w0, [x0]
  43f9e8:	cmp	w0, #0xa
  43f9ec:	b.eq	43fa10 <ferror@plt+0x3d0a0>  // b.none
  43f9f0:	ldr	x0, [sp, #56]
  43f9f4:	ldrb	w0, [x0]
  43f9f8:	cmp	w0, #0xd
  43f9fc:	b.eq	43fa10 <ferror@plt+0x3d0a0>  // b.none
  43fa00:	ldr	x0, [sp, #56]
  43fa04:	add	x0, x0, #0x1
  43fa08:	str	x0, [sp, #56]
  43fa0c:	b	43f9d0 <ferror@plt+0x3d060>
  43fa10:	ldr	x0, [sp, #16]
  43fa14:	ldrb	w0, [x0]
  43fa18:	cmp	w0, #0x2a
  43fa1c:	b.ne	43fa4c <ferror@plt+0x3d0dc>  // b.any
  43fa20:	ldr	x0, [sp, #56]
  43fa24:	ldrb	w0, [x0]
  43fa28:	cmp	w0, #0x2a
  43fa2c:	b.ne	43fa44 <ferror@plt+0x3d0d4>  // b.any
  43fa30:	ldr	x0, [sp, #56]
  43fa34:	add	x0, x0, #0x1
  43fa38:	ldrb	w0, [x0]
  43fa3c:	cmp	w0, #0x2f
  43fa40:	b.eq	43fa64 <ferror@plt+0x3d0f4>  // b.none
  43fa44:	mov	w0, #0x0                   	// #0
  43fa48:	b	43fa68 <ferror@plt+0x3d0f8>
  43fa4c:	ldr	x0, [sp, #56]
  43fa50:	ldrb	w0, [x0]
  43fa54:	cmp	w0, #0xa
  43fa58:	b.eq	43fa64 <ferror@plt+0x3d0f4>  // b.none
  43fa5c:	mov	w0, #0x0                   	// #0
  43fa60:	b	43fa68 <ferror@plt+0x3d0f8>
  43fa64:	mov	w0, #0x1                   	// #1
  43fa68:	ldp	x29, x30, [sp], #64
  43fa6c:	ret
  43fa70:	stp	x29, x30, [sp, #-32]!
  43fa74:	mov	x29, sp
  43fa78:	str	x0, [sp, #24]
  43fa7c:	str	w1, [sp, #20]
  43fa80:	ldr	w1, [sp, #20]
  43fa84:	mov	x0, x1
  43fa88:	lsl	x0, x0, #1
  43fa8c:	add	x0, x0, x1
  43fa90:	lsl	x0, x0, #3
  43fa94:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  43fa98:	mov	x1, x0
  43fa9c:	ldr	x0, [sp, #24]
  43faa0:	str	x1, [x0, #16]
  43faa4:	ldr	x0, [sp, #24]
  43faa8:	ldr	x2, [x0, #16]
  43faac:	ldr	w1, [sp, #20]
  43fab0:	mov	x0, x1
  43fab4:	lsl	x0, x0, #1
  43fab8:	add	x0, x0, x1
  43fabc:	lsl	x0, x0, #3
  43fac0:	add	x1, x2, x0
  43fac4:	ldr	x0, [sp, #24]
  43fac8:	str	x1, [x0, #24]
  43facc:	ldr	x0, [sp, #24]
  43fad0:	str	xzr, [x0]
  43fad4:	nop
  43fad8:	ldp	x29, x30, [sp], #32
  43fadc:	ret
  43fae0:	stp	x29, x30, [sp, #-32]!
  43fae4:	mov	x29, sp
  43fae8:	str	x0, [sp, #24]
  43faec:	ldr	x0, [sp, #24]
  43faf0:	ldr	x0, [x0]
  43faf4:	cmp	x0, #0x0
  43faf8:	b.ne	43fb30 <ferror@plt+0x3d1c0>  // b.any
  43fafc:	mov	x0, #0x20                  	// #32
  43fb00:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  43fb04:	mov	x1, x0
  43fb08:	ldr	x0, [sp, #24]
  43fb0c:	str	x1, [x0]
  43fb10:	ldr	x0, [sp, #24]
  43fb14:	ldr	x0, [x0]
  43fb18:	ldr	x1, [sp, #24]
  43fb1c:	str	x1, [x0, #8]
  43fb20:	ldr	x0, [sp, #24]
  43fb24:	ldr	x0, [x0]
  43fb28:	mov	w1, #0xfa                  	// #250
  43fb2c:	bl	43fa70 <ferror@plt+0x3d100>
  43fb30:	ldr	x0, [sp, #24]
  43fb34:	ldr	x0, [x0]
  43fb38:	ldp	x29, x30, [sp], #32
  43fb3c:	ret
  43fb40:	stp	x29, x30, [sp, #-32]!
  43fb44:	mov	x29, sp
  43fb48:	str	x0, [sp, #24]
  43fb4c:	ldr	x0, [sp, #24]
  43fb50:	ldr	w0, [x0, #48]
  43fb54:	cmp	w0, #0x1
  43fb58:	b.ne	43fb84 <ferror@plt+0x3d214>  // b.any
  43fb5c:	ldr	x0, [sp, #24]
  43fb60:	ldr	x1, [x0, #24]
  43fb64:	ldr	x0, [sp, #24]
  43fb68:	ldr	x0, [x0, #16]
  43fb6c:	sub	x0, x1, x0
  43fb70:	asr	x1, x0, #3
  43fb74:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  43fb78:	movk	x0, #0xaaab
  43fb7c:	mul	x0, x1, x0
  43fb80:	b	43fbd8 <ferror@plt+0x3d268>
  43fb84:	ldr	x0, [sp, #24]
  43fb88:	ldr	w0, [x0, #48]
  43fb8c:	cmp	w0, #0x0
  43fb90:	b.eq	43fba4 <ferror@plt+0x3d234>  // b.none
  43fb94:	ldr	x0, [sp, #24]
  43fb98:	ldr	w0, [x0, #48]
  43fb9c:	cmp	w0, #0x2
  43fba0:	b.ne	43fbc0 <ferror@plt+0x3d250>  // b.any
  43fba4:	ldr	x0, [sp, #24]
  43fba8:	ldr	x1, [x0, #24]
  43fbac:	ldr	x0, [sp, #24]
  43fbb0:	ldr	x0, [x0, #16]
  43fbb4:	sub	x0, x1, x0
  43fbb8:	asr	x0, x0, #3
  43fbbc:	b	43fbd8 <ferror@plt+0x3d268>
  43fbc0:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43fbc4:	add	x2, x0, #0x8b0
  43fbc8:	mov	w1, #0x99f                 	// #2463
  43fbcc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43fbd0:	add	x0, x0, #0x418
  43fbd4:	bl	4099a4 <ferror@plt+0x7034>
  43fbd8:	ldp	x29, x30, [sp], #32
  43fbdc:	ret
  43fbe0:	stp	x29, x30, [sp, #-32]!
  43fbe4:	mov	x29, sp
  43fbe8:	str	x0, [sp, #24]
  43fbec:	str	w1, [sp, #20]
  43fbf0:	ldr	x0, [sp, #24]
  43fbf4:	ldr	w0, [x0, #48]
  43fbf8:	cmp	w0, #0x1
  43fbfc:	b.ne	43fc24 <ferror@plt+0x3d2b4>  // b.any
  43fc00:	ldr	x0, [sp, #24]
  43fc04:	ldr	x2, [x0, #16]
  43fc08:	ldrsw	x1, [sp, #20]
  43fc0c:	mov	x0, x1
  43fc10:	lsl	x0, x0, #1
  43fc14:	add	x0, x0, x1
  43fc18:	lsl	x0, x0, #3
  43fc1c:	add	x0, x2, x0
  43fc20:	b	43fc78 <ferror@plt+0x3d308>
  43fc24:	ldr	x0, [sp, #24]
  43fc28:	ldr	w0, [x0, #48]
  43fc2c:	cmp	w0, #0x0
  43fc30:	b.eq	43fc44 <ferror@plt+0x3d2d4>  // b.none
  43fc34:	ldr	x0, [sp, #24]
  43fc38:	ldr	w0, [x0, #48]
  43fc3c:	cmp	w0, #0x2
  43fc40:	b.ne	43fc60 <ferror@plt+0x3d2f0>  // b.any
  43fc44:	ldr	x0, [sp, #24]
  43fc48:	ldr	x1, [x0, #16]
  43fc4c:	ldrsw	x0, [sp, #20]
  43fc50:	lsl	x0, x0, #3
  43fc54:	add	x0, x1, x0
  43fc58:	ldr	x0, [x0]
  43fc5c:	b	43fc78 <ferror@plt+0x3d308>
  43fc60:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43fc64:	add	x2, x0, #0x8d8
  43fc68:	mov	w1, #0x9ad                 	// #2477
  43fc6c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  43fc70:	add	x0, x0, #0x418
  43fc74:	bl	4099a4 <ferror@plt+0x7034>
  43fc78:	ldp	x29, x30, [sp], #32
  43fc7c:	ret
  43fc80:	stp	x29, x30, [sp, #-80]!
  43fc84:	mov	x29, sp
  43fc88:	str	x0, [sp, #24]
  43fc8c:	str	w1, [sp, #20]
  43fc90:	ldr	x0, [sp, #24]
  43fc94:	ldr	x0, [x0, #136]
  43fc98:	str	x0, [sp, #72]
  43fc9c:	ldr	x0, [sp, #72]
  43fca0:	ldr	x0, [x0, #8]
  43fca4:	cmp	x0, #0x0
  43fca8:	b.eq	43fd04 <ferror@plt+0x3d394>  // b.none
  43fcac:	ldr	x0, [sp, #72]
  43fcb0:	bl	43fb40 <ferror@plt+0x3d1d0>
  43fcb4:	sxtw	x0, w0
  43fcb8:	str	x0, [sp, #64]
  43fcbc:	ldr	x0, [sp, #64]
  43fcc0:	mov	w1, w0
  43fcc4:	ldr	w0, [sp, #20]
  43fcc8:	cmp	w0, w1
  43fccc:	b.ge	43fce0 <ferror@plt+0x3d370>  // b.tcont
  43fcd0:	ldr	w1, [sp, #20]
  43fcd4:	ldr	x0, [sp, #72]
  43fcd8:	bl	43fbe0 <ferror@plt+0x3d270>
  43fcdc:	b	43fdc0 <ferror@plt+0x3d450>
  43fce0:	ldr	x0, [sp, #64]
  43fce4:	mov	w1, w0
  43fce8:	ldr	w0, [sp, #20]
  43fcec:	sub	w0, w0, w1
  43fcf0:	str	w0, [sp, #20]
  43fcf4:	ldr	x0, [sp, #72]
  43fcf8:	ldr	x0, [x0, #8]
  43fcfc:	str	x0, [sp, #72]
  43fd00:	b	43fc9c <ferror@plt+0x3d32c>
  43fd04:	ldr	w0, [sp, #20]
  43fd08:	str	w0, [sp, #60]
  43fd0c:	ldr	x0, [sp, #24]
  43fd10:	ldr	w0, [x0, #500]
  43fd14:	add	w1, w0, #0x1
  43fd18:	ldr	x0, [sp, #24]
  43fd1c:	str	w1, [x0, #500]
  43fd20:	ldr	x0, [sp, #24]
  43fd24:	ldr	x0, [x0, #904]
  43fd28:	str	x0, [sp, #48]
  43fd2c:	ldr	x0, [sp, #24]
  43fd30:	str	xzr, [x0, #904]
  43fd34:	ldr	x0, [sp, #24]
  43fd38:	bl	43ffb4 <ferror@plt+0x3d644>
  43fd3c:	str	x0, [sp, #40]
  43fd40:	ldr	x0, [sp, #40]
  43fd44:	ldrb	w0, [x0, #4]
  43fd48:	cmp	w0, #0x16
  43fd4c:	b.ne	43fd60 <ferror@plt+0x3d3f0>  // b.any
  43fd50:	ldr	w0, [sp, #20]
  43fd54:	sub	w0, w0, #0x1
  43fd58:	str	w0, [sp, #20]
  43fd5c:	b	43fd84 <ferror@plt+0x3d414>
  43fd60:	ldr	w0, [sp, #20]
  43fd64:	sub	w1, w0, #0x1
  43fd68:	str	w1, [sp, #20]
  43fd6c:	cmp	w0, #0x0
  43fd70:	cset	w0, ne  // ne = any
  43fd74:	and	w0, w0, #0xff
  43fd78:	cmp	w0, #0x0
  43fd7c:	b.eq	43fd84 <ferror@plt+0x3d414>  // b.none
  43fd80:	b	43fd34 <ferror@plt+0x3d3c4>
  43fd84:	ldr	w1, [sp, #60]
  43fd88:	ldr	w0, [sp, #20]
  43fd8c:	sub	w0, w1, w0
  43fd90:	mov	w1, w0
  43fd94:	ldr	x0, [sp, #24]
  43fd98:	bl	44c618 <ferror@plt+0x49ca8>
  43fd9c:	ldr	x0, [sp, #24]
  43fda0:	ldr	w0, [x0, #500]
  43fda4:	sub	w1, w0, #0x1
  43fda8:	ldr	x0, [sp, #24]
  43fdac:	str	w1, [x0, #500]
  43fdb0:	ldr	x0, [sp, #24]
  43fdb4:	ldr	x1, [sp, #48]
  43fdb8:	str	x1, [x0, #904]
  43fdbc:	ldr	x0, [sp, #40]
  43fdc0:	ldp	x29, x30, [sp], #80
  43fdc4:	ret
  43fdc8:	stp	x29, x30, [sp, #-80]!
  43fdcc:	mov	x29, sp
  43fdd0:	str	x0, [sp, #24]
  43fdd4:	ldr	x0, [sp, #24]
  43fdd8:	ldr	x0, [x0, #488]
  43fddc:	ldr	x1, [x0, #24]
  43fde0:	ldr	x0, [sp, #24]
  43fde4:	ldr	x0, [x0, #448]
  43fde8:	sub	x0, x1, x0
  43fdec:	asr	x1, x0, #3
  43fdf0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  43fdf4:	movk	x0, #0xaaab
  43fdf8:	mul	x0, x1, x0
  43fdfc:	str	x0, [sp, #72]
  43fe00:	ldr	x0, [sp, #24]
  43fe04:	ldr	w0, [x0, #496]
  43fe08:	mov	w0, w0
  43fe0c:	str	x0, [sp, #64]
  43fe10:	ldr	x0, [sp, #24]
  43fe14:	ldr	x0, [x0, #448]
  43fe18:	sub	x0, x0, #0x18
  43fe1c:	str	x0, [sp, #56]
  43fe20:	ldr	x0, [sp, #64]
  43fe24:	cmp	x0, #0x0
  43fe28:	b.eq	43ff2c <ferror@plt+0x3d5bc>  // b.none
  43fe2c:	ldr	x1, [sp, #72]
  43fe30:	ldr	x0, [sp, #64]
  43fe34:	cmp	x1, x0
  43fe38:	b.gt	43fed0 <ferror@plt+0x3d560>
  43fe3c:	ldr	x0, [sp, #24]
  43fe40:	ldr	x0, [x0, #488]
  43fe44:	bl	43fae0 <ferror@plt+0x3d170>
  43fe48:	str	x0, [sp, #48]
  43fe4c:	ldr	x1, [sp, #72]
  43fe50:	ldr	x0, [sp, #64]
  43fe54:	cmp	x1, x0
  43fe58:	b.ge	43fea0 <ferror@plt+0x3d530>  // b.tcont
  43fe5c:	ldr	x0, [sp, #48]
  43fe60:	ldr	x0, [x0, #16]
  43fe64:	add	x3, x0, #0x18
  43fe68:	ldr	x0, [sp, #48]
  43fe6c:	ldr	x4, [x0, #16]
  43fe70:	ldr	x1, [sp, #64]
  43fe74:	ldr	x0, [sp, #72]
  43fe78:	sub	x0, x1, x0
  43fe7c:	mov	x1, x0
  43fe80:	mov	x0, x1
  43fe84:	lsl	x0, x0, #1
  43fe88:	add	x0, x0, x1
  43fe8c:	lsl	x0, x0, #3
  43fe90:	mov	x2, x0
  43fe94:	mov	x1, x4
  43fe98:	mov	x0, x3
  43fe9c:	bl	4022f0 <memmove@plt>
  43fea0:	ldr	x0, [sp, #24]
  43fea4:	ldr	x0, [x0, #488]
  43fea8:	ldr	x0, [x0, #24]
  43feac:	ldr	x1, [sp, #48]
  43feb0:	ldr	x1, [x1, #16]
  43feb4:	sub	x0, x0, #0x18
  43feb8:	mov	x2, x1
  43febc:	mov	x3, x0
  43fec0:	ldp	x0, x1, [x3]
  43fec4:	stp	x0, x1, [x2]
  43fec8:	ldr	x0, [x3, #16]
  43fecc:	str	x0, [x2, #16]
  43fed0:	ldr	x0, [sp, #72]
  43fed4:	cmp	x0, #0x1
  43fed8:	b.le	43ff2c <ferror@plt+0x3d5bc>
  43fedc:	ldr	x0, [sp, #24]
  43fee0:	ldr	x0, [x0, #448]
  43fee4:	add	x3, x0, #0x18
  43fee8:	ldr	x0, [sp, #24]
  43feec:	ldr	x4, [x0, #448]
  43fef0:	ldr	x0, [sp, #72]
  43fef4:	sub	x0, x0, #0x1
  43fef8:	ldr	x2, [sp, #64]
  43fefc:	ldr	x1, [sp, #64]
  43ff00:	cmp	x2, x0
  43ff04:	csel	x0, x1, x0, le
  43ff08:	mov	x1, x0
  43ff0c:	mov	x0, x1
  43ff10:	lsl	x0, x0, #1
  43ff14:	add	x0, x0, x1
  43ff18:	lsl	x0, x0, #3
  43ff1c:	mov	x2, x0
  43ff20:	mov	x1, x4
  43ff24:	mov	x0, x3
  43ff28:	bl	4022f0 <memmove@plt>
  43ff2c:	ldr	x0, [sp, #72]
  43ff30:	cmp	x0, #0x0
  43ff34:	b.ne	43ff80 <ferror@plt+0x3d610>  // b.any
  43ff38:	ldr	x0, [sp, #24]
  43ff3c:	ldr	x1, [x0, #448]
  43ff40:	ldr	x0, [sp, #24]
  43ff44:	ldr	x0, [x0, #488]
  43ff48:	ldr	x0, [x0, #24]
  43ff4c:	cmp	x1, x0
  43ff50:	b.ne	43ff80 <ferror@plt+0x3d610>  // b.any
  43ff54:	ldr	x0, [sp, #24]
  43ff58:	ldr	x0, [x0, #488]
  43ff5c:	bl	43fae0 <ferror@plt+0x3d170>
  43ff60:	mov	x1, x0
  43ff64:	ldr	x0, [sp, #24]
  43ff68:	str	x1, [x0, #488]
  43ff6c:	ldr	x0, [sp, #24]
  43ff70:	ldr	x0, [x0, #488]
  43ff74:	ldr	x1, [x0, #16]
  43ff78:	ldr	x0, [sp, #24]
  43ff7c:	str	x1, [x0, #448]
  43ff80:	ldr	x0, [sp, #24]
  43ff84:	ldr	x0, [x0, #448]
  43ff88:	add	x2, x0, #0x18
  43ff8c:	ldr	x1, [sp, #24]
  43ff90:	str	x2, [x1, #448]
  43ff94:	str	x0, [sp, #40]
  43ff98:	ldr	x0, [sp, #56]
  43ff9c:	ldr	w1, [x0]
  43ffa0:	ldr	x0, [sp, #40]
  43ffa4:	str	w1, [x0]
  43ffa8:	ldr	x0, [sp, #40]
  43ffac:	ldp	x29, x30, [sp], #80
  43ffb0:	ret
  43ffb4:	stp	x29, x30, [sp, #-48]!
  43ffb8:	mov	x29, sp
  43ffbc:	str	x0, [sp, #24]
  43ffc0:	ldr	x0, [sp, #24]
  43ffc4:	ldr	x1, [x0, #448]
  43ffc8:	ldr	x0, [sp, #24]
  43ffcc:	ldr	x0, [x0, #488]
  43ffd0:	ldr	x0, [x0, #24]
  43ffd4:	cmp	x1, x0
  43ffd8:	b.ne	440008 <ferror@plt+0x3d698>  // b.any
  43ffdc:	ldr	x0, [sp, #24]
  43ffe0:	ldr	x0, [x0, #488]
  43ffe4:	bl	43fae0 <ferror@plt+0x3d170>
  43ffe8:	mov	x1, x0
  43ffec:	ldr	x0, [sp, #24]
  43fff0:	str	x1, [x0, #488]
  43fff4:	ldr	x0, [sp, #24]
  43fff8:	ldr	x0, [x0, #488]
  43fffc:	ldr	x1, [x0, #16]
  440000:	ldr	x0, [sp, #24]
  440004:	str	x1, [x0, #448]
  440008:	ldr	x0, [sp, #24]
  44000c:	ldr	x1, [x0, #448]
  440010:	ldr	x0, [sp, #24]
  440014:	ldr	x0, [x0, #488]
  440018:	ldr	x0, [x0, #16]
  44001c:	cmp	x1, x0
  440020:	b.cc	440040 <ferror@plt+0x3d6d0>  // b.lo, b.ul, b.last
  440024:	ldr	x0, [sp, #24]
  440028:	ldr	x1, [x0, #448]
  44002c:	ldr	x0, [sp, #24]
  440030:	ldr	x0, [x0, #488]
  440034:	ldr	x0, [x0, #24]
  440038:	cmp	x1, x0
  44003c:	b.cc	440058 <ferror@plt+0x3d6e8>  // b.lo, b.ul, b.last
  440040:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440044:	add	x2, x0, #0x8f8
  440048:	mov	w1, #0xa1d                 	// #2589
  44004c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440050:	add	x0, x0, #0x418
  440054:	bl	4099a4 <ferror@plt+0x7034>
  440058:	ldr	x0, [sp, #24]
  44005c:	ldr	w0, [x0, #496]
  440060:	cmp	w0, #0x0
  440064:	b.eq	440098 <ferror@plt+0x3d728>  // b.none
  440068:	ldr	x0, [sp, #24]
  44006c:	ldr	w0, [x0, #496]
  440070:	sub	w1, w0, #0x1
  440074:	ldr	x0, [sp, #24]
  440078:	str	w1, [x0, #496]
  44007c:	ldr	x0, [sp, #24]
  440080:	ldr	x0, [x0, #448]
  440084:	add	x2, x0, #0x18
  440088:	ldr	x1, [sp, #24]
  44008c:	str	x2, [x1, #448]
  440090:	str	x0, [sp, #40]
  440094:	b	4400a4 <ferror@plt+0x3d734>
  440098:	ldr	x0, [sp, #24]
  44009c:	bl	44030c <ferror@plt+0x3d99c>
  4400a0:	str	x0, [sp, #40]
  4400a4:	ldr	x0, [sp, #40]
  4400a8:	ldrh	w0, [x0, #6]
  4400ac:	and	w0, w0, #0x40
  4400b0:	cmp	w0, #0x0
  4400b4:	b.eq	440180 <ferror@plt+0x3d810>  // b.none
  4400b8:	ldr	x0, [sp, #40]
  4400bc:	ldrb	w0, [x0, #4]
  4400c0:	cmp	w0, #0x25
  4400c4:	b.ne	440124 <ferror@plt+0x3d7b4>  // b.any
  4400c8:	ldr	x0, [sp, #24]
  4400cc:	ldrb	w0, [x0, #25]
  4400d0:	cmp	w0, #0x1
  4400d4:	b.eq	440124 <ferror@plt+0x3d7b4>  // b.none
  4400d8:	ldr	x0, [sp, #40]
  4400dc:	ldrh	w0, [x0, #6]
  4400e0:	and	w0, w0, #0x1
  4400e4:	mov	w1, w0
  4400e8:	ldr	x0, [sp, #24]
  4400ec:	bl	42b7b8 <ferror@plt+0x28e48>
  4400f0:	cmp	w0, #0x0
  4400f4:	cset	w0, ne  // ne = any
  4400f8:	and	w0, w0, #0xff
  4400fc:	cmp	w0, #0x0
  440100:	b.eq	440140 <ferror@plt+0x3d7d0>  // b.none
  440104:	ldr	x0, [sp, #24]
  440108:	ldrb	w0, [x0, #156]
  44010c:	cmp	w0, #0x53
  440110:	b.eq	4401cc <ferror@plt+0x3d85c>  // b.none
  440114:	ldr	x0, [sp, #24]
  440118:	add	x0, x0, #0x98
  44011c:	str	x0, [sp, #40]
  440120:	b	440140 <ferror@plt+0x3d7d0>
  440124:	ldr	x0, [sp, #24]
  440128:	ldrb	w0, [x0, #32]
  44012c:	cmp	w0, #0x0
  440130:	b.eq	440140 <ferror@plt+0x3d7d0>  // b.none
  440134:	ldr	x0, [sp, #24]
  440138:	add	x0, x0, #0x98
  44013c:	str	x0, [sp, #40]
  440140:	ldr	x0, [sp, #24]
  440144:	ldr	x0, [x0, #904]
  440148:	cmp	x0, #0x0
  44014c:	b.eq	440180 <ferror@plt+0x3d810>  // b.none
  440150:	ldr	x0, [sp, #24]
  440154:	ldrb	w0, [x0, #18]
  440158:	cmp	w0, #0x0
  44015c:	b.ne	440180 <ferror@plt+0x3d810>  // b.any
  440160:	ldr	x0, [sp, #24]
  440164:	ldr	x3, [x0, #904]
  440168:	ldr	x0, [sp, #24]
  44016c:	ldrb	w0, [x0, #25]
  440170:	mov	w2, w0
  440174:	ldr	x1, [sp, #40]
  440178:	ldr	x0, [sp, #24]
  44017c:	blr	x3
  440180:	ldr	x0, [sp, #24]
  440184:	ldrb	w0, [x0, #16]
  440188:	cmp	w0, #0x0
  44018c:	b.ne	4401d4 <ferror@plt+0x3d864>  // b.any
  440190:	ldr	x0, [sp, #24]
  440194:	ldrb	w0, [x0, #32]
  440198:	cmp	w0, #0x0
  44019c:	b.ne	4401d4 <ferror@plt+0x3d864>  // b.any
  4401a0:	ldr	x0, [sp, #24]
  4401a4:	strb	wzr, [x0, #440]
  4401a8:	ldr	x0, [sp, #24]
  4401ac:	ldrb	w0, [x0, #18]
  4401b0:	cmp	w0, #0x0
  4401b4:	b.eq	4401d4 <ferror@plt+0x3d864>  // b.none
  4401b8:	ldr	x0, [sp, #40]
  4401bc:	ldrb	w0, [x0, #4]
  4401c0:	cmp	w0, #0x16
  4401c4:	b.eq	4401d4 <ferror@plt+0x3d864>  // b.none
  4401c8:	b	43ffc0 <ferror@plt+0x3d650>
  4401cc:	nop
  4401d0:	b	43ffc0 <ferror@plt+0x3d650>
  4401d4:	ldr	x0, [sp, #40]
  4401d8:	ldp	x29, x30, [sp], #48
  4401dc:	ret
  4401e0:	stp	x29, x30, [sp, #-48]!
  4401e4:	mov	x29, sp
  4401e8:	str	x0, [sp, #24]
  4401ec:	ldr	x0, [sp, #24]
  4401f0:	ldrb	w0, [x0, #16]
  4401f4:	cmp	w0, #0x0
  4401f8:	b.eq	440204 <ferror@plt+0x3d894>  // b.none
  4401fc:	mov	w0, #0x0                   	// #0
  440200:	b	440304 <ferror@plt+0x3d994>
  440204:	ldr	x0, [sp, #24]
  440208:	ldr	x0, [x0]
  44020c:	str	x0, [sp, #40]
  440210:	ldr	x0, [sp, #40]
  440214:	ldrb	w0, [x0, #104]
  440218:	eor	w0, w0, #0x1
  44021c:	and	w0, w0, #0xff
  440220:	cmp	w0, #0x0
  440224:	b.eq	440230 <ferror@plt+0x3d8c0>  // b.none
  440228:	mov	w0, #0x1                   	// #1
  44022c:	b	440304 <ferror@plt+0x3d994>
  440230:	ldr	x0, [sp, #40]
  440234:	ldr	x1, [x0, #16]
  440238:	ldr	x0, [sp, #40]
  44023c:	ldr	x0, [x0, #32]
  440240:	cmp	x1, x0
  440244:	b.cs	440258 <ferror@plt+0x3d8e8>  // b.hs, b.nlast
  440248:	ldr	x0, [sp, #24]
  44024c:	bl	43b8b8 <ferror@plt+0x38f48>
  440250:	mov	w0, #0x1                   	// #1
  440254:	b	440304 <ferror@plt+0x3d994>
  440258:	ldr	x0, [sp, #24]
  44025c:	ldrb	w0, [x0, #25]
  440260:	cmp	w0, #0x0
  440264:	b.eq	440270 <ferror@plt+0x3d900>  // b.none
  440268:	mov	w0, #0x0                   	// #0
  44026c:	b	440304 <ferror@plt+0x3d994>
  440270:	ldr	x0, [sp, #40]
  440274:	ldr	x1, [x0, #24]
  440278:	ldr	x0, [sp, #40]
  44027c:	ldr	x0, [x0, #32]
  440280:	cmp	x1, x0
  440284:	b.eq	4402c8 <ferror@plt+0x3d958>  // b.none
  440288:	ldr	x0, [sp, #40]
  44028c:	ldr	x1, [x0, #16]
  440290:	ldr	x0, [sp, #40]
  440294:	ldr	x0, [x0, #32]
  440298:	cmp	x1, x0
  44029c:	b.ls	4402c8 <ferror@plt+0x3d958>  // b.plast
  4402a0:	ldr	x0, [sp, #40]
  4402a4:	ldrb	w0, [x0, #105]
  4402a8:	and	w0, w0, #0x2
  4402ac:	and	w0, w0, #0xff
  4402b0:	cmp	w0, #0x0
  4402b4:	b.ne	4402c8 <ferror@plt+0x3d958>  // b.any
  4402b8:	ldr	x0, [sp, #40]
  4402bc:	ldr	x1, [x0, #32]
  4402c0:	ldr	x0, [sp, #40]
  4402c4:	str	x1, [x0, #16]
  4402c8:	ldr	x0, [sp, #40]
  4402cc:	ldrb	w0, [x0, #105]
  4402d0:	ubfx	x0, x0, #2, #1
  4402d4:	and	w0, w0, #0xff
  4402d8:	str	w0, [sp, #36]
  4402dc:	ldr	x0, [sp, #24]
  4402e0:	bl	430374 <ferror@plt+0x2da04>
  4402e4:	ldr	x0, [sp, #24]
  4402e8:	ldr	x0, [x0]
  4402ec:	cmp	x0, #0x0
  4402f0:	b.eq	440300 <ferror@plt+0x3d990>  // b.none
  4402f4:	ldr	w0, [sp, #36]
  4402f8:	cmp	w0, #0x0
  4402fc:	b.eq	440204 <ferror@plt+0x3d894>  // b.none
  440300:	mov	w0, #0x0                   	// #0
  440304:	ldp	x29, x30, [sp], #48
  440308:	ret
  44030c:	stp	x29, x30, [sp, #-176]!
  440310:	mov	x29, sp
  440314:	str	x0, [sp, #24]
  440318:	strb	wzr, [sp, #175]
  44031c:	ldr	x0, [sp, #24]
  440320:	ldr	x0, [x0, #448]
  440324:	add	x2, x0, #0x18
  440328:	ldr	x1, [sp, #24]
  44032c:	str	x2, [x1, #448]
  440330:	str	x0, [sp, #160]
  440334:	ldr	x0, [sp, #160]
  440338:	strh	wzr, [x0, #6]
  44033c:	ldr	x0, [sp, #24]
  440340:	ldr	x0, [x0]
  440344:	str	x0, [sp, #152]
  440348:	ldr	x0, [sp, #152]
  44034c:	ldrb	w0, [x0, #104]
  440350:	cmp	w0, #0x0
  440354:	b.eq	440494 <ferror@plt+0x3db24>  // b.none
  440358:	ldr	x0, [sp, #24]
  44035c:	ldrb	w0, [x0, #32]
  440360:	cmp	w0, #0x0
  440364:	b.eq	4403ac <ferror@plt+0x3da3c>  // b.none
  440368:	ldr	x0, [sp, #160]
  44036c:	mov	w1, #0x52                  	// #82
  440370:	strb	w1, [x0, #4]
  440374:	ldr	x0, [sp, #24]
  440378:	strb	wzr, [x0, #32]
  44037c:	ldr	x0, [sp, #24]
  440380:	ldrb	w0, [x0, #33]
  440384:	cmp	w0, #0x0
  440388:	b.ne	4403a4 <ferror@plt+0x3da34>  // b.any
  44038c:	ldr	x0, [sp, #24]
  440390:	ldrb	w0, [x0, #24]
  440394:	sub	w0, w0, #0x1
  440398:	and	w1, w0, #0xff
  44039c:	ldr	x0, [sp, #24]
  4403a0:	strb	w1, [x0, #24]
  4403a4:	ldr	x0, [sp, #160]
  4403a8:	b	441950 <ferror@plt+0x3efe0>
  4403ac:	ldr	x0, [sp, #24]
  4403b0:	bl	4401e0 <ferror@plt+0x3d870>
  4403b4:	and	w0, w0, #0xff
  4403b8:	eor	w0, w0, #0x1
  4403bc:	and	w0, w0, #0xff
  4403c0:	cmp	w0, #0x0
  4403c4:	b.eq	44040c <ferror@plt+0x3da9c>  // b.none
  4403c8:	ldr	x0, [sp, #160]
  4403cc:	mov	w1, #0x16                  	// #22
  4403d0:	strb	w1, [x0, #4]
  4403d4:	ldr	x0, [sp, #24]
  4403d8:	ldrb	w0, [x0, #16]
  4403dc:	cmp	w0, #0x0
  4403e0:	b.ne	440404 <ferror@plt+0x3da94>  // b.any
  4403e4:	ldr	x0, [sp, #24]
  4403e8:	ldr	x0, [x0, #40]
  4403ec:	ldr	w1, [x0, #60]
  4403f0:	ldr	x0, [sp, #160]
  4403f4:	str	w1, [x0]
  4403f8:	ldr	x0, [sp, #160]
  4403fc:	mov	w1, #0x40                  	// #64
  440400:	strh	w1, [x0, #6]
  440404:	ldr	x0, [sp, #160]
  440408:	b	441950 <ferror@plt+0x3efe0>
  44040c:	ldr	x0, [sp, #24]
  440410:	ldr	x0, [x0]
  440414:	ldr	x1, [sp, #152]
  440418:	cmp	x1, x0
  44041c:	b.eq	440424 <ferror@plt+0x3dab4>  // b.none
  440420:	strb	wzr, [sp, #175]
  440424:	ldr	x0, [sp, #24]
  440428:	ldr	w0, [x0, #500]
  44042c:	cmp	w0, #0x0
  440430:	b.ne	440460 <ferror@plt+0x3daf0>  // b.any
  440434:	ldr	x0, [sp, #24]
  440438:	add	x1, x0, #0x1c8
  44043c:	ldr	x0, [sp, #24]
  440440:	str	x1, [x0, #488]
  440444:	ldr	x0, [sp, #24]
  440448:	ldr	x0, [x0, #472]
  44044c:	str	x0, [sp, #160]
  440450:	ldr	x0, [sp, #160]
  440454:	add	x1, x0, #0x18
  440458:	ldr	x0, [sp, #24]
  44045c:	str	x1, [x0, #448]
  440460:	ldr	x0, [sp, #160]
  440464:	mov	w1, #0x40                  	// #64
  440468:	strh	w1, [x0, #6]
  44046c:	ldr	x0, [sp, #24]
  440470:	ldrb	w0, [x0, #25]
  440474:	cmp	w0, #0x2
  440478:	b.ne	440494 <ferror@plt+0x3db24>  // b.any
  44047c:	ldr	x0, [sp, #160]
  440480:	ldrh	w0, [x0, #6]
  440484:	orr	w0, w0, #0x1
  440488:	and	w1, w0, #0xffff
  44048c:	ldr	x0, [sp, #160]
  440490:	strh	w1, [x0, #6]
  440494:	ldr	x0, [sp, #24]
  440498:	ldr	x0, [x0]
  44049c:	str	x0, [sp, #152]
  4404a0:	ldr	x0, [sp, #24]
  4404a4:	ldr	x0, [x0, #40]
  4404a8:	ldr	w1, [x0, #60]
  4404ac:	ldr	x0, [sp, #160]
  4404b0:	str	w1, [x0]
  4404b4:	ldr	x0, [sp, #152]
  4404b8:	ldr	x1, [x0]
  4404bc:	ldr	x0, [sp, #152]
  4404c0:	ldr	x2, [x0, #48]
  4404c4:	ldr	x0, [sp, #152]
  4404c8:	ldr	w0, [x0, #56]
  4404cc:	mov	w0, w0
  4404d0:	lsl	x0, x0, #4
  4404d4:	add	x0, x2, x0
  4404d8:	ldr	x0, [x0]
  4404dc:	cmp	x1, x0
  4404e0:	b.cc	440514 <ferror@plt+0x3dba4>  // b.lo, b.ul, b.last
  4404e4:	ldr	x0, [sp, #24]
  4404e8:	ldr	x0, [x0, #8]
  4404ec:	cmp	x0, #0x0
  4404f0:	b.ne	440514 <ferror@plt+0x3dba4>  // b.any
  4404f4:	mov	w1, #0x0                   	// #0
  4404f8:	ldr	x0, [sp, #24]
  4404fc:	bl	43bf8c <ferror@plt+0x3961c>
  440500:	ldr	x0, [sp, #24]
  440504:	ldr	x0, [x0, #40]
  440508:	ldr	w1, [x0, #60]
  44050c:	ldr	x0, [sp, #160]
  440510:	str	w1, [x0]
  440514:	ldr	x0, [sp, #152]
  440518:	ldr	x0, [x0]
  44051c:	add	x2, x0, #0x1
  440520:	ldr	x1, [sp, #152]
  440524:	str	x2, [x1]
  440528:	ldrb	w0, [x0]
  44052c:	str	w0, [sp, #148]
  440530:	ldr	x0, [sp, #24]
  440534:	ldr	w0, [x0, #1408]
  440538:	cmp	w0, #0x0
  44053c:	b.eq	440554 <ferror@plt+0x3dbe4>  // b.none
  440540:	ldr	x0, [sp, #24]
  440544:	ldr	w1, [x0, #1408]
  440548:	ldr	x0, [sp, #160]
  44054c:	str	w1, [x0]
  440550:	b	440588 <ferror@plt+0x3dc18>
  440554:	ldr	x0, [sp, #24]
  440558:	ldr	x2, [x0, #40]
  44055c:	ldr	x0, [sp, #152]
  440560:	ldr	x1, [x0]
  440564:	ldr	x0, [sp, #152]
  440568:	ldr	x0, [x0, #8]
  44056c:	sub	x0, x1, x0
  440570:	mov	w1, w0
  440574:	mov	x0, x2
  440578:	bl	444658 <ferror@plt+0x41ce8>
  44057c:	mov	w1, w0
  440580:	ldr	x0, [sp, #160]
  440584:	str	w1, [x0]
  440588:	ldr	w0, [sp, #148]
  44058c:	cmp	w0, #0x7e
  440590:	b.hi	4417d4 <ferror@plt+0x3ee64>  // b.pmore
  440594:	adrp	x1, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440598:	add	x1, x1, #0x9cc
  44059c:	ldr	w0, [x1, w0, uxtw #2]
  4405a0:	adr	x1, 4405ac <ferror@plt+0x3dc3c>
  4405a4:	add	x0, x1, w0, sxtw #2
  4405a8:	br	x0
  4405ac:	ldr	x0, [sp, #160]
  4405b0:	ldrh	w0, [x0, #6]
  4405b4:	orr	w0, w0, #0x1
  4405b8:	and	w1, w0, #0xffff
  4405bc:	ldr	x0, [sp, #160]
  4405c0:	strh	w1, [x0, #6]
  4405c4:	ldr	w1, [sp, #148]
  4405c8:	ldr	x0, [sp, #24]
  4405cc:	bl	43c4d8 <ferror@plt+0x39b68>
  4405d0:	b	4404b4 <ferror@plt+0x3db44>
  4405d4:	ldr	x0, [sp, #152]
  4405d8:	ldr	x1, [x0]
  4405dc:	ldr	x0, [sp, #152]
  4405e0:	ldr	x0, [x0, #32]
  4405e4:	cmp	x1, x0
  4405e8:	b.cs	44063c <ferror@plt+0x3dccc>  // b.hs, b.nlast
  4405ec:	ldr	x0, [sp, #24]
  4405f0:	ldr	x0, [x0, #40]
  4405f4:	str	x0, [sp, #112]
  4405f8:	ldr	x0, [sp, #112]
  4405fc:	bl	4305f8 <ferror@plt+0x2dc88>
  440600:	str	x0, [sp, #104]
  440604:	ldr	x0, [sp, #112]
  440608:	ldr	w0, [x0, #60]
  44060c:	mov	w1, w0
  440610:	ldr	x0, [sp, #104]
  440614:	bl	409ad0 <ferror@plt+0x7160>
  440618:	str	w0, [sp, #100]
  44061c:	ldr	x0, [sp, #24]
  440620:	ldr	x3, [x0, #40]
  440624:	ldr	w0, [sp, #100]
  440628:	add	w0, w0, #0x1
  44062c:	mov	w2, #0x0                   	// #0
  440630:	mov	w1, w0
  440634:	mov	x0, x3
  440638:	bl	44429c <ferror@plt+0x4192c>
  44063c:	ldr	x0, [sp, #152]
  440640:	mov	w1, #0x1                   	// #1
  440644:	strb	w1, [x0, #104]
  440648:	b	440334 <ferror@plt+0x3d9c4>
  44064c:	str	wzr, [sp, #88]
  440650:	strb	wzr, [sp, #92]
  440654:	str	wzr, [sp, #96]
  440658:	ldr	x0, [sp, #160]
  44065c:	mov	w1, #0x37                  	// #55
  440660:	strb	w1, [x0, #4]
  440664:	ldr	x0, [sp, #160]
  440668:	add	x0, x0, #0x8
  44066c:	add	x1, sp, #0x58
  440670:	mov	x2, x1
  440674:	mov	x1, x0
  440678:	ldr	x0, [sp, #24]
  44067c:	bl	43d030 <ferror@plt+0x3a6c0>
  440680:	add	x0, sp, #0x58
  440684:	mov	x2, x0
  440688:	ldr	x1, [sp, #160]
  44068c:	ldr	x0, [sp, #24]
  440690:	bl	43c6dc <ferror@plt+0x39d6c>
  440694:	b	441878 <ferror@plt+0x3ef08>
  440698:	ldr	w0, [sp, #148]
  44069c:	cmp	w0, #0x4c
  4406a0:	b.eq	4406d0 <ferror@plt+0x3dd60>  // b.none
  4406a4:	ldr	x0, [sp, #24]
  4406a8:	ldrb	w0, [x0, #1130]
  4406ac:	cmp	w0, #0x0
  4406b0:	b.ne	4406d0 <ferror@plt+0x3dd60>  // b.any
  4406b4:	ldr	w0, [sp, #148]
  4406b8:	cmp	w0, #0x52
  4406bc:	b.eq	44080c <ferror@plt+0x3de9c>  // b.none
  4406c0:	ldr	x0, [sp, #24]
  4406c4:	ldrb	w0, [x0, #1128]
  4406c8:	cmp	w0, #0x0
  4406cc:	b.eq	44080c <ferror@plt+0x3de9c>  // b.none
  4406d0:	ldr	x0, [sp, #152]
  4406d4:	ldr	x0, [x0]
  4406d8:	ldrb	w0, [x0]
  4406dc:	cmp	w0, #0x27
  4406e0:	b.ne	4406f0 <ferror@plt+0x3dd80>  // b.any
  4406e4:	ldr	w0, [sp, #148]
  4406e8:	cmp	w0, #0x52
  4406ec:	b.ne	4407ec <ferror@plt+0x3de7c>  // b.any
  4406f0:	ldr	x0, [sp, #152]
  4406f4:	ldr	x0, [x0]
  4406f8:	ldrb	w0, [x0]
  4406fc:	cmp	w0, #0x22
  440700:	b.eq	4407ec <ferror@plt+0x3de7c>  // b.none
  440704:	ldr	x0, [sp, #152]
  440708:	ldr	x0, [x0]
  44070c:	ldrb	w0, [x0]
  440710:	cmp	w0, #0x52
  440714:	b.ne	44074c <ferror@plt+0x3dddc>  // b.any
  440718:	ldr	w0, [sp, #148]
  44071c:	cmp	w0, #0x52
  440720:	b.eq	44074c <ferror@plt+0x3dddc>  // b.none
  440724:	ldr	x0, [sp, #152]
  440728:	ldr	x0, [x0]
  44072c:	add	x0, x0, #0x1
  440730:	ldrb	w0, [x0]
  440734:	cmp	w0, #0x22
  440738:	b.ne	44074c <ferror@plt+0x3dddc>  // b.any
  44073c:	ldr	x0, [sp, #24]
  440740:	ldrb	w0, [x0, #1130]
  440744:	cmp	w0, #0x0
  440748:	b.ne	4407ec <ferror@plt+0x3de7c>  // b.any
  44074c:	ldr	x0, [sp, #152]
  440750:	ldr	x0, [x0]
  440754:	ldrb	w0, [x0]
  440758:	cmp	w0, #0x38
  44075c:	b.ne	44080c <ferror@plt+0x3de9c>  // b.any
  440760:	ldr	w0, [sp, #148]
  440764:	cmp	w0, #0x75
  440768:	b.ne	44080c <ferror@plt+0x3de9c>  // b.any
  44076c:	ldr	x0, [sp, #152]
  440770:	ldr	x0, [x0]
  440774:	add	x0, x0, #0x1
  440778:	ldrb	w0, [x0]
  44077c:	cmp	w0, #0x22
  440780:	b.eq	4407ec <ferror@plt+0x3de7c>  // b.none
  440784:	ldr	x0, [sp, #152]
  440788:	ldr	x0, [x0]
  44078c:	add	x0, x0, #0x1
  440790:	ldrb	w0, [x0]
  440794:	cmp	w0, #0x27
  440798:	b.ne	4407ac <ferror@plt+0x3de3c>  // b.any
  44079c:	ldr	x0, [sp, #24]
  4407a0:	ldrb	w0, [x0, #1129]
  4407a4:	cmp	w0, #0x0
  4407a8:	b.ne	4407ec <ferror@plt+0x3de7c>  // b.any
  4407ac:	ldr	x0, [sp, #152]
  4407b0:	ldr	x0, [x0]
  4407b4:	add	x0, x0, #0x1
  4407b8:	ldrb	w0, [x0]
  4407bc:	cmp	w0, #0x52
  4407c0:	b.ne	44080c <ferror@plt+0x3de9c>  // b.any
  4407c4:	ldr	x0, [sp, #152]
  4407c8:	ldr	x0, [x0]
  4407cc:	add	x0, x0, #0x2
  4407d0:	ldrb	w0, [x0]
  4407d4:	cmp	w0, #0x22
  4407d8:	b.ne	44080c <ferror@plt+0x3de9c>  // b.any
  4407dc:	ldr	x0, [sp, #24]
  4407e0:	ldrb	w0, [x0, #1130]
  4407e4:	cmp	w0, #0x0
  4407e8:	b.eq	44080c <ferror@plt+0x3de9c>  // b.none
  4407ec:	ldr	x0, [sp, #152]
  4407f0:	ldr	x0, [x0]
  4407f4:	sub	x0, x0, #0x1
  4407f8:	mov	x2, x0
  4407fc:	ldr	x1, [sp, #160]
  440800:	ldr	x0, [sp, #24]
  440804:	bl	43e454 <ferror@plt+0x3bae4>
  440808:	b	441878 <ferror@plt+0x3ef08>
  44080c:	ldr	x0, [sp, #160]
  440810:	mov	w1, #0x35                  	// #53
  440814:	strb	w1, [x0, #4]
  440818:	str	wzr, [sp, #72]
  44081c:	strb	wzr, [sp, #76]
  440820:	str	wzr, [sp, #80]
  440824:	ldr	x0, [sp, #152]
  440828:	ldr	x0, [x0]
  44082c:	sub	x1, x0, #0x1
  440830:	ldr	x0, [sp, #160]
  440834:	add	x2, x0, #0x10
  440838:	add	x0, sp, #0x48
  44083c:	mov	x4, x2
  440840:	mov	x3, x0
  440844:	mov	w2, #0x0                   	// #0
  440848:	ldr	x0, [sp, #24]
  44084c:	bl	43cc60 <ferror@plt+0x3a2f0>
  440850:	mov	x1, x0
  440854:	ldr	x0, [sp, #160]
  440858:	str	x1, [x0, #8]
  44085c:	add	x0, sp, #0x48
  440860:	mov	x2, x0
  440864:	ldr	x1, [sp, #160]
  440868:	ldr	x0, [sp, #24]
  44086c:	bl	43c6dc <ferror@plt+0x39d6c>
  440870:	ldr	x0, [sp, #160]
  440874:	ldr	x0, [x0, #8]
  440878:	ldrh	w0, [x0, #18]
  44087c:	ubfx	x0, x0, #2, #8
  440880:	and	w0, w0, #0xff
  440884:	and	w0, w0, #0x1
  440888:	cmp	w0, #0x0
  44088c:	b.eq	4408c8 <ferror@plt+0x3df58>  // b.none
  440890:	ldr	x0, [sp, #160]
  440894:	ldrh	w0, [x0, #6]
  440898:	orr	w0, w0, #0x10
  44089c:	and	w1, w0, #0xffff
  4408a0:	ldr	x0, [sp, #160]
  4408a4:	strh	w1, [x0, #6]
  4408a8:	ldr	x0, [sp, #160]
  4408ac:	ldr	x0, [x0, #8]
  4408b0:	ldrb	w0, [x0, #16]
  4408b4:	ubfx	x0, x0, #1, #7
  4408b8:	and	w0, w0, #0xff
  4408bc:	mov	w1, w0
  4408c0:	ldr	x0, [sp, #160]
  4408c4:	strb	w1, [x0, #4]
  4408c8:	ldrb	w0, [sp, #175]
  4408cc:	cmp	w0, #0x0
  4408d0:	b.eq	4417fc <ferror@plt+0x3ee8c>  // b.none
  4408d4:	ldr	x0, [sp, #160]
  4408d8:	ldrh	w0, [x0, #6]
  4408dc:	orr	w0, w0, #0x20
  4408e0:	and	w1, w0, #0xffff
  4408e4:	ldr	x0, [sp, #160]
  4408e8:	strh	w1, [x0, #6]
  4408ec:	b	4417fc <ferror@plt+0x3ee8c>
  4408f0:	ldr	x0, [sp, #152]
  4408f4:	ldr	x0, [x0]
  4408f8:	sub	x0, x0, #0x1
  4408fc:	mov	x2, x0
  440900:	ldr	x1, [sp, #160]
  440904:	ldr	x0, [sp, #24]
  440908:	bl	43e454 <ferror@plt+0x3bae4>
  44090c:	b	441878 <ferror@plt+0x3ef08>
  440910:	ldr	x0, [sp, #152]
  440914:	ldr	x0, [x0]
  440918:	str	x0, [sp, #136]
  44091c:	ldr	x0, [sp, #152]
  440920:	ldr	x0, [x0]
  440924:	ldrb	w0, [x0]
  440928:	str	w0, [sp, #148]
  44092c:	ldr	w0, [sp, #148]
  440930:	cmp	w0, #0x2a
  440934:	b.ne	440964 <ferror@plt+0x3dff4>  // b.any
  440938:	ldr	x0, [sp, #24]
  44093c:	bl	43c264 <ferror@plt+0x398f4>
  440940:	and	w0, w0, #0xff
  440944:	cmp	w0, #0x0
  440948:	b.eq	440bec <ferror@plt+0x3e27c>  // b.none
  44094c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440950:	add	x2, x0, #0x908
  440954:	mov	w1, #0x3                   	// #3
  440958:	ldr	x0, [sp, #24]
  44095c:	bl	43086c <ferror@plt+0x2defc>
  440960:	b	440bec <ferror@plt+0x3e27c>
  440964:	ldr	w0, [sp, #148]
  440968:	cmp	w0, #0x2f
  44096c:	b.ne	440bac <ferror@plt+0x3e23c>  // b.any
  440970:	ldr	x0, [sp, #24]
  440974:	ldrb	w0, [x0, #1160]
  440978:	cmp	w0, #0x0
  44097c:	b.ne	440bac <ferror@plt+0x3e23c>  // b.any
  440980:	ldr	x0, [sp, #24]
  440984:	bl	43aad4 <ferror@plt+0x38164>
  440988:	cmp	w0, #0x0
  44098c:	cset	w0, ne  // ne = any
  440990:	and	w0, w0, #0xff
  440994:	cmp	w0, #0x0
  440998:	b.ne	440b60 <ferror@plt+0x3e1f0>  // b.any
  44099c:	ldr	x0, [sp, #24]
  4409a0:	ldr	w0, [x0, #1116]
  4409a4:	cmp	w0, #0x0
  4409a8:	b.ne	440a1c <ferror@plt+0x3e0ac>  // b.any
  4409ac:	ldr	x0, [sp, #24]
  4409b0:	ldrb	w0, [x0, #1154]
  4409b4:	cmp	w0, #0x0
  4409b8:	b.eq	440a1c <ferror@plt+0x3e0ac>  // b.none
  4409bc:	ldr	x0, [sp, #152]
  4409c0:	ldrb	w0, [x0, #105]
  4409c4:	and	w0, w0, #0x1
  4409c8:	and	w0, w0, #0xff
  4409cc:	cmp	w0, #0x0
  4409d0:	b.ne	440a1c <ferror@plt+0x3e0ac>  // b.any
  4409d4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4409d8:	add	x2, x0, #0x920
  4409dc:	mov	w1, #0x2                   	// #2
  4409e0:	ldr	x0, [sp, #24]
  4409e4:	bl	43086c <ferror@plt+0x2defc>
  4409e8:	and	w0, w0, #0xff
  4409ec:	cmp	w0, #0x0
  4409f0:	b.eq	440a08 <ferror@plt+0x3e098>  // b.none
  4409f4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4409f8:	add	x2, x0, #0x950
  4409fc:	mov	w1, #0x5                   	// #5
  440a00:	ldr	x0, [sp, #24]
  440a04:	bl	43086c <ferror@plt+0x2defc>
  440a08:	ldr	x0, [sp, #152]
  440a0c:	ldrb	w1, [x0, #105]
  440a10:	orr	w1, w1, #0x1
  440a14:	strb	w1, [x0, #105]
  440a18:	b	440b60 <ferror@plt+0x3e1f0>
  440a1c:	ldr	x0, [sp, #24]
  440a20:	ldrsb	w0, [x0, #1198]
  440a24:	cmp	w0, #0x0
  440a28:	b.le	440a9c <ferror@plt+0x3e12c>
  440a2c:	ldr	x0, [sp, #24]
  440a30:	ldrb	w0, [x0, #1120]
  440a34:	cmp	w0, #0x0
  440a38:	b.ne	440a9c <ferror@plt+0x3e12c>  // b.any
  440a3c:	ldr	x0, [sp, #152]
  440a40:	ldrb	w0, [x0, #105]
  440a44:	and	w0, w0, #0x1
  440a48:	and	w0, w0, #0xff
  440a4c:	cmp	w0, #0x0
  440a50:	b.ne	440a9c <ferror@plt+0x3e12c>  // b.any
  440a54:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440a58:	add	x2, x0, #0x988
  440a5c:	mov	w1, #0x0                   	// #0
  440a60:	ldr	x0, [sp, #24]
  440a64:	bl	43086c <ferror@plt+0x2defc>
  440a68:	and	w0, w0, #0xff
  440a6c:	cmp	w0, #0x0
  440a70:	b.eq	440a88 <ferror@plt+0x3e118>  // b.none
  440a74:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440a78:	add	x2, x0, #0x950
  440a7c:	mov	w1, #0x5                   	// #5
  440a80:	ldr	x0, [sp, #24]
  440a84:	bl	43086c <ferror@plt+0x2defc>
  440a88:	ldr	x0, [sp, #152]
  440a8c:	ldrb	w1, [x0, #105]
  440a90:	orr	w1, w1, #0x1
  440a94:	strb	w1, [x0, #105]
  440a98:	b	440b60 <ferror@plt+0x3e1f0>
  440a9c:	ldr	x0, [sp, #24]
  440aa0:	ldr	w0, [x0, #1116]
  440aa4:	cmp	w0, #0x5
  440aa8:	b.eq	440abc <ferror@plt+0x3e14c>  // b.none
  440aac:	ldr	x0, [sp, #24]
  440ab0:	ldr	w0, [x0, #1116]
  440ab4:	cmp	w0, #0x6
  440ab8:	b.ne	440b60 <ferror@plt+0x3e1f0>  // b.any
  440abc:	ldr	x0, [sp, #152]
  440ac0:	ldr	x0, [x0]
  440ac4:	add	x0, x0, #0x1
  440ac8:	ldrb	w0, [x0]
  440acc:	cmp	w0, #0x2a
  440ad0:	b.eq	440af4 <ferror@plt+0x3e184>  // b.none
  440ad4:	ldr	x0, [sp, #24]
  440ad8:	ldrb	w0, [x0, #16]
  440adc:	cmp	w0, #0x0
  440ae0:	b.ne	440af4 <ferror@plt+0x3e184>  // b.any
  440ae4:	ldr	x0, [sp, #24]
  440ae8:	ldrb	w0, [x0, #18]
  440aec:	cmp	w0, #0x0
  440af0:	b.eq	440b04 <ferror@plt+0x3e194>  // b.none
  440af4:	ldr	x0, [sp, #160]
  440af8:	mov	w1, #0x7                   	// #7
  440afc:	strb	w1, [x0, #4]
  440b00:	b	441878 <ferror@plt+0x3ef08>
  440b04:	ldr	x0, [sp, #152]
  440b08:	ldrb	w0, [x0, #105]
  440b0c:	and	w0, w0, #0x1
  440b10:	and	w0, w0, #0xff
  440b14:	cmp	w0, #0x0
  440b18:	b.ne	440b60 <ferror@plt+0x3e1f0>  // b.any
  440b1c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440b20:	add	x2, x0, #0x920
  440b24:	mov	w1, #0x3                   	// #3
  440b28:	ldr	x0, [sp, #24]
  440b2c:	bl	43086c <ferror@plt+0x2defc>
  440b30:	and	w0, w0, #0xff
  440b34:	cmp	w0, #0x0
  440b38:	b.eq	440b50 <ferror@plt+0x3e1e0>  // b.none
  440b3c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440b40:	add	x2, x0, #0x950
  440b44:	mov	w1, #0x5                   	// #5
  440b48:	ldr	x0, [sp, #24]
  440b4c:	bl	43086c <ferror@plt+0x2defc>
  440b50:	ldr	x0, [sp, #152]
  440b54:	ldrb	w1, [x0, #105]
  440b58:	orr	w1, w1, #0x1
  440b5c:	strb	w1, [x0, #105]
  440b60:	ldr	x0, [sp, #24]
  440b64:	bl	43c454 <ferror@plt+0x39ae4>
  440b68:	cmp	w0, #0x0
  440b6c:	b.eq	440b88 <ferror@plt+0x3e218>  // b.none
  440b70:	ldr	x0, [sp, #24]
  440b74:	ldrb	w0, [x0, #1133]
  440b78:	cmp	w0, #0x0
  440b7c:	b.eq	440b88 <ferror@plt+0x3e218>  // b.none
  440b80:	mov	w0, #0x1                   	// #1
  440b84:	b	440b8c <ferror@plt+0x3e21c>
  440b88:	mov	w0, #0x0                   	// #0
  440b8c:	cmp	w0, #0x0
  440b90:	b.eq	440bec <ferror@plt+0x3e27c>  // b.none
  440b94:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  440b98:	add	x2, x0, #0x9b8
  440b9c:	mov	w1, #0x2                   	// #2
  440ba0:	ldr	x0, [sp, #24]
  440ba4:	bl	430908 <ferror@plt+0x2df98>
  440ba8:	b	440bec <ferror@plt+0x3e27c>
  440bac:	ldr	w0, [sp, #148]
  440bb0:	cmp	w0, #0x3d
  440bb4:	b.ne	440bdc <ferror@plt+0x3e26c>  // b.any
  440bb8:	ldr	x0, [sp, #152]
  440bbc:	ldr	x0, [x0]
  440bc0:	add	x1, x0, #0x1
  440bc4:	ldr	x0, [sp, #152]
  440bc8:	str	x1, [x0]
  440bcc:	ldr	x0, [sp, #160]
  440bd0:	mov	w1, #0x1e                  	// #30
  440bd4:	strb	w1, [x0, #4]
  440bd8:	b	441878 <ferror@plt+0x3ef08>
  440bdc:	ldr	x0, [sp, #160]
  440be0:	mov	w1, #0x7                   	// #7
  440be4:	strb	w1, [x0, #4]
  440be8:	b	441878 <ferror@plt+0x3ef08>
  440bec:	ldr	x1, [sp, #136]
  440bf0:	ldr	x0, [sp, #24]
  440bf4:	bl	43ece8 <ferror@plt+0x3c378>
  440bf8:	and	w0, w0, #0xff
  440bfc:	cmp	w0, #0x0
  440c00:	b.eq	440c0c <ferror@plt+0x3e29c>  // b.none
  440c04:	mov	w0, #0x1                   	// #1
  440c08:	strb	w0, [sp, #175]
  440c0c:	ldr	x0, [sp, #24]
  440c10:	ldr	x0, [x0, #1072]
  440c14:	cmp	x0, #0x0
  440c18:	b.eq	440c60 <ferror@plt+0x3e2f0>  // b.none
  440c1c:	ldr	x0, [sp, #24]
  440c20:	ldr	x0, [x0]
  440c24:	ldr	x1, [x0]
  440c28:	ldr	x0, [sp, #136]
  440c2c:	sub	x0, x1, x0
  440c30:	str	x0, [sp, #128]
  440c34:	ldr	x0, [sp, #24]
  440c38:	ldr	x4, [x0, #1072]
  440c3c:	ldr	x0, [sp, #160]
  440c40:	ldr	w1, [x0]
  440c44:	ldr	x0, [sp, #136]
  440c48:	sub	x2, x0, #0x1
  440c4c:	ldr	x0, [sp, #128]
  440c50:	add	x0, x0, #0x1
  440c54:	mov	x3, x0
  440c58:	ldr	x0, [sp, #24]
  440c5c:	blr	x4
  440c60:	ldr	x0, [sp, #24]
  440c64:	ldrb	w0, [x0, #21]
  440c68:	cmp	w0, #0x0
  440c6c:	b.ne	440c8c <ferror@plt+0x3e31c>  // b.any
  440c70:	ldr	x0, [sp, #160]
  440c74:	ldrh	w0, [x0, #6]
  440c78:	orr	w0, w0, #0x1
  440c7c:	and	w1, w0, #0xffff
  440c80:	ldr	x0, [sp, #160]
  440c84:	strh	w1, [x0, #6]
  440c88:	b	4404a0 <ferror@plt+0x3db30>
  440c8c:	ldrb	w0, [sp, #175]
  440c90:	cmp	w0, #0x0
  440c94:	b.eq	440cb0 <ferror@plt+0x3e340>  // b.none
  440c98:	ldr	x0, [sp, #160]
  440c9c:	ldrh	w0, [x0, #6]
  440ca0:	orr	w0, w0, #0x20
  440ca4:	and	w1, w0, #0xffff
  440ca8:	ldr	x0, [sp, #160]
  440cac:	strh	w1, [x0, #6]
  440cb0:	ldr	w3, [sp, #148]
  440cb4:	ldr	x2, [sp, #136]
  440cb8:	ldr	x1, [sp, #160]
  440cbc:	ldr	x0, [sp, #24]
  440cc0:	bl	43eaa8 <ferror@plt+0x3c138>
  440cc4:	b	441878 <ferror@plt+0x3ef08>
  440cc8:	ldr	x0, [sp, #24]
  440ccc:	ldrb	w0, [x0, #19]
  440cd0:	cmp	w0, #0x0
  440cd4:	b.eq	440d04 <ferror@plt+0x3e394>  // b.none
  440cd8:	ldr	x0, [sp, #152]
  440cdc:	ldr	x0, [x0]
  440ce0:	sub	x0, x0, #0x1
  440ce4:	mov	x2, x0
  440ce8:	ldr	x1, [sp, #160]
  440cec:	ldr	x0, [sp, #24]
  440cf0:	bl	43e454 <ferror@plt+0x3bae4>
  440cf4:	ldr	x0, [sp, #160]
  440cf8:	ldrb	w0, [x0, #4]
  440cfc:	cmp	w0, #0x3
  440d00:	b.ne	441804 <ferror@plt+0x3ee94>  // b.any
  440d04:	ldr	x0, [sp, #160]
  440d08:	mov	w1, #0x3                   	// #3
  440d0c:	strb	w1, [x0, #4]
  440d10:	ldr	x0, [sp, #152]
  440d14:	ldr	x0, [x0]
  440d18:	ldrb	w0, [x0]
  440d1c:	cmp	w0, #0x3d
  440d20:	b.ne	440d48 <ferror@plt+0x3e3d8>  // b.any
  440d24:	ldr	x0, [sp, #152]
  440d28:	ldr	x0, [x0]
  440d2c:	add	x1, x0, #0x1
  440d30:	ldr	x0, [sp, #152]
  440d34:	str	x1, [x0]
  440d38:	ldr	x0, [sp, #160]
  440d3c:	mov	w1, #0x1a                  	// #26
  440d40:	strb	w1, [x0, #4]
  440d44:	b	44180c <ferror@plt+0x3ee9c>
  440d48:	ldr	x0, [sp, #152]
  440d4c:	ldr	x0, [x0]
  440d50:	ldrb	w0, [x0]
  440d54:	cmp	w0, #0x3c
  440d58:	b.ne	440db4 <ferror@plt+0x3e444>  // b.any
  440d5c:	ldr	x0, [sp, #152]
  440d60:	ldr	x0, [x0]
  440d64:	add	x1, x0, #0x1
  440d68:	ldr	x0, [sp, #152]
  440d6c:	str	x1, [x0]
  440d70:	ldr	x0, [sp, #160]
  440d74:	mov	w1, #0xd                   	// #13
  440d78:	strb	w1, [x0, #4]
  440d7c:	ldr	x0, [sp, #152]
  440d80:	ldr	x0, [x0]
  440d84:	ldrb	w0, [x0]
  440d88:	cmp	w0, #0x3d
  440d8c:	b.ne	44180c <ferror@plt+0x3ee9c>  // b.any
  440d90:	ldr	x0, [sp, #152]
  440d94:	ldr	x0, [x0]
  440d98:	add	x1, x0, #0x1
  440d9c:	ldr	x0, [sp, #152]
  440da0:	str	x1, [x0]
  440da4:	ldr	x0, [sp, #160]
  440da8:	mov	w1, #0x24                  	// #36
  440dac:	strb	w1, [x0, #4]
  440db0:	b	44180c <ferror@plt+0x3ee9c>
  440db4:	ldr	x0, [sp, #24]
  440db8:	ldrb	w0, [x0, #1126]
  440dbc:	cmp	w0, #0x0
  440dc0:	b.eq	44180c <ferror@plt+0x3ee9c>  // b.none
  440dc4:	ldr	x0, [sp, #152]
  440dc8:	ldr	x0, [x0]
  440dcc:	ldrb	w0, [x0]
  440dd0:	cmp	w0, #0x3a
  440dd4:	b.ne	440e8c <ferror@plt+0x3e51c>  // b.any
  440dd8:	ldr	x0, [sp, #24]
  440ddc:	ldrb	w0, [x0, #1120]
  440de0:	cmp	w0, #0x0
  440de4:	b.eq	440e50 <ferror@plt+0x3e4e0>  // b.none
  440de8:	ldr	x0, [sp, #24]
  440dec:	ldr	w0, [x0, #1116]
  440df0:	cmp	w0, #0xc
  440df4:	b.eq	440e50 <ferror@plt+0x3e4e0>  // b.none
  440df8:	ldr	x0, [sp, #24]
  440dfc:	ldr	w0, [x0, #1116]
  440e00:	cmp	w0, #0xb
  440e04:	b.eq	440e50 <ferror@plt+0x3e4e0>  // b.none
  440e08:	ldr	x0, [sp, #152]
  440e0c:	ldr	x0, [x0]
  440e10:	add	x0, x0, #0x1
  440e14:	ldrb	w0, [x0]
  440e18:	cmp	w0, #0x3a
  440e1c:	b.ne	440e50 <ferror@plt+0x3e4e0>  // b.any
  440e20:	ldr	x0, [sp, #152]
  440e24:	ldr	x0, [x0]
  440e28:	add	x0, x0, #0x2
  440e2c:	ldrb	w0, [x0]
  440e30:	cmp	w0, #0x3a
  440e34:	b.eq	440e50 <ferror@plt+0x3e4e0>  // b.none
  440e38:	ldr	x0, [sp, #152]
  440e3c:	ldr	x0, [x0]
  440e40:	add	x0, x0, #0x2
  440e44:	ldrb	w0, [x0]
  440e48:	cmp	w0, #0x3e
  440e4c:	b.ne	441814 <ferror@plt+0x3eea4>  // b.any
  440e50:	ldr	x0, [sp, #152]
  440e54:	ldr	x0, [x0]
  440e58:	add	x1, x0, #0x1
  440e5c:	ldr	x0, [sp, #152]
  440e60:	str	x1, [x0]
  440e64:	ldr	x0, [sp, #160]
  440e68:	ldrh	w0, [x0, #6]
  440e6c:	orr	w0, w0, #0x2
  440e70:	and	w1, w0, #0xffff
  440e74:	ldr	x0, [sp, #160]
  440e78:	strh	w1, [x0, #6]
  440e7c:	ldr	x0, [sp, #160]
  440e80:	mov	w1, #0x27                  	// #39
  440e84:	strb	w1, [x0, #4]
  440e88:	b	44180c <ferror@plt+0x3ee9c>
  440e8c:	ldr	x0, [sp, #152]
  440e90:	ldr	x0, [x0]
  440e94:	ldrb	w0, [x0]
  440e98:	cmp	w0, #0x25
  440e9c:	b.ne	44180c <ferror@plt+0x3ee9c>  // b.any
  440ea0:	ldr	x0, [sp, #152]
  440ea4:	ldr	x0, [x0]
  440ea8:	add	x1, x0, #0x1
  440eac:	ldr	x0, [sp, #152]
  440eb0:	str	x1, [x0]
  440eb4:	ldr	x0, [sp, #160]
  440eb8:	ldrh	w0, [x0, #6]
  440ebc:	orr	w0, w0, #0x2
  440ec0:	and	w1, w0, #0xffff
  440ec4:	ldr	x0, [sp, #160]
  440ec8:	strh	w1, [x0, #6]
  440ecc:	ldr	x0, [sp, #160]
  440ed0:	mov	w1, #0x29                  	// #41
  440ed4:	strb	w1, [x0, #4]
  440ed8:	b	44180c <ferror@plt+0x3ee9c>
  440edc:	ldr	x0, [sp, #160]
  440ee0:	mov	w1, #0x2                   	// #2
  440ee4:	strb	w1, [x0, #4]
  440ee8:	ldr	x0, [sp, #152]
  440eec:	ldr	x0, [x0]
  440ef0:	ldrb	w0, [x0]
  440ef4:	cmp	w0, #0x3d
  440ef8:	b.ne	440f20 <ferror@plt+0x3e5b0>  // b.any
  440efc:	ldr	x0, [sp, #152]
  440f00:	ldr	x0, [x0]
  440f04:	add	x1, x0, #0x1
  440f08:	ldr	x0, [sp, #152]
  440f0c:	str	x1, [x0]
  440f10:	ldr	x0, [sp, #160]
  440f14:	mov	w1, #0x19                  	// #25
  440f18:	strb	w1, [x0, #4]
  440f1c:	b	44181c <ferror@plt+0x3eeac>
  440f20:	ldr	x0, [sp, #152]
  440f24:	ldr	x0, [x0]
  440f28:	ldrb	w0, [x0]
  440f2c:	cmp	w0, #0x3e
  440f30:	b.ne	44181c <ferror@plt+0x3eeac>  // b.any
  440f34:	ldr	x0, [sp, #152]
  440f38:	ldr	x0, [x0]
  440f3c:	add	x1, x0, #0x1
  440f40:	ldr	x0, [sp, #152]
  440f44:	str	x1, [x0]
  440f48:	ldr	x0, [sp, #160]
  440f4c:	mov	w1, #0xc                   	// #12
  440f50:	strb	w1, [x0, #4]
  440f54:	ldr	x0, [sp, #152]
  440f58:	ldr	x0, [x0]
  440f5c:	ldrb	w0, [x0]
  440f60:	cmp	w0, #0x3d
  440f64:	b.ne	44181c <ferror@plt+0x3eeac>  // b.any
  440f68:	ldr	x0, [sp, #152]
  440f6c:	ldr	x0, [x0]
  440f70:	add	x1, x0, #0x1
  440f74:	ldr	x0, [sp, #152]
  440f78:	str	x1, [x0]
  440f7c:	ldr	x0, [sp, #160]
  440f80:	mov	w1, #0x23                  	// #35
  440f84:	strb	w1, [x0, #4]
  440f88:	b	44181c <ferror@plt+0x3eeac>
  440f8c:	ldr	x0, [sp, #160]
  440f90:	mov	w1, #0x8                   	// #8
  440f94:	strb	w1, [x0, #4]
  440f98:	ldr	x0, [sp, #152]
  440f9c:	ldr	x0, [x0]
  440fa0:	ldrb	w0, [x0]
  440fa4:	cmp	w0, #0x3d
  440fa8:	b.ne	440fd0 <ferror@plt+0x3e660>  // b.any
  440fac:	ldr	x0, [sp, #152]
  440fb0:	ldr	x0, [x0]
  440fb4:	add	x1, x0, #0x1
  440fb8:	ldr	x0, [sp, #152]
  440fbc:	str	x1, [x0]
  440fc0:	ldr	x0, [sp, #160]
  440fc4:	mov	w1, #0x1f                  	// #31
  440fc8:	strb	w1, [x0, #4]
  440fcc:	b	441824 <ferror@plt+0x3eeb4>
  440fd0:	ldr	x0, [sp, #24]
  440fd4:	ldrb	w0, [x0, #1126]
  440fd8:	cmp	w0, #0x0
  440fdc:	b.eq	441824 <ferror@plt+0x3eeb4>  // b.none
  440fe0:	ldr	x0, [sp, #152]
  440fe4:	ldr	x0, [x0]
  440fe8:	ldrb	w0, [x0]
  440fec:	cmp	w0, #0x3a
  440ff0:	b.ne	441084 <ferror@plt+0x3e714>  // b.any
  440ff4:	ldr	x0, [sp, #152]
  440ff8:	ldr	x0, [x0]
  440ffc:	add	x1, x0, #0x1
  441000:	ldr	x0, [sp, #152]
  441004:	str	x1, [x0]
  441008:	ldr	x0, [sp, #160]
  44100c:	ldrh	w0, [x0, #6]
  441010:	orr	w0, w0, #0x2
  441014:	and	w1, w0, #0xffff
  441018:	ldr	x0, [sp, #160]
  44101c:	strh	w1, [x0, #6]
  441020:	ldr	x0, [sp, #160]
  441024:	mov	w1, #0x25                  	// #37
  441028:	strb	w1, [x0, #4]
  44102c:	ldr	x0, [sp, #152]
  441030:	ldr	x0, [x0]
  441034:	ldrb	w0, [x0]
  441038:	cmp	w0, #0x25
  44103c:	b.ne	441824 <ferror@plt+0x3eeb4>  // b.any
  441040:	ldr	x0, [sp, #152]
  441044:	ldr	x0, [x0]
  441048:	add	x0, x0, #0x1
  44104c:	ldrb	w0, [x0]
  441050:	cmp	w0, #0x3a
  441054:	b.ne	441824 <ferror@plt+0x3eeb4>  // b.any
  441058:	ldr	x0, [sp, #152]
  44105c:	ldr	x0, [x0]
  441060:	add	x1, x0, #0x2
  441064:	ldr	x0, [sp, #152]
  441068:	str	x1, [x0]
  44106c:	ldr	x0, [sp, #160]
  441070:	mov	w1, #0x26                  	// #38
  441074:	strb	w1, [x0, #4]
  441078:	ldr	x0, [sp, #160]
  44107c:	str	wzr, [x0, #8]
  441080:	b	441824 <ferror@plt+0x3eeb4>
  441084:	ldr	x0, [sp, #152]
  441088:	ldr	x0, [x0]
  44108c:	ldrb	w0, [x0]
  441090:	cmp	w0, #0x3e
  441094:	b.ne	441824 <ferror@plt+0x3eeb4>  // b.any
  441098:	ldr	x0, [sp, #152]
  44109c:	ldr	x0, [x0]
  4410a0:	add	x1, x0, #0x1
  4410a4:	ldr	x0, [sp, #152]
  4410a8:	str	x1, [x0]
  4410ac:	ldr	x0, [sp, #160]
  4410b0:	ldrh	w0, [x0, #6]
  4410b4:	orr	w0, w0, #0x2
  4410b8:	and	w1, w0, #0xffff
  4410bc:	ldr	x0, [sp, #160]
  4410c0:	strh	w1, [x0, #6]
  4410c4:	ldr	x0, [sp, #160]
  4410c8:	mov	w1, #0x2a                  	// #42
  4410cc:	strb	w1, [x0, #4]
  4410d0:	b	441824 <ferror@plt+0x3eeb4>
  4410d4:	ldr	x0, [sp, #160]
  4410d8:	mov	w1, #0x30                  	// #48
  4410dc:	strb	w1, [x0, #4]
  4410e0:	ldr	x0, [sp, #152]
  4410e4:	ldr	x0, [x0]
  4410e8:	ldrb	w0, [x0]
  4410ec:	mov	w1, w0
  4410f0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4410f4:	add	x0, x0, #0x498
  4410f8:	sxtw	x1, w1
  4410fc:	ldrh	w0, [x0, x1, lsl #1]
  441100:	and	w0, w0, #0x4
  441104:	cmp	w0, #0x0
  441108:	b.eq	441158 <ferror@plt+0x3e7e8>  // b.none
  44110c:	str	wzr, [sp, #56]
  441110:	strb	wzr, [sp, #60]
  441114:	str	wzr, [sp, #64]
  441118:	ldr	x0, [sp, #160]
  44111c:	mov	w1, #0x37                  	// #55
  441120:	strb	w1, [x0, #4]
  441124:	ldr	x0, [sp, #160]
  441128:	add	x0, x0, #0x8
  44112c:	add	x1, sp, #0x38
  441130:	mov	x2, x1
  441134:	mov	x1, x0
  441138:	ldr	x0, [sp, #24]
  44113c:	bl	43d030 <ferror@plt+0x3a6c0>
  441140:	add	x0, sp, #0x38
  441144:	mov	x2, x0
  441148:	ldr	x1, [sp, #160]
  44114c:	ldr	x0, [sp, #24]
  441150:	bl	43c6dc <ferror@plt+0x39d6c>
  441154:	b	44182c <ferror@plt+0x3eebc>
  441158:	ldr	x0, [sp, #152]
  44115c:	ldr	x0, [x0]
  441160:	ldrb	w0, [x0]
  441164:	cmp	w0, #0x2e
  441168:	b.ne	4411ac <ferror@plt+0x3e83c>  // b.any
  44116c:	ldr	x0, [sp, #152]
  441170:	ldr	x0, [x0]
  441174:	add	x0, x0, #0x1
  441178:	ldrb	w0, [x0]
  44117c:	cmp	w0, #0x2e
  441180:	b.ne	4411ac <ferror@plt+0x3e83c>  // b.any
  441184:	ldr	x0, [sp, #152]
  441188:	ldr	x0, [x0]
  44118c:	add	x1, x0, #0x2
  441190:	ldr	x0, [sp, #152]
  441194:	str	x1, [x0]
  441198:	ldr	x0, [sp, #160]
  44119c:	mov	w1, #0x2c                  	// #44
  4411a0:	strb	w1, [x0, #4]
  4411a4:	nop
  4411a8:	b	44182c <ferror@plt+0x3eebc>
  4411ac:	ldr	x0, [sp, #152]
  4411b0:	ldr	x0, [x0]
  4411b4:	ldrb	w0, [x0]
  4411b8:	cmp	w0, #0x2a
  4411bc:	b.ne	44182c <ferror@plt+0x3eebc>  // b.any
  4411c0:	ldr	x0, [sp, #24]
  4411c4:	ldrb	w0, [x0, #1120]
  4411c8:	cmp	w0, #0x0
  4411cc:	b.eq	44182c <ferror@plt+0x3eebc>  // b.none
  4411d0:	ldr	x0, [sp, #152]
  4411d4:	ldr	x0, [x0]
  4411d8:	add	x1, x0, #0x1
  4411dc:	ldr	x0, [sp, #152]
  4411e0:	str	x1, [x0]
  4411e4:	ldr	x0, [sp, #160]
  4411e8:	mov	w1, #0x33                  	// #51
  4411ec:	strb	w1, [x0, #4]
  4411f0:	b	44182c <ferror@plt+0x3eebc>
  4411f4:	ldr	x0, [sp, #160]
  4411f8:	mov	w1, #0x4                   	// #4
  4411fc:	strb	w1, [x0, #4]
  441200:	ldr	x0, [sp, #152]
  441204:	ldr	x0, [x0]
  441208:	ldrb	w0, [x0]
  44120c:	cmp	w0, #0x2b
  441210:	b.ne	441238 <ferror@plt+0x3e8c8>  // b.any
  441214:	ldr	x0, [sp, #152]
  441218:	ldr	x0, [x0]
  44121c:	add	x1, x0, #0x1
  441220:	ldr	x0, [sp, #152]
  441224:	str	x1, [x0]
  441228:	ldr	x0, [sp, #160]
  44122c:	mov	w1, #0x2d                  	// #45
  441230:	strb	w1, [x0, #4]
  441234:	b	441834 <ferror@plt+0x3eec4>
  441238:	ldr	x0, [sp, #152]
  44123c:	ldr	x0, [x0]
  441240:	ldrb	w0, [x0]
  441244:	cmp	w0, #0x3d
  441248:	b.ne	441834 <ferror@plt+0x3eec4>  // b.any
  44124c:	ldr	x0, [sp, #152]
  441250:	ldr	x0, [x0]
  441254:	add	x1, x0, #0x1
  441258:	ldr	x0, [sp, #152]
  44125c:	str	x1, [x0]
  441260:	ldr	x0, [sp, #160]
  441264:	mov	w1, #0x1b                  	// #27
  441268:	strb	w1, [x0, #4]
  44126c:	b	441834 <ferror@plt+0x3eec4>
  441270:	ldr	x0, [sp, #160]
  441274:	mov	w1, #0x5                   	// #5
  441278:	strb	w1, [x0, #4]
  44127c:	ldr	x0, [sp, #152]
  441280:	ldr	x0, [x0]
  441284:	ldrb	w0, [x0]
  441288:	cmp	w0, #0x3e
  44128c:	b.ne	4412f8 <ferror@plt+0x3e988>  // b.any
  441290:	ldr	x0, [sp, #152]
  441294:	ldr	x0, [x0]
  441298:	add	x1, x0, #0x1
  44129c:	ldr	x0, [sp, #152]
  4412a0:	str	x1, [x0]
  4412a4:	ldr	x0, [sp, #160]
  4412a8:	mov	w1, #0x2f                  	// #47
  4412ac:	strb	w1, [x0, #4]
  4412b0:	ldr	x0, [sp, #152]
  4412b4:	ldr	x0, [x0]
  4412b8:	ldrb	w0, [x0]
  4412bc:	cmp	w0, #0x2a
  4412c0:	b.ne	44183c <ferror@plt+0x3eecc>  // b.any
  4412c4:	ldr	x0, [sp, #24]
  4412c8:	ldrb	w0, [x0, #1120]
  4412cc:	cmp	w0, #0x0
  4412d0:	b.eq	44183c <ferror@plt+0x3eecc>  // b.none
  4412d4:	ldr	x0, [sp, #152]
  4412d8:	ldr	x0, [x0]
  4412dc:	add	x1, x0, #0x1
  4412e0:	ldr	x0, [sp, #152]
  4412e4:	str	x1, [x0]
  4412e8:	ldr	x0, [sp, #160]
  4412ec:	mov	w1, #0x32                  	// #50
  4412f0:	strb	w1, [x0, #4]
  4412f4:	b	44183c <ferror@plt+0x3eecc>
  4412f8:	ldr	x0, [sp, #152]
  4412fc:	ldr	x0, [x0]
  441300:	ldrb	w0, [x0]
  441304:	cmp	w0, #0x2d
  441308:	b.ne	441330 <ferror@plt+0x3e9c0>  // b.any
  44130c:	ldr	x0, [sp, #152]
  441310:	ldr	x0, [x0]
  441314:	add	x1, x0, #0x1
  441318:	ldr	x0, [sp, #152]
  44131c:	str	x1, [x0]
  441320:	ldr	x0, [sp, #160]
  441324:	mov	w1, #0x2e                  	// #46
  441328:	strb	w1, [x0, #4]
  44132c:	b	44183c <ferror@plt+0x3eecc>
  441330:	ldr	x0, [sp, #152]
  441334:	ldr	x0, [x0]
  441338:	ldrb	w0, [x0]
  44133c:	cmp	w0, #0x3d
  441340:	b.ne	44183c <ferror@plt+0x3eecc>  // b.any
  441344:	ldr	x0, [sp, #152]
  441348:	ldr	x0, [x0]
  44134c:	add	x1, x0, #0x1
  441350:	ldr	x0, [sp, #152]
  441354:	str	x1, [x0]
  441358:	ldr	x0, [sp, #160]
  44135c:	mov	w1, #0x1c                  	// #28
  441360:	strb	w1, [x0, #4]
  441364:	b	44183c <ferror@plt+0x3eecc>
  441368:	ldr	x0, [sp, #160]
  44136c:	mov	w1, #0x9                   	// #9
  441370:	strb	w1, [x0, #4]
  441374:	ldr	x0, [sp, #152]
  441378:	ldr	x0, [x0]
  44137c:	ldrb	w0, [x0]
  441380:	cmp	w0, #0x26
  441384:	b.ne	4413ac <ferror@plt+0x3ea3c>  // b.any
  441388:	ldr	x0, [sp, #152]
  44138c:	ldr	x0, [x0]
  441390:	add	x1, x0, #0x1
  441394:	ldr	x0, [sp, #152]
  441398:	str	x1, [x0]
  44139c:	ldr	x0, [sp, #160]
  4413a0:	mov	w1, #0xf                   	// #15
  4413a4:	strb	w1, [x0, #4]
  4413a8:	b	441844 <ferror@plt+0x3eed4>
  4413ac:	ldr	x0, [sp, #152]
  4413b0:	ldr	x0, [x0]
  4413b4:	ldrb	w0, [x0]
  4413b8:	cmp	w0, #0x3d
  4413bc:	b.ne	441844 <ferror@plt+0x3eed4>  // b.any
  4413c0:	ldr	x0, [sp, #152]
  4413c4:	ldr	x0, [x0]
  4413c8:	add	x1, x0, #0x1
  4413cc:	ldr	x0, [sp, #152]
  4413d0:	str	x1, [x0]
  4413d4:	ldr	x0, [sp, #160]
  4413d8:	mov	w1, #0x20                  	// #32
  4413dc:	strb	w1, [x0, #4]
  4413e0:	b	441844 <ferror@plt+0x3eed4>
  4413e4:	ldr	x0, [sp, #160]
  4413e8:	mov	w1, #0xa                   	// #10
  4413ec:	strb	w1, [x0, #4]
  4413f0:	ldr	x0, [sp, #152]
  4413f4:	ldr	x0, [x0]
  4413f8:	ldrb	w0, [x0]
  4413fc:	cmp	w0, #0x7c
  441400:	b.ne	441428 <ferror@plt+0x3eab8>  // b.any
  441404:	ldr	x0, [sp, #152]
  441408:	ldr	x0, [x0]
  44140c:	add	x1, x0, #0x1
  441410:	ldr	x0, [sp, #152]
  441414:	str	x1, [x0]
  441418:	ldr	x0, [sp, #160]
  44141c:	mov	w1, #0x10                  	// #16
  441420:	strb	w1, [x0, #4]
  441424:	b	44184c <ferror@plt+0x3eedc>
  441428:	ldr	x0, [sp, #152]
  44142c:	ldr	x0, [x0]
  441430:	ldrb	w0, [x0]
  441434:	cmp	w0, #0x3d
  441438:	b.ne	44184c <ferror@plt+0x3eedc>  // b.any
  44143c:	ldr	x0, [sp, #152]
  441440:	ldr	x0, [x0]
  441444:	add	x1, x0, #0x1
  441448:	ldr	x0, [sp, #152]
  44144c:	str	x1, [x0]
  441450:	ldr	x0, [sp, #160]
  441454:	mov	w1, #0x21                  	// #33
  441458:	strb	w1, [x0, #4]
  44145c:	b	44184c <ferror@plt+0x3eedc>
  441460:	ldr	x0, [sp, #160]
  441464:	mov	w1, #0x12                  	// #18
  441468:	strb	w1, [x0, #4]
  44146c:	ldr	x0, [sp, #152]
  441470:	ldr	x0, [x0]
  441474:	ldrb	w0, [x0]
  441478:	cmp	w0, #0x3a
  44147c:	b.ne	4414b8 <ferror@plt+0x3eb48>  // b.any
  441480:	ldr	x0, [sp, #24]
  441484:	ldrb	w0, [x0, #1120]
  441488:	cmp	w0, #0x0
  44148c:	b.eq	4414b8 <ferror@plt+0x3eb48>  // b.none
  441490:	ldr	x0, [sp, #152]
  441494:	ldr	x0, [x0]
  441498:	add	x1, x0, #0x1
  44149c:	ldr	x0, [sp, #152]
  4414a0:	str	x1, [x0]
  4414a4:	ldr	x0, [sp, #160]
  4414a8:	mov	w1, #0x31                  	// #49
  4414ac:	strb	w1, [x0, #4]
  4414b0:	nop
  4414b4:	b	441854 <ferror@plt+0x3eee4>
  4414b8:	ldr	x0, [sp, #152]
  4414bc:	ldr	x0, [x0]
  4414c0:	ldrb	w0, [x0]
  4414c4:	cmp	w0, #0x3e
  4414c8:	b.ne	441854 <ferror@plt+0x3eee4>  // b.any
  4414cc:	ldr	x0, [sp, #24]
  4414d0:	ldrb	w0, [x0, #1126]
  4414d4:	cmp	w0, #0x0
  4414d8:	b.eq	441854 <ferror@plt+0x3eee4>  // b.none
  4414dc:	ldr	x0, [sp, #152]
  4414e0:	ldr	x0, [x0]
  4414e4:	add	x1, x0, #0x1
  4414e8:	ldr	x0, [sp, #152]
  4414ec:	str	x1, [x0]
  4414f0:	ldr	x0, [sp, #160]
  4414f4:	ldrh	w0, [x0, #6]
  4414f8:	orr	w0, w0, #0x2
  4414fc:	and	w1, w0, #0xffff
  441500:	ldr	x0, [sp, #160]
  441504:	strh	w1, [x0, #6]
  441508:	ldr	x0, [sp, #160]
  44150c:	mov	w1, #0x28                  	// #40
  441510:	strb	w1, [x0, #4]
  441514:	b	441854 <ferror@plt+0x3eee4>
  441518:	ldr	x0, [sp, #160]
  44151c:	mov	w1, #0x6                   	// #6
  441520:	strb	w1, [x0, #4]
  441524:	ldr	x0, [sp, #152]
  441528:	ldr	x0, [x0]
  44152c:	ldrb	w0, [x0]
  441530:	cmp	w0, #0x3d
  441534:	b.ne	44185c <ferror@plt+0x3eeec>  // b.any
  441538:	ldr	x0, [sp, #152]
  44153c:	ldr	x0, [x0]
  441540:	add	x1, x0, #0x1
  441544:	ldr	x0, [sp, #152]
  441548:	str	x1, [x0]
  44154c:	ldr	x0, [sp, #160]
  441550:	mov	w1, #0x1d                  	// #29
  441554:	strb	w1, [x0, #4]
  441558:	b	44185c <ferror@plt+0x3eeec>
  44155c:	ldr	x0, [sp, #160]
  441560:	strb	wzr, [x0, #4]
  441564:	ldr	x0, [sp, #152]
  441568:	ldr	x0, [x0]
  44156c:	ldrb	w0, [x0]
  441570:	cmp	w0, #0x3d
  441574:	b.ne	441864 <ferror@plt+0x3eef4>  // b.any
  441578:	ldr	x0, [sp, #152]
  44157c:	ldr	x0, [x0]
  441580:	add	x1, x0, #0x1
  441584:	ldr	x0, [sp, #152]
  441588:	str	x1, [x0]
  44158c:	ldr	x0, [sp, #160]
  441590:	mov	w1, #0x17                  	// #23
  441594:	strb	w1, [x0, #4]
  441598:	b	441864 <ferror@plt+0x3eef4>
  44159c:	ldr	x0, [sp, #160]
  4415a0:	mov	w1, #0x1                   	// #1
  4415a4:	strb	w1, [x0, #4]
  4415a8:	ldr	x0, [sp, #152]
  4415ac:	ldr	x0, [x0]
  4415b0:	ldrb	w0, [x0]
  4415b4:	cmp	w0, #0x3d
  4415b8:	b.ne	44186c <ferror@plt+0x3eefc>  // b.any
  4415bc:	ldr	x0, [sp, #152]
  4415c0:	ldr	x0, [x0]
  4415c4:	add	x1, x0, #0x1
  4415c8:	ldr	x0, [sp, #152]
  4415cc:	str	x1, [x0]
  4415d0:	ldr	x0, [sp, #160]
  4415d4:	mov	w1, #0x18                  	// #24
  4415d8:	strb	w1, [x0, #4]
  4415dc:	b	44186c <ferror@plt+0x3eefc>
  4415e0:	ldr	x0, [sp, #160]
  4415e4:	mov	w1, #0xb                   	// #11
  4415e8:	strb	w1, [x0, #4]
  4415ec:	ldr	x0, [sp, #152]
  4415f0:	ldr	x0, [x0]
  4415f4:	ldrb	w0, [x0]
  4415f8:	cmp	w0, #0x3d
  4415fc:	b.ne	441874 <ferror@plt+0x3ef04>  // b.any
  441600:	ldr	x0, [sp, #152]
  441604:	ldr	x0, [x0]
  441608:	add	x1, x0, #0x1
  44160c:	ldr	x0, [sp, #152]
  441610:	str	x1, [x0]
  441614:	ldr	x0, [sp, #160]
  441618:	mov	w1, #0x22                  	// #34
  44161c:	strb	w1, [x0, #4]
  441620:	b	441874 <ferror@plt+0x3ef04>
  441624:	ldr	x0, [sp, #160]
  441628:	mov	w1, #0x25                  	// #37
  44162c:	strb	w1, [x0, #4]
  441630:	ldr	x0, [sp, #152]
  441634:	ldr	x0, [x0]
  441638:	ldrb	w0, [x0]
  44163c:	cmp	w0, #0x23
  441640:	b.ne	441664 <ferror@plt+0x3ecf4>  // b.any
  441644:	ldr	x0, [sp, #152]
  441648:	ldr	x0, [x0]
  44164c:	add	x1, x0, #0x1
  441650:	ldr	x0, [sp, #152]
  441654:	str	x1, [x0]
  441658:	ldr	x0, [sp, #160]
  44165c:	mov	w1, #0x26                  	// #38
  441660:	strb	w1, [x0, #4]
  441664:	ldr	x0, [sp, #160]
  441668:	str	wzr, [x0, #8]
  44166c:	b	441878 <ferror@plt+0x3ef08>
  441670:	ldr	x0, [sp, #160]
  441674:	mov	w1, #0x11                  	// #17
  441678:	strb	w1, [x0, #4]
  44167c:	b	441878 <ferror@plt+0x3ef08>
  441680:	ldr	x0, [sp, #160]
  441684:	mov	w1, #0xe                   	// #14
  441688:	strb	w1, [x0, #4]
  44168c:	b	441878 <ferror@plt+0x3ef08>
  441690:	ldr	x0, [sp, #160]
  441694:	mov	w1, #0x13                  	// #19
  441698:	strb	w1, [x0, #4]
  44169c:	b	441878 <ferror@plt+0x3ef08>
  4416a0:	ldr	x0, [sp, #160]
  4416a4:	mov	w1, #0x14                  	// #20
  4416a8:	strb	w1, [x0, #4]
  4416ac:	b	441878 <ferror@plt+0x3ef08>
  4416b0:	ldr	x0, [sp, #160]
  4416b4:	mov	w1, #0x15                  	// #21
  4416b8:	strb	w1, [x0, #4]
  4416bc:	b	441878 <ferror@plt+0x3ef08>
  4416c0:	ldr	x0, [sp, #160]
  4416c4:	mov	w1, #0x27                  	// #39
  4416c8:	strb	w1, [x0, #4]
  4416cc:	b	441878 <ferror@plt+0x3ef08>
  4416d0:	ldr	x0, [sp, #160]
  4416d4:	mov	w1, #0x28                  	// #40
  4416d8:	strb	w1, [x0, #4]
  4416dc:	b	441878 <ferror@plt+0x3ef08>
  4416e0:	ldr	x0, [sp, #160]
  4416e4:	mov	w1, #0x29                  	// #41
  4416e8:	strb	w1, [x0, #4]
  4416ec:	b	441878 <ferror@plt+0x3ef08>
  4416f0:	ldr	x0, [sp, #160]
  4416f4:	mov	w1, #0x2a                  	// #42
  4416f8:	strb	w1, [x0, #4]
  4416fc:	b	441878 <ferror@plt+0x3ef08>
  441700:	ldr	x0, [sp, #160]
  441704:	mov	w1, #0x2b                  	// #43
  441708:	strb	w1, [x0, #4]
  44170c:	b	441878 <ferror@plt+0x3ef08>
  441710:	ldr	x0, [sp, #160]
  441714:	mov	w1, #0x34                  	// #52
  441718:	strb	w1, [x0, #4]
  44171c:	b	441878 <ferror@plt+0x3ef08>
  441720:	ldr	x0, [sp, #152]
  441724:	ldr	x0, [x0]
  441728:	sub	x1, x0, #0x1
  44172c:	ldr	x0, [sp, #152]
  441730:	str	x1, [x0]
  441734:	ldr	x0, [sp, #152]
  441738:	ldr	x0, [x0]
  44173c:	str	x0, [sp, #120]
  441740:	str	wzr, [sp, #40]
  441744:	strb	wzr, [sp, #44]
  441748:	str	wzr, [sp, #48]
  44174c:	add	x0, sp, #0x28
  441750:	mov	x2, x0
  441754:	mov	w1, #0x1                   	// #1
  441758:	ldr	x0, [sp, #24]
  44175c:	bl	43c7d8 <ferror@plt+0x39e68>
  441760:	and	w0, w0, #0xff
  441764:	cmp	w0, #0x0
  441768:	b.eq	4417c0 <ferror@plt+0x3ee50>  // b.none
  44176c:	ldr	x0, [sp, #160]
  441770:	mov	w1, #0x35                  	// #53
  441774:	strb	w1, [x0, #4]
  441778:	ldr	x0, [sp, #160]
  44177c:	add	x1, x0, #0x10
  441780:	add	x0, sp, #0x28
  441784:	mov	x4, x1
  441788:	mov	x3, x0
  44178c:	mov	w2, #0x1                   	// #1
  441790:	ldr	x1, [sp, #120]
  441794:	ldr	x0, [sp, #24]
  441798:	bl	43cc60 <ferror@plt+0x3a2f0>
  44179c:	mov	x1, x0
  4417a0:	ldr	x0, [sp, #160]
  4417a4:	str	x1, [x0, #8]
  4417a8:	add	x0, sp, #0x28
  4417ac:	mov	x2, x0
  4417b0:	ldr	x1, [sp, #160]
  4417b4:	ldr	x0, [sp, #24]
  4417b8:	bl	43c6dc <ferror@plt+0x39d6c>
  4417bc:	b	441878 <ferror@plt+0x3ef08>
  4417c0:	ldr	x0, [sp, #152]
  4417c4:	ldr	x0, [x0]
  4417c8:	add	x1, x0, #0x1
  4417cc:	ldr	x0, [sp, #152]
  4417d0:	str	x1, [x0]
  4417d4:	ldr	x0, [sp, #152]
  4417d8:	ldr	x0, [x0]
  4417dc:	sub	x0, x0, #0x1
  4417e0:	mov	w4, #0x3d                  	// #61
  4417e4:	mov	w3, #0x1                   	// #1
  4417e8:	mov	x2, x0
  4417ec:	ldr	x1, [sp, #160]
  4417f0:	ldr	x0, [sp, #24]
  4417f4:	bl	43d274 <ferror@plt+0x3a904>
  4417f8:	b	441878 <ferror@plt+0x3ef08>
  4417fc:	nop
  441800:	b	441878 <ferror@plt+0x3ef08>
  441804:	nop
  441808:	b	441878 <ferror@plt+0x3ef08>
  44180c:	nop
  441810:	b	441878 <ferror@plt+0x3ef08>
  441814:	nop
  441818:	b	441878 <ferror@plt+0x3ef08>
  44181c:	nop
  441820:	b	441878 <ferror@plt+0x3ef08>
  441824:	nop
  441828:	b	441878 <ferror@plt+0x3ef08>
  44182c:	nop
  441830:	b	441878 <ferror@plt+0x3ef08>
  441834:	nop
  441838:	b	441878 <ferror@plt+0x3ef08>
  44183c:	nop
  441840:	b	441878 <ferror@plt+0x3ef08>
  441844:	nop
  441848:	b	441878 <ferror@plt+0x3ef08>
  44184c:	nop
  441850:	b	441878 <ferror@plt+0x3ef08>
  441854:	nop
  441858:	b	441878 <ferror@plt+0x3ef08>
  44185c:	nop
  441860:	b	441878 <ferror@plt+0x3ef08>
  441864:	nop
  441868:	b	441878 <ferror@plt+0x3ef08>
  44186c:	nop
  441870:	b	441878 <ferror@plt+0x3ef08>
  441874:	nop
  441878:	ldr	x0, [sp, #160]
  44187c:	ldr	w0, [x0]
  441880:	cmp	w0, #0x1
  441884:	b.ls	44194c <ferror@plt+0x3efdc>  // b.plast
  441888:	ldr	x0, [sp, #160]
  44188c:	ldrb	w0, [x0, #4]
  441890:	cmp	w0, #0x16
  441894:	b.eq	44194c <ferror@plt+0x3efdc>  // b.none
  441898:	ldr	x0, [sp, #152]
  44189c:	ldr	x1, [x0]
  4418a0:	ldr	x0, [sp, #152]
  4418a4:	ldr	x2, [x0, #48]
  4418a8:	ldr	x0, [sp, #152]
  4418ac:	ldr	w0, [x0, #56]
  4418b0:	mov	w0, w0
  4418b4:	lsl	x0, x0, #4
  4418b8:	add	x0, x2, x0
  4418bc:	ldr	x0, [x0]
  4418c0:	cmp	x1, x0
  4418c4:	b.cc	4418e4 <ferror@plt+0x3ef74>  // b.lo, b.ul, b.last
  4418c8:	ldr	x0, [sp, #24]
  4418cc:	ldr	x0, [x0, #8]
  4418d0:	cmp	x0, #0x0
  4418d4:	b.ne	4418e4 <ferror@plt+0x3ef74>  // b.any
  4418d8:	mov	w1, #0x0                   	// #0
  4418dc:	ldr	x0, [sp, #24]
  4418e0:	bl	43bf8c <ferror@plt+0x3961c>
  4418e4:	ldr	x0, [sp, #160]
  4418e8:	ldr	w0, [x0]
  4418ec:	str	w0, [sp, #32]
  4418f0:	ldr	x0, [sp, #24]
  4418f4:	ldr	x2, [x0, #40]
  4418f8:	ldr	x0, [sp, #152]
  4418fc:	ldr	x1, [x0]
  441900:	ldr	x0, [sp, #152]
  441904:	ldr	x0, [x0, #8]
  441908:	sub	x0, x1, x0
  44190c:	mov	w1, w0
  441910:	mov	x0, x2
  441914:	bl	444658 <ferror@plt+0x41ce8>
  441918:	str	w0, [sp, #36]
  44191c:	ldr	x0, [sp, #24]
  441920:	ldr	x4, [x0, #40]
  441924:	ldr	x0, [sp, #160]
  441928:	ldr	w0, [x0]
  44192c:	mov	x3, #0x0                   	// #0
  441930:	ldr	x2, [sp, #32]
  441934:	mov	w1, w0
  441938:	mov	x0, x4
  44193c:	bl	42099c <ferror@plt+0x1e02c>
  441940:	mov	w1, w0
  441944:	ldr	x0, [sp, #160]
  441948:	str	w1, [x0]
  44194c:	ldr	x0, [sp, #160]
  441950:	ldp	x29, x30, [sp], #176
  441954:	ret
  441958:	sub	sp, sp, #0x20
  44195c:	str	x0, [sp, #8]
  441960:	ldr	x0, [sp, #8]
  441964:	ldrb	w0, [x0, #4]
  441968:	mov	w2, w0
  44196c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441970:	add	x1, x0, #0xe18
  441974:	sxtw	x0, w2
  441978:	lsl	x0, x0, #4
  44197c:	add	x0, x1, x0
  441980:	ldr	w0, [x0]
  441984:	cmp	w0, #0x1
  441988:	b.eq	4419b0 <ferror@plt+0x3f040>  // b.none
  44198c:	cmp	w0, #0x2
  441990:	b.eq	4419a0 <ferror@plt+0x3f030>  // b.none
  441994:	mov	w0, #0x6                   	// #6
  441998:	str	w0, [sp, #28]
  44199c:	b	4419d4 <ferror@plt+0x3f064>
  4419a0:	ldr	x0, [sp, #8]
  4419a4:	ldr	w0, [x0, #8]
  4419a8:	str	w0, [sp, #28]
  4419ac:	b	4419d4 <ferror@plt+0x3f064>
  4419b0:	ldr	x0, [sp, #8]
  4419b4:	ldr	x0, [x0, #8]
  4419b8:	ldr	w1, [x0, #8]
  4419bc:	mov	w0, w1
  4419c0:	lsl	w0, w0, #2
  4419c4:	add	w0, w0, w1
  4419c8:	lsl	w0, w0, #1
  4419cc:	str	w0, [sp, #28]
  4419d0:	nop
  4419d4:	ldr	w0, [sp, #28]
  4419d8:	add	sp, sp, #0x20
  4419dc:	ret
  4419e0:	stp	x29, x30, [sp, #-64]!
  4419e4:	mov	x29, sp
  4419e8:	str	x0, [sp, #24]
  4419ec:	str	x1, [sp, #16]
  4419f0:	str	wzr, [sp, #56]
  4419f4:	ldr	x0, [sp, #16]
  4419f8:	ldrb	w0, [x0]
  4419fc:	str	w0, [sp, #48]
  441a00:	ldr	w0, [sp, #48]
  441a04:	and	w0, w0, #0x80
  441a08:	cmp	w0, #0x0
  441a0c:	b.eq	441a2c <ferror@plt+0x3f0bc>  // b.none
  441a10:	ldr	w0, [sp, #56]
  441a14:	add	w0, w0, #0x1
  441a18:	str	w0, [sp, #56]
  441a1c:	ldr	w0, [sp, #48]
  441a20:	lsl	w0, w0, #1
  441a24:	str	w0, [sp, #48]
  441a28:	b	441a00 <ferror@plt+0x3f090>
  441a2c:	ldr	x0, [sp, #16]
  441a30:	ldrb	w0, [x0]
  441a34:	mov	w2, w0
  441a38:	ldr	w0, [sp, #56]
  441a3c:	mov	w1, #0x7f                  	// #127
  441a40:	asr	w0, w1, w0
  441a44:	and	w0, w2, w0
  441a48:	sxtw	x0, w0
  441a4c:	str	x0, [sp, #40]
  441a50:	mov	w0, #0x1                   	// #1
  441a54:	str	w0, [sp, #52]
  441a58:	ldr	w1, [sp, #52]
  441a5c:	ldr	w0, [sp, #56]
  441a60:	cmp	w1, w0
  441a64:	b.ge	441ad0 <ferror@plt+0x3f160>  // b.tcont
  441a68:	ldr	x0, [sp, #40]
  441a6c:	lsl	x1, x0, #6
  441a70:	ldr	x0, [sp, #16]
  441a74:	add	x0, x0, #0x1
  441a78:	str	x0, [sp, #16]
  441a7c:	ldr	x0, [sp, #16]
  441a80:	ldrb	w0, [x0]
  441a84:	and	x0, x0, #0xff
  441a88:	and	x0, x0, #0x3f
  441a8c:	orr	x0, x1, x0
  441a90:	str	x0, [sp, #40]
  441a94:	ldr	x0, [sp, #16]
  441a98:	ldrb	w0, [x0]
  441a9c:	and	w0, w0, #0xffffffc0
  441aa0:	cmp	w0, #0x80
  441aa4:	b.eq	441ac0 <ferror@plt+0x3f150>  // b.none
  441aa8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  441aac:	add	x2, x0, #0xbc8
  441ab0:	mov	w1, #0xc89                 	// #3209
  441ab4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  441ab8:	add	x0, x0, #0x418
  441abc:	bl	4099a4 <ferror@plt+0x7034>
  441ac0:	ldr	w0, [sp, #52]
  441ac4:	add	w0, w0, #0x1
  441ac8:	str	w0, [sp, #52]
  441acc:	b	441a58 <ferror@plt+0x3f0e8>
  441ad0:	ldr	x0, [sp, #24]
  441ad4:	add	x1, x0, #0x1
  441ad8:	str	x1, [sp, #24]
  441adc:	mov	w1, #0x5c                  	// #92
  441ae0:	strb	w1, [x0]
  441ae4:	ldr	x0, [sp, #24]
  441ae8:	add	x1, x0, #0x1
  441aec:	str	x1, [sp, #24]
  441af0:	mov	w1, #0x55                  	// #85
  441af4:	strb	w1, [x0]
  441af8:	mov	w0, #0x7                   	// #7
  441afc:	str	w0, [sp, #60]
  441b00:	ldr	w0, [sp, #60]
  441b04:	cmp	w0, #0x0
  441b08:	b.lt	441b4c <ferror@plt+0x3f1dc>  // b.tstop
  441b0c:	ldr	w0, [sp, #60]
  441b10:	lsl	w0, w0, #2
  441b14:	ldr	x1, [sp, #40]
  441b18:	lsr	x0, x1, x0
  441b1c:	and	x1, x0, #0xf
  441b20:	ldr	x0, [sp, #24]
  441b24:	add	x2, x0, #0x1
  441b28:	str	x2, [sp, #24]
  441b2c:	adrp	x2, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  441b30:	add	x2, x2, #0xbd8
  441b34:	ldrb	w1, [x2, x1]
  441b38:	strb	w1, [x0]
  441b3c:	ldr	w0, [sp, #60]
  441b40:	sub	w0, w0, #0x1
  441b44:	str	w0, [sp, #60]
  441b48:	b	441b00 <ferror@plt+0x3f190>
  441b4c:	ldrsw	x0, [sp, #56]
  441b50:	ldp	x29, x30, [sp], #64
  441b54:	ret
  441b58:	sub	sp, sp, #0x10
  441b5c:	str	w0, [sp, #12]
  441b60:	ldr	w0, [sp, #12]
  441b64:	sub	w1, w0, #0x25
  441b68:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441b6c:	add	x0, x0, #0xa98
  441b70:	sxtw	x1, w1
  441b74:	ldr	x0, [x0, x1, lsl #3]
  441b78:	add	sp, sp, #0x10
  441b7c:	ret
  441b80:	stp	x29, x30, [sp, #-48]!
  441b84:	mov	x29, sp
  441b88:	str	x0, [sp, #24]
  441b8c:	str	x1, [sp, #16]
  441b90:	ldr	x0, [sp, #16]
  441b94:	ldr	x0, [x0]
  441b98:	str	x0, [sp, #32]
  441b9c:	str	xzr, [sp, #40]
  441ba0:	ldr	x0, [sp, #16]
  441ba4:	ldr	w0, [x0, #8]
  441ba8:	mov	w0, w0
  441bac:	ldr	x1, [sp, #40]
  441bb0:	cmp	x1, x0
  441bb4:	b.cs	441c3c <ferror@plt+0x3f2cc>  // b.hs, b.nlast
  441bb8:	ldr	x1, [sp, #32]
  441bbc:	ldr	x0, [sp, #40]
  441bc0:	add	x0, x1, x0
  441bc4:	ldrb	w0, [x0]
  441bc8:	and	w0, w0, #0xffffff80
  441bcc:	cmp	w0, #0x0
  441bd0:	b.eq	441c0c <ferror@plt+0x3f29c>  // b.none
  441bd4:	ldr	x1, [sp, #32]
  441bd8:	ldr	x0, [sp, #40]
  441bdc:	add	x0, x1, x0
  441be0:	mov	x1, x0
  441be4:	ldr	x0, [sp, #24]
  441be8:	bl	4419e0 <ferror@plt+0x3f070>
  441bec:	sub	x0, x0, #0x1
  441bf0:	ldr	x1, [sp, #40]
  441bf4:	add	x0, x1, x0
  441bf8:	str	x0, [sp, #40]
  441bfc:	ldr	x0, [sp, #24]
  441c00:	add	x0, x0, #0xa
  441c04:	str	x0, [sp, #24]
  441c08:	b	441c2c <ferror@plt+0x3f2bc>
  441c0c:	ldr	x1, [sp, #32]
  441c10:	ldr	x0, [sp, #40]
  441c14:	add	x1, x1, x0
  441c18:	ldr	x0, [sp, #24]
  441c1c:	add	x2, x0, #0x1
  441c20:	str	x2, [sp, #24]
  441c24:	ldrb	w1, [x1]
  441c28:	strb	w1, [x0]
  441c2c:	ldr	x0, [sp, #40]
  441c30:	add	x0, x0, #0x1
  441c34:	str	x0, [sp, #40]
  441c38:	b	441ba0 <ferror@plt+0x3f230>
  441c3c:	ldr	x0, [sp, #24]
  441c40:	ldp	x29, x30, [sp], #48
  441c44:	ret
  441c48:	stp	x29, x30, [sp, #-64]!
  441c4c:	mov	x29, sp
  441c50:	str	x0, [sp, #40]
  441c54:	str	x1, [sp, #32]
  441c58:	str	x2, [sp, #24]
  441c5c:	strb	w3, [sp, #23]
  441c60:	ldr	x0, [sp, #32]
  441c64:	ldrb	w0, [x0, #4]
  441c68:	mov	w2, w0
  441c6c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441c70:	add	x1, x0, #0xe18
  441c74:	sxtw	x0, w2
  441c78:	lsl	x0, x0, #4
  441c7c:	add	x0, x1, x0
  441c80:	ldr	w0, [x0]
  441c84:	cmp	w0, #0x3
  441c88:	b.eq	441e10 <ferror@plt+0x3f4a0>  // b.none
  441c8c:	cmp	w0, #0x3
  441c90:	b.gt	441e54 <ferror@plt+0x3f4e4>
  441c94:	cmp	w0, #0x2
  441c98:	b.eq	441dd4 <ferror@plt+0x3f464>  // b.none
  441c9c:	cmp	w0, #0x2
  441ca0:	b.gt	441e54 <ferror@plt+0x3f4e4>
  441ca4:	cmp	w0, #0x0
  441ca8:	b.eq	441cb8 <ferror@plt+0x3f348>  // b.none
  441cac:	cmp	w0, #0x1
  441cb0:	b.eq	441d64 <ferror@plt+0x3f3f4>  // b.none
  441cb4:	b	441e54 <ferror@plt+0x3f4e4>
  441cb8:	ldr	x0, [sp, #32]
  441cbc:	ldrh	w0, [x0, #6]
  441cc0:	and	w0, w0, #0x2
  441cc4:	cmp	w0, #0x0
  441cc8:	b.eq	441ce0 <ferror@plt+0x3f370>  // b.none
  441ccc:	ldr	x0, [sp, #32]
  441cd0:	ldrb	w0, [x0, #4]
  441cd4:	bl	441b58 <ferror@plt+0x3f1e8>
  441cd8:	str	x0, [sp, #56]
  441cdc:	b	441d1c <ferror@plt+0x3f3ac>
  441ce0:	ldr	x0, [sp, #32]
  441ce4:	ldrh	w0, [x0, #6]
  441ce8:	and	w0, w0, #0x10
  441cec:	cmp	w0, #0x0
  441cf0:	b.ne	441d60 <ferror@plt+0x3f3f0>  // b.any
  441cf4:	ldr	x0, [sp, #32]
  441cf8:	ldrb	w0, [x0, #4]
  441cfc:	mov	w2, w0
  441d00:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441d04:	add	x1, x0, #0xe18
  441d08:	sxtw	x0, w2
  441d0c:	lsl	x0, x0, #4
  441d10:	add	x0, x1, x0
  441d14:	ldr	x0, [x0, #8]
  441d18:	str	x0, [sp, #56]
  441d1c:	ldr	x0, [sp, #56]
  441d20:	add	x1, x0, #0x1
  441d24:	str	x1, [sp, #56]
  441d28:	ldrb	w0, [x0]
  441d2c:	strb	w0, [sp, #55]
  441d30:	ldrb	w0, [sp, #55]
  441d34:	cmp	w0, #0x0
  441d38:	cset	w0, ne  // ne = any
  441d3c:	and	w0, w0, #0xff
  441d40:	cmp	w0, #0x0
  441d44:	b.eq	441e50 <ferror@plt+0x3f4e0>  // b.none
  441d48:	ldr	x0, [sp, #24]
  441d4c:	add	x1, x0, #0x1
  441d50:	str	x1, [sp, #24]
  441d54:	ldrb	w1, [sp, #55]
  441d58:	strb	w1, [x0]
  441d5c:	b	441d1c <ferror@plt+0x3f3ac>
  441d60:	nop
  441d64:	ldrb	w0, [sp, #23]
  441d68:	cmp	w0, #0x0
  441d6c:	b.eq	441db8 <ferror@plt+0x3f448>  // b.none
  441d70:	ldr	x0, [sp, #32]
  441d74:	ldr	x0, [x0, #16]
  441d78:	ldr	x1, [x0]
  441d7c:	ldr	x0, [sp, #32]
  441d80:	ldr	x0, [x0, #16]
  441d84:	ldr	w0, [x0, #8]
  441d88:	mov	w0, w0
  441d8c:	mov	x2, x0
  441d90:	ldr	x0, [sp, #24]
  441d94:	bl	4022e0 <memcpy@plt>
  441d98:	ldr	x0, [sp, #32]
  441d9c:	ldr	x0, [x0, #16]
  441da0:	ldr	w0, [x0, #8]
  441da4:	mov	w0, w0
  441da8:	ldr	x1, [sp, #24]
  441dac:	add	x0, x1, x0
  441db0:	str	x0, [sp, #24]
  441db4:	b	441e54 <ferror@plt+0x3f4e4>
  441db8:	ldr	x0, [sp, #32]
  441dbc:	ldr	x0, [x0, #8]
  441dc0:	mov	x1, x0
  441dc4:	ldr	x0, [sp, #24]
  441dc8:	bl	441b80 <ferror@plt+0x3f210>
  441dcc:	str	x0, [sp, #24]
  441dd0:	b	441e54 <ferror@plt+0x3f4e4>
  441dd4:	ldr	x0, [sp, #32]
  441dd8:	ldr	x1, [x0, #16]
  441ddc:	ldr	x0, [sp, #32]
  441de0:	ldr	w0, [x0, #8]
  441de4:	mov	w0, w0
  441de8:	mov	x2, x0
  441dec:	ldr	x0, [sp, #24]
  441df0:	bl	4022e0 <memcpy@plt>
  441df4:	ldr	x0, [sp, #32]
  441df8:	ldr	w0, [x0, #8]
  441dfc:	mov	w0, w0
  441e00:	ldr	x1, [sp, #24]
  441e04:	add	x0, x1, x0
  441e08:	str	x0, [sp, #24]
  441e0c:	b	441e54 <ferror@plt+0x3f4e4>
  441e10:	ldr	x0, [sp, #32]
  441e14:	ldrb	w0, [x0, #4]
  441e18:	mov	w2, w0
  441e1c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441e20:	add	x1, x0, #0xe18
  441e24:	sxtw	x0, w2
  441e28:	lsl	x0, x0, #4
  441e2c:	add	x0, x1, x0
  441e30:	ldr	x0, [x0, #8]
  441e34:	mov	x3, x0
  441e38:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  441e3c:	add	x2, x0, #0xbf0
  441e40:	mov	w1, #0x4                   	// #4
  441e44:	ldr	x0, [sp, #40]
  441e48:	bl	43086c <ferror@plt+0x2defc>
  441e4c:	b	441e54 <ferror@plt+0x3f4e4>
  441e50:	nop
  441e54:	ldr	x0, [sp, #24]
  441e58:	ldp	x29, x30, [sp], #64
  441e5c:	ret
  441e60:	stp	x29, x30, [sp, #-64]!
  441e64:	mov	x29, sp
  441e68:	str	x0, [sp, #24]
  441e6c:	str	x1, [sp, #16]
  441e70:	ldr	x0, [sp, #16]
  441e74:	bl	441958 <ferror@plt+0x3efe8>
  441e78:	add	w0, w0, #0x1
  441e7c:	str	w0, [sp, #60]
  441e80:	ldr	w0, [sp, #60]
  441e84:	mov	x1, x0
  441e88:	ldr	x0, [sp, #24]
  441e8c:	bl	442dac <ferror@plt+0x4043c>
  441e90:	str	x0, [sp, #48]
  441e94:	mov	w3, #0x0                   	// #0
  441e98:	ldr	x2, [sp, #48]
  441e9c:	ldr	x1, [sp, #16]
  441ea0:	ldr	x0, [sp, #24]
  441ea4:	bl	441c48 <ferror@plt+0x3f2d8>
  441ea8:	str	x0, [sp, #40]
  441eac:	ldr	x0, [sp, #40]
  441eb0:	strb	wzr, [x0]
  441eb4:	ldr	x0, [sp, #48]
  441eb8:	ldp	x29, x30, [sp], #64
  441ebc:	ret
  441ec0:	stp	x29, x30, [sp, #-32]!
  441ec4:	mov	x29, sp
  441ec8:	str	w0, [sp, #28]
  441ecc:	strb	w1, [sp, #27]
  441ed0:	ldrb	w0, [sp, #27]
  441ed4:	and	w0, w0, #0x2
  441ed8:	cmp	w0, #0x0
  441edc:	b.eq	441eec <ferror@plt+0x3f57c>  // b.none
  441ee0:	ldr	w0, [sp, #28]
  441ee4:	bl	441b58 <ferror@plt+0x3f1e8>
  441ee8:	b	441f24 <ferror@plt+0x3f5b4>
  441eec:	ldrb	w0, [sp, #27]
  441ef0:	and	w0, w0, #0x10
  441ef4:	cmp	w0, #0x0
  441ef8:	b.eq	441f08 <ferror@plt+0x3f598>  // b.none
  441efc:	ldr	w0, [sp, #28]
  441f00:	bl	453e48 <ferror@plt+0x514d8>
  441f04:	b	441f24 <ferror@plt+0x3f5b4>
  441f08:	ldr	w2, [sp, #28]
  441f0c:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441f10:	add	x1, x0, #0xe18
  441f14:	sxtw	x0, w2
  441f18:	lsl	x0, x0, #4
  441f1c:	add	x0, x1, x0
  441f20:	ldr	x0, [x0, #8]
  441f24:	ldp	x29, x30, [sp], #32
  441f28:	ret
  441f2c:	stp	x29, x30, [sp, #-80]!
  441f30:	mov	x29, sp
  441f34:	str	x0, [sp, #24]
  441f38:	str	x1, [sp, #16]
  441f3c:	ldr	x0, [sp, #24]
  441f40:	ldrb	w0, [x0, #4]
  441f44:	mov	w2, w0
  441f48:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441f4c:	add	x1, x0, #0xe18
  441f50:	sxtw	x0, w2
  441f54:	lsl	x0, x0, #4
  441f58:	add	x0, x1, x0
  441f5c:	ldr	w0, [x0]
  441f60:	cmp	w0, #0x3
  441f64:	b.eq	44212c <ferror@plt+0x3f7bc>  // b.none
  441f68:	cmp	w0, #0x3
  441f6c:	b.gt	442140 <ferror@plt+0x3f7d0>
  441f70:	cmp	w0, #0x2
  441f74:	b.eq	442100 <ferror@plt+0x3f790>  // b.none
  441f78:	cmp	w0, #0x2
  441f7c:	b.gt	442140 <ferror@plt+0x3f7d0>
  441f80:	cmp	w0, #0x0
  441f84:	b.eq	441f94 <ferror@plt+0x3f624>  // b.none
  441f88:	cmp	w0, #0x1
  441f8c:	b.eq	442048 <ferror@plt+0x3f6d8>  // b.none
  441f90:	b	442140 <ferror@plt+0x3f7d0>
  441f94:	ldr	x0, [sp, #24]
  441f98:	ldrh	w0, [x0, #6]
  441f9c:	and	w0, w0, #0x2
  441fa0:	cmp	w0, #0x0
  441fa4:	b.eq	441fbc <ferror@plt+0x3f64c>  // b.none
  441fa8:	ldr	x0, [sp, #24]
  441fac:	ldrb	w0, [x0, #4]
  441fb0:	bl	441b58 <ferror@plt+0x3f1e8>
  441fb4:	str	x0, [sp, #72]
  441fb8:	b	441ff8 <ferror@plt+0x3f688>
  441fbc:	ldr	x0, [sp, #24]
  441fc0:	ldrh	w0, [x0, #6]
  441fc4:	and	w0, w0, #0x10
  441fc8:	cmp	w0, #0x0
  441fcc:	b.ne	442044 <ferror@plt+0x3f6d4>  // b.any
  441fd0:	ldr	x0, [sp, #24]
  441fd4:	ldrb	w0, [x0, #4]
  441fd8:	mov	w2, w0
  441fdc:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  441fe0:	add	x1, x0, #0xe18
  441fe4:	sxtw	x0, w2
  441fe8:	lsl	x0, x0, #4
  441fec:	add	x0, x1, x0
  441ff0:	ldr	x0, [x0, #8]
  441ff4:	str	x0, [sp, #72]
  441ff8:	ldr	x0, [sp, #72]
  441ffc:	ldrb	w0, [x0]
  442000:	str	w0, [sp, #68]
  442004:	ldr	x1, [sp, #16]
  442008:	ldr	w0, [sp, #68]
  44200c:	bl	402430 <putc_unlocked@plt>
  442010:	ldr	x0, [sp, #72]
  442014:	add	x0, x0, #0x1
  442018:	str	x0, [sp, #72]
  44201c:	ldr	x0, [sp, #72]
  442020:	ldrb	w0, [x0]
  442024:	str	w0, [sp, #68]
  442028:	ldr	w0, [sp, #68]
  44202c:	cmp	w0, #0x0
  442030:	cset	w0, ne  // ne = any
  442034:	and	w0, w0, #0xff
  442038:	cmp	w0, #0x0
  44203c:	b.eq	442134 <ferror@plt+0x3f7c4>  // b.none
  442040:	b	442004 <ferror@plt+0x3f694>
  442044:	nop
  442048:	ldr	x0, [sp, #24]
  44204c:	ldr	x0, [x0, #8]
  442050:	ldr	x0, [x0]
  442054:	str	x0, [sp, #48]
  442058:	str	xzr, [sp, #56]
  44205c:	ldr	x0, [sp, #24]
  442060:	ldr	x0, [x0, #8]
  442064:	ldr	w0, [x0, #8]
  442068:	mov	w0, w0
  44206c:	ldr	x1, [sp, #56]
  442070:	cmp	x1, x0
  442074:	b.cs	44213c <ferror@plt+0x3f7cc>  // b.hs, b.nlast
  442078:	ldr	x1, [sp, #48]
  44207c:	ldr	x0, [sp, #56]
  442080:	add	x0, x1, x0
  442084:	ldrb	w0, [x0]
  442088:	and	w0, w0, #0xffffff80
  44208c:	cmp	w0, #0x0
  442090:	b.eq	4420d0 <ferror@plt+0x3f760>  // b.none
  442094:	ldr	x1, [sp, #48]
  442098:	ldr	x0, [sp, #56]
  44209c:	add	x1, x1, x0
  4420a0:	add	x0, sp, #0x20
  4420a4:	bl	4419e0 <ferror@plt+0x3f070>
  4420a8:	sub	x0, x0, #0x1
  4420ac:	ldr	x1, [sp, #56]
  4420b0:	add	x0, x1, x0
  4420b4:	str	x0, [sp, #56]
  4420b8:	add	x0, sp, #0x20
  4420bc:	ldr	x3, [sp, #16]
  4420c0:	mov	x2, #0xa                   	// #10
  4420c4:	mov	x1, #0x1                   	// #1
  4420c8:	bl	402310 <fwrite_unlocked@plt>
  4420cc:	b	4420f0 <ferror@plt+0x3f780>
  4420d0:	ldr	x0, [sp, #24]
  4420d4:	ldr	x0, [x0, #8]
  4420d8:	ldr	x1, [x0]
  4420dc:	ldr	x0, [sp, #56]
  4420e0:	add	x0, x1, x0
  4420e4:	ldrb	w0, [x0]
  4420e8:	ldr	x1, [sp, #16]
  4420ec:	bl	402830 <fputc_unlocked@plt>
  4420f0:	ldr	x0, [sp, #56]
  4420f4:	add	x0, x0, #0x1
  4420f8:	str	x0, [sp, #56]
  4420fc:	b	44205c <ferror@plt+0x3f6ec>
  442100:	ldr	x0, [sp, #24]
  442104:	ldr	x4, [x0, #16]
  442108:	ldr	x0, [sp, #24]
  44210c:	ldr	w0, [x0, #8]
  442110:	mov	w0, w0
  442114:	ldr	x3, [sp, #16]
  442118:	mov	x2, x0
  44211c:	mov	x1, #0x1                   	// #1
  442120:	mov	x0, x4
  442124:	bl	402310 <fwrite_unlocked@plt>
  442128:	b	442140 <ferror@plt+0x3f7d0>
  44212c:	nop
  442130:	b	442140 <ferror@plt+0x3f7d0>
  442134:	nop
  442138:	b	442140 <ferror@plt+0x3f7d0>
  44213c:	nop
  442140:	nop
  442144:	ldp	x29, x30, [sp], #80
  442148:	ret
  44214c:	stp	x29, x30, [sp, #-32]!
  442150:	mov	x29, sp
  442154:	str	x0, [sp, #24]
  442158:	str	x1, [sp, #16]
  44215c:	ldr	x0, [sp, #24]
  442160:	ldrb	w1, [x0, #4]
  442164:	ldr	x0, [sp, #16]
  442168:	ldrb	w0, [x0, #4]
  44216c:	cmp	w1, w0
  442170:	b.ne	4422f0 <ferror@plt+0x3f980>  // b.any
  442174:	ldr	x0, [sp, #24]
  442178:	ldrh	w1, [x0, #6]
  44217c:	ldr	x0, [sp, #16]
  442180:	ldrh	w0, [x0, #6]
  442184:	cmp	w1, w0
  442188:	b.ne	4422f0 <ferror@plt+0x3f980>  // b.any
  44218c:	ldr	x0, [sp, #24]
  442190:	ldrb	w0, [x0, #4]
  442194:	mov	w2, w0
  442198:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  44219c:	add	x1, x0, #0xe18
  4421a0:	sxtw	x0, w2
  4421a4:	lsl	x0, x0, #4
  4421a8:	add	x0, x1, x0
  4421ac:	ldr	w0, [x0]
  4421b0:	cmp	w0, #0x3
  4421b4:	b.eq	442208 <ferror@plt+0x3f898>  // b.none
  4421b8:	cmp	w0, #0x3
  4421bc:	b.gt	4421d0 <ferror@plt+0x3f860>
  4421c0:	cmp	w0, #0x1
  4421c4:	b.eq	442258 <ferror@plt+0x3f8e8>  // b.none
  4421c8:	cmp	w0, #0x2
  4421cc:	b.eq	442298 <ferror@plt+0x3f928>  // b.none
  4421d0:	ldr	x0, [sp, #24]
  4421d4:	ldrb	w0, [x0, #4]
  4421d8:	cmp	w0, #0x26
  4421dc:	b.ne	4421f8 <ferror@plt+0x3f888>  // b.any
  4421e0:	ldr	x0, [sp, #24]
  4421e4:	ldr	w1, [x0, #8]
  4421e8:	ldr	x0, [sp, #16]
  4421ec:	ldr	w0, [x0, #8]
  4421f0:	cmp	w1, w0
  4421f4:	b.ne	442200 <ferror@plt+0x3f890>  // b.any
  4421f8:	mov	w0, #0x1                   	// #1
  4421fc:	b	442204 <ferror@plt+0x3f894>
  442200:	mov	w0, #0x0                   	// #0
  442204:	b	4422f4 <ferror@plt+0x3f984>
  442208:	ldr	x0, [sp, #24]
  44220c:	ldrb	w0, [x0, #4]
  442210:	cmp	w0, #0x50
  442214:	b.ne	442248 <ferror@plt+0x3f8d8>  // b.any
  442218:	ldr	x0, [sp, #24]
  44221c:	ldr	w1, [x0, #8]
  442220:	ldr	x0, [sp, #16]
  442224:	ldr	w0, [x0, #8]
  442228:	cmp	w1, w0
  44222c:	b.ne	442250 <ferror@plt+0x3f8e0>  // b.any
  442230:	ldr	x0, [sp, #24]
  442234:	ldr	x1, [x0, #16]
  442238:	ldr	x0, [sp, #16]
  44223c:	ldr	x0, [x0, #16]
  442240:	cmp	x1, x0
  442244:	b.ne	442250 <ferror@plt+0x3f8e0>  // b.any
  442248:	mov	w0, #0x1                   	// #1
  44224c:	b	442254 <ferror@plt+0x3f8e4>
  442250:	mov	w0, #0x0                   	// #0
  442254:	b	4422f4 <ferror@plt+0x3f984>
  442258:	ldr	x0, [sp, #24]
  44225c:	ldr	x1, [x0, #8]
  442260:	ldr	x0, [sp, #16]
  442264:	ldr	x0, [x0, #8]
  442268:	cmp	x1, x0
  44226c:	b.ne	442290 <ferror@plt+0x3f920>  // b.any
  442270:	ldr	x0, [sp, #24]
  442274:	ldr	x1, [x0, #16]
  442278:	ldr	x0, [sp, #16]
  44227c:	ldr	x0, [x0, #16]
  442280:	cmp	x1, x0
  442284:	b.ne	442290 <ferror@plt+0x3f920>  // b.any
  442288:	mov	w0, #0x1                   	// #1
  44228c:	b	442294 <ferror@plt+0x3f924>
  442290:	mov	w0, #0x0                   	// #0
  442294:	b	4422f4 <ferror@plt+0x3f984>
  442298:	ldr	x0, [sp, #24]
  44229c:	ldr	w1, [x0, #8]
  4422a0:	ldr	x0, [sp, #16]
  4422a4:	ldr	w0, [x0, #8]
  4422a8:	cmp	w1, w0
  4422ac:	b.ne	4422e8 <ferror@plt+0x3f978>  // b.any
  4422b0:	ldr	x0, [sp, #24]
  4422b4:	ldr	x3, [x0, #16]
  4422b8:	ldr	x0, [sp, #16]
  4422bc:	ldr	x1, [x0, #16]
  4422c0:	ldr	x0, [sp, #24]
  4422c4:	ldr	w0, [x0, #8]
  4422c8:	mov	w0, w0
  4422cc:	mov	x2, x0
  4422d0:	mov	x0, x3
  4422d4:	bl	402690 <memcmp@plt>
  4422d8:	cmp	w0, #0x0
  4422dc:	b.ne	4422e8 <ferror@plt+0x3f978>  // b.any
  4422e0:	mov	w0, #0x1                   	// #1
  4422e4:	b	4422ec <ferror@plt+0x3f97c>
  4422e8:	mov	w0, #0x0                   	// #0
  4422ec:	b	4422f4 <ferror@plt+0x3f984>
  4422f0:	mov	w0, #0x0                   	// #0
  4422f4:	ldp	x29, x30, [sp], #32
  4422f8:	ret
  4422fc:	stp	x29, x30, [sp, #-64]!
  442300:	mov	x29, sp
  442304:	str	x0, [sp, #40]
  442308:	str	x1, [sp, #32]
  44230c:	str	x2, [sp, #24]
  442310:	ldr	x0, [sp, #32]
  442314:	ldrb	w0, [x0, #4]
  442318:	str	w0, [sp, #60]
  44231c:	ldr	x0, [sp, #24]
  442320:	ldrb	w0, [x0, #4]
  442324:	str	w0, [sp, #56]
  442328:	ldr	x0, [sp, #32]
  44232c:	ldrh	w0, [x0, #6]
  442330:	and	w0, w0, #0x10
  442334:	cmp	w0, #0x0
  442338:	b.eq	442344 <ferror@plt+0x3f9d4>  // b.none
  44233c:	mov	w0, #0x35                  	// #53
  442340:	str	w0, [sp, #60]
  442344:	ldr	x0, [sp, #24]
  442348:	ldrh	w0, [x0, #6]
  44234c:	and	w0, w0, #0x10
  442350:	cmp	w0, #0x0
  442354:	b.eq	442360 <ferror@plt+0x3f9f0>  // b.none
  442358:	mov	w0, #0x35                  	// #53
  44235c:	str	w0, [sp, #56]
  442360:	mov	w0, #0xffffffff            	// #-1
  442364:	str	w0, [sp, #52]
  442368:	ldr	x0, [sp, #24]
  44236c:	ldrh	w0, [x0, #6]
  442370:	and	w0, w0, #0x2
  442374:	cmp	w0, #0x0
  442378:	b.eq	4423a0 <ferror@plt+0x3fa30>  // b.none
  44237c:	ldr	w0, [sp, #56]
  442380:	sub	w1, w0, #0x25
  442384:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  442388:	add	x0, x0, #0xa98
  44238c:	sxtw	x1, w1
  442390:	ldr	x0, [x0, x1, lsl #3]
  442394:	ldrb	w0, [x0]
  442398:	str	w0, [sp, #52]
  44239c:	b	4423e8 <ferror@plt+0x3fa78>
  4423a0:	ldr	w2, [sp, #56]
  4423a4:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4423a8:	add	x1, x0, #0xe18
  4423ac:	sxtw	x0, w2
  4423b0:	lsl	x0, x0, #4
  4423b4:	add	x0, x1, x0
  4423b8:	ldr	w0, [x0]
  4423bc:	cmp	w0, #0x0
  4423c0:	b.ne	4423e8 <ferror@plt+0x3fa78>  // b.any
  4423c4:	ldr	w2, [sp, #56]
  4423c8:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4423cc:	add	x1, x0, #0xe18
  4423d0:	sxtw	x0, w2
  4423d4:	lsl	x0, x0, #4
  4423d8:	add	x0, x1, x0
  4423dc:	ldr	x0, [x0, #8]
  4423e0:	ldrb	w0, [x0]
  4423e4:	str	w0, [sp, #52]
  4423e8:	ldr	w0, [sp, #60]
  4423ec:	cmp	w0, #0xd
  4423f0:	b.gt	442408 <ferror@plt+0x3fa98>
  4423f4:	ldr	w0, [sp, #52]
  4423f8:	cmp	w0, #0x3d
  4423fc:	b.ne	442408 <ferror@plt+0x3fa98>  // b.any
  442400:	mov	w0, #0x1                   	// #1
  442404:	b	442834 <ferror@plt+0x3fec4>
  442408:	ldr	w0, [sp, #60]
  44240c:	cmp	w0, #0x42
  442410:	b.gt	44282c <ferror@plt+0x3febc>
  442414:	cmp	w0, #0x3e
  442418:	b.ge	4427a8 <ferror@plt+0x3fe38>  // b.tcont
  44241c:	cmp	w0, #0x3d
  442420:	b.eq	44273c <ferror@plt+0x3fdcc>  // b.none
  442424:	cmp	w0, #0x3d
  442428:	b.gt	44282c <ferror@plt+0x3febc>
  44242c:	cmp	w0, #0x37
  442430:	b.eq	4426f0 <ferror@plt+0x3fd80>  // b.none
  442434:	cmp	w0, #0x37
  442438:	b.gt	44282c <ferror@plt+0x3febc>
  44243c:	cmp	w0, #0x35
  442440:	b.eq	442694 <ferror@plt+0x3fd24>  // b.none
  442444:	cmp	w0, #0x35
  442448:	b.gt	44282c <ferror@plt+0x3febc>
  44244c:	cmp	w0, #0x30
  442450:	b.eq	442638 <ferror@plt+0x3fcc8>  // b.none
  442454:	cmp	w0, #0x30
  442458:	b.gt	44282c <ferror@plt+0x3febc>
  44245c:	cmp	w0, #0x2f
  442460:	b.eq	442624 <ferror@plt+0x3fcb4>  // b.none
  442464:	cmp	w0, #0x2f
  442468:	b.gt	44282c <ferror@plt+0x3febc>
  44246c:	cmp	w0, #0x25
  442470:	b.eq	44266c <ferror@plt+0x3fcfc>  // b.none
  442474:	cmp	w0, #0x25
  442478:	b.gt	44282c <ferror@plt+0x3febc>
  44247c:	cmp	w0, #0x12
  442480:	b.eq	4425fc <ferror@plt+0x3fc8c>  // b.none
  442484:	cmp	w0, #0x12
  442488:	b.gt	44282c <ferror@plt+0x3febc>
  44248c:	cmp	w0, #0xa
  442490:	b.eq	4425e8 <ferror@plt+0x3fc78>  // b.none
  442494:	cmp	w0, #0xa
  442498:	b.gt	44282c <ferror@plt+0x3febc>
  44249c:	cmp	w0, #0x9
  4424a0:	b.eq	4425d4 <ferror@plt+0x3fc64>  // b.none
  4424a4:	cmp	w0, #0x9
  4424a8:	b.gt	44282c <ferror@plt+0x3febc>
  4424ac:	cmp	w0, #0x8
  4424b0:	b.eq	4425ac <ferror@plt+0x3fc3c>  // b.none
  4424b4:	cmp	w0, #0x8
  4424b8:	b.gt	44282c <ferror@plt+0x3febc>
  4424bc:	cmp	w0, #0x7
  4424c0:	b.eq	442584 <ferror@plt+0x3fc14>  // b.none
  4424c4:	cmp	w0, #0x7
  4424c8:	b.gt	44282c <ferror@plt+0x3febc>
  4424cc:	cmp	w0, #0x5
  4424d0:	b.eq	44255c <ferror@plt+0x3fbec>  // b.none
  4424d4:	cmp	w0, #0x5
  4424d8:	b.gt	44282c <ferror@plt+0x3febc>
  4424dc:	cmp	w0, #0x4
  4424e0:	b.eq	442548 <ferror@plt+0x3fbd8>  // b.none
  4424e4:	cmp	w0, #0x4
  4424e8:	b.gt	44282c <ferror@plt+0x3febc>
  4424ec:	cmp	w0, #0x2
  4424f0:	b.eq	442500 <ferror@plt+0x3fb90>  // b.none
  4424f4:	cmp	w0, #0x3
  4424f8:	b.eq	442514 <ferror@plt+0x3fba4>  // b.none
  4424fc:	b	44282c <ferror@plt+0x3febc>
  442500:	ldr	w0, [sp, #52]
  442504:	cmp	w0, #0x3e
  442508:	cset	w0, eq  // eq = none
  44250c:	and	w0, w0, #0xff
  442510:	b	442834 <ferror@plt+0x3fec4>
  442514:	ldr	w0, [sp, #52]
  442518:	cmp	w0, #0x3c
  44251c:	b.eq	442538 <ferror@plt+0x3fbc8>  // b.none
  442520:	ldr	w0, [sp, #52]
  442524:	cmp	w0, #0x25
  442528:	b.eq	442538 <ferror@plt+0x3fbc8>  // b.none
  44252c:	ldr	w0, [sp, #52]
  442530:	cmp	w0, #0x3a
  442534:	b.ne	442540 <ferror@plt+0x3fbd0>  // b.any
  442538:	mov	w0, #0x1                   	// #1
  44253c:	b	442544 <ferror@plt+0x3fbd4>
  442540:	mov	w0, #0x0                   	// #0
  442544:	b	442834 <ferror@plt+0x3fec4>
  442548:	ldr	w0, [sp, #52]
  44254c:	cmp	w0, #0x2b
  442550:	cset	w0, eq  // eq = none
  442554:	and	w0, w0, #0xff
  442558:	b	442834 <ferror@plt+0x3fec4>
  44255c:	ldr	w0, [sp, #52]
  442560:	cmp	w0, #0x2d
  442564:	b.eq	442574 <ferror@plt+0x3fc04>  // b.none
  442568:	ldr	w0, [sp, #52]
  44256c:	cmp	w0, #0x3e
  442570:	b.ne	44257c <ferror@plt+0x3fc0c>  // b.any
  442574:	mov	w0, #0x1                   	// #1
  442578:	b	442580 <ferror@plt+0x3fc10>
  44257c:	mov	w0, #0x0                   	// #0
  442580:	b	442834 <ferror@plt+0x3fec4>
  442584:	ldr	w0, [sp, #52]
  442588:	cmp	w0, #0x2f
  44258c:	b.eq	44259c <ferror@plt+0x3fc2c>  // b.none
  442590:	ldr	w0, [sp, #52]
  442594:	cmp	w0, #0x2a
  442598:	b.ne	4425a4 <ferror@plt+0x3fc34>  // b.any
  44259c:	mov	w0, #0x1                   	// #1
  4425a0:	b	4425a8 <ferror@plt+0x3fc38>
  4425a4:	mov	w0, #0x0                   	// #0
  4425a8:	b	442834 <ferror@plt+0x3fec4>
  4425ac:	ldr	w0, [sp, #52]
  4425b0:	cmp	w0, #0x3a
  4425b4:	b.eq	4425c4 <ferror@plt+0x3fc54>  // b.none
  4425b8:	ldr	w0, [sp, #52]
  4425bc:	cmp	w0, #0x3e
  4425c0:	b.ne	4425cc <ferror@plt+0x3fc5c>  // b.any
  4425c4:	mov	w0, #0x1                   	// #1
  4425c8:	b	4425d0 <ferror@plt+0x3fc60>
  4425cc:	mov	w0, #0x0                   	// #0
  4425d0:	b	442834 <ferror@plt+0x3fec4>
  4425d4:	ldr	w0, [sp, #52]
  4425d8:	cmp	w0, #0x26
  4425dc:	cset	w0, eq  // eq = none
  4425e0:	and	w0, w0, #0xff
  4425e4:	b	442834 <ferror@plt+0x3fec4>
  4425e8:	ldr	w0, [sp, #52]
  4425ec:	cmp	w0, #0x7c
  4425f0:	cset	w0, eq  // eq = none
  4425f4:	and	w0, w0, #0xff
  4425f8:	b	442834 <ferror@plt+0x3fec4>
  4425fc:	ldr	w0, [sp, #52]
  442600:	cmp	w0, #0x3a
  442604:	b.eq	442614 <ferror@plt+0x3fca4>  // b.none
  442608:	ldr	w0, [sp, #52]
  44260c:	cmp	w0, #0x3e
  442610:	b.ne	44261c <ferror@plt+0x3fcac>  // b.any
  442614:	mov	w0, #0x1                   	// #1
  442618:	b	442620 <ferror@plt+0x3fcb0>
  44261c:	mov	w0, #0x0                   	// #0
  442620:	b	442834 <ferror@plt+0x3fec4>
  442624:	ldr	w0, [sp, #52]
  442628:	cmp	w0, #0x2a
  44262c:	cset	w0, eq  // eq = none
  442630:	and	w0, w0, #0xff
  442634:	b	442834 <ferror@plt+0x3fec4>
  442638:	ldr	w0, [sp, #52]
  44263c:	cmp	w0, #0x2e
  442640:	b.eq	44265c <ferror@plt+0x3fcec>  // b.none
  442644:	ldr	w0, [sp, #52]
  442648:	cmp	w0, #0x25
  44264c:	b.eq	44265c <ferror@plt+0x3fcec>  // b.none
  442650:	ldr	w0, [sp, #56]
  442654:	cmp	w0, #0x37
  442658:	b.ne	442664 <ferror@plt+0x3fcf4>  // b.any
  44265c:	mov	w0, #0x1                   	// #1
  442660:	b	442668 <ferror@plt+0x3fcf8>
  442664:	mov	w0, #0x0                   	// #0
  442668:	b	442834 <ferror@plt+0x3fec4>
  44266c:	ldr	w0, [sp, #52]
  442670:	cmp	w0, #0x23
  442674:	b.eq	442684 <ferror@plt+0x3fd14>  // b.none
  442678:	ldr	w0, [sp, #52]
  44267c:	cmp	w0, #0x25
  442680:	b.ne	44268c <ferror@plt+0x3fd1c>  // b.any
  442684:	mov	w0, #0x1                   	// #1
  442688:	b	442690 <ferror@plt+0x3fd20>
  44268c:	mov	w0, #0x0                   	// #0
  442690:	b	442834 <ferror@plt+0x3fec4>
  442694:	ldr	w0, [sp, #56]
  442698:	cmp	w0, #0x37
  44269c:	b.ne	4426bc <ferror@plt+0x3fd4c>  // b.any
  4426a0:	ldr	x0, [sp, #24]
  4426a4:	add	x0, x0, #0x8
  4426a8:	mov	x1, x0
  4426ac:	ldr	x0, [sp, #40]
  4426b0:	bl	43c62c <ferror@plt+0x39cbc>
  4426b4:	cmp	w0, #0x0
  4426b8:	b.ne	4426e0 <ferror@plt+0x3fd70>  // b.any
  4426bc:	ldr	w0, [sp, #56]
  4426c0:	cmp	w0, #0x35
  4426c4:	b.eq	4426e0 <ferror@plt+0x3fd70>  // b.none
  4426c8:	ldr	w0, [sp, #56]
  4426cc:	cmp	w0, #0x38
  4426d0:	b.eq	4426e0 <ferror@plt+0x3fd70>  // b.none
  4426d4:	ldr	w0, [sp, #56]
  4426d8:	cmp	w0, #0x3e
  4426dc:	b.ne	4426e8 <ferror@plt+0x3fd78>  // b.any
  4426e0:	mov	w0, #0x1                   	// #1
  4426e4:	b	4426ec <ferror@plt+0x3fd7c>
  4426e8:	mov	w0, #0x0                   	// #0
  4426ec:	b	442834 <ferror@plt+0x3fec4>
  4426f0:	ldr	w0, [sp, #56]
  4426f4:	cmp	w0, #0x37
  4426f8:	b.eq	44272c <ferror@plt+0x3fdbc>  // b.none
  4426fc:	ldr	w0, [sp, #56]
  442700:	cmp	w0, #0x35
  442704:	b.eq	44272c <ferror@plt+0x3fdbc>  // b.none
  442708:	ldr	w0, [sp, #52]
  44270c:	cmp	w0, #0x2e
  442710:	b.eq	44272c <ferror@plt+0x3fdbc>  // b.none
  442714:	ldr	w0, [sp, #52]
  442718:	cmp	w0, #0x2b
  44271c:	b.eq	44272c <ferror@plt+0x3fdbc>  // b.none
  442720:	ldr	w0, [sp, #52]
  442724:	cmp	w0, #0x2d
  442728:	b.ne	442734 <ferror@plt+0x3fdc4>  // b.any
  44272c:	mov	w0, #0x1                   	// #1
  442730:	b	442738 <ferror@plt+0x3fdc8>
  442734:	mov	w0, #0x0                   	// #0
  442738:	b	442834 <ferror@plt+0x3fec4>
  44273c:	ldr	x0, [sp, #32]
  442740:	ldr	x0, [x0, #16]
  442744:	ldrb	w0, [x0]
  442748:	cmp	w0, #0x5c
  44274c:	b.ne	44275c <ferror@plt+0x3fdec>  // b.any
  442750:	ldr	w0, [sp, #56]
  442754:	cmp	w0, #0x35
  442758:	b.eq	442798 <ferror@plt+0x3fe28>  // b.none
  44275c:	ldr	x0, [sp, #40]
  442760:	ldrb	w0, [x0, #1122]
  442764:	cmp	w0, #0x0
  442768:	b.eq	4427a0 <ferror@plt+0x3fe30>  // b.none
  44276c:	ldr	x0, [sp, #32]
  442770:	ldr	x0, [x0, #16]
  442774:	ldrb	w0, [x0]
  442778:	cmp	w0, #0x40
  44277c:	b.ne	4427a0 <ferror@plt+0x3fe30>  // b.any
  442780:	ldr	w0, [sp, #56]
  442784:	cmp	w0, #0x35
  442788:	b.eq	442798 <ferror@plt+0x3fe28>  // b.none
  44278c:	ldr	w0, [sp, #56]
  442790:	cmp	w0, #0x3e
  442794:	b.ne	4427a0 <ferror@plt+0x3fe30>  // b.any
  442798:	mov	w0, #0x1                   	// #1
  44279c:	b	4427a4 <ferror@plt+0x3fe34>
  4427a0:	mov	w0, #0x0                   	// #0
  4427a4:	b	442834 <ferror@plt+0x3fec4>
  4427a8:	ldr	x0, [sp, #40]
  4427ac:	ldrb	w0, [x0, #1161]
  4427b0:	cmp	w0, #0x0
  4427b4:	b.eq	442824 <ferror@plt+0x3feb4>  // b.none
  4427b8:	ldr	w0, [sp, #56]
  4427bc:	cmp	w0, #0x35
  4427c0:	b.eq	44281c <ferror@plt+0x3feac>  // b.none
  4427c4:	ldr	x0, [sp, #24]
  4427c8:	ldrb	w0, [x0, #4]
  4427cc:	mov	w2, w0
  4427d0:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  4427d4:	add	x1, x0, #0xe18
  4427d8:	sxtw	x0, w2
  4427dc:	lsl	x0, x0, #4
  4427e0:	add	x0, x1, x0
  4427e4:	ldr	w0, [x0]
  4427e8:	cmp	w0, #0x2
  4427ec:	b.ne	442824 <ferror@plt+0x3feb4>  // b.any
  4427f0:	ldr	x0, [sp, #24]
  4427f4:	ldr	x0, [x0, #16]
  4427f8:	ldrb	w0, [x0]
  4427fc:	mov	w1, w0
  442800:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  442804:	add	x0, x0, #0x498
  442808:	sxtw	x1, w1
  44280c:	ldrh	w0, [x0, x1, lsl #1]
  442810:	and	w0, w0, #0x200
  442814:	cmp	w0, #0x0
  442818:	b.eq	442824 <ferror@plt+0x3feb4>  // b.none
  44281c:	mov	w0, #0x1                   	// #1
  442820:	b	442828 <ferror@plt+0x3feb8>
  442824:	mov	w0, #0x0                   	// #0
  442828:	b	442834 <ferror@plt+0x3fec4>
  44282c:	nop
  442830:	mov	w0, #0x0                   	// #0
  442834:	ldp	x29, x30, [sp], #64
  442838:	ret
  44283c:	stp	x29, x30, [sp, #-48]!
  442840:	mov	x29, sp
  442844:	str	x0, [sp, #24]
  442848:	str	x1, [sp, #16]
  44284c:	ldr	x0, [sp, #24]
  442850:	bl	44c468 <ferror@plt+0x49af8>
  442854:	str	x0, [sp, #40]
  442858:	ldr	x0, [sp, #40]
  44285c:	ldrb	w0, [x0, #4]
  442860:	cmp	w0, #0x16
  442864:	b.eq	4428a4 <ferror@plt+0x3ff34>  // b.none
  442868:	ldr	x1, [sp, #16]
  44286c:	ldr	x0, [sp, #40]
  442870:	bl	441f2c <ferror@plt+0x3f5bc>
  442874:	ldr	x0, [sp, #24]
  442878:	bl	44c468 <ferror@plt+0x49af8>
  44287c:	str	x0, [sp, #40]
  442880:	ldr	x0, [sp, #40]
  442884:	ldrh	w0, [x0, #6]
  442888:	and	w0, w0, #0x1
  44288c:	cmp	w0, #0x0
  442890:	b.eq	442858 <ferror@plt+0x3fee8>  // b.none
  442894:	ldr	x1, [sp, #16]
  442898:	mov	w0, #0x20                  	// #32
  44289c:	bl	402430 <putc_unlocked@plt>
  4428a0:	b	442858 <ferror@plt+0x3fee8>
  4428a4:	ldr	x1, [sp, #16]
  4428a8:	mov	w0, #0xa                   	// #10
  4428ac:	bl	402430 <putc_unlocked@plt>
  4428b0:	nop
  4428b4:	ldp	x29, x30, [sp], #48
  4428b8:	ret
  4428bc:	stp	x29, x30, [sp, #-80]!
  4428c0:	mov	x29, sp
  4428c4:	str	x0, [sp, #24]
  4428c8:	str	x1, [sp, #16]
  4428cc:	ldr	x0, [sp, #16]
  4428d0:	cmp	x0, #0x0
  4428d4:	b.eq	4428e4 <ferror@plt+0x3ff74>  // b.none
  4428d8:	ldr	x0, [sp, #16]
  4428dc:	bl	43ab2c <ferror@plt+0x381bc>
  4428e0:	b	4428e8 <ferror@plt+0x3ff78>
  4428e4:	mov	w0, #0x0                   	// #0
  4428e8:	str	w0, [sp, #68]
  4428ec:	ldr	w0, [sp, #68]
  4428f0:	add	w0, w0, #0x78
  4428f4:	str	w0, [sp, #64]
  4428f8:	ldr	w0, [sp, #64]
  4428fc:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  442900:	str	x0, [sp, #56]
  442904:	ldr	x0, [sp, #16]
  442908:	cmp	x0, #0x0
  44290c:	b.eq	442930 <ferror@plt+0x3ffc0>  // b.none
  442910:	ldr	x2, [sp, #16]
  442914:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  442918:	add	x1, x0, #0xc08
  44291c:	ldr	x0, [sp, #56]
  442920:	bl	4023d0 <sprintf@plt>
  442924:	ldr	w0, [sp, #68]
  442928:	add	w0, w0, #0x2
  44292c:	str	w0, [sp, #68]
  442930:	ldr	x0, [sp, #24]
  442934:	bl	44c468 <ferror@plt+0x49af8>
  442938:	str	x0, [sp, #72]
  44293c:	ldr	x0, [sp, #72]
  442940:	ldrb	w0, [x0, #4]
  442944:	cmp	w0, #0x16
  442948:	b.eq	442a34 <ferror@plt+0x400c4>  // b.none
  44294c:	ldr	x0, [sp, #72]
  442950:	bl	441958 <ferror@plt+0x3efe8>
  442954:	add	w0, w0, #0x2
  442958:	str	w0, [sp, #52]
  44295c:	ldr	w1, [sp, #68]
  442960:	ldr	w0, [sp, #52]
  442964:	add	w0, w1, w0
  442968:	ldr	w1, [sp, #64]
  44296c:	cmp	w1, w0
  442970:	b.cs	4429bc <ferror@plt+0x4004c>  // b.hs, b.nlast
  442974:	ldr	w0, [sp, #64]
  442978:	lsl	w0, w0, #1
  44297c:	str	w0, [sp, #64]
  442980:	ldr	w1, [sp, #68]
  442984:	ldr	w0, [sp, #52]
  442988:	add	w0, w1, w0
  44298c:	ldr	w1, [sp, #64]
  442990:	cmp	w1, w0
  442994:	b.cs	4429a8 <ferror@plt+0x40038>  // b.hs, b.nlast
  442998:	ldr	w1, [sp, #68]
  44299c:	ldr	w0, [sp, #52]
  4429a0:	add	w0, w1, w0
  4429a4:	str	w0, [sp, #64]
  4429a8:	ldr	w0, [sp, #64]
  4429ac:	mov	x1, x0
  4429b0:	ldr	x0, [sp, #56]
  4429b4:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  4429b8:	str	x0, [sp, #56]
  4429bc:	ldr	w0, [sp, #68]
  4429c0:	ldr	x1, [sp, #56]
  4429c4:	add	x0, x1, x0
  4429c8:	mov	w3, #0x0                   	// #0
  4429cc:	mov	x2, x0
  4429d0:	ldr	x1, [sp, #72]
  4429d4:	ldr	x0, [sp, #24]
  4429d8:	bl	441c48 <ferror@plt+0x3f2d8>
  4429dc:	str	x0, [sp, #40]
  4429e0:	ldr	x1, [sp, #40]
  4429e4:	ldr	x0, [sp, #56]
  4429e8:	sub	x0, x1, x0
  4429ec:	str	w0, [sp, #68]
  4429f0:	ldr	x0, [sp, #24]
  4429f4:	bl	44c468 <ferror@plt+0x49af8>
  4429f8:	str	x0, [sp, #72]
  4429fc:	ldr	x0, [sp, #72]
  442a00:	ldrh	w0, [x0, #6]
  442a04:	and	w0, w0, #0x1
  442a08:	cmp	w0, #0x0
  442a0c:	b.eq	44293c <ferror@plt+0x3ffcc>  // b.none
  442a10:	ldr	w0, [sp, #68]
  442a14:	add	w1, w0, #0x1
  442a18:	str	w1, [sp, #68]
  442a1c:	mov	w0, w0
  442a20:	ldr	x1, [sp, #56]
  442a24:	add	x0, x1, x0
  442a28:	mov	w1, #0x20                  	// #32
  442a2c:	strb	w1, [x0]
  442a30:	b	44293c <ferror@plt+0x3ffcc>
  442a34:	ldr	w0, [sp, #68]
  442a38:	ldr	x1, [sp, #56]
  442a3c:	add	x0, x1, x0
  442a40:	strb	wzr, [x0]
  442a44:	ldr	x0, [sp, #56]
  442a48:	ldp	x29, x30, [sp], #80
  442a4c:	ret
  442a50:	stp	x29, x30, [sp, #-48]!
  442a54:	mov	x29, sp
  442a58:	str	x0, [sp, #24]
  442a5c:	ldr	x1, [sp, #24]
  442a60:	mov	x0, #0x1f3f                	// #7999
  442a64:	cmp	x1, x0
  442a68:	b.hi	442a74 <ferror@plt+0x40104>  // b.pmore
  442a6c:	mov	x0, #0x1f40                	// #8000
  442a70:	str	x0, [sp, #24]
  442a74:	ldr	x0, [sp, #24]
  442a78:	add	x0, x0, #0x7
  442a7c:	and	x0, x0, #0xfffffffffffffff8
  442a80:	str	x0, [sp, #24]
  442a84:	ldr	x0, [sp, #24]
  442a88:	add	x0, x0, #0x20
  442a8c:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  442a90:	str	x0, [sp, #40]
  442a94:	ldr	x1, [sp, #40]
  442a98:	ldr	x0, [sp, #24]
  442a9c:	add	x0, x1, x0
  442aa0:	str	x0, [sp, #32]
  442aa4:	ldr	x0, [sp, #32]
  442aa8:	ldr	x1, [sp, #40]
  442aac:	str	x1, [x0, #8]
  442ab0:	ldr	x0, [sp, #32]
  442ab4:	ldr	x1, [sp, #40]
  442ab8:	str	x1, [x0, #16]
  442abc:	ldr	x1, [sp, #40]
  442ac0:	ldr	x0, [sp, #24]
  442ac4:	add	x1, x1, x0
  442ac8:	ldr	x0, [sp, #32]
  442acc:	str	x1, [x0, #24]
  442ad0:	ldr	x0, [sp, #32]
  442ad4:	str	xzr, [x0]
  442ad8:	ldr	x0, [sp, #32]
  442adc:	ldp	x29, x30, [sp], #48
  442ae0:	ret
  442ae4:	sub	sp, sp, #0x20
  442ae8:	str	x0, [sp, #8]
  442aec:	str	x1, [sp]
  442af0:	ldr	x0, [sp]
  442af4:	str	x0, [sp, #24]
  442af8:	ldr	x0, [sp, #24]
  442afc:	ldr	x0, [x0]
  442b00:	cmp	x0, #0x0
  442b04:	b.eq	442b18 <ferror@plt+0x401a8>  // b.none
  442b08:	ldr	x0, [sp, #24]
  442b0c:	ldr	x0, [x0]
  442b10:	str	x0, [sp, #24]
  442b14:	b	442af8 <ferror@plt+0x40188>
  442b18:	ldr	x0, [sp, #8]
  442b1c:	ldr	x1, [x0, #72]
  442b20:	ldr	x0, [sp, #24]
  442b24:	str	x1, [x0]
  442b28:	ldr	x0, [sp, #8]
  442b2c:	ldr	x1, [sp]
  442b30:	str	x1, [x0, #72]
  442b34:	nop
  442b38:	add	sp, sp, #0x20
  442b3c:	ret
  442b40:	stp	x29, x30, [sp, #-64]!
  442b44:	mov	x29, sp
  442b48:	str	x0, [sp, #24]
  442b4c:	str	x1, [sp, #16]
  442b50:	ldr	x0, [sp, #24]
  442b54:	add	x0, x0, #0x48
  442b58:	str	x0, [sp, #56]
  442b5c:	ldr	x0, [sp, #56]
  442b60:	ldr	x0, [x0]
  442b64:	cmp	x0, #0x0
  442b68:	b.ne	442b78 <ferror@plt+0x40208>  // b.any
  442b6c:	ldr	x0, [sp, #16]
  442b70:	bl	442a50 <ferror@plt+0x400e0>
  442b74:	b	442c14 <ferror@plt+0x402a4>
  442b78:	ldr	x0, [sp, #56]
  442b7c:	ldr	x0, [x0]
  442b80:	str	x0, [sp, #48]
  442b84:	ldr	x0, [sp, #48]
  442b88:	ldr	x1, [x0, #24]
  442b8c:	ldr	x0, [sp, #48]
  442b90:	ldr	x0, [x0, #8]
  442b94:	sub	x0, x1, x0
  442b98:	str	x0, [sp, #40]
  442b9c:	ldr	x1, [sp, #40]
  442ba0:	ldr	x0, [sp, #16]
  442ba4:	cmp	x1, x0
  442ba8:	b.cc	442bd4 <ferror@plt+0x40264>  // b.lo, b.ul, b.last
  442bac:	ldr	x1, [sp, #16]
  442bb0:	mov	x0, x1
  442bb4:	lsl	x0, x0, #1
  442bb8:	add	x0, x0, x1
  442bbc:	lsr	x1, x0, #1
  442bc0:	mov	x0, #0x1f40                	// #8000
  442bc4:	add	x0, x1, x0
  442bc8:	ldr	x1, [sp, #40]
  442bcc:	cmp	x1, x0
  442bd0:	b.ls	442be4 <ferror@plt+0x40274>  // b.plast
  442bd4:	ldr	x0, [sp, #56]
  442bd8:	ldr	x0, [x0]
  442bdc:	str	x0, [sp, #56]
  442be0:	b	442b5c <ferror@plt+0x401ec>
  442be4:	nop
  442be8:	ldr	x0, [sp, #48]
  442bec:	ldr	x1, [x0]
  442bf0:	ldr	x0, [sp, #56]
  442bf4:	str	x1, [x0]
  442bf8:	ldr	x0, [sp, #48]
  442bfc:	str	xzr, [x0]
  442c00:	ldr	x0, [sp, #48]
  442c04:	ldr	x1, [x0, #8]
  442c08:	ldr	x0, [sp, #48]
  442c0c:	str	x1, [x0, #16]
  442c10:	ldr	x0, [sp, #48]
  442c14:	ldp	x29, x30, [sp], #64
  442c18:	ret
  442c1c:	stp	x29, x30, [sp, #-64]!
  442c20:	mov	x29, sp
  442c24:	str	x0, [sp, #40]
  442c28:	str	x1, [sp, #32]
  442c2c:	str	x2, [sp, #24]
  442c30:	ldr	x0, [sp, #32]
  442c34:	ldr	x1, [x0, #24]
  442c38:	ldr	x0, [sp, #32]
  442c3c:	ldr	x0, [x0, #16]
  442c40:	sub	x0, x1, x0
  442c44:	lsl	x0, x0, #1
  442c48:	mov	x1, x0
  442c4c:	ldr	x0, [sp, #24]
  442c50:	add	x0, x0, x1
  442c54:	str	x0, [sp, #56]
  442c58:	ldr	x1, [sp, #56]
  442c5c:	ldr	x0, [sp, #40]
  442c60:	bl	442b40 <ferror@plt+0x401d0>
  442c64:	str	x0, [sp, #48]
  442c68:	ldr	x0, [sp, #32]
  442c6c:	ldr	x1, [sp, #48]
  442c70:	str	x1, [x0]
  442c74:	ldr	x0, [sp, #48]
  442c78:	ldr	x3, [x0, #8]
  442c7c:	ldr	x0, [sp, #32]
  442c80:	ldr	x4, [x0, #16]
  442c84:	ldr	x0, [sp, #32]
  442c88:	ldr	x1, [x0, #24]
  442c8c:	ldr	x0, [sp, #32]
  442c90:	ldr	x0, [x0, #16]
  442c94:	sub	x0, x1, x0
  442c98:	mov	x2, x0
  442c9c:	mov	x1, x4
  442ca0:	mov	x0, x3
  442ca4:	bl	4022e0 <memcpy@plt>
  442ca8:	ldr	x0, [sp, #48]
  442cac:	ldp	x29, x30, [sp], #64
  442cb0:	ret
  442cb4:	stp	x29, x30, [sp, #-80]!
  442cb8:	mov	x29, sp
  442cbc:	str	x0, [sp, #40]
  442cc0:	str	x1, [sp, #32]
  442cc4:	str	x2, [sp, #24]
  442cc8:	ldr	x0, [sp, #32]
  442ccc:	ldr	x0, [x0]
  442cd0:	str	x0, [sp, #72]
  442cd4:	ldr	x0, [sp, #72]
  442cd8:	ldr	x1, [x0, #24]
  442cdc:	ldr	x0, [sp, #72]
  442ce0:	ldr	x0, [x0, #16]
  442ce4:	sub	x0, x1, x0
  442ce8:	lsl	x0, x0, #1
  442cec:	mov	x1, x0
  442cf0:	ldr	x0, [sp, #24]
  442cf4:	add	x0, x0, x1
  442cf8:	str	x0, [sp, #64]
  442cfc:	ldr	x1, [sp, #64]
  442d00:	ldr	x0, [sp, #40]
  442d04:	bl	442b40 <ferror@plt+0x401d0>
  442d08:	str	x0, [sp, #56]
  442d0c:	ldr	x0, [sp, #56]
  442d10:	ldr	x3, [x0, #8]
  442d14:	ldr	x0, [sp, #72]
  442d18:	ldr	x4, [x0, #16]
  442d1c:	ldr	x0, [sp, #72]
  442d20:	ldr	x1, [x0, #24]
  442d24:	ldr	x0, [sp, #72]
  442d28:	ldr	x0, [x0, #16]
  442d2c:	sub	x0, x1, x0
  442d30:	mov	x2, x0
  442d34:	mov	x1, x4
  442d38:	mov	x0, x3
  442d3c:	bl	4022e0 <memcpy@plt>
  442d40:	ldr	x0, [sp, #56]
  442d44:	ldr	x1, [sp, #72]
  442d48:	str	x1, [x0]
  442d4c:	ldr	x0, [sp, #32]
  442d50:	ldr	x1, [sp, #56]
  442d54:	str	x1, [x0]
  442d58:	nop
  442d5c:	ldp	x29, x30, [sp], #80
  442d60:	ret
  442d64:	stp	x29, x30, [sp, #-48]!
  442d68:	mov	x29, sp
  442d6c:	str	x0, [sp, #24]
  442d70:	ldr	x0, [sp, #24]
  442d74:	cmp	x0, #0x0
  442d78:	b.eq	442da0 <ferror@plt+0x40430>  // b.none
  442d7c:	ldr	x0, [sp, #24]
  442d80:	ldr	x0, [x0]
  442d84:	str	x0, [sp, #40]
  442d88:	ldr	x0, [sp, #24]
  442d8c:	ldr	x0, [x0, #8]
  442d90:	bl	402730 <free@plt>
  442d94:	ldr	x0, [sp, #40]
  442d98:	str	x0, [sp, #24]
  442d9c:	b	442d70 <ferror@plt+0x40400>
  442da0:	nop
  442da4:	ldp	x29, x30, [sp], #48
  442da8:	ret
  442dac:	stp	x29, x30, [sp, #-48]!
  442db0:	mov	x29, sp
  442db4:	str	x0, [sp, #24]
  442db8:	str	x1, [sp, #16]
  442dbc:	ldr	x0, [sp, #24]
  442dc0:	ldr	x0, [x0, #64]
  442dc4:	str	x0, [sp, #40]
  442dc8:	ldr	x0, [sp, #40]
  442dcc:	ldr	x0, [x0, #16]
  442dd0:	str	x0, [sp, #32]
  442dd4:	ldr	x0, [sp, #40]
  442dd8:	ldr	x1, [x0, #24]
  442ddc:	ldr	x0, [sp, #32]
  442de0:	sub	x0, x1, x0
  442de4:	mov	x1, x0
  442de8:	ldr	x0, [sp, #16]
  442dec:	cmp	x0, x1
  442df0:	b.ls	442e2c <ferror@plt+0x404bc>  // b.plast
  442df4:	ldr	x1, [sp, #16]
  442df8:	ldr	x0, [sp, #24]
  442dfc:	bl	442b40 <ferror@plt+0x401d0>
  442e00:	str	x0, [sp, #40]
  442e04:	ldr	x0, [sp, #24]
  442e08:	ldr	x1, [x0, #64]
  442e0c:	ldr	x0, [sp, #40]
  442e10:	str	x1, [x0]
  442e14:	ldr	x0, [sp, #24]
  442e18:	ldr	x1, [sp, #40]
  442e1c:	str	x1, [x0, #64]
  442e20:	ldr	x0, [sp, #40]
  442e24:	ldr	x0, [x0, #16]
  442e28:	str	x0, [sp, #32]
  442e2c:	ldr	x1, [sp, #32]
  442e30:	ldr	x0, [sp, #16]
  442e34:	add	x1, x1, x0
  442e38:	ldr	x0, [sp, #40]
  442e3c:	str	x1, [x0, #16]
  442e40:	ldr	x0, [sp, #32]
  442e44:	ldp	x29, x30, [sp], #48
  442e48:	ret
  442e4c:	stp	x29, x30, [sp, #-48]!
  442e50:	mov	x29, sp
  442e54:	str	x0, [sp, #24]
  442e58:	str	x1, [sp, #16]
  442e5c:	ldr	x0, [sp, #24]
  442e60:	ldr	x0, [x0, #56]
  442e64:	str	x0, [sp, #40]
  442e68:	ldr	x0, [sp, #40]
  442e6c:	ldr	x0, [x0, #16]
  442e70:	str	x0, [sp, #32]
  442e74:	ldr	x0, [sp, #40]
  442e78:	ldr	x1, [x0, #24]
  442e7c:	ldr	x0, [sp, #32]
  442e80:	sub	x0, x1, x0
  442e84:	mov	x1, x0
  442e88:	ldr	x0, [sp, #16]
  442e8c:	cmp	x0, x1
  442e90:	b.ls	442ecc <ferror@plt+0x4055c>  // b.plast
  442e94:	ldr	x1, [sp, #16]
  442e98:	ldr	x0, [sp, #24]
  442e9c:	bl	442b40 <ferror@plt+0x401d0>
  442ea0:	str	x0, [sp, #40]
  442ea4:	ldr	x0, [sp, #24]
  442ea8:	ldr	x1, [x0, #56]
  442eac:	ldr	x0, [sp, #40]
  442eb0:	str	x1, [x0]
  442eb4:	ldr	x0, [sp, #24]
  442eb8:	ldr	x1, [sp, #40]
  442ebc:	str	x1, [x0, #56]
  442ec0:	ldr	x0, [sp, #40]
  442ec4:	ldr	x0, [x0, #16]
  442ec8:	str	x0, [sp, #32]
  442ecc:	ldr	x1, [sp, #32]
  442ed0:	ldr	x0, [sp, #16]
  442ed4:	add	x1, x1, x0
  442ed8:	ldr	x0, [sp, #40]
  442edc:	str	x1, [x0, #16]
  442ee0:	ldr	x0, [sp, #32]
  442ee4:	ldp	x29, x30, [sp], #48
  442ee8:	ret
  442eec:	stp	x29, x30, [sp, #-48]!
  442ef0:	mov	x29, sp
  442ef4:	str	x0, [sp, #24]
  442ef8:	str	x1, [sp, #16]
  442efc:	ldr	x0, [sp, #24]
  442f00:	ldr	x0, [x0, #56]
  442f04:	ldr	x0, [x0, #16]
  442f08:	str	x0, [sp, #40]
  442f0c:	ldr	x0, [sp, #24]
  442f10:	ldr	x0, [x0, #1088]
  442f14:	ldr	x0, [x0, #104]
  442f18:	cmp	x0, #0x0
  442f1c:	b.eq	442f54 <ferror@plt+0x405e4>  // b.none
  442f20:	ldr	x0, [sp, #24]
  442f24:	ldr	x0, [x0, #1088]
  442f28:	ldr	x1, [x0, #104]
  442f2c:	ldr	x0, [sp, #16]
  442f30:	blr	x1
  442f34:	str	x0, [sp, #32]
  442f38:	ldr	x2, [sp, #16]
  442f3c:	ldr	x1, [sp, #40]
  442f40:	ldr	x0, [sp, #32]
  442f44:	bl	4022e0 <memcpy@plt>
  442f48:	ldr	x0, [sp, #32]
  442f4c:	str	x0, [sp, #40]
  442f50:	b	442f74 <ferror@plt+0x40604>
  442f54:	ldr	x0, [sp, #24]
  442f58:	ldr	x0, [x0, #56]
  442f5c:	ldr	x2, [x0, #16]
  442f60:	ldr	x0, [sp, #24]
  442f64:	ldr	x0, [x0, #56]
  442f68:	ldr	x1, [sp, #16]
  442f6c:	add	x1, x2, x1
  442f70:	str	x1, [x0, #16]
  442f74:	ldr	x0, [sp, #40]
  442f78:	ldp	x29, x30, [sp], #48
  442f7c:	ret
  442f80:	sub	sp, sp, #0x10
  442f84:	str	x0, [sp, #8]
  442f88:	ldr	x0, [sp, #8]
  442f8c:	ldrb	w0, [x0, #4]
  442f90:	mov	w2, w0
  442f94:	adrp	x0, 48c000 <_obstack_memory_used@@Base+0x1ca9c>
  442f98:	add	x1, x0, #0xe18
  442f9c:	sxtw	x0, w2
  442fa0:	lsl	x0, x0, #4
  442fa4:	add	x0, x1, x0
  442fa8:	ldr	w0, [x0]
  442fac:	cmp	w0, #0x3
  442fb0:	b.eq	44300c <ferror@plt+0x4069c>  // b.none
  442fb4:	cmp	w0, #0x3
  442fb8:	b.gt	443054 <ferror@plt+0x406e4>
  442fbc:	cmp	w0, #0x2
  442fc0:	b.eq	442fe4 <ferror@plt+0x40674>  // b.none
  442fc4:	cmp	w0, #0x2
  442fc8:	b.gt	443054 <ferror@plt+0x406e4>
  442fcc:	cmp	w0, #0x0
  442fd0:	b.eq	442fec <ferror@plt+0x4067c>  // b.none
  442fd4:	cmp	w0, #0x1
  442fd8:	b.ne	443054 <ferror@plt+0x406e4>  // b.any
  442fdc:	mov	w0, #0x0                   	// #0
  442fe0:	b	443058 <ferror@plt+0x406e8>
  442fe4:	mov	w0, #0x2                   	// #2
  442fe8:	b	443058 <ferror@plt+0x406e8>
  442fec:	ldr	x0, [sp, #8]
  442ff0:	ldrb	w0, [x0, #4]
  442ff4:	cmp	w0, #0x26
  442ff8:	b.ne	443004 <ferror@plt+0x40694>  // b.any
  442ffc:	mov	w0, #0x4                   	// #4
  443000:	b	443058 <ferror@plt+0x406e8>
  443004:	mov	w0, #0x6                   	// #6
  443008:	b	443058 <ferror@plt+0x406e8>
  44300c:	ldr	x0, [sp, #8]
  443010:	ldrb	w0, [x0, #4]
  443014:	cmp	w0, #0x50
  443018:	b.ne	443024 <ferror@plt+0x406b4>  // b.any
  44301c:	mov	w0, #0x3                   	// #3
  443020:	b	443058 <ferror@plt+0x406e8>
  443024:	ldr	x0, [sp, #8]
  443028:	ldrb	w0, [x0, #4]
  44302c:	cmp	w0, #0x53
  443030:	b.ne	44303c <ferror@plt+0x406cc>  // b.any
  443034:	mov	w0, #0x1                   	// #1
  443038:	b	443058 <ferror@plt+0x406e8>
  44303c:	ldr	x0, [sp, #8]
  443040:	ldrb	w0, [x0, #4]
  443044:	cmp	w0, #0x51
  443048:	b.ne	443054 <ferror@plt+0x406e4>  // b.any
  44304c:	mov	w0, #0x5                   	// #5
  443050:	b	443058 <ferror@plt+0x406e8>
  443054:	mov	w0, #0x6                   	// #6
  443058:	add	sp, sp, #0x10
  44305c:	ret
  443060:	sub	sp, sp, #0x10
  443064:	str	x0, [sp, #8]
  443068:	str	w1, [sp, #4]
  44306c:	ldr	x0, [sp, #8]
  443070:	ldr	w1, [sp, #4]
  443074:	str	w1, [x0, #1408]
  443078:	nop
  44307c:	add	sp, sp, #0x10
  443080:	ret
  443084:	sub	sp, sp, #0x10
  443088:	str	x0, [sp, #8]
  44308c:	ldr	x0, [sp, #8]
  443090:	str	wzr, [x0, #1408]
  443094:	nop
  443098:	add	sp, sp, #0x10
  44309c:	ret
  4430a0:	stp	x29, x30, [sp, #-32]!
  4430a4:	mov	x29, sp
  4430a8:	str	x0, [sp, #24]
  4430ac:	ldr	x0, [sp, #24]
  4430b0:	ldr	x0, [x0, #88]
  4430b4:	cmp	x0, #0x0
  4430b8:	b.eq	4430c8 <ferror@plt+0x40758>  // b.none
  4430bc:	ldr	x0, [sp, #24]
  4430c0:	ldr	x0, [x0, #88]
  4430c4:	bl	46d8fc <ferror@plt+0x6af8c>
  4430c8:	nop
  4430cc:	ldp	x29, x30, [sp], #32
  4430d0:	ret
  4430d4:	sub	sp, sp, #0x20
  4430d8:	str	x0, [sp, #8]
  4430dc:	ldr	x0, [sp, #8]
  4430e0:	str	x0, [sp, #24]
  4430e4:	ldr	x0, [sp, #24]
  4430e8:	ldr	w1, [x0]
  4430ec:	ldr	x0, [sp, #24]
  4430f0:	ldr	w0, [x0, #4]
  4430f4:	add	w1, w1, w0
  4430f8:	ldr	x0, [sp, #24]
  4430fc:	ldr	w0, [x0, #8]
  443100:	add	w0, w1, w0
  443104:	ldr	x1, [sp, #24]
  443108:	ldr	x1, [x1, #16]
  44310c:	add	w0, w0, w1
  443110:	add	sp, sp, #0x20
  443114:	ret
  443118:	sub	sp, sp, #0x20
  44311c:	str	x0, [sp, #8]
  443120:	str	x1, [sp]
  443124:	ldr	x0, [sp, #8]
  443128:	str	x0, [sp, #24]
  44312c:	ldr	x0, [sp]
  443130:	str	x0, [sp, #16]
  443134:	ldr	x0, [sp, #24]
  443138:	ldr	w1, [x0]
  44313c:	ldr	x0, [sp, #16]
  443140:	ldr	w0, [x0]
  443144:	cmp	w1, w0
  443148:	b.ne	44319c <ferror@plt+0x4082c>  // b.any
  44314c:	ldr	x0, [sp, #24]
  443150:	ldr	w1, [x0, #4]
  443154:	ldr	x0, [sp, #16]
  443158:	ldr	w0, [x0, #4]
  44315c:	cmp	w1, w0
  443160:	b.ne	44319c <ferror@plt+0x4082c>  // b.any
  443164:	ldr	x0, [sp, #24]
  443168:	ldr	w1, [x0, #8]
  44316c:	ldr	x0, [sp, #16]
  443170:	ldr	w0, [x0, #8]
  443174:	cmp	w1, w0
  443178:	b.ne	44319c <ferror@plt+0x4082c>  // b.any
  44317c:	ldr	x0, [sp, #24]
  443180:	ldr	x1, [x0, #16]
  443184:	ldr	x0, [sp, #16]
  443188:	ldr	x0, [x0, #16]
  44318c:	cmp	x1, x0
  443190:	b.ne	44319c <ferror@plt+0x4082c>  // b.any
  443194:	mov	w0, #0x1                   	// #1
  443198:	b	4431a0 <ferror@plt+0x40830>
  44319c:	mov	w0, #0x0                   	// #0
  4431a0:	add	sp, sp, #0x20
  4431a4:	ret
  4431a8:	sub	sp, sp, #0x10
  4431ac:	str	x0, [sp, #8]
  4431b0:	str	x1, [sp]
  4431b4:	ldr	x0, [sp, #8]
  4431b8:	ldr	x0, [x0]
  4431bc:	mov	x1, x0
  4431c0:	ldr	x0, [sp]
  4431c4:	ldr	x0, [x0]
  4431c8:	add	x0, x1, x0
  4431cc:	mov	x1, x0
  4431d0:	ldr	x0, [sp, #8]
  4431d4:	str	x1, [x0]
  4431d8:	mov	w0, #0x1                   	// #1
  4431dc:	add	sp, sp, #0x10
  4431e0:	ret
  4431e4:	stp	x29, x30, [sp, #-48]!
  4431e8:	mov	x29, sp
  4431ec:	str	x0, [sp, #24]
  4431f0:	mov	x3, #0x0                   	// #0
  4431f4:	adrp	x0, 443000 <ferror@plt+0x40690>
  4431f8:	add	x2, x0, #0x118
  4431fc:	adrp	x0, 443000 <ferror@plt+0x40690>
  443200:	add	x1, x0, #0xd4
  443204:	mov	x0, #0x64                  	// #100
  443208:	bl	46d874 <ferror@plt+0x6af04>
  44320c:	mov	x1, x0
  443210:	ldr	x0, [sp, #24]
  443214:	str	x1, [x0, #88]
  443218:	str	wzr, [sp, #44]
  44321c:	ldr	x0, [sp, #24]
  443220:	ldr	w0, [x0, #96]
  443224:	ldr	w1, [sp, #44]
  443228:	cmp	w1, w0
  44322c:	b.cs	443278 <ferror@plt+0x40908>  // b.hs, b.nlast
  443230:	ldr	x0, [sp, #24]
  443234:	ldr	x3, [x0, #88]
  443238:	ldr	x0, [sp, #24]
  44323c:	ldr	x2, [x0, #104]
  443240:	ldr	w1, [sp, #44]
  443244:	mov	x0, x1
  443248:	lsl	x0, x0, #1
  44324c:	add	x0, x0, x1
  443250:	lsl	x0, x0, #3
  443254:	add	x0, x2, x0
  443258:	mov	w2, #0x1                   	// #1
  44325c:	mov	x1, x0
  443260:	mov	x0, x3
  443264:	bl	46e37c <ferror@plt+0x6ba0c>
  443268:	ldr	w0, [sp, #44]
  44326c:	add	w0, w0, #0x1
  443270:	str	w0, [sp, #44]
  443274:	b	44321c <ferror@plt+0x408ac>
  443278:	nop
  44327c:	ldp	x29, x30, [sp], #48
  443280:	ret
  443284:	stp	x29, x30, [sp, #-64]!
  443288:	mov	x29, sp
  44328c:	str	x0, [sp, #40]
  443290:	str	w1, [sp, #36]
  443294:	str	x2, [sp, #24]
  443298:	str	x3, [sp, #16]
  44329c:	ldr	x0, [sp, #16]
  4432a0:	cmp	x0, #0x0
  4432a4:	b.eq	4432b0 <ferror@plt+0x40940>  // b.none
  4432a8:	mov	w0, #0x0                   	// #0
  4432ac:	b	443364 <ferror@plt+0x409f4>
  4432b0:	ldr	w0, [sp, #24]
  4432b4:	ldr	w1, [sp, #36]
  4432b8:	cmp	w1, w0
  4432bc:	b.eq	4432c8 <ferror@plt+0x40958>  // b.none
  4432c0:	mov	w0, #0x0                   	// #0
  4432c4:	b	443364 <ferror@plt+0x409f4>
  4432c8:	ldr	w1, [sp, #28]
  4432cc:	ldr	w0, [sp, #24]
  4432d0:	cmp	w1, w0
  4432d4:	b.cs	4432e0 <ferror@plt+0x40970>  // b.hs, b.nlast
  4432d8:	mov	w0, #0x0                   	// #0
  4432dc:	b	443364 <ferror@plt+0x409f4>
  4432e0:	ldr	w0, [sp, #24]
  4432e4:	cmp	w0, #0x1
  4432e8:	b.hi	4432f4 <ferror@plt+0x40984>  // b.pmore
  4432ec:	mov	w0, #0x0                   	// #0
  4432f0:	b	443364 <ferror@plt+0x409f4>
  4432f4:	ldr	w1, [sp, #36]
  4432f8:	mov	w0, #0x4fffffff            	// #1342177279
  4432fc:	cmp	w1, w0
  443300:	b.ls	44330c <ferror@plt+0x4099c>  // b.plast
  443304:	mov	w0, #0x0                   	// #0
  443308:	b	443364 <ferror@plt+0x409f4>
  44330c:	ldr	x0, [sp, #40]
  443310:	bl	420964 <ferror@plt+0x1dff4>
  443314:	str	w0, [sp, #60]
  443318:	ldr	w1, [sp, #36]
  44331c:	ldr	w0, [sp, #60]
  443320:	cmp	w1, w0
  443324:	b.cc	443330 <ferror@plt+0x409c0>  // b.lo, b.ul, b.last
  443328:	mov	w0, #0x0                   	// #0
  44332c:	b	443364 <ferror@plt+0x409f4>
  443330:	ldr	w0, [sp, #24]
  443334:	ldr	w1, [sp, #60]
  443338:	cmp	w1, w0
  44333c:	b.hi	443348 <ferror@plt+0x409d8>  // b.pmore
  443340:	mov	w0, #0x0                   	// #0
  443344:	b	443364 <ferror@plt+0x409f4>
  443348:	ldr	w0, [sp, #28]
  44334c:	ldr	w1, [sp, #60]
  443350:	cmp	w1, w0
  443354:	b.hi	443360 <ferror@plt+0x409f0>  // b.pmore
  443358:	mov	w0, #0x0                   	// #0
  44335c:	b	443364 <ferror@plt+0x409f4>
  443360:	mov	w0, #0x1                   	// #1
  443364:	ldp	x29, x30, [sp], #64
  443368:	ret
  44336c:	stp	x29, x30, [sp, #-144]!
  443370:	mov	x29, sp
  443374:	str	x0, [sp, #40]
  443378:	str	w1, [sp, #36]
  44337c:	str	x2, [sp, #24]
  443380:	str	x3, [sp, #16]
  443384:	ldr	w0, [sp, #36]
  443388:	bl	410168 <ferror@plt+0xd7f8>
  44338c:	and	w0, w0, #0xff
  443390:	cmp	w0, #0x0
  443394:	b.eq	4433c4 <ferror@plt+0x40a54>  // b.none
  443398:	ldr	x0, [sp, #40]
  44339c:	ldr	x2, [x0, #104]
  4433a0:	ldr	w0, [sp, #36]
  4433a4:	and	x1, x0, #0x7fffffff
  4433a8:	mov	x0, x1
  4433ac:	lsl	x0, x0, #1
  4433b0:	add	x0, x0, x1
  4433b4:	lsl	x0, x0, #3
  4433b8:	add	x0, x2, x0
  4433bc:	ldr	w0, [x0]
  4433c0:	str	w0, [sp, #36]
  4433c4:	ldr	w0, [sp, #36]
  4433c8:	cmp	w0, #0x0
  4433cc:	b.ne	4433e4 <ferror@plt+0x40a74>  // b.any
  4433d0:	ldr	x0, [sp, #16]
  4433d4:	cmp	x0, #0x0
  4433d8:	b.ne	4433e4 <ferror@plt+0x40a74>  // b.any
  4433dc:	mov	w0, #0x0                   	// #0
  4433e0:	b	4436d0 <ferror@plt+0x40d60>
  4433e4:	ldr	x3, [sp, #16]
  4433e8:	ldr	x2, [sp, #24]
  4433ec:	ldr	w1, [sp, #36]
  4433f0:	ldr	x0, [sp, #40]
  4433f4:	bl	443284 <ferror@plt+0x40914>
  4433f8:	and	w0, w0, #0xff
  4433fc:	cmp	w0, #0x0
  443400:	b.eq	443494 <ferror@plt+0x40b24>  // b.none
  443404:	ldr	w1, [sp, #36]
  443408:	ldr	x0, [sp, #40]
  44340c:	bl	444ab8 <ferror@plt+0x42148>
  443410:	str	x0, [sp, #136]
  443414:	ldr	x0, [sp, #136]
  443418:	bl	410184 <ferror@plt+0xd814>
  44341c:	str	x0, [sp, #128]
  443420:	ldr	w1, [sp, #28]
  443424:	ldr	w0, [sp, #24]
  443428:	sub	w0, w1, w0
  44342c:	str	w0, [sp, #124]
  443430:	ldr	x0, [sp, #128]
  443434:	ldrb	w0, [x0, #7]
  443438:	mov	w1, w0
  44343c:	ldr	w0, [sp, #124]
  443440:	lsr	w0, w0, w1
  443444:	str	w0, [sp, #120]
  443448:	ldr	x0, [sp, #128]
  44344c:	ldrb	w0, [x0, #7]
  443450:	mov	w1, w0
  443454:	mov	w0, #0x1                   	// #1
  443458:	lsl	w0, w0, w1
  44345c:	ldr	w1, [sp, #120]
  443460:	cmp	w1, w0
  443464:	b.cs	443494 <ferror@plt+0x40b24>  // b.hs, b.nlast
  443468:	ldr	w1, [sp, #36]
  44346c:	ldr	w0, [sp, #120]
  443470:	orr	w0, w1, w0
  443474:	str	w0, [sp, #116]
  443478:	ldr	x0, [sp, #40]
  44347c:	ldr	w0, [x0, #124]
  443480:	add	w1, w0, #0x1
  443484:	ldr	x0, [sp, #40]
  443488:	str	w1, [x0, #124]
  44348c:	ldr	w0, [sp, #116]
  443490:	b	4436d0 <ferror@plt+0x40d60>
  443494:	ldr	w0, [sp, #24]
  443498:	ldr	w1, [sp, #36]
  44349c:	cmp	w1, w0
  4434a0:	b.ne	4434c8 <ferror@plt+0x40b58>  // b.any
  4434a4:	ldr	w0, [sp, #28]
  4434a8:	ldr	w1, [sp, #36]
  4434ac:	cmp	w1, w0
  4434b0:	b.ne	4434c8 <ferror@plt+0x40b58>  // b.any
  4434b4:	ldr	x0, [sp, #16]
  4434b8:	cmp	x0, #0x0
  4434bc:	b.ne	4434c8 <ferror@plt+0x40b58>  // b.any
  4434c0:	ldr	w0, [sp, #36]
  4434c4:	b	4436d0 <ferror@plt+0x40d60>
  4434c8:	ldr	x0, [sp, #16]
  4434cc:	cmp	x0, #0x0
  4434d0:	b.ne	4434e8 <ferror@plt+0x40b78>  // b.any
  4434d4:	ldr	x0, [sp, #40]
  4434d8:	ldr	w0, [x0, #128]
  4434dc:	add	w1, w0, #0x1
  4434e0:	ldr	x0, [sp, #40]
  4434e4:	str	w1, [x0, #128]
  4434e8:	ldr	w0, [sp, #36]
  4434ec:	str	w0, [sp, #64]
  4434f0:	ldr	x0, [sp, #24]
  4434f4:	stur	x0, [sp, #68]
  4434f8:	ldr	x0, [sp, #16]
  4434fc:	str	x0, [sp, #80]
  443500:	ldr	x0, [sp, #40]
  443504:	ldr	x0, [x0, #88]
  443508:	add	x1, sp, #0x40
  44350c:	mov	w2, #0x1                   	// #1
  443510:	bl	46e37c <ferror@plt+0x6ba0c>
  443514:	str	x0, [sp, #104]
  443518:	ldr	x0, [sp, #104]
  44351c:	ldr	x0, [x0]
  443520:	cmp	x0, #0x0
  443524:	b.ne	4436a8 <ferror@plt+0x40d38>  // b.any
  443528:	ldr	x0, [sp, #40]
  44352c:	ldr	w1, [x0, #96]
  443530:	ldr	x0, [sp, #40]
  443534:	ldr	w0, [x0, #100]
  443538:	cmp	w1, w0
  44353c:	b.cc	44362c <ferror@plt+0x40cbc>  // b.lo, b.ul, b.last
  443540:	ldr	x0, [sp, #40]
  443544:	ldr	x0, [x0, #104]
  443548:	str	x0, [sp, #96]
  44354c:	ldr	x0, [sp, #40]
  443550:	ldr	x0, [x0, #72]
  443554:	cmp	x0, #0x0
  443558:	b.eq	443568 <ferror@plt+0x40bf8>  // b.none
  44355c:	ldr	x0, [sp, #40]
  443560:	ldr	x0, [x0, #72]
  443564:	b	443570 <ferror@plt+0x40c00>
  443568:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  44356c:	add	x0, x0, #0x7d4
  443570:	str	x0, [sp, #88]
  443574:	ldr	x0, [sp, #40]
  443578:	ldr	w0, [x0, #100]
  44357c:	cmp	w0, #0x0
  443580:	b.ne	443594 <ferror@plt+0x40c24>  // b.any
  443584:	ldr	x0, [sp, #40]
  443588:	mov	w1, #0x80                  	// #128
  44358c:	str	w1, [x0, #100]
  443590:	b	4435a8 <ferror@plt+0x40c38>
  443594:	ldr	x0, [sp, #40]
  443598:	ldr	w0, [x0, #100]
  44359c:	lsl	w1, w0, #1
  4435a0:	ldr	x0, [sp, #40]
  4435a4:	str	w1, [x0, #100]
  4435a8:	ldr	x0, [sp, #40]
  4435ac:	ldr	x3, [x0, #104]
  4435b0:	ldr	x0, [sp, #40]
  4435b4:	ldr	w0, [x0, #100]
  4435b8:	mov	w1, w0
  4435bc:	mov	x0, x1
  4435c0:	lsl	x0, x0, #1
  4435c4:	add	x0, x0, x1
  4435c8:	lsl	x0, x0, #3
  4435cc:	ldr	x2, [sp, #88]
  4435d0:	mov	x1, x0
  4435d4:	mov	x0, x3
  4435d8:	blr	x2
  4435dc:	mov	x1, x0
  4435e0:	ldr	x0, [sp, #40]
  4435e4:	str	x1, [x0, #104]
  4435e8:	ldr	x0, [sp, #40]
  4435ec:	ldr	x1, [x0, #104]
  4435f0:	ldr	x0, [sp, #96]
  4435f4:	sub	x0, x1, x0
  4435f8:	str	x0, [sp, #56]
  4435fc:	ldr	x0, [sp, #40]
  443600:	ldr	w0, [x0, #100]
  443604:	cmp	w0, #0x80
  443608:	b.ls	44362c <ferror@plt+0x40cbc>  // b.plast
  44360c:	ldr	x0, [sp, #40]
  443610:	ldr	x3, [x0, #88]
  443614:	add	x0, sp, #0x38
  443618:	mov	x2, x0
  44361c:	adrp	x0, 443000 <ferror@plt+0x40690>
  443620:	add	x1, x0, #0x1a8
  443624:	mov	x0, x3
  443628:	bl	46e5e4 <ferror@plt+0x6bc74>
  44362c:	ldr	x0, [sp, #40]
  443630:	ldr	x2, [x0, #104]
  443634:	ldr	x0, [sp, #40]
  443638:	ldr	w0, [x0, #96]
  44363c:	mov	w1, w0
  443640:	mov	x0, x1
  443644:	lsl	x0, x0, #1
  443648:	add	x0, x0, x1
  44364c:	lsl	x0, x0, #3
  443650:	add	x1, x2, x0
  443654:	ldr	x0, [sp, #104]
  443658:	str	x1, [x0]
  44365c:	ldr	x0, [sp, #40]
  443660:	ldr	x2, [x0, #104]
  443664:	ldr	x0, [sp, #40]
  443668:	ldr	w0, [x0, #96]
  44366c:	add	w3, w0, #0x1
  443670:	ldr	x1, [sp, #40]
  443674:	str	w3, [x1, #96]
  443678:	mov	w1, w0
  44367c:	mov	x0, x1
  443680:	lsl	x0, x0, #1
  443684:	add	x0, x0, x1
  443688:	lsl	x0, x0, #3
  44368c:	add	x0, x2, x0
  443690:	mov	x3, x0
  443694:	add	x2, sp, #0x40
  443698:	ldp	x0, x1, [x2]
  44369c:	stp	x0, x1, [x3]
  4436a0:	ldr	x0, [x2, #16]
  4436a4:	str	x0, [x3, #16]
  4436a8:	ldr	x0, [sp, #104]
  4436ac:	ldr	x1, [x0]
  4436b0:	ldr	x0, [sp, #40]
  4436b4:	ldr	x0, [x0, #104]
  4436b8:	sub	x0, x1, x0
  4436bc:	asr	x1, x0, #3
  4436c0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4436c4:	movk	x0, #0xaaab
  4436c8:	mul	x0, x1, x0
  4436cc:	orr	w0, w0, #0x80000000
  4436d0:	ldp	x29, x30, [sp], #144
  4436d4:	ret
  4436d8:	sub	sp, sp, #0x10
  4436dc:	str	x0, [sp, #8]
  4436e0:	str	w1, [sp, #4]
  4436e4:	ldr	x0, [sp, #8]
  4436e8:	ldr	x2, [x0, #104]
  4436ec:	ldr	w0, [sp, #4]
  4436f0:	and	x1, x0, #0x7fffffff
  4436f4:	mov	x0, x1
  4436f8:	lsl	x0, x0, #1
  4436fc:	add	x0, x0, x1
  443700:	lsl	x0, x0, #3
  443704:	add	x0, x2, x0
  443708:	ldr	x0, [x0, #16]
  44370c:	add	sp, sp, #0x10
  443710:	ret
  443714:	sub	sp, sp, #0x10
  443718:	str	x0, [sp, #8]
  44371c:	str	w1, [sp, #4]
  443720:	ldr	x0, [sp, #8]
  443724:	ldr	x2, [x0, #104]
  443728:	ldr	w0, [sp, #4]
  44372c:	and	x1, x0, #0x7fffffff
  443730:	mov	x0, x1
  443734:	lsl	x0, x0, #1
  443738:	add	x0, x0, x1
  44373c:	lsl	x0, x0, #3
  443740:	add	x0, x2, x0
  443744:	ldr	w0, [x0]
  443748:	add	sp, sp, #0x10
  44374c:	ret
  443750:	sub	sp, sp, #0x10
  443754:	str	x0, [sp, #8]
  443758:	str	w1, [sp, #4]
  44375c:	ldr	x0, [sp, #8]
  443760:	ldr	x2, [x0, #104]
  443764:	ldr	w0, [sp, #4]
  443768:	and	x1, x0, #0x7fffffff
  44376c:	mov	x0, x1
  443770:	lsl	x0, x0, #1
  443774:	add	x0, x0, x1
  443778:	lsl	x0, x0, #3
  44377c:	add	x0, x2, x0
  443780:	ldur	x0, [x0, #4]
  443784:	add	sp, sp, #0x10
  443788:	ret
  44378c:	stp	x29, x30, [sp, #-64]!
  443790:	mov	x29, sp
  443794:	str	x0, [sp, #24]
  443798:	str	w1, [sp, #20]
  44379c:	ldr	w0, [sp, #20]
  4437a0:	bl	410168 <ferror@plt+0xd7f8>
  4437a4:	and	w0, w0, #0xff
  4437a8:	cmp	w0, #0x0
  4437ac:	b.eq	4437c0 <ferror@plt+0x40e50>  // b.none
  4437b0:	ldr	w1, [sp, #20]
  4437b4:	ldr	x0, [sp, #24]
  4437b8:	bl	443750 <ferror@plt+0x40de0>
  4437bc:	b	44388c <ferror@plt+0x40f1c>
  4437c0:	ldr	w0, [sp, #20]
  4437c4:	cmp	w0, #0x1
  4437c8:	b.ls	4437fc <ferror@plt+0x40e8c>  // b.plast
  4437cc:	ldr	x0, [sp, #24]
  4437d0:	bl	420964 <ferror@plt+0x1dff4>
  4437d4:	mov	w1, w0
  4437d8:	ldr	w0, [sp, #20]
  4437dc:	cmp	w0, w1
  4437e0:	b.cs	4437fc <ferror@plt+0x40e8c>  // b.hs, b.nlast
  4437e4:	ldr	w1, [sp, #20]
  4437e8:	mov	w0, #0x50000000            	// #1342177280
  4437ec:	cmp	w1, w0
  4437f0:	b.hi	4437fc <ferror@plt+0x40e8c>  // b.pmore
  4437f4:	mov	w0, #0x1                   	// #1
  4437f8:	b	443800 <ferror@plt+0x40e90>
  4437fc:	mov	w0, #0x0                   	// #0
  443800:	cmp	w0, #0x0
  443804:	b.eq	443884 <ferror@plt+0x40f14>  // b.none
  443808:	ldr	w1, [sp, #20]
  44380c:	ldr	x0, [sp, #24]
  443810:	bl	444ab8 <ferror@plt+0x42148>
  443814:	str	x0, [sp, #56]
  443818:	ldr	x0, [sp, #56]
  44381c:	bl	410184 <ferror@plt+0xd814>
  443820:	str	x0, [sp, #48]
  443824:	ldr	x0, [sp, #48]
  443828:	ldrb	w0, [x0, #7]
  44382c:	mov	w1, w0
  443830:	mov	w0, #0x1                   	// #1
  443834:	lsl	w0, w0, w1
  443838:	sub	w0, w0, #0x1
  44383c:	mov	w1, w0
  443840:	ldr	w0, [sp, #20]
  443844:	and	w0, w1, w0
  443848:	str	w0, [sp, #44]
  44384c:	ldr	w0, [sp, #44]
  443850:	ldr	w1, [sp, #20]
  443854:	sub	w0, w1, w0
  443858:	str	w0, [sp, #32]
  44385c:	ldr	w0, [sp, #32]
  443860:	ldr	x1, [sp, #48]
  443864:	ldrb	w1, [x1, #7]
  443868:	mov	w2, w1
  44386c:	ldr	w1, [sp, #44]
  443870:	lsl	w1, w1, w2
  443874:	add	w0, w0, w1
  443878:	str	w0, [sp, #36]
  44387c:	ldr	x0, [sp, #32]
  443880:	b	44388c <ferror@plt+0x40f1c>
  443884:	ldr	w0, [sp, #20]
  443888:	bl	44750c <ferror@plt+0x44b9c>
  44388c:	ldp	x29, x30, [sp], #64
  443890:	ret
  443894:	stp	x29, x30, [sp, #-48]!
  443898:	mov	x29, sp
  44389c:	str	x0, [sp, #24]
  4438a0:	str	w1, [sp, #20]
  4438a4:	ldr	w0, [sp, #20]
  4438a8:	bl	410168 <ferror@plt+0xd7f8>
  4438ac:	and	w0, w0, #0xff
  4438b0:	cmp	w0, #0x0
  4438b4:	b.eq	4438c0 <ferror@plt+0x40f50>  // b.none
  4438b8:	mov	w0, #0x0                   	// #0
  4438bc:	b	443924 <ferror@plt+0x40fb4>
  4438c0:	ldr	w1, [sp, #20]
  4438c4:	ldr	x0, [sp, #24]
  4438c8:	bl	444ab8 <ferror@plt+0x42148>
  4438cc:	str	x0, [sp, #40]
  4438d0:	ldr	x0, [sp, #40]
  4438d4:	cmp	x0, #0x0
  4438d8:	b.ne	4438e4 <ferror@plt+0x40f74>  // b.any
  4438dc:	mov	w0, #0x1                   	// #1
  4438e0:	b	443924 <ferror@plt+0x40fb4>
  4438e4:	ldr	x0, [sp, #40]
  4438e8:	bl	410184 <ferror@plt+0xd814>
  4438ec:	str	x0, [sp, #32]
  4438f0:	ldr	x0, [sp, #32]
  4438f4:	ldrb	w0, [x0, #7]
  4438f8:	mov	w1, w0
  4438fc:	mov	w0, #0xffffffff            	// #-1
  443900:	lsl	w0, w0, w1
  443904:	mvn	w1, w0
  443908:	ldr	w0, [sp, #20]
  44390c:	and	w0, w1, w0
  443910:	cmp	w0, #0x0
  443914:	b.eq	443920 <ferror@plt+0x40fb0>  // b.none
  443918:	mov	w0, #0x0                   	// #0
  44391c:	b	443924 <ferror@plt+0x40fb4>
  443920:	mov	w0, #0x1                   	// #1
  443924:	ldp	x29, x30, [sp], #48
  443928:	ret
  44392c:	stp	x29, x30, [sp, #-48]!
  443930:	mov	x29, sp
  443934:	str	x0, [sp, #24]
  443938:	str	w1, [sp, #20]
  44393c:	ldr	w0, [sp, #20]
  443940:	bl	410168 <ferror@plt+0xd7f8>
  443944:	and	w0, w0, #0xff
  443948:	cmp	w0, #0x0
  44394c:	b.eq	44397c <ferror@plt+0x4100c>  // b.none
  443950:	ldr	x0, [sp, #24]
  443954:	ldr	x2, [x0, #104]
  443958:	ldr	w0, [sp, #20]
  44395c:	and	x1, x0, #0x7fffffff
  443960:	mov	x0, x1
  443964:	lsl	x0, x0, #1
  443968:	add	x0, x0, x1
  44396c:	lsl	x0, x0, #3
  443970:	add	x0, x2, x0
  443974:	ldr	w0, [x0]
  443978:	str	w0, [sp, #20]
  44397c:	ldr	x0, [sp, #24]
  443980:	bl	420964 <ferror@plt+0x1dff4>
  443984:	mov	w1, w0
  443988:	ldr	w0, [sp, #20]
  44398c:	cmp	w0, w1
  443990:	cset	w0, cs  // cs = hs, nlast
  443994:	and	w0, w0, #0xff
  443998:	cmp	w0, #0x0
  44399c:	b.eq	4439a8 <ferror@plt+0x41038>  // b.none
  4439a0:	ldr	w0, [sp, #20]
  4439a4:	b	4439fc <ferror@plt+0x4108c>
  4439a8:	ldr	w0, [sp, #20]
  4439ac:	cmp	w0, #0x1
  4439b0:	b.hi	4439bc <ferror@plt+0x4104c>  // b.pmore
  4439b4:	ldr	w0, [sp, #20]
  4439b8:	b	4439fc <ferror@plt+0x4108c>
  4439bc:	ldr	w1, [sp, #20]
  4439c0:	ldr	x0, [sp, #24]
  4439c4:	bl	444ab8 <ferror@plt+0x42148>
  4439c8:	str	x0, [sp, #40]
  4439cc:	ldr	x0, [sp, #40]
  4439d0:	bl	410184 <ferror@plt+0xd814>
  4439d4:	str	x0, [sp, #32]
  4439d8:	ldr	x0, [sp, #32]
  4439dc:	ldrb	w0, [x0, #7]
  4439e0:	mov	w1, w0
  4439e4:	mov	w0, #0x1                   	// #1
  4439e8:	lsl	w0, w0, w1
  4439ec:	neg	w0, w0
  4439f0:	mov	w1, w0
  4439f4:	ldr	w0, [sp, #20]
  4439f8:	and	w0, w1, w0
  4439fc:	ldp	x29, x30, [sp], #48
  443a00:	ret
  443a04:	stp	x29, x30, [sp, #-32]!
  443a08:	mov	x29, sp
  443a0c:	str	x0, [sp, #24]
  443a10:	str	w1, [sp, #20]
  443a14:	ldr	x0, [sp, #24]
  443a18:	mov	x1, x0
  443a1c:	mov	x0, #0x88                  	// #136
  443a20:	bl	409ab8 <ferror@plt+0x7148>
  443a24:	stp	xzr, xzr, [x0]
  443a28:	stp	xzr, xzr, [x0, #16]
  443a2c:	stp	xzr, xzr, [x0, #32]
  443a30:	stp	xzr, xzr, [x0, #48]
  443a34:	stp	xzr, xzr, [x0, #64]
  443a38:	stp	xzr, xzr, [x0, #80]
  443a3c:	stp	xzr, xzr, [x0, #96]
  443a40:	stp	xzr, xzr, [x0, #112]
  443a44:	str	xzr, [x0, #128]
  443a48:	ldr	x0, [sp, #24]
  443a4c:	adrp	x1, 46f000 <ferror@plt+0x6c690>
  443a50:	add	x1, x1, #0x7d4
  443a54:	str	x1, [x0, #72]
  443a58:	ldr	x0, [sp, #24]
  443a5c:	mov	w1, #0x1                   	// #1
  443a60:	str	w1, [x0, #56]
  443a64:	ldr	x0, [sp, #24]
  443a68:	mov	w1, #0x1                   	// #1
  443a6c:	str	w1, [x0, #60]
  443a70:	mov	x3, #0x0                   	// #0
  443a74:	adrp	x0, 443000 <ferror@plt+0x40690>
  443a78:	add	x2, x0, #0x118
  443a7c:	adrp	x0, 443000 <ferror@plt+0x40690>
  443a80:	add	x1, x0, #0xd4
  443a84:	mov	x0, #0x64                  	// #100
  443a88:	bl	46d874 <ferror@plt+0x6af04>
  443a8c:	mov	x1, x0
  443a90:	ldr	x0, [sp, #24]
  443a94:	str	x1, [x0, #88]
  443a98:	ldr	x0, [sp, #24]
  443a9c:	ldr	w1, [sp, #20]
  443aa0:	str	w1, [x0, #112]
  443aa4:	nop
  443aa8:	ldp	x29, x30, [sp], #32
  443aac:	ret
  443ab0:	stp	x29, x30, [sp, #-32]!
  443ab4:	mov	x29, sp
  443ab8:	str	x0, [sp, #24]
  443abc:	str	x1, [sp, #16]
  443ac0:	ldr	x0, [sp, #16]
  443ac4:	bl	409b58 <ferror@plt+0x71e8>
  443ac8:	mov	w1, w0
  443acc:	ldr	x0, [sp, #24]
  443ad0:	bl	444b48 <ferror@plt+0x421d8>
  443ad4:	ldp	x29, x30, [sp], #32
  443ad8:	ret
  443adc:	stp	x29, x30, [sp, #-64]!
  443ae0:	mov	x29, sp
  443ae4:	str	x19, [sp, #16]
  443ae8:	str	x0, [sp, #40]
  443aec:	ldr	x0, [sp, #40]
  443af0:	bl	4305f8 <ferror@plt+0x2dc88>
  443af4:	str	x0, [sp, #56]
  443af8:	ldr	x0, [sp, #56]
  443afc:	bl	409b70 <ferror@plt+0x7200>
  443b00:	and	w0, w0, #0xff
  443b04:	eor	w0, w0, #0x1
  443b08:	and	w0, w0, #0xff
  443b0c:	cmp	w0, #0x0
  443b10:	b.eq	443b50 <ferror@plt+0x411e0>  // b.none
  443b14:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  443b18:	add	x0, x0, #0x7a8
  443b1c:	ldr	x19, [x0]
  443b20:	ldr	x0, [sp, #56]
  443b24:	bl	420780 <ferror@plt+0x1de10>
  443b28:	mov	x2, x0
  443b2c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  443b30:	add	x1, x0, #0xc90
  443b34:	mov	x0, x19
  443b38:	bl	402940 <fprintf@plt>
  443b3c:	ldr	x1, [sp, #56]
  443b40:	ldr	x0, [sp, #40]
  443b44:	bl	443ab0 <ferror@plt+0x41140>
  443b48:	str	x0, [sp, #56]
  443b4c:	b	443af8 <ferror@plt+0x41188>
  443b50:	nop
  443b54:	ldr	x19, [sp, #16]
  443b58:	ldp	x29, x30, [sp], #64
  443b5c:	ret
  443b60:	stp	x29, x30, [sp, #-96]!
  443b64:	mov	x29, sp
  443b68:	str	x0, [sp, #24]
  443b6c:	str	w1, [sp, #20]
  443b70:	ldr	w1, [sp, #20]
  443b74:	mov	w0, #0x6fffffff            	// #1879048191
  443b78:	cmp	w1, w0
  443b7c:	cset	w0, hi  // hi = pmore
  443b80:	strb	w0, [sp, #71]
  443b84:	ldrb	w1, [sp, #71]
  443b88:	ldr	x0, [sp, #24]
  443b8c:	bl	447644 <ferror@plt+0x44cd4>
  443b90:	ldr	w0, [x0]
  443b94:	str	w0, [sp, #92]
  443b98:	ldrb	w1, [sp, #71]
  443b9c:	ldr	x0, [sp, #24]
  443ba0:	bl	447678 <ferror@plt+0x44d08>
  443ba4:	ldr	w0, [x0]
  443ba8:	str	w0, [sp, #64]
  443bac:	ldr	w1, [sp, #64]
  443bb0:	ldr	w0, [sp, #92]
  443bb4:	cmp	w1, w0
  443bb8:	b.ne	443ce0 <ferror@plt+0x41370>  // b.any
  443bbc:	ldr	w0, [sp, #92]
  443bc0:	cmp	w0, #0x0
  443bc4:	b.ne	443bd0 <ferror@plt+0x41260>  // b.any
  443bc8:	mov	w0, #0x80                  	// #128
  443bcc:	str	w0, [sp, #92]
  443bd0:	ldr	w0, [sp, #92]
  443bd4:	lsl	w0, w0, #1
  443bd8:	str	w0, [sp, #92]
  443bdc:	ldrb	w0, [sp, #71]
  443be0:	cmp	w0, #0x0
  443be4:	b.eq	443c00 <ferror@plt+0x41290>  // b.none
  443be8:	mov	x0, #0x20                  	// #32
  443bec:	str	x0, [sp, #80]
  443bf0:	ldr	x0, [sp, #24]
  443bf4:	ldr	x0, [x0, #24]
  443bf8:	str	x0, [sp, #72]
  443bfc:	b	443c14 <ferror@plt+0x412a4>
  443c00:	mov	x0, #0x18                  	// #24
  443c04:	str	x0, [sp, #80]
  443c08:	ldr	x0, [sp, #24]
  443c0c:	ldr	x0, [x0]
  443c10:	str	x0, [sp, #72]
  443c14:	ldr	x0, [sp, #24]
  443c18:	ldr	x1, [x0, #80]
  443c1c:	ldr	w2, [sp, #92]
  443c20:	ldr	x0, [sp, #80]
  443c24:	mul	x0, x2, x0
  443c28:	blr	x1
  443c2c:	str	x0, [sp, #56]
  443c30:	ldr	x1, [sp, #56]
  443c34:	ldr	x0, [sp, #80]
  443c38:	udiv	x0, x1, x0
  443c3c:	str	w0, [sp, #52]
  443c40:	ldr	x0, [sp, #24]
  443c44:	ldr	x2, [x0, #72]
  443c48:	ldr	w1, [sp, #52]
  443c4c:	ldr	x0, [sp, #80]
  443c50:	mul	x0, x1, x0
  443c54:	mov	x1, x0
  443c58:	ldr	x0, [sp, #72]
  443c5c:	blr	x2
  443c60:	str	x0, [sp, #72]
  443c64:	ldr	w1, [sp, #64]
  443c68:	ldr	x0, [sp, #80]
  443c6c:	mul	x0, x1, x0
  443c70:	ldr	x1, [sp, #72]
  443c74:	add	x3, x1, x0
  443c78:	ldr	w1, [sp, #52]
  443c7c:	ldr	w0, [sp, #64]
  443c80:	sub	w0, w1, w0
  443c84:	mov	w1, w0
  443c88:	ldr	x0, [sp, #80]
  443c8c:	mul	x0, x1, x0
  443c90:	mov	x2, x0
  443c94:	mov	w1, #0x0                   	// #0
  443c98:	mov	x0, x3
  443c9c:	bl	402530 <memset@plt>
  443ca0:	ldrb	w0, [sp, #71]
  443ca4:	cmp	w0, #0x0
  443ca8:	b.eq	443cbc <ferror@plt+0x4134c>  // b.none
  443cac:	ldr	x0, [sp, #24]
  443cb0:	ldr	x1, [sp, #72]
  443cb4:	str	x1, [x0, #24]
  443cb8:	b	443cc8 <ferror@plt+0x41358>
  443cbc:	ldr	x0, [sp, #24]
  443cc0:	ldr	x1, [sp, #72]
  443cc4:	str	x1, [x0]
  443cc8:	ldrb	w1, [sp, #71]
  443ccc:	ldr	x0, [sp, #24]
  443cd0:	bl	447644 <ferror@plt+0x44cd4>
  443cd4:	mov	x1, x0
  443cd8:	ldr	w0, [sp, #52]
  443cdc:	str	w0, [x1]
  443ce0:	ldrb	w0, [sp, #71]
  443ce4:	cmp	w0, #0x0
  443ce8:	b.eq	443d04 <ferror@plt+0x41394>  // b.none
  443cec:	ldr	x0, [sp, #24]
  443cf0:	ldr	x1, [x0, #24]
  443cf4:	ldr	w0, [sp, #64]
  443cf8:	lsl	x0, x0, #5
  443cfc:	add	x0, x1, x0
  443d00:	b	443d24 <ferror@plt+0x413b4>
  443d04:	ldr	x0, [sp, #24]
  443d08:	ldr	x2, [x0]
  443d0c:	ldr	w1, [sp, #64]
  443d10:	mov	x0, x1
  443d14:	lsl	x0, x0, #1
  443d18:	add	x0, x0, x1
  443d1c:	lsl	x0, x0, #3
  443d20:	add	x0, x2, x0
  443d24:	str	x0, [sp, #40]
  443d28:	ldrb	w1, [sp, #71]
  443d2c:	ldr	x0, [sp, #24]
  443d30:	bl	447678 <ferror@plt+0x44d08>
  443d34:	ldr	w1, [x0]
  443d38:	add	w1, w1, #0x1
  443d3c:	str	w1, [x0]
  443d40:	ldr	x0, [sp, #40]
  443d44:	ldr	w1, [sp, #20]
  443d48:	str	w1, [x0]
  443d4c:	ldr	x0, [sp, #40]
  443d50:	ldp	x29, x30, [sp], #96
  443d54:	ret
  443d58:	stp	x29, x30, [sp, #-96]!
  443d5c:	mov	x29, sp
  443d60:	str	x19, [sp, #16]
  443d64:	str	x0, [sp, #56]
  443d68:	str	w1, [sp, #52]
  443d6c:	str	w2, [sp, #48]
  443d70:	str	x3, [sp, #40]
  443d74:	str	w4, [sp, #36]
  443d78:	ldr	x0, [sp, #56]
  443d7c:	ldr	w1, [x0, #56]
  443d80:	mov	w0, #0x5fffffff            	// #1610612735
  443d84:	cmp	w1, w0
  443d88:	b.hi	443de4 <ferror@plt+0x41474>  // b.pmore
  443d8c:	ldr	x0, [sp, #56]
  443d90:	ldr	w0, [x0, #56]
  443d94:	ldr	x1, [sp, #56]
  443d98:	ldr	w1, [x1, #120]
  443d9c:	mov	w2, #0x1                   	// #1
  443da0:	lsl	w1, w2, w1
  443da4:	add	w0, w0, w1
  443da8:	str	w0, [sp, #92]
  443dac:	ldr	x0, [sp, #56]
  443db0:	ldr	w0, [x0, #120]
  443db4:	cmp	w0, #0x0
  443db8:	b.eq	443df4 <ferror@plt+0x41484>  // b.none
  443dbc:	ldr	x0, [sp, #56]
  443dc0:	ldr	w0, [x0, #120]
  443dc4:	mov	w1, #0x1                   	// #1
  443dc8:	lsl	w0, w1, w0
  443dcc:	neg	w0, w0
  443dd0:	mov	w1, w0
  443dd4:	ldr	w0, [sp, #92]
  443dd8:	and	w0, w0, w1
  443ddc:	str	w0, [sp, #92]
  443de0:	b	443df4 <ferror@plt+0x41484>
  443de4:	ldr	x0, [sp, #56]
  443de8:	ldr	w0, [x0, #56]
  443dec:	add	w0, w0, #0x1
  443df0:	str	w0, [sp, #92]
  443df4:	ldr	w0, [sp, #52]
  443df8:	cmp	w0, #0x1
  443dfc:	b.ne	443e2c <ferror@plt+0x414bc>  // b.any
  443e00:	ldr	x0, [sp, #56]
  443e04:	bl	4305f8 <ferror@plt+0x2dc88>
  443e08:	bl	409b70 <ferror@plt+0x7200>
  443e0c:	and	w0, w0, #0xff
  443e10:	cmp	w0, #0x0
  443e14:	b.eq	443e2c <ferror@plt+0x414bc>  // b.none
  443e18:	ldr	x0, [sp, #40]
  443e1c:	cmp	x0, #0x0
  443e20:	b.ne	443e2c <ferror@plt+0x414bc>  // b.any
  443e24:	mov	w0, #0x1                   	// #1
  443e28:	b	443e30 <ferror@plt+0x414c0>
  443e2c:	mov	w0, #0x0                   	// #0
  443e30:	cmp	w0, #0x0
  443e34:	b.eq	443e54 <ferror@plt+0x414e4>  // b.none
  443e38:	ldr	x0, [sp, #56]
  443e3c:	ldr	w0, [x0, #48]
  443e40:	sub	w1, w0, #0x1
  443e44:	ldr	x0, [sp, #56]
  443e48:	str	w1, [x0, #48]
  443e4c:	mov	x0, #0x0                   	// #0
  443e50:	b	4440c8 <ferror@plt+0x41758>
  443e54:	ldr	w1, [sp, #92]
  443e58:	mov	w0, #0x6fffffff            	// #1879048191
  443e5c:	cmp	w1, w0
  443e60:	b.ls	443e68 <ferror@plt+0x414f8>  // b.plast
  443e64:	str	wzr, [sp, #92]
  443e68:	ldr	w1, [sp, #92]
  443e6c:	ldr	x0, [sp, #56]
  443e70:	bl	443b60 <ferror@plt+0x411f0>
  443e74:	bl	4475d0 <ferror@plt+0x44c60>
  443e78:	str	x0, [sp, #72]
  443e7c:	ldr	w0, [sp, #52]
  443e80:	and	w1, w0, #0xff
  443e84:	ldr	x0, [sp, #72]
  443e88:	strb	w1, [x0, #4]
  443e8c:	ldr	x0, [sp, #40]
  443e90:	cmp	x0, #0x0
  443e94:	b.eq	443ec0 <ferror@plt+0x41550>  // b.none
  443e98:	ldr	x0, [sp, #40]
  443e9c:	ldrb	w0, [x0]
  443ea0:	cmp	w0, #0x0
  443ea4:	b.ne	443ec0 <ferror@plt+0x41550>  // b.any
  443ea8:	ldr	w0, [sp, #52]
  443eac:	cmp	w0, #0x3
  443eb0:	b.eq	443ec0 <ferror@plt+0x41550>  // b.none
  443eb4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  443eb8:	add	x0, x0, #0xcc0
  443ebc:	str	x0, [sp, #40]
  443ec0:	ldr	w0, [sp, #52]
  443ec4:	cmp	w0, #0x3
  443ec8:	b.ne	443ed4 <ferror@plt+0x41564>  // b.any
  443ecc:	mov	w0, #0x2                   	// #2
  443ed0:	str	w0, [sp, #52]
  443ed4:	str	xzr, [sp, #80]
  443ed8:	ldr	w0, [sp, #52]
  443edc:	cmp	w0, #0x1
  443ee0:	b.ne	443f40 <ferror@plt+0x415d0>  // b.any
  443ee4:	ldr	x0, [sp, #72]
  443ee8:	sub	x0, x0, #0x18
  443eec:	mov	x1, x0
  443ef0:	ldr	x0, [sp, #56]
  443ef4:	bl	443ab0 <ferror@plt+0x41140>
  443ef8:	str	x0, [sp, #80]
  443efc:	ldr	x0, [sp, #40]
  443f00:	cmp	x0, #0x0
  443f04:	b.ne	443f40 <ferror@plt+0x415d0>  // b.any
  443f08:	ldr	x0, [sp, #80]
  443f0c:	bl	420780 <ferror@plt+0x1de10>
  443f10:	str	x0, [sp, #40]
  443f14:	ldr	x0, [sp, #80]
  443f18:	add	x0, x0, #0x18
  443f1c:	ldr	w0, [x0]
  443f20:	mov	w1, w0
  443f24:	ldr	x0, [sp, #80]
  443f28:	bl	409ad0 <ferror@plt+0x7160>
  443f2c:	str	w0, [sp, #36]
  443f30:	ldr	x0, [sp, #80]
  443f34:	bl	4305e0 <ferror@plt+0x2dc70>
  443f38:	and	w0, w0, #0xff
  443f3c:	str	w0, [sp, #48]
  443f40:	ldr	w0, [sp, #48]
  443f44:	and	w1, w0, #0xff
  443f48:	ldr	x0, [sp, #72]
  443f4c:	strb	w1, [x0, #5]
  443f50:	ldr	x0, [sp, #72]
  443f54:	ldr	x1, [sp, #40]
  443f58:	str	x1, [x0, #8]
  443f5c:	ldr	x0, [sp, #72]
  443f60:	ldr	w1, [sp, #36]
  443f64:	str	w1, [x0, #16]
  443f68:	ldr	x0, [sp, #56]
  443f6c:	bl	4208dc <ferror@plt+0x1df6c>
  443f70:	mov	w19, w0
  443f74:	ldr	x0, [sp, #56]
  443f78:	bl	447700 <ferror@plt+0x44d90>
  443f7c:	mov	x1, x0
  443f80:	sub	w0, w19, #0x1
  443f84:	str	w0, [x1]
  443f88:	ldr	x0, [sp, #72]
  443f8c:	strb	wzr, [x0, #6]
  443f90:	ldr	x0, [sp, #72]
  443f94:	strb	wzr, [x0, #7]
  443f98:	ldr	x0, [sp, #56]
  443f9c:	ldr	w1, [sp, #92]
  443fa0:	str	w1, [x0, #56]
  443fa4:	ldr	x0, [sp, #56]
  443fa8:	ldr	w1, [sp, #92]
  443fac:	str	w1, [x0, #60]
  443fb0:	ldr	x0, [sp, #56]
  443fb4:	str	wzr, [x0, #64]
  443fb8:	ldr	w0, [sp, #52]
  443fbc:	cmp	w0, #0x0
  443fc0:	b.ne	444068 <ferror@plt+0x416f8>  // b.any
  443fc4:	ldr	x0, [sp, #56]
  443fc8:	ldr	w0, [x0, #48]
  443fcc:	cmp	w0, #0x0
  443fd0:	b.ne	443fe0 <ferror@plt+0x41670>  // b.any
  443fd4:	ldr	x0, [sp, #72]
  443fd8:	str	wzr, [x0, #20]
  443fdc:	b	444034 <ferror@plt+0x416c4>
  443fe0:	ldr	x0, [sp, #72]
  443fe4:	ldr	w1, [x0]
  443fe8:	ldr	x0, [sp, #72]
  443fec:	sub	x0, x0, #0x18
  443ff0:	ldr	w0, [x0]
  443ff4:	sub	w0, w1, w0
  443ff8:	sub	w0, w0, #0x1
  443ffc:	ldr	x1, [sp, #72]
  444000:	sub	x1, x1, #0x18
  444004:	ldrb	w1, [x1, #6]
  444008:	mov	w2, w1
  44400c:	mov	w1, #0x1                   	// #1
  444010:	lsl	w1, w1, w2
  444014:	neg	w1, w1
  444018:	and	w1, w0, w1
  44401c:	ldr	x0, [sp, #72]
  444020:	sub	x0, x0, #0x18
  444024:	ldr	w0, [x0]
  444028:	add	w1, w1, w0
  44402c:	ldr	x0, [sp, #72]
  444030:	str	w1, [x0, #20]
  444034:	ldr	x0, [sp, #56]
  444038:	ldr	w0, [x0, #48]
  44403c:	add	w1, w0, #0x1
  444040:	ldr	x0, [sp, #56]
  444044:	str	w1, [x0, #48]
  444048:	ldr	x0, [sp, #56]
  44404c:	ldrb	w0, [x0, #52]
  444050:	cmp	w0, #0x0
  444054:	b.eq	4440c4 <ferror@plt+0x41754>  // b.none
  444058:	ldr	x1, [sp, #72]
  44405c:	ldr	x0, [sp, #56]
  444060:	bl	445680 <ferror@plt+0x42d10>
  444064:	b	4440c4 <ferror@plt+0x41754>
  444068:	ldr	w0, [sp, #52]
  44406c:	cmp	w0, #0x2
  444070:	b.ne	444090 <ferror@plt+0x41720>  // b.any
  444074:	ldr	x0, [sp, #72]
  444078:	sub	x0, x0, #0x18
  44407c:	bl	409b58 <ferror@plt+0x71e8>
  444080:	mov	w1, w0
  444084:	ldr	x0, [sp, #72]
  444088:	str	w1, [x0, #20]
  44408c:	b	4440c4 <ferror@plt+0x41754>
  444090:	ldr	w0, [sp, #52]
  444094:	cmp	w0, #0x1
  444098:	b.ne	4440c4 <ferror@plt+0x41754>  // b.any
  44409c:	ldr	x0, [sp, #56]
  4440a0:	ldr	w0, [x0, #48]
  4440a4:	sub	w1, w0, #0x1
  4440a8:	ldr	x0, [sp, #56]
  4440ac:	str	w1, [x0, #48]
  4440b0:	ldr	x0, [sp, #80]
  4440b4:	bl	409b58 <ferror@plt+0x71e8>
  4440b8:	mov	w1, w0
  4440bc:	ldr	x0, [sp, #72]
  4440c0:	str	w1, [x0, #20]
  4440c4:	ldr	x0, [sp, #72]
  4440c8:	ldr	x19, [sp, #16]
  4440cc:	ldp	x29, x30, [sp], #96
  4440d0:	ret
  4440d4:	stp	x29, x30, [sp, #-32]!
  4440d8:	mov	x29, sp
  4440dc:	str	x0, [sp, #24]
  4440e0:	ldr	x0, [sp, #24]
  4440e4:	bl	447720 <ferror@plt+0x44db0>
  4440e8:	cmp	x0, #0x0
  4440ec:	cset	w0, ne  // ne = any
  4440f0:	and	w0, w0, #0xff
  4440f4:	ldp	x29, x30, [sp], #32
  4440f8:	ret
  4440fc:	stp	x29, x30, [sp, #-80]!
  444100:	mov	x29, sp
  444104:	str	x19, [sp, #16]
  444108:	str	x0, [sp, #56]
  44410c:	str	x1, [sp, #48]
  444110:	str	w2, [sp, #44]
  444114:	str	w3, [sp, #40]
  444118:	ldr	x0, [sp, #56]
  44411c:	bl	420964 <ferror@plt+0x1dff4>
  444120:	mov	w1, w0
  444124:	ldr	w0, [sp, #40]
  444128:	sub	w0, w1, w0
  44412c:	str	w0, [sp, #76]
  444130:	ldr	w1, [sp, #76]
  444134:	mov	w0, #0x6fffffff            	// #1879048191
  444138:	cmp	w1, w0
  44413c:	b.hi	444148 <ferror@plt+0x417d8>  // b.pmore
  444140:	mov	x0, #0x0                   	// #0
  444144:	b	444200 <ferror@plt+0x41890>
  444148:	ldr	w1, [sp, #76]
  44414c:	ldr	x0, [sp, #56]
  444150:	bl	443b60 <ferror@plt+0x411f0>
  444154:	bl	4475e4 <ferror@plt+0x44c74>
  444158:	str	x0, [sp, #64]
  44415c:	ldr	x0, [sp, #64]
  444160:	ldr	x1, [sp, #48]
  444164:	str	x1, [x0, #8]
  444168:	ldr	x0, [sp, #64]
  44416c:	ldr	w1, [sp, #40]
  444170:	str	w1, [x0, #4]
  444174:	ldr	x0, [sp, #56]
  444178:	ldr	x2, [x0, #72]
  44417c:	ldr	w0, [sp, #40]
  444180:	lsl	w0, w0, #1
  444184:	mov	w0, w0
  444188:	lsl	x0, x0, #2
  44418c:	mov	x1, x0
  444190:	mov	x0, #0x0                   	// #0
  444194:	blr	x2
  444198:	mov	x1, x0
  44419c:	ldr	x0, [sp, #64]
  4441a0:	str	x1, [x0, #16]
  4441a4:	ldr	x0, [sp, #64]
  4441a8:	ldr	w1, [sp, #44]
  4441ac:	str	w1, [x0, #24]
  4441b0:	ldr	x0, [sp, #64]
  4441b4:	bl	4207b0 <ferror@plt+0x1de40>
  4441b8:	mov	x3, x0
  4441bc:	ldr	w0, [sp, #40]
  4441c0:	lsl	w0, w0, #1
  4441c4:	mov	w0, w0
  4441c8:	lsl	x0, x0, #2
  4441cc:	mov	x2, x0
  4441d0:	mov	w1, #0x0                   	// #0
  4441d4:	mov	x0, x3
  4441d8:	bl	402530 <memset@plt>
  4441dc:	ldr	x0, [sp, #56]
  4441e0:	bl	420924 <ferror@plt+0x1dfb4>
  4441e4:	mov	w19, w0
  4441e8:	ldr	x0, [sp, #56]
  4441ec:	bl	447758 <ferror@plt+0x44de8>
  4441f0:	mov	x1, x0
  4441f4:	sub	w0, w19, #0x1
  4441f8:	str	w0, [x1]
  4441fc:	ldr	x0, [sp, #64]
  444200:	ldr	x19, [sp, #16]
  444204:	ldp	x29, x30, [sp], #80
  444208:	ret
  44420c:	stp	x29, x30, [sp, #-64]!
  444210:	mov	x29, sp
  444214:	str	x0, [sp, #40]
  444218:	str	w1, [sp, #36]
  44421c:	str	w2, [sp, #32]
  444220:	str	w3, [sp, #28]
  444224:	ldr	x0, [sp, #40]
  444228:	bl	4207b0 <ferror@plt+0x1de40>
  44422c:	mov	x1, x0
  444230:	ldr	w0, [sp, #36]
  444234:	lsl	w0, w0, #1
  444238:	mov	w0, w0
  44423c:	lsl	x0, x0, #2
  444240:	add	x0, x1, x0
  444244:	ldr	w1, [sp, #32]
  444248:	str	w1, [x0]
  44424c:	ldr	x0, [sp, #40]
  444250:	bl	4207b0 <ferror@plt+0x1de40>
  444254:	mov	x1, x0
  444258:	ldr	w0, [sp, #36]
  44425c:	lsl	w0, w0, #1
  444260:	add	w0, w0, #0x1
  444264:	mov	w0, w0
  444268:	lsl	x0, x0, #2
  44426c:	add	x0, x1, x0
  444270:	ldr	w1, [sp, #28]
  444274:	str	w1, [x0]
  444278:	ldr	x0, [sp, #40]
  44427c:	bl	420750 <ferror@plt+0x1dde0>
  444280:	mov	w1, w0
  444284:	ldr	w0, [sp, #36]
  444288:	add	w0, w0, w1
  44428c:	str	w0, [sp, #60]
  444290:	ldr	w0, [sp, #60]
  444294:	ldp	x29, x30, [sp], #64
  444298:	ret
  44429c:	stp	x29, x30, [sp, #-96]!
  4442a0:	mov	x29, sp
  4442a4:	str	x19, [sp, #16]
  4442a8:	str	x0, [sp, #40]
  4442ac:	str	w1, [sp, #36]
  4442b0:	str	w2, [sp, #32]
  4442b4:	ldr	x0, [sp, #40]
  4442b8:	bl	4305f8 <ferror@plt+0x2dc88>
  4442bc:	str	x0, [sp, #88]
  4442c0:	ldr	x0, [sp, #40]
  4442c4:	ldr	w0, [x0, #56]
  4442c8:	str	w0, [sp, #68]
  4442cc:	ldr	x0, [sp, #40]
  4442d0:	ldr	w0, [x0, #60]
  4442d4:	mov	w1, w0
  4442d8:	ldr	x0, [sp, #88]
  4442dc:	bl	409ad0 <ferror@plt+0x7160>
  4442e0:	str	w0, [sp, #64]
  4442e4:	ldr	w1, [sp, #36]
  4442e8:	ldr	w0, [sp, #64]
  4442ec:	sub	w0, w1, w0
  4442f0:	str	w0, [sp, #60]
  4442f4:	strb	wzr, [sp, #83]
  4442f8:	ldr	x0, [sp, #88]
  4442fc:	ldrb	w0, [x0, #6]
  444300:	mov	w1, w0
  444304:	ldr	x0, [sp, #88]
  444308:	ldrb	w0, [x0, #7]
  44430c:	sub	w0, w1, w0
  444310:	str	w0, [sp, #56]
  444314:	ldr	w0, [sp, #60]
  444318:	cmp	w0, #0x0
  44431c:	b.lt	4443c8 <ferror@plt+0x41a58>  // b.tstop
  444320:	ldr	w0, [sp, #60]
  444324:	cmp	w0, #0xa
  444328:	b.le	444348 <ferror@plt+0x419d8>
  44432c:	ldr	x0, [sp, #88]
  444330:	ldrb	w0, [x0, #6]
  444334:	mov	w1, w0
  444338:	ldr	w0, [sp, #60]
  44433c:	mul	w0, w1, w0
  444340:	cmp	w0, #0x3e8
  444344:	b.gt	4443c8 <ferror@plt+0x41a58>
  444348:	ldr	w0, [sp, #56]
  44434c:	mov	w1, #0x1                   	// #1
  444350:	lsl	w0, w1, w0
  444354:	ldr	w1, [sp, #32]
  444358:	cmp	w1, w0
  44435c:	b.cs	4443c8 <ferror@plt+0x41a58>  // b.hs, b.nlast
  444360:	ldr	w0, [sp, #32]
  444364:	cmp	w0, #0x50
  444368:	b.hi	444378 <ferror@plt+0x41a08>  // b.pmore
  44436c:	ldr	w0, [sp, #56]
  444370:	cmp	w0, #0x9
  444374:	b.gt	4443c8 <ferror@plt+0x41a58>
  444378:	ldr	w1, [sp, #68]
  44437c:	mov	w0, #0x50000000            	// #1342177280
  444380:	cmp	w1, w0
  444384:	b.ls	444398 <ferror@plt+0x41a28>  // b.plast
  444388:	ldr	x0, [sp, #88]
  44438c:	ldrb	w0, [x0, #7]
  444390:	cmp	w0, #0x0
  444394:	b.ne	4443c8 <ferror@plt+0x41a58>  // b.any
  444398:	ldr	w1, [sp, #68]
  44439c:	mov	w0, #0x60000000            	// #1610612736
  4443a0:	cmp	w1, w0
  4443a4:	b.ls	4443d4 <ferror@plt+0x41a64>  // b.plast
  4443a8:	ldr	x0, [sp, #40]
  4443ac:	ldr	w0, [x0, #64]
  4443b0:	cmp	w0, #0x0
  4443b4:	b.ne	4443c8 <ferror@plt+0x41a58>  // b.any
  4443b8:	ldr	w1, [sp, #68]
  4443bc:	mov	w0, #0x6fffffff            	// #1879048191
  4443c0:	cmp	w1, w0
  4443c4:	b.ls	4443d4 <ferror@plt+0x41a64>  // b.plast
  4443c8:	mov	w0, #0x1                   	// #1
  4443cc:	strb	w0, [sp, #83]
  4443d0:	b	4443e0 <ferror@plt+0x41a70>
  4443d4:	ldr	x0, [sp, #40]
  4443d8:	ldr	w0, [x0, #64]
  4443dc:	str	w0, [sp, #32]
  4443e0:	ldrb	w0, [sp, #83]
  4443e4:	cmp	w0, #0x0
  4443e8:	b.eq	4445d4 <ferror@plt+0x41c64>  // b.none
  4443ec:	ldr	w0, [sp, #32]
  4443f0:	cmp	w0, #0x1, lsl #12
  4443f4:	b.hi	444408 <ferror@plt+0x41a98>  // b.pmore
  4443f8:	ldr	w1, [sp, #68]
  4443fc:	mov	w0, #0x60000000            	// #1610612736
  444400:	cmp	w1, w0
  444404:	b.ls	44442c <ferror@plt+0x41abc>  // b.plast
  444408:	str	wzr, [sp, #32]
  44440c:	str	wzr, [sp, #76]
  444410:	str	wzr, [sp, #72]
  444414:	ldr	w1, [sp, #68]
  444418:	mov	w0, #0x6fffffff            	// #1879048191
  44441c:	cmp	w1, w0
  444420:	b.ls	4444a0 <ferror@plt+0x41b30>  // b.plast
  444424:	mov	w0, #0x0                   	// #0
  444428:	b	44464c <ferror@plt+0x41cdc>
  44442c:	mov	w0, #0x7                   	// #7
  444430:	str	w0, [sp, #76]
  444434:	ldr	w1, [sp, #68]
  444438:	mov	w0, #0x50000000            	// #1342177280
  44443c:	cmp	w1, w0
  444440:	b.hi	444454 <ferror@plt+0x41ae4>  // b.pmore
  444444:	ldr	x0, [sp, #40]
  444448:	ldr	w0, [x0, #120]
  44444c:	str	w0, [sp, #72]
  444450:	b	444458 <ferror@plt+0x41ae8>
  444454:	str	wzr, [sp, #72]
  444458:	ldr	w0, [sp, #76]
  44445c:	mov	w1, #0x1                   	// #1
  444460:	lsl	w0, w1, w0
  444464:	ldr	w1, [sp, #32]
  444468:	cmp	w1, w0
  44446c:	b.cc	444480 <ferror@plt+0x41b10>  // b.lo, b.ul, b.last
  444470:	ldr	w0, [sp, #76]
  444474:	add	w0, w0, #0x1
  444478:	str	w0, [sp, #76]
  44447c:	b	444458 <ferror@plt+0x41ae8>
  444480:	ldr	w0, [sp, #76]
  444484:	mov	w1, #0x1                   	// #1
  444488:	lsl	w0, w1, w0
  44448c:	str	w0, [sp, #32]
  444490:	ldr	w1, [sp, #76]
  444494:	ldr	w0, [sp, #72]
  444498:	add	w0, w1, w0
  44449c:	str	w0, [sp, #76]
  4444a0:	ldr	w0, [sp, #60]
  4444a4:	cmp	w0, #0x0
  4444a8:	b.lt	444534 <ferror@plt+0x41bc4>  // b.tstop
  4444ac:	ldr	x0, [sp, #88]
  4444b0:	bl	420768 <ferror@plt+0x1ddf8>
  4444b4:	mov	w1, w0
  4444b8:	ldr	w0, [sp, #64]
  4444bc:	cmp	w0, w1
  4444c0:	b.ne	444534 <ferror@plt+0x41bc4>  // b.any
  4444c4:	ldr	w1, [sp, #68]
  4444c8:	ldr	x0, [sp, #88]
  4444cc:	bl	409b0c <ferror@plt+0x719c>
  4444d0:	mov	w2, w0
  4444d4:	ldr	w1, [sp, #76]
  4444d8:	ldr	w0, [sp, #72]
  4444dc:	sub	w0, w1, w0
  4444e0:	lsr	w0, w2, w0
  4444e4:	cmp	w0, #0x0
  4444e8:	b.ne	444534 <ferror@plt+0x41bc4>  // b.any
  4444ec:	ldr	x0, [sp, #88]
  4444f0:	bl	420768 <ferror@plt+0x1ddf8>
  4444f4:	mov	w1, w0
  4444f8:	ldr	w0, [sp, #36]
  4444fc:	sub	w0, w0, w1
  444500:	mov	w1, w0
  444504:	ldr	w0, [sp, #76]
  444508:	mov	w2, #0x20                  	// #32
  44450c:	sub	w0, w2, w0
  444510:	lsr	x0, x1, x0
  444514:	cmp	x0, #0x0
  444518:	b.ne	444534 <ferror@plt+0x41bc4>  // b.any
  44451c:	ldr	x0, [sp, #88]
  444520:	ldrb	w0, [x0, #7]
  444524:	mov	w1, w0
  444528:	ldr	w0, [sp, #72]
  44452c:	cmp	w0, w1
  444530:	b.ge	44453c <ferror@plt+0x41bcc>  // b.tcont
  444534:	mov	w0, #0x1                   	// #1
  444538:	b	444540 <ferror@plt+0x41bd0>
  44453c:	mov	w0, #0x0                   	// #0
  444540:	cmp	w0, #0x0
  444544:	b.eq	444580 <ferror@plt+0x41c10>  // b.none
  444548:	ldr	x0, [sp, #88]
  44454c:	bl	4305e0 <ferror@plt+0x2dc70>
  444550:	and	w0, w0, #0xff
  444554:	mov	w19, w0
  444558:	ldr	x0, [sp, #88]
  44455c:	bl	420780 <ferror@plt+0x1de10>
  444560:	ldr	w4, [sp, #36]
  444564:	mov	x3, x0
  444568:	mov	w2, w19
  44456c:	mov	w1, #0x2                   	// #2
  444570:	ldr	x0, [sp, #40]
  444574:	bl	443d58 <ferror@plt+0x413e8>
  444578:	bl	4475d0 <ferror@plt+0x44c60>
  44457c:	str	x0, [sp, #88]
  444580:	ldr	w0, [sp, #76]
  444584:	and	w1, w0, #0xff
  444588:	ldr	x0, [sp, #88]
  44458c:	strb	w1, [x0, #6]
  444590:	ldr	w0, [sp, #72]
  444594:	and	w1, w0, #0xff
  444598:	ldr	x0, [sp, #88]
  44459c:	strb	w1, [x0, #7]
  4445a0:	ldr	x0, [sp, #88]
  4445a4:	bl	420750 <ferror@plt+0x1dde0>
  4445a8:	mov	w19, w0
  4445ac:	ldr	x0, [sp, #88]
  4445b0:	bl	420768 <ferror@plt+0x1ddf8>
  4445b4:	mov	w1, w0
  4445b8:	ldr	w0, [sp, #36]
  4445bc:	sub	w1, w0, w1
  4445c0:	ldr	w0, [sp, #76]
  4445c4:	lsl	w0, w1, w0
  4445c8:	add	w0, w19, w0
  4445cc:	str	w0, [sp, #84]
  4445d0:	b	4445f8 <ferror@plt+0x41c88>
  4445d4:	ldr	x0, [sp, #40]
  4445d8:	ldr	w0, [x0, #60]
  4445dc:	ldr	x1, [sp, #88]
  4445e0:	ldrb	w1, [x1, #6]
  4445e4:	mov	w2, w1
  4445e8:	ldr	w1, [sp, #60]
  4445ec:	lsl	w1, w1, w2
  4445f0:	add	w0, w0, w1
  4445f4:	str	w0, [sp, #84]
  4445f8:	ldr	w1, [sp, #84]
  4445fc:	mov	w0, #0x6fffffff            	// #1879048191
  444600:	cmp	w1, w0
  444604:	b.ls	444610 <ferror@plt+0x41ca0>  // b.plast
  444608:	mov	w0, #0x0                   	// #0
  44460c:	b	44464c <ferror@plt+0x41cdc>
  444610:	ldr	x0, [sp, #40]
  444614:	ldr	w1, [sp, #84]
  444618:	str	w1, [x0, #60]
  44461c:	ldr	x0, [sp, #40]
  444620:	ldr	w0, [x0, #56]
  444624:	ldr	w1, [sp, #84]
  444628:	cmp	w1, w0
  44462c:	b.ls	44463c <ferror@plt+0x41ccc>  // b.plast
  444630:	ldr	x0, [sp, #40]
  444634:	ldr	w1, [sp, #84]
  444638:	str	w1, [x0, #56]
  44463c:	ldr	x0, [sp, #40]
  444640:	ldr	w1, [sp, #32]
  444644:	str	w1, [x0, #64]
  444648:	ldr	w0, [sp, #84]
  44464c:	ldr	x19, [sp, #16]
  444650:	ldp	x29, x30, [sp], #96
  444654:	ret
  444658:	stp	x29, x30, [sp, #-64]!
  44465c:	mov	x29, sp
  444660:	str	x0, [sp, #24]
  444664:	str	w1, [sp, #20]
  444668:	ldr	x0, [sp, #24]
  44466c:	ldr	w0, [x0, #60]
  444670:	str	w0, [sp, #60]
  444674:	ldr	x0, [sp, #24]
  444678:	ldr	w0, [x0, #64]
  44467c:	ldr	w1, [sp, #20]
  444680:	cmp	w1, w0
  444684:	b.cc	444704 <ferror@plt+0x41d94>  // b.lo, b.ul, b.last
  444688:	ldr	w1, [sp, #60]
  44468c:	mov	w0, #0x60000000            	// #1610612736
  444690:	cmp	w1, w0
  444694:	b.hi	4446a4 <ferror@plt+0x41d34>  // b.pmore
  444698:	ldr	w0, [sp, #20]
  44469c:	cmp	w0, #0x1, lsl #12
  4446a0:	b.ls	4446ac <ferror@plt+0x41d3c>  // b.plast
  4446a4:	ldr	w0, [sp, #60]
  4446a8:	b	444754 <ferror@plt+0x41de4>
  4446ac:	ldr	x0, [sp, #24]
  4446b0:	bl	4305f8 <ferror@plt+0x2dc88>
  4446b4:	str	x0, [sp, #48]
  4446b8:	ldr	w1, [sp, #60]
  4446bc:	ldr	x0, [sp, #48]
  4446c0:	bl	409ad0 <ferror@plt+0x7160>
  4446c4:	mov	w1, w0
  4446c8:	ldr	w0, [sp, #20]
  4446cc:	add	w0, w0, #0x32
  4446d0:	mov	w2, w0
  4446d4:	ldr	x0, [sp, #24]
  4446d8:	bl	44429c <ferror@plt+0x4192c>
  4446dc:	str	w0, [sp, #60]
  4446e0:	ldr	x0, [sp, #24]
  4446e4:	bl	4305f8 <ferror@plt+0x2dc88>
  4446e8:	str	x0, [sp, #48]
  4446ec:	ldr	x0, [sp, #48]
  4446f0:	ldrb	w0, [x0, #6]
  4446f4:	cmp	w0, #0x0
  4446f8:	b.ne	444704 <ferror@plt+0x41d94>  // b.any
  4446fc:	ldr	w0, [sp, #60]
  444700:	b	444754 <ferror@plt+0x41de4>
  444704:	ldr	x0, [sp, #24]
  444708:	bl	4305f8 <ferror@plt+0x2dc88>
  44470c:	str	x0, [sp, #40]
  444710:	ldr	x0, [sp, #40]
  444714:	ldrb	w0, [x0, #7]
  444718:	mov	w1, w0
  44471c:	ldr	w0, [sp, #20]
  444720:	lsl	w0, w0, w1
  444724:	ldr	w1, [sp, #60]
  444728:	add	w0, w1, w0
  44472c:	str	w0, [sp, #60]
  444730:	ldr	x0, [sp, #24]
  444734:	ldr	w0, [x0, #56]
  444738:	ldr	w1, [sp, #60]
  44473c:	cmp	w1, w0
  444740:	b.cc	444750 <ferror@plt+0x41de0>  // b.lo, b.ul, b.last
  444744:	ldr	x0, [sp, #24]
  444748:	ldr	w1, [sp, #60]
  44474c:	str	w1, [x0, #56]
  444750:	ldr	w0, [sp, #60]
  444754:	ldp	x29, x30, [sp], #64
  444758:	ret
  44475c:	stp	x29, x30, [sp, #-64]!
  444760:	mov	x29, sp
  444764:	str	x0, [sp, #40]
  444768:	str	x1, [sp, #32]
  44476c:	str	w2, [sp, #28]
  444770:	str	w3, [sp, #24]
  444774:	ldr	x0, [sp, #32]
  444778:	bl	420750 <ferror@plt+0x1dde0>
  44477c:	str	w0, [sp, #60]
  444780:	ldr	x0, [sp, #32]
  444784:	bl	420768 <ferror@plt+0x1ddf8>
  444788:	mov	w1, w0
  44478c:	ldr	w0, [sp, #28]
  444790:	sub	w0, w0, w1
  444794:	ldr	x1, [sp, #32]
  444798:	ldrb	w1, [x1, #6]
  44479c:	lsl	w0, w0, w1
  4447a0:	ldr	w1, [sp, #60]
  4447a4:	add	w0, w1, w0
  4447a8:	str	w0, [sp, #60]
  4447ac:	ldr	w1, [sp, #60]
  4447b0:	mov	w0, #0x60000000            	// #1610612736
  4447b4:	cmp	w1, w0
  4447b8:	b.hi	4447f8 <ferror@plt+0x41e88>  // b.pmore
  4447bc:	ldr	x0, [sp, #32]
  4447c0:	ldrb	w0, [x0, #6]
  4447c4:	mov	w1, w0
  4447c8:	mov	w0, #0x1                   	// #1
  4447cc:	lsl	w0, w0, w1
  4447d0:	sub	w0, w0, #0x1
  4447d4:	mov	w1, w0
  4447d8:	ldr	w0, [sp, #24]
  4447dc:	and	w0, w1, w0
  4447e0:	ldr	x1, [sp, #32]
  4447e4:	ldrb	w1, [x1, #7]
  4447e8:	lsl	w0, w0, w1
  4447ec:	ldr	w1, [sp, #60]
  4447f0:	add	w0, w1, w0
  4447f4:	str	w0, [sp, #60]
  4447f8:	ldr	x0, [sp, #40]
  4447fc:	bl	420964 <ferror@plt+0x1dff4>
  444800:	str	w0, [sp, #56]
  444804:	ldr	w1, [sp, #60]
  444808:	ldr	w0, [sp, #56]
  44480c:	cmp	w1, w0
  444810:	b.cc	444820 <ferror@plt+0x41eb0>  // b.lo, b.ul, b.last
  444814:	ldr	w0, [sp, #56]
  444818:	sub	w0, w0, #0x1
  44481c:	str	w0, [sp, #60]
  444820:	ldr	x0, [sp, #40]
  444824:	ldr	w0, [x0, #56]
  444828:	ldr	w1, [sp, #60]
  44482c:	cmp	w1, w0
  444830:	b.ls	444840 <ferror@plt+0x41ed0>  // b.plast
  444834:	ldr	x0, [sp, #40]
  444838:	ldr	w1, [sp, #60]
  44483c:	str	w1, [x0, #56]
  444840:	ldr	w0, [sp, #60]
  444844:	ldp	x29, x30, [sp], #64
  444848:	ret
  44484c:	stp	x29, x30, [sp, #-80]!
  444850:	mov	x29, sp
  444854:	str	x19, [sp, #16]
  444858:	str	x0, [sp, #40]
  44485c:	str	w1, [sp, #36]
  444860:	str	w2, [sp, #32]
  444864:	str	xzr, [sp, #56]
  444868:	ldr	w0, [sp, #36]
  44486c:	bl	410168 <ferror@plt+0xd7f8>
  444870:	and	w0, w0, #0xff
  444874:	cmp	w0, #0x0
  444878:	b.eq	4448a8 <ferror@plt+0x41f38>  // b.none
  44487c:	ldr	x0, [sp, #40]
  444880:	ldr	x2, [x0, #104]
  444884:	ldr	w0, [sp, #36]
  444888:	and	x1, x0, #0x7fffffff
  44488c:	mov	x0, x1
  444890:	lsl	x0, x0, #1
  444894:	add	x0, x0, x1
  444898:	lsl	x0, x0, #3
  44489c:	add	x0, x2, x0
  4448a0:	ldr	w0, [x0]
  4448a4:	str	w0, [sp, #36]
  4448a8:	ldr	w1, [sp, #36]
  4448ac:	ldr	x0, [sp, #40]
  4448b0:	bl	445264 <ferror@plt+0x428f4>
  4448b4:	and	w0, w0, #0xff
  4448b8:	cmp	w0, #0x0
  4448bc:	b.eq	4448c8 <ferror@plt+0x41f58>  // b.none
  4448c0:	ldr	w0, [sp, #36]
  4448c4:	b	444aac <ferror@plt+0x4213c>
  4448c8:	ldr	w0, [sp, #32]
  4448cc:	cmp	w0, #0x0
  4448d0:	b.eq	4448e0 <ferror@plt+0x41f70>  // b.none
  4448d4:	ldr	w0, [sp, #36]
  4448d8:	cmp	w0, #0x1
  4448dc:	b.hi	4448e8 <ferror@plt+0x41f78>  // b.pmore
  4448e0:	ldr	w0, [sp, #36]
  4448e4:	b	444aac <ferror@plt+0x4213c>
  4448e8:	add	x0, sp, #0x38
  4448ec:	mov	x3, x0
  4448f0:	mov	w2, #0x1                   	// #1
  4448f4:	ldr	w1, [sp, #36]
  4448f8:	ldr	x0, [sp, #40]
  4448fc:	bl	44594c <ferror@plt+0x42fdc>
  444900:	str	w0, [sp, #36]
  444904:	ldr	x0, [sp, #56]
  444908:	bl	420750 <ferror@plt+0x1dde0>
  44490c:	mov	w2, w0
  444910:	ldr	x0, [sp, #56]
  444914:	ldrb	w0, [x0, #7]
  444918:	mov	w1, w0
  44491c:	ldr	w0, [sp, #32]
  444920:	lsl	w1, w0, w1
  444924:	ldr	w0, [sp, #36]
  444928:	add	w0, w1, w0
  44492c:	cmp	w2, w0
  444930:	cset	w0, cs  // cs = hs, nlast
  444934:	and	w0, w0, #0xff
  444938:	cmp	w0, #0x0
  44493c:	b.eq	444948 <ferror@plt+0x41fd8>  // b.none
  444940:	ldr	w0, [sp, #36]
  444944:	b	444aac <ferror@plt+0x4213c>
  444948:	ldr	x0, [sp, #56]
  44494c:	ldr	w1, [sp, #36]
  444950:	bl	409ad0 <ferror@plt+0x7160>
  444954:	str	w0, [sp, #76]
  444958:	ldr	x0, [sp, #56]
  44495c:	ldr	w1, [sp, #36]
  444960:	bl	409b0c <ferror@plt+0x719c>
  444964:	str	w0, [sp, #72]
  444968:	ldr	x0, [sp, #40]
  44496c:	bl	4305f8 <ferror@plt+0x2dc88>
  444970:	mov	x1, x0
  444974:	ldr	x0, [sp, #56]
  444978:	cmp	x1, x0
  44497c:	b.eq	4449b8 <ferror@plt+0x42048>  // b.none
  444980:	ldr	x0, [sp, #56]
  444984:	ldrb	w0, [x0, #7]
  444988:	mov	w1, w0
  44498c:	ldr	w0, [sp, #32]
  444990:	lsl	w1, w0, w1
  444994:	ldr	w0, [sp, #36]
  444998:	add	w19, w1, w0
  44499c:	ldr	x0, [sp, #56]
  4449a0:	add	x0, x0, #0x18
  4449a4:	bl	420750 <ferror@plt+0x1dde0>
  4449a8:	cmp	w19, w0
  4449ac:	b.cc	4449b8 <ferror@plt+0x42048>  // b.lo, b.ul, b.last
  4449b0:	mov	w0, #0x1                   	// #1
  4449b4:	b	4449bc <ferror@plt+0x4204c>
  4449b8:	mov	w0, #0x0                   	// #0
  4449bc:	cmp	w0, #0x0
  4449c0:	b.eq	4449fc <ferror@plt+0x4208c>  // b.none
  4449c4:	ldr	x0, [sp, #56]
  4449c8:	add	x0, x0, #0x18
  4449cc:	str	x0, [sp, #56]
  4449d0:	ldr	x0, [sp, #56]
  4449d4:	bl	420768 <ferror@plt+0x1ddf8>
  4449d8:	mov	w1, w0
  4449dc:	ldr	w0, [sp, #76]
  4449e0:	cmp	w0, w1
  4449e4:	cset	w0, cc  // cc = lo, ul, last
  4449e8:	and	w0, w0, #0xff
  4449ec:	cmp	w0, #0x0
  4449f0:	b.eq	444968 <ferror@plt+0x41ff8>  // b.none
  4449f4:	ldr	w0, [sp, #36]
  4449f8:	b	444aac <ferror@plt+0x4213c>
  4449fc:	ldr	w1, [sp, #72]
  444a00:	ldr	w0, [sp, #32]
  444a04:	add	w0, w1, w0
  444a08:	str	w0, [sp, #72]
  444a0c:	ldr	x0, [sp, #56]
  444a10:	ldrb	w0, [x0, #6]
  444a14:	mov	w1, w0
  444a18:	ldr	x0, [sp, #56]
  444a1c:	ldrb	w0, [x0, #7]
  444a20:	sub	w0, w1, w0
  444a24:	mov	w1, #0x1                   	// #1
  444a28:	lsl	w0, w1, w0
  444a2c:	ldr	w1, [sp, #72]
  444a30:	cmp	w1, w0
  444a34:	b.cc	444a40 <ferror@plt+0x420d0>  // b.lo, b.ul, b.last
  444a38:	ldr	w0, [sp, #36]
  444a3c:	b	444aac <ferror@plt+0x4213c>
  444a40:	ldr	x0, [sp, #56]
  444a44:	ldr	w3, [sp, #72]
  444a48:	ldr	w2, [sp, #76]
  444a4c:	mov	x1, x0
  444a50:	ldr	x0, [sp, #40]
  444a54:	bl	44475c <ferror@plt+0x41dec>
  444a58:	str	w0, [sp, #68]
  444a5c:	ldr	x0, [sp, #40]
  444a60:	ldr	w0, [x0, #56]
  444a64:	ldr	w1, [sp, #68]
  444a68:	cmp	w1, w0
  444a6c:	b.hi	444a8c <ferror@plt+0x4211c>  // b.pmore
  444a70:	ldr	w1, [sp, #68]
  444a74:	ldr	x0, [sp, #40]
  444a78:	bl	444ab8 <ferror@plt+0x42148>
  444a7c:	mov	x1, x0
  444a80:	ldr	x0, [sp, #56]
  444a84:	cmp	x1, x0
  444a88:	b.eq	444a94 <ferror@plt+0x42124>  // b.none
  444a8c:	mov	w0, #0x1                   	// #1
  444a90:	b	444a98 <ferror@plt+0x42128>
  444a94:	mov	w0, #0x0                   	// #0
  444a98:	cmp	w0, #0x0
  444a9c:	b.eq	444aa8 <ferror@plt+0x42138>  // b.none
  444aa0:	ldr	w0, [sp, #36]
  444aa4:	b	444aac <ferror@plt+0x4213c>
  444aa8:	ldr	w0, [sp, #68]
  444aac:	ldr	x19, [sp, #16]
  444ab0:	ldp	x29, x30, [sp], #80
  444ab4:	ret
  444ab8:	stp	x29, x30, [sp, #-32]!
  444abc:	mov	x29, sp
  444ac0:	str	x0, [sp, #24]
  444ac4:	str	w1, [sp, #20]
  444ac8:	ldr	w0, [sp, #20]
  444acc:	bl	410168 <ferror@plt+0xd7f8>
  444ad0:	and	w0, w0, #0xff
  444ad4:	cmp	w0, #0x0
  444ad8:	b.eq	444b08 <ferror@plt+0x42198>  // b.none
  444adc:	ldr	x0, [sp, #24]
  444ae0:	ldr	x2, [x0, #104]
  444ae4:	ldr	w0, [sp, #20]
  444ae8:	and	x1, x0, #0x7fffffff
  444aec:	mov	x0, x1
  444af0:	lsl	x0, x0, #1
  444af4:	add	x0, x0, x1
  444af8:	lsl	x0, x0, #3
  444afc:	add	x0, x2, x0
  444b00:	ldr	w0, [x0]
  444b04:	str	w0, [sp, #20]
  444b08:	ldr	w1, [sp, #20]
  444b0c:	ldr	x0, [sp, #24]
  444b10:	bl	445264 <ferror@plt+0x428f4>
  444b14:	and	w0, w0, #0xff
  444b18:	cmp	w0, #0x0
  444b1c:	b.eq	444b30 <ferror@plt+0x421c0>  // b.none
  444b20:	ldr	w1, [sp, #20]
  444b24:	ldr	x0, [sp, #24]
  444b28:	bl	444d08 <ferror@plt+0x42398>
  444b2c:	b	444b40 <ferror@plt+0x421d0>
  444b30:	ldr	w1, [sp, #20]
  444b34:	ldr	x0, [sp, #24]
  444b38:	bl	444b48 <ferror@plt+0x421d8>
  444b3c:	nop
  444b40:	ldp	x29, x30, [sp], #32
  444b44:	ret
  444b48:	stp	x29, x30, [sp, #-64]!
  444b4c:	mov	x29, sp
  444b50:	str	x0, [sp, #24]
  444b54:	str	w1, [sp, #20]
  444b58:	ldr	w0, [sp, #20]
  444b5c:	bl	410168 <ferror@plt+0xd7f8>
  444b60:	and	w0, w0, #0xff
  444b64:	cmp	w0, #0x0
  444b68:	b.eq	444b98 <ferror@plt+0x42228>  // b.none
  444b6c:	ldr	x0, [sp, #24]
  444b70:	ldr	x2, [x0, #104]
  444b74:	ldr	w0, [sp, #20]
  444b78:	and	x1, x0, #0x7fffffff
  444b7c:	mov	x0, x1
  444b80:	lsl	x0, x0, #1
  444b84:	add	x0, x0, x1
  444b88:	lsl	x0, x0, #3
  444b8c:	add	x0, x2, x0
  444b90:	ldr	w0, [x0]
  444b94:	str	w0, [sp, #20]
  444b98:	ldr	x0, [sp, #24]
  444b9c:	cmp	x0, #0x0
  444ba0:	b.eq	444bb0 <ferror@plt+0x42240>  // b.none
  444ba4:	ldr	w0, [sp, #20]
  444ba8:	cmp	w0, #0x1
  444bac:	b.hi	444bb8 <ferror@plt+0x42248>  // b.pmore
  444bb0:	mov	x0, #0x0                   	// #0
  444bb4:	b	444d00 <ferror@plt+0x42390>
  444bb8:	ldr	x0, [sp, #24]
  444bbc:	bl	447700 <ferror@plt+0x44d90>
  444bc0:	ldr	w0, [x0]
  444bc4:	str	w0, [sp, #60]
  444bc8:	ldr	x0, [sp, #24]
  444bcc:	bl	4208dc <ferror@plt+0x1df6c>
  444bd0:	str	w0, [sp, #56]
  444bd4:	ldr	w0, [sp, #60]
  444bd8:	mov	w1, w0
  444bdc:	ldr	x0, [sp, #24]
  444be0:	bl	4208a8 <ferror@plt+0x1df38>
  444be4:	str	x0, [sp, #48]
  444be8:	ldr	x0, [sp, #48]
  444bec:	bl	420750 <ferror@plt+0x1dde0>
  444bf0:	mov	w1, w0
  444bf4:	ldr	w0, [sp, #20]
  444bf8:	cmp	w0, w1
  444bfc:	cset	w0, cs  // cs = hs, nlast
  444c00:	and	w0, w0, #0xff
  444c04:	cmp	w0, #0x0
  444c08:	b.eq	444c58 <ferror@plt+0x422e8>  // b.none
  444c0c:	ldr	w0, [sp, #60]
  444c10:	add	w0, w0, #0x1
  444c14:	ldr	w1, [sp, #56]
  444c18:	cmp	w1, w0
  444c1c:	b.eq	444c3c <ferror@plt+0x422cc>  // b.none
  444c20:	ldr	x0, [sp, #48]
  444c24:	add	x0, x0, #0x18
  444c28:	bl	420750 <ferror@plt+0x1dde0>
  444c2c:	mov	w1, w0
  444c30:	ldr	w0, [sp, #20]
  444c34:	cmp	w0, w1
  444c38:	b.cs	444c44 <ferror@plt+0x422d4>  // b.hs, b.nlast
  444c3c:	mov	w0, #0x1                   	// #1
  444c40:	b	444c48 <ferror@plt+0x422d8>
  444c44:	mov	w0, #0x0                   	// #0
  444c48:	cmp	w0, #0x0
  444c4c:	b.eq	444c64 <ferror@plt+0x422f4>  // b.none
  444c50:	ldr	x0, [sp, #48]
  444c54:	b	444d00 <ferror@plt+0x42390>
  444c58:	ldr	w0, [sp, #60]
  444c5c:	str	w0, [sp, #56]
  444c60:	str	wzr, [sp, #60]
  444c64:	ldr	w1, [sp, #56]
  444c68:	ldr	w0, [sp, #60]
  444c6c:	sub	w0, w1, w0
  444c70:	cmp	w0, #0x1
  444c74:	b.ls	444cd4 <ferror@plt+0x42364>  // b.plast
  444c78:	ldr	w1, [sp, #60]
  444c7c:	ldr	w0, [sp, #56]
  444c80:	add	w0, w1, w0
  444c84:	lsr	w0, w0, #1
  444c88:	str	w0, [sp, #44]
  444c8c:	ldr	w0, [sp, #44]
  444c90:	mov	w1, w0
  444c94:	ldr	x0, [sp, #24]
  444c98:	bl	4208a8 <ferror@plt+0x1df38>
  444c9c:	bl	420750 <ferror@plt+0x1dde0>
  444ca0:	mov	w1, w0
  444ca4:	ldr	w0, [sp, #20]
  444ca8:	cmp	w0, w1
  444cac:	cset	w0, cc  // cc = lo, ul, last
  444cb0:	and	w0, w0, #0xff
  444cb4:	cmp	w0, #0x0
  444cb8:	b.eq	444cc8 <ferror@plt+0x42358>  // b.none
  444cbc:	ldr	w0, [sp, #44]
  444cc0:	str	w0, [sp, #56]
  444cc4:	b	444c64 <ferror@plt+0x422f4>
  444cc8:	ldr	w0, [sp, #44]
  444ccc:	str	w0, [sp, #60]
  444cd0:	b	444c64 <ferror@plt+0x422f4>
  444cd4:	ldr	x0, [sp, #24]
  444cd8:	bl	447700 <ferror@plt+0x44d90>
  444cdc:	mov	x1, x0
  444ce0:	ldr	w0, [sp, #60]
  444ce4:	str	w0, [x1]
  444ce8:	ldr	w0, [sp, #60]
  444cec:	mov	w1, w0
  444cf0:	ldr	x0, [sp, #24]
  444cf4:	bl	4208a8 <ferror@plt+0x1df38>
  444cf8:	str	x0, [sp, #32]
  444cfc:	ldr	x0, [sp, #32]
  444d00:	ldp	x29, x30, [sp], #64
  444d04:	ret
  444d08:	stp	x29, x30, [sp, #-64]!
  444d0c:	mov	x29, sp
  444d10:	str	x0, [sp, #24]
  444d14:	str	w1, [sp, #20]
  444d18:	ldr	w0, [sp, #20]
  444d1c:	bl	410168 <ferror@plt+0xd7f8>
  444d20:	and	w0, w0, #0xff
  444d24:	cmp	w0, #0x0
  444d28:	b.eq	444d58 <ferror@plt+0x423e8>  // b.none
  444d2c:	ldr	x0, [sp, #24]
  444d30:	ldr	x2, [x0, #104]
  444d34:	ldr	w0, [sp, #20]
  444d38:	and	x1, x0, #0x7fffffff
  444d3c:	mov	x0, x1
  444d40:	lsl	x0, x0, #1
  444d44:	add	x0, x0, x1
  444d48:	lsl	x0, x0, #3
  444d4c:	add	x0, x2, x0
  444d50:	ldr	w0, [x0]
  444d54:	str	w0, [sp, #20]
  444d58:	ldr	x0, [sp, #24]
  444d5c:	cmp	x0, #0x0
  444d60:	b.ne	444d6c <ferror@plt+0x423fc>  // b.any
  444d64:	mov	x0, #0x0                   	// #0
  444d68:	b	444eb8 <ferror@plt+0x42548>
  444d6c:	ldr	x0, [sp, #24]
  444d70:	bl	447758 <ferror@plt+0x44de8>
  444d74:	ldr	w0, [x0]
  444d78:	str	w0, [sp, #60]
  444d7c:	ldr	x0, [sp, #24]
  444d80:	bl	420924 <ferror@plt+0x1dfb4>
  444d84:	str	w0, [sp, #56]
  444d88:	ldr	w0, [sp, #60]
  444d8c:	mov	w1, w0
  444d90:	ldr	x0, [sp, #24]
  444d94:	bl	4208fc <ferror@plt+0x1df8c>
  444d98:	str	x0, [sp, #48]
  444d9c:	ldr	x0, [sp, #48]
  444da0:	bl	420750 <ferror@plt+0x1dde0>
  444da4:	mov	w1, w0
  444da8:	ldr	w0, [sp, #20]
  444dac:	cmp	w0, w1
  444db0:	cset	w0, cs  // cs = hs, nlast
  444db4:	and	w0, w0, #0xff
  444db8:	cmp	w0, #0x0
  444dbc:	b.eq	444e14 <ferror@plt+0x424a4>  // b.none
  444dc0:	ldr	w0, [sp, #60]
  444dc4:	cmp	w0, #0x0
  444dc8:	b.eq	444de8 <ferror@plt+0x42478>  // b.none
  444dcc:	ldr	x0, [sp, #48]
  444dd0:	sub	x0, x0, #0x20
  444dd4:	bl	420750 <ferror@plt+0x1dde0>
  444dd8:	mov	w1, w0
  444ddc:	ldr	w0, [sp, #20]
  444de0:	cmp	w0, w1
  444de4:	b.cs	444df0 <ferror@plt+0x42480>  // b.hs, b.nlast
  444de8:	mov	w0, #0x1                   	// #1
  444dec:	b	444df4 <ferror@plt+0x42484>
  444df0:	mov	w0, #0x0                   	// #0
  444df4:	cmp	w0, #0x0
  444df8:	b.eq	444e04 <ferror@plt+0x42494>  // b.none
  444dfc:	ldr	x0, [sp, #48]
  444e00:	b	444eb8 <ferror@plt+0x42548>
  444e04:	ldr	w0, [sp, #60]
  444e08:	sub	w0, w0, #0x1
  444e0c:	str	w0, [sp, #56]
  444e10:	str	wzr, [sp, #60]
  444e14:	ldr	w1, [sp, #60]
  444e18:	ldr	w0, [sp, #56]
  444e1c:	cmp	w1, w0
  444e20:	b.cs	444e84 <ferror@plt+0x42514>  // b.hs, b.nlast
  444e24:	ldr	w1, [sp, #56]
  444e28:	ldr	w0, [sp, #60]
  444e2c:	add	w0, w1, w0
  444e30:	lsr	w0, w0, #1
  444e34:	str	w0, [sp, #44]
  444e38:	ldr	w0, [sp, #44]
  444e3c:	mov	w1, w0
  444e40:	ldr	x0, [sp, #24]
  444e44:	bl	4208fc <ferror@plt+0x1df8c>
  444e48:	bl	420750 <ferror@plt+0x1dde0>
  444e4c:	mov	w1, w0
  444e50:	ldr	w0, [sp, #20]
  444e54:	cmp	w0, w1
  444e58:	cset	w0, cc  // cc = lo, ul, last
  444e5c:	and	w0, w0, #0xff
  444e60:	cmp	w0, #0x0
  444e64:	b.eq	444e78 <ferror@plt+0x42508>  // b.none
  444e68:	ldr	w0, [sp, #44]
  444e6c:	add	w0, w0, #0x1
  444e70:	str	w0, [sp, #60]
  444e74:	b	444e14 <ferror@plt+0x424a4>
  444e78:	ldr	w0, [sp, #44]
  444e7c:	str	w0, [sp, #56]
  444e80:	b	444e14 <ferror@plt+0x424a4>
  444e84:	ldr	x0, [sp, #24]
  444e88:	bl	447758 <ferror@plt+0x44de8>
  444e8c:	mov	x1, x0
  444e90:	ldr	w0, [sp, #56]
  444e94:	str	w0, [x1]
  444e98:	ldr	x0, [sp, #24]
  444e9c:	bl	447758 <ferror@plt+0x44de8>
  444ea0:	ldr	w0, [x0]
  444ea4:	mov	w1, w0
  444ea8:	ldr	x0, [sp, #24]
  444eac:	bl	4208fc <ferror@plt+0x1df8c>
  444eb0:	str	x0, [sp, #32]
  444eb4:	ldr	x0, [sp, #32]
  444eb8:	ldp	x29, x30, [sp], #64
  444ebc:	ret
  444ec0:	stp	x29, x30, [sp, #-32]!
  444ec4:	mov	x29, sp
  444ec8:	str	x0, [sp, #24]
  444ecc:	ldr	x0, [sp, #24]
  444ed0:	cmp	x0, #0x0
  444ed4:	b.eq	444efc <ferror@plt+0x4258c>  // b.none
  444ed8:	ldr	x0, [sp, #24]
  444edc:	bl	4475ac <ferror@plt+0x44c3c>
  444ee0:	and	w0, w0, #0xff
  444ee4:	eor	w0, w0, #0x1
  444ee8:	and	w0, w0, #0xff
  444eec:	cmp	w0, #0x0
  444ef0:	b.eq	444efc <ferror@plt+0x4258c>  // b.none
  444ef4:	mov	w0, #0x1                   	// #1
  444ef8:	b	444f00 <ferror@plt+0x42590>
  444efc:	mov	w0, #0x0                   	// #0
  444f00:	ldp	x29, x30, [sp], #32
  444f04:	ret
  444f08:	stp	x29, x30, [sp, #-32]!
  444f0c:	mov	x29, sp
  444f10:	str	x0, [sp, #24]
  444f14:	str	w1, [sp, #20]
  444f18:	ldr	x0, [sp, #24]
  444f1c:	bl	4207c8 <ferror@plt+0x1de58>
  444f20:	ldp	x29, x30, [sp], #32
  444f24:	ret
  444f28:	stp	x29, x30, [sp, #-48]!
  444f2c:	mov	x29, sp
  444f30:	str	x0, [sp, #24]
  444f34:	str	w1, [sp, #20]
  444f38:	ldr	x0, [sp, #24]
  444f3c:	bl	420750 <ferror@plt+0x1dde0>
  444f40:	mov	w1, w0
  444f44:	ldr	w0, [sp, #20]
  444f48:	sub	w0, w0, w1
  444f4c:	str	w0, [sp, #44]
  444f50:	ldr	x0, [sp, #24]
  444f54:	bl	4207b0 <ferror@plt+0x1de40>
  444f58:	mov	x1, x0
  444f5c:	ldr	w0, [sp, #44]
  444f60:	lsl	w0, w0, #1
  444f64:	add	w0, w0, #0x1
  444f68:	mov	w0, w0
  444f6c:	lsl	x0, x0, #2
  444f70:	add	x0, x1, x0
  444f74:	ldr	w0, [x0]
  444f78:	str	w0, [sp, #20]
  444f7c:	ldr	w0, [sp, #20]
  444f80:	ldp	x29, x30, [sp], #48
  444f84:	ret
  444f88:	stp	x29, x30, [sp, #-64]!
  444f8c:	mov	x29, sp
  444f90:	str	x0, [sp, #40]
  444f94:	str	x1, [sp, #32]
  444f98:	str	w2, [sp, #28]
  444f9c:	ldr	w0, [sp, #28]
  444fa0:	bl	410168 <ferror@plt+0xd7f8>
  444fa4:	and	w0, w0, #0xff
  444fa8:	cmp	w0, #0x0
  444fac:	b.eq	444fc0 <ferror@plt+0x42650>  // b.none
  444fb0:	ldr	w1, [sp, #28]
  444fb4:	ldr	x0, [sp, #40]
  444fb8:	bl	443714 <ferror@plt+0x40da4>
  444fbc:	str	w0, [sp, #28]
  444fc0:	ldr	x0, [sp, #32]
  444fc4:	bl	420750 <ferror@plt+0x1dde0>
  444fc8:	mov	w1, w0
  444fcc:	ldr	w0, [sp, #28]
  444fd0:	sub	w0, w0, w1
  444fd4:	str	w0, [sp, #60]
  444fd8:	ldr	x0, [sp, #32]
  444fdc:	bl	4207b0 <ferror@plt+0x1de40>
  444fe0:	mov	x1, x0
  444fe4:	ldr	w0, [sp, #60]
  444fe8:	lsl	w0, w0, #1
  444fec:	mov	w0, w0
  444ff0:	lsl	x0, x0, #2
  444ff4:	add	x0, x1, x0
  444ff8:	ldr	w0, [x0]
  444ffc:	str	w0, [sp, #28]
  445000:	ldr	w0, [sp, #28]
  445004:	ldp	x29, x30, [sp], #64
  445008:	ret
  44500c:	stp	x29, x30, [sp, #-48]!
  445010:	mov	x29, sp
  445014:	str	x0, [sp, #24]
  445018:	str	w1, [sp, #20]
  44501c:	str	xzr, [sp, #40]
  445020:	ldr	w0, [sp, #20]
  445024:	bl	410168 <ferror@plt+0xd7f8>
  445028:	and	w0, w0, #0xff
  44502c:	cmp	w0, #0x0
  445030:	b.eq	445060 <ferror@plt+0x426f0>  // b.none
  445034:	ldr	x0, [sp, #24]
  445038:	ldr	x2, [x0, #104]
  44503c:	ldr	w0, [sp, #20]
  445040:	and	x1, x0, #0x7fffffff
  445044:	mov	x0, x1
  445048:	lsl	x0, x0, #1
  44504c:	add	x0, x0, x1
  445050:	lsl	x0, x0, #3
  445054:	add	x0, x2, x0
  445058:	ldr	w0, [x0]
  44505c:	str	w0, [sp, #20]
  445060:	ldr	w0, [sp, #20]
  445064:	cmp	w0, #0x1
  445068:	b.hi	445074 <ferror@plt+0x42704>  // b.pmore
  44506c:	mov	w0, #0x0                   	// #0
  445070:	b	445098 <ferror@plt+0x42728>
  445074:	add	x0, sp, #0x28
  445078:	mov	x2, x0
  44507c:	ldr	w1, [sp, #20]
  445080:	ldr	x0, [sp, #24]
  445084:	bl	445884 <ferror@plt+0x42f14>
  445088:	str	w0, [sp, #20]
  44508c:	ldr	x0, [sp, #40]
  445090:	ldr	w1, [sp, #20]
  445094:	bl	409ad0 <ferror@plt+0x7160>
  445098:	ldp	x29, x30, [sp], #48
  44509c:	ret
  4450a0:	stp	x29, x30, [sp, #-48]!
  4450a4:	mov	x29, sp
  4450a8:	str	x0, [sp, #24]
  4450ac:	str	w1, [sp, #20]
  4450b0:	str	xzr, [sp, #40]
  4450b4:	ldr	w0, [sp, #20]
  4450b8:	bl	410168 <ferror@plt+0xd7f8>
  4450bc:	and	w0, w0, #0xff
  4450c0:	cmp	w0, #0x0
  4450c4:	b.eq	4450f4 <ferror@plt+0x42784>  // b.none
  4450c8:	ldr	x0, [sp, #24]
  4450cc:	ldr	x2, [x0, #104]
  4450d0:	ldr	w0, [sp, #20]
  4450d4:	and	x1, x0, #0x7fffffff
  4450d8:	mov	x0, x1
  4450dc:	lsl	x0, x0, #1
  4450e0:	add	x0, x0, x1
  4450e4:	lsl	x0, x0, #3
  4450e8:	add	x0, x2, x0
  4450ec:	ldr	w0, [x0]
  4450f0:	str	w0, [sp, #20]
  4450f4:	ldr	w0, [sp, #20]
  4450f8:	cmp	w0, #0x1
  4450fc:	b.hi	445108 <ferror@plt+0x42798>  // b.pmore
  445100:	mov	x0, #0x0                   	// #0
  445104:	b	44512c <ferror@plt+0x427bc>
  445108:	add	x0, sp, #0x28
  44510c:	mov	x2, x0
  445110:	ldr	w1, [sp, #20]
  445114:	ldr	x0, [sp, #24]
  445118:	bl	445884 <ferror@plt+0x42f14>
  44511c:	str	w0, [sp, #20]
  445120:	ldr	x0, [sp, #40]
  445124:	bl	409b94 <ferror@plt+0x7224>
  445128:	nop
  44512c:	ldp	x29, x30, [sp], #48
  445130:	ret
  445134:	stp	x29, x30, [sp, #-32]!
  445138:	mov	x29, sp
  44513c:	str	x0, [sp, #24]
  445140:	ldr	x0, [sp, #24]
  445144:	bl	4475f8 <ferror@plt+0x44c88>
  445148:	ldr	x0, [x0]
  44514c:	ldp	x29, x30, [sp], #32
  445150:	ret
  445154:	stp	x29, x30, [sp, #-64]!
  445158:	mov	x29, sp
  44515c:	str	x0, [sp, #24]
  445160:	str	w1, [sp, #20]
  445164:	str	xzr, [sp, #56]
  445168:	ldr	w0, [sp, #20]
  44516c:	bl	410168 <ferror@plt+0xd7f8>
  445170:	and	w0, w0, #0xff
  445174:	cmp	w0, #0x0
  445178:	b.eq	4451a8 <ferror@plt+0x42838>  // b.none
  44517c:	ldr	x0, [sp, #24]
  445180:	ldr	x2, [x0, #104]
  445184:	ldr	w0, [sp, #20]
  445188:	and	x1, x0, #0x7fffffff
  44518c:	mov	x0, x1
  445190:	lsl	x0, x0, #1
  445194:	add	x0, x0, x1
  445198:	lsl	x0, x0, #3
  44519c:	add	x0, x2, x0
  4451a0:	ldr	w0, [x0]
  4451a4:	str	w0, [sp, #20]
  4451a8:	ldr	w0, [sp, #20]
  4451ac:	cmp	w0, #0x1
  4451b0:	b.hi	4451bc <ferror@plt+0x4284c>  // b.pmore
  4451b4:	mov	w0, #0x0                   	// #0
  4451b8:	b	44525c <ferror@plt+0x428ec>
  4451bc:	ldr	w1, [sp, #20]
  4451c0:	ldr	x0, [sp, #24]
  4451c4:	bl	444ab8 <ferror@plt+0x42148>
  4451c8:	str	x0, [sp, #56]
  4451cc:	ldr	x0, [sp, #56]
  4451d0:	cmp	x0, #0x0
  4451d4:	b.eq	445254 <ferror@plt+0x428e4>  // b.none
  4451d8:	ldr	x0, [sp, #56]
  4451dc:	bl	444ec0 <ferror@plt+0x42550>
  4451e0:	and	w0, w0, #0xff
  4451e4:	eor	w0, w0, #0x1
  4451e8:	and	w0, w0, #0xff
  4451ec:	cmp	w0, #0x0
  4451f0:	b.eq	445208 <ferror@plt+0x42898>  // b.none
  4451f4:	ldr	x0, [sp, #56]
  4451f8:	bl	410184 <ferror@plt+0xd814>
  4451fc:	bl	447778 <ferror@plt+0x44e08>
  445200:	and	w0, w0, #0xff
  445204:	b	44525c <ferror@plt+0x428ec>
  445208:	ldr	x0, [sp, #56]
  44520c:	bl	410198 <ferror@plt+0xd828>
  445210:	str	x0, [sp, #48]
  445214:	ldr	w2, [sp, #20]
  445218:	ldr	x1, [sp, #48]
  44521c:	ldr	x0, [sp, #24]
  445220:	bl	444f88 <ferror@plt+0x42618>
  445224:	str	w0, [sp, #44]
  445228:	ldr	w0, [sp, #44]
  44522c:	cmp	w0, #0x1
  445230:	b.hi	445248 <ferror@plt+0x428d8>  // b.pmore
  445234:	ldr	w1, [sp, #20]
  445238:	ldr	x0, [sp, #48]
  44523c:	bl	444f08 <ferror@plt+0x42598>
  445240:	str	w0, [sp, #20]
  445244:	b	4451bc <ferror@plt+0x4284c>
  445248:	ldr	w0, [sp, #44]
  44524c:	str	w0, [sp, #20]
  445250:	b	4451bc <ferror@plt+0x4284c>
  445254:	nop
  445258:	mov	w0, #0x0                   	// #0
  44525c:	ldp	x29, x30, [sp], #64
  445260:	ret
  445264:	stp	x29, x30, [sp, #-32]!
  445268:	mov	x29, sp
  44526c:	str	x0, [sp, #24]
  445270:	str	w1, [sp, #20]
  445274:	ldr	w0, [sp, #20]
  445278:	bl	410168 <ferror@plt+0xd7f8>
  44527c:	and	w0, w0, #0xff
  445280:	cmp	w0, #0x0
  445284:	b.eq	4452b4 <ferror@plt+0x42944>  // b.none
  445288:	ldr	x0, [sp, #24]
  44528c:	ldr	x2, [x0, #104]
  445290:	ldr	w0, [sp, #20]
  445294:	and	x1, x0, #0x7fffffff
  445298:	mov	x0, x1
  44529c:	lsl	x0, x0, #1
  4452a0:	add	x0, x0, x1
  4452a4:	lsl	x0, x0, #3
  4452a8:	add	x0, x2, x0
  4452ac:	ldr	w0, [x0]
  4452b0:	str	w0, [sp, #20]
  4452b4:	ldr	w0, [sp, #20]
  4452b8:	bl	447554 <ferror@plt+0x44be4>
  4452bc:	and	w0, w0, #0xff
  4452c0:	ldp	x29, x30, [sp], #32
  4452c4:	ret
  4452c8:	stp	x29, x30, [sp, #-96]!
  4452cc:	mov	x29, sp
  4452d0:	str	x19, [sp, #16]
  4452d4:	str	x0, [sp, #56]
  4452d8:	str	x1, [sp, #48]
  4452dc:	str	x2, [sp, #40]
  4452e0:	ldr	x0, [sp, #48]
  4452e4:	ldr	w0, [x0]
  4452e8:	str	w0, [sp, #92]
  4452ec:	ldr	x0, [sp, #40]
  4452f0:	ldr	w0, [x0]
  4452f4:	str	w0, [sp, #88]
  4452f8:	ldr	w1, [sp, #92]
  4452fc:	ldr	x0, [sp, #56]
  445300:	bl	444ab8 <ferror@plt+0x42148>
  445304:	str	x0, [sp, #80]
  445308:	ldr	w1, [sp, #88]
  44530c:	ldr	x0, [sp, #56]
  445310:	bl	444ab8 <ferror@plt+0x42148>
  445314:	str	x0, [sp, #72]
  445318:	ldr	x0, [sp, #80]
  44531c:	bl	444ec0 <ferror@plt+0x42550>
  445320:	and	w0, w0, #0xff
  445324:	cmp	w0, #0x0
  445328:	b.eq	445358 <ferror@plt+0x429e8>  // b.none
  44532c:	ldr	x0, [sp, #72]
  445330:	bl	444ec0 <ferror@plt+0x42550>
  445334:	and	w0, w0, #0xff
  445338:	cmp	w0, #0x0
  44533c:	b.eq	445358 <ferror@plt+0x429e8>  // b.none
  445340:	ldr	x1, [sp, #80]
  445344:	ldr	x0, [sp, #72]
  445348:	cmp	x1, x0
  44534c:	b.eq	445358 <ferror@plt+0x429e8>  // b.none
  445350:	mov	w0, #0x1                   	// #1
  445354:	b	44535c <ferror@plt+0x429ec>
  445358:	mov	w0, #0x0                   	// #0
  44535c:	cmp	w0, #0x0
  445360:	b.eq	4453dc <ferror@plt+0x42a6c>  // b.none
  445364:	ldr	x0, [sp, #80]
  445368:	bl	420750 <ferror@plt+0x1dde0>
  44536c:	mov	w19, w0
  445370:	ldr	x0, [sp, #72]
  445374:	bl	420750 <ferror@plt+0x1dde0>
  445378:	cmp	w19, w0
  44537c:	cset	w0, cc  // cc = lo, ul, last
  445380:	and	w0, w0, #0xff
  445384:	cmp	w0, #0x0
  445388:	b.eq	4453b4 <ferror@plt+0x42a44>  // b.none
  44538c:	ldr	x0, [sp, #80]
  445390:	bl	410198 <ferror@plt+0xd828>
  445394:	ldr	w1, [sp, #92]
  445398:	bl	444f08 <ferror@plt+0x42598>
  44539c:	str	w0, [sp, #92]
  4453a0:	ldr	w1, [sp, #92]
  4453a4:	ldr	x0, [sp, #56]
  4453a8:	bl	444ab8 <ferror@plt+0x42148>
  4453ac:	str	x0, [sp, #80]
  4453b0:	b	445318 <ferror@plt+0x429a8>
  4453b4:	ldr	x0, [sp, #72]
  4453b8:	bl	410198 <ferror@plt+0xd828>
  4453bc:	ldr	w1, [sp, #88]
  4453c0:	bl	444f08 <ferror@plt+0x42598>
  4453c4:	str	w0, [sp, #88]
  4453c8:	ldr	w1, [sp, #88]
  4453cc:	ldr	x0, [sp, #56]
  4453d0:	bl	444ab8 <ferror@plt+0x42148>
  4453d4:	str	x0, [sp, #72]
  4453d8:	b	445318 <ferror@plt+0x429a8>
  4453dc:	ldr	x1, [sp, #80]
  4453e0:	ldr	x0, [sp, #72]
  4453e4:	cmp	x1, x0
  4453e8:	b.ne	44540c <ferror@plt+0x42a9c>  // b.any
  4453ec:	ldr	x0, [sp, #48]
  4453f0:	ldr	w1, [sp, #92]
  4453f4:	str	w1, [x0]
  4453f8:	ldr	x0, [sp, #40]
  4453fc:	ldr	w1, [sp, #88]
  445400:	str	w1, [x0]
  445404:	ldr	x0, [sp, #80]
  445408:	b	445410 <ferror@plt+0x42aa0>
  44540c:	mov	x0, #0x0                   	// #0
  445410:	ldr	x19, [sp, #16]
  445414:	ldp	x29, x30, [sp], #96
  445418:	ret
  44541c:	stp	x29, x30, [sp, #-48]!
  445420:	mov	x29, sp
  445424:	str	x0, [sp, #40]
  445428:	str	w1, [sp, #36]
  44542c:	str	w2, [sp, #32]
  445430:	str	x3, [sp, #24]
  445434:	str	x4, [sp, #16]
  445438:	ldr	x0, [sp, #24]
  44543c:	ldr	w1, [sp, #36]
  445440:	str	w1, [x0]
  445444:	ldr	x0, [sp, #16]
  445448:	ldr	w1, [sp, #32]
  44544c:	str	w1, [x0]
  445450:	ldr	x2, [sp, #16]
  445454:	ldr	x1, [sp, #24]
  445458:	ldr	x0, [sp, #40]
  44545c:	bl	4452c8 <ferror@plt+0x42958>
  445460:	ldp	x29, x30, [sp], #48
  445464:	ret
  445468:	stp	x29, x30, [sp, #-80]!
  44546c:	mov	x29, sp
  445470:	str	x19, [sp, #16]
  445474:	str	x0, [sp, #40]
  445478:	str	w1, [sp, #36]
  44547c:	str	w2, [sp, #32]
  445480:	ldr	w0, [sp, #36]
  445484:	str	w0, [sp, #52]
  445488:	ldr	w0, [sp, #32]
  44548c:	str	w0, [sp, #48]
  445490:	ldr	w0, [sp, #52]
  445494:	bl	410168 <ferror@plt+0xd7f8>
  445498:	and	w0, w0, #0xff
  44549c:	cmp	w0, #0x0
  4454a0:	b.eq	4454b8 <ferror@plt+0x42b48>  // b.none
  4454a4:	ldr	w0, [sp, #52]
  4454a8:	mov	w1, w0
  4454ac:	ldr	x0, [sp, #40]
  4454b0:	bl	443714 <ferror@plt+0x40da4>
  4454b4:	str	w0, [sp, #52]
  4454b8:	ldr	w0, [sp, #48]
  4454bc:	bl	410168 <ferror@plt+0xd7f8>
  4454c0:	and	w0, w0, #0xff
  4454c4:	cmp	w0, #0x0
  4454c8:	b.eq	4454e0 <ferror@plt+0x42b70>  // b.none
  4454cc:	ldr	w0, [sp, #48]
  4454d0:	mov	w1, w0
  4454d4:	ldr	x0, [sp, #40]
  4454d8:	bl	443714 <ferror@plt+0x40da4>
  4454dc:	str	w0, [sp, #48]
  4454e0:	ldr	w1, [sp, #52]
  4454e4:	ldr	w0, [sp, #48]
  4454e8:	cmp	w1, w0
  4454ec:	b.ne	4454f8 <ferror@plt+0x42b88>  // b.any
  4454f0:	mov	w0, #0x0                   	// #0
  4454f4:	b	445674 <ferror@plt+0x42d04>
  4454f8:	ldr	w0, [sp, #52]
  4454fc:	mov	w1, w0
  445500:	ldr	x0, [sp, #40]
  445504:	bl	445264 <ferror@plt+0x428f4>
  445508:	strb	w0, [sp, #79]
  44550c:	ldrb	w0, [sp, #79]
  445510:	cmp	w0, #0x0
  445514:	b.eq	445534 <ferror@plt+0x42bc4>  // b.none
  445518:	ldr	w0, [sp, #52]
  44551c:	mov	x3, #0x0                   	// #0
  445520:	mov	w2, #0x0                   	// #0
  445524:	mov	w1, w0
  445528:	ldr	x0, [sp, #40]
  44552c:	bl	44594c <ferror@plt+0x42fdc>
  445530:	str	w0, [sp, #52]
  445534:	ldr	w0, [sp, #48]
  445538:	mov	w1, w0
  44553c:	ldr	x0, [sp, #40]
  445540:	bl	445264 <ferror@plt+0x428f4>
  445544:	strb	w0, [sp, #78]
  445548:	ldrb	w0, [sp, #78]
  44554c:	cmp	w0, #0x0
  445550:	b.eq	445570 <ferror@plt+0x42c00>  // b.none
  445554:	ldr	w0, [sp, #48]
  445558:	mov	x3, #0x0                   	// #0
  44555c:	mov	w2, #0x0                   	// #0
  445560:	mov	w1, w0
  445564:	ldr	x0, [sp, #40]
  445568:	bl	44594c <ferror@plt+0x42fdc>
  44556c:	str	w0, [sp, #48]
  445570:	ldr	w1, [sp, #52]
  445574:	ldr	w0, [sp, #48]
  445578:	cmp	w1, w0
  44557c:	b.ne	445618 <ferror@plt+0x42ca8>  // b.any
  445580:	ldrb	w0, [sp, #79]
  445584:	cmp	w0, #0x0
  445588:	b.eq	445618 <ferror@plt+0x42ca8>  // b.none
  44558c:	ldrb	w0, [sp, #78]
  445590:	cmp	w0, #0x0
  445594:	b.eq	445618 <ferror@plt+0x42ca8>  // b.none
  445598:	add	x1, sp, #0x30
  44559c:	add	x0, sp, #0x34
  4455a0:	mov	x4, x1
  4455a4:	mov	x3, x0
  4455a8:	ldr	w2, [sp, #32]
  4455ac:	ldr	w1, [sp, #36]
  4455b0:	ldr	x0, [sp, #40]
  4455b4:	bl	44541c <ferror@plt+0x42aac>
  4455b8:	str	x0, [sp, #64]
  4455bc:	ldr	x0, [sp, #64]
  4455c0:	cmp	x0, #0x0
  4455c4:	b.ne	4455e0 <ferror@plt+0x42c70>  // b.any
  4455c8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4455cc:	add	x2, x0, #0xcc8
  4455d0:	mov	w1, #0x549                 	// #1353
  4455d4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4455d8:	add	x0, x0, #0xce8
  4455dc:	bl	4099a4 <ferror@plt+0x7034>
  4455e0:	ldr	w19, [sp, #52]
  4455e4:	ldr	x0, [sp, #64]
  4455e8:	bl	420750 <ferror@plt+0x1dde0>
  4455ec:	sub	w0, w19, w0
  4455f0:	str	w0, [sp, #60]
  4455f4:	ldr	w19, [sp, #48]
  4455f8:	ldr	x0, [sp, #64]
  4455fc:	bl	420750 <ferror@plt+0x1dde0>
  445600:	sub	w0, w19, w0
  445604:	str	w0, [sp, #56]
  445608:	ldr	w1, [sp, #56]
  44560c:	ldr	w0, [sp, #60]
  445610:	sub	w0, w1, w0
  445614:	b	445674 <ferror@plt+0x42d04>
  445618:	ldr	w0, [sp, #52]
  44561c:	bl	410168 <ferror@plt+0xd7f8>
  445620:	and	w0, w0, #0xff
  445624:	cmp	w0, #0x0
  445628:	b.eq	445640 <ferror@plt+0x42cd0>  // b.none
  44562c:	ldr	w0, [sp, #52]
  445630:	mov	w1, w0
  445634:	ldr	x0, [sp, #40]
  445638:	bl	443714 <ferror@plt+0x40da4>
  44563c:	str	w0, [sp, #52]
  445640:	ldr	w0, [sp, #48]
  445644:	bl	410168 <ferror@plt+0xd7f8>
  445648:	and	w0, w0, #0xff
  44564c:	cmp	w0, #0x0
  445650:	b.eq	445668 <ferror@plt+0x42cf8>  // b.none
  445654:	ldr	w0, [sp, #48]
  445658:	mov	w1, w0
  44565c:	ldr	x0, [sp, #40]
  445660:	bl	443714 <ferror@plt+0x40da4>
  445664:	str	w0, [sp, #48]
  445668:	ldr	w1, [sp, #48]
  44566c:	ldr	w0, [sp, #52]
  445670:	sub	w0, w1, w0
  445674:	ldr	x19, [sp, #16]
  445678:	ldp	x29, x30, [sp], #80
  44567c:	ret
  445680:	stp	x29, x30, [sp, #-64]!
  445684:	mov	x29, sp
  445688:	str	x19, [sp, #16]
  44568c:	str	x0, [sp, #40]
  445690:	str	x1, [sp, #32]
  445694:	ldr	x0, [sp, #40]
  445698:	ldr	w0, [x0, #48]
  44569c:	str	w0, [sp, #60]
  4456a0:	ldr	w0, [sp, #60]
  4456a4:	sub	w0, w0, #0x1
  4456a8:	str	w0, [sp, #60]
  4456ac:	ldr	w0, [sp, #60]
  4456b0:	cmp	w0, #0x0
  4456b4:	cset	w0, ne  // ne = any
  4456b8:	and	w0, w0, #0xff
  4456bc:	cmp	w0, #0x0
  4456c0:	b.eq	4456e0 <ferror@plt+0x42d70>  // b.none
  4456c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4456c8:	add	x0, x0, #0x7a8
  4456cc:	ldr	x0, [x0]
  4456d0:	mov	x1, x0
  4456d4:	mov	w0, #0x2e                  	// #46
  4456d8:	bl	402430 <putc_unlocked@plt>
  4456dc:	b	4456a0 <ferror@plt+0x42d30>
  4456e0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4456e4:	add	x0, x0, #0x7a8
  4456e8:	ldr	x19, [x0]
  4456ec:	ldr	x0, [sp, #32]
  4456f0:	bl	420780 <ferror@plt+0x1de10>
  4456f4:	mov	x2, x0
  4456f8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4456fc:	add	x1, x0, #0xd00
  445700:	mov	x0, x19
  445704:	bl	402940 <fprintf@plt>
  445708:	nop
  44570c:	ldr	x19, [sp, #16]
  445710:	ldp	x29, x30, [sp], #64
  445714:	ret
  445718:	stp	x29, x30, [sp, #-64]!
  44571c:	mov	x29, sp
  445720:	str	x0, [sp, #40]
  445724:	str	w1, [sp, #36]
  445728:	str	x2, [sp, #24]
  44572c:	ldr	w1, [sp, #36]
  445730:	ldr	x0, [sp, #40]
  445734:	bl	444ab8 <ferror@plt+0x42148>
  445738:	str	x0, [sp, #56]
  44573c:	ldr	x0, [sp, #56]
  445740:	cmp	x0, #0x0
  445744:	b.eq	44575c <ferror@plt+0x42dec>  // b.none
  445748:	ldr	x0, [sp, #56]
  44574c:	bl	4475ac <ferror@plt+0x44c3c>
  445750:	and	w0, w0, #0xff
  445754:	cmp	w0, #0x0
  445758:	b.eq	445764 <ferror@plt+0x42df4>  // b.none
  44575c:	mov	w0, #0x1                   	// #1
  445760:	b	445768 <ferror@plt+0x42df8>
  445764:	mov	w0, #0x0                   	// #0
  445768:	cmp	w0, #0x0
  44576c:	b.eq	44578c <ferror@plt+0x42e1c>  // b.none
  445770:	ldr	x0, [sp, #24]
  445774:	cmp	x0, #0x0
  445778:	b.eq	4457ac <ferror@plt+0x42e3c>  // b.none
  44577c:	ldr	x0, [sp, #24]
  445780:	ldr	x1, [sp, #56]
  445784:	str	x1, [x0]
  445788:	b	4457ac <ferror@plt+0x42e3c>
  44578c:	ldr	x0, [sp, #56]
  445790:	bl	410198 <ferror@plt+0xd828>
  445794:	ldr	w2, [sp, #36]
  445798:	mov	x1, x0
  44579c:	ldr	x0, [sp, #40]
  4457a0:	bl	444f88 <ferror@plt+0x42618>
  4457a4:	str	w0, [sp, #36]
  4457a8:	b	44572c <ferror@plt+0x42dbc>
  4457ac:	nop
  4457b0:	ldr	w0, [sp, #36]
  4457b4:	ldp	x29, x30, [sp], #64
  4457b8:	ret
  4457bc:	stp	x29, x30, [sp, #-64]!
  4457c0:	mov	x29, sp
  4457c4:	str	x0, [sp, #40]
  4457c8:	str	w1, [sp, #36]
  4457cc:	str	x2, [sp, #24]
  4457d0:	ldr	w0, [sp, #36]
  4457d4:	str	w0, [sp, #60]
  4457d8:	ldr	w0, [sp, #60]
  4457dc:	bl	410168 <ferror@plt+0xd7f8>
  4457e0:	and	w0, w0, #0xff
  4457e4:	cmp	w0, #0x0
  4457e8:	b.eq	4457fc <ferror@plt+0x42e8c>  // b.none
  4457ec:	ldr	w1, [sp, #60]
  4457f0:	ldr	x0, [sp, #40]
  4457f4:	bl	443714 <ferror@plt+0x40da4>
  4457f8:	str	w0, [sp, #60]
  4457fc:	ldr	w1, [sp, #60]
  445800:	ldr	x0, [sp, #40]
  445804:	bl	444ab8 <ferror@plt+0x42148>
  445808:	str	x0, [sp, #48]
  44580c:	ldr	x0, [sp, #48]
  445810:	cmp	x0, #0x0
  445814:	b.eq	44582c <ferror@plt+0x42ebc>  // b.none
  445818:	ldr	x0, [sp, #48]
  44581c:	bl	4475ac <ferror@plt+0x44c3c>
  445820:	and	w0, w0, #0xff
  445824:	cmp	w0, #0x0
  445828:	b.eq	445834 <ferror@plt+0x42ec4>  // b.none
  44582c:	mov	w0, #0x1                   	// #1
  445830:	b	445838 <ferror@plt+0x42ec8>
  445834:	mov	w0, #0x0                   	// #0
  445838:	cmp	w0, #0x0
  44583c:	b.eq	44585c <ferror@plt+0x42eec>  // b.none
  445840:	ldr	x0, [sp, #24]
  445844:	cmp	x0, #0x0
  445848:	b.eq	445874 <ferror@plt+0x42f04>  // b.none
  44584c:	ldr	x0, [sp, #24]
  445850:	ldr	x1, [sp, #48]
  445854:	str	x1, [x0]
  445858:	b	445874 <ferror@plt+0x42f04>
  44585c:	ldr	x0, [sp, #48]
  445860:	bl	410198 <ferror@plt+0xd828>
  445864:	ldr	w1, [sp, #60]
  445868:	bl	444f28 <ferror@plt+0x425b8>
  44586c:	str	w0, [sp, #36]
  445870:	b	4457d0 <ferror@plt+0x42e60>
  445874:	nop
  445878:	ldr	w0, [sp, #36]
  44587c:	ldp	x29, x30, [sp], #64
  445880:	ret
  445884:	stp	x29, x30, [sp, #-64]!
  445888:	mov	x29, sp
  44588c:	str	x0, [sp, #40]
  445890:	str	w1, [sp, #36]
  445894:	str	x2, [sp, #24]
  445898:	ldr	w0, [sp, #36]
  44589c:	bl	410168 <ferror@plt+0xd7f8>
  4458a0:	and	w0, w0, #0xff
  4458a4:	cmp	w0, #0x0
  4458a8:	b.eq	4458d8 <ferror@plt+0x42f68>  // b.none
  4458ac:	ldr	x0, [sp, #40]
  4458b0:	ldr	x2, [x0, #104]
  4458b4:	ldr	w0, [sp, #36]
  4458b8:	and	x1, x0, #0x7fffffff
  4458bc:	mov	x0, x1
  4458c0:	lsl	x0, x0, #1
  4458c4:	add	x0, x0, x1
  4458c8:	lsl	x0, x0, #3
  4458cc:	add	x0, x2, x0
  4458d0:	ldr	w0, [x0]
  4458d4:	str	w0, [sp, #36]
  4458d8:	ldr	w1, [sp, #36]
  4458dc:	ldr	x0, [sp, #40]
  4458e0:	bl	444ab8 <ferror@plt+0x42148>
  4458e4:	str	x0, [sp, #56]
  4458e8:	ldr	x0, [sp, #56]
  4458ec:	bl	444ec0 <ferror@plt+0x42550>
  4458f0:	and	w0, w0, #0xff
  4458f4:	eor	w0, w0, #0x1
  4458f8:	and	w0, w0, #0xff
  4458fc:	cmp	w0, #0x0
  445900:	b.ne	44591c <ferror@plt+0x42fac>  // b.any
  445904:	ldr	x0, [sp, #56]
  445908:	bl	4475e4 <ferror@plt+0x44c74>
  44590c:	ldr	w1, [sp, #36]
  445910:	bl	444f08 <ferror@plt+0x42598>
  445914:	str	w0, [sp, #36]
  445918:	b	4458d8 <ferror@plt+0x42f68>
  44591c:	nop
  445920:	ldr	x0, [sp, #24]
  445924:	cmp	x0, #0x0
  445928:	b.eq	445940 <ferror@plt+0x42fd0>  // b.none
  44592c:	ldr	x0, [sp, #56]
  445930:	bl	4475d0 <ferror@plt+0x44c60>
  445934:	mov	x1, x0
  445938:	ldr	x0, [sp, #24]
  44593c:	str	x1, [x0]
  445940:	ldr	w0, [sp, #36]
  445944:	ldp	x29, x30, [sp], #64
  445948:	ret
  44594c:	stp	x29, x30, [sp, #-64]!
  445950:	mov	x29, sp
  445954:	str	x0, [sp, #40]
  445958:	str	w1, [sp, #36]
  44595c:	str	w2, [sp, #32]
  445960:	str	x3, [sp, #24]
  445964:	ldr	w0, [sp, #36]
  445968:	str	w0, [sp, #60]
  44596c:	ldr	w0, [sp, #36]
  445970:	bl	410168 <ferror@plt+0xd7f8>
  445974:	and	w0, w0, #0xff
  445978:	cmp	w0, #0x0
  44597c:	b.eq	4459ac <ferror@plt+0x4303c>  // b.none
  445980:	ldr	x0, [sp, #40]
  445984:	ldr	x2, [x0, #104]
  445988:	ldr	w0, [sp, #36]
  44598c:	and	x1, x0, #0x7fffffff
  445990:	mov	x0, x1
  445994:	lsl	x0, x0, #1
  445998:	add	x0, x0, x1
  44599c:	lsl	x0, x0, #3
  4459a0:	add	x0, x2, x0
  4459a4:	ldr	w0, [x0]
  4459a8:	str	w0, [sp, #60]
  4459ac:	ldr	w0, [sp, #60]
  4459b0:	cmp	w0, #0x1
  4459b4:	b.hi	4459d4 <ferror@plt+0x43064>  // b.pmore
  4459b8:	ldr	x0, [sp, #24]
  4459bc:	cmp	x0, #0x0
  4459c0:	b.eq	4459cc <ferror@plt+0x4305c>  // b.none
  4459c4:	ldr	x0, [sp, #24]
  4459c8:	str	xzr, [x0]
  4459cc:	ldr	w0, [sp, #36]
  4459d0:	b	445a60 <ferror@plt+0x430f0>
  4459d4:	ldr	w0, [sp, #32]
  4459d8:	cmp	w0, #0x2
  4459dc:	b.eq	445a2c <ferror@plt+0x430bc>  // b.none
  4459e0:	cmp	w0, #0x2
  4459e4:	b.gt	445a44 <ferror@plt+0x430d4>
  4459e8:	cmp	w0, #0x0
  4459ec:	b.eq	4459fc <ferror@plt+0x4308c>  // b.none
  4459f0:	cmp	w0, #0x1
  4459f4:	b.eq	445a14 <ferror@plt+0x430a4>  // b.none
  4459f8:	b	445a44 <ferror@plt+0x430d4>
  4459fc:	ldr	x2, [sp, #24]
  445a00:	ldr	w1, [sp, #36]
  445a04:	ldr	x0, [sp, #40]
  445a08:	bl	445884 <ferror@plt+0x42f14>
  445a0c:	str	w0, [sp, #36]
  445a10:	b	445a5c <ferror@plt+0x430ec>
  445a14:	ldr	x2, [sp, #24]
  445a18:	ldr	w1, [sp, #36]
  445a1c:	ldr	x0, [sp, #40]
  445a20:	bl	445718 <ferror@plt+0x42da8>
  445a24:	str	w0, [sp, #36]
  445a28:	b	445a5c <ferror@plt+0x430ec>
  445a2c:	ldr	x2, [sp, #24]
  445a30:	ldr	w1, [sp, #36]
  445a34:	ldr	x0, [sp, #40]
  445a38:	bl	4457bc <ferror@plt+0x42e4c>
  445a3c:	str	w0, [sp, #36]
  445a40:	b	445a5c <ferror@plt+0x430ec>
  445a44:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445a48:	add	x2, x0, #0xd08
  445a4c:	mov	w1, #0x621                 	// #1569
  445a50:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445a54:	add	x0, x0, #0xce8
  445a58:	bl	4099a4 <ferror@plt+0x7034>
  445a5c:	ldr	w0, [sp, #36]
  445a60:	ldp	x29, x30, [sp], #64
  445a64:	ret
  445a68:	stp	x29, x30, [sp, #-48]!
  445a6c:	mov	x29, sp
  445a70:	str	x0, [sp, #24]
  445a74:	str	w1, [sp, #20]
  445a78:	ldr	w0, [sp, #20]
  445a7c:	bl	410168 <ferror@plt+0xd7f8>
  445a80:	and	w0, w0, #0xff
  445a84:	cmp	w0, #0x0
  445a88:	b.eq	445a9c <ferror@plt+0x4312c>  // b.none
  445a8c:	ldr	w1, [sp, #20]
  445a90:	ldr	x0, [sp, #24]
  445a94:	bl	443714 <ferror@plt+0x40da4>
  445a98:	str	w0, [sp, #20]
  445a9c:	ldr	w1, [sp, #20]
  445aa0:	ldr	x0, [sp, #24]
  445aa4:	bl	445264 <ferror@plt+0x428f4>
  445aa8:	and	w0, w0, #0xff
  445aac:	eor	w0, w0, #0x1
  445ab0:	and	w0, w0, #0xff
  445ab4:	cmp	w0, #0x0
  445ab8:	b.eq	445ac4 <ferror@plt+0x43154>  // b.none
  445abc:	mov	w0, #0x0                   	// #0
  445ac0:	b	445b34 <ferror@plt+0x431c4>
  445ac4:	ldr	w1, [sp, #20]
  445ac8:	ldr	x0, [sp, #24]
  445acc:	bl	444ab8 <ferror@plt+0x42148>
  445ad0:	bl	410198 <ferror@plt+0xd828>
  445ad4:	str	x0, [sp, #40]
  445ad8:	ldr	w2, [sp, #20]
  445adc:	ldr	x1, [sp, #40]
  445ae0:	ldr	x0, [sp, #24]
  445ae4:	bl	444f88 <ferror@plt+0x42618>
  445ae8:	str	w0, [sp, #36]
  445aec:	ldr	w1, [sp, #36]
  445af0:	ldr	x0, [sp, #24]
  445af4:	bl	445264 <ferror@plt+0x428f4>
  445af8:	and	w0, w0, #0xff
  445afc:	cmp	w0, #0x0
  445b00:	b.eq	445b10 <ferror@plt+0x431a0>  // b.none
  445b04:	ldr	w0, [sp, #36]
  445b08:	str	w0, [sp, #20]
  445b0c:	b	445ac4 <ferror@plt+0x43154>
  445b10:	ldr	w1, [sp, #20]
  445b14:	ldr	x0, [sp, #40]
  445b18:	bl	444f28 <ferror@plt+0x425b8>
  445b1c:	str	w0, [sp, #32]
  445b20:	ldr	w1, [sp, #36]
  445b24:	ldr	w0, [sp, #32]
  445b28:	cmp	w1, w0
  445b2c:	cset	w0, eq  // eq = none
  445b30:	and	w0, w0, #0xff
  445b34:	ldp	x29, x30, [sp], #48
  445b38:	ret
  445b3c:	stp	x29, x30, [sp, #-80]!
  445b40:	mov	x29, sp
  445b44:	str	x0, [sp, #40]
  445b48:	str	w1, [sp, #36]
  445b4c:	str	x2, [sp, #24]
  445b50:	ldr	x0, [sp, #24]
  445b54:	ldr	x0, [x0]
  445b58:	bl	410198 <ferror@plt+0xd828>
  445b5c:	str	x0, [sp, #56]
  445b60:	ldr	w0, [sp, #36]
  445b64:	bl	410168 <ferror@plt+0xd7f8>
  445b68:	and	w0, w0, #0xff
  445b6c:	cmp	w0, #0x0
  445b70:	b.eq	445ba0 <ferror@plt+0x43230>  // b.none
  445b74:	ldr	x0, [sp, #40]
  445b78:	ldr	x2, [x0, #104]
  445b7c:	ldr	w0, [sp, #36]
  445b80:	and	x1, x0, #0x7fffffff
  445b84:	mov	x0, x1
  445b88:	lsl	x0, x0, #1
  445b8c:	add	x0, x0, x1
  445b90:	lsl	x0, x0, #3
  445b94:	add	x0, x2, x0
  445b98:	ldr	w0, [x0]
  445b9c:	str	w0, [sp, #36]
  445ba0:	ldr	w2, [sp, #36]
  445ba4:	ldr	x1, [sp, #56]
  445ba8:	ldr	x0, [sp, #40]
  445bac:	bl	444f88 <ferror@plt+0x42618>
  445bb0:	str	w0, [sp, #76]
  445bb4:	ldr	w1, [sp, #76]
  445bb8:	ldr	x0, [sp, #40]
  445bbc:	bl	444ab8 <ferror@plt+0x42148>
  445bc0:	str	x0, [sp, #64]
  445bc4:	ldr	x0, [sp, #64]
  445bc8:	bl	444ec0 <ferror@plt+0x42550>
  445bcc:	and	w0, w0, #0xff
  445bd0:	eor	w0, w0, #0x1
  445bd4:	and	w0, w0, #0xff
  445bd8:	cmp	w0, #0x0
  445bdc:	b.eq	445c00 <ferror@plt+0x43290>  // b.none
  445be0:	ldr	w1, [sp, #36]
  445be4:	ldr	x0, [sp, #56]
  445be8:	bl	444f08 <ferror@plt+0x42598>
  445bec:	str	w0, [sp, #76]
  445bf0:	ldr	w1, [sp, #76]
  445bf4:	ldr	x0, [sp, #40]
  445bf8:	bl	444ab8 <ferror@plt+0x42148>
  445bfc:	str	x0, [sp, #64]
  445c00:	ldr	x0, [sp, #24]
  445c04:	ldr	x1, [sp, #64]
  445c08:	str	x1, [x0]
  445c0c:	ldr	w0, [sp, #76]
  445c10:	ldp	x29, x30, [sp], #80
  445c14:	ret
  445c18:	stp	x29, x30, [sp, #-80]!
  445c1c:	mov	x29, sp
  445c20:	str	x0, [sp, #40]
  445c24:	str	w1, [sp, #36]
  445c28:	str	x2, [sp, #24]
  445c2c:	str	xzr, [sp, #64]
  445c30:	str	xzr, [sp, #56]
  445c34:	ldr	w0, [sp, #36]
  445c38:	bl	410168 <ferror@plt+0xd7f8>
  445c3c:	and	w0, w0, #0xff
  445c40:	cmp	w0, #0x0
  445c44:	b.eq	445c74 <ferror@plt+0x43304>  // b.none
  445c48:	ldr	x0, [sp, #40]
  445c4c:	ldr	x2, [x0, #104]
  445c50:	ldr	w0, [sp, #36]
  445c54:	and	x1, x0, #0x7fffffff
  445c58:	mov	x0, x1
  445c5c:	lsl	x0, x0, #1
  445c60:	add	x0, x0, x1
  445c64:	lsl	x0, x0, #3
  445c68:	add	x0, x2, x0
  445c6c:	ldr	w0, [x0]
  445c70:	str	w0, [sp, #36]
  445c74:	ldr	w1, [sp, #36]
  445c78:	ldr	x0, [sp, #40]
  445c7c:	bl	444ab8 <ferror@plt+0x42148>
  445c80:	str	x0, [sp, #64]
  445c84:	ldr	x0, [sp, #64]
  445c88:	bl	444ec0 <ferror@plt+0x42550>
  445c8c:	and	w0, w0, #0xff
  445c90:	eor	w0, w0, #0x1
  445c94:	and	w0, w0, #0xff
  445c98:	cmp	w0, #0x0
  445c9c:	b.eq	445ca8 <ferror@plt+0x43338>  // b.none
  445ca0:	ldr	w0, [sp, #36]
  445ca4:	b	445d9c <ferror@plt+0x4342c>
  445ca8:	add	x0, sp, #0x38
  445cac:	mov	x3, x0
  445cb0:	mov	w2, #0x1                   	// #1
  445cb4:	ldr	w1, [sp, #36]
  445cb8:	ldr	x0, [sp, #40]
  445cbc:	bl	44594c <ferror@plt+0x42fdc>
  445cc0:	str	w0, [sp, #76]
  445cc4:	ldr	w0, [sp, #76]
  445cc8:	cmp	w0, #0x1
  445ccc:	b.ls	445cec <ferror@plt+0x4337c>  // b.plast
  445cd0:	ldr	x0, [sp, #56]
  445cd4:	bl	447778 <ferror@plt+0x44e08>
  445cd8:	and	w0, w0, #0xff
  445cdc:	cmp	w0, #0x0
  445ce0:	b.ne	445cec <ferror@plt+0x4337c>  // b.any
  445ce4:	mov	w0, #0x1                   	// #1
  445ce8:	b	445cf0 <ferror@plt+0x43380>
  445cec:	mov	w0, #0x0                   	// #0
  445cf0:	cmp	w0, #0x0
  445cf4:	b.eq	445d00 <ferror@plt+0x43390>  // b.none
  445cf8:	ldr	w0, [sp, #36]
  445cfc:	b	445d9c <ferror@plt+0x4342c>
  445d00:	ldr	x0, [sp, #64]
  445d04:	bl	444ec0 <ferror@plt+0x42550>
  445d08:	and	w0, w0, #0xff
  445d0c:	cmp	w0, #0x0
  445d10:	b.eq	445d3c <ferror@plt+0x433cc>  // b.none
  445d14:	ldr	w0, [sp, #76]
  445d18:	cmp	w0, #0x1
  445d1c:	b.ls	445d34 <ferror@plt+0x433c4>  // b.plast
  445d20:	ldr	x0, [sp, #56]
  445d24:	bl	447778 <ferror@plt+0x44e08>
  445d28:	and	w0, w0, #0xff
  445d2c:	cmp	w0, #0x0
  445d30:	b.eq	445d3c <ferror@plt+0x433cc>  // b.none
  445d34:	mov	w0, #0x1                   	// #1
  445d38:	b	445d40 <ferror@plt+0x433d0>
  445d3c:	mov	w0, #0x0                   	// #0
  445d40:	cmp	w0, #0x0
  445d44:	b.eq	445d80 <ferror@plt+0x43410>  // b.none
  445d48:	add	x0, sp, #0x40
  445d4c:	mov	x2, x0
  445d50:	ldr	w1, [sp, #36]
  445d54:	ldr	x0, [sp, #40]
  445d58:	bl	445b3c <ferror@plt+0x431cc>
  445d5c:	str	w0, [sp, #36]
  445d60:	add	x0, sp, #0x38
  445d64:	mov	x3, x0
  445d68:	mov	w2, #0x1                   	// #1
  445d6c:	ldr	w1, [sp, #36]
  445d70:	ldr	x0, [sp, #40]
  445d74:	bl	44594c <ferror@plt+0x42fdc>
  445d78:	str	w0, [sp, #76]
  445d7c:	b	445d00 <ferror@plt+0x43390>
  445d80:	ldr	x0, [sp, #24]
  445d84:	cmp	x0, #0x0
  445d88:	b.eq	445d98 <ferror@plt+0x43428>  // b.none
  445d8c:	ldr	x1, [sp, #64]
  445d90:	ldr	x0, [sp, #24]
  445d94:	str	x1, [x0]
  445d98:	ldr	w0, [sp, #36]
  445d9c:	ldp	x29, x30, [sp], #80
  445da0:	ret
  445da4:	stp	x29, x30, [sp, #-80]!
  445da8:	mov	x29, sp
  445dac:	str	x19, [sp, #16]
  445db0:	mov	x19, x8
  445db4:	str	x0, [sp, #56]
  445db8:	str	x1, [sp, #48]
  445dbc:	str	w2, [sp, #44]
  445dc0:	mov	x2, #0x20                  	// #32
  445dc4:	mov	w1, #0x0                   	// #0
  445dc8:	mov	x0, x19
  445dcc:	bl	402530 <memset@plt>
  445dd0:	ldr	w0, [sp, #44]
  445dd4:	bl	410168 <ferror@plt+0xd7f8>
  445dd8:	and	w0, w0, #0xff
  445ddc:	cmp	w0, #0x0
  445de0:	b.eq	445e3c <ferror@plt+0x434cc>  // b.none
  445de4:	ldr	x0, [sp, #56]
  445de8:	ldr	x2, [x0, #104]
  445dec:	ldr	w0, [sp, #44]
  445df0:	and	x1, x0, #0x7fffffff
  445df4:	mov	x0, x1
  445df8:	lsl	x0, x0, #1
  445dfc:	add	x0, x0, x1
  445e00:	lsl	x0, x0, #3
  445e04:	add	x0, x2, x0
  445e08:	ldr	x0, [x0, #16]
  445e0c:	str	x0, [x19, #16]
  445e10:	ldr	x0, [sp, #56]
  445e14:	ldr	x2, [x0, #104]
  445e18:	ldr	w0, [sp, #44]
  445e1c:	and	x1, x0, #0x7fffffff
  445e20:	mov	x0, x1
  445e24:	lsl	x0, x0, #1
  445e28:	add	x0, x0, x1
  445e2c:	lsl	x0, x0, #3
  445e30:	add	x0, x2, x0
  445e34:	ldr	w0, [x0]
  445e38:	str	w0, [sp, #44]
  445e3c:	ldr	w0, [sp, #44]
  445e40:	cmp	w0, #0x1
  445e44:	b.ls	445ef0 <ferror@plt+0x43580>  // b.plast
  445e48:	ldr	x0, [sp, #48]
  445e4c:	cmp	x0, #0x0
  445e50:	b.ne	445e6c <ferror@plt+0x434fc>  // b.any
  445e54:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445e58:	add	x2, x0, #0xd28
  445e5c:	mov	w1, #0x6bd                 	// #1725
  445e60:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445e64:	add	x0, x0, #0xce8
  445e68:	bl	4099a4 <ferror@plt+0x7034>
  445e6c:	ldr	w1, [sp, #44]
  445e70:	ldr	x0, [sp, #56]
  445e74:	bl	445264 <ferror@plt+0x428f4>
  445e78:	and	w0, w0, #0xff
  445e7c:	cmp	w0, #0x0
  445e80:	b.eq	445e9c <ferror@plt+0x4352c>  // b.none
  445e84:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445e88:	add	x2, x0, #0xd28
  445e8c:	mov	w1, #0x6c5                 	// #1733
  445e90:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445e94:	add	x0, x0, #0xce8
  445e98:	bl	4099a4 <ferror@plt+0x7034>
  445e9c:	ldr	x0, [sp, #48]
  445ea0:	bl	410184 <ferror@plt+0xd814>
  445ea4:	str	x0, [sp, #72]
  445ea8:	ldr	x0, [sp, #72]
  445eac:	bl	409b94 <ferror@plt+0x7224>
  445eb0:	str	x0, [x19]
  445eb4:	ldr	w1, [sp, #44]
  445eb8:	ldr	x0, [sp, #72]
  445ebc:	bl	409ad0 <ferror@plt+0x7160>
  445ec0:	str	w0, [x19, #8]
  445ec4:	ldr	w1, [sp, #44]
  445ec8:	ldr	x0, [sp, #72]
  445ecc:	bl	409b0c <ferror@plt+0x719c>
  445ed0:	str	w0, [x19, #12]
  445ed4:	ldr	x0, [sp, #72]
  445ed8:	bl	447778 <ferror@plt+0x44e08>
  445edc:	and	w0, w0, #0xff
  445ee0:	cmp	w0, #0x0
  445ee4:	cset	w0, ne  // ne = any
  445ee8:	and	w0, w0, #0xff
  445eec:	strb	w0, [x19, #24]
  445ef0:	nop
  445ef4:	ldr	x19, [sp, #16]
  445ef8:	ldp	x29, x30, [sp], #80
  445efc:	ret
  445f00:	stp	x29, x30, [sp, #-144]!
  445f04:	mov	x29, sp
  445f08:	stp	x19, x20, [sp, #16]
  445f0c:	str	x0, [sp, #56]
  445f10:	str	x1, [sp, #48]
  445f14:	str	w2, [sp, #44]
  445f18:	strb	w3, [sp, #43]
  445f1c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445f20:	add	x1, x0, #0xdd0
  445f24:	add	x0, sp, #0x40
  445f28:	ldp	x2, x3, [x1]
  445f2c:	stp	x2, x3, [x0]
  445f30:	ldp	x2, x3, [x1, #16]
  445f34:	stp	x2, x3, [x0, #16]
  445f38:	ldr	x1, [x1, #32]
  445f3c:	str	x1, [x0, #32]
  445f40:	ldr	x0, [sp, #56]
  445f44:	cmp	x0, #0x0
  445f48:	b.ne	445f5c <ferror@plt+0x435ec>  // b.any
  445f4c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  445f50:	add	x0, x0, #0x7a8
  445f54:	ldr	x0, [x0]
  445f58:	str	x0, [sp, #56]
  445f5c:	ldrb	w0, [sp, #43]
  445f60:	eor	w0, w0, #0x1
  445f64:	and	w0, w0, #0xff
  445f68:	cmp	w0, #0x0
  445f6c:	b.eq	445f98 <ferror@plt+0x43628>  // b.none
  445f70:	ldr	w0, [sp, #44]
  445f74:	mov	w1, w0
  445f78:	ldr	x0, [sp, #48]
  445f7c:	bl	4208a8 <ferror@plt+0x1df38>
  445f80:	str	x0, [sp, #136]
  445f84:	ldr	x0, [sp, #136]
  445f88:	bl	410184 <ferror@plt+0xd814>
  445f8c:	ldrb	w0, [x0, #4]
  445f90:	str	w0, [sp, #132]
  445f94:	b	445fb4 <ferror@plt+0x43644>
  445f98:	ldr	w0, [sp, #44]
  445f9c:	mov	w1, w0
  445fa0:	ldr	x0, [sp, #48]
  445fa4:	bl	4208fc <ferror@plt+0x1df8c>
  445fa8:	str	x0, [sp, #136]
  445fac:	mov	w0, #0x4                   	// #4
  445fb0:	str	w0, [sp, #132]
  445fb4:	ldr	x0, [sp, #136]
  445fb8:	ldr	w20, [x0]
  445fbc:	ldr	w0, [sp, #132]
  445fc0:	cmp	w0, #0x4
  445fc4:	b.hi	445fdc <ferror@plt+0x4366c>  // b.pmore
  445fc8:	ldr	w0, [sp, #132]
  445fcc:	lsl	x0, x0, #3
  445fd0:	add	x1, sp, #0x40
  445fd4:	ldr	x19, [x1, x0]
  445fd8:	b	445fe4 <ferror@plt+0x43674>
  445fdc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  445fe0:	add	x19, x0, #0xd40
  445fe4:	ldrb	w0, [sp, #43]
  445fe8:	eor	w0, w0, #0x1
  445fec:	and	w0, w0, #0xff
  445ff0:	cmp	w0, #0x0
  445ff4:	b.eq	44601c <ferror@plt+0x436ac>  // b.none
  445ff8:	ldr	x0, [sp, #136]
  445ffc:	bl	410184 <ferror@plt+0xd814>
  446000:	bl	4305e0 <ferror@plt+0x2dc70>
  446004:	and	w0, w0, #0xff
  446008:	cmp	w0, #0x0
  44600c:	b.eq	44601c <ferror@plt+0x436ac>  // b.none
  446010:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446014:	add	x0, x0, #0xd48
  446018:	b	446024 <ferror@plt+0x436b4>
  44601c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446020:	add	x0, x0, #0xd50
  446024:	mov	x6, x0
  446028:	mov	x5, x19
  44602c:	mov	w4, w20
  446030:	ldr	x3, [sp, #136]
  446034:	ldr	w2, [sp, #44]
  446038:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  44603c:	add	x1, x0, #0xd58
  446040:	ldr	x0, [sp, #56]
  446044:	bl	402940 <fprintf@plt>
  446048:	ldrb	w0, [sp, #43]
  44604c:	eor	w0, w0, #0x1
  446050:	and	w0, w0, #0xff
  446054:	cmp	w0, #0x0
  446058:	b.eq	446118 <ferror@plt+0x437a8>  // b.none
  44605c:	ldr	x0, [sp, #136]
  446060:	bl	410184 <ferror@plt+0xd814>
  446064:	str	x0, [sp, #112]
  446068:	ldr	x1, [sp, #112]
  44606c:	ldr	x0, [sp, #48]
  446070:	bl	443ab0 <ferror@plt+0x41140>
  446074:	str	x0, [sp, #104]
  446078:	ldr	x0, [sp, #112]
  44607c:	bl	420780 <ferror@plt+0x1de10>
  446080:	mov	x19, x0
  446084:	ldr	x0, [sp, #112]
  446088:	bl	420768 <ferror@plt+0x1ddf8>
  44608c:	mov	w3, w0
  446090:	mov	x2, x19
  446094:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446098:	add	x1, x0, #0xd88
  44609c:	ldr	x0, [sp, #56]
  4460a0:	bl	402940 <fprintf@plt>
  4460a4:	ldr	x0, [sp, #104]
  4460a8:	cmp	x0, #0x0
  4460ac:	b.eq	4460d8 <ferror@plt+0x43768>  // b.none
  4460b0:	ldr	x0, [sp, #48]
  4460b4:	ldr	x0, [x0]
  4460b8:	ldr	x1, [sp, #104]
  4460bc:	sub	x0, x1, x0
  4460c0:	asr	x1, x0, #3
  4460c4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4460c8:	movk	x0, #0xaaab
  4460cc:	mul	x0, x1, x0
  4460d0:	mov	w19, w0
  4460d4:	b	4460dc <ferror@plt+0x4376c>
  4460d8:	mov	w19, #0xffffffff            	// #-1
  4460dc:	ldr	x0, [sp, #104]
  4460e0:	cmp	x0, #0x0
  4460e4:	b.eq	4460f4 <ferror@plt+0x43784>  // b.none
  4460e8:	ldr	x0, [sp, #104]
  4460ec:	bl	420780 <ferror@plt+0x1de10>
  4460f0:	b	4460fc <ferror@plt+0x4378c>
  4460f4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4460f8:	add	x0, x0, #0xd98
  4460fc:	mov	x3, x0
  446100:	mov	w2, w19
  446104:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446108:	add	x1, x0, #0xda0
  44610c:	ldr	x0, [sp, #56]
  446110:	bl	402940 <fprintf@plt>
  446114:	b	446150 <ferror@plt+0x437e0>
  446118:	ldr	x0, [sp, #136]
  44611c:	bl	410198 <ferror@plt+0xd828>
  446120:	str	x0, [sp, #120]
  446124:	ldr	x0, [sp, #120]
  446128:	bl	445134 <ferror@plt+0x427c4>
  44612c:	mov	x19, x0
  446130:	ldr	x0, [sp, #120]
  446134:	bl	420798 <ferror@plt+0x1de28>
  446138:	mov	w3, w0
  44613c:	mov	x2, x19
  446140:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446144:	add	x1, x0, #0xdb8
  446148:	ldr	x0, [sp, #56]
  44614c:	bl	402940 <fprintf@plt>
  446150:	ldr	x1, [sp, #56]
  446154:	mov	w0, #0xa                   	// #10
  446158:	bl	402400 <fputc@plt>
  44615c:	nop
  446160:	ldp	x19, x20, [sp, #16]
  446164:	ldp	x29, x30, [sp], #144
  446168:	ret
  44616c:	sub	sp, sp, #0x90
  446170:	stp	x29, x30, [sp, #32]
  446174:	add	x29, sp, #0x20
  446178:	str	x0, [sp, #72]
  44617c:	str	w1, [sp, #68]
  446180:	str	x2, [sp, #56]
  446184:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446188:	add	x0, x0, #0xdf8
  44618c:	str	x0, [sp, #136]
  446190:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446194:	add	x0, x0, #0xdf8
  446198:	str	x0, [sp, #128]
  44619c:	mov	w0, #0xffffffff            	// #-1
  4461a0:	str	w0, [sp, #124]
  4461a4:	mov	w0, #0xffffffff            	// #-1
  4461a8:	str	w0, [sp, #120]
  4461ac:	mov	w0, #0xffffffff            	// #-1
  4461b0:	str	w0, [sp, #116]
  4461b4:	mov	w0, #0xffffffff            	// #-1
  4461b8:	str	w0, [sp, #112]
  4461bc:	ldr	w0, [sp, #68]
  4461c0:	bl	410168 <ferror@plt+0xd7f8>
  4461c4:	and	w0, w0, #0xff
  4461c8:	cmp	w0, #0x0
  4461cc:	b.eq	4461fc <ferror@plt+0x4388c>  // b.none
  4461d0:	ldr	x0, [sp, #72]
  4461d4:	ldr	x2, [x0, #104]
  4461d8:	ldr	w0, [sp, #68]
  4461dc:	and	x1, x0, #0x7fffffff
  4461e0:	mov	x0, x1
  4461e4:	lsl	x0, x0, #1
  4461e8:	add	x0, x0, x1
  4461ec:	lsl	x0, x0, #3
  4461f0:	add	x0, x2, x0
  4461f4:	ldr	w0, [x0]
  4461f8:	str	w0, [sp, #68]
  4461fc:	ldr	w0, [sp, #68]
  446200:	cmp	w0, #0x0
  446204:	b.eq	44632c <ferror@plt+0x439bc>  // b.none
  446208:	add	x0, sp, #0x58
  44620c:	mov	x3, x0
  446210:	mov	w2, #0x2                   	// #2
  446214:	ldr	w1, [sp, #68]
  446218:	ldr	x0, [sp, #72]
  44621c:	bl	44594c <ferror@plt+0x42fdc>
  446220:	str	w0, [sp, #108]
  446224:	ldr	x0, [sp, #88]
  446228:	cmp	x0, #0x0
  44622c:	b.eq	4462e4 <ferror@plt+0x43974>  // b.none
  446230:	ldr	x0, [sp, #88]
  446234:	bl	409b94 <ferror@plt+0x7224>
  446238:	str	x0, [sp, #136]
  44623c:	ldr	x0, [sp, #88]
  446240:	ldr	w1, [sp, #108]
  446244:	bl	409ad0 <ferror@plt+0x7160>
  446248:	str	w0, [sp, #124]
  44624c:	ldr	x0, [sp, #88]
  446250:	ldr	w1, [sp, #108]
  446254:	bl	409b0c <ferror@plt+0x719c>
  446258:	str	w0, [sp, #120]
  44625c:	ldr	x0, [sp, #88]
  446260:	bl	447778 <ferror@plt+0x44e08>
  446264:	and	w0, w0, #0xff
  446268:	cmp	w0, #0x0
  44626c:	cset	w0, ne  // ne = any
  446270:	and	w0, w0, #0xff
  446274:	str	w0, [sp, #116]
  446278:	ldr	w1, [sp, #108]
  44627c:	ldr	w0, [sp, #68]
  446280:	cmp	w1, w0
  446284:	cset	w0, ne  // ne = any
  446288:	and	w0, w0, #0xff
  44628c:	str	w0, [sp, #112]
  446290:	ldr	w0, [sp, #112]
  446294:	cmp	w0, #0x0
  446298:	b.eq	4462ac <ferror@plt+0x4393c>  // b.none
  44629c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4462a0:	add	x0, x0, #0xe00
  4462a4:	str	x0, [sp, #128]
  4462a8:	b	4462e4 <ferror@plt+0x43974>
  4462ac:	ldr	x0, [sp, #88]
  4462b0:	mov	x1, x0
  4462b4:	ldr	x0, [sp, #72]
  4462b8:	bl	443ab0 <ferror@plt+0x41140>
  4462bc:	str	x0, [sp, #96]
  4462c0:	ldr	x0, [sp, #96]
  4462c4:	cmp	x0, #0x0
  4462c8:	b.eq	4462d8 <ferror@plt+0x43968>  // b.none
  4462cc:	ldr	x0, [sp, #96]
  4462d0:	bl	409b94 <ferror@plt+0x7224>
  4462d4:	b	4462e0 <ferror@plt+0x43970>
  4462d8:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4462dc:	add	x0, x0, #0xe08
  4462e0:	str	x0, [sp, #128]
  4462e4:	ldr	x1, [sp, #88]
  4462e8:	ldr	w0, [sp, #108]
  4462ec:	str	w0, [sp, #16]
  4462f0:	ldr	w0, [sp, #68]
  4462f4:	str	w0, [sp, #8]
  4462f8:	ldr	w0, [sp, #112]
  4462fc:	str	w0, [sp]
  446300:	mov	x7, x1
  446304:	ldr	w6, [sp, #116]
  446308:	ldr	w5, [sp, #120]
  44630c:	ldr	w4, [sp, #124]
  446310:	ldr	x3, [sp, #128]
  446314:	ldr	x2, [sp, #136]
  446318:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  44631c:	add	x1, x0, #0xe10
  446320:	ldr	x0, [sp, #56]
  446324:	bl	402940 <fprintf@plt>
  446328:	b	446330 <ferror@plt+0x439c0>
  44632c:	nop
  446330:	ldp	x29, x30, [sp, #32]
  446334:	add	sp, sp, #0x90
  446338:	ret
  44633c:	stp	x29, x30, [sp, #-64]!
  446340:	mov	x29, sp
  446344:	str	x0, [sp, #40]
  446348:	str	x1, [sp, #32]
  44634c:	str	x2, [sp, #24]
  446350:	ldr	x0, [sp, #40]
  446354:	cmp	x0, #0x0
  446358:	b.eq	44636c <ferror@plt+0x439fc>  // b.none
  44635c:	ldr	x0, [sp, #40]
  446360:	ldr	w0, [x0, #12]
  446364:	cmp	w0, #0x0
  446368:	b.ne	446374 <ferror@plt+0x43a04>  // b.any
  44636c:	mov	w0, #0x0                   	// #0
  446370:	b	44647c <ferror@plt+0x43b0c>
  446374:	ldr	x0, [sp, #40]
  446378:	ldr	w0, [x0, #12]
  44637c:	sub	w0, w0, #0x1
  446380:	str	w0, [sp, #60]
  446384:	ldr	w0, [sp, #60]
  446388:	cmp	w0, #0x0
  44638c:	b.lt	446400 <ferror@plt+0x43a90>  // b.tstop
  446390:	ldr	x0, [sp, #40]
  446394:	ldr	x2, [x0]
  446398:	ldrsw	x1, [sp, #60]
  44639c:	mov	x0, x1
  4463a0:	lsl	x0, x0, #1
  4463a4:	add	x0, x0, x1
  4463a8:	lsl	x0, x0, #3
  4463ac:	add	x0, x2, x0
  4463b0:	ldr	x0, [x0, #8]
  4463b4:	str	x0, [sp, #48]
  4463b8:	ldr	x0, [sp, #48]
  4463bc:	cmp	x0, #0x0
  4463c0:	b.eq	4463e0 <ferror@plt+0x43a70>  // b.none
  4463c4:	ldr	x1, [sp, #32]
  4463c8:	ldr	x0, [sp, #48]
  4463cc:	bl	46d034 <ferror@plt+0x6a6c4>
  4463d0:	cmp	w0, #0x0
  4463d4:	b.ne	4463e0 <ferror@plt+0x43a70>  // b.any
  4463d8:	mov	w0, #0x1                   	// #1
  4463dc:	b	4463e4 <ferror@plt+0x43a74>
  4463e0:	mov	w0, #0x0                   	// #0
  4463e4:	cmp	w0, #0x0
  4463e8:	b.ne	4463fc <ferror@plt+0x43a8c>  // b.any
  4463ec:	ldr	w0, [sp, #60]
  4463f0:	sub	w0, w0, #0x1
  4463f4:	str	w0, [sp, #60]
  4463f8:	b	446384 <ferror@plt+0x43a14>
  4463fc:	nop
  446400:	ldr	w0, [sp, #60]
  446404:	cmp	w0, #0x0
  446408:	b.ge	446414 <ferror@plt+0x43aa4>  // b.tcont
  44640c:	mov	w0, #0x0                   	// #0
  446410:	b	44647c <ferror@plt+0x43b0c>
  446414:	ldr	x0, [sp, #40]
  446418:	ldr	w0, [x0, #12]
  44641c:	sub	w0, w0, #0x1
  446420:	ldr	w1, [sp, #60]
  446424:	cmp	w1, w0
  446428:	b.ne	44643c <ferror@plt+0x43acc>  // b.any
  44642c:	ldr	x0, [sp, #40]
  446430:	ldr	w0, [x0, #56]
  446434:	str	w0, [sp, #56]
  446438:	b	44646c <ferror@plt+0x43afc>
  44643c:	ldr	x0, [sp, #40]
  446440:	ldr	x2, [x0]
  446444:	ldrsw	x0, [sp, #60]
  446448:	add	x1, x0, #0x1
  44644c:	mov	x0, x1
  446450:	lsl	x0, x0, #1
  446454:	add	x0, x0, x1
  446458:	lsl	x0, x0, #3
  44645c:	add	x0, x2, x0
  446460:	ldr	w0, [x0]
  446464:	sub	w0, w0, #0x1
  446468:	str	w0, [sp, #56]
  44646c:	ldr	x0, [sp, #24]
  446470:	ldr	w1, [sp, #56]
  446474:	str	w1, [x0]
  446478:	mov	w0, #0x1                   	// #1
  44647c:	ldp	x29, x30, [sp], #64
  446480:	ret
  446484:	stp	x29, x30, [sp, #-112]!
  446488:	mov	x29, sp
  44648c:	str	x19, [sp, #16]
  446490:	str	x0, [sp, #40]
  446494:	str	x1, [sp, #32]
  446498:	str	xzr, [sp, #104]
  44649c:	str	xzr, [sp, #96]
  4464a0:	ldr	x0, [sp, #40]
  4464a4:	bl	4476e0 <ferror@plt+0x44d70>
  4464a8:	mov	w1, w0
  4464ac:	mov	x0, x1
  4464b0:	lsl	x0, x0, #1
  4464b4:	add	x0, x0, x1
  4464b8:	lsl	x0, x0, #3
  4464bc:	str	x0, [sp, #72]
  4464c0:	ldr	x0, [sp, #40]
  4464c4:	bl	4208dc <ferror@plt+0x1df6c>
  4464c8:	mov	w1, w0
  4464cc:	mov	x0, x1
  4464d0:	lsl	x0, x0, #1
  4464d4:	add	x0, x0, x1
  4464d8:	lsl	x0, x0, #3
  4464dc:	str	x0, [sp, #64]
  4464e0:	ldr	x0, [sp, #40]
  4464e4:	bl	447738 <ferror@plt+0x44dc8>
  4464e8:	mov	w0, w0
  4464ec:	lsl	x0, x0, #5
  4464f0:	str	x0, [sp, #56]
  4464f4:	ldr	x0, [sp, #40]
  4464f8:	bl	447720 <ferror@plt+0x44db0>
  4464fc:	str	x0, [sp, #88]
  446500:	ldr	x0, [sp, #88]
  446504:	cmp	x0, #0x0
  446508:	b.eq	44652c <ferror@plt+0x43bbc>  // b.none
  44650c:	ldr	x0, [sp, #40]
  446510:	bl	420944 <ferror@plt+0x1dfd4>
  446514:	mov	x1, x0
  446518:	ldr	x0, [sp, #88]
  44651c:	cmp	x0, x1
  446520:	b.hi	44652c <ferror@plt+0x43bbc>  // b.pmore
  446524:	mov	w0, #0x1                   	// #1
  446528:	b	446530 <ferror@plt+0x43bc0>
  44652c:	mov	w0, #0x0                   	// #0
  446530:	cmp	w0, #0x0
  446534:	b.eq	446600 <ferror@plt+0x43c90>  // b.none
  446538:	ldr	x0, [sp, #88]
  44653c:	bl	420798 <ferror@plt+0x1de28>
  446540:	lsl	w0, w0, #1
  446544:	mov	w0, w0
  446548:	lsl	x1, x0, #2
  44654c:	ldr	x0, [sp, #104]
  446550:	add	x0, x1, x0
  446554:	str	x0, [sp, #104]
  446558:	str	wzr, [sp, #84]
  44655c:	ldr	x0, [sp, #88]
  446560:	bl	420798 <ferror@plt+0x1de28>
  446564:	lsl	w0, w0, #1
  446568:	ldr	w1, [sp, #84]
  44656c:	cmp	w1, w0
  446570:	cset	w0, cc  // cc = lo, ul, last
  446574:	and	w0, w0, #0xff
  446578:	cmp	w0, #0x0
  44657c:	b.eq	4465f0 <ferror@plt+0x43c80>  // b.none
  446580:	ldr	x0, [sp, #88]
  446584:	bl	4207b0 <ferror@plt+0x1de40>
  446588:	mov	x1, x0
  44658c:	ldr	w0, [sp, #84]
  446590:	lsl	x0, x0, #2
  446594:	add	x0, x1, x0
  446598:	ldr	w19, [x0]
  44659c:	ldr	x0, [sp, #88]
  4465a0:	bl	4207b0 <ferror@plt+0x1de40>
  4465a4:	mov	x1, x0
  4465a8:	ldr	w0, [sp, #84]
  4465ac:	add	w0, w0, #0x1
  4465b0:	mov	w0, w0
  4465b4:	lsl	x0, x0, #2
  4465b8:	add	x0, x1, x0
  4465bc:	ldr	w0, [x0]
  4465c0:	cmp	w19, w0
  4465c4:	cset	w0, eq  // eq = none
  4465c8:	and	w0, w0, #0xff
  4465cc:	cmp	w0, #0x0
  4465d0:	b.eq	4465e0 <ferror@plt+0x43c70>  // b.none
  4465d4:	ldr	x0, [sp, #96]
  4465d8:	add	x0, x0, #0x4
  4465dc:	str	x0, [sp, #96]
  4465e0:	ldr	w0, [sp, #84]
  4465e4:	add	w0, w0, #0x2
  4465e8:	str	w0, [sp, #84]
  4465ec:	b	44655c <ferror@plt+0x43bec>
  4465f0:	ldr	x0, [sp, #88]
  4465f4:	add	x0, x0, #0x20
  4465f8:	str	x0, [sp, #88]
  4465fc:	b	446500 <ferror@plt+0x43b90>
  446600:	ldr	x0, [sp, #40]
  446604:	bl	420924 <ferror@plt+0x1dfb4>
  446608:	mov	w0, w0
  44660c:	lsl	x0, x0, #5
  446610:	str	x0, [sp, #48]
  446614:	ldr	x0, [sp, #40]
  446618:	bl	4476e0 <ferror@plt+0x44d70>
  44661c:	mov	w1, w0
  446620:	ldr	x0, [sp, #32]
  446624:	str	x1, [x0]
  446628:	ldr	x0, [sp, #40]
  44662c:	bl	4208dc <ferror@plt+0x1df6c>
  446630:	mov	w1, w0
  446634:	ldr	x0, [sp, #32]
  446638:	str	x1, [x0, #8]
  44663c:	ldr	x0, [sp, #32]
  446640:	ldr	x1, [sp, #72]
  446644:	str	x1, [x0, #16]
  446648:	ldr	x0, [sp, #32]
  44664c:	ldr	x1, [sp, #64]
  446650:	str	x1, [x0, #24]
  446654:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  446658:	add	x0, x0, #0xa10
  44665c:	ldr	w0, [x0]
  446660:	mov	w1, w0
  446664:	ldr	x0, [sp, #32]
  446668:	str	x1, [x0, #32]
  44666c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  446670:	add	x0, x0, #0xa14
  446674:	ldr	w0, [x0]
  446678:	mov	w1, w0
  44667c:	ldr	x0, [sp, #32]
  446680:	str	x1, [x0, #40]
  446684:	ldr	x0, [sp, #40]
  446688:	bl	420924 <ferror@plt+0x1dfb4>
  44668c:	mov	w1, w0
  446690:	ldr	x0, [sp, #32]
  446694:	str	x1, [x0, #48]
  446698:	ldr	x0, [sp, #32]
  44669c:	ldr	x1, [sp, #56]
  4466a0:	str	x1, [x0, #56]
  4466a4:	ldr	x0, [sp, #32]
  4466a8:	ldr	x1, [sp, #104]
  4466ac:	str	x1, [x0, #72]
  4466b0:	ldr	x0, [sp, #32]
  4466b4:	ldr	x1, [sp, #48]
  4466b8:	str	x1, [x0, #64]
  4466bc:	ldr	x0, [sp, #32]
  4466c0:	ldr	x1, [sp, #96]
  4466c4:	str	x1, [x0, #80]
  4466c8:	ldr	x0, [sp, #40]
  4466cc:	ldr	w0, [x0, #100]
  4466d0:	mov	w1, w0
  4466d4:	mov	x0, x1
  4466d8:	lsl	x0, x0, #1
  4466dc:	add	x0, x0, x1
  4466e0:	lsl	x0, x0, #3
  4466e4:	mov	x1, x0
  4466e8:	ldr	x0, [sp, #32]
  4466ec:	str	x1, [x0, #88]
  4466f0:	ldr	x0, [sp, #40]
  4466f4:	ldr	w0, [x0, #96]
  4466f8:	mov	w1, w0
  4466fc:	ldr	x0, [sp, #32]
  446700:	str	x1, [x0, #96]
  446704:	nop
  446708:	ldr	x19, [sp, #16]
  44670c:	ldp	x29, x30, [sp], #112
  446710:	ret
  446714:	stp	x29, x30, [sp, #-64]!
  446718:	mov	x29, sp
  44671c:	str	x0, [sp, #40]
  446720:	str	x1, [sp, #32]
  446724:	str	w2, [sp, #28]
  446728:	str	w3, [sp, #24]
  44672c:	ldr	x0, [sp, #32]
  446730:	cmp	x0, #0x0
  446734:	b.eq	4468f0 <ferror@plt+0x43f80>  // b.none
  446738:	ldr	x0, [sp, #40]
  44673c:	cmp	x0, #0x0
  446740:	b.ne	446754 <ferror@plt+0x43de4>  // b.any
  446744:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  446748:	add	x0, x0, #0x7a8
  44674c:	ldr	x0, [x0]
  446750:	str	x0, [sp, #40]
  446754:	ldr	x0, [sp, #32]
  446758:	bl	4208dc <ferror@plt+0x1df6c>
  44675c:	mov	w2, w0
  446760:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446764:	add	x1, x0, #0xe48
  446768:	ldr	x0, [sp, #40]
  44676c:	bl	402940 <fprintf@plt>
  446770:	ldr	x0, [sp, #32]
  446774:	bl	420924 <ferror@plt+0x1dfb4>
  446778:	mov	w2, w0
  44677c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446780:	add	x1, x0, #0xe68
  446784:	ldr	x0, [sp, #40]
  446788:	bl	402940 <fprintf@plt>
  44678c:	ldr	x0, [sp, #32]
  446790:	ldr	w0, [x0, #48]
  446794:	mov	w2, w0
  446798:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  44679c:	add	x1, x0, #0xe88
  4467a0:	ldr	x0, [sp, #40]
  4467a4:	bl	402940 <fprintf@plt>
  4467a8:	ldr	x0, [sp, #32]
  4467ac:	ldr	w0, [x0, #56]
  4467b0:	mov	w2, w0
  4467b4:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4467b8:	add	x1, x0, #0xea8
  4467bc:	ldr	x0, [sp, #40]
  4467c0:	bl	402940 <fprintf@plt>
  4467c4:	ldr	w0, [sp, #28]
  4467c8:	cmp	w0, #0x0
  4467cc:	b.eq	446858 <ferror@plt+0x43ee8>  // b.none
  4467d0:	ldr	x3, [sp, #40]
  4467d4:	mov	x2, #0x14                  	// #20
  4467d8:	mov	x1, #0x1                   	// #1
  4467dc:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  4467e0:	add	x0, x0, #0xec8
  4467e4:	bl	402770 <fwrite@plt>
  4467e8:	str	wzr, [sp, #60]
  4467ec:	ldr	w1, [sp, #60]
  4467f0:	ldr	w0, [sp, #28]
  4467f4:	cmp	w1, w0
  4467f8:	b.cs	44681c <ferror@plt+0x43eac>  // b.hs, b.nlast
  4467fc:	ldr	x0, [sp, #32]
  446800:	bl	4208dc <ferror@plt+0x1df6c>
  446804:	mov	w1, w0
  446808:	ldr	w0, [sp, #60]
  44680c:	cmp	w0, w1
  446810:	b.cs	44681c <ferror@plt+0x43eac>  // b.hs, b.nlast
  446814:	mov	w0, #0x1                   	// #1
  446818:	b	446820 <ferror@plt+0x43eb0>
  44681c:	mov	w0, #0x0                   	// #0
  446820:	cmp	w0, #0x0
  446824:	b.eq	44684c <ferror@plt+0x43edc>  // b.none
  446828:	mov	w3, #0x0                   	// #0
  44682c:	ldr	w2, [sp, #60]
  446830:	ldr	x1, [sp, #32]
  446834:	ldr	x0, [sp, #40]
  446838:	bl	445f00 <ferror@plt+0x43590>
  44683c:	ldr	w0, [sp, #60]
  446840:	add	w0, w0, #0x1
  446844:	str	w0, [sp, #60]
  446848:	b	4467ec <ferror@plt+0x43e7c>
  44684c:	ldr	x1, [sp, #40]
  446850:	mov	w0, #0xa                   	// #10
  446854:	bl	402400 <fputc@plt>
  446858:	ldr	w0, [sp, #24]
  44685c:	cmp	w0, #0x0
  446860:	b.eq	4468f4 <ferror@plt+0x43f84>  // b.none
  446864:	ldr	x3, [sp, #40]
  446868:	mov	x2, #0x11                  	// #17
  44686c:	mov	x1, #0x1                   	// #1
  446870:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446874:	add	x0, x0, #0xee0
  446878:	bl	402770 <fwrite@plt>
  44687c:	str	wzr, [sp, #60]
  446880:	ldr	w1, [sp, #60]
  446884:	ldr	w0, [sp, #24]
  446888:	cmp	w1, w0
  44688c:	b.cs	4468b0 <ferror@plt+0x43f40>  // b.hs, b.nlast
  446890:	ldr	x0, [sp, #32]
  446894:	bl	420924 <ferror@plt+0x1dfb4>
  446898:	mov	w1, w0
  44689c:	ldr	w0, [sp, #60]
  4468a0:	cmp	w0, w1
  4468a4:	b.cs	4468b0 <ferror@plt+0x43f40>  // b.hs, b.nlast
  4468a8:	mov	w0, #0x1                   	// #1
  4468ac:	b	4468b4 <ferror@plt+0x43f44>
  4468b0:	mov	w0, #0x0                   	// #0
  4468b4:	cmp	w0, #0x0
  4468b8:	b.eq	4468e0 <ferror@plt+0x43f70>  // b.none
  4468bc:	mov	w3, #0x1                   	// #1
  4468c0:	ldr	w2, [sp, #60]
  4468c4:	ldr	x1, [sp, #32]
  4468c8:	ldr	x0, [sp, #40]
  4468cc:	bl	445f00 <ferror@plt+0x43590>
  4468d0:	ldr	w0, [sp, #60]
  4468d4:	add	w0, w0, #0x1
  4468d8:	str	w0, [sp, #60]
  4468dc:	b	446880 <ferror@plt+0x43f10>
  4468e0:	ldr	x1, [sp, #40]
  4468e4:	mov	w0, #0xa                   	// #10
  4468e8:	bl	402400 <fputc@plt>
  4468ec:	b	4468f4 <ferror@plt+0x43f84>
  4468f0:	nop
  4468f4:	ldp	x29, x30, [sp], #64
  4468f8:	ret
  4468fc:	stp	x29, x30, [sp, #-48]!
  446900:	mov	x29, sp
  446904:	str	x0, [sp, #40]
  446908:	str	x1, [sp, #32]
  44690c:	str	w2, [sp, #28]
  446910:	str	x3, [sp, #16]
  446914:	ldr	x0, [sp, #40]
  446918:	ldr	x1, [sp, #32]
  44691c:	str	x1, [x0]
  446920:	ldr	x0, [sp, #40]
  446924:	add	x0, x0, #0x8
  446928:	bl	4477b4 <ferror@plt+0x44e44>
  44692c:	ldr	x0, [sp, #40]
  446930:	str	wzr, [x0, #80]
  446934:	ldr	x0, [sp, #40]
  446938:	strb	wzr, [x0, #84]
  44693c:	ldr	x0, [sp, #40]
  446940:	add	x0, x0, #0x78
  446944:	bl	447804 <ferror@plt+0x44e94>
  446948:	ldr	x0, [sp, #40]
  44694c:	strb	wzr, [x0, #160]
  446950:	ldr	x0, [sp, #40]
  446954:	strb	wzr, [x0, #161]
  446958:	ldr	x3, [sp, #16]
  44695c:	mov	w2, #0x0                   	// #0
  446960:	ldr	w1, [sp, #28]
  446964:	ldr	x0, [sp, #40]
  446968:	bl	446bbc <ferror@plt+0x4424c>
  44696c:	nop
  446970:	ldp	x29, x30, [sp], #48
  446974:	ret
  446978:	stp	x29, x30, [sp, #-64]!
  44697c:	mov	x29, sp
  446980:	str	x19, [sp, #16]
  446984:	str	x0, [sp, #40]
  446988:	str	wzr, [sp, #60]
  44698c:	ldr	x0, [sp, #40]
  446990:	add	x0, x0, #0x78
  446994:	bl	409cec <ferror@plt+0x737c>
  446998:	mov	w1, w0
  44699c:	ldr	w0, [sp, #60]
  4469a0:	cmp	w0, w1
  4469a4:	cset	w0, cc  // cc = lo, ul, last
  4469a8:	and	w0, w0, #0xff
  4469ac:	cmp	w0, #0x0
  4469b0:	b.eq	4469f4 <ferror@plt+0x44084>  // b.none
  4469b4:	ldr	w0, [sp, #60]
  4469b8:	mov	w1, w0
  4469bc:	ldr	x0, [sp, #40]
  4469c0:	bl	409c04 <ferror@plt+0x7294>
  4469c4:	mov	x19, x0
  4469c8:	cmp	x19, #0x0
  4469cc:	b.eq	4469e4 <ferror@plt+0x44074>  // b.none
  4469d0:	mov	x0, x19
  4469d4:	bl	447790 <ferror@plt+0x44e20>
  4469d8:	mov	x1, #0x18                  	// #24
  4469dc:	mov	x0, x19
  4469e0:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  4469e4:	ldr	w0, [sp, #60]
  4469e8:	add	w0, w0, #0x1
  4469ec:	str	w0, [sp, #60]
  4469f0:	b	44698c <ferror@plt+0x4401c>
  4469f4:	ldr	x0, [sp, #40]
  4469f8:	add	x0, x0, #0x78
  4469fc:	bl	447830 <ferror@plt+0x44ec0>
  446a00:	ldr	x0, [sp, #40]
  446a04:	add	x0, x0, #0x8
  446a08:	bl	4477e0 <ferror@plt+0x44e70>
  446a0c:	nop
  446a10:	ldr	x19, [sp, #16]
  446a14:	ldp	x29, x30, [sp], #64
  446a18:	ret
  446a1c:	stp	x29, x30, [sp, #-48]!
  446a20:	mov	x29, sp
  446a24:	str	x0, [sp, #24]
  446a28:	str	w1, [sp, #20]
  446a2c:	ldr	w1, [sp, #20]
  446a30:	ldr	x0, [sp, #24]
  446a34:	bl	446a4c <ferror@plt+0x440dc>
  446a38:	str	x0, [sp, #40]
  446a3c:	ldr	x0, [sp, #40]
  446a40:	ldr	w0, [x0]
  446a44:	ldp	x29, x30, [sp], #48
  446a48:	ret
  446a4c:	stp	x29, x30, [sp, #-32]!
  446a50:	mov	x29, sp
  446a54:	str	x0, [sp, #24]
  446a58:	str	w1, [sp, #20]
  446a5c:	ldr	x0, [sp, #24]
  446a60:	add	x0, x0, #0x8
  446a64:	ldr	w1, [sp, #20]
  446a68:	bl	447854 <ferror@plt+0x44ee4>
  446a6c:	ldp	x29, x30, [sp], #32
  446a70:	ret
  446a74:	stp	x29, x30, [sp, #-32]!
  446a78:	mov	x29, sp
  446a7c:	str	x0, [sp, #24]
  446a80:	str	w1, [sp, #20]
  446a84:	ldr	x0, [sp, #24]
  446a88:	add	x0, x0, #0x8
  446a8c:	ldr	w1, [sp, #20]
  446a90:	bl	4478a4 <ferror@plt+0x44f34>
  446a94:	ldp	x29, x30, [sp], #32
  446a98:	ret
  446a9c:	stp	x29, x30, [sp, #-80]!
  446aa0:	mov	x29, sp
  446aa4:	stp	x19, x20, [sp, #16]
  446aa8:	mov	x19, x8
  446aac:	str	x0, [sp, #72]
  446ab0:	str	w1, [sp, #68]
  446ab4:	ldr	w0, [sp, #68]
  446ab8:	cmp	w0, #0x0
  446abc:	b.ne	446b6c <ferror@plt+0x441fc>  // b.any
  446ac0:	ldr	x0, [sp, #72]
  446ac4:	ldrb	w0, [x0, #84]
  446ac8:	eor	w0, w0, #0x1
  446acc:	and	w0, w0, #0xff
  446ad0:	cmp	w0, #0x0
  446ad4:	b.eq	446b48 <ferror@plt+0x441d8>  // b.none
  446ad8:	mov	w1, #0x0                   	// #0
  446adc:	ldr	x0, [sp, #72]
  446ae0:	bl	446a1c <ferror@plt+0x440ac>
  446ae4:	mov	w2, w0
  446ae8:	ldr	x0, [sp, #72]
  446aec:	add	x20, x0, #0x58
  446af0:	add	x0, sp, #0x20
  446af4:	mov	x8, x0
  446af8:	mov	w1, #0x0                   	// #0
  446afc:	mov	w0, w2
  446b00:	bl	41e66c <ferror@plt+0x1bcfc>
  446b04:	mov	x3, x20
  446b08:	add	x2, sp, #0x20
  446b0c:	ldp	x0, x1, [x2]
  446b10:	stp	x0, x1, [x3]
  446b14:	ldp	x0, x1, [x2, #16]
  446b18:	stp	x0, x1, [x3, #16]
  446b1c:	ldr	x0, [sp, #72]
  446b20:	ldr	w0, [x0, #80]
  446b24:	cmp	w0, #0x0
  446b28:	b.eq	446b3c <ferror@plt+0x441cc>  // b.none
  446b2c:	ldr	x0, [sp, #72]
  446b30:	ldr	w1, [x0, #80]
  446b34:	ldr	x0, [sp, #72]
  446b38:	str	w1, [x0, #100]
  446b3c:	ldr	x0, [sp, #72]
  446b40:	mov	w1, #0x1                   	// #1
  446b44:	strb	w1, [x0, #84]
  446b48:	ldr	x0, [sp, #72]
  446b4c:	add	x0, x0, #0x58
  446b50:	mov	x2, x19
  446b54:	mov	x3, x0
  446b58:	ldp	x0, x1, [x3]
  446b5c:	stp	x0, x1, [x2]
  446b60:	ldp	x0, x1, [x3, #16]
  446b64:	stp	x0, x1, [x2, #16]
  446b68:	b	446b84 <ferror@plt+0x44214>
  446b6c:	ldr	w1, [sp, #68]
  446b70:	ldr	x0, [sp, #72]
  446b74:	bl	446a1c <ferror@plt+0x440ac>
  446b78:	mov	x8, x19
  446b7c:	mov	w1, #0x0                   	// #0
  446b80:	bl	41e66c <ferror@plt+0x1bcfc>
  446b84:	ldp	x19, x20, [sp, #16]
  446b88:	ldp	x29, x30, [sp], #80
  446b8c:	ret
  446b90:	sub	sp, sp, #0x10
  446b94:	str	x0, [sp, #8]
  446b98:	str	w1, [sp, #4]
  446b9c:	ldr	x0, [sp, #8]
  446ba0:	ldr	w1, [sp, #4]
  446ba4:	str	w1, [x0, #80]
  446ba8:	ldr	x0, [sp, #8]
  446bac:	strb	wzr, [x0, #84]
  446bb0:	nop
  446bb4:	add	sp, sp, #0x10
  446bb8:	ret
  446bbc:	stp	x29, x30, [sp, #-64]!
  446bc0:	mov	x29, sp
  446bc4:	str	x0, [sp, #40]
  446bc8:	str	w1, [sp, #36]
  446bcc:	str	w2, [sp, #32]
  446bd0:	str	x3, [sp, #24]
  446bd4:	ldr	w0, [sp, #36]
  446bd8:	str	w0, [sp, #48]
  446bdc:	ldr	w0, [sp, #32]
  446be0:	str	w0, [sp, #52]
  446be4:	ldr	x0, [sp, #24]
  446be8:	str	x0, [sp, #56]
  446bec:	ldr	x0, [sp, #40]
  446bf0:	add	x0, x0, #0x8
  446bf4:	add	x1, sp, #0x30
  446bf8:	bl	4478f4 <ferror@plt+0x44f84>
  446bfc:	nop
  446c00:	ldp	x29, x30, [sp], #64
  446c04:	ret
  446c08:	stp	x29, x30, [sp, #-64]!
  446c0c:	mov	x29, sp
  446c10:	str	x0, [sp, #40]
  446c14:	str	w1, [sp, #36]
  446c18:	str	w2, [sp, #32]
  446c1c:	str	w3, [sp, #28]
  446c20:	ldr	x0, [sp, #40]
  446c24:	add	x0, x0, #0x8
  446c28:	bl	4103f8 <ferror@plt+0xda88>
  446c2c:	mov	w1, w0
  446c30:	ldr	w0, [sp, #36]
  446c34:	cmp	w0, w1
  446c38:	cset	w0, eq  // eq = none
  446c3c:	and	w0, w0, #0xff
  446c40:	cmp	w0, #0x0
  446c44:	b.eq	446c60 <ferror@plt+0x442f0>  // b.none
  446c48:	mov	x3, #0x0                   	// #0
  446c4c:	ldr	w2, [sp, #28]
  446c50:	ldr	w1, [sp, #32]
  446c54:	ldr	x0, [sp, #40]
  446c58:	bl	446bbc <ferror@plt+0x4424c>
  446c5c:	b	446c88 <ferror@plt+0x44318>
  446c60:	ldr	w1, [sp, #36]
  446c64:	ldr	x0, [sp, #40]
  446c68:	bl	446a74 <ferror@plt+0x44104>
  446c6c:	str	x0, [sp, #56]
  446c70:	ldr	x0, [sp, #56]
  446c74:	ldr	w1, [sp, #32]
  446c78:	str	w1, [x0]
  446c7c:	ldr	x0, [sp, #56]
  446c80:	ldr	w1, [sp, #28]
  446c84:	str	w1, [x0, #4]
  446c88:	ldr	w0, [sp, #36]
  446c8c:	cmp	w0, #0x0
  446c90:	b.ne	446c9c <ferror@plt+0x4432c>  // b.any
  446c94:	ldr	x0, [sp, #40]
  446c98:	strb	wzr, [x0, #84]
  446c9c:	nop
  446ca0:	ldp	x29, x30, [sp], #64
  446ca4:	ret
  446ca8:	stp	x29, x30, [sp, #-32]!
  446cac:	mov	x29, sp
  446cb0:	str	x0, [sp, #24]
  446cb4:	str	x1, [sp, #16]
  446cb8:	ldr	x0, [sp, #24]
  446cbc:	bl	4101ac <ferror@plt+0xd83c>
  446cc0:	ldr	x2, [sp, #16]
  446cc4:	mov	w1, w0
  446cc8:	ldr	x0, [sp, #24]
  446ccc:	bl	446cdc <ferror@plt+0x4436c>
  446cd0:	nop
  446cd4:	ldp	x29, x30, [sp], #32
  446cd8:	ret
  446cdc:	stp	x29, x30, [sp, #-64]!
  446ce0:	mov	x29, sp
  446ce4:	str	x0, [sp, #40]
  446ce8:	str	w1, [sp, #36]
  446cec:	str	x2, [sp, #24]
  446cf0:	ldr	x0, [sp, #40]
  446cf4:	ldr	x0, [x0]
  446cf8:	ldr	w1, [sp, #36]
  446cfc:	bl	44378c <ferror@plt+0x40e1c>
  446d00:	str	w0, [sp, #60]
  446d04:	ldr	x3, [sp, #24]
  446d08:	ldr	w2, [sp, #60]
  446d0c:	ldr	w1, [sp, #60]
  446d10:	ldr	x0, [sp, #40]
  446d14:	bl	4470cc <ferror@plt+0x4475c>
  446d18:	nop
  446d1c:	ldp	x29, x30, [sp], #64
  446d20:	ret
  446d24:	stp	x29, x30, [sp, #-32]!
  446d28:	mov	x29, sp
  446d2c:	str	x0, [sp, #24]
  446d30:	str	x1, [sp, #16]
  446d34:	ldr	x0, [sp, #24]
  446d38:	bl	4101ac <ferror@plt+0xd83c>
  446d3c:	ldr	x2, [sp, #16]
  446d40:	mov	w1, w0
  446d44:	ldr	x0, [sp, #24]
  446d48:	bl	446d58 <ferror@plt+0x443e8>
  446d4c:	nop
  446d50:	ldp	x29, x30, [sp], #32
  446d54:	ret
  446d58:	stp	x29, x30, [sp, #-64]!
  446d5c:	mov	x29, sp
  446d60:	str	x0, [sp, #40]
  446d64:	str	w1, [sp, #36]
  446d68:	str	x2, [sp, #24]
  446d6c:	ldr	x0, [sp, #40]
  446d70:	ldr	x0, [x0]
  446d74:	ldr	w1, [sp, #36]
  446d78:	bl	44378c <ferror@plt+0x40e1c>
  446d7c:	lsr	x0, x0, #32
  446d80:	str	w0, [sp, #60]
  446d84:	ldr	x0, [sp, #40]
  446d88:	ldr	x0, [x0]
  446d8c:	mov	w2, #0x1                   	// #1
  446d90:	ldr	w1, [sp, #60]
  446d94:	bl	44484c <ferror@plt+0x41edc>
  446d98:	str	w0, [sp, #56]
  446d9c:	ldr	w1, [sp, #56]
  446da0:	ldr	w0, [sp, #60]
  446da4:	cmp	w1, w0
  446da8:	b.ne	446db8 <ferror@plt+0x44448>  // b.any
  446dac:	ldr	x0, [sp, #40]
  446db0:	bl	447024 <ferror@plt+0x446b4>
  446db4:	b	446dcc <ferror@plt+0x4445c>
  446db8:	ldr	x3, [sp, #24]
  446dbc:	ldr	w2, [sp, #56]
  446dc0:	ldr	w1, [sp, #56]
  446dc4:	ldr	x0, [sp, #40]
  446dc8:	bl	4470cc <ferror@plt+0x4475c>
  446dcc:	ldp	x29, x30, [sp], #64
  446dd0:	ret
  446dd4:	stp	x29, x30, [sp, #-32]!
  446dd8:	mov	x29, sp
  446ddc:	str	x0, [sp, #24]
  446de0:	ldr	x0, [sp, #24]
  446de4:	bl	4101ac <ferror@plt+0xd83c>
  446de8:	mov	w1, w0
  446dec:	ldr	x0, [sp, #24]
  446df0:	bl	446e00 <ferror@plt+0x44490>
  446df4:	nop
  446df8:	ldp	x29, x30, [sp], #32
  446dfc:	ret
  446e00:	stp	x29, x30, [sp, #-48]!
  446e04:	mov	x29, sp
  446e08:	str	x0, [sp, #24]
  446e0c:	str	w1, [sp, #20]
  446e10:	ldr	x0, [sp, #24]
  446e14:	ldr	x0, [x0]
  446e18:	ldr	w1, [sp, #20]
  446e1c:	bl	44378c <ferror@plt+0x40e1c>
  446e20:	str	x0, [sp, #40]
  446e24:	ldr	x1, [sp, #40]
  446e28:	ldr	x0, [sp, #24]
  446e2c:	bl	446e3c <ferror@plt+0x444cc>
  446e30:	nop
  446e34:	ldp	x29, x30, [sp], #48
  446e38:	ret
  446e3c:	stp	x29, x30, [sp, #-32]!
  446e40:	mov	x29, sp
  446e44:	str	x0, [sp, #24]
  446e48:	str	x1, [sp, #16]
  446e4c:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  446e50:	add	x2, x0, #0xdf8
  446e54:	ldr	x1, [sp, #16]
  446e58:	ldr	x0, [sp, #24]
  446e5c:	bl	446ee4 <ferror@plt+0x44574>
  446e60:	nop
  446e64:	ldp	x29, x30, [sp], #32
  446e68:	ret
  446e6c:	stp	x29, x30, [sp, #-32]!
  446e70:	mov	x29, sp
  446e74:	str	x0, [sp, #24]
  446e78:	str	x1, [sp, #16]
  446e7c:	ldr	x0, [sp, #24]
  446e80:	bl	4101ac <ferror@plt+0xd83c>
  446e84:	ldr	x2, [sp, #16]
  446e88:	mov	w1, w0
  446e8c:	ldr	x0, [sp, #24]
  446e90:	bl	446ea0 <ferror@plt+0x44530>
  446e94:	nop
  446e98:	ldp	x29, x30, [sp], #32
  446e9c:	ret
  446ea0:	stp	x29, x30, [sp, #-64]!
  446ea4:	mov	x29, sp
  446ea8:	str	x0, [sp, #40]
  446eac:	str	w1, [sp, #36]
  446eb0:	str	x2, [sp, #24]
  446eb4:	ldr	x0, [sp, #40]
  446eb8:	ldr	x0, [x0]
  446ebc:	ldr	w1, [sp, #36]
  446ec0:	bl	44378c <ferror@plt+0x40e1c>
  446ec4:	str	x0, [sp, #56]
  446ec8:	ldr	x2, [sp, #24]
  446ecc:	ldr	x1, [sp, #56]
  446ed0:	ldr	x0, [sp, #40]
  446ed4:	bl	446ee4 <ferror@plt+0x44574>
  446ed8:	nop
  446edc:	ldp	x29, x30, [sp], #64
  446ee0:	ret
  446ee4:	stp	x29, x30, [sp, #-64]!
  446ee8:	mov	x29, sp
  446eec:	str	x0, [sp, #40]
  446ef0:	str	x1, [sp, #32]
  446ef4:	str	x2, [sp, #24]
  446ef8:	ldr	x0, [sp, #40]
  446efc:	ldr	x0, [x0]
  446f00:	ldr	w1, [sp, #32]
  446f04:	bl	44392c <ferror@plt+0x40fbc>
  446f08:	str	w0, [sp, #60]
  446f0c:	ldr	x0, [sp, #40]
  446f10:	ldr	x0, [x0]
  446f14:	ldr	w1, [sp, #36]
  446f18:	bl	44392c <ferror@plt+0x40fbc>
  446f1c:	str	w0, [sp, #56]
  446f20:	ldr	x0, [sp, #40]
  446f24:	ldr	x0, [x0]
  446f28:	mov	w2, #0x1                   	// #1
  446f2c:	ldr	w1, [sp, #56]
  446f30:	bl	44484c <ferror@plt+0x41edc>
  446f34:	str	w0, [sp, #52]
  446f38:	ldr	w1, [sp, #52]
  446f3c:	ldr	w0, [sp, #56]
  446f40:	cmp	w1, w0
  446f44:	b.ne	446f54 <ferror@plt+0x445e4>  // b.any
  446f48:	ldr	x0, [sp, #40]
  446f4c:	bl	447024 <ferror@plt+0x446b4>
  446f50:	b	446f70 <ferror@plt+0x44600>
  446f54:	ldr	w0, [sp, #52]
  446f58:	str	w0, [sp, #56]
  446f5c:	ldr	x3, [sp, #24]
  446f60:	ldr	w2, [sp, #56]
  446f64:	ldr	w1, [sp, #60]
  446f68:	ldr	x0, [sp, #40]
  446f6c:	bl	4470cc <ferror@plt+0x4475c>
  446f70:	ldp	x29, x30, [sp], #64
  446f74:	ret
  446f78:	stp	x29, x30, [sp, #-32]!
  446f7c:	mov	x29, sp
  446f80:	str	x0, [sp, #24]
  446f84:	ldr	x0, [sp, #24]
  446f88:	add	x0, x0, #0x78
  446f8c:	bl	409cec <ferror@plt+0x737c>
  446f90:	cmp	w0, #0x0
  446f94:	cset	w0, ne  // ne = any
  446f98:	and	w0, w0, #0xff
  446f9c:	cmp	w0, #0x0
  446fa0:	b.eq	446fc4 <ferror@plt+0x44654>  // b.none
  446fa4:	ldr	x0, [sp, #24]
  446fa8:	add	x0, x0, #0x78
  446fac:	bl	409cec <ferror@plt+0x737c>
  446fb0:	sub	w0, w0, #0x1
  446fb4:	mov	w1, w0
  446fb8:	ldr	x0, [sp, #24]
  446fbc:	bl	409c04 <ferror@plt+0x7294>
  446fc0:	b	446fc8 <ferror@plt+0x44658>
  446fc4:	mov	x0, #0x0                   	// #0
  446fc8:	ldp	x29, x30, [sp], #32
  446fcc:	ret
  446fd0:	stp	x29, x30, [sp, #-32]!
  446fd4:	mov	x29, sp
  446fd8:	str	x0, [sp, #24]
  446fdc:	str	w1, [sp, #20]
  446fe0:	ldr	x0, [sp, #24]
  446fe4:	ldrb	w0, [x0, #160]
  446fe8:	cmp	w0, #0x0
  446fec:	b.eq	446ff8 <ferror@plt+0x44688>  // b.none
  446ff0:	mov	w0, #0x1                   	// #1
  446ff4:	b	44701c <ferror@plt+0x446ac>
  446ff8:	ldr	w1, [sp, #20]
  446ffc:	mov	w0, #0x60000000            	// #1610612736
  447000:	cmp	w1, w0
  447004:	b.hi	447010 <ferror@plt+0x446a0>  // b.pmore
  447008:	mov	w0, #0x0                   	// #0
  44700c:	b	44701c <ferror@plt+0x446ac>
  447010:	ldr	x0, [sp, #24]
  447014:	bl	447024 <ferror@plt+0x446b4>
  447018:	mov	w0, #0x1                   	// #1
  44701c:	ldp	x29, x30, [sp], #32
  447020:	ret
  447024:	stp	x29, x30, [sp, #-64]!
  447028:	mov	x29, sp
  44702c:	str	x19, [sp, #16]
  447030:	str	x0, [sp, #40]
  447034:	ldr	x0, [sp, #40]
  447038:	mov	w1, #0x1                   	// #1
  44703c:	strb	w1, [x0, #160]
  447040:	str	wzr, [sp, #60]
  447044:	ldr	x0, [sp, #40]
  447048:	add	x0, x0, #0x78
  44704c:	bl	409cec <ferror@plt+0x737c>
  447050:	mov	w1, w0
  447054:	ldr	w0, [sp, #60]
  447058:	cmp	w0, w1
  44705c:	cset	w0, cc  // cc = lo, ul, last
  447060:	and	w0, w0, #0xff
  447064:	cmp	w0, #0x0
  447068:	b.eq	4470ac <ferror@plt+0x4473c>  // b.none
  44706c:	ldr	w0, [sp, #60]
  447070:	mov	w1, w0
  447074:	ldr	x0, [sp, #40]
  447078:	bl	409c04 <ferror@plt+0x7294>
  44707c:	mov	x19, x0
  447080:	cmp	x19, #0x0
  447084:	b.eq	44709c <ferror@plt+0x4472c>  // b.none
  447088:	mov	x0, x19
  44708c:	bl	447790 <ferror@plt+0x44e20>
  447090:	mov	x1, #0x18                  	// #24
  447094:	mov	x0, x19
  447098:	bl	46ff18 <_obstack_memory_used@@Base+0x9b4>
  44709c:	ldr	w0, [sp, #60]
  4470a0:	add	w0, w0, #0x1
  4470a4:	str	w0, [sp, #60]
  4470a8:	b	447044 <ferror@plt+0x446d4>
  4470ac:	ldr	x0, [sp, #40]
  4470b0:	add	x0, x0, #0x78
  4470b4:	mov	w1, #0x0                   	// #0
  4470b8:	bl	447a18 <ferror@plt+0x450a8>
  4470bc:	nop
  4470c0:	ldr	x19, [sp, #16]
  4470c4:	ldp	x29, x30, [sp], #64
  4470c8:	ret
  4470cc:	stp	x29, x30, [sp, #-160]!
  4470d0:	mov	x29, sp
  4470d4:	stp	x19, x20, [sp, #16]
  4470d8:	str	x0, [sp, #56]
  4470dc:	str	w1, [sp, #52]
  4470e0:	str	w2, [sp, #48]
  4470e4:	str	x3, [sp, #40]
  4470e8:	ldr	w1, [sp, #52]
  4470ec:	ldr	x0, [sp, #56]
  4470f0:	bl	446fd0 <ferror@plt+0x44660>
  4470f4:	and	w0, w0, #0xff
  4470f8:	cmp	w0, #0x0
  4470fc:	b.ne	4472ac <ferror@plt+0x4493c>  // b.any
  447100:	ldr	w1, [sp, #48]
  447104:	ldr	x0, [sp, #56]
  447108:	bl	446fd0 <ferror@plt+0x44660>
  44710c:	and	w0, w0, #0xff
  447110:	cmp	w0, #0x0
  447114:	b.ne	4472b4 <ferror@plt+0x44944>  // b.any
  447118:	add	x0, sp, #0x68
  44711c:	mov	x8, x0
  447120:	mov	w1, #0x1                   	// #1
  447124:	ldr	w0, [sp, #52]
  447128:	bl	41e66c <ferror@plt+0x1bcfc>
  44712c:	add	x0, sp, #0x48
  447130:	mov	x8, x0
  447134:	mov	w1, #0x1                   	// #1
  447138:	ldr	w0, [sp, #48]
  44713c:	bl	41e66c <ferror@plt+0x1bcfc>
  447140:	ldr	x1, [sp, #104]
  447144:	ldr	x0, [sp, #72]
  447148:	cmp	x1, x0
  44714c:	b.eq	44715c <ferror@plt+0x447ec>  // b.none
  447150:	ldr	x0, [sp, #56]
  447154:	bl	447024 <ferror@plt+0x446b4>
  447158:	b	4472c0 <ferror@plt+0x44950>
  44715c:	ldr	w1, [sp, #112]
  447160:	ldr	w0, [sp, #80]
  447164:	cmp	w1, w0
  447168:	b.eq	447178 <ferror@plt+0x44808>  // b.none
  44716c:	ldr	x0, [sp, #56]
  447170:	bl	447024 <ferror@plt+0x446b4>
  447174:	b	4472c0 <ferror@plt+0x44950>
  447178:	ldr	w1, [sp, #116]
  44717c:	ldr	w0, [sp, #84]
  447180:	cmp	w1, w0
  447184:	b.le	447194 <ferror@plt+0x44824>
  447188:	ldr	x0, [sp, #56]
  44718c:	bl	447024 <ferror@plt+0x446b4>
  447190:	b	4472c0 <ferror@plt+0x44950>
  447194:	mov	w1, #0xa                   	// #10
  447198:	ldr	x0, [sp, #40]
  44719c:	bl	402760 <strchr@plt>
  4471a0:	str	x0, [sp, #152]
  4471a4:	ldr	x0, [sp, #152]
  4471a8:	cmp	x0, #0x0
  4471ac:	b.eq	447204 <ferror@plt+0x44894>  // b.none
  4471b0:	ldr	w1, [sp, #52]
  4471b4:	ldr	w0, [sp, #48]
  4471b8:	cmp	w1, w0
  4471bc:	b.eq	4471cc <ferror@plt+0x4485c>  // b.none
  4471c0:	ldr	x0, [sp, #56]
  4471c4:	bl	447024 <ferror@plt+0x446b4>
  4471c8:	b	4472c0 <ferror@plt+0x44950>
  4471cc:	ldr	w0, [sp, #116]
  4471d0:	cmp	w0, #0x1
  4471d4:	b.eq	4471e4 <ferror@plt+0x44874>  // b.none
  4471d8:	ldr	x0, [sp, #56]
  4471dc:	bl	447024 <ferror@plt+0x446b4>
  4471e0:	b	4472c0 <ferror@plt+0x44950>
  4471e4:	ldr	x0, [sp, #152]
  4471e8:	add	x0, x0, #0x1
  4471ec:	ldrb	w0, [x0]
  4471f0:	cmp	w0, #0x0
  4471f4:	b.eq	447204 <ferror@plt+0x44894>  // b.none
  4471f8:	ldr	x0, [sp, #56]
  4471fc:	bl	447024 <ferror@plt+0x446b4>
  447200:	b	4472c0 <ferror@plt+0x44950>
  447204:	ldr	x0, [sp, #56]
  447208:	bl	446f78 <ferror@plt+0x44608>
  44720c:	str	x0, [sp, #144]
  447210:	ldr	x0, [sp, #144]
  447214:	cmp	x0, #0x0
  447218:	b.eq	447240 <ferror@plt+0x448d0>  // b.none
  44721c:	ldr	x0, [sp, #144]
  447220:	bl	4474bc <ferror@plt+0x44b4c>
  447224:	and	w0, w0, #0xff
  447228:	eor	w0, w0, #0x1
  44722c:	and	w0, w0, #0xff
  447230:	cmp	w0, #0x0
  447234:	b.eq	447240 <ferror@plt+0x448d0>  // b.none
  447238:	mov	w0, #0x1                   	// #1
  44723c:	b	447244 <ferror@plt+0x448d4>
  447240:	mov	w0, #0x0                   	// #0
  447244:	cmp	w0, #0x0
  447248:	b.eq	44726c <ferror@plt+0x448fc>  // b.none
  44724c:	ldr	x3, [sp, #40]
  447250:	ldr	w2, [sp, #48]
  447254:	ldr	w1, [sp, #52]
  447258:	ldr	x0, [sp, #144]
  44725c:	bl	4473e0 <ferror@plt+0x44a70>
  447260:	and	w0, w0, #0xff
  447264:	cmp	w0, #0x0
  447268:	b.ne	4472bc <ferror@plt+0x4494c>  // b.any
  44726c:	ldr	x0, [sp, #56]
  447270:	add	x20, x0, #0x78
  447274:	mov	x0, #0x18                  	// #24
  447278:	bl	470158 <_obstack_memory_used@@Base+0xbf4>
  44727c:	mov	x19, x0
  447280:	ldr	x3, [sp, #40]
  447284:	ldr	w2, [sp, #48]
  447288:	ldr	w1, [sp, #52]
  44728c:	mov	x0, x19
  447290:	bl	4472cc <ferror@plt+0x4495c>
  447294:	str	x19, [sp, #136]
  447298:	add	x0, sp, #0x88
  44729c:	mov	x1, x0
  4472a0:	mov	x0, x20
  4472a4:	bl	447a3c <ferror@plt+0x450cc>
  4472a8:	b	4472c0 <ferror@plt+0x44950>
  4472ac:	nop
  4472b0:	b	4472c0 <ferror@plt+0x44950>
  4472b4:	nop
  4472b8:	b	4472c0 <ferror@plt+0x44950>
  4472bc:	nop
  4472c0:	ldp	x19, x20, [sp, #16]
  4472c4:	ldp	x29, x30, [sp], #160
  4472c8:	ret
  4472cc:	stp	x29, x30, [sp, #-48]!
  4472d0:	mov	x29, sp
  4472d4:	str	x0, [sp, #40]
  4472d8:	str	w1, [sp, #36]
  4472dc:	str	w2, [sp, #32]
  4472e0:	str	x3, [sp, #24]
  4472e4:	ldr	x0, [sp, #40]
  4472e8:	ldr	w1, [sp, #36]
  4472ec:	str	w1, [x0]
  4472f0:	ldr	x0, [sp, #40]
  4472f4:	ldr	w1, [sp, #32]
  4472f8:	str	w1, [x0, #4]
  4472fc:	ldr	x0, [sp, #24]
  447300:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  447304:	mov	x1, x0
  447308:	ldr	x0, [sp, #40]
  44730c:	str	x1, [x0, #8]
  447310:	ldr	x0, [sp, #24]
  447314:	bl	402330 <strlen@plt>
  447318:	mov	x1, x0
  44731c:	ldr	x0, [sp, #40]
  447320:	str	x1, [x0, #16]
  447324:	nop
  447328:	ldp	x29, x30, [sp], #48
  44732c:	ret
  447330:	stp	x29, x30, [sp, #-112]!
  447334:	mov	x29, sp
  447338:	str	x0, [sp, #40]
  44733c:	str	x1, [sp, #32]
  447340:	str	w2, [sp, #28]
  447344:	ldr	x0, [sp, #40]
  447348:	ldr	w0, [x0]
  44734c:	add	x1, sp, #0x50
  447350:	mov	x8, x1
  447354:	mov	w1, #0x1                   	// #1
  447358:	bl	41e66c <ferror@plt+0x1bcfc>
  44735c:	ldr	x0, [sp, #80]
  447360:	ldr	x1, [sp, #32]
  447364:	cmp	x1, x0
  447368:	b.eq	447374 <ferror@plt+0x44a04>  // b.none
  44736c:	mov	w0, #0x0                   	// #0
  447370:	b	4473d8 <ferror@plt+0x44a68>
  447374:	ldr	w0, [sp, #88]
  447378:	ldr	w1, [sp, #28]
  44737c:	cmp	w1, w0
  447380:	b.ge	44738c <ferror@plt+0x44a1c>  // b.tcont
  447384:	mov	w0, #0x0                   	// #0
  447388:	b	4473d8 <ferror@plt+0x44a68>
  44738c:	ldr	x0, [sp, #40]
  447390:	ldr	w0, [x0, #4]
  447394:	add	x1, sp, #0x30
  447398:	mov	x8, x1
  44739c:	mov	w1, #0x1                   	// #1
  4473a0:	bl	41e66c <ferror@plt+0x1bcfc>
  4473a4:	ldr	x0, [sp, #48]
  4473a8:	ldr	x1, [sp, #32]
  4473ac:	cmp	x1, x0
  4473b0:	b.eq	4473bc <ferror@plt+0x44a4c>  // b.none
  4473b4:	mov	w0, #0x0                   	// #0
  4473b8:	b	4473d8 <ferror@plt+0x44a68>
  4473bc:	ldr	w0, [sp, #56]
  4473c0:	ldr	w1, [sp, #28]
  4473c4:	cmp	w1, w0
  4473c8:	b.le	4473d4 <ferror@plt+0x44a64>
  4473cc:	mov	w0, #0x0                   	// #0
  4473d0:	b	4473d8 <ferror@plt+0x44a68>
  4473d4:	mov	w0, #0x1                   	// #1
  4473d8:	ldp	x29, x30, [sp], #112
  4473dc:	ret
  4473e0:	stp	x29, x30, [sp, #-64]!
  4473e4:	mov	x29, sp
  4473e8:	str	x0, [sp, #40]
  4473ec:	str	w1, [sp, #36]
  4473f0:	str	w2, [sp, #32]
  4473f4:	str	x3, [sp, #24]
  4473f8:	ldr	x0, [sp, #40]
  4473fc:	ldr	w0, [x0, #4]
  447400:	ldr	w1, [sp, #36]
  447404:	cmp	w1, w0
  447408:	b.eq	447414 <ferror@plt+0x44aa4>  // b.none
  44740c:	mov	w0, #0x0                   	// #0
  447410:	b	4474b4 <ferror@plt+0x44b44>
  447414:	ldr	x0, [sp, #40]
  447418:	ldr	w1, [sp, #32]
  44741c:	str	w1, [x0, #4]
  447420:	ldr	x0, [sp, #24]
  447424:	bl	402330 <strlen@plt>
  447428:	str	x0, [sp, #56]
  44742c:	ldr	x0, [sp, #40]
  447430:	ldr	x2, [x0, #8]
  447434:	ldr	x0, [sp, #40]
  447438:	ldr	x1, [x0, #16]
  44743c:	ldr	x0, [sp, #56]
  447440:	add	x0, x1, x0
  447444:	add	x0, x0, #0x1
  447448:	mov	x1, x0
  44744c:	mov	x0, x2
  447450:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  447454:	mov	x1, x0
  447458:	ldr	x0, [sp, #40]
  44745c:	str	x1, [x0, #8]
  447460:	ldr	x0, [sp, #40]
  447464:	ldr	x1, [x0, #8]
  447468:	ldr	x0, [sp, #40]
  44746c:	ldr	x0, [x0, #16]
  447470:	add	x0, x1, x0
  447474:	ldr	x2, [sp, #56]
  447478:	ldr	x1, [sp, #24]
  44747c:	bl	4022e0 <memcpy@plt>
  447480:	ldr	x0, [sp, #40]
  447484:	ldr	x1, [x0, #16]
  447488:	ldr	x0, [sp, #56]
  44748c:	add	x1, x1, x0
  447490:	ldr	x0, [sp, #40]
  447494:	str	x1, [x0, #16]
  447498:	ldr	x0, [sp, #40]
  44749c:	ldr	x1, [x0, #8]
  4474a0:	ldr	x0, [sp, #40]
  4474a4:	ldr	x0, [x0, #16]
  4474a8:	add	x0, x1, x0
  4474ac:	strb	wzr, [x0]
  4474b0:	mov	w0, #0x1                   	// #1
  4474b4:	ldp	x29, x30, [sp], #64
  4474b8:	ret
  4474bc:	sub	sp, sp, #0x10
  4474c0:	str	x0, [sp, #8]
  4474c4:	ldr	x0, [sp, #8]
  4474c8:	ldr	x0, [x0, #16]
  4474cc:	cmp	x0, #0x0
  4474d0:	b.ne	4474dc <ferror@plt+0x44b6c>  // b.any
  4474d4:	mov	w0, #0x0                   	// #0
  4474d8:	b	447504 <ferror@plt+0x44b94>
  4474dc:	ldr	x0, [sp, #8]
  4474e0:	ldr	x1, [x0, #8]
  4474e4:	ldr	x0, [sp, #8]
  4474e8:	ldr	x0, [x0, #16]
  4474ec:	sub	x0, x0, #0x1
  4474f0:	add	x0, x1, x0
  4474f4:	ldrb	w0, [x0]
  4474f8:	cmp	w0, #0xa
  4474fc:	cset	w0, eq  // eq = none
  447500:	and	w0, w0, #0xff
  447504:	add	sp, sp, #0x10
  447508:	ret
  44750c:	sub	sp, sp, #0x20
  447510:	str	w0, [sp, #12]
  447514:	ldr	w0, [sp, #12]
  447518:	str	w0, [sp, #24]
  44751c:	ldr	w0, [sp, #12]
  447520:	str	w0, [sp, #28]
  447524:	ldr	x0, [sp, #24]
  447528:	add	sp, sp, #0x20
  44752c:	ret
  447530:	sub	sp, sp, #0x10
  447534:	str	w0, [sp, #12]
  447538:	ldr	w1, [sp, #12]
  44753c:	mov	w0, #0x6fffffff            	// #1879048191
  447540:	cmp	w1, w0
  447544:	cset	w0, ls  // ls = plast
  447548:	and	w0, w0, #0xff
  44754c:	add	sp, sp, #0x10
  447550:	ret
  447554:	stp	x29, x30, [sp, #-32]!
  447558:	mov	x29, sp
  44755c:	str	w0, [sp, #28]
  447560:	ldr	w0, [sp, #28]
  447564:	bl	447530 <ferror@plt+0x44bc0>
  447568:	and	w0, w0, #0xff
  44756c:	eor	w0, w0, #0x1
  447570:	and	w0, w0, #0xff
  447574:	cmp	w0, #0x0
  447578:	b.eq	4475a0 <ferror@plt+0x44c30>  // b.none
  44757c:	ldr	w0, [sp, #28]
  447580:	bl	410168 <ferror@plt+0xd7f8>
  447584:	and	w0, w0, #0xff
  447588:	eor	w0, w0, #0x1
  44758c:	and	w0, w0, #0xff
  447590:	cmp	w0, #0x0
  447594:	b.eq	4475a0 <ferror@plt+0x44c30>  // b.none
  447598:	mov	w0, #0x1                   	// #1
  44759c:	b	4475a4 <ferror@plt+0x44c34>
  4475a0:	mov	w0, #0x0                   	// #0
  4475a4:	ldp	x29, x30, [sp], #32
  4475a8:	ret
  4475ac:	stp	x29, x30, [sp, #-32]!
  4475b0:	mov	x29, sp
  4475b4:	str	x0, [sp, #24]
  4475b8:	ldr	x0, [sp, #24]
  4475bc:	ldr	w0, [x0]
  4475c0:	bl	447530 <ferror@plt+0x44bc0>
  4475c4:	and	w0, w0, #0xff
  4475c8:	ldp	x29, x30, [sp], #32
  4475cc:	ret
  4475d0:	sub	sp, sp, #0x10
  4475d4:	str	x0, [sp, #8]
  4475d8:	ldr	x0, [sp, #8]
  4475dc:	add	sp, sp, #0x10
  4475e0:	ret
  4475e4:	sub	sp, sp, #0x10
  4475e8:	str	x0, [sp, #8]
  4475ec:	ldr	x0, [sp, #8]
  4475f0:	add	sp, sp, #0x10
  4475f4:	ret
  4475f8:	sub	sp, sp, #0x10
  4475fc:	str	x0, [sp, #8]
  447600:	ldr	x0, [sp, #8]
  447604:	ldr	x0, [x0, #8]
  447608:	add	sp, sp, #0x10
  44760c:	ret
  447610:	sub	sp, sp, #0x10
  447614:	str	x0, [sp, #8]
  447618:	strb	w1, [sp, #7]
  44761c:	ldrb	w0, [sp, #7]
  447620:	cmp	w0, #0x0
  447624:	b.eq	447634 <ferror@plt+0x44cc4>  // b.none
  447628:	ldr	x0, [sp, #8]
  44762c:	ldr	w0, [x0, #32]
  447630:	b	44763c <ferror@plt+0x44ccc>
  447634:	ldr	x0, [sp, #8]
  447638:	ldr	w0, [x0, #8]
  44763c:	add	sp, sp, #0x10
  447640:	ret
  447644:	sub	sp, sp, #0x10
  447648:	str	x0, [sp, #8]
  44764c:	strb	w1, [sp, #7]
  447650:	ldrb	w0, [sp, #7]
  447654:	cmp	w0, #0x0
  447658:	b.eq	447668 <ferror@plt+0x44cf8>  // b.none
  44765c:	ldr	x0, [sp, #8]
  447660:	add	x0, x0, #0x20
  447664:	b	447670 <ferror@plt+0x44d00>
  447668:	ldr	x0, [sp, #8]
  44766c:	add	x0, x0, #0x8
  447670:	add	sp, sp, #0x10
  447674:	ret
  447678:	sub	sp, sp, #0x10
  44767c:	str	x0, [sp, #8]
  447680:	strb	w1, [sp, #7]
  447684:	ldrb	w0, [sp, #7]
  447688:	cmp	w0, #0x0
  44768c:	b.eq	44769c <ferror@plt+0x44d2c>  // b.none
  447690:	ldr	x0, [sp, #8]
  447694:	add	x0, x0, #0x24
  447698:	b	4476a4 <ferror@plt+0x44d34>
  44769c:	ldr	x0, [sp, #8]
  4476a0:	add	x0, x0, #0xc
  4476a4:	add	sp, sp, #0x10
  4476a8:	ret
  4476ac:	sub	sp, sp, #0x10
  4476b0:	str	x0, [sp, #8]
  4476b4:	strb	w1, [sp, #7]
  4476b8:	ldrb	w0, [sp, #7]
  4476bc:	cmp	w0, #0x0
  4476c0:	b.eq	4476d0 <ferror@plt+0x44d60>  // b.none
  4476c4:	ldr	x0, [sp, #8]
  4476c8:	add	x0, x0, #0x28
  4476cc:	b	4476d8 <ferror@plt+0x44d68>
  4476d0:	ldr	x0, [sp, #8]
  4476d4:	add	x0, x0, #0x10
  4476d8:	add	sp, sp, #0x10
  4476dc:	ret
  4476e0:	stp	x29, x30, [sp, #-32]!
  4476e4:	mov	x29, sp
  4476e8:	str	x0, [sp, #24]
  4476ec:	mov	w1, #0x0                   	// #0
  4476f0:	ldr	x0, [sp, #24]
  4476f4:	bl	447610 <ferror@plt+0x44ca0>
  4476f8:	ldp	x29, x30, [sp], #32
  4476fc:	ret
  447700:	stp	x29, x30, [sp, #-32]!
  447704:	mov	x29, sp
  447708:	str	x0, [sp, #24]
  44770c:	mov	w1, #0x0                   	// #0
  447710:	ldr	x0, [sp, #24]
  447714:	bl	4476ac <ferror@plt+0x44d3c>
  447718:	ldp	x29, x30, [sp], #32
  44771c:	ret
  447720:	sub	sp, sp, #0x10
  447724:	str	x0, [sp, #8]
  447728:	ldr	x0, [sp, #8]
  44772c:	ldr	x0, [x0, #24]
  447730:	add	sp, sp, #0x10
  447734:	ret
  447738:	stp	x29, x30, [sp, #-32]!
  44773c:	mov	x29, sp
  447740:	str	x0, [sp, #24]
  447744:	mov	w1, #0x1                   	// #1
  447748:	ldr	x0, [sp, #24]
  44774c:	bl	447610 <ferror@plt+0x44ca0>
  447750:	ldp	x29, x30, [sp], #32
  447754:	ret
  447758:	stp	x29, x30, [sp, #-32]!
  44775c:	mov	x29, sp
  447760:	str	x0, [sp, #24]
  447764:	mov	w1, #0x1                   	// #1
  447768:	ldr	x0, [sp, #24]
  44776c:	bl	4476ac <ferror@plt+0x44d3c>
  447770:	ldp	x29, x30, [sp], #32
  447774:	ret
  447778:	sub	sp, sp, #0x10
  44777c:	str	x0, [sp, #8]
  447780:	ldr	x0, [sp, #8]
  447784:	ldrb	w0, [x0, #5]
  447788:	add	sp, sp, #0x10
  44778c:	ret
  447790:	stp	x29, x30, [sp, #-32]!
  447794:	mov	x29, sp
  447798:	str	x0, [sp, #24]
  44779c:	ldr	x0, [sp, #24]
  4477a0:	ldr	x0, [x0, #8]
  4477a4:	bl	402730 <free@plt>
  4477a8:	nop
  4477ac:	ldp	x29, x30, [sp], #32
  4477b0:	ret
  4477b4:	sub	sp, sp, #0x10
  4477b8:	str	x0, [sp, #8]
  4477bc:	ldr	x0, [sp, #8]
  4477c0:	str	wzr, [x0]
  4477c4:	ldr	x0, [sp, #8]
  4477c8:	str	wzr, [x0, #56]
  4477cc:	ldr	x0, [sp, #8]
  4477d0:	str	xzr, [x0, #64]
  4477d4:	nop
  4477d8:	add	sp, sp, #0x10
  4477dc:	ret
  4477e0:	stp	x29, x30, [sp, #-32]!
  4477e4:	mov	x29, sp
  4477e8:	str	x0, [sp, #24]
  4477ec:	ldr	x0, [sp, #24]
  4477f0:	ldr	x0, [x0, #64]
  4477f4:	bl	402730 <free@plt>
  4477f8:	nop
  4477fc:	ldp	x29, x30, [sp], #32
  447800:	ret
  447804:	sub	sp, sp, #0x10
  447808:	str	x0, [sp, #8]
  44780c:	ldr	x0, [sp, #8]
  447810:	str	wzr, [x0]
  447814:	ldr	x0, [sp, #8]
  447818:	str	wzr, [x0, #24]
  44781c:	ldr	x0, [sp, #8]
  447820:	str	xzr, [x0, #32]
  447824:	nop
  447828:	add	sp, sp, #0x10
  44782c:	ret
  447830:	stp	x29, x30, [sp, #-32]!
  447834:	mov	x29, sp
  447838:	str	x0, [sp, #24]
  44783c:	ldr	x0, [sp, #24]
  447840:	ldr	x0, [x0, #32]
  447844:	bl	402730 <free@plt>
  447848:	nop
  44784c:	ldp	x29, x30, [sp], #32
  447850:	ret
  447854:	sub	sp, sp, #0x10
  447858:	str	x0, [sp, #8]
  44785c:	str	w1, [sp, #4]
  447860:	ldr	w0, [sp, #4]
  447864:	cmp	w0, #0x2
  447868:	b.gt	447884 <ferror@plt+0x44f14>
  44786c:	ldrsw	x0, [sp, #4]
  447870:	lsl	x0, x0, #4
  447874:	ldr	x1, [sp, #8]
  447878:	add	x0, x1, x0
  44787c:	add	x0, x0, #0x8
  447880:	b	44789c <ferror@plt+0x44f2c>
  447884:	ldr	x0, [sp, #8]
  447888:	ldr	x1, [x0, #64]
  44788c:	ldrsw	x0, [sp, #4]
  447890:	lsl	x0, x0, #4
  447894:	sub	x0, x0, #0x30
  447898:	add	x0, x1, x0
  44789c:	add	sp, sp, #0x10
  4478a0:	ret
  4478a4:	sub	sp, sp, #0x10
  4478a8:	str	x0, [sp, #8]
  4478ac:	str	w1, [sp, #4]
  4478b0:	ldr	w0, [sp, #4]
  4478b4:	cmp	w0, #0x2
  4478b8:	b.gt	4478d4 <ferror@plt+0x44f64>
  4478bc:	ldrsw	x0, [sp, #4]
  4478c0:	lsl	x0, x0, #4
  4478c4:	ldr	x1, [sp, #8]
  4478c8:	add	x0, x1, x0
  4478cc:	add	x0, x0, #0x8
  4478d0:	b	4478ec <ferror@plt+0x44f7c>
  4478d4:	ldr	x0, [sp, #8]
  4478d8:	ldr	x1, [x0, #64]
  4478dc:	ldrsw	x0, [sp, #4]
  4478e0:	lsl	x0, x0, #4
  4478e4:	sub	x0, x0, #0x30
  4478e8:	add	x0, x1, x0
  4478ec:	add	sp, sp, #0x10
  4478f0:	ret
  4478f4:	stp	x29, x30, [sp, #-48]!
  4478f8:	mov	x29, sp
  4478fc:	str	x0, [sp, #24]
  447900:	str	x1, [sp, #16]
  447904:	ldr	x0, [sp, #24]
  447908:	ldr	w0, [x0]
  44790c:	add	w2, w0, #0x1
  447910:	ldr	x1, [sp, #24]
  447914:	str	w2, [x1]
  447918:	str	w0, [sp, #44]
  44791c:	ldr	w0, [sp, #44]
  447920:	cmp	w0, #0x2
  447924:	b.gt	447948 <ferror@plt+0x44fd8>
  447928:	ldr	x1, [sp, #24]
  44792c:	ldrsw	x0, [sp, #44]
  447930:	lsl	x0, x0, #4
  447934:	add	x2, x1, x0
  447938:	ldr	x0, [sp, #16]
  44793c:	ldp	x0, x1, [x0]
  447940:	stp	x0, x1, [x2, #8]
  447944:	b	447a0c <ferror@plt+0x4509c>
  447948:	ldr	w0, [sp, #44]
  44794c:	sub	w0, w0, #0x3
  447950:	str	w0, [sp, #44]
  447954:	ldr	x0, [sp, #24]
  447958:	ldr	x0, [x0, #64]
  44795c:	cmp	x0, #0x0
  447960:	b.ne	447994 <ferror@plt+0x45024>  // b.any
  447964:	ldr	x0, [sp, #24]
  447968:	mov	w1, #0x10                  	// #16
  44796c:	str	w1, [x0, #56]
  447970:	ldr	x0, [sp, #24]
  447974:	ldr	w0, [x0, #56]
  447978:	sxtw	x0, w0
  44797c:	lsl	x0, x0, #4
  447980:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  447984:	mov	x1, x0
  447988:	ldr	x0, [sp, #24]
  44798c:	str	x1, [x0, #64]
  447990:	b	4479ec <ferror@plt+0x4507c>
  447994:	ldr	x0, [sp, #24]
  447998:	ldr	w0, [x0, #56]
  44799c:	ldr	w1, [sp, #44]
  4479a0:	cmp	w1, w0
  4479a4:	b.lt	4479ec <ferror@plt+0x4507c>  // b.tstop
  4479a8:	ldr	x0, [sp, #24]
  4479ac:	ldr	w0, [x0, #56]
  4479b0:	lsl	w1, w0, #1
  4479b4:	ldr	x0, [sp, #24]
  4479b8:	str	w1, [x0, #56]
  4479bc:	ldr	x0, [sp, #24]
  4479c0:	ldr	x2, [x0, #64]
  4479c4:	ldr	x0, [sp, #24]
  4479c8:	ldr	w0, [x0, #56]
  4479cc:	sxtw	x0, w0
  4479d0:	lsl	x0, x0, #4
  4479d4:	mov	x1, x0
  4479d8:	mov	x0, x2
  4479dc:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  4479e0:	mov	x1, x0
  4479e4:	ldr	x0, [sp, #24]
  4479e8:	str	x1, [x0, #64]
  4479ec:	ldr	x0, [sp, #24]
  4479f0:	ldr	x1, [x0, #64]
  4479f4:	ldrsw	x0, [sp, #44]
  4479f8:	lsl	x0, x0, #4
  4479fc:	add	x2, x1, x0
  447a00:	ldr	x0, [sp, #16]
  447a04:	ldp	x0, x1, [x0]
  447a08:	stp	x0, x1, [x2]
  447a0c:	nop
  447a10:	ldp	x29, x30, [sp], #48
  447a14:	ret
  447a18:	sub	sp, sp, #0x10
  447a1c:	str	x0, [sp, #8]
  447a20:	str	w1, [sp, #4]
  447a24:	ldr	x0, [sp, #8]
  447a28:	ldr	w1, [sp, #4]
  447a2c:	str	w1, [x0]
  447a30:	nop
  447a34:	add	sp, sp, #0x10
  447a38:	ret
  447a3c:	stp	x29, x30, [sp, #-48]!
  447a40:	mov	x29, sp
  447a44:	str	x0, [sp, #24]
  447a48:	str	x1, [sp, #16]
  447a4c:	ldr	x0, [sp, #24]
  447a50:	ldr	w0, [x0]
  447a54:	add	w2, w0, #0x1
  447a58:	ldr	x1, [sp, #24]
  447a5c:	str	w2, [x1]
  447a60:	str	w0, [sp, #44]
  447a64:	ldr	w0, [sp, #44]
  447a68:	cmp	w0, #0x1
  447a6c:	b.gt	447a90 <ferror@plt+0x45120>
  447a70:	ldr	x0, [sp, #16]
  447a74:	ldr	x1, [x0]
  447a78:	ldr	x2, [sp, #24]
  447a7c:	ldrsw	x0, [sp, #44]
  447a80:	lsl	x0, x0, #3
  447a84:	add	x0, x2, x0
  447a88:	str	x1, [x0, #8]
  447a8c:	b	447b54 <ferror@plt+0x451e4>
  447a90:	ldr	w0, [sp, #44]
  447a94:	sub	w0, w0, #0x2
  447a98:	str	w0, [sp, #44]
  447a9c:	ldr	x0, [sp, #24]
  447aa0:	ldr	x0, [x0, #32]
  447aa4:	cmp	x0, #0x0
  447aa8:	b.ne	447adc <ferror@plt+0x4516c>  // b.any
  447aac:	ldr	x0, [sp, #24]
  447ab0:	mov	w1, #0x10                  	// #16
  447ab4:	str	w1, [x0, #24]
  447ab8:	ldr	x0, [sp, #24]
  447abc:	ldr	w0, [x0, #24]
  447ac0:	sxtw	x0, w0
  447ac4:	lsl	x0, x0, #3
  447ac8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  447acc:	mov	x1, x0
  447ad0:	ldr	x0, [sp, #24]
  447ad4:	str	x1, [x0, #32]
  447ad8:	b	447b34 <ferror@plt+0x451c4>
  447adc:	ldr	x0, [sp, #24]
  447ae0:	ldr	w0, [x0, #24]
  447ae4:	ldr	w1, [sp, #44]
  447ae8:	cmp	w1, w0
  447aec:	b.lt	447b34 <ferror@plt+0x451c4>  // b.tstop
  447af0:	ldr	x0, [sp, #24]
  447af4:	ldr	w0, [x0, #24]
  447af8:	lsl	w1, w0, #1
  447afc:	ldr	x0, [sp, #24]
  447b00:	str	w1, [x0, #24]
  447b04:	ldr	x0, [sp, #24]
  447b08:	ldr	x2, [x0, #32]
  447b0c:	ldr	x0, [sp, #24]
  447b10:	ldr	w0, [x0, #24]
  447b14:	sxtw	x0, w0
  447b18:	lsl	x0, x0, #3
  447b1c:	mov	x1, x0
  447b20:	mov	x0, x2
  447b24:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  447b28:	mov	x1, x0
  447b2c:	ldr	x0, [sp, #24]
  447b30:	str	x1, [x0, #32]
  447b34:	ldr	x0, [sp, #24]
  447b38:	ldr	x1, [x0, #32]
  447b3c:	ldrsw	x0, [sp, #44]
  447b40:	lsl	x0, x0, #3
  447b44:	add	x0, x1, x0
  447b48:	ldr	x1, [sp, #16]
  447b4c:	ldr	x1, [x1]
  447b50:	str	x1, [x0]
  447b54:	nop
  447b58:	ldp	x29, x30, [sp], #48
  447b5c:	ret
  447b60:	sub	sp, sp, #0x10
  447b64:	str	x0, [sp, #8]
  447b68:	ldr	x0, [sp, #8]
  447b6c:	ldr	x0, [x0]
  447b70:	cmp	x0, #0x0
  447b74:	b.eq	447b88 <ferror@plt+0x45218>  // b.none
  447b78:	ldr	x0, [sp, #8]
  447b7c:	ldr	x0, [x0]
  447b80:	ldrb	w0, [x0, #106]
  447b84:	b	447b8c <ferror@plt+0x4521c>
  447b88:	mov	w0, #0x0                   	// #0
  447b8c:	add	sp, sp, #0x10
  447b90:	ret
  447b94:	stp	x29, x30, [sp, #-48]!
  447b98:	mov	x29, sp
  447b9c:	str	x0, [sp, #40]
  447ba0:	str	x1, [sp, #32]
  447ba4:	str	x2, [sp, #24]
  447ba8:	ldr	x0, [sp, #40]
  447bac:	ldr	x0, [x0, #56]
  447bb0:	ldr	x1, [x0, #24]
  447bb4:	ldr	x0, [sp, #40]
  447bb8:	ldr	x0, [x0, #56]
  447bbc:	ldr	x0, [x0, #16]
  447bc0:	sub	x0, x1, x0
  447bc4:	mov	x2, x0
  447bc8:	ldr	x1, [sp, #32]
  447bcc:	ldr	x0, [sp, #24]
  447bd0:	add	x0, x1, x0
  447bd4:	cmp	x2, x0
  447bd8:	b.cs	447bf4 <ferror@plt+0x45284>  // b.hs, b.nlast
  447bdc:	ldr	x0, [sp, #40]
  447be0:	add	x0, x0, #0x38
  447be4:	ldr	x2, [sp, #24]
  447be8:	mov	x1, x0
  447bec:	ldr	x0, [sp, #40]
  447bf0:	bl	442cb4 <ferror@plt+0x40344>
  447bf4:	ldr	x0, [sp, #40]
  447bf8:	ldr	x0, [x0, #56]
  447bfc:	ldr	x0, [x0, #16]
  447c00:	ldp	x29, x30, [sp], #48
  447c04:	ret
  447c08:	stp	x29, x30, [sp, #-32]!
  447c0c:	mov	x29, sp
  447c10:	str	x0, [sp, #24]
  447c14:	str	x1, [sp, #16]
  447c18:	ldr	x1, [sp, #16]
  447c1c:	ldr	x0, [sp, #24]
  447c20:	bl	4026d0 <strcmp@plt>
  447c24:	ldp	x29, x30, [sp], #32
  447c28:	ret
  447c2c:	stp	x29, x30, [sp, #-48]!
  447c30:	mov	x29, sp
  447c34:	str	x0, [sp, #40]
  447c38:	str	x1, [sp, #32]
  447c3c:	str	x2, [sp, #24]
  447c40:	ldr	x2, [sp, #24]
  447c44:	ldr	x1, [sp, #32]
  447c48:	ldr	x0, [sp, #40]
  447c4c:	bl	4024e0 <strncmp@plt>
  447c50:	ldp	x29, x30, [sp], #48
  447c54:	ret
  447c58:	stp	x29, x30, [sp, #-32]!
  447c5c:	mov	x29, sp
  447c60:	str	x0, [sp, #24]
  447c64:	ldr	x0, [sp, #24]
  447c68:	bl	402330 <strlen@plt>
  447c6c:	ldp	x29, x30, [sp], #32
  447c70:	ret
  447c74:	stp	x29, x30, [sp, #-64]!
  447c78:	mov	x29, sp
  447c7c:	str	x0, [sp, #40]
  447c80:	str	x1, [sp, #32]
  447c84:	str	x2, [sp, #24]
  447c88:	ldr	x0, [sp, #32]
  447c8c:	bl	430618 <ferror@plt+0x2dca8>
  447c90:	and	w0, w0, #0xff
  447c94:	cmp	w0, #0x0
  447c98:	b.eq	447d34 <ferror@plt+0x453c4>  // b.none
  447c9c:	ldr	x0, [sp, #32]
  447ca0:	ldr	x0, [x0, #24]
  447ca4:	str	x0, [sp, #56]
  447ca8:	ldr	x0, [sp, #56]
  447cac:	ldrb	w0, [x0, #19]
  447cb0:	and	w0, w0, #0x20
  447cb4:	and	w0, w0, #0xff
  447cb8:	cmp	w0, #0x0
  447cbc:	b.ne	447cf8 <ferror@plt+0x45388>  // b.any
  447cc0:	ldr	x0, [sp, #40]
  447cc4:	ldr	x2, [x0, #40]
  447cc8:	ldr	x0, [sp, #56]
  447ccc:	ldr	w0, [x0, #8]
  447cd0:	mov	w1, w0
  447cd4:	mov	x0, x2
  447cd8:	bl	444ab8 <ferror@plt+0x42148>
  447cdc:	bl	410184 <ferror@plt+0xd814>
  447ce0:	bl	409b70 <ferror@plt+0x7200>
  447ce4:	and	w0, w0, #0xff
  447ce8:	cmp	w0, #0x0
  447cec:	b.eq	447cf8 <ferror@plt+0x45388>  // b.none
  447cf0:	mov	w0, #0x1                   	// #1
  447cf4:	b	447cfc <ferror@plt+0x4538c>
  447cf8:	mov	w0, #0x0                   	// #0
  447cfc:	cmp	w0, #0x0
  447d00:	b.eq	447d34 <ferror@plt+0x453c4>  // b.none
  447d04:	ldr	x0, [sp, #56]
  447d08:	ldr	w1, [x0, #8]
  447d0c:	ldr	x0, [sp, #32]
  447d10:	ldr	x0, [x0]
  447d14:	mov	x5, x0
  447d18:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  447d1c:	add	x4, x0, #0x78
  447d20:	mov	w3, #0x0                   	// #0
  447d24:	mov	w2, w1
  447d28:	mov	w1, #0xe                   	// #14
  447d2c:	ldr	x0, [sp, #40]
  447d30:	bl	430c5c <ferror@plt+0x2e2ec>
  447d34:	mov	w0, #0x1                   	// #1
  447d38:	ldp	x29, x30, [sp], #64
  447d3c:	ret
  447d40:	stp	x29, x30, [sp, #-64]!
  447d44:	mov	x29, sp
  447d48:	str	x0, [sp, #40]
  447d4c:	str	x1, [sp, #32]
  447d50:	str	w2, [sp, #28]
  447d54:	ldr	x0, [sp, #40]
  447d58:	bl	43fdc8 <ferror@plt+0x3d458>
  447d5c:	str	x0, [sp, #56]
  447d60:	ldr	w0, [sp, #28]
  447d64:	ldr	x1, [sp, #32]
  447d68:	add	x0, x1, x0
  447d6c:	strb	wzr, [x0]
  447d70:	ldr	x0, [sp, #56]
  447d74:	mov	w1, #0x3e                  	// #62
  447d78:	strb	w1, [x0, #4]
  447d7c:	ldr	x0, [sp, #56]
  447d80:	ldr	w1, [sp, #28]
  447d84:	str	w1, [x0, #8]
  447d88:	ldr	x0, [sp, #56]
  447d8c:	ldr	x1, [sp, #32]
  447d90:	str	x1, [x0, #16]
  447d94:	ldr	x0, [sp, #56]
  447d98:	strh	wzr, [x0, #6]
  447d9c:	ldr	x0, [sp, #56]
  447da0:	ldp	x29, x30, [sp], #64
  447da4:	ret
  447da8:	stp	x29, x30, [sp, #-160]!
  447dac:	mov	x29, sp
  447db0:	str	x0, [sp, #40]
  447db4:	str	x1, [sp, #32]
  447db8:	str	w2, [sp, #28]
  447dbc:	str	xzr, [sp, #152]
  447dc0:	mov	w0, #0x1                   	// #1
  447dc4:	str	w0, [sp, #148]
  447dc8:	ldr	x0, [sp, #32]
  447dcc:	ldr	w0, [x0, #24]
  447dd0:	cmp	w0, #0xa
  447dd4:	b.eq	4483bc <ferror@plt+0x45a4c>  // b.none
  447dd8:	cmp	w0, #0xa
  447ddc:	b.gt	447e50 <ferror@plt+0x454e0>
  447de0:	cmp	w0, #0x9
  447de4:	b.eq	44836c <ferror@plt+0x459fc>  // b.none
  447de8:	cmp	w0, #0x9
  447dec:	b.gt	447e50 <ferror@plt+0x454e0>
  447df0:	cmp	w0, #0x8
  447df4:	b.eq	447e74 <ferror@plt+0x45504>  // b.none
  447df8:	cmp	w0, #0x8
  447dfc:	b.gt	447e50 <ferror@plt+0x454e0>
  447e00:	cmp	w0, #0x6
  447e04:	b.eq	44812c <ferror@plt+0x457bc>  // b.none
  447e08:	cmp	w0, #0x6
  447e0c:	b.gt	447e50 <ferror@plt+0x454e0>
  447e10:	cmp	w0, #0x5
  447e14:	b.eq	44815c <ferror@plt+0x457ec>  // b.none
  447e18:	cmp	w0, #0x5
  447e1c:	b.gt	447e50 <ferror@plt+0x454e0>
  447e20:	cmp	w0, #0x4
  447e24:	b.eq	4480bc <ferror@plt+0x4574c>  // b.none
  447e28:	cmp	w0, #0x4
  447e2c:	b.gt	447e50 <ferror@plt+0x454e0>
  447e30:	cmp	w0, #0x3
  447e34:	b.gt	447e50 <ferror@plt+0x454e0>
  447e38:	cmp	w0, #0x2
  447e3c:	b.ge	447fb4 <ferror@plt+0x45644>  // b.tcont
  447e40:	cmp	w0, #0x0
  447e44:	b.eq	4480d4 <ferror@plt+0x45764>  // b.none
  447e48:	cmp	w0, #0x1
  447e4c:	b.eq	44815c <ferror@plt+0x457ec>  // b.none
  447e50:	ldr	x0, [sp, #32]
  447e54:	ldr	x0, [x0]
  447e58:	mov	x3, x0
  447e5c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  447e60:	add	x2, x0, #0x150
  447e64:	mov	w1, #0x4                   	// #4
  447e68:	ldr	x0, [sp, #40]
  447e6c:	bl	43086c <ferror@plt+0x2defc>
  447e70:	b	4483d4 <ferror@plt+0x45a64>
  447e74:	ldr	x0, [sp, #40]
  447e78:	ldrb	w0, [x0, #1134]
  447e7c:	cmp	w0, #0x0
  447e80:	b.eq	447ea4 <ferror@plt+0x45534>  // b.none
  447e84:	ldr	x0, [sp, #32]
  447e88:	ldr	x0, [x0]
  447e8c:	mov	x3, x0
  447e90:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  447e94:	add	x2, x0, #0x170
  447e98:	mov	w1, #0x14                  	// #20
  447e9c:	ldr	x0, [sp, #40]
  447ea0:	bl	430908 <ferror@plt+0x2df98>
  447ea4:	ldr	x0, [sp, #40]
  447ea8:	bl	439fc0 <ferror@plt+0x37650>
  447eac:	str	x0, [sp, #112]
  447eb0:	ldr	x0, [sp, #112]
  447eb4:	ldr	x0, [x0, #88]
  447eb8:	cmp	x0, #0x0
  447ebc:	b.ne	447fa4 <ferror@plt+0x45634>  // b.any
  447ec0:	ldr	x0, [sp, #112]
  447ec4:	bl	439fd8 <ferror@plt+0x37668>
  447ec8:	str	x0, [sp, #104]
  447ecc:	ldr	x0, [sp, #104]
  447ed0:	cmp	x0, #0x0
  447ed4:	b.eq	447fa4 <ferror@plt+0x45634>  // b.none
  447ed8:	str	xzr, [sp, #136]
  447edc:	ldr	x0, [sp, #104]
  447ee0:	bl	439600 <ferror@plt+0x36c90>
  447ee4:	str	x0, [sp, #96]
  447ee8:	ldr	x0, [sp, #96]
  447eec:	cmp	x0, #0x0
  447ef0:	b.eq	447f04 <ferror@plt+0x45594>  // b.none
  447ef4:	ldr	x0, [sp, #96]
  447ef8:	add	x0, x0, #0x58
  447efc:	bl	402440 <localtime@plt>
  447f00:	str	x0, [sp, #136]
  447f04:	ldr	x0, [sp, #136]
  447f08:	cmp	x0, #0x0
  447f0c:	b.eq	447f80 <ferror@plt+0x45610>  // b.none
  447f10:	ldr	x0, [sp, #136]
  447f14:	bl	402820 <asctime@plt>
  447f18:	str	x0, [sp, #88]
  447f1c:	ldr	x0, [sp, #88]
  447f20:	bl	402330 <strlen@plt>
  447f24:	str	x0, [sp, #80]
  447f28:	ldr	x0, [sp, #80]
  447f2c:	add	x0, x0, #0x2
  447f30:	mov	x1, x0
  447f34:	ldr	x0, [sp, #40]
  447f38:	bl	442dac <ferror@plt+0x4043c>
  447f3c:	str	x0, [sp, #72]
  447f40:	ldr	x0, [sp, #72]
  447f44:	mov	w1, #0x22                  	// #34
  447f48:	strb	w1, [x0]
  447f4c:	ldr	x0, [sp, #72]
  447f50:	add	x0, x0, #0x1
  447f54:	ldr	x1, [sp, #88]
  447f58:	bl	4027b0 <strcpy@plt>
  447f5c:	ldr	x1, [sp, #72]
  447f60:	ldr	x0, [sp, #80]
  447f64:	add	x0, x1, x0
  447f68:	mov	w1, #0x22                  	// #34
  447f6c:	strb	w1, [x0]
  447f70:	ldr	x0, [sp, #112]
  447f74:	ldr	x1, [sp, #72]
  447f78:	str	x1, [x0, #88]
  447f7c:	b	447fa4 <ferror@plt+0x45634>
  447f80:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  447f84:	add	x2, x0, #0x1a0
  447f88:	mov	w1, #0x0                   	// #0
  447f8c:	ldr	x0, [sp, #40]
  447f90:	bl	430fb8 <ferror@plt+0x2e648>
  447f94:	ldr	x0, [sp, #112]
  447f98:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  447f9c:	add	x1, x1, #0x1c8
  447fa0:	str	x1, [x0, #88]
  447fa4:	ldr	x0, [sp, #112]
  447fa8:	ldr	x0, [x0, #88]
  447fac:	str	x0, [sp, #152]
  447fb0:	b	4483d4 <ferror@plt+0x45a64>
  447fb4:	ldr	x0, [sp, #32]
  447fb8:	ldr	w0, [x0, #24]
  447fbc:	cmp	w0, #0x2
  447fc0:	b.ne	447fec <ferror@plt+0x4567c>  // b.any
  447fc4:	ldr	x0, [sp, #40]
  447fc8:	ldr	x2, [x0, #40]
  447fcc:	ldr	x0, [sp, #40]
  447fd0:	ldr	x0, [x0, #40]
  447fd4:	ldr	w0, [x0, #60]
  447fd8:	mov	w1, w0
  447fdc:	mov	x0, x2
  447fe0:	bl	4450a0 <ferror@plt+0x42730>
  447fe4:	str	x0, [sp, #128]
  447fe8:	b	448020 <ferror@plt+0x456b0>
  447fec:	ldr	x0, [sp, #40]
  447ff0:	ldr	x0, [x0, #288]
  447ff4:	bl	4395e8 <ferror@plt+0x36c78>
  447ff8:	str	x0, [sp, #128]
  447ffc:	ldr	x0, [sp, #128]
  448000:	cmp	x0, #0x0
  448004:	b.ne	448020 <ferror@plt+0x456b0>  // b.any
  448008:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44800c:	add	x2, x0, #0x1e8
  448010:	mov	w1, #0x1c5                 	// #453
  448014:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448018:	add	x0, x0, #0x200
  44801c:	bl	4099a4 <ferror@plt+0x7034>
  448020:	ldr	x0, [sp, #40]
  448024:	ldr	x0, [x0, #1080]
  448028:	cmp	x0, #0x0
  44802c:	b.eq	448044 <ferror@plt+0x456d4>  // b.none
  448030:	ldr	x0, [sp, #40]
  448034:	ldr	x1, [x0, #1080]
  448038:	ldr	x0, [sp, #128]
  44803c:	blr	x1
  448040:	str	x0, [sp, #128]
  448044:	ldr	x0, [sp, #128]
  448048:	bl	402330 <strlen@plt>
  44804c:	str	w0, [sp, #68]
  448050:	ldr	w0, [sp, #68]
  448054:	lsl	w0, w0, #1
  448058:	add	w0, w0, #0x3
  44805c:	mov	w0, w0
  448060:	mov	x1, x0
  448064:	ldr	x0, [sp, #40]
  448068:	bl	442dac <ferror@plt+0x4043c>
  44806c:	str	x0, [sp, #56]
  448070:	ldr	x0, [sp, #56]
  448074:	str	x0, [sp, #152]
  448078:	ldr	x0, [sp, #56]
  44807c:	mov	w1, #0x22                  	// #34
  448080:	strb	w1, [x0]
  448084:	ldr	x0, [sp, #56]
  448088:	add	x0, x0, #0x1
  44808c:	ldr	w2, [sp, #68]
  448090:	ldr	x1, [sp, #128]
  448094:	bl	448634 <ferror@plt+0x45cc4>
  448098:	str	x0, [sp, #56]
  44809c:	ldr	x0, [sp, #56]
  4480a0:	add	x1, x0, #0x1
  4480a4:	str	x1, [sp, #56]
  4480a8:	mov	w1, #0x22                  	// #34
  4480ac:	strb	w1, [x0]
  4480b0:	ldr	x0, [sp, #56]
  4480b4:	strb	wzr, [x0]
  4480b8:	b	4483d4 <ferror@plt+0x45a64>
  4480bc:	ldr	x0, [sp, #40]
  4480c0:	ldr	x0, [x0, #40]
  4480c4:	ldr	w0, [x0, #48]
  4480c8:	sub	w0, w0, #0x1
  4480cc:	str	w0, [sp, #148]
  4480d0:	b	4483d4 <ferror@plt+0x45a64>
  4480d4:	ldr	x0, [sp, #40]
  4480d8:	ldrb	w0, [x0, #1160]
  4480dc:	cmp	w0, #0x0
  4480e0:	b.eq	4480f8 <ferror@plt+0x45788>  // b.none
  4480e4:	ldr	x0, [sp, #40]
  4480e8:	ldr	x0, [x0, #40]
  4480ec:	ldr	w0, [x0, #60]
  4480f0:	str	w0, [sp, #28]
  4480f4:	b	448114 <ferror@plt+0x457a4>
  4480f8:	ldr	x0, [sp, #40]
  4480fc:	ldr	x0, [x0, #40]
  448100:	mov	x3, #0x0                   	// #0
  448104:	mov	w2, #0x0                   	// #0
  448108:	ldr	w1, [sp, #28]
  44810c:	bl	44594c <ferror@plt+0x42fdc>
  448110:	str	w0, [sp, #28]
  448114:	ldr	x0, [sp, #40]
  448118:	ldr	x0, [x0, #40]
  44811c:	ldr	w1, [sp, #28]
  448120:	bl	44500c <ferror@plt+0x4269c>
  448124:	str	w0, [sp, #148]
  448128:	b	4483d4 <ferror@plt+0x45a64>
  44812c:	ldr	x0, [sp, #40]
  448130:	bl	447b60 <ferror@plt+0x451f0>
  448134:	cmp	w0, #0x0
  448138:	cset	w0, ne  // ne = any
  44813c:	and	w0, w0, #0xff
  448140:	cmp	w0, #0x0
  448144:	b.eq	448150 <ferror@plt+0x457e0>  // b.none
  448148:	str	wzr, [sp, #148]
  44814c:	b	4483d4 <ferror@plt+0x45a64>
  448150:	mov	w0, #0x1                   	// #1
  448154:	str	w0, [sp, #148]
  448158:	b	4483d4 <ferror@plt+0x45a64>
  44815c:	ldr	x0, [sp, #40]
  448160:	ldrb	w0, [x0, #1134]
  448164:	cmp	w0, #0x0
  448168:	b.eq	44818c <ferror@plt+0x4581c>  // b.none
  44816c:	ldr	x0, [sp, #32]
  448170:	ldr	x0, [x0]
  448174:	mov	x3, x0
  448178:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44817c:	add	x2, x0, #0x170
  448180:	mov	w1, #0x14                  	// #20
  448184:	ldr	x0, [sp, #40]
  448188:	bl	430908 <ferror@plt+0x2df98>
  44818c:	ldr	x0, [sp, #40]
  448190:	ldr	x0, [x0, #640]
  448194:	cmp	x0, #0x0
  448198:	b.ne	44833c <ferror@plt+0x459cc>  // b.any
  44819c:	str	xzr, [sp, #120]
  4481a0:	ldr	x0, [sp, #40]
  4481a4:	ldr	x0, [x0, #656]
  4481a8:	cmn	x0, #0x2
  4481ac:	b.ne	4481dc <ferror@plt+0x4586c>  // b.any
  4481b0:	ldr	x0, [sp, #40]
  4481b4:	ldr	x0, [x0, #1056]
  4481b8:	cmp	x0, #0x0
  4481bc:	b.eq	4481dc <ferror@plt+0x4586c>  // b.none
  4481c0:	ldr	x0, [sp, #40]
  4481c4:	ldr	x1, [x0, #1056]
  4481c8:	ldr	x0, [sp, #40]
  4481cc:	blr	x1
  4481d0:	mov	x1, x0
  4481d4:	ldr	x0, [sp, #40]
  4481d8:	str	x1, [x0, #656]
  4481dc:	ldr	x0, [sp, #40]
  4481e0:	ldr	x0, [x0, #656]
  4481e4:	cmp	x0, #0x0
  4481e8:	b.lt	448200 <ferror@plt+0x45890>  // b.tstop
  4481ec:	ldr	x0, [sp, #40]
  4481f0:	add	x0, x0, #0x290
  4481f4:	bl	402580 <gmtime@plt>
  4481f8:	str	x0, [sp, #120]
  4481fc:	b	44823c <ferror@plt+0x458cc>
  448200:	bl	4028c0 <__errno_location@plt>
  448204:	str	wzr, [x0]
  448208:	mov	x0, #0x0                   	// #0
  44820c:	bl	4024a0 <time@plt>
  448210:	str	x0, [sp, #48]
  448214:	ldr	x0, [sp, #48]
  448218:	cmn	x0, #0x1
  44821c:	b.ne	448230 <ferror@plt+0x458c0>  // b.any
  448220:	bl	4028c0 <__errno_location@plt>
  448224:	ldr	w0, [x0]
  448228:	cmp	w0, #0x0
  44822c:	b.ne	44823c <ferror@plt+0x458cc>  // b.any
  448230:	add	x0, sp, #0x30
  448234:	bl	402440 <localtime@plt>
  448238:	str	x0, [sp, #120]
  44823c:	ldr	x0, [sp, #120]
  448240:	cmp	x0, #0x0
  448244:	b.eq	448308 <ferror@plt+0x45998>  // b.none
  448248:	mov	x1, #0xe                   	// #14
  44824c:	ldr	x0, [sp, #40]
  448250:	bl	442dac <ferror@plt+0x4043c>
  448254:	mov	x1, x0
  448258:	ldr	x0, [sp, #40]
  44825c:	str	x1, [x0, #640]
  448260:	ldr	x0, [sp, #40]
  448264:	ldr	x5, [x0, #640]
  448268:	ldr	x0, [sp, #120]
  44826c:	ldr	w1, [x0, #16]
  448270:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448274:	add	x0, x0, #0xf0
  448278:	sxtw	x1, w1
  44827c:	ldr	x1, [x0, x1, lsl #3]
  448280:	ldr	x0, [sp, #120]
  448284:	ldr	w2, [x0, #12]
  448288:	ldr	x0, [sp, #120]
  44828c:	ldr	w0, [x0, #20]
  448290:	add	w0, w0, #0x76c
  448294:	mov	w4, w0
  448298:	mov	w3, w2
  44829c:	mov	x2, x1
  4482a0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4482a4:	add	x1, x0, #0x218
  4482a8:	mov	x0, x5
  4482ac:	bl	4023d0 <sprintf@plt>
  4482b0:	mov	x1, #0xb                   	// #11
  4482b4:	ldr	x0, [sp, #40]
  4482b8:	bl	442dac <ferror@plt+0x4043c>
  4482bc:	mov	x1, x0
  4482c0:	ldr	x0, [sp, #40]
  4482c4:	str	x1, [x0, #648]
  4482c8:	ldr	x0, [sp, #40]
  4482cc:	ldr	x5, [x0, #648]
  4482d0:	ldr	x0, [sp, #120]
  4482d4:	ldr	w1, [x0, #8]
  4482d8:	ldr	x0, [sp, #120]
  4482dc:	ldr	w2, [x0, #4]
  4482e0:	ldr	x0, [sp, #120]
  4482e4:	ldr	w0, [x0]
  4482e8:	mov	w4, w0
  4482ec:	mov	w3, w2
  4482f0:	mov	w2, w1
  4482f4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4482f8:	add	x1, x0, #0x228
  4482fc:	mov	x0, x5
  448300:	bl	4023d0 <sprintf@plt>
  448304:	b	44833c <ferror@plt+0x459cc>
  448308:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44830c:	add	x2, x0, #0x240
  448310:	mov	w1, #0x0                   	// #0
  448314:	ldr	x0, [sp, #40]
  448318:	bl	430fb8 <ferror@plt+0x2e648>
  44831c:	ldr	x0, [sp, #40]
  448320:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448324:	add	x1, x1, #0x268
  448328:	str	x1, [x0, #640]
  44832c:	ldr	x0, [sp, #40]
  448330:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448334:	add	x1, x1, #0x278
  448338:	str	x1, [x0, #648]
  44833c:	ldr	x0, [sp, #32]
  448340:	ldr	w0, [x0, #24]
  448344:	cmp	w0, #0x1
  448348:	b.ne	44835c <ferror@plt+0x459ec>  // b.any
  44834c:	ldr	x0, [sp, #40]
  448350:	ldr	x0, [x0, #640]
  448354:	str	x0, [sp, #152]
  448358:	b	4483d4 <ferror@plt+0x45a64>
  44835c:	ldr	x0, [sp, #40]
  448360:	ldr	x0, [x0, #648]
  448364:	str	x0, [sp, #152]
  448368:	b	4483d4 <ferror@plt+0x45a64>
  44836c:	ldr	x0, [sp, #40]
  448370:	ldrb	w0, [x0, #1244]
  448374:	cmp	w0, #0x0
  448378:	b.eq	4483a0 <ferror@plt+0x45a30>  // b.none
  44837c:	ldr	x0, [sp, #40]
  448380:	ldrb	w0, [x0, #16]
  448384:	cmp	w0, #0x0
  448388:	b.eq	4483a0 <ferror@plt+0x45a30>  // b.none
  44838c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448390:	add	x2, x0, #0x288
  448394:	mov	w1, #0x3                   	// #3
  448398:	ldr	x0, [sp, #40]
  44839c:	bl	43086c <ferror@plt+0x2defc>
  4483a0:	ldr	x0, [sp, #40]
  4483a4:	ldr	w0, [x0, #1376]
  4483a8:	add	w2, w0, #0x1
  4483ac:	ldr	x1, [sp, #40]
  4483b0:	str	w2, [x1, #1376]
  4483b4:	str	w0, [sp, #148]
  4483b8:	b	4483d4 <ferror@plt+0x45a64>
  4483bc:	ldr	x0, [sp, #40]
  4483c0:	ldr	x1, [x0, #1040]
  4483c4:	ldr	x0, [sp, #40]
  4483c8:	blr	x1
  4483cc:	str	w0, [sp, #148]
  4483d0:	nop
  4483d4:	ldr	x0, [sp, #152]
  4483d8:	cmp	x0, #0x0
  4483dc:	b.ne	448404 <ferror@plt+0x45a94>  // b.any
  4483e0:	mov	x1, #0x15                  	// #21
  4483e4:	ldr	x0, [sp, #40]
  4483e8:	bl	442dac <ferror@plt+0x4043c>
  4483ec:	str	x0, [sp, #152]
  4483f0:	ldr	w2, [sp, #148]
  4483f4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4483f8:	add	x1, x0, #0x2c8
  4483fc:	ldr	x0, [sp, #152]
  448400:	bl	4023d0 <sprintf@plt>
  448404:	ldr	x0, [sp, #152]
  448408:	ldp	x29, x30, [sp], #160
  44840c:	ret
  448410:	stp	x29, x30, [sp, #-112]!
  448414:	mov	x29, sp
  448418:	str	x0, [x29, #40]
  44841c:	str	x1, [x29, #32]
  448420:	str	w2, [x29, #28]
  448424:	str	w3, [x29, #24]
  448428:	ldr	x0, [x29, #32]
  44842c:	ldr	w0, [x0, #24]
  448430:	cmp	w0, #0x7
  448434:	b.ne	448460 <ferror@plt+0x45af0>  // b.any
  448438:	ldr	x0, [x29, #40]
  44843c:	ldrb	w0, [x0, #16]
  448440:	cmp	w0, #0x0
  448444:	b.eq	448450 <ferror@plt+0x45ae0>  // b.none
  448448:	mov	w0, #0x0                   	// #0
  44844c:	b	448628 <ferror@plt+0x45cb8>
  448450:	ldr	w1, [x29, #28]
  448454:	ldr	x0, [x29, #40]
  448458:	bl	42eadc <ferror@plt+0x2c16c>
  44845c:	b	448628 <ferror@plt+0x45cb8>
  448460:	ldr	w2, [x29, #24]
  448464:	ldr	x1, [x29, #32]
  448468:	ldr	x0, [x29, #40]
  44846c:	bl	447da8 <ferror@plt+0x45438>
  448470:	str	x0, [x29, #104]
  448474:	ldr	x0, [x29, #104]
  448478:	bl	447c58 <ferror@plt+0x452e8>
  44847c:	str	x0, [x29, #96]
  448480:	ldr	x0, [x29, #96]
  448484:	add	x0, x0, #0x1
  448488:	add	x0, x0, #0xf
  44848c:	lsr	x0, x0, #4
  448490:	lsl	x0, x0, #4
  448494:	sub	sp, sp, x0
  448498:	mov	x0, sp
  44849c:	add	x0, x0, #0xf
  4484a0:	lsr	x0, x0, #4
  4484a4:	lsl	x0, x0, #4
  4484a8:	str	x0, [x29, #88]
  4484ac:	ldr	x2, [x29, #96]
  4484b0:	ldr	x1, [x29, #104]
  4484b4:	ldr	x0, [x29, #88]
  4484b8:	bl	4022e0 <memcpy@plt>
  4484bc:	ldr	x1, [x29, #88]
  4484c0:	ldr	x0, [x29, #96]
  4484c4:	add	x0, x1, x0
  4484c8:	mov	w1, #0xa                   	// #10
  4484cc:	strb	w1, [x0]
  4484d0:	mov	w3, #0x1                   	// #1
  4484d4:	ldr	x2, [x29, #96]
  4484d8:	ldr	x1, [x29, #88]
  4484dc:	ldr	x0, [x29, #40]
  4484e0:	bl	43018c <ferror@plt+0x2d81c>
  4484e4:	ldr	x0, [x29, #40]
  4484e8:	bl	43b8b8 <ferror@plt+0x38f48>
  4484ec:	ldr	x0, [x29, #40]
  4484f0:	bl	43fdc8 <ferror@plt+0x3d458>
  4484f4:	mov	x1, x0
  4484f8:	ldr	x0, [x29, #40]
  4484fc:	str	x1, [x0, #448]
  448500:	ldr	x0, [x29, #40]
  448504:	bl	44030c <ferror@plt+0x3d99c>
  448508:	str	x0, [x29, #80]
  44850c:	ldr	x0, [x29, #80]
  448510:	ldr	w1, [x29, #28]
  448514:	str	w1, [x0]
  448518:	ldr	x0, [x29, #40]
  44851c:	ldr	x0, [x0, #136]
  448520:	ldr	w0, [x0, #48]
  448524:	cmp	w0, #0x2
  448528:	b.ne	4485c8 <ferror@plt+0x45c58>  // b.any
  44852c:	str	xzr, [x29, #56]
  448530:	add	x0, x29, #0x38
  448534:	mov	x2, x0
  448538:	mov	x1, #0x1                   	// #1
  44853c:	ldr	x0, [x29, #40]
  448540:	bl	44b5a0 <ferror@plt+0x48c30>
  448544:	str	x0, [x29, #72]
  448548:	ldr	x0, [x29, #40]
  44854c:	ldr	x0, [x0, #40]
  448550:	mov	w3, #0x1                   	// #1
  448554:	ldr	w2, [x29, #28]
  448558:	ldr	x1, [x29, #32]
  44855c:	bl	4440fc <ferror@plt+0x4178c>
  448560:	str	x0, [x29, #64]
  448564:	ldr	x1, [x29, #56]
  448568:	ldr	x0, [x29, #40]
  44856c:	ldr	x0, [x0, #40]
  448570:	ldr	w2, [x0, #112]
  448574:	ldr	x0, [x29, #40]
  448578:	ldr	x0, [x0, #40]
  44857c:	ldr	w0, [x0, #112]
  448580:	mov	w6, #0x0                   	// #0
  448584:	ldr	x5, [x29, #64]
  448588:	mov	w4, w0
  44858c:	mov	w3, w2
  448590:	ldr	x2, [x29, #80]
  448594:	ldr	x0, [x29, #72]
  448598:	bl	44b734 <ferror@plt+0x48dc4>
  44859c:	ldr	x1, [x29, #56]
  4485a0:	ldr	x0, [x29, #72]
  4485a4:	ldr	x0, [x0, #8]
  4485a8:	mov	w5, #0x1                   	// #1
  4485ac:	mov	x4, x0
  4485b0:	mov	x3, x1
  4485b4:	ldr	x2, [x29, #72]
  4485b8:	ldr	x1, [x29, #32]
  4485bc:	ldr	x0, [x29, #40]
  4485c0:	bl	44b43c <ferror@plt+0x48acc>
  4485c4:	b	4485dc <ferror@plt+0x45c6c>
  4485c8:	mov	w3, #0x1                   	// #1
  4485cc:	ldr	x2, [x29, #80]
  4485d0:	mov	x1, #0x0                   	// #0
  4485d4:	ldr	x0, [x29, #40]
  4485d8:	bl	44b39c <ferror@plt+0x48a2c>
  4485dc:	ldr	x0, [x29, #40]
  4485e0:	ldr	x0, [x0]
  4485e4:	ldr	x1, [x0]
  4485e8:	ldr	x0, [x29, #40]
  4485ec:	ldr	x0, [x0]
  4485f0:	ldr	x0, [x0, #32]
  4485f4:	cmp	x1, x0
  4485f8:	b.eq	44861c <ferror@plt+0x45cac>  // b.none
  4485fc:	ldr	x0, [x29, #32]
  448600:	ldr	x0, [x0]
  448604:	mov	x3, x0
  448608:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44860c:	add	x2, x0, #0x150
  448610:	mov	w1, #0x4                   	// #4
  448614:	ldr	x0, [x29, #40]
  448618:	bl	43086c <ferror@plt+0x2defc>
  44861c:	ldr	x0, [x29, #40]
  448620:	bl	430374 <ferror@plt+0x2da04>
  448624:	mov	w0, #0x1                   	// #1
  448628:	mov	sp, x29
  44862c:	ldp	x29, x30, [sp], #112
  448630:	ret
  448634:	sub	sp, sp, #0x30
  448638:	str	x0, [sp, #24]
  44863c:	str	x1, [sp, #16]
  448640:	str	w2, [sp, #12]
  448644:	ldr	w0, [sp, #12]
  448648:	sub	w1, w0, #0x1
  44864c:	str	w1, [sp, #12]
  448650:	cmp	w0, #0x0
  448654:	cset	w0, ne  // ne = any
  448658:	and	w0, w0, #0xff
  44865c:	cmp	w0, #0x0
  448660:	b.eq	4486d4 <ferror@plt+0x45d64>  // b.none
  448664:	ldr	x0, [sp, #16]
  448668:	add	x1, x0, #0x1
  44866c:	str	x1, [sp, #16]
  448670:	ldrb	w0, [x0]
  448674:	strb	w0, [sp, #47]
  448678:	ldrb	w0, [sp, #47]
  44867c:	cmp	w0, #0x5c
  448680:	b.eq	4486a8 <ferror@plt+0x45d38>  // b.none
  448684:	cmp	w0, #0x5c
  448688:	b.gt	4486bc <ferror@plt+0x45d4c>
  44868c:	cmp	w0, #0xa
  448690:	b.eq	4486a0 <ferror@plt+0x45d30>  // b.none
  448694:	cmp	w0, #0x22
  448698:	b.eq	4486a8 <ferror@plt+0x45d38>  // b.none
  44869c:	b	4486bc <ferror@plt+0x45d4c>
  4486a0:	mov	w0, #0x6e                  	// #110
  4486a4:	strb	w0, [sp, #47]
  4486a8:	ldr	x0, [sp, #24]
  4486ac:	add	x1, x0, #0x1
  4486b0:	str	x1, [sp, #24]
  4486b4:	mov	w1, #0x5c                  	// #92
  4486b8:	strb	w1, [x0]
  4486bc:	ldr	x0, [sp, #24]
  4486c0:	add	x1, x0, #0x1
  4486c4:	str	x1, [sp, #24]
  4486c8:	ldrb	w1, [sp, #47]
  4486cc:	strb	w1, [x0]
  4486d0:	b	448644 <ferror@plt+0x45cd4>
  4486d4:	ldr	x0, [sp, #24]
  4486d8:	add	sp, sp, #0x30
  4486dc:	ret
  4486e0:	stp	x29, x30, [sp, #-112]!
  4486e4:	mov	x29, sp
  4486e8:	str	x0, [sp, #24]
  4486ec:	str	x1, [sp, #16]
  4486f0:	str	wzr, [sp, #96]
  4486f4:	str	xzr, [sp, #88]
  4486f8:	ldr	x0, [sp, #24]
  4486fc:	ldr	x0, [x0, #64]
  448700:	ldr	x1, [x0, #24]
  448704:	ldr	x0, [sp, #24]
  448708:	ldr	x0, [x0, #64]
  44870c:	ldr	x0, [x0, #16]
  448710:	sub	x0, x1, x0
  448714:	cmp	x0, #0x2
  448718:	b.hi	448734 <ferror@plt+0x45dc4>  // b.pmore
  44871c:	ldr	x0, [sp, #24]
  448720:	add	x0, x0, #0x40
  448724:	mov	x2, #0x3                   	// #3
  448728:	mov	x1, x0
  44872c:	ldr	x0, [sp, #24]
  448730:	bl	442cb4 <ferror@plt+0x40344>
  448734:	ldr	x0, [sp, #24]
  448738:	ldr	x0, [x0, #64]
  44873c:	ldr	x0, [x0, #16]
  448740:	str	x0, [sp, #104]
  448744:	ldr	x0, [sp, #104]
  448748:	add	x1, x0, #0x1
  44874c:	str	x1, [sp, #104]
  448750:	mov	w1, #0x22                  	// #34
  448754:	strb	w1, [x0]
  448758:	str	wzr, [sp, #100]
  44875c:	ldr	x0, [sp, #16]
  448760:	ldr	w0, [x0, #24]
  448764:	ldr	w1, [sp, #100]
  448768:	cmp	w1, w0
  44876c:	b.cs	448a94 <ferror@plt+0x46124>  // b.hs, b.nlast
  448770:	ldr	x0, [sp, #16]
  448774:	ldr	x1, [x0]
  448778:	ldr	w0, [sp, #100]
  44877c:	lsl	x0, x0, #3
  448780:	add	x0, x1, x0
  448784:	ldr	x0, [x0]
  448788:	str	x0, [sp, #72]
  44878c:	ldr	x0, [sp, #72]
  448790:	ldrb	w0, [x0, #4]
  448794:	cmp	w0, #0x53
  448798:	b.ne	4487dc <ferror@plt+0x45e6c>  // b.any
  44879c:	ldr	x0, [sp, #88]
  4487a0:	cmp	x0, #0x0
  4487a4:	b.eq	4487cc <ferror@plt+0x45e5c>  // b.none
  4487a8:	ldr	x0, [sp, #88]
  4487ac:	ldrh	w0, [x0, #6]
  4487b0:	and	w0, w0, #0x1
  4487b4:	cmp	w0, #0x0
  4487b8:	b.ne	448a80 <ferror@plt+0x46110>  // b.any
  4487bc:	ldr	x0, [sp, #72]
  4487c0:	ldr	x0, [x0, #8]
  4487c4:	cmp	x0, #0x0
  4487c8:	b.ne	448a80 <ferror@plt+0x46110>  // b.any
  4487cc:	ldr	x0, [sp, #72]
  4487d0:	ldr	x0, [x0, #8]
  4487d4:	str	x0, [sp, #88]
  4487d8:	b	448a80 <ferror@plt+0x46110>
  4487dc:	ldr	x0, [sp, #72]
  4487e0:	ldrb	w0, [x0, #4]
  4487e4:	cmp	w0, #0x3e
  4487e8:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  4487ec:	ldr	x0, [sp, #72]
  4487f0:	ldrb	w0, [x0, #4]
  4487f4:	cmp	w0, #0x38
  4487f8:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  4487fc:	ldr	x0, [sp, #72]
  448800:	ldrb	w0, [x0, #4]
  448804:	cmp	w0, #0x3f
  448808:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44880c:	ldr	x0, [sp, #72]
  448810:	ldrb	w0, [x0, #4]
  448814:	cmp	w0, #0x39
  448818:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44881c:	ldr	x0, [sp, #72]
  448820:	ldrb	w0, [x0, #4]
  448824:	cmp	w0, #0x41
  448828:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44882c:	ldr	x0, [sp, #72]
  448830:	ldrb	w0, [x0, #4]
  448834:	cmp	w0, #0x3b
  448838:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44883c:	ldr	x0, [sp, #72]
  448840:	ldrb	w0, [x0, #4]
  448844:	cmp	w0, #0x40
  448848:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44884c:	ldr	x0, [sp, #72]
  448850:	ldrb	w0, [x0, #4]
  448854:	cmp	w0, #0x3a
  448858:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44885c:	ldr	x0, [sp, #72]
  448860:	ldrb	w0, [x0, #4]
  448864:	cmp	w0, #0x42
  448868:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44886c:	ldr	x0, [sp, #72]
  448870:	ldrb	w0, [x0, #4]
  448874:	cmp	w0, #0x3c
  448878:	b.eq	4488ac <ferror@plt+0x45f3c>  // b.none
  44887c:	ldr	x0, [sp, #72]
  448880:	ldrb	w0, [x0, #4]
  448884:	bl	431e1c <ferror@plt+0x2f4ac>
  448888:	and	w0, w0, #0xff
  44888c:	cmp	w0, #0x0
  448890:	b.ne	4488ac <ferror@plt+0x45f3c>  // b.any
  448894:	ldr	x0, [sp, #72]
  448898:	ldrb	w0, [x0, #4]
  44889c:	bl	431e74 <ferror@plt+0x2f504>
  4488a0:	and	w0, w0, #0xff
  4488a4:	cmp	w0, #0x0
  4488a8:	b.eq	4488b4 <ferror@plt+0x45f44>  // b.none
  4488ac:	mov	w0, #0x1                   	// #1
  4488b0:	b	4488b8 <ferror@plt+0x45f48>
  4488b4:	mov	w0, #0x0                   	// #0
  4488b8:	str	w0, [sp, #68]
  4488bc:	ldr	x0, [sp, #72]
  4488c0:	bl	441958 <ferror@plt+0x3efe8>
  4488c4:	mov	w0, w0
  4488c8:	str	x0, [sp, #80]
  4488cc:	ldr	w0, [sp, #68]
  4488d0:	cmp	w0, #0x0
  4488d4:	b.eq	4488e4 <ferror@plt+0x45f74>  // b.none
  4488d8:	ldr	x0, [sp, #80]
  4488dc:	lsl	x0, x0, #2
  4488e0:	str	x0, [sp, #80]
  4488e4:	ldr	x0, [sp, #80]
  4488e8:	add	x0, x0, #0x3
  4488ec:	str	x0, [sp, #80]
  4488f0:	ldr	x0, [sp, #24]
  4488f4:	ldr	x0, [x0, #64]
  4488f8:	ldr	x1, [x0, #24]
  4488fc:	ldr	x0, [sp, #104]
  448900:	sub	x0, x1, x0
  448904:	mov	x1, x0
  448908:	ldr	x0, [sp, #80]
  44890c:	cmp	x0, x1
  448910:	b.ls	44895c <ferror@plt+0x45fec>  // b.plast
  448914:	ldr	x0, [sp, #24]
  448918:	ldr	x0, [x0, #64]
  44891c:	ldr	x0, [x0, #16]
  448920:	ldr	x1, [sp, #104]
  448924:	sub	x0, x1, x0
  448928:	str	x0, [sp, #56]
  44892c:	ldr	x0, [sp, #24]
  448930:	add	x0, x0, #0x40
  448934:	ldr	x2, [sp, #80]
  448938:	mov	x1, x0
  44893c:	ldr	x0, [sp, #24]
  448940:	bl	442cb4 <ferror@plt+0x40344>
  448944:	ldr	x0, [sp, #24]
  448948:	ldr	x0, [x0, #64]
  44894c:	ldr	x1, [x0, #16]
  448950:	ldr	x0, [sp, #56]
  448954:	add	x0, x1, x0
  448958:	str	x0, [sp, #104]
  44895c:	ldr	x0, [sp, #104]
  448960:	sub	x1, x0, #0x1
  448964:	ldr	x0, [sp, #24]
  448968:	ldr	x0, [x0, #64]
  44896c:	ldr	x0, [x0, #16]
  448970:	cmp	x1, x0
  448974:	b.eq	4489b4 <ferror@plt+0x46044>  // b.none
  448978:	ldr	x0, [sp, #88]
  44897c:	cmp	x0, #0x0
  448980:	b.ne	44898c <ferror@plt+0x4601c>  // b.any
  448984:	ldr	x0, [sp, #72]
  448988:	str	x0, [sp, #88]
  44898c:	ldr	x0, [sp, #88]
  448990:	ldrh	w0, [x0, #6]
  448994:	and	w0, w0, #0x1
  448998:	cmp	w0, #0x0
  44899c:	b.eq	4489b4 <ferror@plt+0x46044>  // b.none
  4489a0:	ldr	x0, [sp, #104]
  4489a4:	add	x1, x0, #0x1
  4489a8:	str	x1, [sp, #104]
  4489ac:	mov	w1, #0x20                  	// #32
  4489b0:	strb	w1, [x0]
  4489b4:	str	xzr, [sp, #88]
  4489b8:	ldr	w0, [sp, #68]
  4489bc:	cmp	w0, #0x0
  4489c0:	b.eq	448a2c <ferror@plt+0x460bc>  // b.none
  4489c4:	ldr	x1, [sp, #80]
  4489c8:	ldr	x0, [sp, #24]
  4489cc:	bl	442b40 <ferror@plt+0x401d0>
  4489d0:	str	x0, [sp, #48]
  4489d4:	ldr	x0, [sp, #48]
  4489d8:	ldr	x0, [x0, #16]
  4489dc:	str	x0, [sp, #40]
  4489e0:	mov	w3, #0x1                   	// #1
  4489e4:	ldr	x2, [sp, #40]
  4489e8:	ldr	x1, [sp, #72]
  4489ec:	ldr	x0, [sp, #24]
  4489f0:	bl	441c48 <ferror@plt+0x3f2d8>
  4489f4:	mov	x1, x0
  4489f8:	ldr	x0, [sp, #40]
  4489fc:	sub	x0, x1, x0
  448a00:	str	x0, [sp, #80]
  448a04:	ldr	x0, [sp, #80]
  448a08:	mov	w2, w0
  448a0c:	ldr	x1, [sp, #40]
  448a10:	ldr	x0, [sp, #104]
  448a14:	bl	448634 <ferror@plt+0x45cc4>
  448a18:	str	x0, [sp, #104]
  448a1c:	ldr	x1, [sp, #48]
  448a20:	ldr	x0, [sp, #24]
  448a24:	bl	442ae4 <ferror@plt+0x40174>
  448a28:	b	448a44 <ferror@plt+0x460d4>
  448a2c:	mov	w3, #0x1                   	// #1
  448a30:	ldr	x2, [sp, #104]
  448a34:	ldr	x1, [sp, #72]
  448a38:	ldr	x0, [sp, #24]
  448a3c:	bl	441c48 <ferror@plt+0x3f2d8>
  448a40:	str	x0, [sp, #104]
  448a44:	ldr	x0, [sp, #72]
  448a48:	ldrb	w0, [x0, #4]
  448a4c:	cmp	w0, #0x3d
  448a50:	b.ne	448a78 <ferror@plt+0x46108>  // b.any
  448a54:	ldr	x0, [sp, #72]
  448a58:	ldr	x0, [x0, #16]
  448a5c:	ldrb	w0, [x0]
  448a60:	cmp	w0, #0x5c
  448a64:	b.ne	448a78 <ferror@plt+0x46108>  // b.any
  448a68:	ldr	w0, [sp, #96]
  448a6c:	add	w0, w0, #0x1
  448a70:	str	w0, [sp, #96]
  448a74:	b	448a84 <ferror@plt+0x46114>
  448a78:	str	wzr, [sp, #96]
  448a7c:	b	448a84 <ferror@plt+0x46114>
  448a80:	nop
  448a84:	ldr	w0, [sp, #100]
  448a88:	add	w0, w0, #0x1
  448a8c:	str	w0, [sp, #100]
  448a90:	b	44875c <ferror@plt+0x45dec>
  448a94:	ldr	w0, [sp, #96]
  448a98:	and	w0, w0, #0x1
  448a9c:	cmp	w0, #0x0
  448aa0:	b.eq	448ac4 <ferror@plt+0x46154>  // b.none
  448aa4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448aa8:	add	x2, x0, #0x2d0
  448aac:	mov	w1, #0x0                   	// #0
  448ab0:	ldr	x0, [sp, #24]
  448ab4:	bl	43086c <ferror@plt+0x2defc>
  448ab8:	ldr	x0, [sp, #104]
  448abc:	sub	x0, x0, #0x1
  448ac0:	str	x0, [sp, #104]
  448ac4:	ldr	x0, [sp, #104]
  448ac8:	add	x1, x0, #0x1
  448acc:	str	x1, [sp, #104]
  448ad0:	mov	w1, #0x22                  	// #34
  448ad4:	strb	w1, [x0]
  448ad8:	ldr	x0, [sp, #24]
  448adc:	ldr	x0, [x0, #64]
  448ae0:	ldr	x0, [x0, #16]
  448ae4:	ldr	x1, [sp, #104]
  448ae8:	sub	x0, x1, x0
  448aec:	str	x0, [sp, #80]
  448af0:	ldr	x0, [sp, #24]
  448af4:	ldr	x0, [x0, #64]
  448af8:	ldr	x1, [sp, #104]
  448afc:	add	x1, x1, #0x1
  448b00:	str	x1, [x0, #16]
  448b04:	ldr	x0, [sp, #80]
  448b08:	neg	x0, x0
  448b0c:	ldr	x1, [sp, #104]
  448b10:	add	x0, x1, x0
  448b14:	ldr	x1, [sp, #80]
  448b18:	mov	w2, w1
  448b1c:	mov	x1, x0
  448b20:	ldr	x0, [sp, #24]
  448b24:	bl	447d40 <ferror@plt+0x453d0>
  448b28:	ldp	x29, x30, [sp], #112
  448b2c:	ret
  448b30:	stp	x29, x30, [sp, #-112]!
  448b34:	mov	x29, sp
  448b38:	str	x19, [sp, #16]
  448b3c:	str	x0, [x29, #56]
  448b40:	str	w1, [x29, #52]
  448b44:	str	x2, [x29, #40]
  448b48:	str	x3, [x29, #32]
  448b4c:	ldr	x0, [x29, #40]
  448b50:	ldr	x0, [x0]
  448b54:	bl	441958 <ferror@plt+0x3efe8>
  448b58:	mov	w19, w0
  448b5c:	ldr	x0, [x29, #32]
  448b60:	bl	441958 <ferror@plt+0x3efe8>
  448b64:	add	w0, w19, w0
  448b68:	add	w0, w0, #0x1
  448b6c:	str	w0, [x29, #100]
  448b70:	ldr	w0, [x29, #100]
  448b74:	add	x0, x0, #0xf
  448b78:	lsr	x0, x0, #4
  448b7c:	lsl	x0, x0, #4
  448b80:	sub	sp, sp, x0
  448b84:	mov	x0, sp
  448b88:	add	x0, x0, #0xf
  448b8c:	lsr	x0, x0, #4
  448b90:	lsl	x0, x0, #4
  448b94:	str	x0, [x29, #88]
  448b98:	ldr	x0, [x29, #40]
  448b9c:	ldr	x0, [x0]
  448ba0:	mov	w3, #0x1                   	// #1
  448ba4:	ldr	x2, [x29, #88]
  448ba8:	mov	x1, x0
  448bac:	ldr	x0, [x29, #56]
  448bb0:	bl	441c48 <ferror@plt+0x3f2d8>
  448bb4:	str	x0, [x29, #80]
  448bb8:	ldr	x0, [x29, #80]
  448bbc:	str	x0, [x29, #104]
  448bc0:	ldr	x0, [x29, #40]
  448bc4:	ldr	x0, [x0]
  448bc8:	ldrb	w0, [x0, #4]
  448bcc:	cmp	w0, #0x7
  448bd0:	b.ne	448bf8 <ferror@plt+0x46288>  // b.any
  448bd4:	ldr	x0, [x29, #32]
  448bd8:	ldrb	w0, [x0, #4]
  448bdc:	cmp	w0, #0x0
  448be0:	b.eq	448bf8 <ferror@plt+0x46288>  // b.none
  448be4:	ldr	x0, [x29, #104]
  448be8:	add	x1, x0, #0x1
  448bec:	str	x1, [x29, #104]
  448bf0:	mov	w1, #0x20                  	// #32
  448bf4:	strb	w1, [x0]
  448bf8:	ldr	x0, [x29, #32]
  448bfc:	ldrb	w0, [x0, #4]
  448c00:	cmp	w0, #0x53
  448c04:	b.eq	448c20 <ferror@plt+0x462b0>  // b.none
  448c08:	mov	w3, #0x1                   	// #1
  448c0c:	ldr	x2, [x29, #104]
  448c10:	ldr	x1, [x29, #32]
  448c14:	ldr	x0, [x29, #56]
  448c18:	bl	441c48 <ferror@plt+0x3f2d8>
  448c1c:	str	x0, [x29, #104]
  448c20:	ldr	x0, [x29, #104]
  448c24:	mov	w1, #0xa                   	// #10
  448c28:	strb	w1, [x0]
  448c2c:	ldr	x1, [x29, #104]
  448c30:	ldr	x0, [x29, #88]
  448c34:	sub	x0, x1, x0
  448c38:	mov	w3, #0x1                   	// #1
  448c3c:	mov	x2, x0
  448c40:	ldr	x1, [x29, #88]
  448c44:	ldr	x0, [x29, #56]
  448c48:	bl	43018c <ferror@plt+0x2d81c>
  448c4c:	ldr	x0, [x29, #56]
  448c50:	bl	43b8b8 <ferror@plt+0x38f48>
  448c54:	ldr	x0, [x29, #56]
  448c58:	bl	43fdc8 <ferror@plt+0x3d458>
  448c5c:	mov	x1, x0
  448c60:	ldr	x0, [x29, #56]
  448c64:	str	x1, [x0, #448]
  448c68:	ldr	x0, [x29, #56]
  448c6c:	bl	44030c <ferror@plt+0x3d99c>
  448c70:	str	x0, [x29, #72]
  448c74:	ldr	x0, [x29, #56]
  448c78:	ldr	x0, [x0]
  448c7c:	ldr	x1, [x0]
  448c80:	ldr	x0, [x29, #56]
  448c84:	ldr	x0, [x0]
  448c88:	ldr	x0, [x0, #32]
  448c8c:	cmp	x1, x0
  448c90:	b.eq	448d58 <ferror@plt+0x463e8>  // b.none
  448c94:	ldr	x0, [x29, #72]
  448c98:	ldr	w0, [x0]
  448c9c:	str	w0, [x29, #68]
  448ca0:	ldr	x0, [x29, #56]
  448ca4:	bl	430374 <ferror@plt+0x2da04>
  448ca8:	mov	w1, #0x1                   	// #1
  448cac:	ldr	x0, [x29, #56]
  448cb0:	bl	44c6d8 <ferror@plt+0x49d68>
  448cb4:	ldr	x0, [x29, #80]
  448cb8:	strb	wzr, [x0]
  448cbc:	ldr	x0, [x29, #40]
  448cc0:	ldr	x0, [x0]
  448cc4:	ldr	x1, [x29, #72]
  448cc8:	mov	x2, x1
  448ccc:	mov	x3, x0
  448cd0:	ldp	x0, x1, [x3]
  448cd4:	stp	x0, x1, [x2]
  448cd8:	ldr	x0, [x3, #16]
  448cdc:	str	x0, [x2, #16]
  448ce0:	ldr	x0, [x29, #40]
  448ce4:	ldr	x1, [x29, #72]
  448ce8:	str	x1, [x0]
  448cec:	ldr	x0, [x29, #72]
  448cf0:	ldr	w1, [x29, #68]
  448cf4:	str	w1, [x0]
  448cf8:	ldr	x0, [x29, #72]
  448cfc:	ldrh	w0, [x0, #6]
  448d00:	and	w0, w0, #0xfffffff7
  448d04:	and	w1, w0, #0xffff
  448d08:	ldr	x0, [x29, #72]
  448d0c:	strh	w1, [x0, #6]
  448d10:	ldr	x0, [x29, #56]
  448d14:	ldr	w0, [x0, #1116]
  448d18:	cmp	w0, #0x15
  448d1c:	b.eq	448d50 <ferror@plt+0x463e0>  // b.none
  448d20:	ldr	x1, [x29, #32]
  448d24:	ldr	x0, [x29, #56]
  448d28:	bl	441e60 <ferror@plt+0x3f4f0>
  448d2c:	mov	x6, x0
  448d30:	ldr	x5, [x29, #88]
  448d34:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448d38:	add	x4, x0, #0x300
  448d3c:	mov	w3, #0x0                   	// #0
  448d40:	ldr	w2, [x29, #52]
  448d44:	mov	w1, #0x3                   	// #3
  448d48:	ldr	x0, [x29, #56]
  448d4c:	bl	430bb8 <ferror@plt+0x2e248>
  448d50:	mov	w0, #0x0                   	// #0
  448d54:	b	448d70 <ferror@plt+0x46400>
  448d58:	ldr	x0, [x29, #40]
  448d5c:	ldr	x1, [x29, #72]
  448d60:	str	x1, [x0]
  448d64:	ldr	x0, [x29, #56]
  448d68:	bl	430374 <ferror@plt+0x2da04>
  448d6c:	mov	w0, #0x1                   	// #1
  448d70:	mov	sp, x29
  448d74:	ldr	x19, [sp, #16]
  448d78:	ldp	x29, x30, [sp], #112
  448d7c:	ret
  448d80:	stp	x29, x30, [sp, #-80]!
  448d84:	mov	x29, sp
  448d88:	str	x0, [sp, #24]
  448d8c:	str	x1, [sp, #16]
  448d90:	str	xzr, [sp, #72]
  448d94:	ldr	x0, [sp, #24]
  448d98:	ldr	x0, [x0, #136]
  448d9c:	str	x0, [sp, #56]
  448da0:	str	wzr, [sp, #68]
  448da4:	ldr	x0, [sp, #24]
  448da8:	ldr	x0, [x0, #136]
  448dac:	bl	44bb00 <ferror@plt+0x49190>
  448db0:	cmp	x0, #0x0
  448db4:	b.eq	448dcc <ferror@plt+0x4645c>  // b.none
  448db8:	ldr	x0, [sp, #16]
  448dbc:	ldrh	w0, [x0, #6]
  448dc0:	and	w0, w0, #0x8
  448dc4:	cmp	w0, #0x0
  448dc8:	b.ne	448dd4 <ferror@plt+0x46464>  // b.any
  448dcc:	mov	w0, #0x1                   	// #1
  448dd0:	b	448dd8 <ferror@plt+0x46468>
  448dd4:	mov	w0, #0x0                   	// #0
  448dd8:	cmp	w0, #0x0
  448ddc:	b.eq	448df8 <ferror@plt+0x46488>  // b.none
  448de0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448de4:	add	x2, x0, #0x340
  448de8:	mov	w1, #0x352                 	// #850
  448dec:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448df0:	add	x0, x0, #0x200
  448df4:	bl	4099a4 <ferror@plt+0x7034>
  448df8:	ldr	x0, [sp, #56]
  448dfc:	ldr	w0, [x0, #48]
  448e00:	cmp	w0, #0x2
  448e04:	b.ne	448e20 <ferror@plt+0x464b0>  // b.any
  448e08:	ldr	x0, [sp, #56]
  448e0c:	ldr	x0, [x0, #40]
  448e10:	ldr	x0, [x0, #16]
  448e14:	ldur	w0, [x0, #-4]
  448e18:	str	w0, [sp, #68]
  448e1c:	b	448e2c <ferror@plt+0x464bc>
  448e20:	ldr	x0, [sp, #24]
  448e24:	ldr	w0, [x0, #176]
  448e28:	str	w0, [sp, #68]
  448e2c:	ldr	x0, [sp, #56]
  448e30:	ldr	w0, [x0, #48]
  448e34:	cmp	w0, #0x1
  448e38:	b.ne	448e58 <ferror@plt+0x464e8>  // b.any
  448e3c:	ldr	x0, [sp, #56]
  448e40:	ldr	x0, [x0, #16]
  448e44:	add	x2, x0, #0x18
  448e48:	ldr	x1, [sp, #56]
  448e4c:	str	x2, [x1, #16]
  448e50:	str	x0, [sp, #72]
  448e54:	b	448ec8 <ferror@plt+0x46558>
  448e58:	ldr	x0, [sp, #56]
  448e5c:	ldr	w0, [x0, #48]
  448e60:	cmp	w0, #0x0
  448e64:	b.ne	448e88 <ferror@plt+0x46518>  // b.any
  448e68:	ldr	x0, [sp, #56]
  448e6c:	ldr	x0, [x0, #16]
  448e70:	add	x2, x0, #0x8
  448e74:	ldr	x1, [sp, #56]
  448e78:	str	x2, [x1, #16]
  448e7c:	ldr	x0, [x0]
  448e80:	str	x0, [sp, #72]
  448e84:	b	448ec8 <ferror@plt+0x46558>
  448e88:	ldr	x0, [sp, #56]
  448e8c:	ldr	w0, [x0, #48]
  448e90:	cmp	w0, #0x2
  448e94:	b.ne	448ec8 <ferror@plt+0x46558>  // b.any
  448e98:	ldr	x0, [sp, #56]
  448e9c:	ldr	x0, [x0, #16]
  448ea0:	add	x2, x0, #0x8
  448ea4:	ldr	x1, [sp, #56]
  448ea8:	str	x2, [x1, #16]
  448eac:	ldr	x0, [x0]
  448eb0:	str	x0, [sp, #72]
  448eb4:	ldr	x0, [sp, #56]
  448eb8:	ldr	x0, [x0, #40]
  448ebc:	ldr	x1, [x0, #16]
  448ec0:	add	x1, x1, #0x4
  448ec4:	str	x1, [x0, #16]
  448ec8:	ldr	x0, [sp, #72]
  448ecc:	ldrb	w0, [x0, #4]
  448ed0:	cmp	w0, #0x53
  448ed4:	b.ne	448f04 <ferror@plt+0x46594>  // b.any
  448ed8:	ldr	x0, [sp, #72]
  448edc:	ldrh	w0, [x0, #6]
  448ee0:	and	w0, w0, #0x8
  448ee4:	cmp	w0, #0x0
  448ee8:	b.eq	448f04 <ferror@plt+0x46594>  // b.none
  448eec:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448ef0:	add	x2, x0, #0x340
  448ef4:	mov	w1, #0x380                 	// #896
  448ef8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  448efc:	add	x0, x0, #0x200
  448f00:	bl	4099a4 <ferror@plt+0x7034>
  448f04:	add	x0, sp, #0x10
  448f08:	ldr	x3, [sp, #72]
  448f0c:	mov	x2, x0
  448f10:	ldr	w1, [sp, #68]
  448f14:	ldr	x0, [sp, #24]
  448f18:	bl	448b30 <ferror@plt+0x461c0>
  448f1c:	and	w0, w0, #0xff
  448f20:	eor	w0, w0, #0x1
  448f24:	and	w0, w0, #0xff
  448f28:	cmp	w0, #0x0
  448f2c:	b.ne	448f48 <ferror@plt+0x465d8>  // b.any
  448f30:	ldr	x0, [sp, #72]
  448f34:	ldrh	w0, [x0, #6]
  448f38:	and	w0, w0, #0x8
  448f3c:	cmp	w0, #0x0
  448f40:	b.eq	448f4c <ferror@plt+0x465dc>  // b.none
  448f44:	b	448e2c <ferror@plt+0x464bc>
  448f48:	nop
  448f4c:	ldr	x0, [sp, #56]
  448f50:	ldr	w0, [x0, #48]
  448f54:	cmp	w0, #0x2
  448f58:	b.ne	448fd4 <ferror@plt+0x46664>  // b.any
  448f5c:	str	xzr, [sp, #40]
  448f60:	add	x0, sp, #0x28
  448f64:	mov	x2, x0
  448f68:	mov	x1, #0x1                   	// #1
  448f6c:	ldr	x0, [sp, #24]
  448f70:	bl	44b5a0 <ferror@plt+0x48c30>
  448f74:	str	x0, [sp, #48]
  448f78:	ldr	x0, [sp, #40]
  448f7c:	ldr	x1, [sp, #16]
  448f80:	mov	w6, #0x0                   	// #0
  448f84:	mov	x5, #0x0                   	// #0
  448f88:	mov	w4, #0x0                   	// #0
  448f8c:	ldr	w3, [sp, #68]
  448f90:	mov	x2, x1
  448f94:	mov	x1, x0
  448f98:	ldr	x0, [sp, #48]
  448f9c:	bl	44b734 <ferror@plt+0x48dc4>
  448fa0:	ldr	x0, [sp, #56]
  448fa4:	ldr	x0, [x0, #40]
  448fa8:	ldr	x1, [x0]
  448fac:	ldr	x2, [sp, #40]
  448fb0:	ldr	x0, [sp, #48]
  448fb4:	ldr	x0, [x0, #8]
  448fb8:	mov	w5, #0x1                   	// #1
  448fbc:	mov	x4, x0
  448fc0:	mov	x3, x2
  448fc4:	ldr	x2, [sp, #48]
  448fc8:	ldr	x0, [sp, #24]
  448fcc:	bl	44b43c <ferror@plt+0x48acc>
  448fd0:	b	448fec <ferror@plt+0x4667c>
  448fd4:	ldr	x0, [sp, #16]
  448fd8:	mov	w3, #0x1                   	// #1
  448fdc:	mov	x2, x0
  448fe0:	mov	x1, #0x0                   	// #0
  448fe4:	ldr	x0, [sp, #24]
  448fe8:	bl	44b39c <ferror@plt+0x48a2c>
  448fec:	nop
  448ff0:	ldp	x29, x30, [sp], #80
  448ff4:	ret
  448ff8:	stp	x29, x30, [sp, #-48]!
  448ffc:	mov	x29, sp
  449000:	str	x0, [sp, #40]
  449004:	str	x1, [sp, #32]
  449008:	str	x2, [sp, #24]
  44900c:	str	w3, [sp, #20]
  449010:	ldr	x0, [sp, #32]
  449014:	ldrh	w0, [x0, #16]
  449018:	mov	w1, w0
  44901c:	ldr	w0, [sp, #20]
  449020:	cmp	w0, w1
  449024:	b.ne	449030 <ferror@plt+0x466c0>  // b.any
  449028:	mov	w0, #0x1                   	// #1
  44902c:	b	449198 <ferror@plt+0x46828>
  449030:	ldr	x0, [sp, #32]
  449034:	ldrh	w0, [x0, #16]
  449038:	mov	w1, w0
  44903c:	ldr	w0, [sp, #20]
  449040:	cmp	w0, w1
  449044:	b.cs	449128 <ferror@plt+0x467b8>  // b.hs, b.nlast
  449048:	ldr	w0, [sp, #20]
  44904c:	add	w0, w0, #0x1
  449050:	ldr	x1, [sp, #32]
  449054:	ldrh	w1, [x1, #16]
  449058:	cmp	w0, w1
  44905c:	b.ne	4490f4 <ferror@plt+0x46784>  // b.any
  449060:	ldr	x0, [sp, #32]
  449064:	ldrb	w0, [x0, #19]
  449068:	and	w0, w0, #0x8
  44906c:	and	w0, w0, #0xff
  449070:	cmp	w0, #0x0
  449074:	b.eq	4490f4 <ferror@plt+0x46784>  // b.none
  449078:	ldr	x0, [sp, #40]
  44907c:	ldrb	w0, [x0, #1154]
  449080:	cmp	w0, #0x0
  449084:	b.eq	4490ec <ferror@plt+0x4677c>  // b.none
  449088:	ldr	x0, [sp, #32]
  44908c:	ldrb	w0, [x0, #19]
  449090:	and	w0, w0, #0x10
  449094:	and	w0, w0, #0xff
  449098:	cmp	w0, #0x0
  44909c:	b.ne	4490ec <ferror@plt+0x4677c>  // b.any
  4490a0:	ldr	x0, [sp, #40]
  4490a4:	ldrb	w0, [x0, #1167]
  4490a8:	cmp	w0, #0x0
  4490ac:	b.ne	4490ec <ferror@plt+0x4677c>  // b.any
  4490b0:	ldr	x0, [sp, #40]
  4490b4:	ldrb	w0, [x0, #1120]
  4490b8:	cmp	w0, #0x0
  4490bc:	b.eq	4490d8 <ferror@plt+0x46768>  // b.none
  4490c0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4490c4:	add	x2, x0, #0x358
  4490c8:	mov	w1, #0x2                   	// #2
  4490cc:	ldr	x0, [sp, #40]
  4490d0:	bl	43086c <ferror@plt+0x2defc>
  4490d4:	b	4490ec <ferror@plt+0x4677c>
  4490d8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4490dc:	add	x2, x0, #0x3a8
  4490e0:	mov	w1, #0x2                   	// #2
  4490e4:	ldr	x0, [sp, #40]
  4490e8:	bl	43086c <ferror@plt+0x2defc>
  4490ec:	mov	w0, #0x1                   	// #1
  4490f0:	b	449198 <ferror@plt+0x46828>
  4490f4:	ldr	x0, [sp, #24]
  4490f8:	ldr	x1, [x0]
  4490fc:	ldr	x0, [sp, #32]
  449100:	ldrh	w0, [x0, #16]
  449104:	ldr	w5, [sp, #20]
  449108:	mov	w4, w0
  44910c:	mov	x3, x1
  449110:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  449114:	add	x2, x0, #0x3f8
  449118:	mov	w1, #0x3                   	// #3
  44911c:	ldr	x0, [sp, #40]
  449120:	bl	43086c <ferror@plt+0x2defc>
  449124:	b	449158 <ferror@plt+0x467e8>
  449128:	ldr	x0, [sp, #24]
  44912c:	ldr	x1, [x0]
  449130:	ldr	x0, [sp, #32]
  449134:	ldrh	w0, [x0, #16]
  449138:	mov	w5, w0
  44913c:	ldr	w4, [sp, #20]
  449140:	mov	x3, x1
  449144:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  449148:	add	x2, x0, #0x430
  44914c:	mov	w1, #0x3                   	// #3
  449150:	ldr	x0, [sp, #40]
  449154:	bl	43086c <ferror@plt+0x2defc>
  449158:	ldr	x0, [sp, #32]
  44915c:	ldr	w0, [x0, #8]
  449160:	cmp	w0, #0x2
  449164:	b.ls	449194 <ferror@plt+0x46824>  // b.plast
  449168:	ldr	x0, [sp, #32]
  44916c:	ldr	w1, [x0, #8]
  449170:	ldr	x0, [sp, #24]
  449174:	ldr	x0, [x0]
  449178:	mov	x4, x0
  44917c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  449180:	add	x3, x0, #0x468
  449184:	mov	w2, w1
  449188:	mov	w1, #0x5                   	// #5
  44918c:	ldr	x0, [sp, #40]
  449190:	bl	430e48 <ferror@plt+0x2e4d8>
  449194:	mov	w0, #0x0                   	// #0
  449198:	ldp	x29, x30, [sp], #48
  44919c:	ret
  4491a0:	stp	x29, x30, [sp, #-144]!
  4491a4:	mov	x29, sp
  4491a8:	str	x0, [sp, #40]
  4491ac:	str	x1, [sp, #32]
  4491b0:	str	x2, [sp, #24]
  4491b4:	str	x3, [sp, #16]
  4491b8:	ldr	x0, [sp, #40]
  4491bc:	ldrb	w0, [x0, #1157]
  4491c0:	cmp	w0, #0x0
  4491c4:	cset	w0, ne  // ne = any
  4491c8:	strb	w0, [sp, #99]
  4491cc:	str	wzr, [sp, #112]
  4491d0:	ldr	x0, [sp, #32]
  4491d4:	ldr	x0, [x0, #24]
  4491d8:	str	x0, [sp, #88]
  4491dc:	ldr	x0, [sp, #88]
  4491e0:	ldrh	w0, [x0, #16]
  4491e4:	cmp	w0, #0x0
  4491e8:	b.eq	4491fc <ferror@plt+0x4688c>  // b.none
  4491ec:	ldr	x0, [sp, #88]
  4491f0:	ldrh	w0, [x0, #16]
  4491f4:	str	w0, [sp, #116]
  4491f8:	b	449204 <ferror@plt+0x46894>
  4491fc:	mov	w0, #0x1                   	// #1
  449200:	str	w0, [sp, #116]
  449204:	ldr	w1, [sp, #116]
  449208:	mov	x0, x1
  44920c:	lsl	x0, x0, #3
  449210:	sub	x0, x0, x1
  449214:	lsl	x0, x0, #6
  449218:	mov	x1, x0
  44921c:	ldr	x0, [sp, #40]
  449220:	bl	442b40 <ferror@plt+0x401d0>
  449224:	str	x0, [sp, #136]
  449228:	ldr	x0, [sp, #136]
  44922c:	str	x0, [sp, #80]
  449230:	ldr	x0, [sp, #136]
  449234:	ldr	x0, [x0, #8]
  449238:	str	x0, [sp, #72]
  44923c:	ldr	w1, [sp, #116]
  449240:	mov	x0, x1
  449244:	lsl	x0, x0, #1
  449248:	add	x0, x0, x1
  44924c:	lsl	x0, x0, #4
  449250:	mov	x2, x0
  449254:	mov	w1, #0x0                   	// #0
  449258:	ldr	x0, [sp, #72]
  44925c:	bl	402530 <memset@plt>
  449260:	ldr	w1, [sp, #116]
  449264:	mov	x0, x1
  449268:	lsl	x0, x0, #1
  44926c:	add	x0, x0, x1
  449270:	lsl	x0, x0, #4
  449274:	mov	x1, x0
  449278:	ldr	x0, [sp, #72]
  44927c:	add	x1, x0, x1
  449280:	ldr	x0, [sp, #136]
  449284:	str	x1, [x0, #16]
  449288:	ldr	x0, [sp, #72]
  44928c:	str	x0, [sp, #128]
  449290:	str	wzr, [sp, #116]
  449294:	str	wzr, [sp, #108]
  449298:	str	wzr, [sp, #104]
  44929c:	mov	w0, #0x32                  	// #50
  4492a0:	str	w0, [sp, #100]
  4492a4:	ldr	w0, [sp, #112]
  4492a8:	add	w0, w0, #0x1
  4492ac:	str	w0, [sp, #112]
  4492b0:	ldr	w0, [sp, #116]
  4492b4:	add	w0, w0, #0x1
  4492b8:	str	w0, [sp, #116]
  4492bc:	ldr	x0, [sp, #136]
  4492c0:	ldr	x1, [x0, #16]
  4492c4:	ldr	x0, [sp, #128]
  4492c8:	str	x1, [x0]
  4492cc:	ldrb	w0, [sp, #99]
  4492d0:	cmp	w0, #0x0
  4492d4:	b.eq	4492f8 <ferror@plt+0x46988>  // b.none
  4492d8:	mov	w0, #0x32                  	// #50
  4492dc:	str	w0, [sp, #100]
  4492e0:	ldr	w0, [sp, #100]
  4492e4:	lsl	x0, x0, #2
  4492e8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  4492ec:	mov	x1, x0
  4492f0:	ldr	x0, [sp, #128]
  4492f4:	str	x1, [x0, #32]
  4492f8:	ldr	x0, [sp, #128]
  4492fc:	ldr	x1, [x0]
  449300:	ldr	w0, [sp, #104]
  449304:	add	w0, w0, #0x2
  449308:	mov	w0, w0
  44930c:	lsl	x0, x0, #3
  449310:	add	x1, x1, x0
  449314:	ldr	x0, [sp, #136]
  449318:	ldr	x0, [x0, #24]
  44931c:	cmp	x1, x0
  449320:	b.ls	449348 <ferror@plt+0x469d8>  // b.plast
  449324:	mov	x2, #0x1f40                	// #8000
  449328:	ldr	x1, [sp, #136]
  44932c:	ldr	x0, [sp, #40]
  449330:	bl	442c1c <ferror@plt+0x402ac>
  449334:	str	x0, [sp, #136]
  449338:	ldr	x0, [sp, #136]
  44933c:	ldr	x1, [x0, #16]
  449340:	ldr	x0, [sp, #128]
  449344:	str	x1, [x0]
  449348:	ldrb	w0, [sp, #99]
  44934c:	cmp	w0, #0x0
  449350:	b.eq	44939c <ferror@plt+0x46a2c>  // b.none
  449354:	ldr	w0, [sp, #104]
  449358:	add	w0, w0, #0x2
  44935c:	ldr	w1, [sp, #100]
  449360:	cmp	w1, w0
  449364:	b.cs	44939c <ferror@plt+0x46a2c>  // b.hs, b.nlast
  449368:	ldr	w0, [sp, #100]
  44936c:	add	w0, w0, #0x3e8
  449370:	str	w0, [sp, #100]
  449374:	ldr	x0, [sp, #128]
  449378:	ldr	x2, [x0, #32]
  44937c:	ldr	w0, [sp, #100]
  449380:	lsl	x0, x0, #2
  449384:	mov	x1, x0
  449388:	mov	x0, x2
  44938c:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  449390:	mov	x1, x0
  449394:	ldr	x0, [sp, #128]
  449398:	str	x1, [x0, #32]
  44939c:	add	x0, sp, #0x34
  4493a0:	mov	x1, x0
  4493a4:	ldr	x0, [sp, #40]
  4493a8:	bl	44bfac <ferror@plt+0x4963c>
  4493ac:	str	x0, [sp, #120]
  4493b0:	ldr	x0, [sp, #120]
  4493b4:	ldrb	w0, [x0, #4]
  4493b8:	cmp	w0, #0x53
  4493bc:	b.ne	4493d0 <ferror@plt+0x46a60>  // b.any
  4493c0:	ldr	w0, [sp, #104]
  4493c4:	cmp	w0, #0x0
  4493c8:	b.ne	449638 <ferror@plt+0x46cc8>  // b.any
  4493cc:	b	449684 <ferror@plt+0x46d14>
  4493d0:	ldr	x0, [sp, #120]
  4493d4:	ldrb	w0, [x0, #4]
  4493d8:	cmp	w0, #0x14
  4493dc:	b.ne	4493f0 <ferror@plt+0x46a80>  // b.any
  4493e0:	ldr	w0, [sp, #108]
  4493e4:	add	w0, w0, #0x1
  4493e8:	str	w0, [sp, #108]
  4493ec:	b	449638 <ferror@plt+0x46cc8>
  4493f0:	ldr	x0, [sp, #120]
  4493f4:	ldrb	w0, [x0, #4]
  4493f8:	cmp	w0, #0x15
  4493fc:	b.ne	449424 <ferror@plt+0x46ab4>  // b.any
  449400:	ldr	w0, [sp, #108]
  449404:	sub	w1, w0, #0x1
  449408:	str	w1, [sp, #108]
  44940c:	cmp	w0, #0x0
  449410:	cset	w0, eq  // eq = none
  449414:	and	w0, w0, #0xff
  449418:	cmp	w0, #0x0
  44941c:	b.eq	449638 <ferror@plt+0x46cc8>  // b.none
  449420:	b	449688 <ferror@plt+0x46d18>
  449424:	ldr	x0, [sp, #120]
  449428:	ldrb	w0, [x0, #4]
  44942c:	cmp	w0, #0x13
  449430:	b.ne	449474 <ferror@plt+0x46b04>  // b.any
  449434:	ldr	w0, [sp, #108]
  449438:	cmp	w0, #0x0
  44943c:	b.ne	449638 <ferror@plt+0x46cc8>  // b.any
  449440:	ldr	x0, [sp, #88]
  449444:	ldrb	w0, [x0, #19]
  449448:	and	w0, w0, #0x8
  44944c:	and	w0, w0, #0xff
  449450:	cmp	w0, #0x0
  449454:	b.eq	449688 <ferror@plt+0x46d18>  // b.none
  449458:	ldr	x0, [sp, #88]
  44945c:	ldrh	w0, [x0, #16]
  449460:	mov	w1, w0
  449464:	ldr	w0, [sp, #116]
  449468:	cmp	w0, w1
  44946c:	b.ne	449688 <ferror@plt+0x46d18>  // b.any
  449470:	b	449638 <ferror@plt+0x46cc8>
  449474:	ldr	x0, [sp, #120]
  449478:	ldrb	w0, [x0, #4]
  44947c:	cmp	w0, #0x16
  449480:	b.eq	449688 <ferror@plt+0x46d18>  // b.none
  449484:	ldr	x0, [sp, #120]
  449488:	ldrb	w0, [x0, #4]
  44948c:	cmp	w0, #0x25
  449490:	b.ne	4494a8 <ferror@plt+0x46b38>  // b.any
  449494:	ldr	x0, [sp, #120]
  449498:	ldrh	w0, [x0, #6]
  44949c:	and	w0, w0, #0x40
  4494a0:	cmp	w0, #0x0
  4494a4:	b.ne	449688 <ferror@plt+0x46d18>  // b.any
  4494a8:	ldr	x0, [sp, #120]
  4494ac:	ldrb	w0, [x0, #4]
  4494b0:	cmp	w0, #0x51
  4494b4:	b.ne	449638 <ferror@plt+0x46cc8>  // b.any
  4494b8:	ldr	x0, [sp, #40]
  4494bc:	bl	43fdc8 <ferror@plt+0x3d458>
  4494c0:	str	x0, [sp, #64]
  4494c4:	ldr	x1, [sp, #64]
  4494c8:	ldr	x0, [sp, #120]
  4494cc:	mov	x2, x1
  4494d0:	mov	x3, x0
  4494d4:	ldp	x0, x1, [x3]
  4494d8:	stp	x0, x1, [x2]
  4494dc:	ldr	x0, [x3, #16]
  4494e0:	str	x0, [x2, #16]
  4494e4:	ldr	x0, [sp, #64]
  4494e8:	str	x0, [sp, #120]
  4494ec:	ldr	x0, [sp, #24]
  4494f0:	ldr	x0, [x0]
  4494f4:	cmp	x0, #0x0
  4494f8:	b.eq	449520 <ferror@plt+0x46bb0>  // b.none
  4494fc:	ldr	x0, [sp, #24]
  449500:	ldr	x0, [x0]
  449504:	ldr	x1, [x0, #24]
  449508:	ldr	x0, [sp, #24]
  44950c:	ldr	x0, [x0]
  449510:	ldr	x0, [x0, #16]
  449514:	sub	x0, x1, x0
  449518:	cmp	x0, #0x7
  44951c:	b.hi	4495a0 <ferror@plt+0x46c30>  // b.pmore
  449520:	ldr	x0, [sp, #24]
  449524:	ldr	x0, [x0]
  449528:	cmp	x0, #0x0
  44952c:	b.ne	44954c <ferror@plt+0x46bdc>  // b.any
  449530:	mov	x1, #0x100                 	// #256
  449534:	ldr	x0, [sp, #40]
  449538:	bl	442b40 <ferror@plt+0x401d0>
  44953c:	mov	x1, x0
  449540:	ldr	x0, [sp, #24]
  449544:	str	x1, [x0]
  449548:	b	4495a0 <ferror@plt+0x46c30>
  44954c:	ldr	x0, [sp, #24]
  449550:	ldr	x0, [x0]
  449554:	str	x0, [sp, #56]
  449558:	ldr	x0, [sp, #24]
  44955c:	ldr	x0, [x0]
  449560:	ldr	x1, [x0, #16]
  449564:	ldr	x0, [sp, #24]
  449568:	ldr	x0, [x0]
  44956c:	ldr	x0, [x0, #8]
  449570:	sub	x0, x1, x0
  449574:	lsl	x0, x0, #1
  449578:	mov	x1, x0
  44957c:	ldr	x0, [sp, #40]
  449580:	bl	442b40 <ferror@plt+0x401d0>
  449584:	mov	x1, x0
  449588:	ldr	x0, [sp, #24]
  44958c:	str	x1, [x0]
  449590:	ldr	x0, [sp, #24]
  449594:	ldr	x0, [x0]
  449598:	ldr	x1, [sp, #56]
  44959c:	str	x1, [x0]
  4495a0:	ldr	x0, [sp, #24]
  4495a4:	ldr	x0, [x0]
  4495a8:	ldr	x0, [x0, #16]
  4495ac:	ldr	x1, [sp, #120]
  4495b0:	str	x1, [x0]
  4495b4:	ldr	x0, [sp, #24]
  4495b8:	ldr	x0, [x0]
  4495bc:	ldr	x1, [x0, #16]
  4495c0:	ldr	x0, [sp, #24]
  4495c4:	ldr	x0, [x0]
  4495c8:	add	x1, x1, #0x8
  4495cc:	str	x1, [x0, #16]
  4495d0:	ldr	x0, [sp, #120]
  4495d4:	ldrb	w0, [x0, #4]
  4495d8:	cmp	w0, #0x52
  4495dc:	b.eq	449608 <ferror@plt+0x46c98>  // b.none
  4495e0:	add	x0, sp, #0x34
  4495e4:	mov	x1, x0
  4495e8:	ldr	x0, [sp, #40]
  4495ec:	bl	44bfac <ferror@plt+0x4963c>
  4495f0:	str	x0, [sp, #120]
  4495f4:	ldr	x0, [sp, #120]
  4495f8:	ldrb	w0, [x0, #4]
  4495fc:	cmp	w0, #0x16
  449600:	b.eq	44960c <ferror@plt+0x46c9c>  // b.none
  449604:	b	4494ec <ferror@plt+0x46b7c>
  449608:	nop
  44960c:	ldr	x0, [sp, #40]
  449610:	mov	w1, #0x2                   	// #2
  449614:	strb	w1, [x0, #25]
  449618:	ldr	x0, [sp, #40]
  44961c:	mov	w1, #0x1                   	// #1
  449620:	strb	w1, [x0, #24]
  449624:	ldr	x0, [sp, #120]
  449628:	ldrb	w0, [x0, #4]
  44962c:	cmp	w0, #0x16
  449630:	b.ne	449680 <ferror@plt+0x46d10>  // b.any
  449634:	b	449688 <ferror@plt+0x46d18>
  449638:	ldr	w1, [sp, #52]
  44963c:	ldr	w2, [sp, #104]
  449640:	ldr	x0, [sp, #40]
  449644:	ldrb	w0, [x0, #1157]
  449648:	cmp	w0, #0x0
  44964c:	cset	w0, ne  // ne = any
  449650:	and	w0, w0, #0xff
  449654:	mov	w5, w0
  449658:	mov	w4, #0x0                   	// #0
  44965c:	mov	x3, x2
  449660:	mov	w2, w1
  449664:	ldr	x1, [sp, #120]
  449668:	ldr	x0, [sp, #128]
  44966c:	bl	44a168 <ferror@plt+0x477f8>
  449670:	ldr	w0, [sp, #104]
  449674:	add	w0, w0, #0x1
  449678:	str	w0, [sp, #104]
  44967c:	b	4492f8 <ferror@plt+0x46988>
  449680:	nop
  449684:	b	4492f8 <ferror@plt+0x46988>
  449688:	ldr	w0, [sp, #104]
  44968c:	cmp	w0, #0x0
  449690:	b.eq	4496d0 <ferror@plt+0x46d60>  // b.none
  449694:	ldr	x0, [sp, #128]
  449698:	ldr	x1, [x0]
  44969c:	ldr	w0, [sp, #104]
  4496a0:	sub	w0, w0, #0x1
  4496a4:	mov	w0, w0
  4496a8:	lsl	x0, x0, #3
  4496ac:	add	x0, x1, x0
  4496b0:	ldr	x0, [x0]
  4496b4:	ldrb	w0, [x0, #4]
  4496b8:	cmp	w0, #0x53
  4496bc:	b.ne	4496d0 <ferror@plt+0x46d60>  // b.any
  4496c0:	ldr	w0, [sp, #104]
  4496c4:	sub	w0, w0, #0x1
  4496c8:	str	w0, [sp, #104]
  4496cc:	b	449688 <ferror@plt+0x46d18>
  4496d0:	ldr	x0, [sp, #128]
  4496d4:	ldr	w1, [sp, #104]
  4496d8:	str	w1, [x0, #24]
  4496dc:	ldr	x0, [sp, #40]
  4496e0:	add	x1, x0, #0x2b0
  4496e4:	ldr	x0, [sp, #40]
  4496e8:	ldr	w2, [x0, #688]
  4496ec:	ldr	w3, [sp, #104]
  4496f0:	ldr	x0, [sp, #40]
  4496f4:	ldrb	w0, [x0, #1157]
  4496f8:	cmp	w0, #0x0
  4496fc:	cset	w0, ne  // ne = any
  449700:	and	w0, w0, #0xff
  449704:	mov	w5, w0
  449708:	mov	w4, #0x0                   	// #0
  44970c:	ldr	x0, [sp, #128]
  449710:	bl	44a168 <ferror@plt+0x477f8>
  449714:	ldr	x0, [sp, #88]
  449718:	ldrh	w0, [x0, #16]
  44971c:	mov	w1, w0
  449720:	ldr	w0, [sp, #116]
  449724:	cmp	w0, w1
  449728:	b.hi	449774 <ferror@plt+0x46e04>  // b.pmore
  44972c:	ldr	x0, [sp, #128]
  449730:	ldr	x1, [x0]
  449734:	ldr	w0, [sp, #104]
  449738:	add	w0, w0, #0x1
  44973c:	mov	w0, w0
  449740:	lsl	x0, x0, #3
  449744:	add	x1, x1, x0
  449748:	ldr	x0, [sp, #136]
  44974c:	str	x1, [x0, #16]
  449750:	ldr	x0, [sp, #88]
  449754:	ldrh	w0, [x0, #16]
  449758:	mov	w1, w0
  44975c:	ldr	w0, [sp, #116]
  449760:	cmp	w0, w1
  449764:	b.eq	449774 <ferror@plt+0x46e04>  // b.none
  449768:	ldr	x0, [sp, #128]
  44976c:	add	x0, x0, #0x30
  449770:	str	x0, [sp, #128]
  449774:	ldr	x0, [sp, #120]
  449778:	ldrb	w0, [x0, #4]
  44977c:	cmp	w0, #0x15
  449780:	b.eq	449798 <ferror@plt+0x46e28>  // b.none
  449784:	ldr	x0, [sp, #120]
  449788:	ldrb	w0, [x0, #4]
  44978c:	cmp	w0, #0x16
  449790:	b.eq	449798 <ferror@plt+0x46e28>  // b.none
  449794:	b	449294 <ferror@plt+0x46924>
  449798:	ldr	x0, [sp, #120]
  44979c:	ldrb	w0, [x0, #4]
  4497a0:	cmp	w0, #0x16
  4497a4:	b.ne	4497fc <ferror@plt+0x46e8c>  // b.any
  4497a8:	ldr	x0, [sp, #40]
  4497ac:	ldr	x0, [x0, #136]
  4497b0:	ldr	x0, [x0, #8]
  4497b4:	cmp	x0, #0x0
  4497b8:	b.ne	4497cc <ferror@plt+0x46e5c>  // b.any
  4497bc:	ldr	x0, [sp, #40]
  4497c0:	ldrb	w0, [x0, #16]
  4497c4:	cmp	w0, #0x0
  4497c8:	b.eq	4497d8 <ferror@plt+0x46e68>  // b.none
  4497cc:	mov	w1, #0x1                   	// #1
  4497d0:	ldr	x0, [sp, #40]
  4497d4:	bl	44c6d8 <ferror@plt+0x49d68>
  4497d8:	ldr	x0, [sp, #32]
  4497dc:	ldr	x0, [x0]
  4497e0:	mov	x3, x0
  4497e4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4497e8:	add	x2, x0, #0x480
  4497ec:	mov	w1, #0x3                   	// #3
  4497f0:	ldr	x0, [sp, #40]
  4497f4:	bl	43086c <ferror@plt+0x2defc>
  4497f8:	b	4498f4 <ferror@plt+0x46f84>
  4497fc:	ldr	w0, [sp, #116]
  449800:	cmp	w0, #0x1
  449804:	b.ne	44982c <ferror@plt+0x46ebc>  // b.any
  449808:	ldr	x0, [sp, #88]
  44980c:	ldrh	w0, [x0, #16]
  449810:	cmp	w0, #0x0
  449814:	b.ne	44982c <ferror@plt+0x46ebc>  // b.any
  449818:	ldr	x0, [sp, #72]
  44981c:	ldr	w0, [x0, #24]
  449820:	cmp	w0, #0x0
  449824:	b.ne	44982c <ferror@plt+0x46ebc>  // b.any
  449828:	str	wzr, [sp, #116]
  44982c:	ldr	w3, [sp, #116]
  449830:	ldr	x2, [sp, #32]
  449834:	ldr	x1, [sp, #88]
  449838:	ldr	x0, [sp, #40]
  44983c:	bl	448ff8 <ferror@plt+0x46688>
  449840:	and	w0, w0, #0xff
  449844:	cmp	w0, #0x0
  449848:	b.eq	4498f4 <ferror@plt+0x46f84>  // b.none
  44984c:	ldr	x0, [sp, #88]
  449850:	ldrb	w0, [x0, #19]
  449854:	and	w0, w0, #0x8
  449858:	and	w0, w0, #0xff
  44985c:	cmp	w0, #0x0
  449860:	b.eq	4498d4 <ferror@plt+0x46f64>  // b.none
  449864:	ldr	x0, [sp, #88]
  449868:	ldrh	w0, [x0, #16]
  44986c:	mov	w1, w0
  449870:	ldr	w0, [sp, #116]
  449874:	cmp	w0, w1
  449878:	b.cc	4498a8 <ferror@plt+0x46f38>  // b.lo, b.ul, b.last
  44987c:	ldr	w0, [sp, #116]
  449880:	cmp	w0, #0x1
  449884:	b.ne	4498d4 <ferror@plt+0x46f64>  // b.any
  449888:	ldr	x0, [sp, #72]
  44988c:	ldr	w0, [x0, #24]
  449890:	cmp	w0, #0x0
  449894:	b.ne	4498d4 <ferror@plt+0x46f64>  // b.any
  449898:	ldr	x0, [sp, #40]
  44989c:	ldrb	w0, [x0, #1153]
  4498a0:	cmp	w0, #0x0
  4498a4:	b.ne	4498d4 <ferror@plt+0x46f64>  // b.any
  4498a8:	ldr	x0, [sp, #88]
  4498ac:	ldrh	w0, [x0, #16]
  4498b0:	and	x1, x0, #0xffff
  4498b4:	mov	x0, x1
  4498b8:	lsl	x0, x0, #1
  4498bc:	add	x0, x0, x1
  4498c0:	lsl	x0, x0, #4
  4498c4:	sub	x0, x0, #0x30
  4498c8:	ldr	x1, [sp, #72]
  4498cc:	add	x0, x1, x0
  4498d0:	str	xzr, [x0]
  4498d4:	ldr	x0, [sp, #16]
  4498d8:	cmp	x0, #0x0
  4498dc:	b.eq	4498ec <ferror@plt+0x46f7c>  // b.none
  4498e0:	ldr	x0, [sp, #16]
  4498e4:	ldr	w1, [sp, #112]
  4498e8:	str	w1, [x0]
  4498ec:	ldr	x0, [sp, #80]
  4498f0:	b	449904 <ferror@plt+0x46f94>
  4498f4:	ldr	x1, [sp, #80]
  4498f8:	ldr	x0, [sp, #40]
  4498fc:	bl	442ae4 <ferror@plt+0x40174>
  449900:	mov	x0, #0x0                   	// #0
  449904:	ldp	x29, x30, [sp], #144
  449908:	ret
  44990c:	stp	x29, x30, [sp, #-64]!
  449910:	mov	x29, sp
  449914:	str	x0, [sp, #40]
  449918:	str	x1, [sp, #32]
  44991c:	str	x2, [sp, #24]
  449920:	str	x3, [sp, #16]
  449924:	str	xzr, [sp, #56]
  449928:	ldr	x0, [sp, #40]
  44992c:	bl	44c468 <ferror@plt+0x49af8>
  449930:	str	x0, [sp, #48]
  449934:	ldr	x0, [sp, #48]
  449938:	ldrb	w0, [x0, #4]
  44993c:	cmp	w0, #0x53
  449940:	b.ne	449980 <ferror@plt+0x47010>  // b.any
  449944:	ldr	x0, [sp, #56]
  449948:	cmp	x0, #0x0
  44994c:	b.eq	449974 <ferror@plt+0x47004>  // b.none
  449950:	ldr	x0, [sp, #56]
  449954:	ldrh	w0, [x0, #6]
  449958:	and	w0, w0, #0x1
  44995c:	cmp	w0, #0x0
  449960:	b.ne	449928 <ferror@plt+0x46fb8>  // b.any
  449964:	ldr	x0, [sp, #48]
  449968:	ldr	x0, [x0, #8]
  44996c:	cmp	x0, #0x0
  449970:	b.ne	449928 <ferror@plt+0x46fb8>  // b.any
  449974:	ldr	x0, [sp, #48]
  449978:	str	x0, [sp, #56]
  44997c:	b	449928 <ferror@plt+0x46fb8>
  449980:	nop
  449984:	ldr	x0, [sp, #48]
  449988:	ldrb	w0, [x0, #4]
  44998c:	cmp	w0, #0x14
  449990:	b.ne	4499b8 <ferror@plt+0x47048>  // b.any
  449994:	ldr	x0, [sp, #40]
  449998:	mov	w1, #0x2                   	// #2
  44999c:	strb	w1, [x0, #25]
  4499a0:	ldr	x3, [sp, #16]
  4499a4:	ldr	x2, [sp, #24]
  4499a8:	ldr	x1, [sp, #32]
  4499ac:	ldr	x0, [sp, #40]
  4499b0:	bl	4491a0 <ferror@plt+0x46830>
  4499b4:	b	449a0c <ferror@plt+0x4709c>
  4499b8:	ldr	x0, [sp, #48]
  4499bc:	ldrb	w0, [x0, #4]
  4499c0:	cmp	w0, #0x16
  4499c4:	b.ne	4499dc <ferror@plt+0x4706c>  // b.any
  4499c8:	ldr	x0, [sp, #40]
  4499cc:	add	x0, x0, #0x2b0
  4499d0:	ldr	x1, [sp, #48]
  4499d4:	cmp	x1, x0
  4499d8:	b.ne	449a08 <ferror@plt+0x47098>  // b.any
  4499dc:	mov	w1, #0x1                   	// #1
  4499e0:	ldr	x0, [sp, #40]
  4499e4:	bl	44c6d8 <ferror@plt+0x49d68>
  4499e8:	ldr	x0, [sp, #56]
  4499ec:	cmp	x0, #0x0
  4499f0:	b.eq	449a08 <ferror@plt+0x47098>  // b.none
  4499f4:	mov	w3, #0x1                   	// #1
  4499f8:	ldr	x2, [sp, #56]
  4499fc:	mov	x1, #0x0                   	// #0
  449a00:	ldr	x0, [sp, #40]
  449a04:	bl	44b39c <ferror@plt+0x48a2c>
  449a08:	mov	x0, #0x0                   	// #0
  449a0c:	ldp	x29, x30, [sp], #64
  449a10:	ret
  449a14:	sub	sp, sp, #0x20
  449a18:	str	x0, [sp, #8]
  449a1c:	ldr	x0, [sp, #8]
  449a20:	ldrb	w0, [x0, #19]
  449a24:	and	w0, w0, #0x40
  449a28:	and	w0, w0, #0xff
  449a2c:	cmp	w0, #0x0
  449a30:	cset	w0, eq  // eq = none
  449a34:	and	w0, w0, #0xff
  449a38:	and	x0, x0, #0xff
  449a3c:	cmp	x0, #0x0
  449a40:	b.eq	449a50 <ferror@plt+0x470e0>  // b.none
  449a44:	ldr	x0, [sp, #8]
  449a48:	ldr	w0, [x0, #12]
  449a4c:	b	449ab4 <ferror@plt+0x47144>
  449a50:	ldr	x0, [sp, #8]
  449a54:	ldr	w0, [x0, #12]
  449a58:	str	w0, [sp, #28]
  449a5c:	ldr	w0, [sp, #28]
  449a60:	sub	w1, w0, #0x1
  449a64:	str	w1, [sp, #28]
  449a68:	cmp	w0, #0x0
  449a6c:	cset	w0, ne  // ne = any
  449a70:	and	w0, w0, #0xff
  449a74:	cmp	w0, #0x0
  449a78:	b.eq	449ab0 <ferror@plt+0x47140>  // b.none
  449a7c:	ldr	x2, [sp, #8]
  449a80:	ldr	w1, [sp, #28]
  449a84:	mov	x0, x1
  449a88:	lsl	x0, x0, #1
  449a8c:	add	x0, x0, x1
  449a90:	lsl	x0, x0, #3
  449a94:	add	x0, x2, x0
  449a98:	ldrb	w0, [x0, #28]
  449a9c:	cmp	w0, #0x26
  449aa0:	b.eq	449a5c <ferror@plt+0x470ec>  // b.none
  449aa4:	ldr	w0, [sp, #28]
  449aa8:	add	w0, w0, #0x1
  449aac:	b	449ab4 <ferror@plt+0x47144>
  449ab0:	mov	w0, #0x0                   	// #0
  449ab4:	add	sp, sp, #0x20
  449ab8:	ret
  449abc:	stp	x29, x30, [sp, #-160]!
  449ac0:	mov	x29, sp
  449ac4:	str	x0, [sp, #40]
  449ac8:	str	x1, [sp, #32]
  449acc:	str	x2, [sp, #24]
  449ad0:	str	w3, [sp, #20]
  449ad4:	ldr	x0, [sp, #40]
  449ad8:	strb	wzr, [x0, #440]
  449adc:	ldr	x0, [sp, #40]
  449ae0:	strb	wzr, [x0, #19]
  449ae4:	ldr	x0, [sp, #40]
  449ae8:	mov	w1, #0x1                   	// #1
  449aec:	strb	w1, [x0, #192]
  449af0:	ldr	x0, [sp, #32]
  449af4:	bl	430618 <ferror@plt+0x2dca8>
  449af8:	and	w0, w0, #0xff
  449afc:	cmp	w0, #0x0
  449b00:	b.eq	449f20 <ferror@plt+0x475b0>  // b.none
  449b04:	ldr	x0, [sp, #32]
  449b08:	ldr	x0, [x0, #24]
  449b0c:	str	x0, [sp, #128]
  449b10:	str	xzr, [sp, #72]
  449b14:	ldr	x0, [sp, #128]
  449b18:	ldrb	w0, [x0, #19]
  449b1c:	and	w0, w0, #0x4
  449b20:	and	w0, w0, #0xff
  449b24:	cmp	w0, #0x0
  449b28:	b.eq	449c80 <ferror@plt+0x47310>  // b.none
  449b2c:	str	wzr, [sp, #68]
  449b30:	ldr	x0, [sp, #40]
  449b34:	ldrb	w0, [x0, #24]
  449b38:	add	w0, w0, #0x1
  449b3c:	and	w1, w0, #0xff
  449b40:	ldr	x0, [sp, #40]
  449b44:	strb	w1, [x0, #24]
  449b48:	ldr	x0, [sp, #40]
  449b4c:	ldr	w0, [x0, #500]
  449b50:	add	w1, w0, #0x1
  449b54:	ldr	x0, [sp, #40]
  449b58:	str	w1, [x0, #500]
  449b5c:	ldr	x0, [sp, #40]
  449b60:	mov	w1, #0x1                   	// #1
  449b64:	strb	w1, [x0, #25]
  449b68:	add	x1, sp, #0x44
  449b6c:	add	x0, sp, #0x48
  449b70:	mov	x3, x1
  449b74:	mov	x2, x0
  449b78:	ldr	x1, [sp, #32]
  449b7c:	ldr	x0, [sp, #40]
  449b80:	bl	44990c <ferror@plt+0x46f9c>
  449b84:	str	x0, [sp, #120]
  449b88:	ldr	x0, [sp, #40]
  449b8c:	strb	wzr, [x0, #25]
  449b90:	ldr	x0, [sp, #40]
  449b94:	ldr	w0, [x0, #500]
  449b98:	sub	w1, w0, #0x1
  449b9c:	ldr	x0, [sp, #40]
  449ba0:	str	w1, [x0, #500]
  449ba4:	ldr	x0, [sp, #40]
  449ba8:	ldrb	w0, [x0, #24]
  449bac:	sub	w0, w0, #0x1
  449bb0:	and	w1, w0, #0xff
  449bb4:	ldr	x0, [sp, #40]
  449bb8:	strb	w1, [x0, #24]
  449bbc:	ldr	x0, [sp, #120]
  449bc0:	cmp	x0, #0x0
  449bc4:	b.ne	449c40 <ferror@plt+0x472d0>  // b.any
  449bc8:	ldr	x0, [sp, #40]
  449bcc:	ldrb	w0, [x0, #1138]
  449bd0:	cmp	w0, #0x0
  449bd4:	b.eq	449c14 <ferror@plt+0x472a4>  // b.none
  449bd8:	ldr	x0, [sp, #32]
  449bdc:	ldr	x0, [x0, #24]
  449be0:	ldrb	w0, [x0, #19]
  449be4:	and	w0, w0, #0x10
  449be8:	and	w0, w0, #0xff
  449bec:	cmp	w0, #0x0
  449bf0:	b.ne	449c14 <ferror@plt+0x472a4>  // b.any
  449bf4:	ldr	x0, [sp, #32]
  449bf8:	ldr	x0, [x0]
  449bfc:	mov	x3, x0
  449c00:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  449c04:	add	x2, x0, #0x4b0
  449c08:	mov	w1, #0x6                   	// #6
  449c0c:	ldr	x0, [sp, #40]
  449c10:	bl	430908 <ferror@plt+0x2df98>
  449c14:	ldr	x0, [sp, #72]
  449c18:	cmp	x0, #0x0
  449c1c:	b.eq	449c30 <ferror@plt+0x472c0>  // b.none
  449c20:	ldr	x0, [sp, #72]
  449c24:	mov	x1, x0
  449c28:	ldr	x0, [sp, #40]
  449c2c:	bl	442ae4 <ferror@plt+0x40174>
  449c30:	ldr	x0, [sp, #40]
  449c34:	strb	wzr, [x0, #192]
  449c38:	mov	w0, #0x0                   	// #0
  449c3c:	b	449f94 <ferror@plt+0x47624>
  449c40:	ldr	x0, [sp, #128]
  449c44:	ldrh	w0, [x0, #16]
  449c48:	cmp	w0, #0x0
  449c4c:	b.eq	449c70 <ferror@plt+0x47300>  // b.none
  449c50:	ldr	x0, [sp, #120]
  449c54:	ldr	x0, [x0, #8]
  449c58:	ldr	w4, [sp, #20]
  449c5c:	mov	x3, x0
  449c60:	ldr	x2, [sp, #128]
  449c64:	ldr	x1, [sp, #32]
  449c68:	ldr	x0, [sp, #40]
  449c6c:	bl	44a618 <ferror@plt+0x47ca8>
  449c70:	ldr	w0, [sp, #68]
  449c74:	mov	w1, w0
  449c78:	ldr	x0, [sp, #120]
  449c7c:	bl	449f9c <ferror@plt+0x4762c>
  449c80:	ldr	x0, [sp, #32]
  449c84:	ldrh	w0, [x0, #18]
  449c88:	ubfx	x0, x0, #2, #8
  449c8c:	and	w0, w0, #0xff
  449c90:	orr	w0, w0, #0x10
  449c94:	and	w2, w0, #0xff
  449c98:	ldr	x1, [sp, #32]
  449c9c:	ldrh	w0, [x1, #18]
  449ca0:	bfi	w0, w2, #2, #8
  449ca4:	strh	w0, [x1, #18]
  449ca8:	ldr	x1, [sp, #32]
  449cac:	ldr	x0, [sp, #40]
  449cb0:	bl	4306a0 <ferror@plt+0x2dd30>
  449cb4:	ldr	x0, [sp, #40]
  449cb8:	ldr	x0, [x0, #1032]
  449cbc:	cmp	x0, #0x0
  449cc0:	b.eq	449cdc <ferror@plt+0x4736c>  // b.none
  449cc4:	ldr	x0, [sp, #40]
  449cc8:	ldr	x3, [x0, #1032]
  449ccc:	ldr	x2, [sp, #32]
  449cd0:	ldr	w1, [sp, #20]
  449cd4:	ldr	x0, [sp, #40]
  449cd8:	blr	x3
  449cdc:	ldr	x0, [sp, #128]
  449ce0:	ldrb	w1, [x0, #19]
  449ce4:	orr	w1, w1, #0x20
  449ce8:	strb	w1, [x0, #19]
  449cec:	ldr	x0, [sp, #128]
  449cf0:	ldrh	w0, [x0, #16]
  449cf4:	cmp	w0, #0x0
  449cf8:	b.ne	449e28 <ferror@plt+0x474b8>  // b.any
  449cfc:	ldr	x0, [sp, #128]
  449d00:	bl	449a14 <ferror@plt+0x470a4>
  449d04:	str	w0, [sp, #116]
  449d08:	ldr	x0, [sp, #40]
  449d0c:	ldrb	w0, [x0, #1157]
  449d10:	cmp	w0, #0x0
  449d14:	b.eq	449dec <ferror@plt+0x4747c>  // b.none
  449d18:	ldr	x0, [sp, #128]
  449d1c:	add	x0, x0, #0x18
  449d20:	str	x0, [sp, #144]
  449d24:	str	xzr, [sp, #56]
  449d28:	ldr	w0, [sp, #116]
  449d2c:	add	x1, sp, #0x38
  449d30:	mov	x2, x1
  449d34:	mov	x1, x0
  449d38:	ldr	x0, [sp, #40]
  449d3c:	bl	44b5a0 <ferror@plt+0x48c30>
  449d40:	str	x0, [sp, #104]
  449d44:	ldr	x0, [sp, #40]
  449d48:	ldr	x0, [x0, #40]
  449d4c:	ldr	w3, [sp, #116]
  449d50:	ldr	w2, [sp, #20]
  449d54:	ldr	x1, [sp, #32]
  449d58:	bl	4440fc <ferror@plt+0x4178c>
  449d5c:	str	x0, [sp, #96]
  449d60:	str	wzr, [sp, #156]
  449d64:	ldr	w1, [sp, #156]
  449d68:	ldr	w0, [sp, #116]
  449d6c:	cmp	w1, w0
  449d70:	b.cs	449dc0 <ferror@plt+0x47450>  // b.hs, b.nlast
  449d74:	ldr	x1, [sp, #56]
  449d78:	ldr	x0, [sp, #144]
  449d7c:	ldr	w2, [x0]
  449d80:	ldr	x0, [sp, #144]
  449d84:	ldr	w0, [x0]
  449d88:	ldr	w6, [sp, #156]
  449d8c:	ldr	x5, [sp, #96]
  449d90:	mov	w4, w0
  449d94:	mov	w3, w2
  449d98:	ldr	x2, [sp, #144]
  449d9c:	ldr	x0, [sp, #104]
  449da0:	bl	44b734 <ferror@plt+0x48dc4>
  449da4:	ldr	x0, [sp, #144]
  449da8:	add	x0, x0, #0x18
  449dac:	str	x0, [sp, #144]
  449db0:	ldr	w0, [sp, #156]
  449db4:	add	w0, w0, #0x1
  449db8:	str	w0, [sp, #156]
  449dbc:	b	449d64 <ferror@plt+0x473f4>
  449dc0:	ldr	x1, [sp, #56]
  449dc4:	ldr	x0, [sp, #104]
  449dc8:	ldr	x0, [x0, #8]
  449dcc:	ldr	w5, [sp, #116]
  449dd0:	mov	x4, x0
  449dd4:	mov	x3, x1
  449dd8:	ldr	x2, [sp, #104]
  449ddc:	ldr	x1, [sp, #32]
  449de0:	ldr	x0, [sp, #40]
  449de4:	bl	44b43c <ferror@plt+0x48acc>
  449de8:	b	449e08 <ferror@plt+0x47498>
  449dec:	ldr	x0, [sp, #128]
  449df0:	add	x0, x0, #0x18
  449df4:	ldr	w3, [sp, #116]
  449df8:	mov	x2, x0
  449dfc:	ldr	x1, [sp, #32]
  449e00:	ldr	x0, [sp, #40]
  449e04:	bl	44b39c <ferror@plt+0x48a2c>
  449e08:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  449e0c:	add	x0, x0, #0xa14
  449e10:	ldr	w1, [x0]
  449e14:	ldr	w0, [sp, #116]
  449e18:	add	w1, w1, w0
  449e1c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  449e20:	add	x0, x0, #0xa14
  449e24:	str	w1, [x0]
  449e28:	ldr	x0, [sp, #72]
  449e2c:	cmp	x0, #0x0
  449e30:	b.eq	449f10 <ferror@plt+0x475a0>  // b.none
  449e34:	ldr	x0, [sp, #40]
  449e38:	ldrb	w0, [x0, #16]
  449e3c:	cmp	w0, #0x0
  449e40:	b.ne	449e64 <ferror@plt+0x474f4>  // b.any
  449e44:	ldr	x1, [sp, #24]
  449e48:	ldr	x0, [sp, #40]
  449e4c:	bl	44b258 <ferror@plt+0x488e8>
  449e50:	mov	w3, #0x1                   	// #1
  449e54:	mov	x2, x0
  449e58:	mov	x1, #0x0                   	// #0
  449e5c:	ldr	x0, [sp, #40]
  449e60:	bl	44b39c <ferror@plt+0x48a2c>
  449e64:	ldr	x0, [sp, #72]
  449e68:	ldr	x0, [x0]
  449e6c:	str	x0, [sp, #88]
  449e70:	ldr	x0, [sp, #72]
  449e74:	str	xzr, [x0]
  449e78:	ldr	x0, [sp, #72]
  449e7c:	ldr	x1, [x0, #16]
  449e80:	ldr	x0, [sp, #72]
  449e84:	ldr	x0, [x0, #8]
  449e88:	sub	x0, x1, x0
  449e8c:	asr	x0, x0, #3
  449e90:	str	w0, [sp, #84]
  449e94:	ldr	x1, [sp, #72]
  449e98:	ldr	x0, [sp, #72]
  449e9c:	ldr	x0, [x0, #8]
  449ea0:	ldr	w4, [sp, #84]
  449ea4:	mov	x3, x0
  449ea8:	mov	x2, x1
  449eac:	mov	x1, #0x0                   	// #0
  449eb0:	ldr	x0, [sp, #40]
  449eb4:	bl	44b324 <ferror@plt+0x489b4>
  449eb8:	ldr	x0, [sp, #88]
  449ebc:	str	x0, [sp, #72]
  449ec0:	ldr	x0, [sp, #40]
  449ec4:	ldrb	w0, [x0, #1157]
  449ec8:	cmp	w0, #0x0
  449ecc:	b.ne	449ef0 <ferror@plt+0x47580>  // b.any
  449ed0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  449ed4:	add	x0, x0, #0xa14
  449ed8:	ldr	w1, [x0]
  449edc:	ldr	w0, [sp, #84]
  449ee0:	add	w1, w1, w0
  449ee4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  449ee8:	add	x0, x0, #0xa14
  449eec:	str	w1, [x0]
  449ef0:	ldr	x0, [sp, #72]
  449ef4:	cmp	x0, #0x0
  449ef8:	b.eq	449f00 <ferror@plt+0x47590>  // b.none
  449efc:	b	449e64 <ferror@plt+0x474f4>
  449f00:	ldr	x0, [sp, #40]
  449f04:	strb	wzr, [x0, #192]
  449f08:	mov	w0, #0x2                   	// #2
  449f0c:	b	449f94 <ferror@plt+0x47624>
  449f10:	ldr	x0, [sp, #40]
  449f14:	strb	wzr, [x0, #192]
  449f18:	mov	w0, #0x1                   	// #1
  449f1c:	b	449f94 <ferror@plt+0x47624>
  449f20:	ldr	x0, [sp, #40]
  449f24:	strb	wzr, [x0, #192]
  449f28:	ldr	x0, [sp, #40]
  449f2c:	ldr	x0, [x0, #184]
  449f30:	bl	44e780 <ferror@plt+0x4be10>
  449f34:	and	w0, w0, #0xff
  449f38:	cmp	w0, #0x0
  449f3c:	b.eq	449f58 <ferror@plt+0x475e8>  // b.none
  449f40:	ldr	x0, [sp, #40]
  449f44:	ldrb	w0, [x0, #1157]
  449f48:	cmp	w0, #0x0
  449f4c:	b.eq	449f58 <ferror@plt+0x475e8>  // b.none
  449f50:	mov	w0, #0x1                   	// #1
  449f54:	b	449f5c <ferror@plt+0x475ec>
  449f58:	mov	w0, #0x0                   	// #0
  449f5c:	cmp	w0, #0x0
  449f60:	b.eq	449f70 <ferror@plt+0x47600>  // b.none
  449f64:	ldr	w0, [sp, #20]
  449f68:	str	w0, [sp, #140]
  449f6c:	b	449f7c <ferror@plt+0x4760c>
  449f70:	ldr	x0, [sp, #40]
  449f74:	ldr	w0, [x0, #176]
  449f78:	str	w0, [sp, #140]
  449f7c:	ldr	w3, [sp, #140]
  449f80:	ldr	w2, [sp, #20]
  449f84:	ldr	x1, [sp, #32]
  449f88:	ldr	x0, [sp, #40]
  449f8c:	bl	448410 <ferror@plt+0x45aa0>
  449f90:	nop
  449f94:	ldp	x29, x30, [sp], #160
  449f98:	ret
  449f9c:	stp	x29, x30, [sp, #-48]!
  449fa0:	mov	x29, sp
  449fa4:	str	x0, [sp, #24]
  449fa8:	str	w1, [sp, #20]
  449fac:	ldr	x0, [sp, #24]
  449fb0:	cmp	x0, #0x0
  449fb4:	b.eq	44a15c <ferror@plt+0x477ec>  // b.none
  449fb8:	ldr	x0, [sp, #24]
  449fbc:	ldr	x0, [x0, #8]
  449fc0:	str	x0, [sp, #32]
  449fc4:	str	wzr, [sp, #44]
  449fc8:	ldr	w1, [sp, #44]
  449fcc:	ldr	w0, [sp, #20]
  449fd0:	cmp	w1, w0
  449fd4:	b.cs	44a150 <ferror@plt+0x477e0>  // b.hs, b.nlast
  449fd8:	ldr	w1, [sp, #44]
  449fdc:	mov	x0, x1
  449fe0:	lsl	x0, x0, #1
  449fe4:	add	x0, x0, x1
  449fe8:	lsl	x0, x0, #4
  449fec:	mov	x1, x0
  449ff0:	ldr	x0, [sp, #32]
  449ff4:	add	x0, x0, x1
  449ff8:	ldr	x0, [x0, #8]
  449ffc:	cmp	x0, #0x0
  44a000:	b.eq	44a050 <ferror@plt+0x476e0>  // b.none
  44a004:	ldr	w1, [sp, #44]
  44a008:	mov	x0, x1
  44a00c:	lsl	x0, x0, #1
  44a010:	add	x0, x0, x1
  44a014:	lsl	x0, x0, #4
  44a018:	mov	x1, x0
  44a01c:	ldr	x0, [sp, #32]
  44a020:	add	x0, x0, x1
  44a024:	ldr	x0, [x0, #8]
  44a028:	bl	402730 <free@plt>
  44a02c:	ldr	w1, [sp, #44]
  44a030:	mov	x0, x1
  44a034:	lsl	x0, x0, #1
  44a038:	add	x0, x0, x1
  44a03c:	lsl	x0, x0, #4
  44a040:	mov	x1, x0
  44a044:	ldr	x0, [sp, #32]
  44a048:	add	x0, x0, x1
  44a04c:	str	xzr, [x0, #8]
  44a050:	ldr	w1, [sp, #44]
  44a054:	mov	x0, x1
  44a058:	lsl	x0, x0, #1
  44a05c:	add	x0, x0, x1
  44a060:	lsl	x0, x0, #4
  44a064:	mov	x1, x0
  44a068:	ldr	x0, [sp, #32]
  44a06c:	add	x0, x0, x1
  44a070:	ldr	x0, [x0, #32]
  44a074:	cmp	x0, #0x0
  44a078:	b.eq	44a0c8 <ferror@plt+0x47758>  // b.none
  44a07c:	ldr	w1, [sp, #44]
  44a080:	mov	x0, x1
  44a084:	lsl	x0, x0, #1
  44a088:	add	x0, x0, x1
  44a08c:	lsl	x0, x0, #4
  44a090:	mov	x1, x0
  44a094:	ldr	x0, [sp, #32]
  44a098:	add	x0, x0, x1
  44a09c:	ldr	x0, [x0, #32]
  44a0a0:	bl	402730 <free@plt>
  44a0a4:	ldr	w1, [sp, #44]
  44a0a8:	mov	x0, x1
  44a0ac:	lsl	x0, x0, #1
  44a0b0:	add	x0, x0, x1
  44a0b4:	lsl	x0, x0, #4
  44a0b8:	mov	x1, x0
  44a0bc:	ldr	x0, [sp, #32]
  44a0c0:	add	x0, x0, x1
  44a0c4:	str	xzr, [x0, #32]
  44a0c8:	ldr	w1, [sp, #44]
  44a0cc:	mov	x0, x1
  44a0d0:	lsl	x0, x0, #1
  44a0d4:	add	x0, x0, x1
  44a0d8:	lsl	x0, x0, #4
  44a0dc:	mov	x1, x0
  44a0e0:	ldr	x0, [sp, #32]
  44a0e4:	add	x0, x0, x1
  44a0e8:	ldr	x0, [x0, #40]
  44a0ec:	cmp	x0, #0x0
  44a0f0:	b.eq	44a140 <ferror@plt+0x477d0>  // b.none
  44a0f4:	ldr	w1, [sp, #44]
  44a0f8:	mov	x0, x1
  44a0fc:	lsl	x0, x0, #1
  44a100:	add	x0, x0, x1
  44a104:	lsl	x0, x0, #4
  44a108:	mov	x1, x0
  44a10c:	ldr	x0, [sp, #32]
  44a110:	add	x0, x0, x1
  44a114:	ldr	x0, [x0, #40]
  44a118:	bl	402730 <free@plt>
  44a11c:	ldr	w1, [sp, #44]
  44a120:	mov	x0, x1
  44a124:	lsl	x0, x0, #1
  44a128:	add	x0, x0, x1
  44a12c:	lsl	x0, x0, #4
  44a130:	mov	x1, x0
  44a134:	ldr	x0, [sp, #32]
  44a138:	add	x0, x0, x1
  44a13c:	str	xzr, [x0, #40]
  44a140:	ldr	w0, [sp, #44]
  44a144:	add	w0, w0, #0x1
  44a148:	str	w0, [sp, #44]
  44a14c:	b	449fc8 <ferror@plt+0x47658>
  44a150:	ldr	x0, [sp, #24]
  44a154:	bl	442d64 <ferror@plt+0x403f4>
  44a158:	b	44a160 <ferror@plt+0x477f0>
  44a15c:	nop
  44a160:	ldp	x29, x30, [sp], #48
  44a164:	ret
  44a168:	stp	x29, x30, [sp, #-80]!
  44a16c:	mov	x29, sp
  44a170:	str	x0, [sp, #56]
  44a174:	str	x1, [sp, #48]
  44a178:	str	w2, [sp, #44]
  44a17c:	str	x3, [sp, #32]
  44a180:	str	w4, [sp, #40]
  44a184:	strb	w5, [sp, #31]
  44a188:	str	xzr, [sp, #64]
  44a18c:	ldrb	w0, [sp, #31]
  44a190:	cmp	w0, #0x0
  44a194:	b.eq	44a1a0 <ferror@plt+0x47830>  // b.none
  44a198:	add	x0, sp, #0x40
  44a19c:	b	44a1a4 <ferror@plt+0x47834>
  44a1a0:	mov	x0, #0x0                   	// #0
  44a1a4:	mov	x3, x0
  44a1a8:	ldr	w2, [sp, #40]
  44a1ac:	ldr	x1, [sp, #32]
  44a1b0:	ldr	x0, [sp, #56]
  44a1b4:	bl	44a23c <ferror@plt+0x478cc>
  44a1b8:	str	x0, [sp, #72]
  44a1bc:	ldr	x0, [sp, #72]
  44a1c0:	ldr	x1, [sp, #48]
  44a1c4:	str	x1, [x0]
  44a1c8:	ldr	x0, [sp, #64]
  44a1cc:	cmp	x0, #0x0
  44a1d0:	b.eq	44a1e0 <ferror@plt+0x47870>  // b.none
  44a1d4:	ldr	x0, [sp, #64]
  44a1d8:	ldr	w1, [sp, #44]
  44a1dc:	str	w1, [x0]
  44a1e0:	nop
  44a1e4:	ldp	x29, x30, [sp], #80
  44a1e8:	ret
  44a1ec:	stp	x29, x30, [sp, #-48]!
  44a1f0:	mov	x29, sp
  44a1f4:	str	x0, [sp, #24]
  44a1f8:	str	w1, [sp, #20]
  44a1fc:	str	xzr, [sp, #32]
  44a200:	add	x0, sp, #0x20
  44a204:	mov	x3, x0
  44a208:	ldr	w2, [sp, #20]
  44a20c:	mov	x1, #0x0                   	// #0
  44a210:	ldr	x0, [sp, #24]
  44a214:	bl	44a23c <ferror@plt+0x478cc>
  44a218:	str	x0, [sp, #40]
  44a21c:	ldr	x0, [sp, #40]
  44a220:	cmp	x0, #0x0
  44a224:	b.ne	44a230 <ferror@plt+0x478c0>  // b.any
  44a228:	mov	x0, #0x0                   	// #0
  44a22c:	b	44a234 <ferror@plt+0x478c4>
  44a230:	ldr	x0, [sp, #32]
  44a234:	ldp	x29, x30, [sp], #48
  44a238:	ret
  44a23c:	sub	sp, sp, #0x30
  44a240:	str	x0, [sp, #24]
  44a244:	str	x1, [sp, #16]
  44a248:	str	w2, [sp, #12]
  44a24c:	str	x3, [sp]
  44a250:	str	xzr, [sp, #40]
  44a254:	ldr	w0, [sp, #12]
  44a258:	cmp	w0, #0x2
  44a25c:	b.eq	44a29c <ferror@plt+0x4792c>  // b.none
  44a260:	cmp	w0, #0x2
  44a264:	b.gt	44a2ac <ferror@plt+0x4793c>
  44a268:	cmp	w0, #0x0
  44a26c:	b.eq	44a27c <ferror@plt+0x4790c>  // b.none
  44a270:	cmp	w0, #0x1
  44a274:	b.eq	44a28c <ferror@plt+0x4791c>  // b.none
  44a278:	b	44a2ac <ferror@plt+0x4793c>
  44a27c:	ldr	x0, [sp, #24]
  44a280:	ldr	x0, [x0]
  44a284:	str	x0, [sp, #40]
  44a288:	b	44a2ac <ferror@plt+0x4793c>
  44a28c:	ldr	x0, [sp, #24]
  44a290:	add	x0, x0, #0x10
  44a294:	str	x0, [sp, #40]
  44a298:	b	44a2ac <ferror@plt+0x4793c>
  44a29c:	ldr	x0, [sp, #24]
  44a2a0:	ldr	x0, [x0, #8]
  44a2a4:	str	x0, [sp, #40]
  44a2a8:	nop
  44a2ac:	ldr	x0, [sp, #40]
  44a2b0:	cmp	x0, #0x0
  44a2b4:	b.ne	44a2c0 <ferror@plt+0x47950>  // b.any
  44a2b8:	ldr	x0, [sp, #40]
  44a2bc:	b	44a360 <ferror@plt+0x479f0>
  44a2c0:	ldr	x0, [sp]
  44a2c4:	cmp	x0, #0x0
  44a2c8:	b.eq	44a350 <ferror@plt+0x479e0>  // b.none
  44a2cc:	ldr	w0, [sp, #12]
  44a2d0:	cmp	w0, #0x0
  44a2d4:	b.ne	44a2f8 <ferror@plt+0x47988>  // b.any
  44a2d8:	ldr	x0, [sp, #24]
  44a2dc:	ldr	x1, [x0, #32]
  44a2e0:	ldr	x0, [sp, #16]
  44a2e4:	lsl	x0, x0, #2
  44a2e8:	add	x1, x1, x0
  44a2ec:	ldr	x0, [sp]
  44a2f0:	str	x1, [x0]
  44a2f4:	b	44a350 <ferror@plt+0x479e0>
  44a2f8:	ldr	w0, [sp, #12]
  44a2fc:	cmp	w0, #0x2
  44a300:	b.ne	44a324 <ferror@plt+0x479b4>  // b.any
  44a304:	ldr	x0, [sp, #24]
  44a308:	ldr	x1, [x0, #40]
  44a30c:	ldr	x0, [sp, #16]
  44a310:	lsl	x0, x0, #2
  44a314:	add	x1, x1, x0
  44a318:	ldr	x0, [sp]
  44a31c:	str	x1, [x0]
  44a320:	b	44a350 <ferror@plt+0x479e0>
  44a324:	ldr	w0, [sp, #12]
  44a328:	cmp	w0, #0x1
  44a32c:	b.ne	44a350 <ferror@plt+0x479e0>  // b.any
  44a330:	ldr	x0, [sp, #16]
  44a334:	lsl	x0, x0, #3
  44a338:	ldr	x1, [sp, #40]
  44a33c:	add	x0, x1, x0
  44a340:	ldr	x0, [x0]
  44a344:	mov	x1, x0
  44a348:	ldr	x0, [sp]
  44a34c:	str	x1, [x0]
  44a350:	ldr	x0, [sp, #16]
  44a354:	lsl	x0, x0, #3
  44a358:	ldr	x1, [sp, #40]
  44a35c:	add	x0, x1, x0
  44a360:	add	sp, sp, #0x30
  44a364:	ret
  44a368:	stp	x29, x30, [sp, #-48]!
  44a36c:	mov	x29, sp
  44a370:	str	x0, [sp, #40]
  44a374:	strb	w1, [sp, #39]
  44a378:	str	w2, [sp, #32]
  44a37c:	str	x3, [sp, #24]
  44a380:	str	x4, [sp, #16]
  44a384:	ldr	x0, [sp, #40]
  44a388:	ldrb	w1, [sp, #39]
  44a38c:	strb	w1, [x0]
  44a390:	ldr	x0, [sp, #40]
  44a394:	ldr	w1, [sp, #32]
  44a398:	str	w1, [x0, #4]
  44a39c:	ldr	x0, [sp, #40]
  44a3a0:	ldr	x1, [sp, #16]
  44a3a4:	str	x1, [x0, #8]
  44a3a8:	ldr	x0, [sp, #40]
  44a3ac:	str	xzr, [x0, #16]
  44a3b0:	ldrb	w0, [sp, #39]
  44a3b4:	cmp	w0, #0x0
  44a3b8:	b.eq	44a3d4 <ferror@plt+0x47a64>  // b.none
  44a3bc:	ldr	w1, [sp, #32]
  44a3c0:	ldr	x0, [sp, #24]
  44a3c4:	bl	44a1ec <ferror@plt+0x4787c>
  44a3c8:	mov	x1, x0
  44a3cc:	ldr	x0, [sp, #40]
  44a3d0:	str	x1, [x0, #16]
  44a3d4:	nop
  44a3d8:	ldp	x29, x30, [sp], #48
  44a3dc:	ret
  44a3e0:	sub	sp, sp, #0x10
  44a3e4:	str	x0, [sp, #8]
  44a3e8:	ldr	x0, [sp, #8]
  44a3ec:	ldr	w0, [x0, #4]
  44a3f0:	cmp	w0, #0x2
  44a3f4:	b.eq	44a410 <ferror@plt+0x47aa0>  // b.none
  44a3f8:	cmp	w0, #0x2
  44a3fc:	b.gt	44a44c <ferror@plt+0x47adc>
  44a400:	cmp	w0, #0x0
  44a404:	b.eq	44a410 <ferror@plt+0x47aa0>  // b.none
  44a408:	cmp	w0, #0x1
  44a40c:	b	44a44c <ferror@plt+0x47adc>
  44a410:	ldr	x0, [sp, #8]
  44a414:	ldr	x0, [x0, #8]
  44a418:	add	x1, x0, #0x8
  44a41c:	ldr	x0, [sp, #8]
  44a420:	str	x1, [x0, #8]
  44a424:	ldr	x0, [sp, #8]
  44a428:	ldrb	w0, [x0]
  44a42c:	cmp	w0, #0x0
  44a430:	b.eq	44a448 <ferror@plt+0x47ad8>  // b.none
  44a434:	ldr	x0, [sp, #8]
  44a438:	ldr	x0, [x0, #16]
  44a43c:	add	x1, x0, #0x4
  44a440:	ldr	x0, [sp, #8]
  44a444:	str	x1, [x0, #16]
  44a448:	nop
  44a44c:	nop
  44a450:	add	sp, sp, #0x10
  44a454:	ret
  44a458:	sub	sp, sp, #0x10
  44a45c:	str	x0, [sp, #8]
  44a460:	ldr	x0, [sp, #8]
  44a464:	ldr	x0, [x0, #8]
  44a468:	cmp	x0, #0x0
  44a46c:	b.ne	44a478 <ferror@plt+0x47b08>  // b.any
  44a470:	mov	x0, #0x0                   	// #0
  44a474:	b	44a484 <ferror@plt+0x47b14>
  44a478:	ldr	x0, [sp, #8]
  44a47c:	ldr	x0, [x0, #8]
  44a480:	ldr	x0, [x0]
  44a484:	add	sp, sp, #0x10
  44a488:	ret
  44a48c:	sub	sp, sp, #0x10
  44a490:	str	x0, [sp, #8]
  44a494:	ldr	x0, [sp, #8]
  44a498:	ldrb	w0, [x0]
  44a49c:	cmp	w0, #0x0
  44a4a0:	b.eq	44a4b4 <ferror@plt+0x47b44>  // b.none
  44a4a4:	ldr	x0, [sp, #8]
  44a4a8:	ldr	x0, [x0, #16]
  44a4ac:	ldr	w0, [x0]
  44a4b0:	b	44a4c4 <ferror@plt+0x47b54>
  44a4b4:	ldr	x0, [sp, #8]
  44a4b8:	ldr	x0, [x0, #8]
  44a4bc:	ldr	x0, [x0]
  44a4c0:	ldr	w0, [x0]
  44a4c4:	add	sp, sp, #0x10
  44a4c8:	ret
  44a4cc:	sub	sp, sp, #0x20
  44a4d0:	str	x0, [sp, #24]
  44a4d4:	str	x1, [sp, #16]
  44a4d8:	str	x2, [sp, #8]
  44a4dc:	str	w3, [sp, #4]
  44a4e0:	ldr	x0, [sp, #24]
  44a4e4:	ldrb	w0, [x0, #1157]
  44a4e8:	cmp	w0, #0x1
  44a4ec:	b.ls	44a4f8 <ferror@plt+0x47b88>  // b.plast
  44a4f0:	ldr	w0, [sp, #4]
  44a4f4:	b	44a518 <ferror@plt+0x47ba8>
  44a4f8:	ldr	x0, [sp, #16]
  44a4fc:	add	x0, x0, #0x18
  44a500:	ldr	x1, [sp, #8]
  44a504:	sub	x0, x1, x0
  44a508:	asr	x1, x0, #3
  44a50c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  44a510:	movk	x0, #0xaaab
  44a514:	mul	x0, x1, x0
  44a518:	add	sp, sp, #0x20
  44a51c:	ret
  44a520:	stp	x29, x30, [sp, #-64]!
  44a524:	mov	x29, sp
  44a528:	str	x0, [sp, #40]
  44a52c:	str	x1, [sp, #32]
  44a530:	str	x2, [sp, #24]
  44a534:	ldr	x0, [sp, #40]
  44a538:	bl	43fdc8 <ferror@plt+0x3d458>
  44a53c:	str	x0, [sp, #56]
  44a540:	ldr	x0, [sp, #32]
  44a544:	ldr	x0, [x0]
  44a548:	ldrb	w1, [x0, #4]
  44a54c:	ldr	x0, [sp, #56]
  44a550:	strb	w1, [x0, #4]
  44a554:	ldr	x0, [sp, #32]
  44a558:	ldr	x0, [x0]
  44a55c:	ldr	x2, [sp, #56]
  44a560:	ldp	x0, x1, [x0, #8]
  44a564:	stp	x0, x1, [x2, #8]
  44a568:	ldr	x0, [sp, #24]
  44a56c:	ldrh	w0, [x0, #6]
  44a570:	and	w0, w0, #0x8
  44a574:	cmp	w0, #0x0
  44a578:	b.eq	44a59c <ferror@plt+0x47c2c>  // b.none
  44a57c:	ldr	x0, [sp, #32]
  44a580:	ldr	x0, [x0]
  44a584:	ldrh	w0, [x0, #6]
  44a588:	orr	w0, w0, #0x8
  44a58c:	and	w1, w0, #0xffff
  44a590:	ldr	x0, [sp, #56]
  44a594:	strh	w1, [x0, #6]
  44a598:	b	44a5b8 <ferror@plt+0x47c48>
  44a59c:	ldr	x0, [sp, #32]
  44a5a0:	ldr	x0, [x0]
  44a5a4:	ldrh	w0, [x0, #6]
  44a5a8:	and	w0, w0, #0xfffffff7
  44a5ac:	and	w1, w0, #0xffff
  44a5b0:	ldr	x0, [sp, #56]
  44a5b4:	strh	w1, [x0, #6]
  44a5b8:	ldr	x0, [sp, #32]
  44a5bc:	ldr	x1, [sp, #56]
  44a5c0:	str	x1, [x0]
  44a5c4:	nop
  44a5c8:	ldp	x29, x30, [sp], #64
  44a5cc:	ret
  44a5d0:	stp	x29, x30, [sp, #-32]!
  44a5d4:	mov	x29, sp
  44a5d8:	str	x0, [sp, #24]
  44a5dc:	str	x1, [sp, #16]
  44a5e0:	ldr	x0, [sp, #16]
  44a5e4:	cmp	x0, #0x0
  44a5e8:	b.eq	44a60c <ferror@plt+0x47c9c>  // b.none
  44a5ec:	ldr	x0, [sp, #24]
  44a5f0:	bl	44b62c <ferror@plt+0x48cbc>
  44a5f4:	mov	x1, x0
  44a5f8:	ldr	x0, [sp, #16]
  44a5fc:	cmp	x0, x1
  44a600:	b.ne	44a60c <ferror@plt+0x47c9c>  // b.any
  44a604:	mov	w0, #0x1                   	// #1
  44a608:	b	44a610 <ferror@plt+0x47ca0>
  44a60c:	mov	w0, #0x0                   	// #0
  44a610:	ldp	x29, x30, [sp], #32
  44a614:	ret
  44a618:	stp	x29, x30, [sp, #-336]!
  44a61c:	mov	x29, sp
  44a620:	stp	x19, x20, [sp, #16]
  44a624:	str	x0, [sp, #72]
  44a628:	str	x1, [sp, #64]
  44a62c:	str	x2, [sp, #56]
  44a630:	str	x3, [sp, #48]
  44a634:	str	w4, [sp, #44]
  44a638:	str	xzr, [sp, #256]
  44a63c:	str	xzr, [sp, #248]
  44a640:	str	xzr, [sp, #128]
  44a644:	str	xzr, [sp, #304]
  44a648:	ldr	x0, [sp, #56]
  44a64c:	bl	449a14 <ferror@plt+0x470a4>
  44a650:	str	w0, [sp, #316]
  44a654:	ldr	w0, [sp, #316]
  44a658:	str	w0, [sp, #328]
  44a65c:	ldr	x0, [sp, #56]
  44a660:	add	x2, x0, #0x18
  44a664:	ldr	w1, [sp, #316]
  44a668:	mov	x0, x1
  44a66c:	lsl	x0, x0, #1
  44a670:	add	x0, x0, x1
  44a674:	lsl	x0, x0, #3
  44a678:	add	x0, x2, x0
  44a67c:	str	x0, [sp, #240]
  44a680:	ldr	x0, [sp, #56]
  44a684:	add	x0, x0, #0x18
  44a688:	str	x0, [sp, #320]
  44a68c:	ldr	x1, [sp, #320]
  44a690:	ldr	x0, [sp, #240]
  44a694:	cmp	x1, x0
  44a698:	b.cs	44a7d4 <ferror@plt+0x47e64>  // b.hs, b.nlast
  44a69c:	ldr	x0, [sp, #320]
  44a6a0:	ldrb	w0, [x0, #4]
  44a6a4:	cmp	w0, #0x50
  44a6a8:	b.ne	44a7c4 <ferror@plt+0x47e54>  // b.any
  44a6ac:	ldr	w0, [sp, #328]
  44a6b0:	add	w0, w0, #0x2
  44a6b4:	str	w0, [sp, #328]
  44a6b8:	ldr	w0, [sp, #316]
  44a6bc:	add	w0, w0, #0x2
  44a6c0:	str	w0, [sp, #316]
  44a6c4:	ldr	x0, [sp, #320]
  44a6c8:	ldr	w0, [x0, #8]
  44a6cc:	sub	w0, w0, #0x1
  44a6d0:	mov	w1, w0
  44a6d4:	mov	x0, x1
  44a6d8:	lsl	x0, x0, #1
  44a6dc:	add	x0, x0, x1
  44a6e0:	lsl	x0, x0, #4
  44a6e4:	mov	x1, x0
  44a6e8:	ldr	x0, [sp, #48]
  44a6ec:	add	x0, x0, x1
  44a6f0:	str	x0, [sp, #232]
  44a6f4:	ldr	x0, [sp, #320]
  44a6f8:	ldrh	w0, [x0, #6]
  44a6fc:	and	w0, w0, #0x4
  44a700:	cmp	w0, #0x0
  44a704:	b.eq	44a734 <ferror@plt+0x47dc4>  // b.none
  44a708:	ldr	x0, [sp, #232]
  44a70c:	ldr	x0, [x0, #16]
  44a710:	cmp	x0, #0x0
  44a714:	b.ne	44a7c4 <ferror@plt+0x47e54>  // b.any
  44a718:	ldr	x1, [sp, #232]
  44a71c:	ldr	x0, [sp, #72]
  44a720:	bl	4486e0 <ferror@plt+0x45d70>
  44a724:	mov	x1, x0
  44a728:	ldr	x0, [sp, #232]
  44a72c:	str	x1, [x0, #16]
  44a730:	b	44a7c4 <ferror@plt+0x47e54>
  44a734:	ldr	x0, [sp, #320]
  44a738:	ldrh	w0, [x0, #6]
  44a73c:	and	w0, w0, #0x8
  44a740:	cmp	w0, #0x0
  44a744:	b.ne	44a774 <ferror@plt+0x47e04>  // b.any
  44a748:	ldr	x0, [sp, #56]
  44a74c:	add	x0, x0, #0x18
  44a750:	ldr	x1, [sp, #320]
  44a754:	cmp	x1, x0
  44a758:	b.eq	44a790 <ferror@plt+0x47e20>  // b.none
  44a75c:	ldr	x0, [sp, #320]
  44a760:	sub	x0, x0, #0x18
  44a764:	ldrh	w0, [x0, #6]
  44a768:	and	w0, w0, #0x8
  44a76c:	cmp	w0, #0x0
  44a770:	b.eq	44a790 <ferror@plt+0x47e20>  // b.none
  44a774:	ldr	x0, [sp, #232]
  44a778:	ldr	w1, [x0, #24]
  44a77c:	ldr	w0, [sp, #328]
  44a780:	add	w0, w1, w0
  44a784:	sub	w0, w0, #0x1
  44a788:	str	w0, [sp, #328]
  44a78c:	b	44a7c4 <ferror@plt+0x47e54>
  44a790:	ldr	x0, [sp, #232]
  44a794:	ldr	x0, [x0, #8]
  44a798:	cmp	x0, #0x0
  44a79c:	b.ne	44a7ac <ferror@plt+0x47e3c>  // b.any
  44a7a0:	ldr	x1, [sp, #232]
  44a7a4:	ldr	x0, [sp, #72]
  44a7a8:	bl	44b948 <ferror@plt+0x48fd8>
  44a7ac:	ldr	x0, [sp, #232]
  44a7b0:	ldr	w1, [x0, #28]
  44a7b4:	ldr	w0, [sp, #328]
  44a7b8:	add	w0, w1, w0
  44a7bc:	sub	w0, w0, #0x1
  44a7c0:	str	w0, [sp, #328]
  44a7c4:	ldr	x0, [sp, #320]
  44a7c8:	add	x0, x0, #0x18
  44a7cc:	str	x0, [sp, #320]
  44a7d0:	b	44a68c <ferror@plt+0x47d1c>
  44a7d4:	ldr	x0, [sp, #72]
  44a7d8:	ldrb	w0, [x0, #1157]
  44a7dc:	str	w0, [sp, #228]
  44a7e0:	ldr	w1, [sp, #328]
  44a7e4:	ldr	w0, [sp, #228]
  44a7e8:	cmp	w0, #0x0
  44a7ec:	b.eq	44a7f8 <ferror@plt+0x47e88>  // b.none
  44a7f0:	add	x0, sp, #0x80
  44a7f4:	b	44a7fc <ferror@plt+0x47e8c>
  44a7f8:	mov	x0, #0x0                   	// #0
  44a7fc:	mov	x2, x0
  44a800:	ldr	x0, [sp, #72]
  44a804:	bl	44b5a0 <ferror@plt+0x48c30>
  44a808:	str	x0, [sp, #248]
  44a80c:	ldr	x0, [sp, #248]
  44a810:	ldr	x0, [x0, #8]
  44a814:	str	x0, [sp, #256]
  44a818:	ldr	w0, [sp, #228]
  44a81c:	cmp	w0, #0x0
  44a820:	b.eq	44a860 <ferror@plt+0x47ef0>  // b.none
  44a824:	ldr	w0, [sp, #328]
  44a828:	str	w0, [sp, #300]
  44a82c:	ldr	w0, [sp, #228]
  44a830:	cmp	w0, #0x1
  44a834:	b.gt	44a840 <ferror@plt+0x47ed0>
  44a838:	ldr	w0, [sp, #316]
  44a83c:	str	w0, [sp, #300]
  44a840:	ldr	x0, [sp, #72]
  44a844:	ldr	x0, [x0, #40]
  44a848:	ldr	w1, [sp, #300]
  44a84c:	mov	w3, w1
  44a850:	ldr	w2, [sp, #44]
  44a854:	ldr	x1, [sp, #64]
  44a858:	bl	4440fc <ferror@plt+0x4178c>
  44a85c:	str	x0, [sp, #304]
  44a860:	str	wzr, [sp, #332]
  44a864:	ldr	x0, [sp, #56]
  44a868:	ldrb	w0, [x0, #19]
  44a86c:	and	w0, w0, #0x8
  44a870:	and	w0, w0, #0xff
  44a874:	cmp	w0, #0x0
  44a878:	cset	w0, ne  // ne = any
  44a87c:	and	w2, w0, #0xff
  44a880:	ldr	x0, [sp, #56]
  44a884:	ldrh	w0, [x0, #16]
  44a888:	and	x1, x0, #0xffff
  44a88c:	mov	x0, x1
  44a890:	lsl	x0, x0, #1
  44a894:	add	x0, x0, x1
  44a898:	lsl	x0, x0, #4
  44a89c:	sub	x0, x0, #0x30
  44a8a0:	ldr	x1, [sp, #48]
  44a8a4:	add	x0, x1, x0
  44a8a8:	ldr	w0, [x0, #24]
  44a8ac:	cmp	w0, #0x0
  44a8b0:	cset	w0, ne  // ne = any
  44a8b4:	and	w1, w0, #0xff
  44a8b8:	add	x0, sp, #0x68
  44a8bc:	mov	w3, w1
  44a8c0:	ldr	x1, [sp, #72]
  44a8c4:	bl	44e7d0 <ferror@plt+0x4be60>
  44a8c8:	str	xzr, [sp, #288]
  44a8cc:	ldr	x0, [sp, #56]
  44a8d0:	add	x0, x0, #0x18
  44a8d4:	str	x0, [sp, #320]
  44a8d8:	ldr	x1, [sp, #320]
  44a8dc:	ldr	x0, [sp, #240]
  44a8e0:	cmp	x1, x0
  44a8e4:	b.cs	44b1c8 <ferror@plt+0x48858>  // b.hs, b.nlast
  44a8e8:	str	xzr, [sp, #272]
  44a8ec:	add	x0, sp, #0x68
  44a8f0:	ldr	x1, [sp, #320]
  44a8f4:	bl	44e834 <ferror@plt+0x4bec4>
  44a8f8:	str	w0, [sp, #224]
  44a8fc:	ldr	w0, [sp, #224]
  44a900:	cmp	w0, #0x2
  44a904:	b.eq	44aa9c <ferror@plt+0x4812c>  // b.none
  44a908:	ldr	w0, [sp, #224]
  44a90c:	cmp	w0, #0x3
  44a910:	b.ne	44a9a8 <ferror@plt+0x48038>  // b.any
  44a914:	ldr	x0, [sp, #56]
  44a918:	add	x0, x0, #0x18
  44a91c:	ldr	x1, [sp, #320]
  44a920:	cmp	x1, x0
  44a924:	b.eq	44a998 <ferror@plt+0x48028>  // b.none
  44a928:	ldr	x0, [sp, #320]
  44a92c:	sub	x0, x0, #0x18
  44a930:	ldrh	w0, [x0, #6]
  44a934:	and	w0, w0, #0x8
  44a938:	cmp	w0, #0x0
  44a93c:	b.ne	44a998 <ferror@plt+0x48028>  // b.any
  44a940:	ldr	x1, [sp, #320]
  44a944:	ldr	x0, [sp, #72]
  44a948:	bl	44b258 <ferror@plt+0x488e8>
  44a94c:	str	x0, [sp, #144]
  44a950:	ldr	w3, [sp, #332]
  44a954:	ldr	x2, [sp, #320]
  44a958:	ldr	x1, [sp, #56]
  44a95c:	ldr	x0, [sp, #72]
  44a960:	bl	44a4cc <ferror@plt+0x47b5c>
  44a964:	str	w0, [sp, #140]
  44a968:	ldr	x1, [sp, #128]
  44a96c:	ldr	x0, [sp, #144]
  44a970:	ldr	w2, [x0]
  44a974:	ldr	x0, [sp, #144]
  44a978:	ldr	w0, [x0]
  44a97c:	ldr	w6, [sp, #140]
  44a980:	ldr	x5, [sp, #304]
  44a984:	mov	w4, w0
  44a988:	mov	w3, w2
  44a98c:	ldr	x2, [sp, #144]
  44a990:	ldr	x0, [sp, #248]
  44a994:	bl	44b734 <ferror@plt+0x48dc4>
  44a998:	ldr	x0, [sp, #248]
  44a99c:	bl	44b62c <ferror@plt+0x48cbc>
  44a9a0:	str	x0, [sp, #288]
  44a9a4:	b	44b1b4 <ferror@plt+0x48844>
  44a9a8:	ldr	w0, [sp, #224]
  44a9ac:	cmp	w0, #0x4
  44a9b0:	b.ne	44b1b4 <ferror@plt+0x48844>  // b.any
  44a9b4:	ldr	x0, [sp, #288]
  44a9b8:	str	x0, [sp, #160]
  44a9bc:	str	xzr, [sp, #288]
  44a9c0:	ldr	x0, [sp, #248]
  44a9c4:	bl	44b62c <ferror@plt+0x48cbc>
  44a9c8:	str	x0, [sp, #272]
  44a9cc:	ldr	x0, [sp, #272]
  44a9d0:	cmp	x0, #0x0
  44a9d4:	b.eq	44aa14 <ferror@plt+0x480a4>  // b.none
  44a9d8:	ldr	x1, [sp, #272]
  44a9dc:	ldr	x0, [sp, #160]
  44a9e0:	cmp	x1, x0
  44a9e4:	b.eq	44aa14 <ferror@plt+0x480a4>  // b.none
  44a9e8:	ldr	x0, [sp, #272]
  44a9ec:	ldr	x0, [x0]
  44a9f0:	ldrb	w0, [x0, #4]
  44a9f4:	cmp	w0, #0x53
  44a9f8:	b.ne	44aa14 <ferror@plt+0x480a4>  // b.any
  44a9fc:	ldr	x0, [sp, #248]
  44aa00:	bl	44b668 <ferror@plt+0x48cf8>
  44aa04:	ldr	x0, [sp, #248]
  44aa08:	bl	44b62c <ferror@plt+0x48cbc>
  44aa0c:	str	x0, [sp, #272]
  44aa10:	b	44a9cc <ferror@plt+0x4805c>
  44aa14:	ldr	x0, [sp, #320]
  44aa18:	ldrh	w0, [x0, #6]
  44aa1c:	and	w0, w0, #0x8
  44aa20:	cmp	w0, #0x0
  44aa24:	b.eq	44aa5c <ferror@plt+0x480ec>  // b.none
  44aa28:	ldr	x0, [sp, #272]
  44aa2c:	cmp	x0, #0x0
  44aa30:	b.eq	44b1b4 <ferror@plt+0x48844>  // b.none
  44aa34:	ldr	x0, [sp, #272]
  44aa38:	ldr	x0, [x0]
  44aa3c:	ldrb	w0, [x0, #4]
  44aa40:	cmp	w0, #0x53
  44aa44:	b.eq	44b1b4 <ferror@plt+0x48844>  // b.none
  44aa48:	ldr	x2, [sp, #320]
  44aa4c:	ldr	x1, [sp, #272]
  44aa50:	ldr	x0, [sp, #72]
  44aa54:	bl	44a520 <ferror@plt+0x47bb0>
  44aa58:	b	44b1b4 <ferror@plt+0x48844>
  44aa5c:	ldr	x0, [sp, #72]
  44aa60:	add	x0, x0, #0x298
  44aa64:	str	x0, [sp, #152]
  44aa68:	ldr	x1, [sp, #128]
  44aa6c:	ldr	x0, [sp, #152]
  44aa70:	ldr	w2, [x0]
  44aa74:	ldr	x0, [sp, #152]
  44aa78:	ldr	w0, [x0]
  44aa7c:	mov	w6, #0x0                   	// #0
  44aa80:	mov	x5, #0x0                   	// #0
  44aa84:	mov	w4, w0
  44aa88:	mov	w3, w2
  44aa8c:	ldr	x2, [sp, #152]
  44aa90:	ldr	x0, [sp, #248]
  44aa94:	bl	44b734 <ferror@plt+0x48dc4>
  44aa98:	b	44b1b4 <ferror@plt+0x48844>
  44aa9c:	ldr	x0, [sp, #320]
  44aaa0:	ldrb	w0, [x0, #4]
  44aaa4:	cmp	w0, #0x50
  44aaa8:	b.eq	44ab04 <ferror@plt+0x48194>  // b.none
  44aaac:	ldr	w3, [sp, #332]
  44aab0:	ldr	x2, [sp, #320]
  44aab4:	ldr	x1, [sp, #56]
  44aab8:	ldr	x0, [sp, #72]
  44aabc:	bl	44a4cc <ferror@plt+0x47b5c>
  44aac0:	str	w0, [sp, #172]
  44aac4:	ldr	x1, [sp, #128]
  44aac8:	ldr	x0, [sp, #320]
  44aacc:	ldr	w2, [x0]
  44aad0:	ldr	x0, [sp, #320]
  44aad4:	ldr	w0, [x0]
  44aad8:	ldr	w6, [sp, #172]
  44aadc:	ldr	x5, [sp, #304]
  44aae0:	mov	w4, w0
  44aae4:	mov	w3, w2
  44aae8:	ldr	x2, [sp, #320]
  44aaec:	ldr	x0, [sp, #248]
  44aaf0:	bl	44b734 <ferror@plt+0x48dc4>
  44aaf4:	ldr	w0, [sp, #332]
  44aaf8:	add	w0, w0, #0x1
  44aafc:	str	w0, [sp, #332]
  44ab00:	b	44b1b8 <ferror@plt+0x48848>
  44ab04:	str	xzr, [sp, #272]
  44ab08:	ldr	x0, [sp, #320]
  44ab0c:	ldr	w0, [x0, #8]
  44ab10:	sub	w0, w0, #0x1
  44ab14:	mov	w1, w0
  44ab18:	mov	x0, x1
  44ab1c:	lsl	x0, x0, #1
  44ab20:	add	x0, x0, x1
  44ab24:	lsl	x0, x0, #4
  44ab28:	mov	x1, x0
  44ab2c:	ldr	x0, [sp, #48]
  44ab30:	add	x0, x0, x1
  44ab34:	str	x0, [sp, #232]
  44ab38:	ldr	x0, [sp, #320]
  44ab3c:	ldrh	w0, [x0, #6]
  44ab40:	and	w0, w0, #0x4
  44ab44:	cmp	w0, #0x0
  44ab48:	b.eq	44ab8c <ferror@plt+0x4821c>  // b.none
  44ab4c:	mov	w0, #0x1                   	// #1
  44ab50:	str	w0, [sp, #284]
  44ab54:	ldr	x0, [sp, #72]
  44ab58:	ldrb	w0, [x0, #1157]
  44ab5c:	cmp	w0, #0x0
  44ab60:	cset	w0, ne  // ne = any
  44ab64:	and	w5, w0, #0xff
  44ab68:	ldr	x0, [sp, #232]
  44ab6c:	add	x1, x0, #0x10
  44ab70:	add	x0, sp, #0x50
  44ab74:	mov	x4, x1
  44ab78:	ldr	x3, [sp, #232]
  44ab7c:	mov	w2, #0x1                   	// #1
  44ab80:	mov	w1, w5
  44ab84:	bl	44a368 <ferror@plt+0x479f8>
  44ab88:	b	44adbc <ferror@plt+0x4844c>
  44ab8c:	ldr	x0, [sp, #320]
  44ab90:	ldrh	w0, [x0, #6]
  44ab94:	and	w0, w0, #0x8
  44ab98:	cmp	w0, #0x0
  44ab9c:	b.eq	44abe4 <ferror@plt+0x48274>  // b.none
  44aba0:	ldr	x0, [sp, #232]
  44aba4:	ldr	w0, [x0, #24]
  44aba8:	str	w0, [sp, #284]
  44abac:	ldr	x0, [sp, #72]
  44abb0:	ldrb	w0, [x0, #1157]
  44abb4:	cmp	w0, #0x0
  44abb8:	cset	w0, ne  // ne = any
  44abbc:	and	w5, w0, #0xff
  44abc0:	ldr	x0, [sp, #232]
  44abc4:	ldr	x1, [x0]
  44abc8:	add	x0, sp, #0x50
  44abcc:	mov	x4, x1
  44abd0:	ldr	x3, [sp, #232]
  44abd4:	mov	w2, #0x0                   	// #0
  44abd8:	mov	w1, w5
  44abdc:	bl	44a368 <ferror@plt+0x479f8>
  44abe0:	b	44adbc <ferror@plt+0x4844c>
  44abe4:	ldr	x0, [sp, #56]
  44abe8:	add	x0, x0, #0x18
  44abec:	ldr	x1, [sp, #320]
  44abf0:	cmp	x1, x0
  44abf4:	b.eq	44ad18 <ferror@plt+0x483a8>  // b.none
  44abf8:	ldr	x0, [sp, #320]
  44abfc:	sub	x0, x0, #0x18
  44ac00:	ldrh	w0, [x0, #6]
  44ac04:	and	w0, w0, #0x8
  44ac08:	cmp	w0, #0x0
  44ac0c:	b.eq	44ad18 <ferror@plt+0x483a8>  // b.none
  44ac10:	ldr	x0, [sp, #232]
  44ac14:	ldr	w0, [x0, #24]
  44ac18:	str	w0, [sp, #284]
  44ac1c:	ldr	x0, [sp, #72]
  44ac20:	ldrb	w0, [x0, #1157]
  44ac24:	cmp	w0, #0x0
  44ac28:	cset	w0, ne  // ne = any
  44ac2c:	and	w5, w0, #0xff
  44ac30:	ldr	x0, [sp, #232]
  44ac34:	ldr	x1, [x0]
  44ac38:	add	x0, sp, #0x50
  44ac3c:	mov	x4, x1
  44ac40:	ldr	x3, [sp, #232]
  44ac44:	mov	w2, #0x0                   	// #0
  44ac48:	mov	w1, w5
  44ac4c:	bl	44a368 <ferror@plt+0x479f8>
  44ac50:	ldr	x0, [sp, #248]
  44ac54:	bl	44b604 <ferror@plt+0x48c94>
  44ac58:	str	w0, [sp, #220]
  44ac5c:	ldr	w0, [sp, #220]
  44ac60:	cmp	w0, #0x0
  44ac64:	b.eq	44adb0 <ferror@plt+0x48440>  // b.none
  44ac68:	ldr	x0, [sp, #248]
  44ac6c:	bl	44b62c <ferror@plt+0x48cbc>
  44ac70:	str	x0, [sp, #208]
  44ac74:	ldr	x0, [sp, #208]
  44ac78:	ldr	x0, [x0]
  44ac7c:	ldrb	w0, [x0, #4]
  44ac80:	cmp	w0, #0x13
  44ac84:	b.ne	44acec <ferror@plt+0x4837c>  // b.any
  44ac88:	ldr	x0, [sp, #56]
  44ac8c:	ldrb	w0, [x0, #19]
  44ac90:	and	w0, w0, #0x8
  44ac94:	and	w0, w0, #0xff
  44ac98:	cmp	w0, #0x0
  44ac9c:	b.eq	44acec <ferror@plt+0x4837c>  // b.none
  44aca0:	ldr	x0, [sp, #320]
  44aca4:	ldr	w0, [x0, #8]
  44aca8:	ldr	x1, [sp, #56]
  44acac:	ldrh	w1, [x1, #16]
  44acb0:	cmp	w0, w1
  44acb4:	b.ne	44acec <ferror@plt+0x4837c>  // b.any
  44acb8:	add	x0, sp, #0x50
  44acbc:	bl	44a458 <ferror@plt+0x47ae8>
  44acc0:	cmp	x0, #0x0
  44acc4:	cset	w0, eq  // eq = none
  44acc8:	and	w0, w0, #0xff
  44accc:	cmp	w0, #0x0
  44acd0:	b.eq	44ace0 <ferror@plt+0x48370>  // b.none
  44acd4:	ldr	x0, [sp, #248]
  44acd8:	bl	44b668 <ferror@plt+0x48cf8>
  44acdc:	b	44ad14 <ferror@plt+0x483a4>
  44ace0:	ldr	x0, [sp, #208]
  44ace4:	str	x0, [sp, #272]
  44ace8:	b	44ad14 <ferror@plt+0x483a4>
  44acec:	ldr	w0, [sp, #284]
  44acf0:	cmp	w0, #0x0
  44acf4:	b.ne	44adb0 <ferror@plt+0x48440>  // b.any
  44acf8:	ldr	x1, [sp, #208]
  44acfc:	ldr	x0, [sp, #288]
  44ad00:	cmp	x1, x0
  44ad04:	b.eq	44adb0 <ferror@plt+0x48440>  // b.none
  44ad08:	ldr	x0, [sp, #208]
  44ad0c:	str	x0, [sp, #272]
  44ad10:	b	44adb0 <ferror@plt+0x48440>
  44ad14:	b	44adb0 <ferror@plt+0x48440>
  44ad18:	ldr	x0, [sp, #232]
  44ad1c:	ldr	w0, [x0, #28]
  44ad20:	str	w0, [sp, #284]
  44ad24:	ldr	x0, [sp, #72]
  44ad28:	ldrb	w0, [x0, #1157]
  44ad2c:	cmp	w0, #0x0
  44ad30:	cset	w0, ne  // ne = any
  44ad34:	and	w5, w0, #0xff
  44ad38:	ldr	x0, [sp, #232]
  44ad3c:	ldr	x1, [x0, #8]
  44ad40:	add	x0, sp, #0x50
  44ad44:	mov	x4, x1
  44ad48:	ldr	x3, [sp, #232]
  44ad4c:	mov	w2, #0x2                   	// #2
  44ad50:	mov	w1, w5
  44ad54:	bl	44a368 <ferror@plt+0x479f8>
  44ad58:	ldr	x1, [sp, #288]
  44ad5c:	ldr	x0, [sp, #248]
  44ad60:	bl	44a5d0 <ferror@plt+0x47c60>
  44ad64:	and	w0, w0, #0xff
  44ad68:	cmp	w0, #0x0
  44ad6c:	b.eq	44adbc <ferror@plt+0x4844c>  // b.none
  44ad70:	ldr	w0, [sp, #284]
  44ad74:	cmp	w0, #0x0
  44ad78:	b.eq	44adbc <ferror@plt+0x4844c>  // b.none
  44ad7c:	add	x0, sp, #0x50
  44ad80:	bl	44a458 <ferror@plt+0x47ae8>
  44ad84:	str	x0, [sp, #200]
  44ad88:	ldr	x0, [sp, #200]
  44ad8c:	ldrb	w0, [x0, #4]
  44ad90:	cmp	w0, #0x53
  44ad94:	b.ne	44adb8 <ferror@plt+0x48448>  // b.any
  44ad98:	add	x0, sp, #0x50
  44ad9c:	bl	44a3e0 <ferror@plt+0x47a70>
  44ada0:	ldr	w0, [sp, #284]
  44ada4:	sub	w0, w0, #0x1
  44ada8:	str	w0, [sp, #284]
  44adac:	b	44ad70 <ferror@plt+0x48400>
  44adb0:	nop
  44adb4:	b	44adbc <ferror@plt+0x4844c>
  44adb8:	nop
  44adbc:	ldr	x0, [sp, #72]
  44adc0:	ldrb	w0, [x0, #16]
  44adc4:	cmp	w0, #0x0
  44adc8:	b.eq	44addc <ferror@plt+0x4846c>  // b.none
  44adcc:	ldr	x0, [sp, #72]
  44add0:	ldrb	w0, [x0, #17]
  44add4:	cmp	w0, #0x0
  44add8:	b.eq	44ae30 <ferror@plt+0x484c0>  // b.none
  44addc:	ldr	x0, [sp, #56]
  44ade0:	add	x0, x0, #0x18
  44ade4:	ldr	x1, [sp, #320]
  44ade8:	cmp	x1, x0
  44adec:	b.eq	44ae30 <ferror@plt+0x484c0>  // b.none
  44adf0:	ldr	x0, [sp, #320]
  44adf4:	sub	x0, x0, #0x18
  44adf8:	ldrh	w0, [x0, #6]
  44adfc:	and	w0, w0, #0x8
  44ae00:	cmp	w0, #0x0
  44ae04:	b.ne	44ae30 <ferror@plt+0x484c0>  // b.any
  44ae08:	ldr	x1, [sp, #288]
  44ae0c:	ldr	x0, [sp, #248]
  44ae10:	bl	44a5d0 <ferror@plt+0x47c60>
  44ae14:	and	w0, w0, #0xff
  44ae18:	eor	w0, w0, #0x1
  44ae1c:	and	w0, w0, #0xff
  44ae20:	cmp	w0, #0x0
  44ae24:	b.eq	44ae30 <ferror@plt+0x484c0>  // b.none
  44ae28:	mov	w0, #0x1                   	// #1
  44ae2c:	b	44ae34 <ferror@plt+0x484c4>
  44ae30:	mov	w0, #0x0                   	// #0
  44ae34:	cmp	w0, #0x0
  44ae38:	b.eq	44ae94 <ferror@plt+0x48524>  // b.none
  44ae3c:	ldr	x1, [sp, #320]
  44ae40:	ldr	x0, [sp, #72]
  44ae44:	bl	44b258 <ferror@plt+0x488e8>
  44ae48:	str	x0, [sp, #192]
  44ae4c:	ldr	w3, [sp, #332]
  44ae50:	ldr	x2, [sp, #320]
  44ae54:	ldr	x1, [sp, #56]
  44ae58:	ldr	x0, [sp, #72]
  44ae5c:	bl	44a4cc <ferror@plt+0x47b5c>
  44ae60:	str	w0, [sp, #188]
  44ae64:	ldr	x1, [sp, #128]
  44ae68:	ldr	x0, [sp, #192]
  44ae6c:	ldr	w2, [x0]
  44ae70:	ldr	x0, [sp, #192]
  44ae74:	ldr	w0, [x0]
  44ae78:	ldr	w6, [sp, #188]
  44ae7c:	ldr	x5, [sp, #304]
  44ae80:	mov	w4, w0
  44ae84:	mov	w3, w2
  44ae88:	ldr	x2, [sp, #192]
  44ae8c:	ldr	x0, [sp, #248]
  44ae90:	bl	44b734 <ferror@plt+0x48dc4>
  44ae94:	ldr	w0, [sp, #284]
  44ae98:	cmp	w0, #0x0
  44ae9c:	b.eq	44af70 <ferror@plt+0x48600>  // b.none
  44aea0:	str	wzr, [sp, #268]
  44aea4:	ldr	w1, [sp, #268]
  44aea8:	ldr	w0, [sp, #284]
  44aeac:	cmp	w1, w0
  44aeb0:	b.cs	44af4c <ferror@plt+0x485dc>  // b.hs, b.nlast
  44aeb4:	ldr	w0, [sp, #332]
  44aeb8:	str	w0, [sp, #264]
  44aebc:	ldr	w0, [sp, #228]
  44aec0:	cmp	w0, #0x1
  44aec4:	b.le	44aed8 <ferror@plt+0x48568>
  44aec8:	ldr	w1, [sp, #264]
  44aecc:	ldr	w0, [sp, #268]
  44aed0:	add	w0, w1, w0
  44aed4:	str	w0, [sp, #264]
  44aed8:	ldr	w3, [sp, #264]
  44aedc:	ldr	x2, [sp, #320]
  44aee0:	ldr	x1, [sp, #56]
  44aee4:	ldr	x0, [sp, #72]
  44aee8:	bl	44a4cc <ferror@plt+0x47b5c>
  44aeec:	str	w0, [sp, #184]
  44aef0:	ldr	x19, [sp, #128]
  44aef4:	add	x0, sp, #0x50
  44aef8:	bl	44a458 <ferror@plt+0x47ae8>
  44aefc:	mov	x20, x0
  44af00:	add	x0, sp, #0x50
  44af04:	bl	44a48c <ferror@plt+0x47b1c>
  44af08:	mov	w1, w0
  44af0c:	ldr	x0, [sp, #320]
  44af10:	ldr	w0, [x0]
  44af14:	ldr	w6, [sp, #184]
  44af18:	ldr	x5, [sp, #304]
  44af1c:	mov	w4, w0
  44af20:	mov	w3, w1
  44af24:	mov	x2, x20
  44af28:	mov	x1, x19
  44af2c:	ldr	x0, [sp, #248]
  44af30:	bl	44b734 <ferror@plt+0x48dc4>
  44af34:	add	x0, sp, #0x50
  44af38:	bl	44a3e0 <ferror@plt+0x47a70>
  44af3c:	ldr	w0, [sp, #268]
  44af40:	add	w0, w0, #0x1
  44af44:	str	w0, [sp, #268]
  44af48:	b	44aea4 <ferror@plt+0x48534>
  44af4c:	ldr	x0, [sp, #320]
  44af50:	ldrh	w0, [x0, #6]
  44af54:	and	w0, w0, #0x8
  44af58:	cmp	w0, #0x0
  44af5c:	b.eq	44b0f0 <ferror@plt+0x48780>  // b.none
  44af60:	ldr	x0, [sp, #248]
  44af64:	bl	44b62c <ferror@plt+0x48cbc>
  44af68:	str	x0, [sp, #272]
  44af6c:	b	44b0f0 <ferror@plt+0x48780>
  44af70:	ldr	x0, [sp, #72]
  44af74:	ldrb	w0, [x0, #1154]
  44af78:	cmp	w0, #0x0
  44af7c:	b.eq	44afc0 <ferror@plt+0x48650>  // b.none
  44af80:	ldr	x0, [sp, #72]
  44af84:	ldrb	w0, [x0, #1152]
  44af88:	cmp	w0, #0x0
  44af8c:	b.ne	44afc0 <ferror@plt+0x48650>  // b.any
  44af90:	ldr	x0, [sp, #56]
  44af94:	ldrb	w0, [x0, #19]
  44af98:	and	w0, w0, #0x10
  44af9c:	and	w0, w0, #0xff
  44afa0:	cmp	w0, #0x0
  44afa4:	b.ne	44afc0 <ferror@plt+0x48650>  // b.any
  44afa8:	ldr	x0, [sp, #72]
  44afac:	bl	447b60 <ferror@plt+0x451f0>
  44afb0:	cmp	w0, #0x0
  44afb4:	b.ne	44afc0 <ferror@plt+0x48650>  // b.any
  44afb8:	mov	w0, #0x1                   	// #1
  44afbc:	b	44afc4 <ferror@plt+0x48654>
  44afc0:	mov	w0, #0x0                   	// #0
  44afc4:	cmp	w0, #0x0
  44afc8:	b.eq	44b068 <ferror@plt+0x486f8>  // b.none
  44afcc:	ldr	x0, [sp, #72]
  44afd0:	ldrb	w0, [x0, #1120]
  44afd4:	cmp	w0, #0x0
  44afd8:	b.eq	44b00c <ferror@plt+0x4869c>  // b.none
  44afdc:	ldr	x0, [sp, #64]
  44afe0:	ldr	x1, [x0]
  44afe4:	ldr	x0, [sp, #320]
  44afe8:	ldr	w0, [x0, #8]
  44afec:	mov	w4, w0
  44aff0:	mov	x3, x1
  44aff4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44aff8:	add	x2, x0, #0x4f8
  44affc:	mov	w1, #0x15                  	// #21
  44b000:	ldr	x0, [sp, #72]
  44b004:	bl	4309a4 <ferror@plt+0x2e034>
  44b008:	b	44b0f0 <ferror@plt+0x48780>
  44b00c:	ldr	x0, [sp, #72]
  44b010:	ldrsb	w0, [x0, #1198]
  44b014:	cmp	w0, #0x0
  44b018:	b.eq	44b0f0 <ferror@plt+0x48780>  // b.none
  44b01c:	ldr	x0, [sp, #72]
  44b020:	ldrsb	w0, [x0, #1198]
  44b024:	cmp	w0, #0x0
  44b028:	b.le	44b034 <ferror@plt+0x486c4>
  44b02c:	mov	w0, #0x16                  	// #22
  44b030:	b	44b038 <ferror@plt+0x486c8>
  44b034:	mov	w0, #0x15                  	// #21
  44b038:	ldr	x1, [sp, #64]
  44b03c:	ldr	x2, [x1]
  44b040:	ldr	x1, [sp, #320]
  44b044:	ldr	w1, [x1, #8]
  44b048:	mov	w4, w1
  44b04c:	mov	x3, x2
  44b050:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44b054:	add	x2, x1, #0x548
  44b058:	mov	w1, w0
  44b05c:	ldr	x0, [sp, #72]
  44b060:	bl	4309a4 <ferror@plt+0x2e034>
  44b064:	b	44b0f0 <ferror@plt+0x48780>
  44b068:	ldr	x0, [sp, #72]
  44b06c:	ldrsb	w0, [x0, #1198]
  44b070:	cmp	w0, #0x0
  44b074:	b.le	44b0b8 <ferror@plt+0x48748>
  44b078:	ldr	x0, [sp, #72]
  44b07c:	ldrb	w0, [x0, #1120]
  44b080:	cmp	w0, #0x0
  44b084:	b.ne	44b0b8 <ferror@plt+0x48748>  // b.any
  44b088:	ldr	x0, [sp, #56]
  44b08c:	ldrb	w0, [x0, #19]
  44b090:	and	w0, w0, #0x10
  44b094:	and	w0, w0, #0xff
  44b098:	cmp	w0, #0x0
  44b09c:	b.ne	44b0b8 <ferror@plt+0x48748>  // b.any
  44b0a0:	ldr	x0, [sp, #72]
  44b0a4:	bl	447b60 <ferror@plt+0x451f0>
  44b0a8:	cmp	w0, #0x0
  44b0ac:	b.ne	44b0b8 <ferror@plt+0x48748>  // b.any
  44b0b0:	mov	w0, #0x1                   	// #1
  44b0b4:	b	44b0bc <ferror@plt+0x4874c>
  44b0b8:	mov	w0, #0x0                   	// #0
  44b0bc:	cmp	w0, #0x0
  44b0c0:	b.eq	44b0f0 <ferror@plt+0x48780>  // b.none
  44b0c4:	ldr	x0, [sp, #64]
  44b0c8:	ldr	x1, [x0]
  44b0cc:	ldr	x0, [sp, #320]
  44b0d0:	ldr	w0, [x0, #8]
  44b0d4:	mov	w4, w0
  44b0d8:	mov	x3, x1
  44b0dc:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44b0e0:	add	x2, x0, #0x548
  44b0e4:	mov	w1, #0x16                  	// #22
  44b0e8:	ldr	x0, [sp, #72]
  44b0ec:	bl	430908 <ferror@plt+0x2df98>
  44b0f0:	ldr	x0, [sp, #72]
  44b0f4:	ldrb	w0, [x0, #16]
  44b0f8:	cmp	w0, #0x0
  44b0fc:	b.ne	44b13c <ferror@plt+0x487cc>  // b.any
  44b100:	ldr	x0, [sp, #320]
  44b104:	ldrh	w0, [x0, #6]
  44b108:	and	w0, w0, #0x8
  44b10c:	cmp	w0, #0x0
  44b110:	b.ne	44b13c <ferror@plt+0x487cc>  // b.any
  44b114:	ldr	x1, [sp, #288]
  44b118:	ldr	x0, [sp, #248]
  44b11c:	bl	44a5d0 <ferror@plt+0x47c60>
  44b120:	and	w0, w0, #0xff
  44b124:	eor	w0, w0, #0x1
  44b128:	and	w0, w0, #0xff
  44b12c:	cmp	w0, #0x0
  44b130:	b.eq	44b13c <ferror@plt+0x487cc>  // b.none
  44b134:	mov	w0, #0x1                   	// #1
  44b138:	b	44b140 <ferror@plt+0x487d0>
  44b13c:	mov	w0, #0x0                   	// #0
  44b140:	cmp	w0, #0x0
  44b144:	b.eq	44b184 <ferror@plt+0x48814>  // b.none
  44b148:	ldr	x0, [sp, #72]
  44b14c:	add	x0, x0, #0x298
  44b150:	str	x0, [sp, #176]
  44b154:	ldr	x1, [sp, #128]
  44b158:	ldr	x0, [sp, #176]
  44b15c:	ldr	w2, [x0]
  44b160:	ldr	x0, [sp, #176]
  44b164:	ldr	w0, [x0]
  44b168:	mov	w6, #0x0                   	// #0
  44b16c:	mov	x5, #0x0                   	// #0
  44b170:	mov	w4, w0
  44b174:	mov	w3, w2
  44b178:	ldr	x2, [sp, #176]
  44b17c:	ldr	x0, [sp, #248]
  44b180:	bl	44b734 <ferror@plt+0x48dc4>
  44b184:	ldr	x0, [sp, #272]
  44b188:	cmp	x0, #0x0
  44b18c:	b.eq	44b1a0 <ferror@plt+0x48830>  // b.none
  44b190:	ldr	x2, [sp, #320]
  44b194:	ldr	x1, [sp, #272]
  44b198:	ldr	x0, [sp, #72]
  44b19c:	bl	44a520 <ferror@plt+0x47bb0>
  44b1a0:	ldr	w1, [sp, #332]
  44b1a4:	ldr	w0, [sp, #284]
  44b1a8:	add	w0, w1, w0
  44b1ac:	str	w0, [sp, #332]
  44b1b0:	b	44b1b8 <ferror@plt+0x48848>
  44b1b4:	nop
  44b1b8:	ldr	x0, [sp, #320]
  44b1bc:	add	x0, x0, #0x18
  44b1c0:	str	x0, [sp, #320]
  44b1c4:	b	44a8d8 <ferror@plt+0x47f68>
  44b1c8:	ldr	w0, [sp, #228]
  44b1cc:	cmp	w0, #0x0
  44b1d0:	b.eq	44b200 <ferror@plt+0x48890>  // b.none
  44b1d4:	ldr	x19, [sp, #128]
  44b1d8:	ldr	x0, [sp, #248]
  44b1dc:	bl	44b604 <ferror@plt+0x48c94>
  44b1e0:	mov	w5, w0
  44b1e4:	ldr	x4, [sp, #256]
  44b1e8:	mov	x3, x19
  44b1ec:	ldr	x2, [sp, #248]
  44b1f0:	ldr	x1, [sp, #64]
  44b1f4:	ldr	x0, [sp, #72]
  44b1f8:	bl	44b43c <ferror@plt+0x48acc>
  44b1fc:	b	44b220 <ferror@plt+0x488b0>
  44b200:	ldr	x0, [sp, #248]
  44b204:	bl	44b604 <ferror@plt+0x48c94>
  44b208:	mov	w4, w0
  44b20c:	ldr	x3, [sp, #256]
  44b210:	ldr	x2, [sp, #248]
  44b214:	ldr	x1, [sp, #64]
  44b218:	ldr	x0, [sp, #72]
  44b21c:	bl	44b324 <ferror@plt+0x489b4>
  44b220:	ldr	x0, [sp, #248]
  44b224:	bl	44b604 <ferror@plt+0x48c94>
  44b228:	mov	w1, w0
  44b22c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  44b230:	add	x0, x0, #0xa14
  44b234:	ldr	w0, [x0]
  44b238:	add	w1, w1, w0
  44b23c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  44b240:	add	x0, x0, #0xa14
  44b244:	str	w1, [x0]
  44b248:	nop
  44b24c:	ldp	x19, x20, [sp, #16]
  44b250:	ldp	x29, x30, [sp], #336
  44b254:	ret
  44b258:	stp	x29, x30, [sp, #-48]!
  44b25c:	mov	x29, sp
  44b260:	str	x0, [sp, #24]
  44b264:	str	x1, [sp, #16]
  44b268:	ldr	x0, [sp, #24]
  44b26c:	bl	43fdc8 <ferror@plt+0x3d458>
  44b270:	str	x0, [sp, #40]
  44b274:	ldr	x0, [sp, #40]
  44b278:	mov	w1, #0x53                  	// #83
  44b27c:	strb	w1, [x0, #4]
  44b280:	ldr	x0, [sp, #40]
  44b284:	ldr	x1, [sp, #16]
  44b288:	str	x1, [x0, #8]
  44b28c:	ldr	x0, [sp, #40]
  44b290:	strh	wzr, [x0, #6]
  44b294:	ldr	x0, [sp, #40]
  44b298:	ldp	x29, x30, [sp], #48
  44b29c:	ret
  44b2a0:	stp	x29, x30, [sp, #-48]!
  44b2a4:	mov	x29, sp
  44b2a8:	str	x0, [sp, #24]
  44b2ac:	ldr	x0, [sp, #24]
  44b2b0:	ldr	x0, [x0, #136]
  44b2b4:	ldr	x0, [x0]
  44b2b8:	str	x0, [sp, #40]
  44b2bc:	ldr	x0, [sp, #40]
  44b2c0:	cmp	x0, #0x0
  44b2c4:	b.ne	44b30c <ferror@plt+0x4899c>  // b.any
  44b2c8:	mov	x0, #0x38                  	// #56
  44b2cc:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44b2d0:	str	x0, [sp, #40]
  44b2d4:	mov	x2, #0x38                  	// #56
  44b2d8:	mov	w1, #0x0                   	// #0
  44b2dc:	ldr	x0, [sp, #40]
  44b2e0:	bl	402530 <memset@plt>
  44b2e4:	ldr	x0, [sp, #24]
  44b2e8:	ldr	x1, [x0, #136]
  44b2ec:	ldr	x0, [sp, #40]
  44b2f0:	str	x1, [x0, #8]
  44b2f4:	ldr	x0, [sp, #40]
  44b2f8:	str	xzr, [x0]
  44b2fc:	ldr	x0, [sp, #24]
  44b300:	ldr	x0, [x0, #136]
  44b304:	ldr	x1, [sp, #40]
  44b308:	str	x1, [x0]
  44b30c:	ldr	x0, [sp, #24]
  44b310:	ldr	x1, [sp, #40]
  44b314:	str	x1, [x0, #136]
  44b318:	ldr	x0, [sp, #40]
  44b31c:	ldp	x29, x30, [sp], #48
  44b320:	ret
  44b324:	stp	x29, x30, [sp, #-80]!
  44b328:	mov	x29, sp
  44b32c:	str	x0, [sp, #56]
  44b330:	str	x1, [sp, #48]
  44b334:	str	x2, [sp, #40]
  44b338:	str	x3, [sp, #32]
  44b33c:	str	w4, [sp, #28]
  44b340:	ldr	x0, [sp, #56]
  44b344:	bl	44b2a0 <ferror@plt+0x48930>
  44b348:	str	x0, [sp, #72]
  44b34c:	ldr	x0, [sp, #72]
  44b350:	str	wzr, [x0, #48]
  44b354:	ldr	x0, [sp, #72]
  44b358:	ldr	x1, [sp, #48]
  44b35c:	str	x1, [x0, #40]
  44b360:	ldr	x0, [sp, #72]
  44b364:	ldr	x1, [sp, #40]
  44b368:	str	x1, [x0, #32]
  44b36c:	ldr	x0, [sp, #72]
  44b370:	ldr	x1, [sp, #32]
  44b374:	str	x1, [x0, #16]
  44b378:	ldr	w0, [sp, #28]
  44b37c:	lsl	x0, x0, #3
  44b380:	ldr	x1, [sp, #32]
  44b384:	add	x1, x1, x0
  44b388:	ldr	x0, [sp, #72]
  44b38c:	str	x1, [x0, #24]
  44b390:	nop
  44b394:	ldp	x29, x30, [sp], #80
  44b398:	ret
  44b39c:	stp	x29, x30, [sp, #-64]!
  44b3a0:	mov	x29, sp
  44b3a4:	str	x0, [sp, #40]
  44b3a8:	str	x1, [sp, #32]
  44b3ac:	str	x2, [sp, #24]
  44b3b0:	str	w3, [sp, #20]
  44b3b4:	ldr	x0, [sp, #32]
  44b3b8:	cmp	x0, #0x0
  44b3bc:	b.ne	44b3d0 <ferror@plt+0x48a60>  // b.any
  44b3c0:	ldr	x0, [sp, #40]
  44b3c4:	ldr	x0, [x0, #136]
  44b3c8:	bl	44bb00 <ferror@plt+0x49190>
  44b3cc:	str	x0, [sp, #32]
  44b3d0:	ldr	x0, [sp, #40]
  44b3d4:	bl	44b2a0 <ferror@plt+0x48930>
  44b3d8:	str	x0, [sp, #56]
  44b3dc:	ldr	x0, [sp, #56]
  44b3e0:	mov	w1, #0x1                   	// #1
  44b3e4:	str	w1, [x0, #48]
  44b3e8:	ldr	x0, [sp, #56]
  44b3ec:	ldr	x1, [sp, #32]
  44b3f0:	str	x1, [x0, #40]
  44b3f4:	ldr	x0, [sp, #56]
  44b3f8:	str	xzr, [x0, #32]
  44b3fc:	ldr	x0, [sp, #56]
  44b400:	ldr	x1, [sp, #24]
  44b404:	str	x1, [x0, #16]
  44b408:	ldr	w1, [sp, #20]
  44b40c:	mov	x0, x1
  44b410:	lsl	x0, x0, #1
  44b414:	add	x0, x0, x1
  44b418:	lsl	x0, x0, #3
  44b41c:	mov	x1, x0
  44b420:	ldr	x0, [sp, #24]
  44b424:	add	x1, x0, x1
  44b428:	ldr	x0, [sp, #56]
  44b42c:	str	x1, [x0, #24]
  44b430:	nop
  44b434:	ldp	x29, x30, [sp], #64
  44b438:	ret
  44b43c:	stp	x29, x30, [sp, #-80]!
  44b440:	mov	x29, sp
  44b444:	str	x0, [sp, #56]
  44b448:	str	x1, [sp, #48]
  44b44c:	str	x2, [sp, #40]
  44b450:	str	x3, [sp, #32]
  44b454:	str	x4, [sp, #24]
  44b458:	str	w5, [sp, #20]
  44b45c:	ldr	x0, [sp, #48]
  44b460:	cmp	x0, #0x0
  44b464:	b.ne	44b478 <ferror@plt+0x48b08>  // b.any
  44b468:	ldr	x0, [sp, #56]
  44b46c:	ldr	x0, [x0, #136]
  44b470:	bl	44bb00 <ferror@plt+0x49190>
  44b474:	str	x0, [sp, #48]
  44b478:	ldr	x0, [sp, #56]
  44b47c:	bl	44b2a0 <ferror@plt+0x48930>
  44b480:	str	x0, [sp, #72]
  44b484:	ldr	x0, [sp, #72]
  44b488:	mov	w1, #0x2                   	// #2
  44b48c:	str	w1, [x0, #48]
  44b490:	ldr	x0, [sp, #72]
  44b494:	ldr	x1, [sp, #40]
  44b498:	str	x1, [x0, #32]
  44b49c:	mov	x0, #0x18                  	// #24
  44b4a0:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44b4a4:	str	x0, [sp, #64]
  44b4a8:	ldr	x0, [sp, #64]
  44b4ac:	ldr	x1, [sp, #48]
  44b4b0:	str	x1, [x0]
  44b4b4:	ldr	x0, [sp, #64]
  44b4b8:	ldr	x1, [sp, #32]
  44b4bc:	str	x1, [x0, #8]
  44b4c0:	ldr	x0, [sp, #64]
  44b4c4:	ldr	x1, [sp, #32]
  44b4c8:	str	x1, [x0, #16]
  44b4cc:	ldr	x0, [sp, #72]
  44b4d0:	ldr	x1, [sp, #64]
  44b4d4:	str	x1, [x0, #40]
  44b4d8:	ldr	x0, [sp, #72]
  44b4dc:	ldr	x1, [sp, #24]
  44b4e0:	str	x1, [x0, #16]
  44b4e4:	ldr	w0, [sp, #20]
  44b4e8:	lsl	x0, x0, #3
  44b4ec:	ldr	x1, [sp, #24]
  44b4f0:	add	x1, x1, x0
  44b4f4:	ldr	x0, [sp, #72]
  44b4f8:	str	x1, [x0, #24]
  44b4fc:	nop
  44b500:	ldp	x29, x30, [sp], #80
  44b504:	ret
  44b508:	stp	x29, x30, [sp, #-64]!
  44b50c:	mov	x29, sp
  44b510:	str	x0, [sp, #40]
  44b514:	str	x1, [sp, #32]
  44b518:	str	x2, [sp, #24]
  44b51c:	str	x3, [sp, #16]
  44b520:	ldr	x0, [sp, #40]
  44b524:	bl	44b2a0 <ferror@plt+0x48930>
  44b528:	str	x0, [sp, #56]
  44b52c:	ldr	x0, [sp, #56]
  44b530:	mov	w1, #0x1                   	// #1
  44b534:	str	w1, [x0, #48]
  44b538:	ldr	x0, [sp, #56]
  44b53c:	ldr	x1, [sp, #32]
  44b540:	str	x1, [x0, #40]
  44b544:	ldr	x0, [sp, #56]
  44b548:	str	xzr, [x0, #32]
  44b54c:	ldr	x0, [sp, #56]
  44b550:	ldr	x1, [sp, #24]
  44b554:	str	x1, [x0, #16]
  44b558:	ldr	x1, [sp, #24]
  44b55c:	ldr	x0, [sp, #16]
  44b560:	add	x1, x1, x0
  44b564:	ldr	x0, [sp, #56]
  44b568:	str	x1, [x0, #24]
  44b56c:	ldr	x0, [sp, #32]
  44b570:	ldrh	w0, [x0, #18]
  44b574:	ubfx	x0, x0, #2, #8
  44b578:	and	w0, w0, #0xff
  44b57c:	orr	w0, w0, #0x10
  44b580:	and	w2, w0, #0xff
  44b584:	ldr	x1, [sp, #32]
  44b588:	ldrh	w0, [x1, #18]
  44b58c:	bfi	w0, w2, #2, #8
  44b590:	strh	w0, [x1, #18]
  44b594:	nop
  44b598:	ldp	x29, x30, [sp], #64
  44b59c:	ret
  44b5a0:	stp	x29, x30, [sp, #-64]!
  44b5a4:	mov	x29, sp
  44b5a8:	str	x0, [sp, #40]
  44b5ac:	str	x1, [sp, #32]
  44b5b0:	str	x2, [sp, #24]
  44b5b4:	ldr	x0, [sp, #32]
  44b5b8:	lsl	x0, x0, #3
  44b5bc:	str	x0, [sp, #56]
  44b5c0:	ldr	x0, [sp, #32]
  44b5c4:	lsl	x0, x0, #2
  44b5c8:	str	x0, [sp, #48]
  44b5cc:	ldr	x0, [sp, #24]
  44b5d0:	cmp	x0, #0x0
  44b5d4:	b.eq	44b5f0 <ferror@plt+0x48c80>  // b.none
  44b5d8:	ldr	x0, [sp, #48]
  44b5dc:	lsl	x0, x0, #2
  44b5e0:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44b5e4:	mov	x1, x0
  44b5e8:	ldr	x0, [sp, #24]
  44b5ec:	str	x1, [x0]
  44b5f0:	ldr	x1, [sp, #56]
  44b5f4:	ldr	x0, [sp, #40]
  44b5f8:	bl	442b40 <ferror@plt+0x401d0>
  44b5fc:	ldp	x29, x30, [sp], #64
  44b600:	ret
  44b604:	sub	sp, sp, #0x10
  44b608:	str	x0, [sp, #8]
  44b60c:	ldr	x0, [sp, #8]
  44b610:	ldr	x1, [x0, #16]
  44b614:	ldr	x0, [sp, #8]
  44b618:	ldr	x0, [x0, #8]
  44b61c:	sub	x0, x1, x0
  44b620:	lsr	x0, x0, #3
  44b624:	add	sp, sp, #0x10
  44b628:	ret
  44b62c:	sub	sp, sp, #0x10
  44b630:	str	x0, [sp, #8]
  44b634:	ldr	x0, [sp, #8]
  44b638:	ldr	x1, [x0, #16]
  44b63c:	ldr	x0, [sp, #8]
  44b640:	ldr	x0, [x0, #8]
  44b644:	cmp	x1, x0
  44b648:	b.ne	44b654 <ferror@plt+0x48ce4>  // b.any
  44b64c:	mov	x0, #0x0                   	// #0
  44b650:	b	44b660 <ferror@plt+0x48cf0>
  44b654:	ldr	x0, [sp, #8]
  44b658:	ldr	x0, [x0, #16]
  44b65c:	sub	x0, x0, #0x8
  44b660:	add	sp, sp, #0x10
  44b664:	ret
  44b668:	sub	sp, sp, #0x10
  44b66c:	str	x0, [sp, #8]
  44b670:	ldr	x0, [sp, #8]
  44b674:	ldr	x1, [x0, #16]
  44b678:	ldr	x0, [sp, #8]
  44b67c:	ldr	x0, [x0, #8]
  44b680:	cmp	x1, x0
  44b684:	b.ls	44b69c <ferror@plt+0x48d2c>  // b.plast
  44b688:	ldr	x0, [sp, #8]
  44b68c:	ldr	x0, [x0, #16]
  44b690:	sub	x1, x0, #0x8
  44b694:	ldr	x0, [sp, #8]
  44b698:	str	x1, [x0, #16]
  44b69c:	nop
  44b6a0:	add	sp, sp, #0x10
  44b6a4:	ret
  44b6a8:	stp	x29, x30, [sp, #-80]!
  44b6ac:	mov	x29, sp
  44b6b0:	str	x0, [sp, #56]
  44b6b4:	str	x1, [sp, #48]
  44b6b8:	str	x2, [sp, #40]
  44b6bc:	str	w3, [sp, #36]
  44b6c0:	str	w4, [sp, #32]
  44b6c4:	str	x5, [sp, #24]
  44b6c8:	str	w6, [sp, #20]
  44b6cc:	ldr	w0, [sp, #36]
  44b6d0:	str	w0, [sp, #76]
  44b6d4:	ldr	x0, [sp, #48]
  44b6d8:	cmp	x0, #0x0
  44b6dc:	b.eq	44b710 <ferror@plt+0x48da0>  // b.none
  44b6e0:	ldr	x0, [sp, #24]
  44b6e4:	cmp	x0, #0x0
  44b6e8:	b.eq	44b704 <ferror@plt+0x48d94>  // b.none
  44b6ec:	ldr	w3, [sp, #32]
  44b6f0:	ldr	w2, [sp, #36]
  44b6f4:	ldr	w1, [sp, #20]
  44b6f8:	ldr	x0, [sp, #24]
  44b6fc:	bl	44420c <ferror@plt+0x4189c>
  44b700:	str	w0, [sp, #76]
  44b704:	ldr	x0, [sp, #48]
  44b708:	ldr	w1, [sp, #76]
  44b70c:	str	w1, [x0]
  44b710:	ldr	x0, [sp, #56]
  44b714:	ldr	x1, [sp, #40]
  44b718:	str	x1, [x0]
  44b71c:	ldr	x0, [sp, #56]
  44b720:	add	x0, x0, #0x8
  44b724:	str	x0, [sp, #64]
  44b728:	ldr	x0, [sp, #64]
  44b72c:	ldp	x29, x30, [sp], #80
  44b730:	ret
  44b734:	stp	x29, x30, [sp, #-96]!
  44b738:	mov	x29, sp
  44b73c:	str	x0, [sp, #56]
  44b740:	str	x1, [sp, #48]
  44b744:	str	x2, [sp, #40]
  44b748:	str	w3, [sp, #36]
  44b74c:	str	w4, [sp, #32]
  44b750:	str	x5, [sp, #24]
  44b754:	str	w6, [sp, #20]
  44b758:	str	xzr, [sp, #88]
  44b75c:	ldr	x0, [sp, #56]
  44b760:	ldr	x1, [x0, #16]
  44b764:	ldr	x0, [sp, #56]
  44b768:	ldr	x0, [x0, #8]
  44b76c:	sub	x0, x1, x0
  44b770:	lsr	x0, x0, #3
  44b774:	str	w0, [sp, #84]
  44b778:	ldr	x0, [sp, #56]
  44b77c:	ldr	x1, [x0, #16]
  44b780:	ldr	x0, [sp, #56]
  44b784:	ldr	x0, [x0, #24]
  44b788:	cmp	x1, x0
  44b78c:	b.ls	44b7a8 <ferror@plt+0x48e38>  // b.plast
  44b790:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44b794:	add	x2, x0, #0x598
  44b798:	mov	w1, #0x953                 	// #2387
  44b79c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44b7a0:	add	x0, x0, #0x200
  44b7a4:	bl	4099a4 <ferror@plt+0x7034>
  44b7a8:	ldr	x0, [sp, #48]
  44b7ac:	cmp	x0, #0x0
  44b7b0:	b.eq	44b7c8 <ferror@plt+0x48e58>  // b.none
  44b7b4:	ldr	w0, [sp, #84]
  44b7b8:	lsl	x0, x0, #2
  44b7bc:	ldr	x1, [sp, #48]
  44b7c0:	add	x0, x1, x0
  44b7c4:	str	x0, [sp, #88]
  44b7c8:	ldr	x0, [sp, #56]
  44b7cc:	ldr	x0, [x0, #16]
  44b7d0:	ldr	w6, [sp, #20]
  44b7d4:	ldr	x5, [sp, #24]
  44b7d8:	ldr	w4, [sp, #32]
  44b7dc:	ldr	w3, [sp, #36]
  44b7e0:	ldr	x2, [sp, #40]
  44b7e4:	ldr	x1, [sp, #88]
  44b7e8:	bl	44b6a8 <ferror@plt+0x48d38>
  44b7ec:	str	x0, [sp, #72]
  44b7f0:	ldr	x0, [sp, #56]
  44b7f4:	ldr	x1, [sp, #72]
  44b7f8:	str	x1, [x0, #16]
  44b7fc:	ldr	x0, [sp, #72]
  44b800:	ldp	x29, x30, [sp], #96
  44b804:	ret
  44b808:	stp	x29, x30, [sp, #-48]!
  44b80c:	mov	x29, sp
  44b810:	str	x0, [sp, #40]
  44b814:	str	x1, [sp, #32]
  44b818:	str	x2, [sp, #24]
  44b81c:	ldr	x0, [sp, #24]
  44b820:	lsl	x0, x0, #3
  44b824:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44b828:	mov	x1, x0
  44b82c:	ldr	x0, [sp, #32]
  44b830:	str	x1, [x0, #8]
  44b834:	ldr	x0, [sp, #40]
  44b838:	ldrb	w0, [x0, #1157]
  44b83c:	cmp	w0, #0x0
  44b840:	b.eq	44b85c <ferror@plt+0x48eec>  // b.none
  44b844:	ldr	x0, [sp, #24]
  44b848:	lsl	x0, x0, #2
  44b84c:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44b850:	mov	x1, x0
  44b854:	ldr	x0, [sp, #32]
  44b858:	str	x1, [x0, #40]
  44b85c:	nop
  44b860:	ldp	x29, x30, [sp], #48
  44b864:	ret
  44b868:	stp	x29, x30, [sp, #-48]!
  44b86c:	mov	x29, sp
  44b870:	str	x0, [sp, #40]
  44b874:	str	x1, [sp, #32]
  44b878:	str	x2, [sp, #24]
  44b87c:	str	x3, [sp, #16]
  44b880:	ldr	x0, [sp, #16]
  44b884:	ldr	x0, [x0]
  44b888:	ldr	x1, [sp, #24]
  44b88c:	cmp	x1, x0
  44b890:	b.ls	44b93c <ferror@plt+0x48fcc>  // b.plast
  44b894:	ldr	x0, [sp, #24]
  44b898:	lsl	x0, x0, #1
  44b89c:	str	x0, [sp, #24]
  44b8a0:	ldr	x0, [sp, #32]
  44b8a4:	ldr	x2, [x0, #8]
  44b8a8:	ldr	x0, [sp, #24]
  44b8ac:	lsl	x0, x0, #3
  44b8b0:	mov	x1, x0
  44b8b4:	mov	x0, x2
  44b8b8:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44b8bc:	mov	x1, x0
  44b8c0:	ldr	x0, [sp, #32]
  44b8c4:	str	x1, [x0, #8]
  44b8c8:	ldr	x0, [sp, #16]
  44b8cc:	ldr	x1, [sp, #24]
  44b8d0:	str	x1, [x0]
  44b8d4:	ldr	x0, [sp, #40]
  44b8d8:	ldrb	w0, [x0, #1157]
  44b8dc:	cmp	w0, #0x0
  44b8e0:	b.eq	44b940 <ferror@plt+0x48fd0>  // b.none
  44b8e4:	ldr	x0, [sp, #32]
  44b8e8:	ldr	x0, [x0, #40]
  44b8ec:	cmp	x0, #0x0
  44b8f0:	b.ne	44b910 <ferror@plt+0x48fa0>  // b.any
  44b8f4:	ldr	x0, [sp, #24]
  44b8f8:	lsl	x0, x0, #2
  44b8fc:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44b900:	mov	x1, x0
  44b904:	ldr	x0, [sp, #32]
  44b908:	str	x1, [x0, #40]
  44b90c:	b	44b940 <ferror@plt+0x48fd0>
  44b910:	ldr	x0, [sp, #32]
  44b914:	ldr	x2, [x0, #40]
  44b918:	ldr	x0, [sp, #24]
  44b91c:	lsl	x0, x0, #2
  44b920:	mov	x1, x0
  44b924:	mov	x0, x2
  44b928:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44b92c:	mov	x1, x0
  44b930:	ldr	x0, [sp, #32]
  44b934:	str	x1, [x0, #40]
  44b938:	b	44b940 <ferror@plt+0x48fd0>
  44b93c:	nop
  44b940:	ldp	x29, x30, [sp], #48
  44b944:	ret
  44b948:	stp	x29, x30, [sp, #-64]!
  44b94c:	mov	x29, sp
  44b950:	str	x0, [sp, #24]
  44b954:	str	x1, [sp, #16]
  44b958:	ldr	x0, [sp, #24]
  44b95c:	ldrb	w0, [x0, #1157]
  44b960:	cmp	w0, #0x0
  44b964:	cset	w0, ne  // ne = any
  44b968:	strb	w0, [sp, #63]
  44b96c:	ldr	x0, [sp, #16]
  44b970:	ldr	w0, [x0, #24]
  44b974:	cmp	w0, #0x0
  44b978:	b.eq	44baf4 <ferror@plt+0x49184>  // b.none
  44b97c:	ldr	x0, [sp, #16]
  44b980:	ldr	x0, [x0, #8]
  44b984:	cmp	x0, #0x0
  44b988:	b.ne	44baf4 <ferror@plt+0x49184>  // b.any
  44b98c:	ldr	x0, [sp, #24]
  44b990:	ldrb	w0, [x0, #1138]
  44b994:	cmp	w0, #0x0
  44b998:	cset	w0, ne  // ne = any
  44b99c:	strb	w0, [sp, #62]
  44b9a0:	ldr	x0, [sp, #24]
  44b9a4:	strb	wzr, [x0, #1138]
  44b9a8:	mov	x0, #0x100                 	// #256
  44b9ac:	str	x0, [sp, #40]
  44b9b0:	ldr	x0, [sp, #40]
  44b9b4:	mov	x2, x0
  44b9b8:	ldr	x1, [sp, #16]
  44b9bc:	ldr	x0, [sp, #24]
  44b9c0:	bl	44b808 <ferror@plt+0x48e98>
  44b9c4:	ldrb	w0, [sp, #63]
  44b9c8:	cmp	w0, #0x0
  44b9cc:	b.eq	44ba0c <ferror@plt+0x4909c>  // b.none
  44b9d0:	ldr	x0, [sp, #16]
  44b9d4:	ldr	x1, [x0, #32]
  44b9d8:	ldr	x0, [sp, #16]
  44b9dc:	ldr	x2, [x0]
  44b9e0:	ldr	x0, [sp, #16]
  44b9e4:	ldr	w0, [x0, #24]
  44b9e8:	add	w0, w0, #0x1
  44b9ec:	mov	w5, w0
  44b9f0:	mov	x4, x2
  44b9f4:	mov	x3, x1
  44b9f8:	mov	x2, #0x0                   	// #0
  44b9fc:	mov	x1, #0x0                   	// #0
  44ba00:	ldr	x0, [sp, #24]
  44ba04:	bl	44b43c <ferror@plt+0x48acc>
  44ba08:	b	44ba38 <ferror@plt+0x490c8>
  44ba0c:	ldr	x0, [sp, #16]
  44ba10:	ldr	x1, [x0]
  44ba14:	ldr	x0, [sp, #16]
  44ba18:	ldr	w0, [x0, #24]
  44ba1c:	add	w0, w0, #0x1
  44ba20:	mov	w4, w0
  44ba24:	mov	x3, x1
  44ba28:	mov	x2, #0x0                   	// #0
  44ba2c:	mov	x1, #0x0                   	// #0
  44ba30:	ldr	x0, [sp, #24]
  44ba34:	bl	44b324 <ferror@plt+0x489b4>
  44ba38:	ldr	x0, [sp, #16]
  44ba3c:	ldr	w0, [x0, #28]
  44ba40:	add	w0, w0, #0x1
  44ba44:	mov	w0, w0
  44ba48:	add	x1, sp, #0x28
  44ba4c:	mov	x3, x1
  44ba50:	mov	x2, x0
  44ba54:	ldr	x1, [sp, #16]
  44ba58:	ldr	x0, [sp, #24]
  44ba5c:	bl	44b868 <ferror@plt+0x48ef8>
  44ba60:	add	x0, sp, #0x24
  44ba64:	mov	x1, x0
  44ba68:	ldr	x0, [sp, #24]
  44ba6c:	bl	44bfac <ferror@plt+0x4963c>
  44ba70:	str	x0, [sp, #48]
  44ba74:	ldr	x0, [sp, #48]
  44ba78:	ldrb	w0, [x0, #4]
  44ba7c:	cmp	w0, #0x16
  44ba80:	b.ne	44ba9c <ferror@plt+0x4912c>  // b.any
  44ba84:	ldr	x0, [sp, #24]
  44ba88:	bl	44bbac <ferror@plt+0x4923c>
  44ba8c:	ldrb	w1, [sp, #62]
  44ba90:	ldr	x0, [sp, #24]
  44ba94:	strb	w1, [x0, #1138]
  44ba98:	b	44baf8 <ferror@plt+0x49188>
  44ba9c:	ldr	w1, [sp, #36]
  44baa0:	ldr	x0, [sp, #16]
  44baa4:	ldr	w0, [x0, #28]
  44baa8:	mov	w2, w0
  44baac:	ldr	x0, [sp, #24]
  44bab0:	ldrb	w0, [x0, #1157]
  44bab4:	cmp	w0, #0x0
  44bab8:	cset	w0, ne  // ne = any
  44babc:	and	w0, w0, #0xff
  44bac0:	mov	w5, w0
  44bac4:	mov	w4, #0x2                   	// #2
  44bac8:	mov	x3, x2
  44bacc:	mov	w2, w1
  44bad0:	ldr	x1, [sp, #48]
  44bad4:	ldr	x0, [sp, #16]
  44bad8:	bl	44a168 <ferror@plt+0x477f8>
  44badc:	ldr	x0, [sp, #16]
  44bae0:	ldr	w0, [x0, #28]
  44bae4:	add	w1, w0, #0x1
  44bae8:	ldr	x0, [sp, #16]
  44baec:	str	w1, [x0, #28]
  44baf0:	b	44ba38 <ferror@plt+0x490c8>
  44baf4:	nop
  44baf8:	ldp	x29, x30, [sp], #64
  44bafc:	ret
  44bb00:	sub	sp, sp, #0x10
  44bb04:	str	x0, [sp, #8]
  44bb08:	ldr	x0, [sp, #8]
  44bb0c:	cmp	x0, #0x0
  44bb10:	b.ne	44bb1c <ferror@plt+0x491ac>  // b.any
  44bb14:	mov	x0, #0x0                   	// #0
  44bb18:	b	44bb48 <ferror@plt+0x491d8>
  44bb1c:	ldr	x0, [sp, #8]
  44bb20:	ldr	w0, [x0, #48]
  44bb24:	cmp	w0, #0x2
  44bb28:	b.ne	44bb3c <ferror@plt+0x491cc>  // b.any
  44bb2c:	ldr	x0, [sp, #8]
  44bb30:	ldr	x0, [x0, #40]
  44bb34:	ldr	x0, [x0]
  44bb38:	b	44bb44 <ferror@plt+0x491d4>
  44bb3c:	ldr	x0, [sp, #8]
  44bb40:	ldr	x0, [x0, #40]
  44bb44:	nop
  44bb48:	add	sp, sp, #0x10
  44bb4c:	ret
  44bb50:	stp	x29, x30, [sp, #-32]!
  44bb54:	mov	x29, sp
  44bb58:	str	x0, [sp, #24]
  44bb5c:	ldr	x0, [sp, #24]
  44bb60:	cmp	x0, #0x0
  44bb64:	b.ne	44bb70 <ferror@plt+0x49200>  // b.any
  44bb68:	mov	w0, #0x0                   	// #0
  44bb6c:	b	44bba4 <ferror@plt+0x49234>
  44bb70:	ldr	x0, [sp, #24]
  44bb74:	ldrb	w0, [x0, #192]
  44bb78:	cmp	w0, #0x0
  44bb7c:	b.ne	44bb94 <ferror@plt+0x49224>  // b.any
  44bb80:	ldr	x0, [sp, #24]
  44bb84:	ldr	x0, [x0, #136]
  44bb88:	bl	44bb00 <ferror@plt+0x49190>
  44bb8c:	cmp	x0, #0x0
  44bb90:	b.eq	44bb9c <ferror@plt+0x4922c>  // b.none
  44bb94:	mov	w0, #0x1                   	// #1
  44bb98:	b	44bba0 <ferror@plt+0x49230>
  44bb9c:	mov	w0, #0x0                   	// #0
  44bba0:	nop
  44bba4:	ldp	x29, x30, [sp], #32
  44bba8:	ret
  44bbac:	stp	x29, x30, [sp, #-64]!
  44bbb0:	mov	x29, sp
  44bbb4:	str	x0, [sp, #24]
  44bbb8:	ldr	x0, [sp, #24]
  44bbbc:	ldr	x0, [x0, #136]
  44bbc0:	str	x0, [sp, #48]
  44bbc4:	ldr	x0, [sp, #24]
  44bbc8:	add	x0, x0, #0x50
  44bbcc:	ldr	x1, [sp, #48]
  44bbd0:	cmp	x1, x0
  44bbd4:	b.ne	44bbf0 <ferror@plt+0x49280>  // b.any
  44bbd8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44bbdc:	add	x2, x0, #0x5b0
  44bbe0:	mov	w1, #0x9eb                 	// #2539
  44bbe4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44bbe8:	add	x0, x0, #0x200
  44bbec:	bl	4099a4 <ferror@plt+0x7034>
  44bbf0:	ldr	x0, [sp, #48]
  44bbf4:	ldr	x0, [x0, #40]
  44bbf8:	cmp	x0, #0x0
  44bbfc:	b.eq	44bd0c <ferror@plt+0x4939c>  // b.none
  44bc00:	ldr	x0, [sp, #48]
  44bc04:	ldr	w0, [x0, #48]
  44bc08:	cmp	w0, #0x2
  44bc0c:	b.ne	44bc70 <ferror@plt+0x49300>  // b.any
  44bc10:	ldr	x0, [sp, #48]
  44bc14:	ldr	x0, [x0, #40]
  44bc18:	str	x0, [sp, #40]
  44bc1c:	ldr	x0, [sp, #40]
  44bc20:	ldr	x0, [x0]
  44bc24:	str	x0, [sp, #56]
  44bc28:	ldr	x0, [sp, #48]
  44bc2c:	ldr	x0, [x0, #32]
  44bc30:	cmp	x0, #0x0
  44bc34:	b.eq	44bc5c <ferror@plt+0x492ec>  // b.none
  44bc38:	ldr	x0, [sp, #40]
  44bc3c:	ldr	x0, [x0, #8]
  44bc40:	cmp	x0, #0x0
  44bc44:	b.eq	44bc5c <ferror@plt+0x492ec>  // b.none
  44bc48:	ldr	x0, [sp, #40]
  44bc4c:	ldr	x0, [x0, #8]
  44bc50:	bl	402730 <free@plt>
  44bc54:	ldr	x0, [sp, #40]
  44bc58:	str	xzr, [x0, #8]
  44bc5c:	ldr	x0, [sp, #40]
  44bc60:	bl	402730 <free@plt>
  44bc64:	ldr	x0, [sp, #48]
  44bc68:	str	xzr, [x0, #40]
  44bc6c:	b	44bc7c <ferror@plt+0x4930c>
  44bc70:	ldr	x0, [sp, #48]
  44bc74:	ldr	x0, [x0, #40]
  44bc78:	str	x0, [sp, #56]
  44bc7c:	ldr	x0, [sp, #56]
  44bc80:	cmp	x0, #0x0
  44bc84:	b.eq	44bcac <ferror@plt+0x4933c>  // b.none
  44bc88:	ldr	x0, [sp, #48]
  44bc8c:	ldr	x0, [x0, #8]
  44bc90:	bl	44bb00 <ferror@plt+0x49190>
  44bc94:	mov	x1, x0
  44bc98:	ldr	x0, [sp, #56]
  44bc9c:	cmp	x0, x1
  44bca0:	b.eq	44bcac <ferror@plt+0x4933c>  // b.none
  44bca4:	mov	w0, #0x1                   	// #1
  44bca8:	b	44bcb0 <ferror@plt+0x49340>
  44bcac:	mov	w0, #0x0                   	// #0
  44bcb0:	cmp	w0, #0x0
  44bcb4:	b.eq	44bce0 <ferror@plt+0x49370>  // b.none
  44bcb8:	ldr	x0, [sp, #56]
  44bcbc:	ldrh	w0, [x0, #18]
  44bcc0:	ubfx	x0, x0, #2, #8
  44bcc4:	and	w0, w0, #0xff
  44bcc8:	and	w0, w0, #0xffffffef
  44bccc:	and	w2, w0, #0xff
  44bcd0:	ldr	x1, [sp, #56]
  44bcd4:	ldrh	w0, [x1, #18]
  44bcd8:	bfi	w0, w2, #2, #8
  44bcdc:	strh	w0, [x1, #18]
  44bce0:	ldr	x0, [sp, #24]
  44bce4:	ldr	x0, [x0, #184]
  44bce8:	ldr	x1, [sp, #56]
  44bcec:	cmp	x1, x0
  44bcf0:	b.ne	44bd0c <ferror@plt+0x4939c>  // b.any
  44bcf4:	ldr	x0, [sp, #48]
  44bcf8:	ldr	x0, [x0, #8]
  44bcfc:	cmp	x0, #0x0
  44bd00:	b.ne	44bd0c <ferror@plt+0x4939c>  // b.any
  44bd04:	ldr	x0, [sp, #24]
  44bd08:	str	xzr, [x0, #184]
  44bd0c:	ldr	x0, [sp, #48]
  44bd10:	ldr	x0, [x0, #32]
  44bd14:	cmp	x0, #0x0
  44bd18:	b.eq	44bd28 <ferror@plt+0x493b8>  // b.none
  44bd1c:	ldr	x0, [sp, #48]
  44bd20:	ldr	x0, [x0, #32]
  44bd24:	bl	442d64 <ferror@plt+0x403f4>
  44bd28:	ldr	x0, [sp, #48]
  44bd2c:	ldr	x1, [x0, #8]
  44bd30:	ldr	x0, [sp, #24]
  44bd34:	str	x1, [x0, #136]
  44bd38:	ldr	x0, [sp, #24]
  44bd3c:	ldr	x0, [x0, #136]
  44bd40:	str	xzr, [x0]
  44bd44:	ldr	x0, [sp, #48]
  44bd48:	bl	402730 <free@plt>
  44bd4c:	nop
  44bd50:	ldp	x29, x30, [sp], #64
  44bd54:	ret
  44bd58:	stp	x29, x30, [sp, #-32]!
  44bd5c:	mov	x29, sp
  44bd60:	str	x0, [sp, #24]
  44bd64:	ldr	x0, [sp, #24]
  44bd68:	ldr	w0, [x0, #48]
  44bd6c:	cmp	w0, #0x1
  44bd70:	b.ne	44bd94 <ferror@plt+0x49424>  // b.any
  44bd74:	ldr	x0, [sp, #24]
  44bd78:	ldr	x1, [x0, #16]
  44bd7c:	ldr	x0, [sp, #24]
  44bd80:	ldr	x0, [x0, #24]
  44bd84:	cmp	x1, x0
  44bd88:	cset	w0, eq  // eq = none
  44bd8c:	and	w0, w0, #0xff
  44bd90:	b	44bdec <ferror@plt+0x4947c>
  44bd94:	ldr	x0, [sp, #24]
  44bd98:	ldr	w0, [x0, #48]
  44bd9c:	cmp	w0, #0x0
  44bda0:	b.eq	44bdb4 <ferror@plt+0x49444>  // b.none
  44bda4:	ldr	x0, [sp, #24]
  44bda8:	ldr	w0, [x0, #48]
  44bdac:	cmp	w0, #0x2
  44bdb0:	b.ne	44bdd4 <ferror@plt+0x49464>  // b.any
  44bdb4:	ldr	x0, [sp, #24]
  44bdb8:	ldr	x1, [x0, #16]
  44bdbc:	ldr	x0, [sp, #24]
  44bdc0:	ldr	x0, [x0, #24]
  44bdc4:	cmp	x1, x0
  44bdc8:	cset	w0, eq  // eq = none
  44bdcc:	and	w0, w0, #0xff
  44bdd0:	b	44bdec <ferror@plt+0x4947c>
  44bdd4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44bdd8:	add	x2, x0, #0x5c8
  44bddc:	mov	w1, #0xa2f                 	// #2607
  44bde0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44bde4:	add	x0, x0, #0x200
  44bde8:	bl	4099a4 <ferror@plt+0x7034>
  44bdec:	ldp	x29, x30, [sp], #32
  44bdf0:	ret
  44bdf4:	stp	x29, x30, [sp, #-64]!
  44bdf8:	mov	x29, sp
  44bdfc:	str	x0, [sp, #40]
  44be00:	str	x1, [sp, #32]
  44be04:	str	x2, [sp, #24]
  44be08:	ldr	x0, [sp, #40]
  44be0c:	ldr	x0, [x0, #136]
  44be10:	str	x0, [sp, #56]
  44be14:	ldr	x0, [sp, #56]
  44be18:	ldr	w0, [x0, #48]
  44be1c:	cmp	w0, #0x1
  44be20:	b.ne	44be60 <ferror@plt+0x494f0>  // b.any
  44be24:	ldr	x0, [sp, #56]
  44be28:	ldr	x1, [x0, #16]
  44be2c:	ldr	x0, [sp, #32]
  44be30:	str	x1, [x0]
  44be34:	ldr	x0, [sp, #32]
  44be38:	ldr	x0, [x0]
  44be3c:	ldr	w1, [x0]
  44be40:	ldr	x0, [sp, #24]
  44be44:	str	w1, [x0]
  44be48:	ldr	x0, [sp, #56]
  44be4c:	ldr	x0, [x0, #16]
  44be50:	add	x1, x0, #0x18
  44be54:	ldr	x0, [sp, #56]
  44be58:	str	x1, [x0, #16]
  44be5c:	b	44bf60 <ferror@plt+0x495f0>
  44be60:	ldr	x0, [sp, #56]
  44be64:	ldr	w0, [x0, #48]
  44be68:	cmp	w0, #0x0
  44be6c:	b.ne	44beb0 <ferror@plt+0x49540>  // b.any
  44be70:	ldr	x0, [sp, #56]
  44be74:	ldr	x0, [x0, #16]
  44be78:	ldr	x1, [x0]
  44be7c:	ldr	x0, [sp, #32]
  44be80:	str	x1, [x0]
  44be84:	ldr	x0, [sp, #32]
  44be88:	ldr	x0, [x0]
  44be8c:	ldr	w1, [x0]
  44be90:	ldr	x0, [sp, #24]
  44be94:	str	w1, [x0]
  44be98:	ldr	x0, [sp, #56]
  44be9c:	ldr	x0, [x0, #16]
  44bea0:	add	x1, x0, #0x8
  44bea4:	ldr	x0, [sp, #56]
  44bea8:	str	x1, [x0, #16]
  44beac:	b	44bf60 <ferror@plt+0x495f0>
  44beb0:	ldr	x0, [sp, #56]
  44beb4:	ldr	w0, [x0, #48]
  44beb8:	cmp	w0, #0x2
  44bebc:	b.ne	44bf48 <ferror@plt+0x495d8>  // b.any
  44bec0:	ldr	x0, [sp, #56]
  44bec4:	ldr	x0, [x0, #40]
  44bec8:	str	x0, [sp, #48]
  44becc:	ldr	x0, [sp, #56]
  44bed0:	ldr	x0, [x0, #16]
  44bed4:	ldr	x1, [x0]
  44bed8:	ldr	x0, [sp, #32]
  44bedc:	str	x1, [x0]
  44bee0:	ldr	x0, [sp, #48]
  44bee4:	ldr	x0, [x0, #8]
  44bee8:	cmp	x0, #0x0
  44beec:	b.eq	44bf1c <ferror@plt+0x495ac>  // b.none
  44bef0:	ldr	x0, [sp, #48]
  44bef4:	ldr	x0, [x0, #16]
  44bef8:	ldr	w1, [x0]
  44befc:	ldr	x0, [sp, #24]
  44bf00:	str	w1, [x0]
  44bf04:	ldr	x0, [sp, #48]
  44bf08:	ldr	x0, [x0, #16]
  44bf0c:	add	x1, x0, #0x4
  44bf10:	ldr	x0, [sp, #48]
  44bf14:	str	x1, [x0, #16]
  44bf18:	b	44bf30 <ferror@plt+0x495c0>
  44bf1c:	ldr	x0, [sp, #32]
  44bf20:	ldr	x0, [x0]
  44bf24:	ldr	w1, [x0]
  44bf28:	ldr	x0, [sp, #24]
  44bf2c:	str	w1, [x0]
  44bf30:	ldr	x0, [sp, #56]
  44bf34:	ldr	x0, [x0, #16]
  44bf38:	add	x1, x0, #0x8
  44bf3c:	ldr	x0, [sp, #56]
  44bf40:	str	x1, [x0, #16]
  44bf44:	b	44bf60 <ferror@plt+0x495f0>
  44bf48:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44bf4c:	add	x2, x0, #0x5e0
  44bf50:	mov	w1, #0xa59                 	// #2649
  44bf54:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44bf58:	add	x0, x0, #0x200
  44bf5c:	bl	4099a4 <ferror@plt+0x7034>
  44bf60:	ldp	x29, x30, [sp], #64
  44bf64:	ret
  44bf68:	sub	sp, sp, #0x10
  44bf6c:	str	x0, [sp, #8]
  44bf70:	str	w1, [sp, #4]
  44bf74:	ldr	x0, [sp, #8]
  44bf78:	ldrb	w0, [x0, #1160]
  44bf7c:	cmp	w0, #0x0
  44bf80:	b.eq	44bfa0 <ferror@plt+0x49630>  // b.none
  44bf84:	ldr	x0, [sp, #8]
  44bf88:	ldrb	w0, [x0, #16]
  44bf8c:	cmp	w0, #0x0
  44bf90:	b.eq	44bfa0 <ferror@plt+0x49630>  // b.none
  44bf94:	ldr	x0, [sp, #8]
  44bf98:	ldr	w0, [x0, #48]
  44bf9c:	b	44bfa4 <ferror@plt+0x49634>
  44bfa0:	ldr	w0, [sp, #4]
  44bfa4:	add	sp, sp, #0x10
  44bfa8:	ret
  44bfac:	stp	x29, x30, [sp, #-96]!
  44bfb0:	mov	x29, sp
  44bfb4:	str	x0, [sp, #24]
  44bfb8:	str	x1, [sp, #16]
  44bfbc:	str	wzr, [sp, #36]
  44bfc0:	ldr	x0, [sp, #24]
  44bfc4:	ldrb	w0, [x0, #192]
  44bfc8:	strb	w0, [sp, #91]
  44bfcc:	ldr	x0, [sp, #24]
  44bfd0:	ldr	x0, [x0, #136]
  44bfd4:	str	x0, [sp, #80]
  44bfd8:	ldr	x0, [sp, #80]
  44bfdc:	ldr	x0, [x0, #8]
  44bfe0:	cmp	x0, #0x0
  44bfe4:	b.ne	44c004 <ferror@plt+0x49694>  // b.any
  44bfe8:	ldr	x0, [sp, #24]
  44bfec:	bl	43ffb4 <ferror@plt+0x3d644>
  44bff0:	str	x0, [sp, #40]
  44bff4:	ldr	x0, [sp, #40]
  44bff8:	ldr	w0, [x0]
  44bffc:	str	w0, [sp, #36]
  44c000:	b	44c0dc <ferror@plt+0x4976c>
  44c004:	ldr	x0, [sp, #80]
  44c008:	bl	44bd58 <ferror@plt+0x493e8>
  44c00c:	and	w0, w0, #0xff
  44c010:	eor	w0, w0, #0x1
  44c014:	and	w0, w0, #0xff
  44c018:	cmp	w0, #0x0
  44c01c:	b.eq	44c084 <ferror@plt+0x49714>  // b.none
  44c020:	add	x1, sp, #0x24
  44c024:	add	x0, sp, #0x28
  44c028:	mov	x2, x1
  44c02c:	mov	x1, x0
  44c030:	ldr	x0, [sp, #24]
  44c034:	bl	44bdf4 <ferror@plt+0x49484>
  44c038:	ldr	x0, [sp, #40]
  44c03c:	ldrh	w0, [x0, #6]
  44c040:	and	w0, w0, #0x8
  44c044:	cmp	w0, #0x0
  44c048:	b.eq	44c0dc <ferror@plt+0x4976c>  // b.none
  44c04c:	ldr	x0, [sp, #40]
  44c050:	mov	x1, x0
  44c054:	ldr	x0, [sp, #24]
  44c058:	bl	448d80 <ferror@plt+0x46410>
  44c05c:	ldr	x0, [sp, #24]
  44c060:	ldrb	w0, [x0, #16]
  44c064:	cmp	w0, #0x0
  44c068:	b.ne	44c37c <ferror@plt+0x49a0c>  // b.any
  44c06c:	ldr	x0, [sp, #40]
  44c070:	mov	x1, x0
  44c074:	ldr	x0, [sp, #24]
  44c078:	bl	44b258 <ferror@plt+0x488e8>
  44c07c:	str	x0, [sp, #40]
  44c080:	b	44c3b8 <ferror@plt+0x49a48>
  44c084:	ldr	x0, [sp, #24]
  44c088:	ldr	x0, [x0, #136]
  44c08c:	ldr	x0, [x0, #40]
  44c090:	cmp	x0, #0x0
  44c094:	b.eq	44c0b4 <ferror@plt+0x49744>  // b.none
  44c098:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  44c09c:	add	x0, x0, #0xa10
  44c0a0:	ldr	w0, [x0]
  44c0a4:	add	w1, w0, #0x1
  44c0a8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  44c0ac:	add	x0, x0, #0xa10
  44c0b0:	str	w1, [x0]
  44c0b4:	ldr	x0, [sp, #24]
  44c0b8:	bl	44bbac <ferror@plt+0x4923c>
  44c0bc:	ldr	x0, [sp, #24]
  44c0c0:	ldrb	w0, [x0, #16]
  44c0c4:	cmp	w0, #0x0
  44c0c8:	b.ne	44c384 <ferror@plt+0x49a14>  // b.any
  44c0cc:	ldr	x0, [sp, #24]
  44c0d0:	add	x0, x0, #0x298
  44c0d4:	str	x0, [sp, #40]
  44c0d8:	b	44c3b8 <ferror@plt+0x49a48>
  44c0dc:	ldr	x0, [sp, #24]
  44c0e0:	ldrb	w0, [x0, #16]
  44c0e4:	cmp	w0, #0x0
  44c0e8:	b.eq	44c0fc <ferror@plt+0x4978c>  // b.none
  44c0ec:	ldr	x0, [sp, #40]
  44c0f0:	ldrb	w0, [x0, #4]
  44c0f4:	cmp	w0, #0x4f
  44c0f8:	b.eq	44c38c <ferror@plt+0x49a1c>  // b.none
  44c0fc:	ldr	x0, [sp, #40]
  44c100:	ldrb	w0, [x0, #4]
  44c104:	cmp	w0, #0x35
  44c108:	b.ne	44c39c <ferror@plt+0x49a2c>  // b.any
  44c10c:	ldr	x0, [sp, #40]
  44c110:	ldr	x0, [x0, #8]
  44c114:	str	x0, [sp, #72]
  44c118:	ldr	x0, [sp, #72]
  44c11c:	ldrb	w0, [x0, #18]
  44c120:	and	w0, w0, #0x3
  44c124:	and	w0, w0, #0xff
  44c128:	cmp	w0, #0x0
  44c12c:	b.eq	44c3a4 <ferror@plt+0x49a34>  // b.none
  44c130:	ldr	x0, [sp, #40]
  44c134:	ldrh	w0, [x0, #6]
  44c138:	and	w0, w0, #0x400
  44c13c:	cmp	w0, #0x0
  44c140:	b.ne	44c3a4 <ferror@plt+0x49a34>  // b.any
  44c144:	ldr	x0, [sp, #72]
  44c148:	ldrh	w0, [x0, #18]
  44c14c:	ubfx	x0, x0, #2, #8
  44c150:	and	w0, w0, #0xff
  44c154:	and	w0, w0, #0x10
  44c158:	cmp	w0, #0x0
  44c15c:	b.ne	44c32c <ferror@plt+0x499bc>  // b.any
  44c160:	str	wzr, [sp, #92]
  44c164:	ldr	x0, [sp, #24]
  44c168:	bl	44bb50 <ferror@plt+0x491e0>
  44c16c:	and	w0, w0, #0xff
  44c170:	eor	w0, w0, #0x1
  44c174:	and	w0, w0, #0xff
  44c178:	cmp	w0, #0x0
  44c17c:	b.eq	44c19c <ferror@plt+0x4982c>  // b.none
  44c180:	ldr	x0, [sp, #40]
  44c184:	ldr	w1, [x0]
  44c188:	ldr	x0, [sp, #24]
  44c18c:	str	w1, [x0, #176]
  44c190:	ldr	x0, [sp, #24]
  44c194:	ldr	x1, [sp, #72]
  44c198:	str	x1, [x0, #184]
  44c19c:	ldr	x0, [sp, #24]
  44c1a0:	ldrb	w0, [x0, #24]
  44c1a4:	cmp	w0, #0x0
  44c1a8:	b.ne	44c3ac <ferror@plt+0x49a3c>  // b.any
  44c1ac:	ldr	x0, [sp, #72]
  44c1b0:	ldrh	w0, [x0, #18]
  44c1b4:	ubfx	x0, x0, #2, #8
  44c1b8:	and	w0, w0, #0xff
  44c1bc:	and	w0, w0, #0x40
  44c1c0:	cmp	w0, #0x0
  44c1c4:	b.eq	44c2cc <ferror@plt+0x4995c>  // b.none
  44c1c8:	ldr	x0, [sp, #24]
  44c1cc:	ldr	x0, [x0, #992]
  44c1d0:	cmp	x0, #0x0
  44c1d4:	b.eq	44c2ec <ferror@plt+0x4997c>  // b.none
  44c1d8:	mov	w1, #0x0                   	// #0
  44c1dc:	ldr	x0, [sp, #24]
  44c1e0:	bl	43fc80 <ferror@plt+0x3d310>
  44c1e4:	str	x0, [sp, #56]
  44c1e8:	ldr	x0, [sp, #56]
  44c1ec:	ldrb	w0, [x0, #4]
  44c1f0:	cmp	w0, #0x53
  44c1f4:	b.eq	44c20c <ferror@plt+0x4989c>  // b.none
  44c1f8:	ldr	x0, [sp, #56]
  44c1fc:	ldrh	w0, [x0, #6]
  44c200:	and	w0, w0, #0x1
  44c204:	cmp	w0, #0x0
  44c208:	b.eq	44c214 <ferror@plt+0x498a4>  // b.none
  44c20c:	mov	w0, #0x1                   	// #1
  44c210:	b	44c218 <ferror@plt+0x498a8>
  44c214:	mov	w0, #0x0                   	// #0
  44c218:	strb	w0, [sp, #55]
  44c21c:	ldr	x0, [sp, #24]
  44c220:	ldr	x2, [x0, #992]
  44c224:	ldr	x0, [sp, #40]
  44c228:	mov	x1, x0
  44c22c:	ldr	x0, [sp, #24]
  44c230:	blr	x2
  44c234:	str	x0, [sp, #72]
  44c238:	ldr	x0, [sp, #72]
  44c23c:	cmp	x0, #0x0
  44c240:	b.eq	44c268 <ferror@plt+0x498f8>  // b.none
  44c244:	ldr	x0, [sp, #40]
  44c248:	ldr	w1, [sp, #36]
  44c24c:	mov	w3, w1
  44c250:	mov	x2, x0
  44c254:	ldr	x1, [sp, #72]
  44c258:	ldr	x0, [sp, #24]
  44c25c:	bl	449abc <ferror@plt+0x4714c>
  44c260:	str	w0, [sp, #92]
  44c264:	b	44c2ec <ferror@plt+0x4997c>
  44c268:	ldrb	w0, [sp, #55]
  44c26c:	cmp	w0, #0x0
  44c270:	b.eq	44c2ec <ferror@plt+0x4997c>  // b.none
  44c274:	mov	w1, #0x0                   	// #0
  44c278:	ldr	x0, [sp, #24]
  44c27c:	bl	43fc80 <ferror@plt+0x3d310>
  44c280:	str	x0, [sp, #56]
  44c284:	ldr	x0, [sp, #56]
  44c288:	ldrb	w0, [x0, #4]
  44c28c:	cmp	w0, #0x53
  44c290:	b.eq	44c2ec <ferror@plt+0x4997c>  // b.none
  44c294:	ldr	x0, [sp, #56]
  44c298:	ldrh	w0, [x0, #6]
  44c29c:	and	w0, w0, #0x1
  44c2a0:	cmp	w0, #0x0
  44c2a4:	b.ne	44c2ec <ferror@plt+0x4997c>  // b.any
  44c2a8:	ldr	x1, [sp, #56]
  44c2ac:	ldr	x0, [sp, #24]
  44c2b0:	bl	44b258 <ferror@plt+0x488e8>
  44c2b4:	mov	w3, #0x1                   	// #1
  44c2b8:	mov	x2, x0
  44c2bc:	mov	x1, #0x0                   	// #0
  44c2c0:	ldr	x0, [sp, #24]
  44c2c4:	bl	44b39c <ferror@plt+0x48a2c>
  44c2c8:	b	44c2ec <ferror@plt+0x4997c>
  44c2cc:	ldr	x0, [sp, #40]
  44c2d0:	ldr	w1, [sp, #36]
  44c2d4:	mov	w3, w1
  44c2d8:	mov	x2, x0
  44c2dc:	ldr	x1, [sp, #72]
  44c2e0:	ldr	x0, [sp, #24]
  44c2e4:	bl	449abc <ferror@plt+0x4714c>
  44c2e8:	str	w0, [sp, #92]
  44c2ec:	ldr	w0, [sp, #92]
  44c2f0:	cmp	w0, #0x0
  44c2f4:	b.eq	44c3b4 <ferror@plt+0x49a44>  // b.none
  44c2f8:	ldr	x0, [sp, #24]
  44c2fc:	ldrb	w0, [x0, #16]
  44c300:	cmp	w0, #0x0
  44c304:	b.ne	44c394 <ferror@plt+0x49a24>  // b.any
  44c308:	ldr	w0, [sp, #92]
  44c30c:	cmp	w0, #0x2
  44c310:	b.eq	44c394 <ferror@plt+0x49a24>  // b.none
  44c314:	ldr	x0, [sp, #40]
  44c318:	mov	x1, x0
  44c31c:	ldr	x0, [sp, #24]
  44c320:	bl	44b258 <ferror@plt+0x488e8>
  44c324:	str	x0, [sp, #40]
  44c328:	b	44c3b8 <ferror@plt+0x49a48>
  44c32c:	ldr	x0, [sp, #24]
  44c330:	bl	43fdc8 <ferror@plt+0x3d458>
  44c334:	str	x0, [sp, #64]
  44c338:	ldr	x0, [sp, #40]
  44c33c:	ldrb	w1, [x0, #4]
  44c340:	ldr	x0, [sp, #64]
  44c344:	strb	w1, [x0, #4]
  44c348:	ldr	x0, [sp, #40]
  44c34c:	ldrh	w0, [x0, #6]
  44c350:	orr	w0, w0, #0x400
  44c354:	and	w1, w0, #0xffff
  44c358:	ldr	x0, [sp, #64]
  44c35c:	strh	w1, [x0, #6]
  44c360:	ldr	x0, [sp, #40]
  44c364:	ldr	x2, [sp, #64]
  44c368:	ldp	x0, x1, [x0, #8]
  44c36c:	stp	x0, x1, [x2, #8]
  44c370:	ldr	x0, [sp, #64]
  44c374:	str	x0, [sp, #40]
  44c378:	b	44c3b4 <ferror@plt+0x49a44>
  44c37c:	nop
  44c380:	b	44bfcc <ferror@plt+0x4965c>
  44c384:	nop
  44c388:	b	44bfcc <ferror@plt+0x4965c>
  44c38c:	nop
  44c390:	b	44bfcc <ferror@plt+0x4965c>
  44c394:	nop
  44c398:	b	44bfcc <ferror@plt+0x4965c>
  44c39c:	nop
  44c3a0:	b	44c3b8 <ferror@plt+0x49a48>
  44c3a4:	nop
  44c3a8:	b	44c3b8 <ferror@plt+0x49a48>
  44c3ac:	nop
  44c3b0:	b	44c3b8 <ferror@plt+0x49a48>
  44c3b4:	nop
  44c3b8:	ldr	x0, [sp, #16]
  44c3bc:	cmp	x0, #0x0
  44c3c0:	b.eq	44c450 <ferror@plt+0x49ae0>  // b.none
  44c3c4:	ldr	w0, [sp, #36]
  44c3c8:	cmp	w0, #0x0
  44c3cc:	b.ne	44c3dc <ferror@plt+0x49a6c>  // b.any
  44c3d0:	ldr	x0, [sp, #40]
  44c3d4:	ldr	w0, [x0]
  44c3d8:	str	w0, [sp, #36]
  44c3dc:	ldr	w1, [sp, #36]
  44c3e0:	ldr	x0, [sp, #16]
  44c3e4:	str	w1, [x0]
  44c3e8:	ldr	x0, [sp, #24]
  44c3ec:	ldrb	w0, [x0, #1157]
  44c3f0:	cmp	w0, #0x0
  44c3f4:	b.ne	44c414 <ferror@plt+0x49aa4>  // b.any
  44c3f8:	ldr	x0, [sp, #24]
  44c3fc:	ldr	x0, [x0, #136]
  44c400:	bl	44bb00 <ferror@plt+0x49190>
  44c404:	cmp	x0, #0x0
  44c408:	b.eq	44c414 <ferror@plt+0x49aa4>  // b.none
  44c40c:	mov	w0, #0x1                   	// #1
  44c410:	b	44c418 <ferror@plt+0x49aa8>
  44c414:	mov	w0, #0x0                   	// #0
  44c418:	cmp	w0, #0x0
  44c41c:	b.eq	44c430 <ferror@plt+0x49ac0>  // b.none
  44c420:	ldr	x0, [sp, #24]
  44c424:	ldr	w1, [x0, #176]
  44c428:	ldr	x0, [sp, #16]
  44c42c:	str	w1, [x0]
  44c430:	ldr	x0, [sp, #16]
  44c434:	ldr	w0, [x0]
  44c438:	mov	w1, w0
  44c43c:	ldr	x0, [sp, #24]
  44c440:	bl	44bf68 <ferror@plt+0x495f8>
  44c444:	mov	w1, w0
  44c448:	ldr	x0, [sp, #16]
  44c44c:	str	w1, [x0]
  44c450:	ldr	x0, [sp, #24]
  44c454:	ldrb	w1, [sp, #91]
  44c458:	strb	w1, [x0, #192]
  44c45c:	ldr	x0, [sp, #40]
  44c460:	ldp	x29, x30, [sp], #96
  44c464:	ret
  44c468:	stp	x29, x30, [sp, #-32]!
  44c46c:	mov	x29, sp
  44c470:	str	x0, [sp, #24]
  44c474:	mov	x1, #0x0                   	// #0
  44c478:	ldr	x0, [sp, #24]
  44c47c:	bl	44bfac <ferror@plt+0x4963c>
  44c480:	ldp	x29, x30, [sp], #32
  44c484:	ret
  44c488:	stp	x29, x30, [sp, #-32]!
  44c48c:	mov	x29, sp
  44c490:	str	x0, [sp, #24]
  44c494:	str	x1, [sp, #16]
  44c498:	ldr	x1, [sp, #16]
  44c49c:	ldr	x0, [sp, #24]
  44c4a0:	bl	44bfac <ferror@plt+0x4963c>
  44c4a4:	ldp	x29, x30, [sp], #32
  44c4a8:	ret
  44c4ac:	sub	sp, sp, #0x20
  44c4b0:	str	x0, [sp, #8]
  44c4b4:	str	xzr, [sp, #24]
  44c4b8:	ldr	x0, [sp, #8]
  44c4bc:	ldr	x0, [x0, #136]
  44c4c0:	ldr	w0, [x0, #48]
  44c4c4:	cmp	w0, #0x2
  44c4c8:	b.ne	44c4e4 <ferror@plt+0x49b74>  // b.any
  44c4cc:	ldr	x0, [sp, #8]
  44c4d0:	ldr	x0, [x0, #136]
  44c4d4:	ldr	x0, [x0, #40]
  44c4d8:	ldr	x0, [x0]
  44c4dc:	str	x0, [sp, #24]
  44c4e0:	b	44c4f4 <ferror@plt+0x49b84>
  44c4e4:	ldr	x0, [sp, #8]
  44c4e8:	ldr	x0, [x0, #136]
  44c4ec:	ldr	x0, [x0, #40]
  44c4f0:	str	x0, [sp, #24]
  44c4f4:	ldr	x0, [sp, #24]
  44c4f8:	cmp	x0, #0x0
  44c4fc:	b.eq	44c534 <ferror@plt+0x49bc4>  // b.none
  44c500:	ldr	x0, [sp, #24]
  44c504:	ldr	x0, [x0, #24]
  44c508:	cmp	x0, #0x0
  44c50c:	b.eq	44c534 <ferror@plt+0x49bc4>  // b.none
  44c510:	ldr	x0, [sp, #24]
  44c514:	ldr	x0, [x0, #24]
  44c518:	ldrb	w0, [x0, #19]
  44c51c:	and	w0, w0, #0x10
  44c520:	and	w0, w0, #0xff
  44c524:	cmp	w0, #0x0
  44c528:	b.eq	44c534 <ferror@plt+0x49bc4>  // b.none
  44c52c:	mov	w0, #0x1                   	// #1
  44c530:	b	44c538 <ferror@plt+0x49bc8>
  44c534:	mov	w0, #0x0                   	// #0
  44c538:	add	sp, sp, #0x20
  44c53c:	ret
  44c540:	stp	x29, x30, [sp, #-32]!
  44c544:	mov	x29, sp
  44c548:	str	x0, [sp, #24]
  44c54c:	ldr	x0, [sp, #24]
  44c550:	ldr	x0, [x0]
  44c554:	ldrb	w1, [x0, #105]
  44c558:	orr	w1, w1, #0x4
  44c55c:	strb	w1, [x0, #105]
  44c560:	ldr	x0, [sp, #24]
  44c564:	ldrb	w0, [x0, #27]
  44c568:	add	w0, w0, #0x1
  44c56c:	and	w1, w0, #0xff
  44c570:	ldr	x0, [sp, #24]
  44c574:	strb	w1, [x0, #27]
  44c578:	ldr	x0, [sp, #24]
  44c57c:	ldrb	w0, [x0, #24]
  44c580:	add	w0, w0, #0x1
  44c584:	and	w1, w0, #0xff
  44c588:	ldr	x0, [sp, #24]
  44c58c:	strb	w1, [x0, #24]
  44c590:	ldr	x0, [sp, #24]
  44c594:	ldrb	w0, [x0, #1160]
  44c598:	cmp	w0, #0x0
  44c59c:	b.eq	44c5b8 <ferror@plt+0x49c48>  // b.none
  44c5a0:	ldr	x0, [sp, #24]
  44c5a4:	bl	451158 <ferror@plt+0x4e7e8>
  44c5a8:	and	w0, w0, #0xff
  44c5ac:	cmp	w0, #0x0
  44c5b0:	b.eq	44c5dc <ferror@plt+0x49c6c>  // b.none
  44c5b4:	b	44c5a0 <ferror@plt+0x49c30>
  44c5b8:	ldr	x0, [sp, #24]
  44c5bc:	bl	44c468 <ferror@plt+0x49af8>
  44c5c0:	ldrb	w0, [x0, #4]
  44c5c4:	cmp	w0, #0x16
  44c5c8:	cset	w0, ne  // ne = any
  44c5cc:	and	w0, w0, #0xff
  44c5d0:	cmp	w0, #0x0
  44c5d4:	b.eq	44c5dc <ferror@plt+0x49c6c>  // b.none
  44c5d8:	b	44c5b8 <ferror@plt+0x49c48>
  44c5dc:	ldr	x0, [sp, #24]
  44c5e0:	ldrb	w0, [x0, #27]
  44c5e4:	sub	w0, w0, #0x1
  44c5e8:	and	w1, w0, #0xff
  44c5ec:	ldr	x0, [sp, #24]
  44c5f0:	strb	w1, [x0, #27]
  44c5f4:	ldr	x0, [sp, #24]
  44c5f8:	ldrb	w0, [x0, #24]
  44c5fc:	sub	w0, w0, #0x1
  44c600:	and	w1, w0, #0xff
  44c604:	ldr	x0, [sp, #24]
  44c608:	strb	w1, [x0, #24]
  44c60c:	nop
  44c610:	ldp	x29, x30, [sp], #32
  44c614:	ret
  44c618:	sub	sp, sp, #0x10
  44c61c:	str	x0, [sp, #8]
  44c620:	str	w1, [sp, #4]
  44c624:	ldr	x0, [sp, #8]
  44c628:	ldr	w1, [x0, #496]
  44c62c:	ldr	w0, [sp, #4]
  44c630:	add	w1, w1, w0
  44c634:	ldr	x0, [sp, #8]
  44c638:	str	w1, [x0, #496]
  44c63c:	ldr	w0, [sp, #4]
  44c640:	sub	w1, w0, #0x1
  44c644:	str	w1, [sp, #4]
  44c648:	cmp	w0, #0x0
  44c64c:	cset	w0, ne  // ne = any
  44c650:	and	w0, w0, #0xff
  44c654:	cmp	w0, #0x0
  44c658:	b.eq	44c6cc <ferror@plt+0x49d5c>  // b.none
  44c65c:	ldr	x0, [sp, #8]
  44c660:	ldr	x0, [x0, #448]
  44c664:	sub	x1, x0, #0x18
  44c668:	ldr	x0, [sp, #8]
  44c66c:	str	x1, [x0, #448]
  44c670:	ldr	x0, [sp, #8]
  44c674:	ldr	x1, [x0, #448]
  44c678:	ldr	x0, [sp, #8]
  44c67c:	ldr	x0, [x0, #488]
  44c680:	ldr	x0, [x0, #16]
  44c684:	cmp	x1, x0
  44c688:	b.ne	44c63c <ferror@plt+0x49ccc>  // b.any
  44c68c:	ldr	x0, [sp, #8]
  44c690:	ldr	x0, [x0, #488]
  44c694:	ldr	x0, [x0, #8]
  44c698:	cmp	x0, #0x0
  44c69c:	b.eq	44c63c <ferror@plt+0x49ccc>  // b.none
  44c6a0:	ldr	x0, [sp, #8]
  44c6a4:	ldr	x0, [x0, #488]
  44c6a8:	ldr	x1, [x0, #8]
  44c6ac:	ldr	x0, [sp, #8]
  44c6b0:	str	x1, [x0, #488]
  44c6b4:	ldr	x0, [sp, #8]
  44c6b8:	ldr	x0, [x0, #488]
  44c6bc:	ldr	x1, [x0, #24]
  44c6c0:	ldr	x0, [sp, #8]
  44c6c4:	str	x1, [x0, #448]
  44c6c8:	b	44c63c <ferror@plt+0x49ccc>
  44c6cc:	nop
  44c6d0:	add	sp, sp, #0x10
  44c6d4:	ret
  44c6d8:	stp	x29, x30, [sp, #-48]!
  44c6dc:	mov	x29, sp
  44c6e0:	str	x0, [sp, #24]
  44c6e4:	str	w1, [sp, #20]
  44c6e8:	ldr	x0, [sp, #24]
  44c6ec:	ldr	x0, [x0, #136]
  44c6f0:	ldr	x0, [x0, #8]
  44c6f4:	cmp	x0, #0x0
  44c6f8:	b.ne	44c70c <ferror@plt+0x49d9c>  // b.any
  44c6fc:	ldr	w1, [sp, #20]
  44c700:	ldr	x0, [sp, #24]
  44c704:	bl	44c618 <ferror@plt+0x49ca8>
  44c708:	b	44c81c <ferror@plt+0x49eac>
  44c70c:	ldr	w0, [sp, #20]
  44c710:	cmp	w0, #0x1
  44c714:	b.eq	44c730 <ferror@plt+0x49dc0>  // b.none
  44c718:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44c71c:	add	x2, x0, #0x600
  44c720:	mov	w1, #0xb8f                 	// #2959
  44c724:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44c728:	add	x0, x0, #0x200
  44c72c:	bl	4099a4 <ferror@plt+0x7034>
  44c730:	ldr	x0, [sp, #24]
  44c734:	ldr	x0, [x0, #136]
  44c738:	ldr	w0, [x0, #48]
  44c73c:	cmp	w0, #0x1
  44c740:	b.ne	44c75c <ferror@plt+0x49dec>  // b.any
  44c744:	ldr	x0, [sp, #24]
  44c748:	ldr	x0, [x0, #136]
  44c74c:	ldr	x1, [x0, #16]
  44c750:	sub	x1, x1, #0x18
  44c754:	str	x1, [x0, #16]
  44c758:	b	44c81c <ferror@plt+0x49eac>
  44c75c:	ldr	x0, [sp, #24]
  44c760:	ldr	x0, [x0, #136]
  44c764:	ldr	w0, [x0, #48]
  44c768:	cmp	w0, #0x0
  44c76c:	b.ne	44c788 <ferror@plt+0x49e18>  // b.any
  44c770:	ldr	x0, [sp, #24]
  44c774:	ldr	x0, [x0, #136]
  44c778:	ldr	x1, [x0, #16]
  44c77c:	sub	x1, x1, #0x8
  44c780:	str	x1, [x0, #16]
  44c784:	b	44c81c <ferror@plt+0x49eac>
  44c788:	ldr	x0, [sp, #24]
  44c78c:	ldr	x0, [x0, #136]
  44c790:	ldr	w0, [x0, #48]
  44c794:	cmp	w0, #0x2
  44c798:	b.ne	44c804 <ferror@plt+0x49e94>  // b.any
  44c79c:	ldr	x0, [sp, #24]
  44c7a0:	ldr	x0, [x0, #136]
  44c7a4:	ldr	x1, [x0, #16]
  44c7a8:	sub	x1, x1, #0x8
  44c7ac:	str	x1, [x0, #16]
  44c7b0:	ldr	x0, [sp, #24]
  44c7b4:	ldr	x0, [x0, #136]
  44c7b8:	ldr	x0, [x0, #40]
  44c7bc:	cmp	x0, #0x0
  44c7c0:	b.eq	44c7ec <ferror@plt+0x49e7c>  // b.none
  44c7c4:	ldr	x0, [sp, #24]
  44c7c8:	ldr	x0, [x0, #136]
  44c7cc:	ldr	x0, [x0, #40]
  44c7d0:	str	x0, [sp, #40]
  44c7d4:	ldr	x0, [sp, #40]
  44c7d8:	ldr	x0, [x0, #16]
  44c7dc:	sub	x1, x0, #0x4
  44c7e0:	ldr	x0, [sp, #40]
  44c7e4:	str	x1, [x0, #16]
  44c7e8:	b	44c81c <ferror@plt+0x49eac>
  44c7ec:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44c7f0:	add	x2, x0, #0x600
  44c7f4:	mov	w1, #0xb9e                 	// #2974
  44c7f8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44c7fc:	add	x0, x0, #0x200
  44c800:	bl	4099a4 <ferror@plt+0x7034>
  44c804:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44c808:	add	x2, x0, #0x600
  44c80c:	mov	w1, #0xba1                 	// #2977
  44c810:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44c814:	add	x0, x0, #0x200
  44c818:	bl	4099a4 <ferror@plt+0x7034>
  44c81c:	ldp	x29, x30, [sp], #48
  44c820:	ret
  44c824:	stp	x29, x30, [sp, #-64]!
  44c828:	mov	x29, sp
  44c82c:	str	x0, [sp, #40]
  44c830:	str	x1, [sp, #32]
  44c834:	str	x2, [sp, #24]
  44c838:	ldr	x0, [sp, #32]
  44c83c:	ldrh	w0, [x0, #18]
  44c840:	ubfx	x0, x0, #2, #8
  44c844:	and	w0, w0, #0xff
  44c848:	and	w0, w0, #0x8
  44c84c:	cmp	w0, #0x0
  44c850:	b.eq	44c85c <ferror@plt+0x49eec>  // b.none
  44c854:	mov	w0, #0x1                   	// #1
  44c858:	b	44cabc <ferror@plt+0x4a14c>
  44c85c:	ldr	x0, [sp, #32]
  44c860:	bl	430644 <ferror@plt+0x2dcd4>
  44c864:	and	w0, w0, #0xff
  44c868:	cmp	w0, #0x0
  44c86c:	b.eq	44c888 <ferror@plt+0x49f18>  // b.none
  44c870:	ldr	x0, [sp, #40]
  44c874:	ldrb	w0, [x0, #1143]
  44c878:	cmp	w0, #0x0
  44c87c:	cset	w0, ne  // ne = any
  44c880:	and	w0, w0, #0xff
  44c884:	b	44cabc <ferror@plt+0x4a14c>
  44c888:	ldr	x0, [sp, #32]
  44c88c:	ldrh	w0, [x0, #18]
  44c890:	ubfx	x0, x0, #2, #8
  44c894:	and	w0, w0, #0xff
  44c898:	and	w0, w0, #0x40
  44c89c:	cmp	w0, #0x0
  44c8a0:	b.eq	44c8ac <ferror@plt+0x49f3c>  // b.none
  44c8a4:	mov	w0, #0x0                   	// #0
  44c8a8:	b	44cabc <ferror@plt+0x4a14c>
  44c8ac:	ldr	x0, [sp, #32]
  44c8b0:	ldr	x0, [x0, #24]
  44c8b4:	str	x0, [sp, #48]
  44c8b8:	ldr	x0, [sp, #48]
  44c8bc:	ldrb	w0, [x0, #18]
  44c8c0:	cmp	w0, #0x0
  44c8c4:	b.eq	44c8f4 <ferror@plt+0x49f84>  // b.none
  44c8c8:	ldr	x0, [sp, #40]
  44c8cc:	ldr	x3, [x0, #1048]
  44c8d0:	ldr	x0, [sp, #48]
  44c8d4:	ldrb	w0, [x0, #18]
  44c8d8:	sub	w0, w0, #0x1
  44c8dc:	mov	w2, w0
  44c8e0:	ldr	x1, [sp, #48]
  44c8e4:	ldr	x0, [sp, #40]
  44c8e8:	blr	x3
  44c8ec:	ldr	x0, [sp, #48]
  44c8f0:	strb	wzr, [x0, #18]
  44c8f4:	ldr	x0, [sp, #48]
  44c8f8:	ldrh	w1, [x0, #16]
  44c8fc:	ldr	x0, [sp, #24]
  44c900:	ldrh	w0, [x0, #16]
  44c904:	cmp	w1, w0
  44c908:	b.ne	44c95c <ferror@plt+0x49fec>  // b.any
  44c90c:	ldr	x0, [sp, #48]
  44c910:	ldrb	w0, [x0, #19]
  44c914:	ubfx	x0, x0, #2, #1
  44c918:	and	w1, w0, #0xff
  44c91c:	ldr	x0, [sp, #24]
  44c920:	ldrb	w0, [x0, #19]
  44c924:	ubfx	x0, x0, #2, #1
  44c928:	and	w0, w0, #0xff
  44c92c:	cmp	w1, w0
  44c930:	b.ne	44c95c <ferror@plt+0x49fec>  // b.any
  44c934:	ldr	x0, [sp, #48]
  44c938:	ldrb	w0, [x0, #19]
  44c93c:	ubfx	x0, x0, #3, #1
  44c940:	and	w1, w0, #0xff
  44c944:	ldr	x0, [sp, #24]
  44c948:	ldrb	w0, [x0, #19]
  44c94c:	ubfx	x0, x0, #3, #1
  44c950:	and	w0, w0, #0xff
  44c954:	cmp	w1, w0
  44c958:	b.eq	44c964 <ferror@plt+0x49ff4>  // b.none
  44c95c:	mov	w0, #0x1                   	// #1
  44c960:	b	44cabc <ferror@plt+0x4a14c>
  44c964:	ldr	x0, [sp, #48]
  44c968:	ldrh	w0, [x0, #16]
  44c96c:	str	w0, [sp, #60]
  44c970:	ldr	w0, [sp, #60]
  44c974:	sub	w1, w0, #0x1
  44c978:	str	w1, [sp, #60]
  44c97c:	cmp	w0, #0x0
  44c980:	cset	w0, ne  // ne = any
  44c984:	and	w0, w0, #0xff
  44c988:	cmp	w0, #0x0
  44c98c:	b.eq	44c9d0 <ferror@plt+0x4a060>  // b.none
  44c990:	ldr	x0, [sp, #48]
  44c994:	ldr	x1, [x0]
  44c998:	ldr	w0, [sp, #60]
  44c99c:	lsl	x0, x0, #3
  44c9a0:	add	x0, x1, x0
  44c9a4:	ldr	x1, [x0]
  44c9a8:	ldr	x0, [sp, #24]
  44c9ac:	ldr	x2, [x0]
  44c9b0:	ldr	w0, [sp, #60]
  44c9b4:	lsl	x0, x0, #3
  44c9b8:	add	x0, x2, x0
  44c9bc:	ldr	x0, [x0]
  44c9c0:	cmp	x1, x0
  44c9c4:	b.eq	44c970 <ferror@plt+0x4a000>  // b.none
  44c9c8:	mov	w0, #0x1                   	// #1
  44c9cc:	b	44cabc <ferror@plt+0x4a14c>
  44c9d0:	ldr	x0, [sp, #48]
  44c9d4:	ldrb	w0, [x0, #19]
  44c9d8:	and	w0, w0, #0x3
  44c9dc:	and	w0, w0, #0xff
  44c9e0:	cmp	w0, #0x2
  44c9e4:	b.ne	44c9fc <ferror@plt+0x4a08c>  // b.any
  44c9e8:	ldr	x1, [sp, #24]
  44c9ec:	ldr	x0, [sp, #48]
  44c9f0:	bl	453350 <ferror@plt+0x509e0>
  44c9f4:	and	w0, w0, #0xff
  44c9f8:	b	44cabc <ferror@plt+0x4a14c>
  44c9fc:	ldr	x0, [sp, #48]
  44ca00:	ldr	w1, [x0, #12]
  44ca04:	ldr	x0, [sp, #24]
  44ca08:	ldr	w0, [x0, #12]
  44ca0c:	cmp	w1, w0
  44ca10:	b.eq	44ca1c <ferror@plt+0x4a0ac>  // b.none
  44ca14:	mov	w0, #0x1                   	// #1
  44ca18:	b	44cabc <ferror@plt+0x4a14c>
  44ca1c:	ldr	x0, [sp, #48]
  44ca20:	ldr	w0, [x0, #12]
  44ca24:	str	w0, [sp, #56]
  44ca28:	ldr	w0, [sp, #56]
  44ca2c:	sub	w1, w0, #0x1
  44ca30:	str	w1, [sp, #56]
  44ca34:	cmp	w0, #0x0
  44ca38:	cset	w0, ne  // ne = any
  44ca3c:	and	w0, w0, #0xff
  44ca40:	cmp	w0, #0x0
  44ca44:	b.eq	44cab8 <ferror@plt+0x4a148>  // b.none
  44ca48:	ldr	w1, [sp, #56]
  44ca4c:	mov	x0, x1
  44ca50:	lsl	x0, x0, #1
  44ca54:	add	x0, x0, x1
  44ca58:	lsl	x0, x0, #3
  44ca5c:	add	x0, x0, #0x10
  44ca60:	ldr	x1, [sp, #48]
  44ca64:	add	x0, x1, x0
  44ca68:	add	x2, x0, #0x8
  44ca6c:	ldr	w1, [sp, #56]
  44ca70:	mov	x0, x1
  44ca74:	lsl	x0, x0, #1
  44ca78:	add	x0, x0, x1
  44ca7c:	lsl	x0, x0, #3
  44ca80:	add	x0, x0, #0x10
  44ca84:	ldr	x1, [sp, #24]
  44ca88:	add	x0, x1, x0
  44ca8c:	add	x0, x0, #0x8
  44ca90:	mov	x1, x0
  44ca94:	mov	x0, x2
  44ca98:	bl	44214c <ferror@plt+0x3f7dc>
  44ca9c:	cmp	w0, #0x0
  44caa0:	cset	w0, eq  // eq = none
  44caa4:	and	w0, w0, #0xff
  44caa8:	cmp	w0, #0x0
  44caac:	b.eq	44ca28 <ferror@plt+0x4a0b8>  // b.none
  44cab0:	mov	w0, #0x1                   	// #1
  44cab4:	b	44cabc <ferror@plt+0x4a14c>
  44cab8:	mov	w0, #0x0                   	// #0
  44cabc:	ldp	x29, x30, [sp], #64
  44cac0:	ret
  44cac4:	sub	sp, sp, #0x10
  44cac8:	str	x0, [sp, #8]
  44cacc:	ldr	x0, [sp, #8]
  44cad0:	ldrb	w1, [x0, #18]
  44cad4:	and	w1, w1, #0xfffffffc
  44cad8:	strb	w1, [x0, #18]
  44cadc:	ldr	x0, [sp, #8]
  44cae0:	str	xzr, [x0, #24]
  44cae4:	ldr	x0, [sp, #8]
  44cae8:	ldrh	w0, [x0, #18]
  44caec:	ubfx	x0, x0, #2, #8
  44caf0:	and	w0, w0, #0xff
  44caf4:	and	w0, w0, #0xffffffcf
  44caf8:	and	w2, w0, #0xff
  44cafc:	ldr	x1, [sp, #8]
  44cb00:	ldrh	w0, [x1, #18]
  44cb04:	bfi	w0, w2, #2, #8
  44cb08:	strh	w0, [x1, #18]
  44cb0c:	nop
  44cb10:	add	sp, sp, #0x10
  44cb14:	ret
  44cb18:	stp	x29, x30, [sp, #-80]!
  44cb1c:	mov	x29, sp
  44cb20:	str	x0, [sp, #40]
  44cb24:	str	w1, [sp, #36]
  44cb28:	str	x2, [sp, #24]
  44cb2c:	str	x3, [sp, #16]
  44cb30:	ldr	x0, [sp, #24]
  44cb34:	ldrb	w0, [x0, #18]
  44cb38:	and	w0, w0, #0x3
  44cb3c:	and	w0, w0, #0xff
  44cb40:	cmp	w0, #0x1
  44cb44:	b.ne	44cb70 <ferror@plt+0x4a200>  // b.any
  44cb48:	ldr	x0, [sp, #24]
  44cb4c:	ldr	x0, [x0]
  44cb50:	mov	x3, x0
  44cb54:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44cb58:	add	x2, x0, #0x618
  44cb5c:	mov	w1, #0x3                   	// #3
  44cb60:	ldr	x0, [sp, #40]
  44cb64:	bl	43086c <ferror@plt+0x2defc>
  44cb68:	mov	w0, #0x0                   	// #0
  44cb6c:	b	44ccc4 <ferror@plt+0x4a354>
  44cb70:	ldr	w0, [sp, #36]
  44cb74:	add	w1, w0, #0x1
  44cb78:	mov	w0, w1
  44cb7c:	lsl	w0, w0, #1
  44cb80:	add	w0, w0, w1
  44cb84:	lsl	w0, w0, #3
  44cb88:	str	w0, [sp, #76]
  44cb8c:	ldr	x0, [sp, #40]
  44cb90:	ldr	w0, [x0, #512]
  44cb94:	ldr	w1, [sp, #76]
  44cb98:	cmp	w1, w0
  44cb9c:	b.ls	44cbc8 <ferror@plt+0x4a258>  // b.plast
  44cba0:	ldr	x0, [sp, #40]
  44cba4:	ldr	x0, [x0, #504]
  44cba8:	ldr	w1, [sp, #76]
  44cbac:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44cbb0:	mov	x1, x0
  44cbb4:	ldr	x0, [sp, #40]
  44cbb8:	str	x1, [x0, #504]
  44cbbc:	ldr	x0, [sp, #40]
  44cbc0:	ldr	w1, [sp, #76]
  44cbc4:	str	w1, [x0, #512]
  44cbc8:	ldr	x0, [sp, #40]
  44cbcc:	ldr	x0, [x0, #504]
  44cbd0:	str	x0, [sp, #64]
  44cbd4:	ldr	w1, [sp, #36]
  44cbd8:	mov	x0, x1
  44cbdc:	lsl	x0, x0, #1
  44cbe0:	add	x0, x0, x1
  44cbe4:	lsl	x0, x0, #3
  44cbe8:	mov	x1, x0
  44cbec:	ldr	x0, [sp, #64]
  44cbf0:	add	x0, x0, x1
  44cbf4:	ldr	x1, [sp, #24]
  44cbf8:	str	x1, [x0]
  44cbfc:	ldr	w1, [sp, #36]
  44cc00:	mov	x0, x1
  44cc04:	lsl	x0, x0, #1
  44cc08:	add	x0, x0, x1
  44cc0c:	lsl	x0, x0, #3
  44cc10:	mov	x1, x0
  44cc14:	ldr	x0, [sp, #64]
  44cc18:	add	x0, x0, x1
  44cc1c:	ldr	x1, [sp, #24]
  44cc20:	ldr	x1, [x1, #24]
  44cc24:	str	x1, [x0, #8]
  44cc28:	ldr	x0, [sp, #24]
  44cc2c:	ldrb	w0, [x0, #18]
  44cc30:	ubfx	x0, x0, #0, #2
  44cc34:	and	w2, w0, #0xff
  44cc38:	ldr	w1, [sp, #36]
  44cc3c:	mov	x0, x1
  44cc40:	lsl	x0, x0, #1
  44cc44:	add	x0, x0, x1
  44cc48:	lsl	x0, x0, #3
  44cc4c:	mov	x1, x0
  44cc50:	ldr	x0, [sp, #64]
  44cc54:	add	x0, x0, x1
  44cc58:	mov	w1, w2
  44cc5c:	str	w1, [x0, #16]
  44cc60:	ldr	w0, [sp, #36]
  44cc64:	lsl	x0, x0, #3
  44cc68:	mov	x2, #0x8                   	// #8
  44cc6c:	mov	x1, x0
  44cc70:	ldr	x0, [sp, #40]
  44cc74:	bl	447b94 <ferror@plt+0x45224>
  44cc78:	str	x0, [sp, #56]
  44cc7c:	ldr	w0, [sp, #36]
  44cc80:	lsl	x0, x0, #3
  44cc84:	ldr	x1, [sp, #56]
  44cc88:	add	x0, x1, x0
  44cc8c:	ldr	x1, [sp, #16]
  44cc90:	str	x1, [x0]
  44cc94:	ldr	x1, [sp, #24]
  44cc98:	ldrb	w0, [x1, #18]
  44cc9c:	mov	w2, #0x1                   	// #1
  44cca0:	bfxil	w0, w2, #0, #2
  44cca4:	strb	w0, [x1, #18]
  44cca8:	ldr	w0, [sp, #36]
  44ccac:	and	w0, w0, #0xffff
  44ccb0:	add	w0, w0, #0x1
  44ccb4:	and	w1, w0, #0xffff
  44ccb8:	ldr	x0, [sp, #24]
  44ccbc:	strh	w1, [x0, #24]
  44ccc0:	mov	w0, #0x1                   	// #1
  44ccc4:	ldp	x29, x30, [sp], #80
  44ccc8:	ret
  44cccc:	sub	sp, sp, #0x20
  44ccd0:	str	x0, [sp, #8]
  44ccd4:	str	w1, [sp, #4]
  44ccd8:	ldr	w0, [sp, #4]
  44ccdc:	sub	w1, w0, #0x1
  44cce0:	str	w1, [sp, #4]
  44cce4:	cmp	w0, #0x0
  44cce8:	cset	w0, ne  // ne = any
  44ccec:	and	w0, w0, #0xff
  44ccf0:	cmp	w0, #0x0
  44ccf4:	b.eq	44cd5c <ferror@plt+0x4a3ec>  // b.none
  44ccf8:	ldr	x0, [sp, #8]
  44ccfc:	ldr	x2, [x0, #504]
  44cd00:	ldr	w1, [sp, #4]
  44cd04:	mov	x0, x1
  44cd08:	lsl	x0, x0, #1
  44cd0c:	add	x0, x0, x1
  44cd10:	lsl	x0, x0, #3
  44cd14:	add	x0, x2, x0
  44cd18:	str	x0, [sp, #24]
  44cd1c:	ldr	x0, [sp, #24]
  44cd20:	ldr	x0, [x0]
  44cd24:	str	x0, [sp, #16]
  44cd28:	ldr	x0, [sp, #24]
  44cd2c:	ldr	w0, [x0, #16]
  44cd30:	and	w0, w0, #0x3
  44cd34:	and	w2, w0, #0xff
  44cd38:	ldr	x1, [sp, #16]
  44cd3c:	ldrb	w0, [x1, #18]
  44cd40:	bfxil	w0, w2, #0, #2
  44cd44:	strb	w0, [x1, #18]
  44cd48:	ldr	x0, [sp, #16]
  44cd4c:	ldr	x1, [sp, #24]
  44cd50:	ldr	x1, [x1, #8]
  44cd54:	str	x1, [x0, #24]
  44cd58:	b	44ccd8 <ferror@plt+0x4a368>
  44cd5c:	nop
  44cd60:	add	sp, sp, #0x20
  44cd64:	ret
  44cd68:	stp	x29, x30, [sp, #-128]!
  44cd6c:	mov	x29, sp
  44cd70:	str	x0, [sp, #40]
  44cd74:	str	x1, [sp, #32]
  44cd78:	str	x2, [sp, #24]
  44cd7c:	str	wzr, [sp, #124]
  44cd80:	strb	wzr, [sp, #123]
  44cd84:	strb	wzr, [sp, #122]
  44cd88:	ldr	x0, [sp, #40]
  44cd8c:	bl	43ffb4 <ferror@plt+0x3d644>
  44cd90:	str	x0, [sp, #96]
  44cd94:	ldr	x0, [sp, #96]
  44cd98:	ldrb	w0, [x0, #4]
  44cd9c:	cmp	w0, #0x4f
  44cda0:	b.eq	44cde0 <ferror@plt+0x4a470>  // b.none
  44cda4:	cmp	w0, #0x4f
  44cda8:	b.gt	44ce0c <ferror@plt+0x4a49c>
  44cdac:	cmp	w0, #0x35
  44cdb0:	b.eq	44ceb0 <ferror@plt+0x4a540>  // b.none
  44cdb4:	cmp	w0, #0x35
  44cdb8:	b.gt	44ce0c <ferror@plt+0x4a49c>
  44cdbc:	cmp	w0, #0x2c
  44cdc0:	b.eq	44cf7c <ferror@plt+0x4a60c>  // b.none
  44cdc4:	cmp	w0, #0x2c
  44cdc8:	b.gt	44ce0c <ferror@plt+0x4a49c>
  44cdcc:	cmp	w0, #0x13
  44cdd0:	b.eq	44cf50 <ferror@plt+0x4a5e0>  // b.none
  44cdd4:	cmp	w0, #0x15
  44cdd8:	b.eq	44cf1c <ferror@plt+0x4a5ac>  // b.none
  44cddc:	b	44ce0c <ferror@plt+0x4a49c>
  44cde0:	ldr	x0, [sp, #40]
  44cde4:	ldrb	w0, [x0, #1124]
  44cde8:	cmp	w0, #0x0
  44cdec:	b.eq	44d0e0 <ferror@plt+0x4a770>  // b.none
  44cdf0:	nop
  44cdf4:	b	44ce0c <ferror@plt+0x4a49c>
  44cdf8:	nop
  44cdfc:	b	44ce0c <ferror@plt+0x4a49c>
  44ce00:	nop
  44ce04:	b	44ce0c <ferror@plt+0x4a49c>
  44ce08:	nop
  44ce0c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44ce10:	add	x1, x0, #0x708
  44ce14:	add	x0, sp, #0x38
  44ce18:	ldp	x2, x3, [x1]
  44ce1c:	stp	x2, x3, [x0]
  44ce20:	ldp	x2, x3, [x1, #16]
  44ce24:	stp	x2, x3, [x0, #16]
  44ce28:	ldr	x1, [x1, #32]
  44ce2c:	str	x1, [x0, #32]
  44ce30:	ldrb	w0, [sp, #122]
  44ce34:	str	w0, [sp, #116]
  44ce38:	str	xzr, [sp, #104]
  44ce3c:	ldr	x0, [sp, #24]
  44ce40:	ldrb	w0, [x0]
  44ce44:	cmp	w0, #0x0
  44ce48:	b.eq	44ce58 <ferror@plt+0x4a4e8>  // b.none
  44ce4c:	mov	w0, #0x4                   	// #4
  44ce50:	str	w0, [sp, #116]
  44ce54:	b	44ce88 <ferror@plt+0x4a518>
  44ce58:	ldr	x0, [sp, #96]
  44ce5c:	ldrb	w0, [x0, #4]
  44ce60:	cmp	w0, #0x16
  44ce64:	b.ne	44ce78 <ferror@plt+0x4a508>  // b.any
  44ce68:	ldr	w0, [sp, #116]
  44ce6c:	add	w0, w0, #0x2
  44ce70:	str	w0, [sp, #116]
  44ce74:	b	44ce88 <ferror@plt+0x4a518>
  44ce78:	ldr	x1, [sp, #96]
  44ce7c:	ldr	x0, [sp, #40]
  44ce80:	bl	441e60 <ferror@plt+0x3f4f0>
  44ce84:	str	x0, [sp, #104]
  44ce88:	ldr	w0, [sp, #116]
  44ce8c:	lsl	x0, x0, #3
  44ce90:	add	x1, sp, #0x38
  44ce94:	ldr	x0, [x1, x0]
  44ce98:	ldr	x3, [sp, #104]
  44ce9c:	mov	x2, x0
  44cea0:	mov	w1, #0x3                   	// #3
  44cea4:	ldr	x0, [sp, #40]
  44cea8:	bl	43086c <ferror@plt+0x2defc>
  44ceac:	b	44d0f4 <ferror@plt+0x4a784>
  44ceb0:	ldrb	w0, [sp, #122]
  44ceb4:	cmp	w0, #0x0
  44ceb8:	b.ne	44cdf8 <ferror@plt+0x4a488>  // b.any
  44cebc:	ldr	x0, [sp, #24]
  44cec0:	ldrb	w0, [x0]
  44cec4:	cmp	w0, #0x0
  44cec8:	b.ne	44cdf8 <ferror@plt+0x4a488>  // b.any
  44cecc:	mov	w0, #0x1                   	// #1
  44ced0:	strb	w0, [sp, #122]
  44ced4:	ldr	x0, [sp, #96]
  44ced8:	ldr	x1, [x0, #8]
  44cedc:	ldr	x0, [sp, #96]
  44cee0:	ldr	x0, [x0, #16]
  44cee4:	mov	x3, x0
  44cee8:	mov	x2, x1
  44ceec:	ldr	w1, [sp, #124]
  44cef0:	ldr	x0, [sp, #40]
  44cef4:	bl	44cb18 <ferror@plt+0x4a1a8>
  44cef8:	and	w0, w0, #0xff
  44cefc:	eor	w0, w0, #0x1
  44cf00:	and	w0, w0, #0xff
  44cf04:	cmp	w0, #0x0
  44cf08:	b.ne	44d0f0 <ferror@plt+0x4a780>  // b.any
  44cf0c:	ldr	w0, [sp, #124]
  44cf10:	add	w0, w0, #0x1
  44cf14:	str	w0, [sp, #124]
  44cf18:	b	44d0ec <ferror@plt+0x4a77c>
  44cf1c:	ldrb	w0, [sp, #122]
  44cf20:	cmp	w0, #0x0
  44cf24:	b.ne	44cf44 <ferror@plt+0x4a5d4>  // b.any
  44cf28:	ldr	w0, [sp, #124]
  44cf2c:	cmp	w0, #0x0
  44cf30:	b.eq	44cf44 <ferror@plt+0x4a5d4>  // b.none
  44cf34:	ldr	x0, [sp, #24]
  44cf38:	ldrb	w0, [x0]
  44cf3c:	cmp	w0, #0x0
  44cf40:	b.eq	44cf50 <ferror@plt+0x4a5e0>  // b.none
  44cf44:	mov	w0, #0x1                   	// #1
  44cf48:	strb	w0, [sp, #123]
  44cf4c:	b	44d0f4 <ferror@plt+0x4a784>
  44cf50:	ldrb	w0, [sp, #122]
  44cf54:	eor	w0, w0, #0x1
  44cf58:	and	w0, w0, #0xff
  44cf5c:	cmp	w0, #0x0
  44cf60:	b.ne	44ce00 <ferror@plt+0x4a490>  // b.any
  44cf64:	ldr	x0, [sp, #24]
  44cf68:	ldrb	w0, [x0]
  44cf6c:	cmp	w0, #0x0
  44cf70:	b.ne	44ce00 <ferror@plt+0x4a490>  // b.any
  44cf74:	strb	wzr, [sp, #122]
  44cf78:	b	44d0ec <ferror@plt+0x4a77c>
  44cf7c:	ldr	x0, [sp, #24]
  44cf80:	ldrb	w0, [x0]
  44cf84:	cmp	w0, #0x0
  44cf88:	b.ne	44ce08 <ferror@plt+0x4a498>  // b.any
  44cf8c:	ldr	x0, [sp, #24]
  44cf90:	mov	w1, #0x1                   	// #1
  44cf94:	strb	w1, [x0]
  44cf98:	ldrb	w0, [sp, #122]
  44cf9c:	eor	w0, w0, #0x1
  44cfa0:	and	w0, w0, #0xff
  44cfa4:	cmp	w0, #0x0
  44cfa8:	b.eq	44d088 <ferror@plt+0x4a718>  // b.none
  44cfac:	ldr	x0, [sp, #40]
  44cfb0:	ldr	x1, [x0, #1272]
  44cfb4:	ldr	x0, [sp, #40]
  44cfb8:	ldr	x0, [x0, #1272]
  44cfbc:	mov	x3, x0
  44cfc0:	mov	x2, x1
  44cfc4:	ldr	w1, [sp, #124]
  44cfc8:	ldr	x0, [sp, #40]
  44cfcc:	bl	44cb18 <ferror@plt+0x4a1a8>
  44cfd0:	ldr	w0, [sp, #124]
  44cfd4:	add	w0, w0, #0x1
  44cfd8:	str	w0, [sp, #124]
  44cfdc:	ldr	x0, [sp, #40]
  44cfe0:	mov	w1, #0x1                   	// #1
  44cfe4:	strb	w1, [x0, #22]
  44cfe8:	ldr	x0, [sp, #40]
  44cfec:	ldrb	w0, [x0, #1152]
  44cff0:	cmp	w0, #0x0
  44cff4:	b.ne	44d050 <ferror@plt+0x4a6e0>  // b.any
  44cff8:	ldr	x0, [sp, #40]
  44cffc:	ldrb	w0, [x0, #1154]
  44d000:	cmp	w0, #0x0
  44d004:	b.eq	44d050 <ferror@plt+0x4a6e0>  // b.none
  44d008:	ldr	x0, [sp, #40]
  44d00c:	ldrb	w0, [x0, #1142]
  44d010:	cmp	w0, #0x0
  44d014:	b.eq	44d050 <ferror@plt+0x4a6e0>  // b.none
  44d018:	ldr	x0, [sp, #40]
  44d01c:	ldrb	w0, [x0, #1120]
  44d020:	cmp	w0, #0x0
  44d024:	b.eq	44d034 <ferror@plt+0x4a6c4>  // b.none
  44d028:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d02c:	add	x0, x0, #0x638
  44d030:	b	44d03c <ferror@plt+0x4a6cc>
  44d034:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d038:	add	x0, x0, #0x670
  44d03c:	mov	x2, x0
  44d040:	mov	w1, #0xa                   	// #10
  44d044:	ldr	x0, [sp, #40]
  44d048:	bl	4309a4 <ferror@plt+0x2e034>
  44d04c:	b	44d0e8 <ferror@plt+0x4a778>
  44d050:	ldr	x0, [sp, #40]
  44d054:	ldrsb	w0, [x0, #1198]
  44d058:	cmp	w0, #0x0
  44d05c:	b.le	44d0e8 <ferror@plt+0x4a778>
  44d060:	ldr	x0, [sp, #40]
  44d064:	ldrb	w0, [x0, #1120]
  44d068:	cmp	w0, #0x0
  44d06c:	b.ne	44d0e8 <ferror@plt+0x4a778>  // b.any
  44d070:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d074:	add	x2, x0, #0x670
  44d078:	mov	w1, #0x0                   	// #0
  44d07c:	ldr	x0, [sp, #40]
  44d080:	bl	43086c <ferror@plt+0x2defc>
  44d084:	b	44d0e8 <ferror@plt+0x4a778>
  44d088:	ldr	x0, [sp, #40]
  44d08c:	ldrb	w0, [x0, #1154]
  44d090:	cmp	w0, #0x0
  44d094:	b.eq	44d0e8 <ferror@plt+0x4a778>  // b.none
  44d098:	ldr	x0, [sp, #40]
  44d09c:	ldrb	w0, [x0, #1142]
  44d0a0:	cmp	w0, #0x0
  44d0a4:	b.eq	44d0e8 <ferror@plt+0x4a778>  // b.none
  44d0a8:	ldr	x0, [sp, #40]
  44d0ac:	ldrb	w0, [x0, #1120]
  44d0b0:	cmp	w0, #0x0
  44d0b4:	b.eq	44d0c4 <ferror@plt+0x4a754>  // b.none
  44d0b8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d0bc:	add	x0, x0, #0x6a8
  44d0c0:	b	44d0cc <ferror@plt+0x4a75c>
  44d0c4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d0c8:	add	x0, x0, #0x6d8
  44d0cc:	mov	x2, x0
  44d0d0:	mov	w1, #0xa                   	// #10
  44d0d4:	ldr	x0, [sp, #40]
  44d0d8:	bl	4309a4 <ferror@plt+0x2e034>
  44d0dc:	b	44d0e8 <ferror@plt+0x4a778>
  44d0e0:	nop
  44d0e4:	b	44cd88 <ferror@plt+0x4a418>
  44d0e8:	nop
  44d0ec:	b	44cd88 <ferror@plt+0x4a418>
  44d0f0:	nop
  44d0f4:	ldr	x0, [sp, #32]
  44d0f8:	ldr	w1, [sp, #124]
  44d0fc:	str	w1, [x0]
  44d100:	ldrb	w0, [sp, #123]
  44d104:	ldp	x29, x30, [sp], #128
  44d108:	ret
  44d10c:	stp	x29, x30, [sp, #-64]!
  44d110:	mov	x29, sp
  44d114:	str	x0, [sp, #24]
  44d118:	str	x1, [sp, #16]
  44d11c:	ldr	x0, [sp, #16]
  44d120:	ldr	w0, [x0, #12]
  44d124:	mov	w0, w0
  44d128:	add	x1, x0, #0x1
  44d12c:	mov	x0, x1
  44d130:	lsl	x0, x0, #1
  44d134:	add	x0, x0, x1
  44d138:	lsl	x0, x0, #3
  44d13c:	mov	x2, #0x18                  	// #24
  44d140:	mov	x1, x0
  44d144:	ldr	x0, [sp, #24]
  44d148:	bl	447b94 <ferror@plt+0x45224>
  44d14c:	str	x0, [sp, #16]
  44d150:	ldr	x0, [sp, #24]
  44d154:	ldr	x0, [x0, #448]
  44d158:	str	x0, [sp, #56]
  44d15c:	ldr	x0, [sp, #16]
  44d160:	ldr	w0, [x0, #12]
  44d164:	mov	w1, w0
  44d168:	mov	x0, x1
  44d16c:	lsl	x0, x0, #1
  44d170:	add	x0, x0, x1
  44d174:	lsl	x0, x0, #3
  44d178:	add	x0, x0, #0x10
  44d17c:	ldr	x1, [sp, #16]
  44d180:	add	x0, x1, x0
  44d184:	add	x1, x0, #0x8
  44d188:	ldr	x0, [sp, #24]
  44d18c:	str	x1, [x0, #448]
  44d190:	ldr	x0, [sp, #24]
  44d194:	bl	44030c <ferror@plt+0x3d99c>
  44d198:	str	x0, [sp, #48]
  44d19c:	ldr	x0, [sp, #24]
  44d1a0:	ldr	x1, [sp, #56]
  44d1a4:	str	x1, [x0, #448]
  44d1a8:	ldr	x0, [sp, #48]
  44d1ac:	ldrb	w0, [x0, #4]
  44d1b0:	cmp	w0, #0x35
  44d1b4:	b.ne	44d214 <ferror@plt+0x4a8a4>  // b.any
  44d1b8:	ldr	x0, [sp, #48]
  44d1bc:	ldr	x0, [x0, #8]
  44d1c0:	ldrb	w0, [x0, #18]
  44d1c4:	and	w0, w0, #0x3
  44d1c8:	and	w0, w0, #0xff
  44d1cc:	cmp	w0, #0x1
  44d1d0:	b.ne	44d214 <ferror@plt+0x4a8a4>  // b.any
  44d1d4:	ldr	x0, [sp, #48]
  44d1d8:	ldr	x0, [x0, #16]
  44d1dc:	str	x0, [sp, #40]
  44d1e0:	ldr	x0, [sp, #48]
  44d1e4:	mov	w1, #0x50                  	// #80
  44d1e8:	strb	w1, [x0, #4]
  44d1ec:	ldr	x0, [sp, #48]
  44d1f0:	ldr	x0, [x0, #8]
  44d1f4:	ldrh	w0, [x0, #24]
  44d1f8:	mov	w1, w0
  44d1fc:	ldr	x0, [sp, #48]
  44d200:	str	w1, [x0, #8]
  44d204:	ldr	x0, [sp, #48]
  44d208:	ldr	x1, [sp, #40]
  44d20c:	str	x1, [x0, #16]
  44d210:	b	44d26c <ferror@plt+0x4a8fc>
  44d214:	ldr	x0, [sp, #24]
  44d218:	ldrb	w0, [x0, #1138]
  44d21c:	cmp	w0, #0x0
  44d220:	b.eq	44d26c <ferror@plt+0x4a8fc>  // b.none
  44d224:	ldr	x0, [sp, #16]
  44d228:	ldrh	w0, [x0, #16]
  44d22c:	cmp	w0, #0x0
  44d230:	b.eq	44d26c <ferror@plt+0x4a8fc>  // b.none
  44d234:	ldr	x0, [sp, #48]
  44d238:	ldrb	w0, [x0, #4]
  44d23c:	cmp	w0, #0x3e
  44d240:	b.eq	44d254 <ferror@plt+0x4a8e4>  // b.none
  44d244:	ldr	x0, [sp, #48]
  44d248:	ldrb	w0, [x0, #4]
  44d24c:	cmp	w0, #0x38
  44d250:	b.ne	44d26c <ferror@plt+0x4a8fc>  // b.any
  44d254:	ldr	x0, [sp, #48]
  44d258:	add	x0, x0, #0x8
  44d25c:	mov	x2, x0
  44d260:	ldr	x1, [sp, #16]
  44d264:	ldr	x0, [sp, #24]
  44d268:	bl	44e028 <ferror@plt+0x4b6b8>
  44d26c:	ldr	x0, [sp, #16]
  44d270:	ldp	x29, x30, [sp], #64
  44d274:	ret
  44d278:	stp	x29, x30, [sp, #-176]!
  44d27c:	mov	x29, sp
  44d280:	str	x0, [sp, #24]
  44d284:	strb	wzr, [sp, #175]
  44d288:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d28c:	add	x0, x0, #0x730
  44d290:	str	x0, [sp, #112]
  44d294:	str	wzr, [sp, #168]
  44d298:	str	wzr, [sp, #84]
  44d29c:	str	xzr, [sp, #160]
  44d2a0:	strb	wzr, [sp, #83]
  44d2a4:	strb	wzr, [sp, #159]
  44d2a8:	str	xzr, [sp, #144]
  44d2ac:	ldr	x0, [sp, #24]
  44d2b0:	ldr	x0, [x0, #448]
  44d2b4:	str	x0, [sp, #104]
  44d2b8:	ldr	x0, [sp, #24]
  44d2bc:	add	x1, sp, #0x38
  44d2c0:	str	x1, [x0, #448]
  44d2c4:	ldr	x0, [sp, #24]
  44d2c8:	bl	44030c <ferror@plt+0x3d99c>
  44d2cc:	str	x0, [sp, #136]
  44d2d0:	ldr	x0, [sp, #24]
  44d2d4:	ldr	x1, [sp, #104]
  44d2d8:	str	x1, [x0, #448]
  44d2dc:	ldr	x0, [sp, #136]
  44d2e0:	ldrh	w0, [x0, #6]
  44d2e4:	and	w0, w0, #0x1
  44d2e8:	cmp	w0, #0x0
  44d2ec:	b.ne	44d460 <ferror@plt+0x4aaf0>  // b.any
  44d2f0:	ldr	x0, [sp, #136]
  44d2f4:	ldrb	w0, [x0, #4]
  44d2f8:	cmp	w0, #0x14
  44d2fc:	b.ne	44d350 <ferror@plt+0x4a9e0>  // b.any
  44d300:	add	x1, sp, #0x53
  44d304:	add	x0, sp, #0x54
  44d308:	mov	x2, x1
  44d30c:	mov	x1, x0
  44d310:	ldr	x0, [sp, #24]
  44d314:	bl	44cd68 <ferror@plt+0x4a3f8>
  44d318:	and	w0, w0, #0xff
  44d31c:	eor	w0, w0, #0x1
  44d320:	and	w0, w0, #0xff
  44d324:	cmp	w0, #0x0
  44d328:	b.ne	44dac4 <ferror@plt+0x4b154>  // b.any
  44d32c:	ldr	w0, [sp, #84]
  44d330:	mov	w0, w0
  44d334:	lsl	x0, x0, #3
  44d338:	mov	x1, x0
  44d33c:	ldr	x0, [sp, #24]
  44d340:	bl	442eec <ferror@plt+0x4057c>
  44d344:	str	x0, [sp, #160]
  44d348:	str	xzr, [sp, #136]
  44d34c:	b	44d460 <ferror@plt+0x4aaf0>
  44d350:	ldr	x0, [sp, #136]
  44d354:	ldrb	w0, [x0, #4]
  44d358:	cmp	w0, #0x16
  44d35c:	b.eq	44d460 <ferror@plt+0x4aaf0>  // b.none
  44d360:	ldr	x0, [sp, #136]
  44d364:	ldrb	w0, [x0, #4]
  44d368:	cmp	w0, #0x4f
  44d36c:	b.ne	44d380 <ferror@plt+0x4aa10>  // b.any
  44d370:	ldr	x0, [sp, #24]
  44d374:	ldrb	w0, [x0, #1124]
  44d378:	cmp	w0, #0x0
  44d37c:	b.eq	44d460 <ferror@plt+0x4aaf0>  // b.none
  44d380:	ldr	x0, [sp, #24]
  44d384:	ldrb	w0, [x0, #1152]
  44d388:	cmp	w0, #0x0
  44d38c:	b.eq	44d3c8 <ferror@plt+0x4aa58>  // b.none
  44d390:	ldr	x0, [sp, #24]
  44d394:	ldrb	w0, [x0, #1120]
  44d398:	cmp	w0, #0x0
  44d39c:	b.eq	44d3ac <ferror@plt+0x4aa3c>  // b.none
  44d3a0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d3a4:	add	x0, x0, #0x768
  44d3a8:	b	44d3b4 <ferror@plt+0x4aa44>
  44d3ac:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d3b0:	add	x0, x0, #0x7a0
  44d3b4:	mov	x2, x0
  44d3b8:	mov	w1, #0x2                   	// #2
  44d3bc:	ldr	x0, [sp, #24]
  44d3c0:	bl	43086c <ferror@plt+0x2defc>
  44d3c4:	b	44d460 <ferror@plt+0x4aaf0>
  44d3c8:	str	wzr, [sp, #132]
  44d3cc:	ldr	x0, [sp, #136]
  44d3d0:	ldrb	w0, [x0, #4]
  44d3d4:	cmp	w0, #0x43
  44d3d8:	b.eq	44d404 <ferror@plt+0x4aa94>  // b.none
  44d3dc:	cmp	w0, #0x43
  44d3e0:	b.gt	44d440 <ferror@plt+0x4aad0>
  44d3e4:	cmp	w0, #0x3d
  44d3e8:	b.eq	44d410 <ferror@plt+0x4aaa0>  // b.none
  44d3ec:	cmp	w0, #0x3d
  44d3f0:	b.gt	44d440 <ferror@plt+0x4aad0>
  44d3f4:	cmp	w0, #0x34
  44d3f8:	b.eq	44d404 <ferror@plt+0x4aa94>  // b.none
  44d3fc:	cmp	w0, #0x36
  44d400:	b.ne	44d440 <ferror@plt+0x4aad0>  // b.any
  44d404:	mov	w0, #0x2                   	// #2
  44d408:	str	w0, [sp, #132]
  44d40c:	b	44d44c <ferror@plt+0x4aadc>
  44d410:	ldr	x0, [sp, #136]
  44d414:	ldr	x0, [x0, #16]
  44d418:	ldrb	w0, [x0]
  44d41c:	mov	w1, w0
  44d420:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d424:	add	x0, x0, #0x7d8
  44d428:	bl	402760 <strchr@plt>
  44d42c:	cmp	x0, #0x0
  44d430:	b.ne	44d448 <ferror@plt+0x4aad8>  // b.any
  44d434:	mov	w0, #0x2                   	// #2
  44d438:	str	w0, [sp, #132]
  44d43c:	b	44d448 <ferror@plt+0x4aad8>
  44d440:	nop
  44d444:	b	44d44c <ferror@plt+0x4aadc>
  44d448:	nop
  44d44c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d450:	add	x2, x0, #0x7f8
  44d454:	ldr	w1, [sp, #132]
  44d458:	ldr	x0, [sp, #24]
  44d45c:	bl	43086c <ferror@plt+0x2defc>
  44d460:	mov	x2, #0x30                  	// #48
  44d464:	mov	x1, #0x0                   	// #0
  44d468:	ldr	x0, [sp, #24]
  44d46c:	bl	447b94 <ferror@plt+0x45224>
  44d470:	mov	x2, x0
  44d474:	mov	w1, #0x0                   	// #0
  44d478:	ldr	x0, [sp, #24]
  44d47c:	bl	44db10 <ferror@plt+0x4b1a0>
  44d480:	str	x0, [sp, #144]
  44d484:	ldr	x0, [sp, #136]
  44d488:	cmp	x0, #0x0
  44d48c:	b.ne	44d4d4 <ferror@plt+0x4ab64>  // b.any
  44d490:	ldrb	w2, [sp, #83]
  44d494:	ldr	x1, [sp, #144]
  44d498:	ldrb	w0, [x1, #19]
  44d49c:	bfi	w0, w2, #3, #1
  44d4a0:	strb	w0, [x1, #19]
  44d4a4:	ldr	w0, [sp, #84]
  44d4a8:	and	w1, w0, #0xffff
  44d4ac:	ldr	x0, [sp, #144]
  44d4b0:	strh	w1, [x0, #16]
  44d4b4:	ldr	x0, [sp, #144]
  44d4b8:	ldr	x1, [sp, #160]
  44d4bc:	str	x1, [x0]
  44d4c0:	ldr	x0, [sp, #144]
  44d4c4:	ldrb	w1, [x0, #19]
  44d4c8:	orr	w1, w1, #0x4
  44d4cc:	strb	w1, [x0, #19]
  44d4d0:	b	44d510 <ferror@plt+0x4aba0>
  44d4d4:	ldr	x0, [sp, #144]
  44d4d8:	add	x1, x0, #0x18
  44d4dc:	ldr	x0, [sp, #136]
  44d4e0:	mov	x2, x1
  44d4e4:	mov	x3, x0
  44d4e8:	ldp	x0, x1, [x3]
  44d4ec:	stp	x0, x1, [x2]
  44d4f0:	ldr	x0, [x3, #16]
  44d4f4:	str	x0, [x2, #16]
  44d4f8:	ldr	x0, [sp, #144]
  44d4fc:	add	x0, x0, #0x18
  44d500:	str	x0, [sp, #136]
  44d504:	ldr	x0, [sp, #144]
  44d508:	mov	w1, #0x1                   	// #1
  44d50c:	str	w1, [x0, #12]
  44d510:	ldr	x0, [sp, #144]
  44d514:	ldrb	w0, [x0, #19]
  44d518:	and	w0, w0, #0x8
  44d51c:	and	w0, w0, #0xff
  44d520:	cmp	w0, #0x0
  44d524:	cset	w0, ne  // ne = any
  44d528:	and	w1, w0, #0xff
  44d52c:	add	x0, sp, #0x20
  44d530:	mov	w3, #0x1                   	// #1
  44d534:	mov	w2, w1
  44d538:	ldr	x1, [sp, #24]
  44d53c:	bl	44e7d0 <ferror@plt+0x4be60>
  44d540:	ldr	x0, [sp, #136]
  44d544:	cmp	x0, #0x0
  44d548:	b.ne	44d598 <ferror@plt+0x4ac28>  // b.any
  44d54c:	ldr	x1, [sp, #144]
  44d550:	ldr	x0, [sp, #24]
  44d554:	bl	44d10c <ferror@plt+0x4a79c>
  44d558:	str	x0, [sp, #144]
  44d55c:	ldr	x0, [sp, #144]
  44d560:	ldr	w0, [x0, #12]
  44d564:	add	w2, w0, #0x1
  44d568:	ldr	x1, [sp, #144]
  44d56c:	str	w2, [x1, #12]
  44d570:	mov	w1, w0
  44d574:	mov	x0, x1
  44d578:	lsl	x0, x0, #1
  44d57c:	add	x0, x0, x1
  44d580:	lsl	x0, x0, #3
  44d584:	add	x0, x0, #0x10
  44d588:	ldr	x1, [sp, #144]
  44d58c:	add	x0, x1, x0
  44d590:	add	x0, x0, #0x8
  44d594:	str	x0, [sp, #136]
  44d598:	ldr	x0, [sp, #144]
  44d59c:	ldr	w0, [x0, #12]
  44d5a0:	cmp	w0, #0x1
  44d5a4:	b.ls	44d70c <ferror@plt+0x4ad9c>  // b.plast
  44d5a8:	ldr	x0, [sp, #136]
  44d5ac:	sub	x0, x0, #0x18
  44d5b0:	ldrb	w0, [x0, #4]
  44d5b4:	cmp	w0, #0x25
  44d5b8:	b.ne	44d70c <ferror@plt+0x4ad9c>  // b.any
  44d5bc:	ldr	x0, [sp, #144]
  44d5c0:	ldrb	w0, [x0, #19]
  44d5c4:	and	w0, w0, #0x4
  44d5c8:	and	w0, w0, #0xff
  44d5cc:	cmp	w0, #0x0
  44d5d0:	b.eq	44d70c <ferror@plt+0x4ad9c>  // b.none
  44d5d4:	ldr	x0, [sp, #136]
  44d5d8:	ldrb	w0, [x0, #4]
  44d5dc:	cmp	w0, #0x50
  44d5e0:	b.ne	44d6e4 <ferror@plt+0x4ad74>  // b.any
  44d5e4:	ldr	x0, [sp, #136]
  44d5e8:	ldrh	w0, [x0, #6]
  44d5ec:	and	w0, w0, #0x1
  44d5f0:	cmp	w0, #0x0
  44d5f4:	b.eq	44d610 <ferror@plt+0x4aca0>  // b.none
  44d5f8:	ldr	x0, [sp, #136]
  44d5fc:	ldrh	w0, [x0, #6]
  44d600:	orr	w0, w0, #0x200
  44d604:	and	w1, w0, #0xffff
  44d608:	ldr	x0, [sp, #136]
  44d60c:	strh	w1, [x0, #6]
  44d610:	ldr	x0, [sp, #136]
  44d614:	sub	x0, x0, #0x18
  44d618:	ldrh	w0, [x0, #6]
  44d61c:	and	w0, w0, #0x2
  44d620:	cmp	w0, #0x0
  44d624:	b.eq	44d640 <ferror@plt+0x4acd0>  // b.none
  44d628:	ldr	x0, [sp, #136]
  44d62c:	ldrh	w0, [x0, #6]
  44d630:	orr	w0, w0, #0x100
  44d634:	and	w1, w0, #0xffff
  44d638:	ldr	x0, [sp, #136]
  44d63c:	strh	w1, [x0, #6]
  44d640:	ldr	x0, [sp, #136]
  44d644:	ldrh	w0, [x0, #6]
  44d648:	and	w0, w0, #0xfffffffe
  44d64c:	and	w1, w0, #0xffff
  44d650:	ldr	x0, [sp, #136]
  44d654:	strh	w1, [x0, #6]
  44d658:	ldr	x0, [sp, #136]
  44d65c:	ldrh	w0, [x0, #6]
  44d660:	orr	w0, w0, #0x4
  44d664:	and	w1, w0, #0xffff
  44d668:	ldr	x0, [sp, #136]
  44d66c:	strh	w1, [x0, #6]
  44d670:	ldr	x0, [sp, #136]
  44d674:	ldrh	w0, [x0, #6]
  44d678:	sxth	w1, w0
  44d67c:	ldr	x0, [sp, #136]
  44d680:	sub	x0, x0, #0x18
  44d684:	ldrh	w0, [x0, #6]
  44d688:	sxth	w0, w0
  44d68c:	and	w0, w0, #0x1
  44d690:	sxth	w0, w0
  44d694:	orr	w0, w1, w0
  44d698:	sxth	w0, w0
  44d69c:	and	w1, w0, #0xffff
  44d6a0:	ldr	x0, [sp, #136]
  44d6a4:	strh	w1, [x0, #6]
  44d6a8:	ldr	x0, [sp, #136]
  44d6ac:	sub	x1, x0, #0x18
  44d6b0:	ldr	x0, [sp, #136]
  44d6b4:	mov	x2, x1
  44d6b8:	mov	x3, x0
  44d6bc:	ldp	x0, x1, [x3]
  44d6c0:	stp	x0, x1, [x2]
  44d6c4:	ldr	x0, [x3, #16]
  44d6c8:	str	x0, [x2, #16]
  44d6cc:	ldr	x0, [sp, #144]
  44d6d0:	ldr	w0, [x0, #12]
  44d6d4:	sub	w1, w0, #0x1
  44d6d8:	ldr	x0, [sp, #144]
  44d6dc:	str	w1, [x0, #12]
  44d6e0:	b	44d70c <ferror@plt+0x4ad9c>
  44d6e4:	ldr	x0, [sp, #24]
  44d6e8:	ldr	w0, [x0, #1116]
  44d6ec:	cmp	w0, #0x15
  44d6f0:	b.eq	44d70c <ferror@plt+0x4ad9c>  // b.none
  44d6f4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44d6f8:	add	x2, x0, #0x820
  44d6fc:	mov	w1, #0x3                   	// #3
  44d700:	ldr	x0, [sp, #24]
  44d704:	bl	43086c <ferror@plt+0x2defc>
  44d708:	b	44dad8 <ferror@plt+0x4b168>
  44d70c:	ldr	x0, [sp, #136]
  44d710:	ldrb	w0, [x0, #4]
  44d714:	cmp	w0, #0x16
  44d718:	b.ne	44d75c <ferror@plt+0x4adec>  // b.any
  44d71c:	ldrb	w0, [sp, #175]
  44d720:	cmp	w0, #0x0
  44d724:	b.eq	44d73c <ferror@plt+0x4adcc>  // b.none
  44d728:	ldr	x2, [sp, #112]
  44d72c:	mov	w1, #0x3                   	// #3
  44d730:	ldr	x0, [sp, #24]
  44d734:	bl	43086c <ferror@plt+0x2defc>
  44d738:	b	44dad8 <ferror@plt+0x4b168>
  44d73c:	add	x0, sp, #0x20
  44d740:	bl	44eb14 <ferror@plt+0x4c1a4>
  44d744:	and	w0, w0, #0xff
  44d748:	eor	w0, w0, #0x1
  44d74c:	and	w0, w0, #0xff
  44d750:	cmp	w0, #0x0
  44d754:	b.eq	44d894 <ferror@plt+0x4af24>  // b.none
  44d758:	b	44dad8 <ferror@plt+0x4b168>
  44d75c:	ldr	x0, [sp, #136]
  44d760:	ldrb	w0, [x0, #4]
  44d764:	cmp	w0, #0x26
  44d768:	b.ne	44d868 <ferror@plt+0x4aef8>  // b.any
  44d76c:	ldr	x0, [sp, #144]
  44d770:	ldr	w0, [x0, #12]
  44d774:	cmp	w0, #0x1
  44d778:	b.ne	44d790 <ferror@plt+0x4ae20>  // b.any
  44d77c:	ldr	x2, [sp, #112]
  44d780:	mov	w1, #0x3                   	// #3
  44d784:	ldr	x0, [sp, #24]
  44d788:	bl	43086c <ferror@plt+0x2defc>
  44d78c:	b	44dad8 <ferror@plt+0x4b168>
  44d790:	ldrb	w0, [sp, #175]
  44d794:	cmp	w0, #0x0
  44d798:	b.eq	44d7c0 <ferror@plt+0x4ae50>  // b.none
  44d79c:	ldr	w0, [sp, #168]
  44d7a0:	add	w0, w0, #0x1
  44d7a4:	str	w0, [sp, #168]
  44d7a8:	ldr	x0, [sp, #144]
  44d7ac:	ldr	w0, [x0, #12]
  44d7b0:	sub	w1, w0, #0x1
  44d7b4:	ldr	x0, [sp, #136]
  44d7b8:	str	w1, [x0, #8]
  44d7bc:	b	44d85c <ferror@plt+0x4aeec>
  44d7c0:	ldr	x0, [sp, #144]
  44d7c4:	ldr	w0, [x0, #12]
  44d7c8:	sub	w1, w0, #0x1
  44d7cc:	ldr	x0, [sp, #144]
  44d7d0:	str	w1, [x0, #12]
  44d7d4:	ldr	x0, [sp, #136]
  44d7d8:	sub	x0, x0, #0x18
  44d7dc:	ldrh	w1, [x0, #6]
  44d7e0:	ldr	x0, [sp, #136]
  44d7e4:	sub	x0, x0, #0x18
  44d7e8:	orr	w1, w1, #0x8
  44d7ec:	and	w1, w1, #0xffff
  44d7f0:	strh	w1, [x0, #6]
  44d7f4:	ldr	x0, [sp, #136]
  44d7f8:	ldrh	w0, [x0, #6]
  44d7fc:	and	w0, w0, #0x2
  44d800:	cmp	w0, #0x0
  44d804:	b.eq	44d828 <ferror@plt+0x4aeb8>  // b.none
  44d808:	ldr	x0, [sp, #136]
  44d80c:	sub	x0, x0, #0x18
  44d810:	ldrh	w1, [x0, #6]
  44d814:	ldr	x0, [sp, #136]
  44d818:	sub	x0, x0, #0x18
  44d81c:	orr	w1, w1, #0x100
  44d820:	and	w1, w1, #0xffff
  44d824:	strh	w1, [x0, #6]
  44d828:	ldr	x0, [sp, #136]
  44d82c:	ldrh	w0, [x0, #6]
  44d830:	and	w0, w0, #0x1
  44d834:	cmp	w0, #0x0
  44d838:	b.eq	44d85c <ferror@plt+0x4aeec>  // b.none
  44d83c:	ldr	x0, [sp, #136]
  44d840:	sub	x0, x0, #0x18
  44d844:	ldrh	w1, [x0, #6]
  44d848:	ldr	x0, [sp, #136]
  44d84c:	sub	x0, x0, #0x18
  44d850:	orr	w1, w1, #0x200
  44d854:	and	w1, w1, #0xffff
  44d858:	strh	w1, [x0, #6]
  44d85c:	mov	w0, #0x1                   	// #1
  44d860:	strb	w0, [sp, #175]
  44d864:	b	44d86c <ferror@plt+0x4aefc>
  44d868:	strb	wzr, [sp, #175]
  44d86c:	add	x0, sp, #0x20
  44d870:	ldr	x1, [sp, #136]
  44d874:	bl	44e834 <ferror@plt+0x4bec4>
  44d878:	cmp	w0, #0x0
  44d87c:	cset	w0, eq  // eq = none
  44d880:	and	w0, w0, #0xff
  44d884:	cmp	w0, #0x0
  44d888:	b.ne	44dacc <ferror@plt+0x4b15c>  // b.any
  44d88c:	str	xzr, [sp, #136]
  44d890:	b	44d540 <ferror@plt+0x4abd0>
  44d894:	nop
  44d898:	mov	w0, #0x1                   	// #1
  44d89c:	strb	w0, [sp, #159]
  44d8a0:	ldr	x0, [sp, #144]
  44d8a4:	ldr	w0, [x0, #12]
  44d8a8:	sub	w1, w0, #0x1
  44d8ac:	ldr	x0, [sp, #144]
  44d8b0:	str	w1, [x0, #12]
  44d8b4:	ldr	x0, [sp, #144]
  44d8b8:	ldr	w0, [x0, #12]
  44d8bc:	mov	w0, w0
  44d8c0:	add	x1, x0, #0x1
  44d8c4:	mov	x0, x1
  44d8c8:	lsl	x0, x0, #1
  44d8cc:	add	x0, x0, x1
  44d8d0:	lsl	x0, x0, #3
  44d8d4:	mov	x1, x0
  44d8d8:	ldr	x0, [sp, #24]
  44d8dc:	bl	442eec <ferror@plt+0x4057c>
  44d8e0:	str	x0, [sp, #144]
  44d8e4:	ldr	x0, [sp, #144]
  44d8e8:	ldr	w0, [x0, #12]
  44d8ec:	cmp	w0, #0x0
  44d8f0:	b.eq	44d90c <ferror@plt+0x4af9c>  // b.none
  44d8f4:	ldr	x0, [sp, #144]
  44d8f8:	ldrh	w0, [x0, #30]
  44d8fc:	and	w0, w0, #0xfffffffe
  44d900:	and	w1, w0, #0xffff
  44d904:	ldr	x0, [sp, #144]
  44d908:	strh	w1, [x0, #30]
  44d90c:	ldr	w0, [sp, #168]
  44d910:	cmp	w0, #0x0
  44d914:	b.eq	44dad4 <ferror@plt+0x4b164>  // b.none
  44d918:	ldr	w1, [sp, #168]
  44d91c:	mov	x0, x1
  44d920:	lsl	x0, x0, #1
  44d924:	add	x0, x0, x1
  44d928:	lsl	x0, x0, #3
  44d92c:	mov	x2, x0
  44d930:	mov	x1, #0x0                   	// #0
  44d934:	ldr	x0, [sp, #24]
  44d938:	bl	447b94 <ferror@plt+0x45224>
  44d93c:	str	x0, [sp, #96]
  44d940:	str	wzr, [sp, #128]
  44d944:	str	wzr, [sp, #124]
  44d948:	ldr	x0, [sp, #144]
  44d94c:	add	x0, x0, #0x18
  44d950:	str	x0, [sp, #88]
  44d954:	str	wzr, [sp, #120]
  44d958:	ldr	x0, [sp, #144]
  44d95c:	ldr	w0, [x0, #12]
  44d960:	ldr	w1, [sp, #120]
  44d964:	cmp	w1, w0
  44d968:	b.eq	44da6c <ferror@plt+0x4b0fc>  // b.none
  44d96c:	ldr	w1, [sp, #120]
  44d970:	mov	x0, x1
  44d974:	lsl	x0, x0, #1
  44d978:	add	x0, x0, x1
  44d97c:	lsl	x0, x0, #3
  44d980:	mov	x1, x0
  44d984:	ldr	x0, [sp, #88]
  44d988:	add	x0, x0, x1
  44d98c:	ldrb	w0, [x0, #4]
  44d990:	cmp	w0, #0x26
  44d994:	b.ne	44d9fc <ferror@plt+0x4b08c>  // b.any
  44d998:	ldr	w1, [sp, #120]
  44d99c:	mov	x0, x1
  44d9a0:	lsl	x0, x0, #1
  44d9a4:	add	x0, x0, x1
  44d9a8:	lsl	x0, x0, #3
  44d9ac:	mov	x1, x0
  44d9b0:	ldr	x0, [sp, #88]
  44d9b4:	add	x3, x0, x1
  44d9b8:	ldr	w0, [sp, #128]
  44d9bc:	add	w1, w0, #0x1
  44d9c0:	str	w1, [sp, #128]
  44d9c4:	mov	w1, w0
  44d9c8:	mov	x0, x1
  44d9cc:	lsl	x0, x0, #1
  44d9d0:	add	x0, x0, x1
  44d9d4:	lsl	x0, x0, #3
  44d9d8:	mov	x1, x0
  44d9dc:	ldr	x0, [sp, #96]
  44d9e0:	add	x0, x0, x1
  44d9e4:	mov	x2, x0
  44d9e8:	ldp	x0, x1, [x3]
  44d9ec:	stp	x0, x1, [x2]
  44d9f0:	ldr	x0, [x3, #16]
  44d9f4:	str	x0, [x2, #16]
  44d9f8:	b	44da5c <ferror@plt+0x4b0ec>
  44d9fc:	ldr	w1, [sp, #120]
  44da00:	mov	x0, x1
  44da04:	lsl	x0, x0, #1
  44da08:	add	x0, x0, x1
  44da0c:	lsl	x0, x0, #3
  44da10:	mov	x1, x0
  44da14:	ldr	x0, [sp, #88]
  44da18:	add	x3, x0, x1
  44da1c:	ldr	w0, [sp, #124]
  44da20:	add	w1, w0, #0x1
  44da24:	str	w1, [sp, #124]
  44da28:	mov	w1, w0
  44da2c:	mov	x0, x1
  44da30:	lsl	x0, x0, #1
  44da34:	add	x0, x0, x1
  44da38:	lsl	x0, x0, #3
  44da3c:	mov	x1, x0
  44da40:	ldr	x0, [sp, #88]
  44da44:	add	x0, x0, x1
  44da48:	mov	x2, x0
  44da4c:	ldp	x0, x1, [x3]
  44da50:	stp	x0, x1, [x2]
  44da54:	ldr	x0, [x3, #16]
  44da58:	str	x0, [x2, #16]
  44da5c:	ldr	w0, [sp, #120]
  44da60:	add	w0, w0, #0x1
  44da64:	str	w0, [sp, #120]
  44da68:	b	44d958 <ferror@plt+0x4afe8>
  44da6c:	ldr	w1, [sp, #124]
  44da70:	mov	x0, x1
  44da74:	lsl	x0, x0, #1
  44da78:	add	x0, x0, x1
  44da7c:	lsl	x0, x0, #3
  44da80:	mov	x1, x0
  44da84:	ldr	x0, [sp, #88]
  44da88:	add	x3, x0, x1
  44da8c:	ldr	w1, [sp, #168]
  44da90:	mov	x0, x1
  44da94:	lsl	x0, x0, #1
  44da98:	add	x0, x0, x1
  44da9c:	lsl	x0, x0, #3
  44daa0:	mov	x2, x0
  44daa4:	ldr	x1, [sp, #96]
  44daa8:	mov	x0, x3
  44daac:	bl	4022e0 <memcpy@plt>
  44dab0:	ldr	x0, [sp, #144]
  44dab4:	ldrb	w1, [x0, #19]
  44dab8:	orr	w1, w1, #0x40
  44dabc:	strb	w1, [x0, #19]
  44dac0:	b	44dad8 <ferror@plt+0x4b168>
  44dac4:	nop
  44dac8:	b	44dad8 <ferror@plt+0x4b168>
  44dacc:	nop
  44dad0:	b	44dad8 <ferror@plt+0x4b168>
  44dad4:	nop
  44dad8:	ldr	x0, [sp, #24]
  44dadc:	strb	wzr, [x0, #22]
  44dae0:	ldr	w0, [sp, #84]
  44dae4:	mov	w1, w0
  44dae8:	ldr	x0, [sp, #24]
  44daec:	bl	44cccc <ferror@plt+0x4a35c>
  44daf0:	ldrb	w0, [sp, #159]
  44daf4:	cmp	w0, #0x0
  44daf8:	b.eq	44db04 <ferror@plt+0x4b194>  // b.none
  44dafc:	ldr	x0, [sp, #144]
  44db00:	b	44db08 <ferror@plt+0x4b198>
  44db04:	mov	x0, #0x0                   	// #0
  44db08:	ldp	x29, x30, [sp], #176
  44db0c:	ret
  44db10:	sub	sp, sp, #0x30
  44db14:	str	x0, [sp, #24]
  44db18:	str	w1, [sp, #20]
  44db1c:	str	x2, [sp, #8]
  44db20:	ldr	x0, [sp, #8]
  44db24:	str	x0, [sp, #40]
  44db28:	ldr	x0, [sp, #24]
  44db2c:	ldr	w1, [x0, #48]
  44db30:	ldr	x0, [sp, #40]
  44db34:	str	w1, [x0, #8]
  44db38:	ldr	x0, [sp, #40]
  44db3c:	str	xzr, [x0]
  44db40:	ldr	x0, [sp, #40]
  44db44:	strb	wzr, [x0, #18]
  44db48:	ldr	x0, [sp, #40]
  44db4c:	strh	wzr, [x0, #16]
  44db50:	ldr	x0, [sp, #40]
  44db54:	ldrb	w1, [x0, #19]
  44db58:	and	w1, w1, #0xfffffff7
  44db5c:	strb	w1, [x0, #19]
  44db60:	ldr	x0, [sp, #24]
  44db64:	ldrb	w0, [x0, #1151]
  44db68:	cmp	w0, #0x0
  44db6c:	cset	w0, eq  // eq = none
  44db70:	and	w2, w0, #0xff
  44db74:	ldr	x1, [sp, #40]
  44db78:	ldrb	w0, [x1, #19]
  44db7c:	bfi	w0, w2, #5, #1
  44db80:	strb	w0, [x1, #19]
  44db84:	ldr	x0, [sp, #40]
  44db88:	str	wzr, [x0, #12]
  44db8c:	ldr	x0, [sp, #40]
  44db90:	ldrb	w1, [x0, #19]
  44db94:	and	w1, w1, #0xfffffffb
  44db98:	strb	w1, [x0, #19]
  44db9c:	ldr	x0, [sp, #40]
  44dba0:	ldrb	w1, [x0, #19]
  44dba4:	and	w1, w1, #0xffffffbf
  44dba8:	strb	w1, [x0, #19]
  44dbac:	ldr	x0, [sp, #24]
  44dbb0:	ldr	x0, [x0]
  44dbb4:	cmp	x0, #0x0
  44dbb8:	b.eq	44dbd8 <ferror@plt+0x4b268>  // b.none
  44dbbc:	ldr	x0, [sp, #24]
  44dbc0:	ldr	x0, [x0]
  44dbc4:	ldrb	w0, [x0, #106]
  44dbc8:	cmp	w0, #0x0
  44dbcc:	b.eq	44dbd8 <ferror@plt+0x4b268>  // b.none
  44dbd0:	mov	w2, #0x1                   	// #1
  44dbd4:	b	44dbdc <ferror@plt+0x4b26c>
  44dbd8:	mov	w2, #0x0                   	// #0
  44dbdc:	ldr	x1, [sp, #40]
  44dbe0:	ldrb	w0, [x1, #19]
  44dbe4:	bfi	w0, w2, #4, #1
  44dbe8:	strb	w0, [x1, #19]
  44dbec:	ldr	w0, [sp, #20]
  44dbf0:	and	w0, w0, #0x3
  44dbf4:	and	w2, w0, #0xff
  44dbf8:	ldr	x1, [sp, #40]
  44dbfc:	ldrb	w0, [x1, #19]
  44dc00:	bfxil	w0, w2, #0, #2
  44dc04:	strb	w0, [x1, #19]
  44dc08:	ldr	x0, [sp, #40]
  44dc0c:	add	sp, sp, #0x30
  44dc10:	ret
  44dc14:	stp	x29, x30, [sp, #-48]!
  44dc18:	mov	x29, sp
  44dc1c:	str	x0, [sp, #24]
  44dc20:	str	x1, [sp, #16]
  44dc24:	ldr	x0, [sp, #24]
  44dc28:	ldrb	w0, [x0, #1160]
  44dc2c:	cmp	w0, #0x0
  44dc30:	b.eq	44dc44 <ferror@plt+0x4b2d4>  // b.none
  44dc34:	ldr	x0, [sp, #24]
  44dc38:	bl	452f7c <ferror@plt+0x5060c>
  44dc3c:	str	x0, [sp, #40]
  44dc40:	b	44dc50 <ferror@plt+0x4b2e0>
  44dc44:	ldr	x0, [sp, #24]
  44dc48:	bl	44d278 <ferror@plt+0x4a908>
  44dc4c:	str	x0, [sp, #40]
  44dc50:	ldr	x0, [sp, #40]
  44dc54:	cmp	x0, #0x0
  44dc58:	b.ne	44dc64 <ferror@plt+0x4b2f4>  // b.any
  44dc5c:	mov	w0, #0x0                   	// #0
  44dc60:	b	44de98 <ferror@plt+0x4b528>
  44dc64:	ldr	x0, [sp, #16]
  44dc68:	bl	430670 <ferror@plt+0x2dd00>
  44dc6c:	and	w0, w0, #0xff
  44dc70:	cmp	w0, #0x0
  44dc74:	b.eq	44dd8c <ferror@plt+0x4b41c>  // b.none
  44dc78:	ldr	x0, [sp, #24]
  44dc7c:	ldrb	w0, [x0, #1151]
  44dc80:	cmp	w0, #0x0
  44dc84:	b.eq	44dc98 <ferror@plt+0x4b328>  // b.none
  44dc88:	mov	x2, #0x0                   	// #0
  44dc8c:	ldr	x1, [sp, #16]
  44dc90:	ldr	x0, [sp, #24]
  44dc94:	bl	447c74 <ferror@plt+0x45304>
  44dc98:	ldr	x2, [sp, #40]
  44dc9c:	ldr	x1, [sp, #16]
  44dca0:	ldr	x0, [sp, #24]
  44dca4:	bl	44c824 <ferror@plt+0x49eb4>
  44dca8:	and	w0, w0, #0xff
  44dcac:	cmp	w0, #0x0
  44dcb0:	b.eq	44dd84 <ferror@plt+0x4b414>  // b.none
  44dcb4:	ldr	x0, [sp, #16]
  44dcb8:	bl	430644 <ferror@plt+0x2dcd4>
  44dcbc:	and	w0, w0, #0xff
  44dcc0:	cmp	w0, #0x0
  44dcc4:	b.eq	44dcec <ferror@plt+0x4b37c>  // b.none
  44dcc8:	ldr	x0, [sp, #16]
  44dccc:	ldrh	w0, [x0, #18]
  44dcd0:	ubfx	x0, x0, #2, #8
  44dcd4:	and	w0, w0, #0xff
  44dcd8:	and	w0, w0, #0x8
  44dcdc:	cmp	w0, #0x0
  44dce0:	b.ne	44dcec <ferror@plt+0x4b37c>  // b.any
  44dce4:	mov	w0, #0xb                   	// #11
  44dce8:	b	44dcf0 <ferror@plt+0x4b380>
  44dcec:	mov	w0, #0x0                   	// #0
  44dcf0:	str	w0, [sp, #36]
  44dcf4:	ldr	x0, [sp, #24]
  44dcf8:	ldr	w1, [x0, #48]
  44dcfc:	ldr	x0, [sp, #16]
  44dd00:	ldr	x0, [x0]
  44dd04:	mov	x5, x0
  44dd08:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44dd0c:	add	x4, x0, #0x850
  44dd10:	mov	w3, #0x0                   	// #0
  44dd14:	mov	w2, w1
  44dd18:	ldr	w1, [sp, #36]
  44dd1c:	ldr	x0, [sp, #24]
  44dd20:	bl	430d00 <ferror@plt+0x2e390>
  44dd24:	strb	w0, [sp, #35]
  44dd28:	ldrb	w0, [sp, #35]
  44dd2c:	cmp	w0, #0x0
  44dd30:	b.eq	44dd50 <ferror@plt+0x4b3e0>  // b.none
  44dd34:	ldr	x0, [sp, #16]
  44dd38:	bl	430618 <ferror@plt+0x2dca8>
  44dd3c:	and	w0, w0, #0xff
  44dd40:	cmp	w0, #0x0
  44dd44:	b.eq	44dd50 <ferror@plt+0x4b3e0>  // b.none
  44dd48:	mov	w0, #0x1                   	// #1
  44dd4c:	b	44dd54 <ferror@plt+0x4b3e4>
  44dd50:	mov	w0, #0x0                   	// #0
  44dd54:	cmp	w0, #0x0
  44dd58:	b.eq	44dd84 <ferror@plt+0x4b414>  // b.none
  44dd5c:	ldr	x0, [sp, #16]
  44dd60:	ldr	x0, [x0, #24]
  44dd64:	ldr	w1, [x0, #8]
  44dd68:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44dd6c:	add	x4, x0, #0x860
  44dd70:	mov	w3, #0x0                   	// #0
  44dd74:	mov	w2, w1
  44dd78:	mov	w1, #0x5                   	// #5
  44dd7c:	ldr	x0, [sp, #24]
  44dd80:	bl	430bb8 <ferror@plt+0x2e248>
  44dd84:	ldr	x0, [sp, #16]
  44dd88:	bl	44cac4 <ferror@plt+0x4a154>
  44dd8c:	ldr	x1, [sp, #16]
  44dd90:	ldrb	w0, [x1, #18]
  44dd94:	mov	w2, #0x2                   	// #2
  44dd98:	bfxil	w0, w2, #0, #2
  44dd9c:	strb	w0, [x1, #18]
  44dda0:	ldr	x0, [sp, #16]
  44dda4:	ldr	x1, [sp, #40]
  44dda8:	str	x1, [x0, #24]
  44ddac:	ldr	x0, [sp, #16]
  44ddb0:	ldr	x3, [x0]
  44ddb4:	mov	x2, #0x7                   	// #7
  44ddb8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44ddbc:	add	x1, x0, #0x890
  44ddc0:	mov	x0, x3
  44ddc4:	bl	447c2c <ferror@plt+0x452bc>
  44ddc8:	cmp	w0, #0x0
  44ddcc:	b.ne	44de38 <ferror@plt+0x4b4c8>  // b.any
  44ddd0:	ldr	x0, [sp, #16]
  44ddd4:	ldr	x2, [x0]
  44ddd8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44dddc:	add	x1, x0, #0x898
  44dde0:	mov	x0, x2
  44dde4:	bl	447c08 <ferror@plt+0x45298>
  44dde8:	cmp	w0, #0x0
  44ddec:	b.eq	44de38 <ferror@plt+0x4b4c8>  // b.none
  44ddf0:	ldr	x0, [sp, #16]
  44ddf4:	ldr	x2, [x0]
  44ddf8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44ddfc:	add	x1, x0, #0x8b0
  44de00:	mov	x0, x2
  44de04:	bl	447c08 <ferror@plt+0x45298>
  44de08:	cmp	w0, #0x0
  44de0c:	b.eq	44de38 <ferror@plt+0x4b4c8>  // b.none
  44de10:	ldr	x0, [sp, #16]
  44de14:	ldr	x2, [x0]
  44de18:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44de1c:	add	x1, x0, #0x8c8
  44de20:	mov	x0, x2
  44de24:	bl	447c08 <ferror@plt+0x45298>
  44de28:	cmp	w0, #0x0
  44de2c:	b.eq	44de38 <ferror@plt+0x4b4c8>  // b.none
  44de30:	mov	w0, #0x1                   	// #1
  44de34:	b	44de3c <ferror@plt+0x4b4cc>
  44de38:	mov	w0, #0x0                   	// #0
  44de3c:	cmp	w0, #0x0
  44de40:	b.eq	44de6c <ferror@plt+0x4b4fc>  // b.none
  44de44:	ldr	x0, [sp, #16]
  44de48:	ldrh	w0, [x0, #18]
  44de4c:	ubfx	x0, x0, #2, #8
  44de50:	and	w0, w0, #0xff
  44de54:	orr	w0, w0, #0x8
  44de58:	and	w2, w0, #0xff
  44de5c:	ldr	x1, [sp, #16]
  44de60:	ldrh	w0, [x1, #18]
  44de64:	bfi	w0, w2, #2, #8
  44de68:	strh	w0, [x1, #18]
  44de6c:	ldr	x0, [sp, #16]
  44de70:	ldrh	w0, [x0, #18]
  44de74:	ubfx	x0, x0, #2, #8
  44de78:	and	w0, w0, #0xff
  44de7c:	and	w0, w0, #0xffffffbf
  44de80:	and	w2, w0, #0xff
  44de84:	ldr	x1, [sp, #16]
  44de88:	ldrh	w0, [x1, #18]
  44de8c:	bfi	w0, w2, #2, #8
  44de90:	strh	w0, [x1, #18]
  44de94:	mov	w0, #0x1                   	// #1
  44de98:	ldp	x29, x30, [sp], #48
  44de9c:	ret
  44dea0:	sub	sp, sp, #0x30
  44dea4:	str	x0, [sp, #24]
  44dea8:	str	x1, [sp, #16]
  44deac:	str	w2, [sp, #12]
  44deb0:	ldr	x0, [sp, #16]
  44deb4:	ldr	x0, [x0, #24]
  44deb8:	str	x0, [sp, #40]
  44debc:	ldr	w0, [sp, #12]
  44dec0:	and	w0, w0, #0xff
  44dec4:	add	w0, w0, #0x1
  44dec8:	and	w1, w0, #0xff
  44decc:	ldr	x0, [sp, #40]
  44ded0:	strb	w1, [x0, #18]
  44ded4:	nop
  44ded8:	add	sp, sp, #0x30
  44dedc:	ret
  44dee0:	stp	x29, x30, [sp, #-48]!
  44dee4:	mov	x29, sp
  44dee8:	str	x0, [sp, #24]
  44deec:	str	x1, [sp, #16]
  44def0:	ldr	x0, [sp, #16]
  44def4:	ldrh	w0, [x0, #18]
  44def8:	ubfx	x0, x0, #2, #8
  44defc:	and	w0, w0, #0xff
  44df00:	orr	w0, w0, #0x20
  44df04:	and	w2, w0, #0xff
  44df08:	ldr	x1, [sp, #16]
  44df0c:	ldrh	w0, [x1, #18]
  44df10:	bfi	w0, w2, #2, #8
  44df14:	strh	w0, [x1, #18]
  44df18:	ldr	x0, [sp, #16]
  44df1c:	ldrb	w0, [x0, #18]
  44df20:	ubfx	x0, x0, #0, #2
  44df24:	and	w0, w0, #0xff
  44df28:	cmp	w0, #0x3
  44df2c:	b.eq	44df90 <ferror@plt+0x4b620>  // b.none
  44df30:	cmp	w0, #0x3
  44df34:	b.gt	44dff8 <ferror@plt+0x4b688>
  44df38:	cmp	w0, #0x0
  44df3c:	b.eq	44dfc4 <ferror@plt+0x4b654>  // b.none
  44df40:	cmp	w0, #0x2
  44df44:	b.ne	44dff8 <ferror@plt+0x4b688>  // b.any
  44df48:	ldr	x0, [sp, #16]
  44df4c:	ldr	x0, [x0, #24]
  44df50:	str	x0, [sp, #40]
  44df54:	ldr	x0, [sp, #40]
  44df58:	ldrb	w0, [x0, #18]
  44df5c:	cmp	w0, #0x0
  44df60:	b.eq	44df90 <ferror@plt+0x4b620>  // b.none
  44df64:	ldr	x0, [sp, #24]
  44df68:	ldr	x3, [x0, #1048]
  44df6c:	ldr	x0, [sp, #40]
  44df70:	ldrb	w0, [x0, #18]
  44df74:	sub	w0, w0, #0x1
  44df78:	mov	w2, w0
  44df7c:	ldr	x1, [sp, #40]
  44df80:	ldr	x0, [sp, #24]
  44df84:	blr	x3
  44df88:	ldr	x0, [sp, #40]
  44df8c:	strb	wzr, [x0, #18]
  44df90:	ldr	x0, [sp, #24]
  44df94:	ldr	x0, [x0, #1008]
  44df98:	cmp	x0, #0x0
  44df9c:	b.eq	44e010 <ferror@plt+0x4b6a0>  // b.none
  44dfa0:	ldr	x0, [sp, #24]
  44dfa4:	ldr	x3, [x0, #1008]
  44dfa8:	ldr	x0, [sp, #24]
  44dfac:	ldr	w0, [x0, #48]
  44dfb0:	ldr	x2, [sp, #16]
  44dfb4:	mov	w1, w0
  44dfb8:	ldr	x0, [sp, #24]
  44dfbc:	blr	x3
  44dfc0:	b	44e010 <ferror@plt+0x4b6a0>
  44dfc4:	ldr	x0, [sp, #24]
  44dfc8:	ldr	x0, [x0, #1016]
  44dfcc:	cmp	x0, #0x0
  44dfd0:	b.eq	44e018 <ferror@plt+0x4b6a8>  // b.none
  44dfd4:	ldr	x0, [sp, #24]
  44dfd8:	ldr	x3, [x0, #1016]
  44dfdc:	ldr	x0, [sp, #24]
  44dfe0:	ldr	w0, [x0, #48]
  44dfe4:	ldr	x2, [sp, #16]
  44dfe8:	mov	w1, w0
  44dfec:	ldr	x0, [sp, #24]
  44dff0:	blr	x3
  44dff4:	b	44e018 <ferror@plt+0x4b6a8>
  44dff8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44dffc:	add	x2, x0, #0x8e0
  44e000:	mov	w1, #0xe0b                 	// #3595
  44e004:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44e008:	add	x0, x0, #0x200
  44e00c:	bl	4099a4 <ferror@plt+0x7034>
  44e010:	nop
  44e014:	b	44e01c <ferror@plt+0x4b6ac>
  44e018:	nop
  44e01c:	nop
  44e020:	ldp	x29, x30, [sp], #48
  44e024:	ret
  44e028:	stp	x29, x30, [sp, #-96]!
  44e02c:	mov	x29, sp
  44e030:	str	x0, [sp, #40]
  44e034:	str	x1, [sp, #32]
  44e038:	str	x2, [sp, #24]
  44e03c:	ldr	x0, [sp, #24]
  44e040:	ldr	x1, [x0, #8]
  44e044:	ldr	x0, [sp, #24]
  44e048:	ldr	w0, [x0]
  44e04c:	mov	w0, w0
  44e050:	sub	x0, x0, #0x1
  44e054:	add	x0, x1, x0
  44e058:	str	x0, [sp, #64]
  44e05c:	ldr	x0, [sp, #24]
  44e060:	ldr	x0, [x0, #8]
  44e064:	add	x0, x0, #0x1
  44e068:	str	x0, [sp, #80]
  44e06c:	ldr	x1, [sp, #80]
  44e070:	ldr	x0, [sp, #64]
  44e074:	cmp	x1, x0
  44e078:	b.cs	44e21c <ferror@plt+0x4b8ac>  // b.hs, b.nlast
  44e07c:	ldr	x1, [sp, #80]
  44e080:	ldr	x0, [sp, #64]
  44e084:	cmp	x1, x0
  44e088:	b.cs	44e0e4 <ferror@plt+0x4b774>  // b.hs, b.nlast
  44e08c:	ldr	x0, [sp, #80]
  44e090:	ldrb	w0, [x0]
  44e094:	mov	w1, w0
  44e098:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  44e09c:	add	x0, x0, #0x498
  44e0a0:	sxtw	x1, w1
  44e0a4:	ldrh	w0, [x0, x1, lsl #1]
  44e0a8:	and	w0, w0, #0x200
  44e0ac:	cmp	w0, #0x0
  44e0b0:	b.ne	44e0e4 <ferror@plt+0x4b774>  // b.any
  44e0b4:	ldr	x0, [sp, #80]
  44e0b8:	ldrb	w0, [x0]
  44e0bc:	cmp	w0, #0x24
  44e0c0:	b.ne	44e0d4 <ferror@plt+0x4b764>  // b.any
  44e0c4:	ldr	x0, [sp, #40]
  44e0c8:	ldrb	w0, [x0, #1146]
  44e0cc:	cmp	w0, #0x0
  44e0d0:	b.ne	44e0e4 <ferror@plt+0x4b774>  // b.any
  44e0d4:	ldr	x0, [sp, #80]
  44e0d8:	add	x0, x0, #0x1
  44e0dc:	str	x0, [sp, #80]
  44e0e0:	b	44e07c <ferror@plt+0x4b70c>
  44e0e4:	ldr	x0, [sp, #80]
  44e0e8:	str	x0, [sp, #72]
  44e0ec:	ldr	x1, [sp, #72]
  44e0f0:	ldr	x0, [sp, #64]
  44e0f4:	cmp	x1, x0
  44e0f8:	b.cs	44e15c <ferror@plt+0x4b7ec>  // b.hs, b.nlast
  44e0fc:	ldr	x0, [sp, #72]
  44e100:	ldrb	w0, [x0]
  44e104:	mov	w1, w0
  44e108:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  44e10c:	add	x0, x0, #0x498
  44e110:	sxtw	x1, w1
  44e114:	ldrh	w0, [x0, x1, lsl #1]
  44e118:	mov	w1, w0
  44e11c:	mov	w0, #0x204                 	// #516
  44e120:	and	w0, w1, w0
  44e124:	cmp	w0, #0x0
  44e128:	b.ne	44e14c <ferror@plt+0x4b7dc>  // b.any
  44e12c:	ldr	x0, [sp, #72]
  44e130:	ldrb	w0, [x0]
  44e134:	cmp	w0, #0x24
  44e138:	b.ne	44e15c <ferror@plt+0x4b7ec>  // b.any
  44e13c:	ldr	x0, [sp, #40]
  44e140:	ldrb	w0, [x0, #1146]
  44e144:	cmp	w0, #0x0
  44e148:	b.eq	44e15c <ferror@plt+0x4b7ec>  // b.none
  44e14c:	ldr	x0, [sp, #72]
  44e150:	add	x0, x0, #0x1
  44e154:	str	x0, [sp, #72]
  44e158:	b	44e0ec <ferror@plt+0x4b77c>
  44e15c:	ldr	x1, [sp, #72]
  44e160:	ldr	x0, [sp, #80]
  44e164:	sub	x0, x1, x0
  44e168:	str	w0, [sp, #60]
  44e16c:	str	wzr, [sp, #92]
  44e170:	ldr	x0, [sp, #32]
  44e174:	ldrh	w0, [x0, #16]
  44e178:	mov	w1, w0
  44e17c:	ldr	w0, [sp, #92]
  44e180:	cmp	w0, w1
  44e184:	b.cs	44e210 <ferror@plt+0x4b8a0>  // b.hs, b.nlast
  44e188:	ldr	x0, [sp, #32]
  44e18c:	ldr	x1, [x0]
  44e190:	ldr	w0, [sp, #92]
  44e194:	lsl	x0, x0, #3
  44e198:	add	x0, x1, x0
  44e19c:	ldr	x0, [x0]
  44e1a0:	str	x0, [sp, #48]
  44e1a4:	ldr	x0, [sp, #48]
  44e1a8:	ldr	w0, [x0, #8]
  44e1ac:	ldr	w1, [sp, #60]
  44e1b0:	cmp	w1, w0
  44e1b4:	b.ne	44e200 <ferror@plt+0x4b890>  // b.any
  44e1b8:	ldr	x0, [sp, #48]
  44e1bc:	ldr	x0, [x0]
  44e1c0:	ldr	w1, [sp, #60]
  44e1c4:	mov	x2, x1
  44e1c8:	mov	x1, x0
  44e1cc:	ldr	x0, [sp, #80]
  44e1d0:	bl	402690 <memcmp@plt>
  44e1d4:	cmp	w0, #0x0
  44e1d8:	b.ne	44e200 <ferror@plt+0x4b890>  // b.any
  44e1dc:	ldr	x0, [sp, #48]
  44e1e0:	ldr	x0, [x0]
  44e1e4:	mov	x3, x0
  44e1e8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44e1ec:	add	x2, x0, #0x8f8
  44e1f0:	mov	w1, #0x6                   	// #6
  44e1f4:	ldr	x0, [sp, #40]
  44e1f8:	bl	430908 <ferror@plt+0x2df98>
  44e1fc:	b	44e210 <ferror@plt+0x4b8a0>
  44e200:	ldr	w0, [sp, #92]
  44e204:	add	w0, w0, #0x1
  44e208:	str	w0, [sp, #92]
  44e20c:	b	44e170 <ferror@plt+0x4b800>
  44e210:	ldr	x0, [sp, #72]
  44e214:	str	x0, [sp, #80]
  44e218:	b	44e06c <ferror@plt+0x4b6fc>
  44e21c:	nop
  44e220:	ldp	x29, x30, [sp], #96
  44e224:	ret
  44e228:	stp	x29, x30, [sp, #-96]!
  44e22c:	mov	x29, sp
  44e230:	str	x0, [sp, #24]
  44e234:	str	x1, [sp, #16]
  44e238:	ldr	x0, [sp, #16]
  44e23c:	ldr	x0, [x0, #24]
  44e240:	str	x0, [sp, #72]
  44e244:	ldr	x0, [sp, #16]
  44e248:	ldr	w1, [x0, #8]
  44e24c:	mov	w0, w1
  44e250:	lsl	w0, w0, #2
  44e254:	add	w0, w0, w1
  44e258:	lsl	w0, w0, #1
  44e25c:	add	w0, w0, #0x2
  44e260:	str	w0, [sp, #88]
  44e264:	ldr	x0, [sp, #72]
  44e268:	ldrb	w0, [x0, #19]
  44e26c:	and	w0, w0, #0x4
  44e270:	and	w0, w0, #0xff
  44e274:	cmp	w0, #0x0
  44e278:	b.eq	44e2e0 <ferror@plt+0x4b970>  // b.none
  44e27c:	ldr	w0, [sp, #88]
  44e280:	add	w0, w0, #0x4
  44e284:	str	w0, [sp, #88]
  44e288:	str	wzr, [sp, #92]
  44e28c:	ldr	x0, [sp, #72]
  44e290:	ldrh	w0, [x0, #16]
  44e294:	mov	w1, w0
  44e298:	ldr	w0, [sp, #92]
  44e29c:	cmp	w0, w1
  44e2a0:	b.cs	44e2e0 <ferror@plt+0x4b970>  // b.hs, b.nlast
  44e2a4:	ldr	x0, [sp, #72]
  44e2a8:	ldr	x1, [x0]
  44e2ac:	ldr	w0, [sp, #92]
  44e2b0:	lsl	x0, x0, #3
  44e2b4:	add	x0, x1, x0
  44e2b8:	ldr	x0, [x0]
  44e2bc:	ldr	w1, [x0, #8]
  44e2c0:	ldr	w0, [sp, #88]
  44e2c4:	add	w0, w1, w0
  44e2c8:	add	w0, w0, #0x1
  44e2cc:	str	w0, [sp, #88]
  44e2d0:	ldr	w0, [sp, #92]
  44e2d4:	add	w0, w0, #0x1
  44e2d8:	str	w0, [sp, #92]
  44e2dc:	b	44e28c <ferror@plt+0x4b91c>
  44e2e0:	ldr	x0, [sp, #24]
  44e2e4:	ldrb	w0, [x0, #1160]
  44e2e8:	cmp	w0, #0x0
  44e2ec:	b.eq	44e30c <ferror@plt+0x4b99c>  // b.none
  44e2f0:	ldr	x0, [sp, #72]
  44e2f4:	bl	452578 <ferror@plt+0x4fc08>
  44e2f8:	mov	w1, w0
  44e2fc:	ldr	w0, [sp, #88]
  44e300:	add	w0, w0, w1
  44e304:	str	w0, [sp, #88]
  44e308:	b	44e408 <ferror@plt+0x4ba98>
  44e30c:	ldr	x0, [sp, #72]
  44e310:	bl	449a14 <ferror@plt+0x470a4>
  44e314:	str	w0, [sp, #68]
  44e318:	str	wzr, [sp, #92]
  44e31c:	ldr	w1, [sp, #92]
  44e320:	ldr	w0, [sp, #68]
  44e324:	cmp	w1, w0
  44e328:	b.cs	44e408 <ferror@plt+0x4ba98>  // b.hs, b.nlast
  44e32c:	ldr	w1, [sp, #92]
  44e330:	mov	x0, x1
  44e334:	lsl	x0, x0, #1
  44e338:	add	x0, x0, x1
  44e33c:	lsl	x0, x0, #3
  44e340:	add	x0, x0, #0x10
  44e344:	ldr	x1, [sp, #72]
  44e348:	add	x0, x1, x0
  44e34c:	add	x0, x0, #0x8
  44e350:	str	x0, [sp, #56]
  44e354:	ldr	x0, [sp, #56]
  44e358:	ldrb	w0, [x0, #4]
  44e35c:	cmp	w0, #0x50
  44e360:	b.ne	44e380 <ferror@plt+0x4ba10>  // b.any
  44e364:	ldr	x0, [sp, #56]
  44e368:	ldr	x0, [x0, #16]
  44e36c:	ldr	w0, [x0, #8]
  44e370:	ldr	w1, [sp, #88]
  44e374:	add	w0, w1, w0
  44e378:	str	w0, [sp, #88]
  44e37c:	b	44e398 <ferror@plt+0x4ba28>
  44e380:	ldr	x0, [sp, #56]
  44e384:	bl	441958 <ferror@plt+0x3efe8>
  44e388:	mov	w1, w0
  44e38c:	ldr	w0, [sp, #88]
  44e390:	add	w0, w0, w1
  44e394:	str	w0, [sp, #88]
  44e398:	ldr	x0, [sp, #56]
  44e39c:	ldrh	w0, [x0, #6]
  44e3a0:	and	w0, w0, #0x4
  44e3a4:	cmp	w0, #0x0
  44e3a8:	b.eq	44e3b8 <ferror@plt+0x4ba48>  // b.none
  44e3ac:	ldr	w0, [sp, #88]
  44e3b0:	add	w0, w0, #0x1
  44e3b4:	str	w0, [sp, #88]
  44e3b8:	ldr	x0, [sp, #56]
  44e3bc:	ldrh	w0, [x0, #6]
  44e3c0:	and	w0, w0, #0x8
  44e3c4:	cmp	w0, #0x0
  44e3c8:	b.eq	44e3d8 <ferror@plt+0x4ba68>  // b.none
  44e3cc:	ldr	w0, [sp, #88]
  44e3d0:	add	w0, w0, #0x3
  44e3d4:	str	w0, [sp, #88]
  44e3d8:	ldr	x0, [sp, #56]
  44e3dc:	ldrh	w0, [x0, #6]
  44e3e0:	and	w0, w0, #0x1
  44e3e4:	cmp	w0, #0x0
  44e3e8:	b.eq	44e3f8 <ferror@plt+0x4ba88>  // b.none
  44e3ec:	ldr	w0, [sp, #88]
  44e3f0:	add	w0, w0, #0x1
  44e3f4:	str	w0, [sp, #88]
  44e3f8:	ldr	w0, [sp, #92]
  44e3fc:	add	w0, w0, #0x1
  44e400:	str	w0, [sp, #92]
  44e404:	b	44e31c <ferror@plt+0x4b9ac>
  44e408:	ldr	x0, [sp, #24]
  44e40c:	ldr	w0, [x0, #512]
  44e410:	ldr	w1, [sp, #88]
  44e414:	cmp	w1, w0
  44e418:	b.ls	44e444 <ferror@plt+0x4bad4>  // b.plast
  44e41c:	ldr	x0, [sp, #24]
  44e420:	ldr	x0, [x0, #504]
  44e424:	ldr	w1, [sp, #88]
  44e428:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44e42c:	mov	x1, x0
  44e430:	ldr	x0, [sp, #24]
  44e434:	str	x1, [x0, #504]
  44e438:	ldr	x0, [sp, #24]
  44e43c:	ldr	w1, [sp, #88]
  44e440:	str	w1, [x0, #512]
  44e444:	ldr	x0, [sp, #24]
  44e448:	ldr	x0, [x0, #504]
  44e44c:	str	x0, [sp, #80]
  44e450:	ldr	x1, [sp, #16]
  44e454:	ldr	x0, [sp, #80]
  44e458:	bl	441b80 <ferror@plt+0x3f210>
  44e45c:	str	x0, [sp, #80]
  44e460:	ldr	x0, [sp, #72]
  44e464:	ldrb	w0, [x0, #19]
  44e468:	and	w0, w0, #0x4
  44e46c:	and	w0, w0, #0xff
  44e470:	cmp	w0, #0x0
  44e474:	b.eq	44e5b8 <ferror@plt+0x4bc48>  // b.none
  44e478:	ldr	x0, [sp, #80]
  44e47c:	add	x1, x0, #0x1
  44e480:	str	x1, [sp, #80]
  44e484:	mov	w1, #0x28                  	// #40
  44e488:	strb	w1, [x0]
  44e48c:	str	wzr, [sp, #92]
  44e490:	ldr	x0, [sp, #72]
  44e494:	ldrh	w0, [x0, #16]
  44e498:	mov	w1, w0
  44e49c:	ldr	w0, [sp, #92]
  44e4a0:	cmp	w0, w1
  44e4a4:	b.cs	44e5a4 <ferror@plt+0x4bc34>  // b.hs, b.nlast
  44e4a8:	ldr	x0, [sp, #72]
  44e4ac:	ldr	x1, [x0]
  44e4b0:	ldr	w0, [sp, #92]
  44e4b4:	lsl	x0, x0, #3
  44e4b8:	add	x0, x1, x0
  44e4bc:	ldr	x0, [x0]
  44e4c0:	str	x0, [sp, #48]
  44e4c4:	ldr	x0, [sp, #24]
  44e4c8:	ldr	x0, [x0, #1272]
  44e4cc:	ldr	x1, [sp, #48]
  44e4d0:	cmp	x1, x0
  44e4d4:	b.eq	44e510 <ferror@plt+0x4bba0>  // b.none
  44e4d8:	ldr	x0, [sp, #48]
  44e4dc:	ldr	x1, [x0]
  44e4e0:	ldr	x0, [sp, #48]
  44e4e4:	ldr	w0, [x0, #8]
  44e4e8:	mov	w0, w0
  44e4ec:	mov	x2, x0
  44e4f0:	ldr	x0, [sp, #80]
  44e4f4:	bl	4022e0 <memcpy@plt>
  44e4f8:	ldr	x0, [sp, #48]
  44e4fc:	ldr	w0, [x0, #8]
  44e500:	mov	w0, w0
  44e504:	ldr	x1, [sp, #80]
  44e508:	add	x0, x1, x0
  44e50c:	str	x0, [sp, #80]
  44e510:	ldr	w0, [sp, #92]
  44e514:	add	w0, w0, #0x1
  44e518:	ldr	x1, [sp, #72]
  44e51c:	ldrh	w1, [x1, #16]
  44e520:	cmp	w0, w1
  44e524:	b.cs	44e540 <ferror@plt+0x4bbd0>  // b.hs, b.nlast
  44e528:	ldr	x0, [sp, #80]
  44e52c:	add	x1, x0, #0x1
  44e530:	str	x1, [sp, #80]
  44e534:	mov	w1, #0x2c                  	// #44
  44e538:	strb	w1, [x0]
  44e53c:	b	44e594 <ferror@plt+0x4bc24>
  44e540:	ldr	x0, [sp, #72]
  44e544:	ldrb	w0, [x0, #19]
  44e548:	and	w0, w0, #0x8
  44e54c:	and	w0, w0, #0xff
  44e550:	cmp	w0, #0x0
  44e554:	b.eq	44e594 <ferror@plt+0x4bc24>  // b.none
  44e558:	ldr	x0, [sp, #80]
  44e55c:	add	x1, x0, #0x1
  44e560:	str	x1, [sp, #80]
  44e564:	mov	w1, #0x2e                  	// #46
  44e568:	strb	w1, [x0]
  44e56c:	ldr	x0, [sp, #80]
  44e570:	add	x1, x0, #0x1
  44e574:	str	x1, [sp, #80]
  44e578:	mov	w1, #0x2e                  	// #46
  44e57c:	strb	w1, [x0]
  44e580:	ldr	x0, [sp, #80]
  44e584:	add	x1, x0, #0x1
  44e588:	str	x1, [sp, #80]
  44e58c:	mov	w1, #0x2e                  	// #46
  44e590:	strb	w1, [x0]
  44e594:	ldr	w0, [sp, #92]
  44e598:	add	w0, w0, #0x1
  44e59c:	str	w0, [sp, #92]
  44e5a0:	b	44e490 <ferror@plt+0x4bb20>
  44e5a4:	ldr	x0, [sp, #80]
  44e5a8:	add	x1, x0, #0x1
  44e5ac:	str	x1, [sp, #80]
  44e5b0:	mov	w1, #0x29                  	// #41
  44e5b4:	strb	w1, [x0]
  44e5b8:	ldr	x0, [sp, #80]
  44e5bc:	add	x1, x0, #0x1
  44e5c0:	str	x1, [sp, #80]
  44e5c4:	mov	w1, #0x20                  	// #32
  44e5c8:	strb	w1, [x0]
  44e5cc:	ldr	x0, [sp, #24]
  44e5d0:	ldrb	w0, [x0, #1160]
  44e5d4:	cmp	w0, #0x0
  44e5d8:	b.eq	44e5f0 <ferror@plt+0x4bc80>  // b.none
  44e5dc:	ldr	x1, [sp, #80]
  44e5e0:	ldr	x0, [sp, #72]
  44e5e4:	bl	452668 <ferror@plt+0x4fcf8>
  44e5e8:	str	x0, [sp, #80]
  44e5ec:	b	44e768 <ferror@plt+0x4bdf8>
  44e5f0:	ldr	x0, [sp, #72]
  44e5f4:	ldr	w0, [x0, #12]
  44e5f8:	cmp	w0, #0x0
  44e5fc:	b.eq	44e768 <ferror@plt+0x4bdf8>  // b.none
  44e600:	ldr	x0, [sp, #72]
  44e604:	bl	449a14 <ferror@plt+0x470a4>
  44e608:	str	w0, [sp, #44]
  44e60c:	str	wzr, [sp, #92]
  44e610:	ldr	w1, [sp, #92]
  44e614:	ldr	w0, [sp, #44]
  44e618:	cmp	w1, w0
  44e61c:	b.cs	44e768 <ferror@plt+0x4bdf8>  // b.hs, b.nlast
  44e620:	ldr	w1, [sp, #92]
  44e624:	mov	x0, x1
  44e628:	lsl	x0, x0, #1
  44e62c:	add	x0, x0, x1
  44e630:	lsl	x0, x0, #3
  44e634:	add	x0, x0, #0x10
  44e638:	ldr	x1, [sp, #72]
  44e63c:	add	x0, x1, x0
  44e640:	add	x0, x0, #0x8
  44e644:	str	x0, [sp, #32]
  44e648:	ldr	x0, [sp, #32]
  44e64c:	ldrh	w0, [x0, #6]
  44e650:	and	w0, w0, #0x1
  44e654:	cmp	w0, #0x0
  44e658:	b.eq	44e670 <ferror@plt+0x4bd00>  // b.none
  44e65c:	ldr	x0, [sp, #80]
  44e660:	add	x1, x0, #0x1
  44e664:	str	x1, [sp, #80]
  44e668:	mov	w1, #0x20                  	// #32
  44e66c:	strb	w1, [x0]
  44e670:	ldr	x0, [sp, #32]
  44e674:	ldrh	w0, [x0, #6]
  44e678:	and	w0, w0, #0x4
  44e67c:	cmp	w0, #0x0
  44e680:	b.eq	44e698 <ferror@plt+0x4bd28>  // b.none
  44e684:	ldr	x0, [sp, #80]
  44e688:	add	x1, x0, #0x1
  44e68c:	str	x1, [sp, #80]
  44e690:	mov	w1, #0x23                  	// #35
  44e694:	strb	w1, [x0]
  44e698:	ldr	x0, [sp, #32]
  44e69c:	ldrb	w0, [x0, #4]
  44e6a0:	cmp	w0, #0x50
  44e6a4:	b.ne	44e6f0 <ferror@plt+0x4bd80>  // b.any
  44e6a8:	ldr	x0, [sp, #32]
  44e6ac:	ldr	x0, [x0, #16]
  44e6b0:	ldr	x1, [x0]
  44e6b4:	ldr	x0, [sp, #32]
  44e6b8:	ldr	x0, [x0, #16]
  44e6bc:	ldr	w0, [x0, #8]
  44e6c0:	mov	w0, w0
  44e6c4:	mov	x2, x0
  44e6c8:	ldr	x0, [sp, #80]
  44e6cc:	bl	4022e0 <memcpy@plt>
  44e6d0:	ldr	x0, [sp, #32]
  44e6d4:	ldr	x0, [x0, #16]
  44e6d8:	ldr	w0, [x0, #8]
  44e6dc:	mov	w0, w0
  44e6e0:	ldr	x1, [sp, #80]
  44e6e4:	add	x0, x1, x0
  44e6e8:	str	x0, [sp, #80]
  44e6ec:	b	44e708 <ferror@plt+0x4bd98>
  44e6f0:	mov	w3, #0x1                   	// #1
  44e6f4:	ldr	x2, [sp, #80]
  44e6f8:	ldr	x1, [sp, #32]
  44e6fc:	ldr	x0, [sp, #24]
  44e700:	bl	441c48 <ferror@plt+0x3f2d8>
  44e704:	str	x0, [sp, #80]
  44e708:	ldr	x0, [sp, #32]
  44e70c:	ldrh	w0, [x0, #6]
  44e710:	and	w0, w0, #0x8
  44e714:	cmp	w0, #0x0
  44e718:	b.eq	44e758 <ferror@plt+0x4bde8>  // b.none
  44e71c:	ldr	x0, [sp, #80]
  44e720:	add	x1, x0, #0x1
  44e724:	str	x1, [sp, #80]
  44e728:	mov	w1, #0x20                  	// #32
  44e72c:	strb	w1, [x0]
  44e730:	ldr	x0, [sp, #80]
  44e734:	add	x1, x0, #0x1
  44e738:	str	x1, [sp, #80]
  44e73c:	mov	w1, #0x23                  	// #35
  44e740:	strb	w1, [x0]
  44e744:	ldr	x0, [sp, #80]
  44e748:	add	x1, x0, #0x1
  44e74c:	str	x1, [sp, #80]
  44e750:	mov	w1, #0x23                  	// #35
  44e754:	strb	w1, [x0]
  44e758:	ldr	w0, [sp, #92]
  44e75c:	add	w0, w0, #0x1
  44e760:	str	w0, [sp, #92]
  44e764:	b	44e610 <ferror@plt+0x4bca0>
  44e768:	ldr	x0, [sp, #80]
  44e76c:	strb	wzr, [x0]
  44e770:	ldr	x0, [sp, #24]
  44e774:	ldr	x0, [x0, #504]
  44e778:	ldp	x29, x30, [sp], #96
  44e77c:	ret
  44e780:	stp	x29, x30, [sp, #-32]!
  44e784:	mov	x29, sp
  44e788:	str	x0, [sp, #24]
  44e78c:	ldr	x0, [sp, #24]
  44e790:	bl	430618 <ferror@plt+0x2dca8>
  44e794:	and	w0, w0, #0xff
  44e798:	cmp	w0, #0x0
  44e79c:	b.eq	44e7c4 <ferror@plt+0x4be54>  // b.none
  44e7a0:	ldr	x0, [sp, #24]
  44e7a4:	ldr	x0, [x0, #24]
  44e7a8:	ldrb	w0, [x0, #19]
  44e7ac:	and	w0, w0, #0x4
  44e7b0:	and	w0, w0, #0xff
  44e7b4:	cmp	w0, #0x0
  44e7b8:	b.eq	44e7c4 <ferror@plt+0x4be54>  // b.none
  44e7bc:	mov	w0, #0x1                   	// #1
  44e7c0:	b	44e7c8 <ferror@plt+0x4be58>
  44e7c4:	mov	w0, #0x0                   	// #0
  44e7c8:	ldp	x29, x30, [sp], #32
  44e7cc:	ret
  44e7d0:	sub	sp, sp, #0x20
  44e7d4:	str	x0, [sp, #24]
  44e7d8:	str	x1, [sp, #16]
  44e7dc:	strb	w2, [sp, #15]
  44e7e0:	strb	w3, [sp, #14]
  44e7e4:	ldr	x0, [sp, #24]
  44e7e8:	ldr	x1, [sp, #16]
  44e7ec:	str	x1, [x0]
  44e7f0:	ldr	x0, [sp, #24]
  44e7f4:	ldrb	w1, [sp, #14]
  44e7f8:	strb	w1, [x0, #8]
  44e7fc:	ldr	x0, [sp, #24]
  44e800:	ldrb	w1, [sp, #15]
  44e804:	strb	w1, [x0, #9]
  44e808:	ldr	x0, [sp, #24]
  44e80c:	strb	wzr, [x0, #10]
  44e810:	ldr	x0, [sp, #24]
  44e814:	str	wzr, [x0, #12]
  44e818:	ldr	x0, [sp, #24]
  44e81c:	str	wzr, [x0, #16]
  44e820:	ldr	x0, [sp, #24]
  44e824:	str	wzr, [x0, #20]
  44e828:	nop
  44e82c:	add	sp, sp, #0x20
  44e830:	ret
  44e834:	stp	x29, x30, [sp, #-48]!
  44e838:	mov	x29, sp
  44e83c:	str	x0, [sp, #24]
  44e840:	str	x1, [sp, #16]
  44e844:	ldr	x0, [sp, #24]
  44e848:	ldrb	w0, [x0, #9]
  44e84c:	eor	w0, w0, #0x1
  44e850:	and	w0, w0, #0xff
  44e854:	cmp	w0, #0x0
  44e858:	b.eq	44e864 <ferror@plt+0x4bef4>  // b.none
  44e85c:	mov	w0, #0x2                   	// #2
  44e860:	b	44eb0c <ferror@plt+0x4c19c>
  44e864:	ldr	x0, [sp, #16]
  44e868:	ldrb	w0, [x0, #4]
  44e86c:	cmp	w0, #0x35
  44e870:	b.ne	44e8fc <ferror@plt+0x4bf8c>  // b.any
  44e874:	ldr	x0, [sp, #16]
  44e878:	ldr	x1, [x0, #8]
  44e87c:	ldr	x0, [sp, #24]
  44e880:	ldr	x0, [x0]
  44e884:	ldr	x0, [x0, #1280]
  44e888:	cmp	x1, x0
  44e88c:	b.ne	44e8fc <ferror@plt+0x4bf8c>  // b.any
  44e890:	ldr	x0, [sp, #24]
  44e894:	ldr	w0, [x0, #12]
  44e898:	cmp	w0, #0x0
  44e89c:	b.le	44e8d0 <ferror@plt+0x4bf60>
  44e8a0:	ldr	x0, [sp, #24]
  44e8a4:	ldr	x4, [x0]
  44e8a8:	ldr	x0, [sp, #16]
  44e8ac:	ldr	w1, [x0]
  44e8b0:	adrp	x0, 48d000 <_obstack_memory_used@@Base+0x1da9c>
  44e8b4:	add	x3, x0, #0xff8
  44e8b8:	mov	w2, w1
  44e8bc:	mov	w1, #0x3                   	// #3
  44e8c0:	mov	x0, x4
  44e8c4:	bl	430e48 <ferror@plt+0x2e4d8>
  44e8c8:	mov	w0, #0x0                   	// #0
  44e8cc:	b	44eb0c <ferror@plt+0x4c19c>
  44e8d0:	ldr	x0, [sp, #24]
  44e8d4:	ldr	w0, [x0, #12]
  44e8d8:	add	w1, w0, #0x1
  44e8dc:	ldr	x0, [sp, #24]
  44e8e0:	str	w1, [x0, #12]
  44e8e4:	ldr	x0, [sp, #16]
  44e8e8:	ldr	w1, [x0]
  44e8ec:	ldr	x0, [sp, #24]
  44e8f0:	str	w1, [x0, #20]
  44e8f4:	mov	w0, #0x3                   	// #3
  44e8f8:	b	44eb0c <ferror@plt+0x4c19c>
  44e8fc:	ldr	x0, [sp, #24]
  44e900:	ldr	w0, [x0, #12]
  44e904:	cmp	w0, #0x1
  44e908:	b.ne	44e968 <ferror@plt+0x4bff8>  // b.any
  44e90c:	ldr	x0, [sp, #16]
  44e910:	ldrb	w0, [x0, #4]
  44e914:	cmp	w0, #0x14
  44e918:	b.eq	44e94c <ferror@plt+0x4bfdc>  // b.none
  44e91c:	ldr	x0, [sp, #24]
  44e920:	ldr	x4, [x0]
  44e924:	ldr	x0, [sp, #24]
  44e928:	ldr	w1, [x0, #20]
  44e92c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44e930:	add	x3, x0, #0x28
  44e934:	mov	w2, w1
  44e938:	mov	w1, #0x3                   	// #3
  44e93c:	mov	x0, x4
  44e940:	bl	430e48 <ferror@plt+0x2e4d8>
  44e944:	mov	w0, #0x0                   	// #0
  44e948:	b	44eb0c <ferror@plt+0x4c19c>
  44e94c:	ldr	x0, [sp, #24]
  44e950:	ldr	w0, [x0, #12]
  44e954:	add	w1, w0, #0x1
  44e958:	ldr	x0, [sp, #24]
  44e95c:	str	w1, [x0, #12]
  44e960:	mov	w0, #0x1                   	// #1
  44e964:	b	44eb0c <ferror@plt+0x4c19c>
  44e968:	ldr	x0, [sp, #24]
  44e96c:	ldr	w0, [x0, #12]
  44e970:	cmp	w0, #0x1
  44e974:	b.le	44eb08 <ferror@plt+0x4c198>
  44e978:	ldr	x0, [sp, #24]
  44e97c:	ldr	w0, [x0, #12]
  44e980:	cmp	w0, #0x2
  44e984:	b.ne	44e9d0 <ferror@plt+0x4c060>  // b.any
  44e988:	ldr	x0, [sp, #16]
  44e98c:	ldrb	w0, [x0, #4]
  44e990:	cmp	w0, #0x26
  44e994:	b.ne	44e9d0 <ferror@plt+0x4c060>  // b.any
  44e998:	ldr	x0, [sp, #24]
  44e99c:	ldr	x4, [x0]
  44e9a0:	ldr	x0, [sp, #16]
  44e9a4:	ldr	w1, [x0]
  44e9a8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  44e9ac:	add	x0, x0, #0x758
  44e9b0:	ldr	x0, [x0]
  44e9b4:	mov	x3, x0
  44e9b8:	mov	w2, w1
  44e9bc:	mov	w1, #0x3                   	// #3
  44e9c0:	mov	x0, x4
  44e9c4:	bl	430e48 <ferror@plt+0x2e4d8>
  44e9c8:	mov	w0, #0x0                   	// #0
  44e9cc:	b	44eb0c <ferror@plt+0x4c19c>
  44e9d0:	ldr	x0, [sp, #24]
  44e9d4:	ldr	w0, [x0, #12]
  44e9d8:	cmp	w0, #0x2
  44e9dc:	b.ne	44e9f4 <ferror@plt+0x4c084>  // b.any
  44e9e0:	ldr	x0, [sp, #24]
  44e9e4:	ldr	w0, [x0, #12]
  44e9e8:	add	w1, w0, #0x1
  44e9ec:	ldr	x0, [sp, #24]
  44e9f0:	str	w1, [x0, #12]
  44e9f4:	ldr	x0, [sp, #24]
  44e9f8:	ldrb	w0, [x0, #10]
  44e9fc:	strb	w0, [sp, #47]
  44ea00:	ldr	x0, [sp, #24]
  44ea04:	strb	wzr, [x0, #10]
  44ea08:	ldr	x0, [sp, #16]
  44ea0c:	ldrb	w0, [x0, #4]
  44ea10:	cmp	w0, #0x26
  44ea14:	b.ne	44ea38 <ferror@plt+0x4c0c8>  // b.any
  44ea18:	ldr	x0, [sp, #24]
  44ea1c:	mov	w1, #0x1                   	// #1
  44ea20:	strb	w1, [x0, #10]
  44ea24:	ldr	x0, [sp, #16]
  44ea28:	ldr	w1, [x0]
  44ea2c:	ldr	x0, [sp, #24]
  44ea30:	str	w1, [x0, #16]
  44ea34:	b	44eae8 <ferror@plt+0x4c178>
  44ea38:	ldr	x0, [sp, #16]
  44ea3c:	ldrb	w0, [x0, #4]
  44ea40:	cmp	w0, #0x14
  44ea44:	b.ne	44ea60 <ferror@plt+0x4c0f0>  // b.any
  44ea48:	ldr	x0, [sp, #24]
  44ea4c:	ldr	w0, [x0, #12]
  44ea50:	add	w1, w0, #0x1
  44ea54:	ldr	x0, [sp, #24]
  44ea58:	str	w1, [x0, #12]
  44ea5c:	b	44eae8 <ferror@plt+0x4c178>
  44ea60:	ldr	x0, [sp, #16]
  44ea64:	ldrb	w0, [x0, #4]
  44ea68:	cmp	w0, #0x15
  44ea6c:	b.ne	44eae8 <ferror@plt+0x4c178>  // b.any
  44ea70:	ldr	x0, [sp, #24]
  44ea74:	ldr	w0, [x0, #12]
  44ea78:	sub	w1, w0, #0x1
  44ea7c:	ldr	x0, [sp, #24]
  44ea80:	str	w1, [x0, #12]
  44ea84:	ldr	x0, [sp, #24]
  44ea88:	ldr	w0, [x0, #12]
  44ea8c:	cmp	w0, #0x2
  44ea90:	b.ne	44eae8 <ferror@plt+0x4c178>  // b.any
  44ea94:	ldr	x0, [sp, #24]
  44ea98:	str	wzr, [x0, #12]
  44ea9c:	ldrb	w0, [sp, #47]
  44eaa0:	cmp	w0, #0x0
  44eaa4:	b.eq	44eae0 <ferror@plt+0x4c170>  // b.none
  44eaa8:	ldr	x0, [sp, #24]
  44eaac:	ldr	x4, [x0]
  44eab0:	ldr	x0, [sp, #16]
  44eab4:	ldr	w1, [x0]
  44eab8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  44eabc:	add	x0, x0, #0x758
  44eac0:	ldr	x0, [x0]
  44eac4:	mov	x3, x0
  44eac8:	mov	w2, w1
  44eacc:	mov	w1, #0x3                   	// #3
  44ead0:	mov	x0, x4
  44ead4:	bl	430e48 <ferror@plt+0x2e4d8>
  44ead8:	mov	w0, #0x0                   	// #0
  44eadc:	b	44eb0c <ferror@plt+0x4c19c>
  44eae0:	mov	w0, #0x4                   	// #4
  44eae4:	b	44eb0c <ferror@plt+0x4c19c>
  44eae8:	ldr	x0, [sp, #24]
  44eaec:	ldrb	w0, [x0, #8]
  44eaf0:	cmp	w0, #0x0
  44eaf4:	b.eq	44eb00 <ferror@plt+0x4c190>  // b.none
  44eaf8:	mov	w0, #0x2                   	// #2
  44eafc:	b	44eb0c <ferror@plt+0x4c19c>
  44eb00:	mov	w0, #0x1                   	// #1
  44eb04:	b	44eb0c <ferror@plt+0x4c19c>
  44eb08:	mov	w0, #0x2                   	// #2
  44eb0c:	ldp	x29, x30, [sp], #48
  44eb10:	ret
  44eb14:	stp	x29, x30, [sp, #-32]!
  44eb18:	mov	x29, sp
  44eb1c:	str	x0, [sp, #24]
  44eb20:	ldr	x0, [sp, #24]
  44eb24:	ldrb	w0, [x0, #9]
  44eb28:	cmp	w0, #0x0
  44eb2c:	b.eq	44eb68 <ferror@plt+0x4c1f8>  // b.none
  44eb30:	ldr	x0, [sp, #24]
  44eb34:	ldr	w0, [x0, #12]
  44eb38:	cmp	w0, #0x0
  44eb3c:	b.eq	44eb68 <ferror@plt+0x4c1f8>  // b.none
  44eb40:	ldr	x0, [sp, #24]
  44eb44:	ldr	x4, [x0]
  44eb48:	ldr	x0, [sp, #24]
  44eb4c:	ldr	w1, [x0, #20]
  44eb50:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44eb54:	add	x3, x0, #0x60
  44eb58:	mov	w2, w1
  44eb5c:	mov	w1, #0x3                   	// #3
  44eb60:	mov	x0, x4
  44eb64:	bl	430e48 <ferror@plt+0x2e4d8>
  44eb68:	ldr	x0, [sp, #24]
  44eb6c:	ldr	w0, [x0, #12]
  44eb70:	cmp	w0, #0x0
  44eb74:	cset	w0, eq  // eq = none
  44eb78:	and	w0, w0, #0xff
  44eb7c:	ldp	x29, x30, [sp], #32
  44eb80:	ret
  44eb84:	stp	x29, x30, [sp, #-80]!
  44eb88:	mov	x29, sp
  44eb8c:	str	x0, [sp, #24]
  44eb90:	ldr	x0, [sp, #24]
  44eb94:	str	x0, [sp, #64]
  44eb98:	str	wzr, [sp, #76]
  44eb9c:	ldr	x0, [sp, #64]
  44eba0:	ldrb	w0, [x0]
  44eba4:	cmp	w0, #0x0
  44eba8:	b.eq	44ec78 <ferror@plt+0x4c308>  // b.none
  44ebac:	ldr	x0, [sp, #64]
  44ebb0:	ldrb	w0, [x0]
  44ebb4:	cmp	w0, #0x24
  44ebb8:	b.eq	44ec3c <ferror@plt+0x4c2cc>  // b.none
  44ebbc:	cmp	w0, #0x24
  44ebc0:	b.gt	44ec5c <ferror@plt+0x4c2ec>
  44ebc4:	cmp	w0, #0x23
  44ebc8:	b.eq	44ec4c <ferror@plt+0x4c2dc>  // b.none
  44ebcc:	cmp	w0, #0x23
  44ebd0:	b.gt	44ec5c <ferror@plt+0x4c2ec>
  44ebd4:	cmp	w0, #0x9
  44ebd8:	b.eq	44ebe4 <ferror@plt+0x4c274>  // b.none
  44ebdc:	cmp	w0, #0x20
  44ebe0:	b.ne	44ec5c <ferror@plt+0x4c2ec>  // b.any
  44ebe4:	ldr	x0, [sp, #64]
  44ebe8:	sub	x0, x0, #0x1
  44ebec:	str	x0, [sp, #56]
  44ebf0:	ldr	x1, [sp, #24]
  44ebf4:	ldr	x0, [sp, #56]
  44ebf8:	cmp	x1, x0
  44ebfc:	b.hi	44ec2c <ferror@plt+0x4c2bc>  // b.pmore
  44ec00:	ldr	x0, [sp, #56]
  44ec04:	ldrb	w0, [x0]
  44ec08:	cmp	w0, #0x5c
  44ec0c:	b.ne	44ec2c <ferror@plt+0x4c2bc>  // b.any
  44ec10:	ldr	w0, [sp, #76]
  44ec14:	add	w0, w0, #0x1
  44ec18:	str	w0, [sp, #76]
  44ec1c:	ldr	x0, [sp, #56]
  44ec20:	sub	x0, x0, #0x1
  44ec24:	str	x0, [sp, #56]
  44ec28:	b	44ebf0 <ferror@plt+0x4c280>
  44ec2c:	ldr	w0, [sp, #76]
  44ec30:	add	w0, w0, #0x1
  44ec34:	str	w0, [sp, #76]
  44ec38:	b	44ec5c <ferror@plt+0x4c2ec>
  44ec3c:	ldr	w0, [sp, #76]
  44ec40:	add	w0, w0, #0x1
  44ec44:	str	w0, [sp, #76]
  44ec48:	b	44ec5c <ferror@plt+0x4c2ec>
  44ec4c:	ldr	w0, [sp, #76]
  44ec50:	add	w0, w0, #0x1
  44ec54:	str	w0, [sp, #76]
  44ec58:	nop
  44ec5c:	ldr	x0, [sp, #64]
  44ec60:	add	x0, x0, #0x1
  44ec64:	str	x0, [sp, #64]
  44ec68:	ldr	w0, [sp, #76]
  44ec6c:	add	w0, w0, #0x1
  44ec70:	str	w0, [sp, #76]
  44ec74:	b	44eb9c <ferror@plt+0x4c22c>
  44ec78:	ldr	w0, [sp, #76]
  44ec7c:	add	w0, w0, #0x1
  44ec80:	sxtw	x0, w0
  44ec84:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44ec88:	str	x0, [sp, #40]
  44ec8c:	ldr	x0, [sp, #24]
  44ec90:	str	x0, [sp, #64]
  44ec94:	ldr	x0, [sp, #40]
  44ec98:	str	x0, [sp, #48]
  44ec9c:	ldr	x0, [sp, #64]
  44eca0:	ldrb	w0, [x0]
  44eca4:	cmp	w0, #0x0
  44eca8:	b.eq	44eda8 <ferror@plt+0x4c438>  // b.none
  44ecac:	ldr	x0, [sp, #64]
  44ecb0:	ldrb	w0, [x0]
  44ecb4:	cmp	w0, #0x24
  44ecb8:	b.eq	44ed4c <ferror@plt+0x4c3dc>  // b.none
  44ecbc:	cmp	w0, #0x24
  44ecc0:	b.gt	44ed7c <ferror@plt+0x4c40c>
  44ecc4:	cmp	w0, #0x23
  44ecc8:	b.eq	44ed64 <ferror@plt+0x4c3f4>  // b.none
  44eccc:	cmp	w0, #0x23
  44ecd0:	b.gt	44ed7c <ferror@plt+0x4c40c>
  44ecd4:	cmp	w0, #0x9
  44ecd8:	b.eq	44ece4 <ferror@plt+0x4c374>  // b.none
  44ecdc:	cmp	w0, #0x20
  44ece0:	b.ne	44ed7c <ferror@plt+0x4c40c>  // b.any
  44ece4:	ldr	x0, [sp, #64]
  44ece8:	sub	x0, x0, #0x1
  44ecec:	str	x0, [sp, #56]
  44ecf0:	ldr	x1, [sp, #24]
  44ecf4:	ldr	x0, [sp, #56]
  44ecf8:	cmp	x1, x0
  44ecfc:	b.hi	44ed34 <ferror@plt+0x4c3c4>  // b.pmore
  44ed00:	ldr	x0, [sp, #56]
  44ed04:	ldrb	w0, [x0]
  44ed08:	cmp	w0, #0x5c
  44ed0c:	b.ne	44ed34 <ferror@plt+0x4c3c4>  // b.any
  44ed10:	ldr	x0, [sp, #48]
  44ed14:	add	x1, x0, #0x1
  44ed18:	str	x1, [sp, #48]
  44ed1c:	mov	w1, #0x5c                  	// #92
  44ed20:	strb	w1, [x0]
  44ed24:	ldr	x0, [sp, #56]
  44ed28:	sub	x0, x0, #0x1
  44ed2c:	str	x0, [sp, #56]
  44ed30:	b	44ecf0 <ferror@plt+0x4c380>
  44ed34:	ldr	x0, [sp, #48]
  44ed38:	add	x1, x0, #0x1
  44ed3c:	str	x1, [sp, #48]
  44ed40:	mov	w1, #0x5c                  	// #92
  44ed44:	strb	w1, [x0]
  44ed48:	b	44ed7c <ferror@plt+0x4c40c>
  44ed4c:	ldr	x0, [sp, #48]
  44ed50:	add	x1, x0, #0x1
  44ed54:	str	x1, [sp, #48]
  44ed58:	mov	w1, #0x24                  	// #36
  44ed5c:	strb	w1, [x0]
  44ed60:	b	44ed7c <ferror@plt+0x4c40c>
  44ed64:	ldr	x0, [sp, #48]
  44ed68:	add	x1, x0, #0x1
  44ed6c:	str	x1, [sp, #48]
  44ed70:	mov	w1, #0x5c                  	// #92
  44ed74:	strb	w1, [x0]
  44ed78:	nop
  44ed7c:	ldr	x0, [sp, #64]
  44ed80:	ldrb	w1, [x0]
  44ed84:	ldr	x0, [sp, #48]
  44ed88:	strb	w1, [x0]
  44ed8c:	ldr	x0, [sp, #64]
  44ed90:	add	x0, x0, #0x1
  44ed94:	str	x0, [sp, #64]
  44ed98:	ldr	x0, [sp, #48]
  44ed9c:	add	x0, x0, #0x1
  44eda0:	str	x0, [sp, #48]
  44eda4:	b	44ec9c <ferror@plt+0x4c32c>
  44eda8:	ldr	x0, [sp, #48]
  44edac:	strb	wzr, [x0]
  44edb0:	ldr	x0, [sp, #40]
  44edb4:	ldp	x29, x30, [sp], #80
  44edb8:	ret
  44edbc:	stp	x29, x30, [sp, #-48]!
  44edc0:	mov	x29, sp
  44edc4:	str	x0, [sp, #24]
  44edc8:	str	x1, [sp, #16]
  44edcc:	ldr	x0, [sp, #24]
  44edd0:	ldr	x0, [x0, #32]
  44edd4:	cmp	x0, #0x0
  44edd8:	b.eq	44ef08 <ferror@plt+0x4c598>  // b.none
  44eddc:	str	wzr, [sp, #44]
  44ede0:	ldr	x0, [sp, #24]
  44ede4:	ldr	w0, [x0, #48]
  44ede8:	ldr	w1, [sp, #44]
  44edec:	cmp	w1, w0
  44edf0:	b.cs	44ef08 <ferror@plt+0x4c598>  // b.hs, b.nlast
  44edf4:	ldr	x0, [sp, #24]
  44edf8:	ldr	x1, [x0, #32]
  44edfc:	ldr	w0, [sp, #44]
  44ee00:	lsl	x0, x0, #3
  44ee04:	add	x0, x1, x0
  44ee08:	ldr	x3, [x0]
  44ee0c:	ldr	x0, [sp, #24]
  44ee10:	ldr	x1, [x0, #40]
  44ee14:	ldr	w0, [sp, #44]
  44ee18:	lsl	x0, x0, #3
  44ee1c:	add	x0, x1, x0
  44ee20:	ldr	x0, [x0]
  44ee24:	mov	x2, x0
  44ee28:	ldr	x1, [sp, #16]
  44ee2c:	mov	x0, x3
  44ee30:	bl	46d058 <ferror@plt+0x6a6e8>
  44ee34:	cmp	w0, #0x0
  44ee38:	cset	w0, eq  // eq = none
  44ee3c:	and	w0, w0, #0xff
  44ee40:	cmp	w0, #0x0
  44ee44:	b.eq	44eee4 <ferror@plt+0x4c574>  // b.none
  44ee48:	ldr	x0, [sp, #24]
  44ee4c:	ldr	x1, [x0, #40]
  44ee50:	ldr	w0, [sp, #44]
  44ee54:	lsl	x0, x0, #3
  44ee58:	add	x0, x1, x0
  44ee5c:	ldr	x0, [x0]
  44ee60:	ldr	x1, [sp, #16]
  44ee64:	add	x0, x1, x0
  44ee68:	str	x0, [sp, #32]
  44ee6c:	ldr	x0, [sp, #32]
  44ee70:	ldrb	w0, [x0]
  44ee74:	cmp	w0, #0x2f
  44ee78:	b.ne	44eeec <ferror@plt+0x4c57c>  // b.any
  44ee7c:	ldr	x0, [sp, #32]
  44ee80:	add	x0, x0, #0x1
  44ee84:	ldrb	w0, [x0]
  44ee88:	cmp	w0, #0x2e
  44ee8c:	b.ne	44eeb8 <ferror@plt+0x4c548>  // b.any
  44ee90:	ldr	x0, [sp, #32]
  44ee94:	add	x0, x0, #0x2
  44ee98:	ldrb	w0, [x0]
  44ee9c:	cmp	w0, #0x2e
  44eea0:	b.ne	44eeb8 <ferror@plt+0x4c548>  // b.any
  44eea4:	ldr	x0, [sp, #32]
  44eea8:	add	x0, x0, #0x3
  44eeac:	ldrb	w0, [x0]
  44eeb0:	cmp	w0, #0x2f
  44eeb4:	b.eq	44eef4 <ferror@plt+0x4c584>  // b.none
  44eeb8:	ldr	x0, [sp, #24]
  44eebc:	ldr	x1, [x0, #40]
  44eec0:	ldr	w0, [sp, #44]
  44eec4:	lsl	x0, x0, #3
  44eec8:	add	x0, x1, x0
  44eecc:	ldr	x0, [x0]
  44eed0:	add	x0, x0, #0x1
  44eed4:	ldr	x1, [sp, #16]
  44eed8:	add	x0, x1, x0
  44eedc:	str	x0, [sp, #16]
  44eee0:	b	44ef08 <ferror@plt+0x4c598>
  44eee4:	nop
  44eee8:	b	44eef8 <ferror@plt+0x4c588>
  44eeec:	nop
  44eef0:	b	44eef8 <ferror@plt+0x4c588>
  44eef4:	nop
  44eef8:	ldr	w0, [sp, #44]
  44eefc:	add	w0, w0, #0x1
  44ef00:	str	w0, [sp, #44]
  44ef04:	b	44ede0 <ferror@plt+0x4c470>
  44ef08:	ldr	x0, [sp, #16]
  44ef0c:	ldrb	w0, [x0]
  44ef10:	cmp	w0, #0x2e
  44ef14:	b.ne	44ef58 <ferror@plt+0x4c5e8>  // b.any
  44ef18:	ldr	x0, [sp, #16]
  44ef1c:	add	x0, x0, #0x1
  44ef20:	ldrb	w0, [x0]
  44ef24:	cmp	w0, #0x2f
  44ef28:	b.ne	44ef58 <ferror@plt+0x4c5e8>  // b.any
  44ef2c:	ldr	x0, [sp, #16]
  44ef30:	add	x0, x0, #0x2
  44ef34:	str	x0, [sp, #16]
  44ef38:	ldr	x0, [sp, #16]
  44ef3c:	ldrb	w0, [x0]
  44ef40:	cmp	w0, #0x2f
  44ef44:	b.ne	44ef08 <ferror@plt+0x4c598>  // b.any
  44ef48:	ldr	x0, [sp, #16]
  44ef4c:	add	x0, x0, #0x1
  44ef50:	str	x0, [sp, #16]
  44ef54:	b	44ef38 <ferror@plt+0x4c5c8>
  44ef58:	ldr	x0, [sp, #16]
  44ef5c:	ldp	x29, x30, [sp], #48
  44ef60:	ret
  44ef64:	stp	x29, x30, [sp, #-16]!
  44ef68:	mov	x29, sp
  44ef6c:	mov	x1, #0x38                  	// #56
  44ef70:	mov	x0, #0x1                   	// #1
  44ef74:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  44ef78:	ldp	x29, x30, [sp], #16
  44ef7c:	ret
  44ef80:	stp	x29, x30, [sp, #-48]!
  44ef84:	mov	x29, sp
  44ef88:	str	x0, [sp, #24]
  44ef8c:	ldr	x0, [sp, #24]
  44ef90:	ldr	x0, [x0]
  44ef94:	cmp	x0, #0x0
  44ef98:	b.eq	44efec <ferror@plt+0x4c67c>  // b.none
  44ef9c:	str	wzr, [sp, #44]
  44efa0:	ldr	x0, [sp, #24]
  44efa4:	ldr	w0, [x0, #8]
  44efa8:	ldr	w1, [sp, #44]
  44efac:	cmp	w1, w0
  44efb0:	b.cs	44efe0 <ferror@plt+0x4c670>  // b.hs, b.nlast
  44efb4:	ldr	x0, [sp, #24]
  44efb8:	ldr	x1, [x0]
  44efbc:	ldr	w0, [sp, #44]
  44efc0:	lsl	x0, x0, #3
  44efc4:	add	x0, x1, x0
  44efc8:	ldr	x0, [x0]
  44efcc:	bl	402730 <free@plt>
  44efd0:	ldr	w0, [sp, #44]
  44efd4:	add	w0, w0, #0x1
  44efd8:	str	w0, [sp, #44]
  44efdc:	b	44efa0 <ferror@plt+0x4c630>
  44efe0:	ldr	x0, [sp, #24]
  44efe4:	ldr	x0, [x0]
  44efe8:	bl	402730 <free@plt>
  44efec:	ldr	x0, [sp, #24]
  44eff0:	ldr	x0, [x0, #16]
  44eff4:	cmp	x0, #0x0
  44eff8:	b.eq	44f04c <ferror@plt+0x4c6dc>  // b.none
  44effc:	str	wzr, [sp, #44]
  44f000:	ldr	x0, [sp, #24]
  44f004:	ldr	w0, [x0, #24]
  44f008:	ldr	w1, [sp, #44]
  44f00c:	cmp	w1, w0
  44f010:	b.cs	44f040 <ferror@plt+0x4c6d0>  // b.hs, b.nlast
  44f014:	ldr	x0, [sp, #24]
  44f018:	ldr	x1, [x0, #16]
  44f01c:	ldr	w0, [sp, #44]
  44f020:	lsl	x0, x0, #3
  44f024:	add	x0, x1, x0
  44f028:	ldr	x0, [x0]
  44f02c:	bl	402730 <free@plt>
  44f030:	ldr	w0, [sp, #44]
  44f034:	add	w0, w0, #0x1
  44f038:	str	w0, [sp, #44]
  44f03c:	b	44f000 <ferror@plt+0x4c690>
  44f040:	ldr	x0, [sp, #24]
  44f044:	ldr	x0, [x0, #16]
  44f048:	bl	402730 <free@plt>
  44f04c:	ldr	x0, [sp, #24]
  44f050:	ldr	x0, [x0, #32]
  44f054:	cmp	x0, #0x0
  44f058:	b.eq	44f0b8 <ferror@plt+0x4c748>  // b.none
  44f05c:	str	wzr, [sp, #44]
  44f060:	ldr	x0, [sp, #24]
  44f064:	ldr	w0, [x0, #48]
  44f068:	ldr	w1, [sp, #44]
  44f06c:	cmp	w1, w0
  44f070:	b.cs	44f0a0 <ferror@plt+0x4c730>  // b.hs, b.nlast
  44f074:	ldr	x0, [sp, #24]
  44f078:	ldr	x1, [x0, #32]
  44f07c:	ldr	w0, [sp, #44]
  44f080:	lsl	x0, x0, #3
  44f084:	add	x0, x1, x0
  44f088:	ldr	x0, [x0]
  44f08c:	bl	402730 <free@plt>
  44f090:	ldr	w0, [sp, #44]
  44f094:	add	w0, w0, #0x1
  44f098:	str	w0, [sp, #44]
  44f09c:	b	44f060 <ferror@plt+0x4c6f0>
  44f0a0:	ldr	x0, [sp, #24]
  44f0a4:	ldr	x0, [x0, #32]
  44f0a8:	bl	402730 <free@plt>
  44f0ac:	ldr	x0, [sp, #24]
  44f0b0:	ldr	x0, [x0, #40]
  44f0b4:	bl	402730 <free@plt>
  44f0b8:	ldr	x0, [sp, #24]
  44f0bc:	bl	402730 <free@plt>
  44f0c0:	nop
  44f0c4:	ldp	x29, x30, [sp], #48
  44f0c8:	ret
  44f0cc:	stp	x29, x30, [sp, #-48]!
  44f0d0:	mov	x29, sp
  44f0d4:	str	x0, [sp, #40]
  44f0d8:	str	x1, [sp, #32]
  44f0dc:	str	w2, [sp, #28]
  44f0e0:	ldr	x0, [sp, #40]
  44f0e4:	ldr	w1, [x0, #8]
  44f0e8:	ldr	x0, [sp, #40]
  44f0ec:	ldr	w0, [x0, #12]
  44f0f0:	cmp	w1, w0
  44f0f4:	b.ne	44f140 <ferror@plt+0x4c7d0>  // b.any
  44f0f8:	ldr	x0, [sp, #40]
  44f0fc:	ldr	w0, [x0, #12]
  44f100:	add	w0, w0, #0x2
  44f104:	lsl	w1, w0, #1
  44f108:	ldr	x0, [sp, #40]
  44f10c:	str	w1, [x0, #12]
  44f110:	ldr	x0, [sp, #40]
  44f114:	ldr	x2, [x0]
  44f118:	ldr	x0, [sp, #40]
  44f11c:	ldr	w0, [x0, #12]
  44f120:	mov	w0, w0
  44f124:	lsl	x0, x0, #3
  44f128:	mov	x1, x0
  44f12c:	mov	x0, x2
  44f130:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44f134:	mov	x1, x0
  44f138:	ldr	x0, [sp, #40]
  44f13c:	str	x1, [x0]
  44f140:	ldr	x1, [sp, #32]
  44f144:	ldr	x0, [sp, #40]
  44f148:	bl	44edbc <ferror@plt+0x4c44c>
  44f14c:	str	x0, [sp, #32]
  44f150:	ldr	w0, [sp, #28]
  44f154:	cmp	w0, #0x0
  44f158:	b.eq	44f16c <ferror@plt+0x4c7fc>  // b.none
  44f15c:	ldr	x0, [sp, #32]
  44f160:	bl	44eb84 <ferror@plt+0x4c214>
  44f164:	str	x0, [sp, #32]
  44f168:	b	44f178 <ferror@plt+0x4c808>
  44f16c:	ldr	x0, [sp, #32]
  44f170:	bl	46f8b4 <_obstack_memory_used@@Base+0x350>
  44f174:	str	x0, [sp, #32]
  44f178:	ldr	x0, [sp, #40]
  44f17c:	ldr	x1, [x0]
  44f180:	ldr	x0, [sp, #40]
  44f184:	ldr	w0, [x0, #8]
  44f188:	add	w3, w0, #0x1
  44f18c:	ldr	x2, [sp, #40]
  44f190:	str	w3, [x2, #8]
  44f194:	mov	w0, w0
  44f198:	lsl	x0, x0, #3
  44f19c:	add	x0, x1, x0
  44f1a0:	ldr	x1, [sp, #32]
  44f1a4:	str	x1, [x0]
  44f1a8:	nop
  44f1ac:	ldp	x29, x30, [sp], #48
  44f1b0:	ret
  44f1b4:	stp	x29, x30, [sp, #-64]!
  44f1b8:	mov	x29, sp
  44f1bc:	str	x0, [x29, #24]
  44f1c0:	str	x1, [x29, #16]
  44f1c4:	ldr	x0, [x29, #24]
  44f1c8:	ldr	w0, [x0, #8]
  44f1cc:	cmp	w0, #0x0
  44f1d0:	b.ne	44f2ac <ferror@plt+0x4c93c>  // b.any
  44f1d4:	ldr	x0, [x29, #16]
  44f1d8:	ldrb	w0, [x0]
  44f1dc:	cmp	w0, #0x0
  44f1e0:	b.ne	44f1fc <ferror@plt+0x4c88c>  // b.any
  44f1e4:	mov	w2, #0x1                   	// #1
  44f1e8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44f1ec:	add	x1, x0, #0x938
  44f1f0:	ldr	x0, [x29, #24]
  44f1f4:	bl	44f0cc <ferror@plt+0x4c75c>
  44f1f8:	b	44f2b0 <ferror@plt+0x4c940>
  44f1fc:	ldr	x0, [x29, #16]
  44f200:	bl	46eea8 <ferror@plt+0x6c538>
  44f204:	str	x0, [x29, #48]
  44f208:	ldr	x0, [x29, #48]
  44f20c:	bl	402330 <strlen@plt>
  44f210:	add	x0, x0, #0x3
  44f214:	add	x0, x0, #0xf
  44f218:	lsr	x0, x0, #4
  44f21c:	lsl	x0, x0, #4
  44f220:	sub	sp, sp, x0
  44f224:	mov	x0, sp
  44f228:	add	x0, x0, #0xf
  44f22c:	lsr	x0, x0, #4
  44f230:	lsl	x0, x0, #4
  44f234:	str	x0, [x29, #40]
  44f238:	ldr	x1, [x29, #48]
  44f23c:	ldr	x0, [x29, #40]
  44f240:	bl	4027b0 <strcpy@plt>
  44f244:	mov	w1, #0x2e                  	// #46
  44f248:	ldr	x0, [x29, #40]
  44f24c:	bl	402610 <strrchr@plt>
  44f250:	str	x0, [x29, #56]
  44f254:	ldr	x0, [x29, #56]
  44f258:	cmp	x0, #0x0
  44f25c:	b.ne	44f278 <ferror@plt+0x4c908>  // b.any
  44f260:	ldr	x0, [x29, #40]
  44f264:	bl	402330 <strlen@plt>
  44f268:	mov	x1, x0
  44f26c:	ldr	x0, [x29, #40]
  44f270:	add	x0, x0, x1
  44f274:	str	x0, [x29, #56]
  44f278:	ldr	x2, [x29, #56]
  44f27c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44f280:	add	x1, x0, #0x940
  44f284:	mov	x0, x2
  44f288:	ldrh	w2, [x1]
  44f28c:	strh	w2, [x0]
  44f290:	ldrb	w1, [x1, #2]
  44f294:	strb	w1, [x0, #2]
  44f298:	mov	w2, #0x1                   	// #1
  44f29c:	ldr	x1, [x29, #40]
  44f2a0:	ldr	x0, [x29, #24]
  44f2a4:	bl	44f0cc <ferror@plt+0x4c75c>
  44f2a8:	b	44f2b0 <ferror@plt+0x4c940>
  44f2ac:	nop
  44f2b0:	mov	sp, x29
  44f2b4:	ldp	x29, x30, [sp], #64
  44f2b8:	ret
  44f2bc:	stp	x29, x30, [sp, #-32]!
  44f2c0:	mov	x29, sp
  44f2c4:	str	x0, [sp, #24]
  44f2c8:	str	x1, [sp, #16]
  44f2cc:	ldr	x1, [sp, #16]
  44f2d0:	ldr	x0, [sp, #24]
  44f2d4:	bl	44edbc <ferror@plt+0x4c44c>
  44f2d8:	bl	44eb84 <ferror@plt+0x4c214>
  44f2dc:	str	x0, [sp, #16]
  44f2e0:	ldr	x0, [sp, #24]
  44f2e4:	ldr	w1, [x0, #24]
  44f2e8:	ldr	x0, [sp, #24]
  44f2ec:	ldr	w0, [x0, #28]
  44f2f0:	cmp	w1, w0
  44f2f4:	b.ne	44f340 <ferror@plt+0x4c9d0>  // b.any
  44f2f8:	ldr	x0, [sp, #24]
  44f2fc:	ldr	w0, [x0, #28]
  44f300:	add	w0, w0, #0x4
  44f304:	lsl	w1, w0, #1
  44f308:	ldr	x0, [sp, #24]
  44f30c:	str	w1, [x0, #28]
  44f310:	ldr	x0, [sp, #24]
  44f314:	ldr	x2, [x0, #16]
  44f318:	ldr	x0, [sp, #24]
  44f31c:	ldr	w0, [x0, #28]
  44f320:	mov	w0, w0
  44f324:	lsl	x0, x0, #3
  44f328:	mov	x1, x0
  44f32c:	mov	x0, x2
  44f330:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44f334:	mov	x1, x0
  44f338:	ldr	x0, [sp, #24]
  44f33c:	str	x1, [x0, #16]
  44f340:	ldr	x0, [sp, #24]
  44f344:	ldr	x1, [x0, #16]
  44f348:	ldr	x0, [sp, #24]
  44f34c:	ldr	w0, [x0, #24]
  44f350:	add	w3, w0, #0x1
  44f354:	ldr	x2, [sp, #24]
  44f358:	str	w3, [x2, #24]
  44f35c:	mov	w0, w0
  44f360:	lsl	x0, x0, #3
  44f364:	add	x0, x1, x0
  44f368:	ldr	x1, [sp, #16]
  44f36c:	str	x1, [x0]
  44f370:	nop
  44f374:	ldp	x29, x30, [sp], #32
  44f378:	ret
  44f37c:	stp	x29, x30, [sp, #-64]!
  44f380:	mov	x29, sp
  44f384:	str	x0, [sp, #24]
  44f388:	str	x1, [sp, #16]
  44f38c:	ldr	x0, [sp, #16]
  44f390:	str	x0, [sp, #56]
  44f394:	ldr	x0, [sp, #56]
  44f398:	ldrb	w0, [x0]
  44f39c:	cmp	w0, #0x0
  44f3a0:	b.eq	44f530 <ferror@plt+0x4cbc0>  // b.none
  44f3a4:	ldr	x0, [sp, #56]
  44f3a8:	str	x0, [sp, #48]
  44f3ac:	ldr	x0, [sp, #48]
  44f3b0:	ldrb	w0, [x0]
  44f3b4:	cmp	w0, #0x0
  44f3b8:	b.eq	44f3dc <ferror@plt+0x4ca6c>  // b.none
  44f3bc:	ldr	x0, [sp, #48]
  44f3c0:	ldrb	w0, [x0]
  44f3c4:	cmp	w0, #0x3a
  44f3c8:	b.eq	44f3dc <ferror@plt+0x4ca6c>  // b.none
  44f3cc:	ldr	x0, [sp, #48]
  44f3d0:	add	x0, x0, #0x1
  44f3d4:	str	x0, [sp, #48]
  44f3d8:	b	44f3ac <ferror@plt+0x4ca3c>
  44f3dc:	ldr	x1, [sp, #48]
  44f3e0:	ldr	x0, [sp, #56]
  44f3e4:	sub	x0, x1, x0
  44f3e8:	str	x0, [sp, #40]
  44f3ec:	ldr	x0, [sp, #40]
  44f3f0:	add	x0, x0, #0x1
  44f3f4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44f3f8:	str	x0, [sp, #32]
  44f3fc:	ldr	x2, [sp, #40]
  44f400:	ldr	x1, [sp, #56]
  44f404:	ldr	x0, [sp, #32]
  44f408:	bl	4022e0 <memcpy@plt>
  44f40c:	ldr	x1, [sp, #32]
  44f410:	ldr	x0, [sp, #40]
  44f414:	add	x0, x1, x0
  44f418:	strb	wzr, [x0]
  44f41c:	ldr	x0, [sp, #48]
  44f420:	ldrb	w0, [x0]
  44f424:	cmp	w0, #0x3a
  44f428:	b.ne	44f438 <ferror@plt+0x4cac8>  // b.any
  44f42c:	ldr	x0, [sp, #48]
  44f430:	add	x0, x0, #0x1
  44f434:	str	x0, [sp, #48]
  44f438:	ldr	x0, [sp, #24]
  44f43c:	ldr	w1, [x0, #48]
  44f440:	ldr	x0, [sp, #24]
  44f444:	ldr	w0, [x0, #52]
  44f448:	cmp	w1, w0
  44f44c:	b.ne	44f4c8 <ferror@plt+0x4cb58>  // b.any
  44f450:	ldr	x0, [sp, #24]
  44f454:	ldr	w0, [x0, #52]
  44f458:	add	w0, w0, #0x4
  44f45c:	lsl	w1, w0, #1
  44f460:	ldr	x0, [sp, #24]
  44f464:	str	w1, [x0, #52]
  44f468:	ldr	x0, [sp, #24]
  44f46c:	ldr	x2, [x0, #32]
  44f470:	ldr	x0, [sp, #24]
  44f474:	ldr	w0, [x0, #52]
  44f478:	mov	w0, w0
  44f47c:	lsl	x0, x0, #3
  44f480:	mov	x1, x0
  44f484:	mov	x0, x2
  44f488:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44f48c:	mov	x1, x0
  44f490:	ldr	x0, [sp, #24]
  44f494:	str	x1, [x0, #32]
  44f498:	ldr	x0, [sp, #24]
  44f49c:	ldr	x2, [x0, #40]
  44f4a0:	ldr	x0, [sp, #24]
  44f4a4:	ldr	w0, [x0, #52]
  44f4a8:	mov	w0, w0
  44f4ac:	lsl	x0, x0, #3
  44f4b0:	mov	x1, x0
  44f4b4:	mov	x0, x2
  44f4b8:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44f4bc:	mov	x1, x0
  44f4c0:	ldr	x0, [sp, #24]
  44f4c4:	str	x1, [x0, #40]
  44f4c8:	ldr	x0, [sp, #24]
  44f4cc:	ldr	x1, [x0, #32]
  44f4d0:	ldr	x0, [sp, #24]
  44f4d4:	ldr	w0, [x0, #48]
  44f4d8:	mov	w0, w0
  44f4dc:	lsl	x0, x0, #3
  44f4e0:	add	x0, x1, x0
  44f4e4:	ldr	x1, [sp, #32]
  44f4e8:	str	x1, [x0]
  44f4ec:	ldr	x0, [sp, #24]
  44f4f0:	ldr	x1, [x0, #40]
  44f4f4:	ldr	x0, [sp, #24]
  44f4f8:	ldr	w0, [x0, #48]
  44f4fc:	mov	w0, w0
  44f500:	lsl	x0, x0, #3
  44f504:	add	x0, x1, x0
  44f508:	ldr	x1, [sp, #40]
  44f50c:	str	x1, [x0]
  44f510:	ldr	x0, [sp, #24]
  44f514:	ldr	w0, [x0, #48]
  44f518:	add	w1, w0, #0x1
  44f51c:	ldr	x0, [sp, #24]
  44f520:	str	w1, [x0, #48]
  44f524:	ldr	x0, [sp, #48]
  44f528:	str	x0, [sp, #56]
  44f52c:	b	44f394 <ferror@plt+0x4ca24>
  44f530:	nop
  44f534:	ldp	x29, x30, [sp], #64
  44f538:	ret
  44f53c:	stp	x29, x30, [sp, #-64]!
  44f540:	mov	x29, sp
  44f544:	str	x0, [sp, #40]
  44f548:	str	x1, [sp, #32]
  44f54c:	str	w2, [sp, #28]
  44f550:	str	wzr, [sp, #56]
  44f554:	ldr	w0, [sp, #28]
  44f558:	cmp	w0, #0x0
  44f55c:	b.eq	44f574 <ferror@plt+0x4cc04>  // b.none
  44f560:	ldr	w0, [sp, #28]
  44f564:	cmp	w0, #0x21
  44f568:	b.hi	44f574 <ferror@plt+0x4cc04>  // b.pmore
  44f56c:	mov	w0, #0x22                  	// #34
  44f570:	str	w0, [sp, #28]
  44f574:	str	wzr, [sp, #60]
  44f578:	ldr	x0, [sp, #40]
  44f57c:	ldr	w0, [x0, #8]
  44f580:	ldr	w1, [sp, #60]
  44f584:	cmp	w1, w0
  44f588:	b.cs	44f654 <ferror@plt+0x4cce4>  // b.hs, b.nlast
  44f58c:	ldr	x0, [sp, #40]
  44f590:	ldr	x1, [x0]
  44f594:	ldr	w0, [sp, #60]
  44f598:	lsl	x0, x0, #3
  44f59c:	add	x0, x1, x0
  44f5a0:	ldr	x0, [x0]
  44f5a4:	bl	402330 <strlen@plt>
  44f5a8:	str	w0, [sp, #52]
  44f5ac:	ldr	w1, [sp, #56]
  44f5b0:	ldr	w0, [sp, #52]
  44f5b4:	add	w0, w1, w0
  44f5b8:	str	w0, [sp, #56]
  44f5bc:	ldr	w0, [sp, #60]
  44f5c0:	cmp	w0, #0x0
  44f5c4:	b.eq	44f624 <ferror@plt+0x4ccb4>  // b.none
  44f5c8:	ldr	w0, [sp, #28]
  44f5cc:	cmp	w0, #0x0
  44f5d0:	b.eq	44f60c <ferror@plt+0x4cc9c>  // b.none
  44f5d4:	ldr	w1, [sp, #56]
  44f5d8:	ldr	w0, [sp, #28]
  44f5dc:	cmp	w1, w0
  44f5e0:	b.ls	44f60c <ferror@plt+0x4cc9c>  // b.plast
  44f5e4:	ldr	x3, [sp, #32]
  44f5e8:	mov	x2, #0x4                   	// #4
  44f5ec:	mov	x1, #0x1                   	// #1
  44f5f0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44f5f4:	add	x0, x0, #0x948
  44f5f8:	bl	402310 <fwrite_unlocked@plt>
  44f5fc:	ldr	w0, [sp, #52]
  44f600:	add	w0, w0, #0x1
  44f604:	str	w0, [sp, #56]
  44f608:	b	44f624 <ferror@plt+0x4ccb4>
  44f60c:	ldr	x1, [sp, #32]
  44f610:	mov	w0, #0x20                  	// #32
  44f614:	bl	402430 <putc_unlocked@plt>
  44f618:	ldr	w0, [sp, #56]
  44f61c:	add	w0, w0, #0x1
  44f620:	str	w0, [sp, #56]
  44f624:	ldr	x0, [sp, #40]
  44f628:	ldr	x1, [x0]
  44f62c:	ldr	w0, [sp, #60]
  44f630:	lsl	x0, x0, #3
  44f634:	add	x0, x1, x0
  44f638:	ldr	x0, [x0]
  44f63c:	ldr	x1, [sp, #32]
  44f640:	bl	402870 <fputs_unlocked@plt>
  44f644:	ldr	w0, [sp, #60]
  44f648:	add	w0, w0, #0x1
  44f64c:	str	w0, [sp, #60]
  44f650:	b	44f578 <ferror@plt+0x4cc08>
  44f654:	ldr	x1, [sp, #32]
  44f658:	mov	w0, #0x3a                  	// #58
  44f65c:	bl	402430 <putc_unlocked@plt>
  44f660:	ldr	w0, [sp, #56]
  44f664:	add	w0, w0, #0x1
  44f668:	str	w0, [sp, #56]
  44f66c:	str	wzr, [sp, #60]
  44f670:	ldr	x0, [sp, #40]
  44f674:	ldr	w0, [x0, #24]
  44f678:	ldr	w1, [sp, #60]
  44f67c:	cmp	w1, w0
  44f680:	b.cs	44f740 <ferror@plt+0x4cdd0>  // b.hs, b.nlast
  44f684:	ldr	x0, [sp, #40]
  44f688:	ldr	x1, [x0, #16]
  44f68c:	ldr	w0, [sp, #60]
  44f690:	lsl	x0, x0, #3
  44f694:	add	x0, x1, x0
  44f698:	ldr	x0, [x0]
  44f69c:	bl	402330 <strlen@plt>
  44f6a0:	str	w0, [sp, #52]
  44f6a4:	ldr	w1, [sp, #56]
  44f6a8:	ldr	w0, [sp, #52]
  44f6ac:	add	w0, w1, w0
  44f6b0:	str	w0, [sp, #56]
  44f6b4:	ldr	w0, [sp, #28]
  44f6b8:	cmp	w0, #0x0
  44f6bc:	b.eq	44f6f8 <ferror@plt+0x4cd88>  // b.none
  44f6c0:	ldr	w1, [sp, #56]
  44f6c4:	ldr	w0, [sp, #28]
  44f6c8:	cmp	w1, w0
  44f6cc:	b.ls	44f6f8 <ferror@plt+0x4cd88>  // b.plast
  44f6d0:	ldr	x3, [sp, #32]
  44f6d4:	mov	x2, #0x4                   	// #4
  44f6d8:	mov	x1, #0x1                   	// #1
  44f6dc:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  44f6e0:	add	x0, x0, #0x948
  44f6e4:	bl	402310 <fwrite_unlocked@plt>
  44f6e8:	ldr	w0, [sp, #52]
  44f6ec:	add	w0, w0, #0x1
  44f6f0:	str	w0, [sp, #56]
  44f6f4:	b	44f710 <ferror@plt+0x4cda0>
  44f6f8:	ldr	x1, [sp, #32]
  44f6fc:	mov	w0, #0x20                  	// #32
  44f700:	bl	402430 <putc_unlocked@plt>
  44f704:	ldr	w0, [sp, #56]
  44f708:	add	w0, w0, #0x1
  44f70c:	str	w0, [sp, #56]
  44f710:	ldr	x0, [sp, #40]
  44f714:	ldr	x1, [x0, #16]
  44f718:	ldr	w0, [sp, #60]
  44f71c:	lsl	x0, x0, #3
  44f720:	add	x0, x1, x0
  44f724:	ldr	x0, [x0]
  44f728:	ldr	x1, [sp, #32]
  44f72c:	bl	402870 <fputs_unlocked@plt>
  44f730:	ldr	w0, [sp, #60]
  44f734:	add	w0, w0, #0x1
  44f738:	str	w0, [sp, #60]
  44f73c:	b	44f670 <ferror@plt+0x4cd00>
  44f740:	ldr	x1, [sp, #32]
  44f744:	mov	w0, #0xa                   	// #10
  44f748:	bl	402430 <putc_unlocked@plt>
  44f74c:	nop
  44f750:	ldp	x29, x30, [sp], #64
  44f754:	ret
  44f758:	stp	x29, x30, [sp, #-48]!
  44f75c:	mov	x29, sp
  44f760:	str	x0, [sp, #24]
  44f764:	str	x1, [sp, #16]
  44f768:	mov	w0, #0x1                   	// #1
  44f76c:	str	w0, [sp, #44]
  44f770:	ldr	x0, [sp, #24]
  44f774:	ldr	w0, [x0, #24]
  44f778:	ldr	w1, [sp, #44]
  44f77c:	cmp	w1, w0
  44f780:	b.cs	44f7d8 <ferror@plt+0x4ce68>  // b.hs, b.nlast
  44f784:	ldr	x1, [sp, #16]
  44f788:	mov	w0, #0xa                   	// #10
  44f78c:	bl	402430 <putc_unlocked@plt>
  44f790:	ldr	x0, [sp, #24]
  44f794:	ldr	x1, [x0, #16]
  44f798:	ldr	w0, [sp, #44]
  44f79c:	lsl	x0, x0, #3
  44f7a0:	add	x0, x1, x0
  44f7a4:	ldr	x0, [x0]
  44f7a8:	ldr	x1, [sp, #16]
  44f7ac:	bl	402870 <fputs_unlocked@plt>
  44f7b0:	ldr	x1, [sp, #16]
  44f7b4:	mov	w0, #0x3a                  	// #58
  44f7b8:	bl	402430 <putc_unlocked@plt>
  44f7bc:	ldr	x1, [sp, #16]
  44f7c0:	mov	w0, #0xa                   	// #10
  44f7c4:	bl	402430 <putc_unlocked@plt>
  44f7c8:	ldr	w0, [sp, #44]
  44f7cc:	add	w0, w0, #0x1
  44f7d0:	str	w0, [sp, #44]
  44f7d4:	b	44f770 <ferror@plt+0x4ce00>
  44f7d8:	nop
  44f7dc:	ldp	x29, x30, [sp], #48
  44f7e0:	ret
  44f7e4:	stp	x29, x30, [sp, #-48]!
  44f7e8:	mov	x29, sp
  44f7ec:	str	x0, [sp, #24]
  44f7f0:	str	x1, [sp, #16]
  44f7f4:	ldr	x0, [sp, #24]
  44f7f8:	add	x0, x0, #0x18
  44f7fc:	ldr	x3, [sp, #16]
  44f800:	mov	x2, #0x1                   	// #1
  44f804:	mov	x1, #0x4                   	// #4
  44f808:	bl	402310 <fwrite_unlocked@plt>
  44f80c:	cmp	x0, #0x1
  44f810:	cset	w0, ne  // ne = any
  44f814:	and	w0, w0, #0xff
  44f818:	cmp	w0, #0x0
  44f81c:	b.eq	44f828 <ferror@plt+0x4ceb8>  // b.none
  44f820:	mov	w0, #0xffffffff            	// #-1
  44f824:	b	44f8e8 <ferror@plt+0x4cf78>
  44f828:	str	wzr, [sp, #44]
  44f82c:	ldr	x0, [sp, #24]
  44f830:	ldr	w0, [x0, #24]
  44f834:	ldr	w1, [sp, #44]
  44f838:	cmp	w1, w0
  44f83c:	b.cs	44f8e4 <ferror@plt+0x4cf74>  // b.hs, b.nlast
  44f840:	ldr	x0, [sp, #24]
  44f844:	ldr	x1, [x0, #16]
  44f848:	ldr	w0, [sp, #44]
  44f84c:	lsl	x0, x0, #3
  44f850:	add	x0, x1, x0
  44f854:	ldr	x0, [x0]
  44f858:	bl	402330 <strlen@plt>
  44f85c:	str	x0, [sp, #32]
  44f860:	add	x0, sp, #0x20
  44f864:	ldr	x3, [sp, #16]
  44f868:	mov	x2, #0x1                   	// #1
  44f86c:	mov	x1, #0x8                   	// #8
  44f870:	bl	402310 <fwrite_unlocked@plt>
  44f874:	cmp	x0, #0x1
  44f878:	cset	w0, ne  // ne = any
  44f87c:	and	w0, w0, #0xff
  44f880:	cmp	w0, #0x0
  44f884:	b.eq	44f890 <ferror@plt+0x4cf20>  // b.none
  44f888:	mov	w0, #0xffffffff            	// #-1
  44f88c:	b	44f8e8 <ferror@plt+0x4cf78>
  44f890:	ldr	x0, [sp, #24]
  44f894:	ldr	x1, [x0, #16]
  44f898:	ldr	w0, [sp, #44]
  44f89c:	lsl	x0, x0, #3
  44f8a0:	add	x0, x1, x0
  44f8a4:	ldr	x0, [x0]
  44f8a8:	ldr	x1, [sp, #32]
  44f8ac:	ldr	x3, [sp, #16]
  44f8b0:	mov	x2, #0x1                   	// #1
  44f8b4:	bl	402310 <fwrite_unlocked@plt>
  44f8b8:	cmp	x0, #0x1
  44f8bc:	cset	w0, ne  // ne = any
  44f8c0:	and	w0, w0, #0xff
  44f8c4:	cmp	w0, #0x0
  44f8c8:	b.eq	44f8d4 <ferror@plt+0x4cf64>  // b.none
  44f8cc:	mov	w0, #0xffffffff            	// #-1
  44f8d0:	b	44f8e8 <ferror@plt+0x4cf78>
  44f8d4:	ldr	w0, [sp, #44]
  44f8d8:	add	w0, w0, #0x1
  44f8dc:	str	w0, [sp, #44]
  44f8e0:	b	44f82c <ferror@plt+0x4cebc>
  44f8e4:	mov	w0, #0x0                   	// #0
  44f8e8:	ldp	x29, x30, [sp], #48
  44f8ec:	ret
  44f8f0:	stp	x29, x30, [sp, #-96]!
  44f8f4:	mov	x29, sp
  44f8f8:	str	x0, [sp, #40]
  44f8fc:	str	x1, [sp, #32]
  44f900:	str	x2, [sp, #24]
  44f904:	mov	x0, #0x200                 	// #512
  44f908:	str	x0, [sp, #80]
  44f90c:	add	x0, sp, #0x44
  44f910:	ldr	x3, [sp, #32]
  44f914:	mov	x2, #0x4                   	// #4
  44f918:	mov	x1, #0x1                   	// #1
  44f91c:	bl	402680 <fread_unlocked@plt>
  44f920:	cmp	x0, #0x4
  44f924:	cset	w0, ne  // ne = any
  44f928:	and	w0, w0, #0xff
  44f92c:	cmp	w0, #0x0
  44f930:	b.eq	44f93c <ferror@plt+0x4cfcc>  // b.none
  44f934:	mov	w0, #0xffffffff            	// #-1
  44f938:	b	44fa74 <ferror@plt+0x4d104>
  44f93c:	ldr	x0, [sp, #80]
  44f940:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  44f944:	str	x0, [sp, #72]
  44f948:	str	wzr, [sp, #92]
  44f94c:	ldr	w0, [sp, #68]
  44f950:	ldr	w1, [sp, #92]
  44f954:	cmp	w1, w0
  44f958:	b.cs	44fa68 <ferror@plt+0x4d0f8>  // b.hs, b.nlast
  44f95c:	add	x0, sp, #0x38
  44f960:	ldr	x3, [sp, #32]
  44f964:	mov	x2, #0x8                   	// #8
  44f968:	mov	x1, #0x1                   	// #1
  44f96c:	bl	402680 <fread_unlocked@plt>
  44f970:	cmp	x0, #0x8
  44f974:	cset	w0, ne  // ne = any
  44f978:	and	w0, w0, #0xff
  44f97c:	cmp	w0, #0x0
  44f980:	b.eq	44f994 <ferror@plt+0x4d024>  // b.none
  44f984:	ldr	x0, [sp, #72]
  44f988:	bl	402730 <free@plt>
  44f98c:	mov	w0, #0xffffffff            	// #-1
  44f990:	b	44fa74 <ferror@plt+0x4d104>
  44f994:	ldr	x0, [sp, #56]
  44f998:	add	x0, x0, #0x1
  44f99c:	ldr	x1, [sp, #80]
  44f9a0:	cmp	x1, x0
  44f9a4:	b.cs	44f9c4 <ferror@plt+0x4d054>  // b.hs, b.nlast
  44f9a8:	ldr	x0, [sp, #56]
  44f9ac:	add	x0, x0, #0x80
  44f9b0:	str	x0, [sp, #80]
  44f9b4:	ldr	x1, [sp, #80]
  44f9b8:	ldr	x0, [sp, #72]
  44f9bc:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  44f9c0:	str	x0, [sp, #72]
  44f9c4:	ldr	x0, [sp, #56]
  44f9c8:	ldr	x3, [sp, #32]
  44f9cc:	mov	x2, x0
  44f9d0:	mov	x1, #0x1                   	// #1
  44f9d4:	ldr	x0, [sp, #72]
  44f9d8:	bl	402680 <fread_unlocked@plt>
  44f9dc:	mov	x1, x0
  44f9e0:	ldr	x0, [sp, #56]
  44f9e4:	cmp	x1, x0
  44f9e8:	cset	w0, ne  // ne = any
  44f9ec:	and	w0, w0, #0xff
  44f9f0:	cmp	w0, #0x0
  44f9f4:	b.eq	44fa08 <ferror@plt+0x4d098>  // b.none
  44f9f8:	ldr	x0, [sp, #72]
  44f9fc:	bl	402730 <free@plt>
  44fa00:	mov	w0, #0xffffffff            	// #-1
  44fa04:	b	44fa74 <ferror@plt+0x4d104>
  44fa08:	ldr	x0, [sp, #56]
  44fa0c:	ldr	x1, [sp, #72]
  44fa10:	add	x0, x1, x0
  44fa14:	strb	wzr, [x0]
  44fa18:	ldr	x0, [sp, #24]
  44fa1c:	cmp	x0, #0x0
  44fa20:	b.eq	44fa40 <ferror@plt+0x4d0d0>  // b.none
  44fa24:	ldr	x1, [sp, #24]
  44fa28:	ldr	x0, [sp, #72]
  44fa2c:	bl	46d034 <ferror@plt+0x6a6c4>
  44fa30:	cmp	w0, #0x0
  44fa34:	b.eq	44fa40 <ferror@plt+0x4d0d0>  // b.none
  44fa38:	mov	w0, #0x1                   	// #1
  44fa3c:	b	44fa44 <ferror@plt+0x4d0d4>
  44fa40:	mov	w0, #0x0                   	// #0
  44fa44:	cmp	w0, #0x0
  44fa48:	b.eq	44fa58 <ferror@plt+0x4d0e8>  // b.none
  44fa4c:	ldr	x1, [sp, #72]
  44fa50:	ldr	x0, [sp, #40]
  44fa54:	bl	44f2bc <ferror@plt+0x4c94c>
  44fa58:	ldr	w0, [sp, #92]
  44fa5c:	add	w0, w0, #0x1
  44fa60:	str	w0, [sp, #92]
  44fa64:	b	44f94c <ferror@plt+0x4cfdc>
  44fa68:	ldr	x0, [sp, #72]
  44fa6c:	bl	402730 <free@plt>
  44fa70:	mov	w0, #0x0                   	// #0
  44fa74:	ldp	x29, x30, [sp], #96
  44fa78:	ret
  44fa7c:	sub	sp, sp, #0x20
  44fa80:	str	x0, [sp, #8]
  44fa84:	str	x1, [sp]
  44fa88:	ldr	x0, [sp]
  44fa8c:	str	x0, [sp, #24]
  44fa90:	str	wzr, [sp, #20]
  44fa94:	ldr	x0, [sp, #24]
  44fa98:	sub	x1, x0, #0x1
  44fa9c:	str	x1, [sp, #24]
  44faa0:	cmp	x0, #0x0
  44faa4:	cset	w0, ne  // ne = any
  44faa8:	and	w0, w0, #0xff
  44faac:	cmp	w0, #0x0
  44fab0:	b.eq	44fae0 <ferror@plt+0x4d170>  // b.none
  44fab4:	ldr	w1, [sp, #20]
  44fab8:	mov	w0, #0x43                  	// #67
  44fabc:	mul	w1, w1, w0
  44fac0:	ldr	x0, [sp, #8]
  44fac4:	add	x2, x0, #0x1
  44fac8:	str	x2, [sp, #8]
  44facc:	ldrb	w0, [x0]
  44fad0:	add	w0, w1, w0
  44fad4:	sub	w0, w0, #0x71
  44fad8:	str	w0, [sp, #20]
  44fadc:	b	44fa94 <ferror@plt+0x4d124>
  44fae0:	ldr	x0, [sp]
  44fae4:	mov	w1, w0
  44fae8:	ldr	w0, [sp, #20]
  44faec:	add	w0, w1, w0
  44faf0:	add	sp, sp, #0x20
  44faf4:	ret
  44faf8:	stp	x29, x30, [sp, #-48]!
  44fafc:	mov	x29, sp
  44fb00:	str	w0, [sp, #28]
  44fb04:	ldr	w0, [sp, #28]
  44fb08:	mov	w1, #0x1                   	// #1
  44fb0c:	lsl	w0, w1, w0
  44fb10:	str	w0, [sp, #44]
  44fb14:	mov	x1, #0x90                  	// #144
  44fb18:	mov	x0, #0x1                   	// #1
  44fb1c:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  44fb20:	str	x0, [sp, #32]
  44fb24:	ldr	x5, [sp, #32]
  44fb28:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  44fb2c:	add	x4, x0, #0x730
  44fb30:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  44fb34:	add	x3, x0, #0x718
  44fb38:	mov	x2, #0x0                   	// #0
  44fb3c:	mov	x1, #0x0                   	// #0
  44fb40:	mov	x0, x5
  44fb44:	bl	46f11c <_obstack_begin@@Base>
  44fb48:	ldr	x0, [sp, #32]
  44fb4c:	str	xzr, [x0, #48]
  44fb50:	ldr	w0, [sp, #44]
  44fb54:	mov	x1, #0x8                   	// #8
  44fb58:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  44fb5c:	mov	x1, x0
  44fb60:	ldr	x0, [sp, #32]
  44fb64:	str	x1, [x0, #88]
  44fb68:	ldr	x0, [sp, #32]
  44fb6c:	mov	w1, #0x1                   	// #1
  44fb70:	strb	w1, [x0, #136]
  44fb74:	ldr	x0, [sp, #32]
  44fb78:	ldr	w1, [sp, #44]
  44fb7c:	str	w1, [x0, #112]
  44fb80:	ldr	x0, [sp, #32]
  44fb84:	ldp	x29, x30, [sp], #48
  44fb88:	ret
  44fb8c:	stp	x29, x30, [sp, #-48]!
  44fb90:	mov	x29, sp
  44fb94:	str	x0, [sp, #24]
  44fb98:	ldr	x0, [sp, #24]
  44fb9c:	str	x0, [sp, #40]
  44fba0:	str	xzr, [sp, #32]
  44fba4:	ldr	x0, [sp, #40]
  44fba8:	ldr	x0, [x0, #8]
  44fbac:	ldr	x1, [sp, #32]
  44fbb0:	cmp	x1, x0
  44fbb4:	b.ls	44fbec <ferror@plt+0x4d27c>  // b.plast
  44fbb8:	ldr	x0, [sp, #40]
  44fbbc:	ldr	x0, [x0, #32]
  44fbc0:	ldr	x1, [sp, #32]
  44fbc4:	cmp	x1, x0
  44fbc8:	b.cs	44fbec <ferror@plt+0x4d27c>  // b.hs, b.nlast
  44fbcc:	ldr	x0, [sp, #40]
  44fbd0:	ldr	x1, [sp, #32]
  44fbd4:	str	x1, [x0, #16]
  44fbd8:	ldr	x0, [sp, #40]
  44fbdc:	ldr	x1, [x0, #16]
  44fbe0:	ldr	x0, [sp, #40]
  44fbe4:	str	x1, [x0, #24]
  44fbe8:	b	44fbf8 <ferror@plt+0x4d288>
  44fbec:	ldr	x1, [sp, #32]
  44fbf0:	ldr	x0, [sp, #40]
  44fbf4:	bl	46f480 <_obstack_free@@Base>
  44fbf8:	ldr	x0, [sp, #24]
  44fbfc:	ldrb	w0, [x0, #136]
  44fc00:	cmp	w0, #0x0
  44fc04:	b.eq	44fc14 <ferror@plt+0x4d2a4>  // b.none
  44fc08:	ldr	x0, [sp, #24]
  44fc0c:	ldr	x0, [x0, #88]
  44fc10:	bl	402730 <free@plt>
  44fc14:	ldr	x0, [sp, #24]
  44fc18:	bl	402730 <free@plt>
  44fc1c:	nop
  44fc20:	ldp	x29, x30, [sp], #48
  44fc24:	ret
  44fc28:	stp	x29, x30, [sp, #-48]!
  44fc2c:	mov	x29, sp
  44fc30:	str	x0, [sp, #40]
  44fc34:	str	x1, [sp, #32]
  44fc38:	str	x2, [sp, #24]
  44fc3c:	str	w3, [sp, #20]
  44fc40:	ldr	x1, [sp, #24]
  44fc44:	ldr	x0, [sp, #32]
  44fc48:	bl	44fa7c <ferror@plt+0x4d10c>
  44fc4c:	ldr	w4, [sp, #20]
  44fc50:	mov	w3, w0
  44fc54:	ldr	x2, [sp, #24]
  44fc58:	ldr	x1, [sp, #32]
  44fc5c:	ldr	x0, [sp, #40]
  44fc60:	bl	44fc6c <ferror@plt+0x4d2fc>
  44fc64:	ldp	x29, x30, [sp], #48
  44fc68:	ret
  44fc6c:	stp	x29, x30, [sp, #-144]!
  44fc70:	mov	x29, sp
  44fc74:	str	x0, [sp, #40]
  44fc78:	str	x1, [sp, #32]
  44fc7c:	str	x2, [sp, #24]
  44fc80:	str	w3, [sp, #20]
  44fc84:	str	w4, [sp, #16]
  44fc88:	ldr	x0, [sp, #40]
  44fc8c:	ldr	w0, [x0, #112]
  44fc90:	str	w0, [sp, #136]
  44fc94:	ldr	x0, [sp, #40]
  44fc98:	ldr	w0, [x0, #112]
  44fc9c:	sub	w0, w0, #0x1
  44fca0:	mov	w0, w0
  44fca4:	str	x0, [sp, #128]
  44fca8:	ldr	x0, [sp, #128]
  44fcac:	mov	w1, w0
  44fcb0:	ldr	w0, [sp, #20]
  44fcb4:	and	w0, w0, w1
  44fcb8:	str	w0, [sp, #140]
  44fcbc:	ldr	x0, [sp, #40]
  44fcc0:	ldr	w0, [x0, #128]
  44fcc4:	add	w1, w0, #0x1
  44fcc8:	ldr	x0, [sp, #40]
  44fccc:	str	w1, [x0, #128]
  44fcd0:	ldr	x0, [sp, #40]
  44fcd4:	ldr	x1, [x0, #88]
  44fcd8:	ldr	w0, [sp, #140]
  44fcdc:	lsl	x0, x0, #3
  44fce0:	add	x0, x1, x0
  44fce4:	ldr	x0, [x0]
  44fce8:	str	x0, [sp, #120]
  44fcec:	ldr	x0, [sp, #120]
  44fcf0:	cmp	x0, #0x0
  44fcf4:	b.eq	44fe4c <ferror@plt+0x4d4dc>  // b.none
  44fcf8:	ldr	x0, [sp, #120]
  44fcfc:	cmn	x0, #0x1
  44fd00:	b.ne	44fd10 <ferror@plt+0x4d3a0>  // b.any
  44fd04:	ldr	w0, [sp, #140]
  44fd08:	str	w0, [sp, #136]
  44fd0c:	b	44fd5c <ferror@plt+0x4d3ec>
  44fd10:	ldr	x0, [sp, #120]
  44fd14:	ldr	w0, [x0, #12]
  44fd18:	ldr	w1, [sp, #20]
  44fd1c:	cmp	w1, w0
  44fd20:	b.ne	44fd5c <ferror@plt+0x4d3ec>  // b.any
  44fd24:	ldr	x0, [sp, #120]
  44fd28:	ldr	w0, [x0, #8]
  44fd2c:	ldr	x1, [sp, #24]
  44fd30:	cmp	w0, w1
  44fd34:	b.ne	44fd5c <ferror@plt+0x4d3ec>  // b.any
  44fd38:	ldr	x0, [sp, #120]
  44fd3c:	ldr	x0, [x0]
  44fd40:	ldr	x2, [sp, #24]
  44fd44:	ldr	x1, [sp, #32]
  44fd48:	bl	402690 <memcmp@plt>
  44fd4c:	cmp	w0, #0x0
  44fd50:	b.ne	44fd5c <ferror@plt+0x4d3ec>  // b.any
  44fd54:	ldr	x0, [sp, #120]
  44fd58:	b	4500ec <ferror@plt+0x4d77c>
  44fd5c:	ldr	w1, [sp, #20]
  44fd60:	mov	w0, w1
  44fd64:	lsl	w0, w0, #4
  44fd68:	add	w0, w0, w1
  44fd6c:	ldr	x1, [sp, #128]
  44fd70:	and	w0, w0, w1
  44fd74:	orr	w0, w0, #0x1
  44fd78:	str	w0, [sp, #116]
  44fd7c:	ldr	x0, [sp, #40]
  44fd80:	ldr	w0, [x0, #132]
  44fd84:	add	w1, w0, #0x1
  44fd88:	ldr	x0, [sp, #40]
  44fd8c:	str	w1, [x0, #132]
  44fd90:	ldr	w1, [sp, #140]
  44fd94:	ldr	w0, [sp, #116]
  44fd98:	add	w0, w1, w0
  44fd9c:	ldr	x1, [sp, #128]
  44fda0:	and	w0, w0, w1
  44fda4:	str	w0, [sp, #140]
  44fda8:	ldr	x0, [sp, #40]
  44fdac:	ldr	x1, [x0, #88]
  44fdb0:	ldr	w0, [sp, #140]
  44fdb4:	lsl	x0, x0, #3
  44fdb8:	add	x0, x1, x0
  44fdbc:	ldr	x0, [x0]
  44fdc0:	str	x0, [sp, #120]
  44fdc4:	ldr	x0, [sp, #120]
  44fdc8:	cmp	x0, #0x0
  44fdcc:	b.eq	44fe48 <ferror@plt+0x4d4d8>  // b.none
  44fdd0:	ldr	x0, [sp, #120]
  44fdd4:	cmn	x0, #0x1
  44fdd8:	b.ne	44fdfc <ferror@plt+0x4d48c>  // b.any
  44fddc:	ldr	x0, [sp, #40]
  44fde0:	ldr	w0, [x0, #112]
  44fde4:	ldr	w1, [sp, #136]
  44fde8:	cmp	w1, w0
  44fdec:	b.eq	44fd7c <ferror@plt+0x4d40c>  // b.none
  44fdf0:	ldr	w0, [sp, #140]
  44fdf4:	str	w0, [sp, #136]
  44fdf8:	b	44fd7c <ferror@plt+0x4d40c>
  44fdfc:	ldr	x0, [sp, #120]
  44fe00:	ldr	w0, [x0, #12]
  44fe04:	ldr	w1, [sp, #20]
  44fe08:	cmp	w1, w0
  44fe0c:	b.ne	44fd7c <ferror@plt+0x4d40c>  // b.any
  44fe10:	ldr	x0, [sp, #120]
  44fe14:	ldr	w0, [x0, #8]
  44fe18:	ldr	x1, [sp, #24]
  44fe1c:	cmp	w0, w1
  44fe20:	b.ne	44fd7c <ferror@plt+0x4d40c>  // b.any
  44fe24:	ldr	x0, [sp, #120]
  44fe28:	ldr	x0, [x0]
  44fe2c:	ldr	x2, [sp, #24]
  44fe30:	ldr	x1, [sp, #32]
  44fe34:	bl	402690 <memcmp@plt>
  44fe38:	cmp	w0, #0x0
  44fe3c:	b.ne	44fd7c <ferror@plt+0x4d40c>  // b.any
  44fe40:	ldr	x0, [sp, #120]
  44fe44:	b	4500ec <ferror@plt+0x4d77c>
  44fe48:	nop
  44fe4c:	ldr	w0, [sp, #16]
  44fe50:	cmp	w0, #0x0
  44fe54:	b.ne	44fe60 <ferror@plt+0x4d4f0>  // b.any
  44fe58:	mov	x0, #0x0                   	// #0
  44fe5c:	b	4500ec <ferror@plt+0x4d77c>
  44fe60:	ldr	x0, [sp, #40]
  44fe64:	ldr	w0, [x0, #112]
  44fe68:	ldr	w1, [sp, #136]
  44fe6c:	cmp	w1, w0
  44fe70:	b.eq	44fe7c <ferror@plt+0x4d50c>  // b.none
  44fe74:	ldr	w0, [sp, #136]
  44fe78:	str	w0, [sp, #140]
  44fe7c:	ldr	x0, [sp, #40]
  44fe80:	ldr	x1, [x0, #96]
  44fe84:	ldr	x0, [sp, #40]
  44fe88:	blr	x1
  44fe8c:	str	x0, [sp, #120]
  44fe90:	ldr	x0, [sp, #40]
  44fe94:	ldr	x1, [x0, #88]
  44fe98:	ldr	w0, [sp, #140]
  44fe9c:	lsl	x0, x0, #3
  44fea0:	add	x0, x1, x0
  44fea4:	ldr	x1, [sp, #120]
  44fea8:	str	x1, [x0]
  44feac:	ldr	x0, [sp, #24]
  44feb0:	mov	w1, w0
  44feb4:	ldr	x0, [sp, #120]
  44feb8:	str	w1, [x0, #8]
  44febc:	ldr	x0, [sp, #120]
  44fec0:	ldr	w1, [sp, #20]
  44fec4:	str	w1, [x0, #12]
  44fec8:	ldr	x0, [sp, #40]
  44fecc:	ldr	x0, [x0, #104]
  44fed0:	cmp	x0, #0x0
  44fed4:	b.eq	44ff20 <ferror@plt+0x4d5b0>  // b.none
  44fed8:	ldr	x0, [sp, #40]
  44fedc:	ldr	x1, [x0, #104]
  44fee0:	ldr	x0, [sp, #24]
  44fee4:	add	x0, x0, #0x1
  44fee8:	blr	x1
  44feec:	str	x0, [sp, #56]
  44fef0:	ldr	x2, [sp, #24]
  44fef4:	ldr	x1, [sp, #32]
  44fef8:	ldr	x0, [sp, #56]
  44fefc:	bl	4022e0 <memcpy@plt>
  44ff00:	ldr	x1, [sp, #56]
  44ff04:	ldr	x0, [sp, #24]
  44ff08:	add	x0, x1, x0
  44ff0c:	strb	wzr, [x0]
  44ff10:	ldr	x0, [sp, #120]
  44ff14:	ldr	x1, [sp, #56]
  44ff18:	str	x1, [x0]
  44ff1c:	b	450098 <ferror@plt+0x4d728>
  44ff20:	ldr	x0, [sp, #40]
  44ff24:	str	x0, [sp, #104]
  44ff28:	ldr	x0, [sp, #104]
  44ff2c:	str	x0, [sp, #96]
  44ff30:	ldr	x0, [sp, #24]
  44ff34:	str	x0, [sp, #88]
  44ff38:	ldr	x0, [sp, #96]
  44ff3c:	str	x0, [sp, #80]
  44ff40:	ldr	x0, [sp, #80]
  44ff44:	ldr	x1, [x0, #32]
  44ff48:	ldr	x0, [sp, #80]
  44ff4c:	ldr	x0, [x0, #24]
  44ff50:	sub	x0, x1, x0
  44ff54:	mov	x1, x0
  44ff58:	ldr	x0, [sp, #88]
  44ff5c:	add	x0, x0, #0x1
  44ff60:	cmp	x1, x0
  44ff64:	cset	w0, cc  // cc = lo, ul, last
  44ff68:	and	w0, w0, #0xff
  44ff6c:	cmp	w0, #0x0
  44ff70:	b.eq	44ff88 <ferror@plt+0x4d618>  // b.none
  44ff74:	ldr	x0, [sp, #88]
  44ff78:	add	x0, x0, #0x1
  44ff7c:	mov	x1, x0
  44ff80:	ldr	x0, [sp, #96]
  44ff84:	bl	46f1e4 <_obstack_newchunk@@Base>
  44ff88:	ldr	x0, [sp, #96]
  44ff8c:	ldr	x0, [x0, #24]
  44ff90:	ldr	x2, [sp, #88]
  44ff94:	ldr	x1, [sp, #32]
  44ff98:	bl	4022e0 <memcpy@plt>
  44ff9c:	ldr	x0, [sp, #96]
  44ffa0:	ldr	x1, [x0, #24]
  44ffa4:	ldr	x0, [sp, #88]
  44ffa8:	add	x1, x1, x0
  44ffac:	ldr	x0, [sp, #96]
  44ffb0:	str	x1, [x0, #24]
  44ffb4:	ldr	x0, [sp, #96]
  44ffb8:	ldr	x0, [x0, #24]
  44ffbc:	add	x2, x0, #0x1
  44ffc0:	ldr	x1, [sp, #96]
  44ffc4:	str	x2, [x1, #24]
  44ffc8:	strb	wzr, [x0]
  44ffcc:	ldr	x0, [sp, #104]
  44ffd0:	str	x0, [sp, #72]
  44ffd4:	ldr	x0, [sp, #72]
  44ffd8:	ldr	x0, [x0, #16]
  44ffdc:	str	x0, [sp, #64]
  44ffe0:	ldr	x0, [sp, #72]
  44ffe4:	ldr	x0, [x0, #24]
  44ffe8:	ldr	x1, [sp, #64]
  44ffec:	cmp	x1, x0
  44fff0:	b.ne	450004 <ferror@plt+0x4d694>  // b.any
  44fff4:	ldr	x0, [sp, #72]
  44fff8:	ldrb	w1, [x0, #80]
  44fffc:	orr	w1, w1, #0x2
  450000:	strb	w1, [x0, #80]
  450004:	ldr	x0, [sp, #72]
  450008:	ldr	x0, [x0, #24]
  45000c:	mov	x1, x0
  450010:	ldr	x0, [sp, #72]
  450014:	ldr	x0, [x0, #48]
  450018:	add	x1, x1, x0
  45001c:	ldr	x0, [sp, #72]
  450020:	ldr	x0, [x0, #48]
  450024:	mvn	x0, x0
  450028:	and	x0, x1, x0
  45002c:	mov	x1, x0
  450030:	ldr	x0, [sp, #72]
  450034:	str	x1, [x0, #24]
  450038:	ldr	x0, [sp, #72]
  45003c:	ldr	x1, [x0, #24]
  450040:	ldr	x0, [sp, #72]
  450044:	ldr	x0, [x0, #8]
  450048:	sub	x0, x1, x0
  45004c:	mov	x2, x0
  450050:	ldr	x0, [sp, #72]
  450054:	ldr	x1, [x0, #32]
  450058:	ldr	x0, [sp, #72]
  45005c:	ldr	x0, [x0, #8]
  450060:	sub	x0, x1, x0
  450064:	cmp	x2, x0
  450068:	b.ls	45007c <ferror@plt+0x4d70c>  // b.plast
  45006c:	ldr	x0, [sp, #72]
  450070:	ldr	x1, [x0, #32]
  450074:	ldr	x0, [sp, #72]
  450078:	str	x1, [x0, #24]
  45007c:	ldr	x0, [sp, #72]
  450080:	ldr	x1, [x0, #24]
  450084:	ldr	x0, [sp, #72]
  450088:	str	x1, [x0, #16]
  45008c:	ldr	x0, [sp, #120]
  450090:	ldr	x1, [sp, #64]
  450094:	str	x1, [x0]
  450098:	ldr	x0, [sp, #40]
  45009c:	ldr	w0, [x0, #116]
  4500a0:	add	w1, w0, #0x1
  4500a4:	ldr	x0, [sp, #40]
  4500a8:	str	w1, [x0, #116]
  4500ac:	ldr	x0, [sp, #40]
  4500b0:	ldr	w0, [x0, #116]
  4500b4:	lsl	w2, w0, #2
  4500b8:	ldr	x0, [sp, #40]
  4500bc:	ldr	w1, [x0, #112]
  4500c0:	mov	w0, w1
  4500c4:	lsl	w0, w0, #1
  4500c8:	add	w0, w0, w1
  4500cc:	cmp	w2, w0
  4500d0:	cset	w0, cs  // cs = hs, nlast
  4500d4:	and	w0, w0, #0xff
  4500d8:	cmp	w0, #0x0
  4500dc:	b.eq	4500e8 <ferror@plt+0x4d778>  // b.none
  4500e0:	ldr	x0, [sp, #40]
  4500e4:	bl	4500f4 <ferror@plt+0x4d784>
  4500e8:	ldr	x0, [sp, #120]
  4500ec:	ldp	x29, x30, [sp], #144
  4500f0:	ret
  4500f4:	stp	x29, x30, [sp, #-80]!
  4500f8:	mov	x29, sp
  4500fc:	str	x0, [sp, #24]
  450100:	ldr	x0, [sp, #24]
  450104:	ldr	w0, [x0, #112]
  450108:	lsl	w0, w0, #1
  45010c:	str	w0, [sp, #64]
  450110:	ldr	w0, [sp, #64]
  450114:	mov	x1, #0x8                   	// #8
  450118:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  45011c:	str	x0, [sp, #56]
  450120:	ldr	w0, [sp, #64]
  450124:	sub	w0, w0, #0x1
  450128:	str	w0, [sp, #52]
  45012c:	ldr	x0, [sp, #24]
  450130:	ldr	x0, [x0, #88]
  450134:	str	x0, [sp, #72]
  450138:	ldr	x0, [sp, #24]
  45013c:	ldr	w0, [x0, #112]
  450140:	mov	w0, w0
  450144:	lsl	x0, x0, #3
  450148:	ldr	x1, [sp, #72]
  45014c:	add	x0, x1, x0
  450150:	str	x0, [sp, #40]
  450154:	ldr	x0, [sp, #72]
  450158:	ldr	x0, [x0]
  45015c:	cmp	x0, #0x0
  450160:	b.eq	450224 <ferror@plt+0x4d8b4>  // b.none
  450164:	ldr	x0, [sp, #72]
  450168:	ldr	x0, [x0]
  45016c:	cmn	x0, #0x1
  450170:	b.eq	450224 <ferror@plt+0x4d8b4>  // b.none
  450174:	ldr	x0, [sp, #72]
  450178:	ldr	x0, [x0]
  45017c:	ldr	w0, [x0, #12]
  450180:	str	w0, [sp, #36]
  450184:	ldr	w1, [sp, #36]
  450188:	ldr	w0, [sp, #52]
  45018c:	and	w0, w1, w0
  450190:	str	w0, [sp, #68]
  450194:	ldr	w0, [sp, #68]
  450198:	lsl	x0, x0, #3
  45019c:	ldr	x1, [sp, #56]
  4501a0:	add	x0, x1, x0
  4501a4:	ldr	x0, [x0]
  4501a8:	cmp	x0, #0x0
  4501ac:	b.eq	450208 <ferror@plt+0x4d898>  // b.none
  4501b0:	ldr	w1, [sp, #36]
  4501b4:	mov	w0, w1
  4501b8:	lsl	w0, w0, #4
  4501bc:	add	w1, w0, w1
  4501c0:	ldr	w0, [sp, #52]
  4501c4:	and	w0, w1, w0
  4501c8:	orr	w0, w0, #0x1
  4501cc:	str	w0, [sp, #32]
  4501d0:	ldr	w1, [sp, #68]
  4501d4:	ldr	w0, [sp, #32]
  4501d8:	add	w0, w1, w0
  4501dc:	ldr	w1, [sp, #52]
  4501e0:	and	w0, w1, w0
  4501e4:	str	w0, [sp, #68]
  4501e8:	ldr	w0, [sp, #68]
  4501ec:	lsl	x0, x0, #3
  4501f0:	ldr	x1, [sp, #56]
  4501f4:	add	x0, x1, x0
  4501f8:	ldr	x0, [x0]
  4501fc:	cmp	x0, #0x0
  450200:	b.eq	450208 <ferror@plt+0x4d898>  // b.none
  450204:	b	4501d0 <ferror@plt+0x4d860>
  450208:	ldr	w0, [sp, #68]
  45020c:	lsl	x0, x0, #3
  450210:	ldr	x1, [sp, #56]
  450214:	add	x0, x1, x0
  450218:	ldr	x1, [sp, #72]
  45021c:	ldr	x1, [x1]
  450220:	str	x1, [x0]
  450224:	ldr	x0, [sp, #72]
  450228:	add	x0, x0, #0x8
  45022c:	str	x0, [sp, #72]
  450230:	ldr	x1, [sp, #72]
  450234:	ldr	x0, [sp, #40]
  450238:	cmp	x1, x0
  45023c:	cset	w0, cc  // cc = lo, ul, last
  450240:	and	w0, w0, #0xff
  450244:	cmp	w0, #0x0
  450248:	b.eq	450250 <ferror@plt+0x4d8e0>  // b.none
  45024c:	b	450154 <ferror@plt+0x4d7e4>
  450250:	ldr	x0, [sp, #24]
  450254:	ldrb	w0, [x0, #136]
  450258:	cmp	w0, #0x0
  45025c:	b.eq	45026c <ferror@plt+0x4d8fc>  // b.none
  450260:	ldr	x0, [sp, #24]
  450264:	ldr	x0, [x0, #88]
  450268:	bl	402730 <free@plt>
  45026c:	ldr	x0, [sp, #24]
  450270:	mov	w1, #0x1                   	// #1
  450274:	strb	w1, [x0, #136]
  450278:	ldr	x0, [sp, #24]
  45027c:	ldr	x1, [sp, #56]
  450280:	str	x1, [x0, #88]
  450284:	ldr	x0, [sp, #24]
  450288:	ldr	w1, [sp, #64]
  45028c:	str	w1, [x0, #112]
  450290:	nop
  450294:	ldp	x29, x30, [sp], #80
  450298:	ret
  45029c:	stp	x29, x30, [sp, #-64]!
  4502a0:	mov	x29, sp
  4502a4:	str	x0, [sp, #40]
  4502a8:	str	x1, [sp, #32]
  4502ac:	str	x2, [sp, #24]
  4502b0:	ldr	x0, [sp, #40]
  4502b4:	ldr	x0, [x0, #88]
  4502b8:	str	x0, [sp, #56]
  4502bc:	ldr	x0, [sp, #40]
  4502c0:	ldr	w0, [x0, #112]
  4502c4:	mov	w0, w0
  4502c8:	lsl	x0, x0, #3
  4502cc:	ldr	x1, [sp, #56]
  4502d0:	add	x0, x1, x0
  4502d4:	str	x0, [sp, #48]
  4502d8:	ldr	x0, [sp, #56]
  4502dc:	ldr	x0, [x0]
  4502e0:	cmp	x0, #0x0
  4502e4:	b.eq	450330 <ferror@plt+0x4d9c0>  // b.none
  4502e8:	ldr	x0, [sp, #56]
  4502ec:	ldr	x0, [x0]
  4502f0:	cmn	x0, #0x1
  4502f4:	b.eq	450330 <ferror@plt+0x4d9c0>  // b.none
  4502f8:	ldr	x0, [sp, #40]
  4502fc:	ldr	x4, [x0, #120]
  450300:	ldr	x0, [sp, #56]
  450304:	ldr	x0, [x0]
  450308:	ldr	x3, [sp, #32]
  45030c:	ldr	x2, [sp, #24]
  450310:	mov	x1, x0
  450314:	mov	x0, x4
  450318:	blr	x3
  45031c:	cmp	w0, #0x0
  450320:	cset	w0, eq  // eq = none
  450324:	and	w0, w0, #0xff
  450328:	cmp	w0, #0x0
  45032c:	b.ne	45035c <ferror@plt+0x4d9ec>  // b.any
  450330:	ldr	x0, [sp, #56]
  450334:	add	x0, x0, #0x8
  450338:	str	x0, [sp, #56]
  45033c:	ldr	x1, [sp, #56]
  450340:	ldr	x0, [sp, #48]
  450344:	cmp	x1, x0
  450348:	cset	w0, cc  // cc = lo, ul, last
  45034c:	and	w0, w0, #0xff
  450350:	cmp	w0, #0x0
  450354:	b.eq	450360 <ferror@plt+0x4d9f0>  // b.none
  450358:	b	4502d8 <ferror@plt+0x4d968>
  45035c:	nop
  450360:	nop
  450364:	ldp	x29, x30, [sp], #64
  450368:	ret
  45036c:	stp	x29, x30, [sp, #-64]!
  450370:	mov	x29, sp
  450374:	str	x0, [sp, #40]
  450378:	str	x1, [sp, #32]
  45037c:	str	x2, [sp, #24]
  450380:	ldr	x0, [sp, #40]
  450384:	ldr	x0, [x0, #88]
  450388:	str	x0, [sp, #56]
  45038c:	ldr	x0, [sp, #40]
  450390:	ldr	w0, [x0, #112]
  450394:	mov	w0, w0
  450398:	lsl	x0, x0, #3
  45039c:	ldr	x1, [sp, #56]
  4503a0:	add	x0, x1, x0
  4503a4:	str	x0, [sp, #48]
  4503a8:	ldr	x0, [sp, #56]
  4503ac:	ldr	x0, [x0]
  4503b0:	cmp	x0, #0x0
  4503b4:	b.eq	45040c <ferror@plt+0x4da9c>  // b.none
  4503b8:	ldr	x0, [sp, #56]
  4503bc:	ldr	x0, [x0]
  4503c0:	cmn	x0, #0x1
  4503c4:	b.eq	45040c <ferror@plt+0x4da9c>  // b.none
  4503c8:	ldr	x0, [sp, #40]
  4503cc:	ldr	x4, [x0, #120]
  4503d0:	ldr	x0, [sp, #56]
  4503d4:	ldr	x0, [x0]
  4503d8:	ldr	x3, [sp, #32]
  4503dc:	ldr	x2, [sp, #24]
  4503e0:	mov	x1, x0
  4503e4:	mov	x0, x4
  4503e8:	blr	x3
  4503ec:	cmp	w0, #0x0
  4503f0:	cset	w0, ne  // ne = any
  4503f4:	and	w0, w0, #0xff
  4503f8:	cmp	w0, #0x0
  4503fc:	b.eq	45040c <ferror@plt+0x4da9c>  // b.none
  450400:	ldr	x0, [sp, #56]
  450404:	mov	x1, #0xffffffffffffffff    	// #-1
  450408:	str	x1, [x0]
  45040c:	ldr	x0, [sp, #56]
  450410:	add	x0, x0, #0x8
  450414:	str	x0, [sp, #56]
  450418:	ldr	x1, [sp, #56]
  45041c:	ldr	x0, [sp, #48]
  450420:	cmp	x1, x0
  450424:	cset	w0, cc  // cc = lo, ul, last
  450428:	and	w0, w0, #0xff
  45042c:	cmp	w0, #0x0
  450430:	b.eq	450438 <ferror@plt+0x4dac8>  // b.none
  450434:	b	4503a8 <ferror@plt+0x4da38>
  450438:	nop
  45043c:	ldp	x29, x30, [sp], #64
  450440:	ret
  450444:	stp	x29, x30, [sp, #-48]!
  450448:	mov	x29, sp
  45044c:	str	x0, [sp, #40]
  450450:	str	x1, [sp, #32]
  450454:	str	w2, [sp, #28]
  450458:	str	w3, [sp, #24]
  45045c:	strb	w4, [sp, #23]
  450460:	ldr	x0, [sp, #40]
  450464:	ldrb	w0, [x0, #136]
  450468:	cmp	w0, #0x0
  45046c:	b.eq	45047c <ferror@plt+0x4db0c>  // b.none
  450470:	ldr	x0, [sp, #40]
  450474:	ldr	x0, [x0, #88]
  450478:	bl	402730 <free@plt>
  45047c:	ldr	x0, [sp, #40]
  450480:	ldr	x1, [sp, #32]
  450484:	str	x1, [x0, #88]
  450488:	ldr	x0, [sp, #40]
  45048c:	ldr	w1, [sp, #28]
  450490:	str	w1, [x0, #112]
  450494:	ldr	x0, [sp, #40]
  450498:	ldr	w1, [sp, #24]
  45049c:	str	w1, [x0, #116]
  4504a0:	ldr	x0, [sp, #40]
  4504a4:	ldrb	w1, [sp, #23]
  4504a8:	strb	w1, [x0, #136]
  4504ac:	nop
  4504b0:	ldp	x29, x30, [sp], #48
  4504b4:	ret
  4504b8:	stp	x29, x30, [sp, #-160]!
  4504bc:	mov	x29, sp
  4504c0:	str	x19, [sp, #16]
  4504c4:	str	x0, [sp, #40]
  4504c8:	str	xzr, [sp, #128]
  4504cc:	str	xzr, [sp, #152]
  4504d0:	str	xzr, [sp, #120]
  4504d4:	ldr	d0, [sp, #120]
  4504d8:	fcvtzu	d0, d0
  4504dc:	str	d0, [sp, #136]
  4504e0:	ldr	x0, [sp, #136]
  4504e4:	str	x0, [sp, #144]
  4504e8:	ldr	x0, [sp, #40]
  4504ec:	ldr	x0, [x0, #88]
  4504f0:	str	x0, [sp, #112]
  4504f4:	ldr	x0, [sp, #40]
  4504f8:	ldr	w0, [x0, #112]
  4504fc:	mov	w0, w0
  450500:	lsl	x0, x0, #3
  450504:	ldr	x1, [sp, #112]
  450508:	add	x0, x1, x0
  45050c:	str	x0, [sp, #104]
  450510:	ldr	x0, [sp, #112]
  450514:	ldr	x0, [x0]
  450518:	cmn	x0, #0x1
  45051c:	b.ne	450530 <ferror@plt+0x4dbc0>  // b.any
  450520:	ldr	x0, [sp, #128]
  450524:	add	x0, x0, #0x1
  450528:	str	x0, [sp, #128]
  45052c:	b	4505a8 <ferror@plt+0x4dc38>
  450530:	ldr	x0, [sp, #112]
  450534:	ldr	x0, [x0]
  450538:	cmp	x0, #0x0
  45053c:	b.eq	4505a8 <ferror@plt+0x4dc38>  // b.none
  450540:	ldr	x0, [sp, #112]
  450544:	ldr	x0, [x0]
  450548:	ldr	w0, [x0, #8]
  45054c:	mov	w0, w0
  450550:	str	x0, [sp, #96]
  450554:	ldr	x1, [sp, #144]
  450558:	ldr	x0, [sp, #96]
  45055c:	add	x0, x1, x0
  450560:	str	x0, [sp, #144]
  450564:	ldr	d0, [sp, #96]
  450568:	ucvtf	d1, d0
  45056c:	ldr	d0, [sp, #96]
  450570:	ucvtf	d0, d0
  450574:	fmul	d0, d1, d0
  450578:	ldr	d1, [sp, #120]
  45057c:	fadd	d0, d1, d0
  450580:	str	d0, [sp, #120]
  450584:	ldr	x1, [sp, #96]
  450588:	ldr	x0, [sp, #136]
  45058c:	cmp	x1, x0
  450590:	b.ls	45059c <ferror@plt+0x4dc2c>  // b.plast
  450594:	ldr	x0, [sp, #96]
  450598:	str	x0, [sp, #136]
  45059c:	ldr	x0, [sp, #152]
  4505a0:	add	x0, x0, #0x1
  4505a4:	str	x0, [sp, #152]
  4505a8:	ldr	x0, [sp, #112]
  4505ac:	add	x0, x0, #0x8
  4505b0:	str	x0, [sp, #112]
  4505b4:	ldr	x1, [sp, #112]
  4505b8:	ldr	x0, [sp, #104]
  4505bc:	cmp	x1, x0
  4505c0:	cset	w0, cc  // cc = lo, ul, last
  4505c4:	and	w0, w0, #0xff
  4505c8:	cmp	w0, #0x0
  4505cc:	b.eq	4505d4 <ferror@plt+0x4dc64>  // b.none
  4505d0:	b	450510 <ferror@plt+0x4dba0>
  4505d4:	ldr	x0, [sp, #40]
  4505d8:	ldr	w0, [x0, #116]
  4505dc:	mov	w0, w0
  4505e0:	str	x0, [sp, #88]
  4505e4:	ldr	x0, [sp, #40]
  4505e8:	ldr	w0, [x0, #112]
  4505ec:	mov	w0, w0
  4505f0:	lsl	x0, x0, #3
  4505f4:	str	x0, [sp, #80]
  4505f8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4505fc:	add	x0, x0, #0x7a8
  450600:	ldr	x4, [x0]
  450604:	ldr	x3, [sp, #88]
  450608:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  45060c:	add	x2, x0, #0x950
  450610:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450614:	add	x1, x0, #0x960
  450618:	mov	x0, x4
  45061c:	bl	402940 <fprintf@plt>
  450620:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  450624:	add	x0, x0, #0x7a8
  450628:	ldr	x4, [x0]
  45062c:	ldr	d0, [sp, #152]
  450630:	ucvtf	d0, d0
  450634:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  450638:	fmov	d1, x0
  45063c:	fmul	d1, d0, d1
  450640:	ldr	d0, [sp, #88]
  450644:	ucvtf	d0, d0
  450648:	fdiv	d0, d1, d0
  45064c:	ldr	x3, [sp, #152]
  450650:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450654:	add	x2, x0, #0x978
  450658:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  45065c:	add	x1, x0, #0x988
  450660:	mov	x0, x4
  450664:	bl	402940 <fprintf@plt>
  450668:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  45066c:	add	x0, x0, #0x7a8
  450670:	ldr	x4, [x0]
  450674:	ldr	x0, [sp, #40]
  450678:	ldr	w0, [x0, #112]
  45067c:	mov	w0, w0
  450680:	mov	x3, x0
  450684:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450688:	add	x2, x0, #0x9a0
  45068c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450690:	add	x1, x0, #0x9a8
  450694:	mov	x0, x4
  450698:	bl	402940 <fprintf@plt>
  45069c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4506a0:	add	x0, x0, #0x7a8
  4506a4:	ldr	x4, [x0]
  4506a8:	ldr	x3, [sp, #128]
  4506ac:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4506b0:	add	x2, x0, #0x9b8
  4506b4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4506b8:	add	x1, x0, #0x9a8
  4506bc:	mov	x0, x4
  4506c0:	bl	402940 <fprintf@plt>
  4506c4:	ldr	x0, [sp, #40]
  4506c8:	ldr	x0, [x0, #104]
  4506cc:	cmp	x0, #0x0
  4506d0:	b.eq	450774 <ferror@plt+0x4de04>  // b.none
  4506d4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4506d8:	add	x0, x0, #0x7a8
  4506dc:	ldr	x5, [x0]
  4506e0:	ldr	x1, [sp, #144]
  4506e4:	mov	x0, #0x27ff                	// #10239
  4506e8:	cmp	x1, x0
  4506ec:	b.ls	450718 <ferror@plt+0x4dda8>  // b.plast
  4506f0:	ldr	x1, [sp, #144]
  4506f4:	mov	w0, #0x9fffff              	// #10485759
  4506f8:	cmp	x1, x0
  4506fc:	b.hi	45070c <ferror@plt+0x4dd9c>  // b.pmore
  450700:	ldr	x0, [sp, #144]
  450704:	lsr	x0, x0, #10
  450708:	b	45071c <ferror@plt+0x4ddac>
  45070c:	ldr	x0, [sp, #144]
  450710:	lsr	x0, x0, #20
  450714:	b	45071c <ferror@plt+0x4ddac>
  450718:	ldr	x0, [sp, #144]
  45071c:	ldr	x2, [sp, #144]
  450720:	mov	x1, #0x27ff                	// #10239
  450724:	cmp	x2, x1
  450728:	b.ls	45074c <ferror@plt+0x4dddc>  // b.plast
  45072c:	ldr	x2, [sp, #144]
  450730:	mov	w1, #0x9fffff              	// #10485759
  450734:	cmp	x2, x1
  450738:	b.hi	450744 <ferror@plt+0x4ddd4>  // b.pmore
  45073c:	mov	w1, #0x6b                  	// #107
  450740:	b	450750 <ferror@plt+0x4dde0>
  450744:	mov	w1, #0x4d                  	// #77
  450748:	b	450750 <ferror@plt+0x4dde0>
  45074c:	mov	w1, #0x20                  	// #32
  450750:	mov	w4, w1
  450754:	mov	x3, x0
  450758:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  45075c:	add	x2, x0, #0x9c8
  450760:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450764:	add	x1, x0, #0x9d8
  450768:	mov	x0, x5
  45076c:	bl	402940 <fprintf@plt>
  450770:	b	4508a0 <ferror@plt+0x4df30>
  450774:	ldr	x0, [sp, #40]
  450778:	bl	46f564 <_obstack_memory_used@@Base>
  45077c:	mov	x1, x0
  450780:	ldr	x0, [sp, #144]
  450784:	sub	x0, x1, x0
  450788:	str	x0, [sp, #72]
  45078c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  450790:	add	x0, x0, #0x7a8
  450794:	ldr	x7, [x0]
  450798:	ldr	x1, [sp, #144]
  45079c:	mov	x0, #0x27ff                	// #10239
  4507a0:	cmp	x1, x0
  4507a4:	b.ls	4507d0 <ferror@plt+0x4de60>  // b.plast
  4507a8:	ldr	x1, [sp, #144]
  4507ac:	mov	w0, #0x9fffff              	// #10485759
  4507b0:	cmp	x1, x0
  4507b4:	b.hi	4507c4 <ferror@plt+0x4de54>  // b.pmore
  4507b8:	ldr	x0, [sp, #144]
  4507bc:	lsr	x0, x0, #10
  4507c0:	b	4507d4 <ferror@plt+0x4de64>
  4507c4:	ldr	x0, [sp, #144]
  4507c8:	lsr	x0, x0, #20
  4507cc:	b	4507d4 <ferror@plt+0x4de64>
  4507d0:	ldr	x0, [sp, #144]
  4507d4:	ldr	x2, [sp, #144]
  4507d8:	mov	x1, #0x27ff                	// #10239
  4507dc:	cmp	x2, x1
  4507e0:	b.ls	450804 <ferror@plt+0x4de94>  // b.plast
  4507e4:	ldr	x2, [sp, #144]
  4507e8:	mov	w1, #0x9fffff              	// #10485759
  4507ec:	cmp	x2, x1
  4507f0:	b.hi	4507fc <ferror@plt+0x4de8c>  // b.pmore
  4507f4:	mov	w1, #0x6b                  	// #107
  4507f8:	b	450808 <ferror@plt+0x4de98>
  4507fc:	mov	w1, #0x4d                  	// #77
  450800:	b	450808 <ferror@plt+0x4de98>
  450804:	mov	w1, #0x20                  	// #32
  450808:	ldr	x3, [sp, #72]
  45080c:	mov	x2, #0x27ff                	// #10239
  450810:	cmp	x3, x2
  450814:	b.ls	450840 <ferror@plt+0x4ded0>  // b.plast
  450818:	ldr	x3, [sp, #72]
  45081c:	mov	w2, #0x9fffff              	// #10485759
  450820:	cmp	x3, x2
  450824:	b.hi	450834 <ferror@plt+0x4dec4>  // b.pmore
  450828:	ldr	x2, [sp, #72]
  45082c:	lsr	x2, x2, #10
  450830:	b	450844 <ferror@plt+0x4ded4>
  450834:	ldr	x2, [sp, #72]
  450838:	lsr	x2, x2, #20
  45083c:	b	450844 <ferror@plt+0x4ded4>
  450840:	ldr	x2, [sp, #72]
  450844:	ldr	x4, [sp, #72]
  450848:	mov	x3, #0x27ff                	// #10239
  45084c:	cmp	x4, x3
  450850:	b.ls	450874 <ferror@plt+0x4df04>  // b.plast
  450854:	ldr	x4, [sp, #72]
  450858:	mov	w3, #0x9fffff              	// #10485759
  45085c:	cmp	x4, x3
  450860:	b.hi	45086c <ferror@plt+0x4defc>  // b.pmore
  450864:	mov	w3, #0x6b                  	// #107
  450868:	b	450878 <ferror@plt+0x4df08>
  45086c:	mov	w3, #0x4d                  	// #77
  450870:	b	450878 <ferror@plt+0x4df08>
  450874:	mov	w3, #0x20                  	// #32
  450878:	mov	w6, w3
  45087c:	mov	x5, x2
  450880:	mov	w4, w1
  450884:	mov	x3, x0
  450888:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  45088c:	add	x2, x0, #0x9e8
  450890:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450894:	add	x1, x0, #0x9f8
  450898:	mov	x0, x7
  45089c:	bl	402940 <fprintf@plt>
  4508a0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4508a4:	add	x0, x0, #0x7a8
  4508a8:	ldr	x5, [x0]
  4508ac:	ldr	x1, [sp, #80]
  4508b0:	mov	x0, #0x27ff                	// #10239
  4508b4:	cmp	x1, x0
  4508b8:	b.ls	4508e4 <ferror@plt+0x4df74>  // b.plast
  4508bc:	ldr	x1, [sp, #80]
  4508c0:	mov	w0, #0x9fffff              	// #10485759
  4508c4:	cmp	x1, x0
  4508c8:	b.hi	4508d8 <ferror@plt+0x4df68>  // b.pmore
  4508cc:	ldr	x0, [sp, #80]
  4508d0:	lsr	x0, x0, #10
  4508d4:	b	4508e8 <ferror@plt+0x4df78>
  4508d8:	ldr	x0, [sp, #80]
  4508dc:	lsr	x0, x0, #20
  4508e0:	b	4508e8 <ferror@plt+0x4df78>
  4508e4:	ldr	x0, [sp, #80]
  4508e8:	ldr	x2, [sp, #80]
  4508ec:	mov	x1, #0x27ff                	// #10239
  4508f0:	cmp	x2, x1
  4508f4:	b.ls	450918 <ferror@plt+0x4dfa8>  // b.plast
  4508f8:	ldr	x2, [sp, #80]
  4508fc:	mov	w1, #0x9fffff              	// #10485759
  450900:	cmp	x2, x1
  450904:	b.hi	450910 <ferror@plt+0x4dfa0>  // b.pmore
  450908:	mov	w1, #0x6b                  	// #107
  45090c:	b	45091c <ferror@plt+0x4dfac>
  450910:	mov	w1, #0x4d                  	// #77
  450914:	b	45091c <ferror@plt+0x4dfac>
  450918:	mov	w1, #0x20                  	// #32
  45091c:	mov	w4, w1
  450920:	mov	x3, x0
  450924:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450928:	add	x2, x0, #0xa18
  45092c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450930:	add	x1, x0, #0x9d8
  450934:	mov	x0, x5
  450938:	bl	402940 <fprintf@plt>
  45093c:	ldr	d0, [sp, #144]
  450940:	ucvtf	d1, d0
  450944:	ldr	d0, [sp, #88]
  450948:	ucvtf	d0, d0
  45094c:	fdiv	d0, d1, d0
  450950:	str	d0, [sp, #64]
  450954:	ldr	d0, [sp, #64]
  450958:	fmul	d0, d0, d0
  45095c:	str	d0, [sp, #56]
  450960:	ldr	d0, [sp, #88]
  450964:	ucvtf	d0, d0
  450968:	ldr	d1, [sp, #120]
  45096c:	fdiv	d0, d1, d0
  450970:	str	d0, [sp, #48]
  450974:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  450978:	add	x0, x0, #0x7a8
  45097c:	ldr	x3, [x0]
  450980:	ldr	x0, [sp, #40]
  450984:	ldr	w0, [x0, #132]
  450988:	ucvtf	d1, w0
  45098c:	ldr	x0, [sp, #40]
  450990:	ldr	w0, [x0, #128]
  450994:	ucvtf	d0, w0
  450998:	fdiv	d0, d1, d0
  45099c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4509a0:	add	x2, x0, #0xa28
  4509a4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4509a8:	add	x1, x0, #0xa38
  4509ac:	mov	x0, x3
  4509b0:	bl	402940 <fprintf@plt>
  4509b4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4509b8:	add	x0, x0, #0x7a8
  4509bc:	ldr	x3, [x0]
  4509c0:	ldr	d0, [sp, #88]
  4509c4:	ucvtf	d1, d0
  4509c8:	ldr	x0, [sp, #40]
  4509cc:	ldr	w0, [x0, #128]
  4509d0:	ucvtf	d0, w0
  4509d4:	fdiv	d0, d1, d0
  4509d8:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4509dc:	add	x2, x0, #0xa48
  4509e0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4509e4:	add	x1, x0, #0xa38
  4509e8:	mov	x0, x3
  4509ec:	bl	402940 <fprintf@plt>
  4509f0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4509f4:	add	x0, x0, #0x7a8
  4509f8:	ldr	x19, [x0]
  4509fc:	ldr	d1, [sp, #48]
  450a00:	ldr	d0, [sp, #56]
  450a04:	fsub	d0, d1, d0
  450a08:	bl	450a64 <ferror@plt+0x4e0f4>
  450a0c:	fmov	d1, d0
  450a10:	ldr	d0, [sp, #64]
  450a14:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450a18:	add	x2, x0, #0xa58
  450a1c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450a20:	add	x1, x0, #0xa68
  450a24:	mov	x0, x19
  450a28:	bl	402940 <fprintf@plt>
  450a2c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  450a30:	add	x0, x0, #0x7a8
  450a34:	ldr	x4, [x0]
  450a38:	ldr	x3, [sp, #136]
  450a3c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450a40:	add	x2, x0, #0xa88
  450a44:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450a48:	add	x1, x0, #0x9a8
  450a4c:	mov	x0, x4
  450a50:	bl	402940 <fprintf@plt>
  450a54:	nop
  450a58:	ldr	x19, [sp, #16]
  450a5c:	ldp	x29, x30, [sp], #160
  450a60:	ret
  450a64:	stp	x29, x30, [sp, #-48]!
  450a68:	mov	x29, sp
  450a6c:	str	d0, [sp, #24]
  450a70:	ldr	d0, [sp, #24]
  450a74:	fcmpe	d0, #0.0
  450a78:	b.pl	450a94 <ferror@plt+0x4e124>  // b.nfrst
  450a7c:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450a80:	add	x2, x0, #0xa98
  450a84:	mov	w1, #0x165                 	// #357
  450a88:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450a8c:	add	x0, x0, #0xaa8
  450a90:	bl	4099a4 <ferror@plt+0x7034>
  450a94:	ldr	d0, [sp, #24]
  450a98:	fcmp	d0, #0.0
  450a9c:	b.ne	450aa8 <ferror@plt+0x4e138>  // b.any
  450aa0:	movi	d0, #0x0
  450aa4:	b	450afc <ferror@plt+0x4e18c>
  450aa8:	ldr	d0, [sp, #24]
  450aac:	str	d0, [sp, #40]
  450ab0:	ldr	d0, [sp, #40]
  450ab4:	fmul	d1, d0, d0
  450ab8:	ldr	d0, [sp, #24]
  450abc:	fsub	d1, d1, d0
  450ac0:	ldr	d0, [sp, #40]
  450ac4:	fadd	d0, d0, d0
  450ac8:	fdiv	d0, d1, d0
  450acc:	str	d0, [sp, #32]
  450ad0:	ldr	d1, [sp, #40]
  450ad4:	ldr	d0, [sp, #32]
  450ad8:	fsub	d0, d1, d0
  450adc:	str	d0, [sp, #40]
  450ae0:	ldr	d0, [sp, #32]
  450ae4:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450ae8:	ldr	d1, [x0, #2752]
  450aec:	fcmpe	d0, d1
  450af0:	b.le	450af8 <ferror@plt+0x4e188>
  450af4:	b	450ab0 <ferror@plt+0x4e140>
  450af8:	ldr	d0, [sp, #40]
  450afc:	ldp	x29, x30, [sp], #48
  450b00:	ret
  450b04:	stp	x29, x30, [sp, #-32]!
  450b08:	mov	x29, sp
  450b0c:	str	x0, [sp, #24]
  450b10:	ldr	x0, [sp, #24]
  450b14:	bl	402330 <strlen@plt>
  450b18:	ldp	x29, x30, [sp], #32
  450b1c:	ret
  450b20:	stp	x29, x30, [sp, #-48]!
  450b24:	mov	x29, sp
  450b28:	str	x0, [sp, #24]
  450b2c:	str	x1, [sp, #16]
  450b30:	ldr	x0, [sp, #16]
  450b34:	add	x0, x0, #0x3
  450b38:	str	x0, [sp, #16]
  450b3c:	ldr	x0, [sp, #24]
  450b40:	ldr	x1, [x0, #1320]
  450b44:	ldr	x0, [sp, #24]
  450b48:	ldr	x0, [x0, #1328]
  450b4c:	sub	x0, x1, x0
  450b50:	mov	x1, x0
  450b54:	ldr	x0, [sp, #16]
  450b58:	cmp	x0, x1
  450b5c:	b.ls	450be4 <ferror@plt+0x4e274>  // b.plast
  450b60:	ldr	x0, [sp, #24]
  450b64:	ldr	x1, [x0, #1328]
  450b68:	ldr	x0, [sp, #24]
  450b6c:	ldr	x0, [x0, #1312]
  450b70:	sub	x0, x1, x0
  450b74:	str	x0, [sp, #40]
  450b78:	ldr	x1, [sp, #40]
  450b7c:	ldr	x0, [sp, #16]
  450b80:	add	x1, x1, x0
  450b84:	mov	x0, x1
  450b88:	lsl	x0, x0, #1
  450b8c:	add	x0, x0, x1
  450b90:	lsr	x0, x0, #1
  450b94:	str	x0, [sp, #32]
  450b98:	ldr	x0, [sp, #24]
  450b9c:	ldr	x0, [x0, #1312]
  450ba0:	ldr	x1, [sp, #32]
  450ba4:	bl	46f7d4 <_obstack_memory_used@@Base+0x270>
  450ba8:	mov	x1, x0
  450bac:	ldr	x0, [sp, #24]
  450bb0:	str	x1, [x0, #1312]
  450bb4:	ldr	x0, [sp, #24]
  450bb8:	ldr	x1, [x0, #1312]
  450bbc:	ldr	x0, [sp, #32]
  450bc0:	add	x1, x1, x0
  450bc4:	ldr	x0, [sp, #24]
  450bc8:	str	x1, [x0, #1320]
  450bcc:	ldr	x0, [sp, #24]
  450bd0:	ldr	x1, [x0, #1312]
  450bd4:	ldr	x0, [sp, #40]
  450bd8:	add	x1, x1, x0
  450bdc:	ldr	x0, [sp, #24]
  450be0:	str	x1, [x0, #1328]
  450be4:	nop
  450be8:	ldp	x29, x30, [sp], #48
  450bec:	ret
  450bf0:	sub	sp, sp, #0x20
  450bf4:	str	x0, [sp, #8]
  450bf8:	ldr	x0, [sp, #8]
  450bfc:	ldr	x0, [x0]
  450c00:	ldr	x0, [x0]
  450c04:	str	x0, [sp, #24]
  450c08:	ldr	x0, [sp, #24]
  450c0c:	add	x0, x0, #0x1
  450c10:	str	x0, [sp, #24]
  450c14:	ldr	x0, [sp, #24]
  450c18:	ldrb	w0, [x0]
  450c1c:	cmp	w0, #0x2f
  450c20:	b.ne	450c30 <ferror@plt+0x4e2c0>  // b.any
  450c24:	ldr	x0, [sp, #24]
  450c28:	add	x0, x0, #0x1
  450c2c:	str	x0, [sp, #24]
  450c30:	ldr	x0, [sp, #24]
  450c34:	add	x1, x0, #0x1
  450c38:	str	x1, [sp, #24]
  450c3c:	ldrb	w0, [x0]
  450c40:	cmp	w0, #0x2f
  450c44:	b.ne	450c5c <ferror@plt+0x4e2ec>  // b.any
  450c48:	ldr	x0, [sp, #24]
  450c4c:	sub	x0, x0, #0x2
  450c50:	ldrb	w0, [x0]
  450c54:	cmp	w0, #0x2a
  450c58:	b.eq	450c64 <ferror@plt+0x4e2f4>  // b.none
  450c5c:	mov	w0, #0x1                   	// #1
  450c60:	b	450c68 <ferror@plt+0x4e2f8>
  450c64:	mov	w0, #0x0                   	// #0
  450c68:	cmp	w0, #0x0
  450c6c:	b.eq	450ca0 <ferror@plt+0x4e330>  // b.none
  450c70:	ldr	x0, [sp, #24]
  450c74:	sub	x0, x0, #0x1
  450c78:	ldrb	w0, [x0]
  450c7c:	cmp	w0, #0xa
  450c80:	b.ne	450c30 <ferror@plt+0x4e2c0>  // b.any
  450c84:	ldr	x0, [sp, #8]
  450c88:	ldr	x0, [x0]
  450c8c:	ldr	x1, [sp, #24]
  450c90:	sub	x1, x1, #0x1
  450c94:	str	x1, [x0]
  450c98:	mov	w0, #0x1                   	// #1
  450c9c:	b	450cb4 <ferror@plt+0x4e344>
  450ca0:	ldr	x0, [sp, #8]
  450ca4:	ldr	x0, [x0]
  450ca8:	ldr	x1, [sp, #24]
  450cac:	str	x1, [x0]
  450cb0:	mov	w0, #0x0                   	// #0
  450cb4:	add	sp, sp, #0x20
  450cb8:	ret
  450cbc:	stp	x29, x30, [sp, #-80]!
  450cc0:	mov	x29, sp
  450cc4:	str	x0, [sp, #40]
  450cc8:	str	x1, [sp, #32]
  450ccc:	str	w2, [sp, #28]
  450cd0:	strb	wzr, [sp, #78]
  450cd4:	ldr	x0, [sp, #40]
  450cd8:	ldr	x0, [x0, #40]
  450cdc:	ldr	w0, [x0, #60]
  450ce0:	str	w0, [sp, #72]
  450ce4:	ldr	x0, [sp, #40]
  450ce8:	ldr	x0, [x0]
  450cec:	str	x0, [sp, #64]
  450cf0:	ldr	x0, [sp, #64]
  450cf4:	ldr	x1, [sp, #32]
  450cf8:	str	x1, [x0]
  450cfc:	ldr	x0, [sp, #40]
  450d00:	ldr	x0, [x0, #136]
  450d04:	ldr	x0, [x0, #8]
  450d08:	cmp	x0, #0x0
  450d0c:	b.eq	450d20 <ferror@plt+0x4e3b0>  // b.none
  450d10:	ldr	x0, [sp, #40]
  450d14:	bl	450bf0 <ferror@plt+0x4e280>
  450d18:	strb	w0, [sp, #79]
  450d1c:	b	450d2c <ferror@plt+0x4e3bc>
  450d20:	ldr	x0, [sp, #40]
  450d24:	bl	43c264 <ferror@plt+0x398f4>
  450d28:	strb	w0, [sp, #79]
  450d2c:	ldrb	w0, [sp, #79]
  450d30:	cmp	w0, #0x0
  450d34:	b.eq	450d54 <ferror@plt+0x4e3e4>  // b.none
  450d38:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  450d3c:	add	x4, x0, #0xae0
  450d40:	mov	w3, #0x0                   	// #0
  450d44:	ldr	w2, [sp, #72]
  450d48:	mov	w1, #0x3                   	// #3
  450d4c:	ldr	x0, [sp, #40]
  450d50:	bl	430bb8 <ferror@plt+0x2e248>
  450d54:	ldr	x0, [sp, #40]
  450d58:	ldrb	w0, [x0, #16]
  450d5c:	cmp	w0, #0x0
  450d60:	b.eq	450dbc <ferror@plt+0x4e44c>  // b.none
  450d64:	ldr	w0, [sp, #28]
  450d68:	cmp	w0, #0x0
  450d6c:	b.eq	450da4 <ferror@plt+0x4e434>  // b.none
  450d70:	ldr	x0, [sp, #40]
  450d74:	ldrb	w0, [x0, #1124]
  450d78:	cmp	w0, #0x0
  450d7c:	b.eq	450d98 <ferror@plt+0x4e428>  // b.none
  450d80:	ldr	x0, [sp, #40]
  450d84:	ldr	x0, [x0, #1328]
  450d88:	sub	x1, x0, #0x1
  450d8c:	ldr	x0, [sp, #40]
  450d90:	str	x1, [x0, #1328]
  450d94:	b	450dec <ferror@plt+0x4e47c>
  450d98:	mov	w0, #0x1                   	// #1
  450d9c:	strb	w0, [sp, #78]
  450da0:	b	450dec <ferror@plt+0x4e47c>
  450da4:	ldr	x0, [sp, #40]
  450da8:	ldr	x0, [x0, #1328]
  450dac:	sub	x0, x0, #0x1
  450db0:	mov	w1, #0x20                  	// #32
  450db4:	strb	w1, [x0]
  450db8:	b	450dec <ferror@plt+0x4e47c>
  450dbc:	ldr	x0, [sp, #40]
  450dc0:	ldrb	w0, [x0, #1123]
  450dc4:	cmp	w0, #0x0
  450dc8:	b.eq	450de4 <ferror@plt+0x4e474>  // b.none
  450dcc:	ldr	x0, [sp, #40]
  450dd0:	ldr	x0, [x0, #1328]
  450dd4:	sub	x1, x0, #0x1
  450dd8:	ldr	x0, [sp, #40]
  450ddc:	str	x1, [x0, #1328]
  450de0:	b	450dec <ferror@plt+0x4e47c>
  450de4:	mov	w0, #0x1                   	// #1
  450de8:	strb	w0, [sp, #78]
  450dec:	ldrb	w0, [sp, #78]
  450df0:	cmp	w0, #0x0
  450df4:	b.eq	450e7c <ferror@plt+0x4e50c>  // b.none
  450df8:	ldr	x0, [sp, #64]
  450dfc:	ldr	x1, [x0]
  450e00:	ldr	x0, [sp, #32]
  450e04:	sub	x0, x1, x0
  450e08:	str	x0, [sp, #56]
  450e0c:	ldr	x0, [sp, #40]
  450e10:	ldr	x0, [x0, #1328]
  450e14:	ldr	x2, [sp, #56]
  450e18:	ldr	x1, [sp, #32]
  450e1c:	bl	4022e0 <memcpy@plt>
  450e20:	ldr	x0, [sp, #40]
  450e24:	ldr	x1, [x0, #1328]
  450e28:	ldr	x0, [sp, #56]
  450e2c:	add	x1, x1, x0
  450e30:	ldr	x0, [sp, #40]
  450e34:	str	x1, [x0, #1328]
  450e38:	ldrb	w0, [sp, #79]
  450e3c:	cmp	w0, #0x0
  450e40:	b.eq	450e7c <ferror@plt+0x4e50c>  // b.none
  450e44:	ldr	x0, [sp, #40]
  450e48:	ldr	x0, [x0, #1328]
  450e4c:	add	x2, x0, #0x1
  450e50:	ldr	x1, [sp, #40]
  450e54:	str	x2, [x1, #1328]
  450e58:	mov	w1, #0x2a                  	// #42
  450e5c:	strb	w1, [x0]
  450e60:	ldr	x0, [sp, #40]
  450e64:	ldr	x0, [x0, #1328]
  450e68:	add	x2, x0, #0x1
  450e6c:	ldr	x1, [sp, #40]
  450e70:	str	x2, [x1, #1328]
  450e74:	mov	w1, #0x2f                  	// #47
  450e78:	strb	w1, [x0]
  450e7c:	ldr	x0, [sp, #64]
  450e80:	ldr	x0, [x0]
  450e84:	ldp	x29, x30, [sp], #80
  450e88:	ret
  450e8c:	stp	x29, x30, [sp, #-64]!
  450e90:	mov	x29, sp
  450e94:	str	x0, [sp, #40]
  450e98:	str	x1, [sp, #32]
  450e9c:	str	w2, [sp, #28]
  450ea0:	ldr	x0, [sp, #40]
  450ea4:	ldr	x0, [x0, #1328]
  450ea8:	str	x0, [sp, #56]
  450eac:	ldr	x0, [sp, #32]
  450eb0:	add	x1, x0, #0x1
  450eb4:	str	x1, [sp, #32]
  450eb8:	ldrb	w0, [x0]
  450ebc:	str	w0, [sp, #52]
  450ec0:	ldr	x0, [sp, #56]
  450ec4:	add	x1, x0, #0x1
  450ec8:	str	x1, [sp, #56]
  450ecc:	ldr	w1, [sp, #52]
  450ed0:	and	w1, w1, #0xff
  450ed4:	strb	w1, [x0]
  450ed8:	ldr	w0, [sp, #52]
  450edc:	and	w1, w0, #0xff
  450ee0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  450ee4:	add	x0, x0, #0x498
  450ee8:	mov	w1, w1
  450eec:	ldrh	w0, [x0, x1, lsl #1]
  450ef0:	and	w0, w0, #0x800
  450ef4:	cmp	w0, #0x0
  450ef8:	b.ne	450f64 <ferror@plt+0x4e5f4>  // b.any
  450efc:	ldr	w0, [sp, #52]
  450f00:	cmp	w0, #0x2f
  450f04:	b.ne	450f54 <ferror@plt+0x4e5e4>  // b.any
  450f08:	ldr	x0, [sp, #32]
  450f0c:	ldrb	w0, [x0]
  450f10:	cmp	w0, #0x2a
  450f14:	b.ne	450f54 <ferror@plt+0x4e5e4>  // b.any
  450f18:	ldr	w0, [sp, #28]
  450f1c:	cmp	w0, #0x0
  450f20:	b.eq	450f54 <ferror@plt+0x4e5e4>  // b.none
  450f24:	ldr	x0, [sp, #40]
  450f28:	ldr	x1, [sp, #56]
  450f2c:	str	x1, [x0, #1328]
  450f30:	mov	w2, #0x0                   	// #0
  450f34:	ldr	x1, [sp, #32]
  450f38:	ldr	x0, [sp, #40]
  450f3c:	bl	450cbc <ferror@plt+0x4e34c>
  450f40:	str	x0, [sp, #32]
  450f44:	ldr	x0, [sp, #40]
  450f48:	ldr	x0, [x0, #1328]
  450f4c:	str	x0, [sp, #56]
  450f50:	b	450f68 <ferror@plt+0x4e5f8>
  450f54:	ldr	x0, [sp, #56]
  450f58:	sub	x0, x0, #0x1
  450f5c:	str	x0, [sp, #56]
  450f60:	b	450f6c <ferror@plt+0x4e5fc>
  450f64:	nop
  450f68:	b	450eac <ferror@plt+0x4e53c>
  450f6c:	ldr	x0, [sp, #40]
  450f70:	ldr	x1, [sp, #56]
  450f74:	str	x1, [x0, #1328]
  450f78:	ldr	x0, [sp, #32]
  450f7c:	sub	x0, x0, #0x1
  450f80:	ldp	x29, x30, [sp], #64
  450f84:	ret
  450f88:	stp	x29, x30, [sp, #-64]!
  450f8c:	mov	x29, sp
  450f90:	str	x0, [sp, #24]
  450f94:	str	x1, [sp, #16]
  450f98:	ldr	x0, [sp, #24]
  450f9c:	ldr	x0, [x0, #1328]
  450fa0:	str	x0, [sp, #56]
  450fa4:	ldr	x1, [sp, #16]
  450fa8:	add	x0, x1, #0x1
  450fac:	str	x0, [sp, #16]
  450fb0:	ldr	x0, [sp, #56]
  450fb4:	add	x2, x0, #0x1
  450fb8:	str	x2, [sp, #56]
  450fbc:	ldrb	w1, [x1]
  450fc0:	strb	w1, [x0]
  450fc4:	ldr	x0, [sp, #16]
  450fc8:	ldrb	w0, [x0]
  450fcc:	mov	w1, w0
  450fd0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  450fd4:	add	x0, x0, #0x498
  450fd8:	sxtw	x1, w1
  450fdc:	ldrh	w0, [x0, x1, lsl #1]
  450fe0:	mov	w1, w0
  450fe4:	mov	w0, #0x204                 	// #516
  450fe8:	and	w0, w1, w0
  450fec:	cmp	w0, #0x0
  450ff0:	b.eq	450ff8 <ferror@plt+0x4e688>  // b.none
  450ff4:	b	450fa4 <ferror@plt+0x4e634>
  450ff8:	ldr	x0, [sp, #24]
  450ffc:	ldr	x0, [x0, #136]
  451000:	ldr	x1, [sp, #16]
  451004:	str	x1, [x0, #16]
  451008:	ldr	x0, [sp, #24]
  45100c:	ldr	x0, [x0, #1328]
  451010:	ldr	x1, [sp, #56]
  451014:	sub	x0, x1, x0
  451018:	str	x0, [sp, #48]
  45101c:	ldr	x0, [sp, #24]
  451020:	ldr	x4, [x0, #1088]
  451024:	ldr	x0, [sp, #24]
  451028:	ldr	x0, [x0, #1328]
  45102c:	mov	w3, #0x1                   	// #1
  451030:	ldr	x2, [sp, #48]
  451034:	mov	x1, x0
  451038:	mov	x0, x4
  45103c:	bl	44fc28 <ferror@plt+0x4d2b8>
  451040:	str	x0, [sp, #40]
  451044:	ldr	x0, [sp, #24]
  451048:	ldr	x1, [sp, #56]
  45104c:	str	x1, [x0, #1328]
  451050:	ldr	x0, [sp, #40]
  451054:	ldp	x29, x30, [sp], #64
  451058:	ret
  45105c:	sub	sp, sp, #0x30
  451060:	str	x0, [sp, #24]
  451064:	str	x1, [sp, #16]
  451068:	str	x2, [sp, #8]
  45106c:	ldr	x0, [sp, #24]
  451070:	ldr	x0, [x0]
  451074:	str	x0, [sp, #40]
  451078:	ldr	x0, [sp, #24]
  45107c:	ldr	x1, [sp, #40]
  451080:	str	x1, [x0, #8]
  451084:	ldr	x0, [sp, #40]
  451088:	ldr	x1, [x0]
  45108c:	ldr	x0, [sp, #24]
  451090:	str	x1, [x0, #1344]
  451094:	ldr	x0, [sp, #40]
  451098:	ldr	x1, [x0, #32]
  45109c:	ldr	x0, [sp, #24]
  4510a0:	str	x1, [x0, #1352]
  4510a4:	ldr	x0, [sp, #40]
  4510a8:	ldr	x1, [x0, #16]
  4510ac:	ldr	x0, [sp, #24]
  4510b0:	str	x1, [x0, #1360]
  4510b4:	ldr	x0, [sp, #40]
  4510b8:	strb	wzr, [x0, #104]
  4510bc:	ldr	x0, [sp, #40]
  4510c0:	ldr	x1, [sp, #16]
  4510c4:	str	x1, [x0]
  4510c8:	ldr	x0, [sp, #40]
  4510cc:	ldr	x1, [sp, #16]
  4510d0:	str	x1, [x0, #8]
  4510d4:	ldr	x1, [sp, #16]
  4510d8:	ldr	x0, [sp, #8]
  4510dc:	add	x1, x1, x0
  4510e0:	ldr	x0, [sp, #40]
  4510e4:	str	x1, [x0, #32]
  4510e8:	nop
  4510ec:	add	sp, sp, #0x30
  4510f0:	ret
  4510f4:	sub	sp, sp, #0x20
  4510f8:	str	x0, [sp, #8]
  4510fc:	ldr	x0, [sp, #8]
  451100:	ldr	x0, [x0, #8]
  451104:	str	x0, [sp, #24]
  451108:	ldr	x0, [sp, #8]
  45110c:	ldr	x1, [x0, #1344]
  451110:	ldr	x0, [sp, #24]
  451114:	str	x1, [x0]
  451118:	ldr	x0, [sp, #8]
  45111c:	ldr	x1, [x0, #1352]
  451120:	ldr	x0, [sp, #24]
  451124:	str	x1, [x0, #32]
  451128:	ldr	x0, [sp, #8]
  45112c:	ldr	x1, [x0, #1360]
  451130:	ldr	x0, [sp, #24]
  451134:	str	x1, [x0, #8]
  451138:	ldr	x0, [sp, #24]
  45113c:	mov	w1, #0x1                   	// #1
  451140:	strb	w1, [x0, #104]
  451144:	ldr	x0, [sp, #8]
  451148:	str	xzr, [x0, #8]
  45114c:	nop
  451150:	add	sp, sp, #0x20
  451154:	ret
  451158:	stp	x29, x30, [sp, #-32]!
  45115c:	mov	x29, sp
  451160:	str	x0, [sp, #24]
  451164:	ldr	x0, [sp, #24]
  451168:	ldr	x0, [x0]
  45116c:	ldrb	w0, [x0, #104]
  451170:	cmp	w0, #0x0
  451174:	b.eq	45119c <ferror@plt+0x4e82c>  // b.none
  451178:	ldr	x0, [sp, #24]
  45117c:	bl	4401e0 <ferror@plt+0x3d870>
  451180:	and	w0, w0, #0xff
  451184:	eor	w0, w0, #0x1
  451188:	and	w0, w0, #0xff
  45118c:	cmp	w0, #0x0
  451190:	b.eq	45119c <ferror@plt+0x4e82c>  // b.none
  451194:	mov	w0, #0x1                   	// #1
  451198:	b	4511a0 <ferror@plt+0x4e830>
  45119c:	mov	w0, #0x0                   	// #0
  4511a0:	cmp	w0, #0x0
  4511a4:	b.eq	4511b0 <ferror@plt+0x4e840>  // b.none
  4511a8:	mov	w0, #0x0                   	// #0
  4511ac:	b	451210 <ferror@plt+0x4e8a0>
  4511b0:	mov	w2, #0x0                   	// #0
  4511b4:	mov	x1, #0x0                   	// #0
  4511b8:	ldr	x0, [sp, #24]
  4511bc:	bl	4513d0 <ferror@plt+0x4ea60>
  4511c0:	and	w0, w0, #0xff
  4511c4:	eor	w0, w0, #0x1
  4511c8:	and	w0, w0, #0xff
  4511cc:	cmp	w0, #0x0
  4511d0:	b.ne	4511e4 <ferror@plt+0x4e874>  // b.any
  4511d4:	ldr	x0, [sp, #24]
  4511d8:	ldrb	w0, [x0, #18]
  4511dc:	cmp	w0, #0x0
  4511e0:	b.eq	4511ec <ferror@plt+0x4e87c>  // b.none
  4511e4:	mov	w0, #0x1                   	// #1
  4511e8:	b	4511f0 <ferror@plt+0x4e880>
  4511ec:	mov	w0, #0x0                   	// #0
  4511f0:	cmp	w0, #0x0
  4511f4:	b.eq	4511fc <ferror@plt+0x4e88c>  // b.none
  4511f8:	b	451164 <ferror@plt+0x4e7f4>
  4511fc:	ldr	x0, [sp, #24]
  451200:	ldr	x0, [x0]
  451204:	cmp	x0, #0x0
  451208:	cset	w0, ne  // ne = any
  45120c:	and	w0, w0, #0xff
  451210:	ldp	x29, x30, [sp], #32
  451214:	ret
  451218:	stp	x29, x30, [sp, #-32]!
  45121c:	mov	x29, sp
  451220:	str	x0, [sp, #24]
  451224:	ldr	x0, [sp, #24]
  451228:	bl	430644 <ferror@plt+0x2dcd4>
  45122c:	and	w0, w0, #0xff
  451230:	cmp	w0, #0x0
  451234:	b.eq	451250 <ferror@plt+0x4e8e0>  // b.none
  451238:	ldr	x0, [sp, #24]
  45123c:	ldr	w0, [x0, #24]
  451240:	cmp	w0, #0xa
  451244:	cset	w0, eq  // eq = none
  451248:	and	w0, w0, #0xff
  45124c:	b	451270 <ferror@plt+0x4e900>
  451250:	ldr	x0, [sp, #24]
  451254:	ldr	x0, [x0, #24]
  451258:	ldrb	w0, [x0, #19]
  45125c:	and	w0, w0, #0x4
  451260:	and	w0, w0, #0xff
  451264:	cmp	w0, #0x0
  451268:	cset	w0, ne  // ne = any
  45126c:	and	w0, w0, #0xff
  451270:	ldp	x29, x30, [sp], #32
  451274:	ret
  451278:	stp	x29, x30, [sp, #-64]!
  45127c:	mov	x29, sp
  451280:	str	x0, [sp, #40]
  451284:	str	x1, [sp, #32]
  451288:	str	x2, [sp, #24]
  45128c:	str	x3, [sp, #16]
  451290:	ldr	x0, [sp, #32]
  451294:	bl	430644 <ferror@plt+0x2dcd4>
  451298:	and	w0, w0, #0xff
  45129c:	cmp	w0, #0x0
  4512a0:	b.eq	4512b0 <ferror@plt+0x4e940>  // b.none
  4512a4:	mov	w0, #0x1                   	// #1
  4512a8:	str	w0, [sp, #60]
  4512ac:	b	4512c0 <ferror@plt+0x4e950>
  4512b0:	ldr	x0, [sp, #32]
  4512b4:	ldr	x0, [x0, #24]
  4512b8:	ldrh	w0, [x0, #16]
  4512bc:	str	w0, [sp, #60]
  4512c0:	ldr	x0, [sp, #16]
  4512c4:	ldr	x0, [x0]
  4512c8:	cmp	x0, #0x0
  4512cc:	b.eq	4512e4 <ferror@plt+0x4e974>  // b.none
  4512d0:	ldr	x0, [sp, #16]
  4512d4:	ldr	x0, [x0]
  4512d8:	mov	x1, x0
  4512dc:	ldr	x0, [sp, #40]
  4512e0:	bl	442ae4 <ferror@plt+0x40174>
  4512e4:	ldr	w0, [sp, #60]
  4512e8:	add	w0, w0, #0x1
  4512ec:	mov	w0, w0
  4512f0:	lsl	x0, x0, #3
  4512f4:	mov	x1, x0
  4512f8:	ldr	x0, [sp, #40]
  4512fc:	bl	442b40 <ferror@plt+0x401d0>
  451300:	mov	x1, x0
  451304:	ldr	x0, [sp, #16]
  451308:	str	x1, [x0]
  45130c:	ldr	x0, [sp, #16]
  451310:	ldr	x0, [x0]
  451314:	ldr	x1, [x0, #16]
  451318:	ldr	x0, [sp, #16]
  45131c:	str	x1, [x0, #8]
  451320:	ldr	x0, [sp, #16]
  451324:	ldr	x1, [sp, #32]
  451328:	str	x1, [x0, #16]
  45132c:	ldr	x0, [sp, #40]
  451330:	ldr	x0, [x0, #1312]
  451334:	ldr	x1, [sp, #24]
  451338:	sub	x0, x1, x0
  45133c:	mov	x1, x0
  451340:	ldr	x0, [sp, #16]
  451344:	str	x1, [x0, #24]
  451348:	ldr	x0, [sp, #16]
  45134c:	ldr	w1, [sp, #60]
  451350:	str	w1, [x0, #36]
  451354:	ldr	x0, [sp, #16]
  451358:	str	wzr, [x0, #40]
  45135c:	nop
  451360:	ldp	x29, x30, [sp], #64
  451364:	ret
  451368:	sub	sp, sp, #0x10
  45136c:	str	x0, [sp, #8]
  451370:	str	x1, [sp]
  451374:	ldr	x0, [sp, #8]
  451378:	ldr	w0, [x0, #40]
  45137c:	add	w1, w0, #0x1
  451380:	ldr	x0, [sp, #8]
  451384:	str	w1, [x0, #40]
  451388:	ldr	x0, [sp, #8]
  45138c:	ldr	w1, [x0, #40]
  451390:	ldr	x0, [sp, #8]
  451394:	ldr	w0, [x0, #36]
  451398:	cmp	w1, w0
  45139c:	b.hi	4513c4 <ferror@plt+0x4ea54>  // b.pmore
  4513a0:	ldr	x0, [sp, #8]
  4513a4:	ldr	x1, [x0, #8]
  4513a8:	ldr	x0, [sp, #8]
  4513ac:	ldr	w0, [x0, #40]
  4513b0:	mov	w0, w0
  4513b4:	lsl	x0, x0, #3
  4513b8:	add	x0, x1, x0
  4513bc:	ldr	x1, [sp]
  4513c0:	str	x1, [x0]
  4513c4:	nop
  4513c8:	add	sp, sp, #0x10
  4513cc:	ret
  4513d0:	stp	x29, x30, [sp, #-368]!
  4513d4:	mov	x29, sp
  4513d8:	str	x0, [sp, #40]
  4513dc:	str	x1, [sp, #32]
  4513e0:	strb	w2, [sp, #31]
  4513e4:	mov	w0, #0x1                   	// #1
  4513e8:	strb	w0, [sp, #367]
  4513ec:	str	wzr, [sp, #340]
  4513f0:	str	wzr, [sp, #332]
  4513f4:	str	xzr, [sp, #96]
  4513f8:	str	xzr, [sp, #104]
  4513fc:	str	xzr, [sp, #112]
  451400:	str	xzr, [sp, #120]
  451404:	str	wzr, [sp, #128]
  451408:	str	wzr, [sp, #132]
  45140c:	str	wzr, [sp, #136]
  451410:	str	wzr, [sp, #336]
  451414:	ldr	x0, [sp, #40]
  451418:	ldrb	w0, [x0, #19]
  45141c:	cmp	w0, #0x0
  451420:	cset	w0, ne  // ne = any
  451424:	strb	w0, [sp, #331]
  451428:	ldr	x0, [sp, #40]
  45142c:	ldr	x1, [x0]
  451430:	ldr	x0, [sp, #40]
  451434:	ldr	x0, [x0, #136]
  451438:	ldr	x1, [x1]
  45143c:	str	x1, [x0, #16]
  451440:	ldr	x0, [sp, #40]
  451444:	ldr	x1, [x0]
  451448:	ldr	x0, [sp, #40]
  45144c:	ldr	x0, [x0, #136]
  451450:	ldr	x1, [x1, #32]
  451454:	str	x1, [x0, #24]
  451458:	ldrb	w0, [sp, #31]
  45145c:	eor	w0, w0, #0x1
  451460:	and	w0, w0, #0xff
  451464:	cmp	w0, #0x0
  451468:	b.eq	451490 <ferror@plt+0x4eb20>  // b.none
  45146c:	ldr	x0, [sp, #40]
  451470:	ldr	x1, [x0, #1312]
  451474:	ldr	x0, [sp, #40]
  451478:	str	x1, [x0, #1328]
  45147c:	ldr	x0, [sp, #40]
  451480:	ldr	x0, [x0, #40]
  451484:	ldr	w1, [x0, #60]
  451488:	ldr	x0, [sp, #40]
  45148c:	str	w1, [x0, #1336]
  451490:	ldr	x0, [sp, #40]
  451494:	ldr	x0, [x0]
  451498:	ldr	x0, [x0]
  45149c:	str	x0, [sp, #320]
  4514a0:	ldr	x0, [sp, #40]
  4514a4:	ldr	x0, [x0, #136]
  4514a8:	str	x0, [sp, #312]
  4514ac:	ldr	x0, [sp, #312]
  4514b0:	ldr	x0, [x0, #16]
  4514b4:	str	x0, [sp, #352]
  4514b8:	ldr	x0, [sp, #312]
  4514bc:	ldr	x1, [x0, #24]
  4514c0:	ldr	x0, [sp, #352]
  4514c4:	sub	x0, x1, x0
  4514c8:	mov	x1, x0
  4514cc:	ldr	x0, [sp, #40]
  4514d0:	bl	450b20 <ferror@plt+0x4e1b0>
  4514d4:	ldr	x0, [sp, #40]
  4514d8:	ldr	x0, [x0, #1328]
  4514dc:	str	x0, [sp, #344]
  4514e0:	ldr	x0, [sp, #312]
  4514e4:	ldr	x0, [x0, #8]
  4514e8:	cmp	x0, #0x0
  4514ec:	b.ne	451554 <ferror@plt+0x4ebe4>  // b.any
  4514f0:	ldrb	w0, [sp, #31]
  4514f4:	eor	w0, w0, #0x1
  4514f8:	and	w0, w0, #0xff
  4514fc:	cmp	w0, #0x0
  451500:	b.eq	451554 <ferror@plt+0x4ebe4>  // b.none
  451504:	ldr	x0, [sp, #40]
  451508:	ldr	x0, [x0]
  45150c:	ldr	x1, [x0, #48]
  451510:	ldr	x0, [sp, #40]
  451514:	ldr	x0, [x0]
  451518:	ldr	w0, [x0, #56]
  45151c:	mov	w0, w0
  451520:	lsl	x0, x0, #4
  451524:	add	x0, x1, x0
  451528:	ldr	x0, [x0]
  45152c:	ldr	x1, [sp, #352]
  451530:	cmp	x1, x0
  451534:	b.cc	451554 <ferror@plt+0x4ebe4>  // b.lo, b.ul, b.last
  451538:	ldr	x0, [sp, #40]
  45153c:	ldr	x0, [x0]
  451540:	ldr	x1, [sp, #352]
  451544:	str	x1, [x0]
  451548:	mov	w1, #0x0                   	// #0
  45154c:	ldr	x0, [sp, #40]
  451550:	bl	43bf8c <ferror@plt+0x3961c>
  451554:	ldr	x0, [sp, #352]
  451558:	add	x1, x0, #0x1
  45155c:	str	x1, [sp, #352]
  451560:	ldrb	w0, [x0]
  451564:	str	w0, [sp, #308]
  451568:	ldr	x0, [sp, #344]
  45156c:	add	x1, x0, #0x1
  451570:	str	x1, [sp, #344]
  451574:	ldr	w1, [sp, #308]
  451578:	and	w1, w1, #0xff
  45157c:	strb	w1, [x0]
  451580:	ldr	w0, [sp, #308]
  451584:	cmp	w0, #0x7a
  451588:	b.hi	452240 <ferror@plt+0x4f8d0>  // b.pmore
  45158c:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  451590:	add	x1, x1, #0xb28
  451594:	ldr	w0, [x1, w0, uxtw #2]
  451598:	adr	x1, 4515a4 <ferror@plt+0x4ec34>
  45159c:	add	x0, x1, w0, sxtw #2
  4515a0:	br	x0
  4515a4:	ldr	x0, [sp, #312]
  4515a8:	ldr	x0, [x0, #8]
  4515ac:	cmp	x0, #0x0
  4515b0:	b.eq	4515d0 <ferror@plt+0x4ec60>  // b.none
  4515b4:	ldr	x0, [sp, #344]
  4515b8:	sub	x1, x0, #0x1
  4515bc:	ldr	x0, [sp, #40]
  4515c0:	str	x1, [x0, #1328]
  4515c4:	ldr	x0, [sp, #40]
  4515c8:	bl	44bbac <ferror@plt+0x4923c>
  4515cc:	b	4514a0 <ferror@plt+0x4eb30>
  4515d0:	ldr	x0, [sp, #344]
  4515d4:	sub	x1, x0, #0x1
  4515d8:	ldr	x0, [sp, #40]
  4515dc:	str	x1, [x0, #1328]
  4515e0:	ldr	x0, [sp, #40]
  4515e4:	ldr	x0, [x0]
  4515e8:	ldr	x1, [sp, #352]
  4515ec:	str	x1, [x0]
  4515f0:	ldrb	w0, [sp, #31]
  4515f4:	cmp	w0, #0x0
  4515f8:	b.ne	452320 <ferror@plt+0x4f9b0>  // b.any
  4515fc:	ldr	x0, [sp, #40]
  451600:	ldr	x0, [x0]
  451604:	mov	w1, #0x1                   	// #1
  451608:	strb	w1, [x0, #104]
  45160c:	ldr	x0, [sp, #40]
  451610:	ldr	x0, [x0, #40]
  451614:	str	x0, [sp, #160]
  451618:	ldr	x0, [sp, #160]
  45161c:	bl	4305f8 <ferror@plt+0x2dc88>
  451620:	str	x0, [sp, #152]
  451624:	ldr	x0, [sp, #160]
  451628:	ldr	w0, [x0, #60]
  45162c:	mov	w1, w0
  451630:	ldr	x0, [sp, #152]
  451634:	bl	409ad0 <ferror@plt+0x7160>
  451638:	str	w0, [sp, #148]
  45163c:	ldr	x0, [sp, #40]
  451640:	ldr	x3, [x0, #40]
  451644:	ldr	w0, [sp, #148]
  451648:	add	w0, w0, #0x1
  45164c:	mov	w2, #0x0                   	// #0
  451650:	mov	w1, w0
  451654:	mov	x0, x3
  451658:	bl	44429c <ferror@plt+0x4192c>
  45165c:	ldr	w0, [sp, #332]
  451660:	cmp	w0, #0x1
  451664:	b.eq	451674 <ferror@plt+0x4ed04>  // b.none
  451668:	ldr	w0, [sp, #332]
  45166c:	cmp	w0, #0x2
  451670:	b.ne	4516a0 <ferror@plt+0x4ed30>  // b.any
  451674:	ldr	x0, [sp, #40]
  451678:	ldrb	w0, [x0, #16]
  45167c:	cmp	w0, #0x0
  451680:	b.ne	4516a0 <ferror@plt+0x4ed30>  // b.any
  451684:	ldr	x0, [sp, #40]
  451688:	bl	4401e0 <ferror@plt+0x3d870>
  45168c:	and	w0, w0, #0xff
  451690:	cmp	w0, #0x0
  451694:	b.eq	4516a0 <ferror@plt+0x4ed30>  // b.none
  451698:	mov	w0, #0x1                   	// #1
  45169c:	b	4516a4 <ferror@plt+0x4ed34>
  4516a0:	mov	w0, #0x0                   	// #0
  4516a4:	cmp	w0, #0x0
  4516a8:	b.eq	452328 <ferror@plt+0x4f9b8>  // b.none
  4516ac:	ldr	w0, [sp, #332]
  4516b0:	cmp	w0, #0x2
  4516b4:	b.ne	4516c8 <ferror@plt+0x4ed58>  // b.any
  4516b8:	ldr	x0, [sp, #344]
  4516bc:	sub	x0, x0, #0x1
  4516c0:	mov	w1, #0x20                  	// #32
  4516c4:	strb	w1, [x0]
  4516c8:	ldr	x0, [sp, #40]
  4516cc:	ldr	x0, [x0]
  4516d0:	ldr	x0, [x0]
  4516d4:	str	x0, [sp, #352]
  4516d8:	b	45231c <ferror@plt+0x4f9ac>
  4516dc:	ldrb	w0, [sp, #331]
  4516e0:	cmp	w0, #0x0
  4516e4:	b.eq	452248 <ferror@plt+0x4f8d8>  // b.none
  4516e8:	mov	w0, #0x3e                  	// #62
  4516ec:	str	w0, [sp, #336]
  4516f0:	b	452248 <ferror@plt+0x4f8d8>
  4516f4:	ldr	w1, [sp, #308]
  4516f8:	ldr	w0, [sp, #336]
  4516fc:	cmp	w1, w0
  451700:	b.ne	452250 <ferror@plt+0x4f8e0>  // b.any
  451704:	str	wzr, [sp, #336]
  451708:	b	452250 <ferror@plt+0x4f8e0>
  45170c:	ldr	w1, [sp, #308]
  451710:	ldr	w0, [sp, #336]
  451714:	cmp	w1, w0
  451718:	b.ne	451724 <ferror@plt+0x4edb4>  // b.any
  45171c:	str	wzr, [sp, #336]
  451720:	b	452258 <ferror@plt+0x4f8e8>
  451724:	ldr	w0, [sp, #336]
  451728:	cmp	w0, #0x0
  45172c:	b.ne	452258 <ferror@plt+0x4f8e8>  // b.any
  451730:	ldr	w0, [sp, #308]
  451734:	str	w0, [sp, #336]
  451738:	b	452258 <ferror@plt+0x4f8e8>
  45173c:	ldr	x0, [sp, #352]
  451740:	ldrb	w0, [x0]
  451744:	cmp	w0, #0x5c
  451748:	b.eq	45176c <ferror@plt+0x4edfc>  // b.none
  45174c:	ldr	x0, [sp, #352]
  451750:	ldrb	w0, [x0]
  451754:	cmp	w0, #0x22
  451758:	b.eq	45176c <ferror@plt+0x4edfc>  // b.none
  45175c:	ldr	x0, [sp, #352]
  451760:	ldrb	w0, [x0]
  451764:	cmp	w0, #0x27
  451768:	b.ne	452260 <ferror@plt+0x4f8f0>  // b.any
  45176c:	ldr	x1, [sp, #352]
  451770:	add	x0, x1, #0x1
  451774:	str	x0, [sp, #352]
  451778:	ldr	x0, [sp, #344]
  45177c:	add	x2, x0, #0x1
  451780:	str	x2, [sp, #344]
  451784:	ldrb	w1, [x1]
  451788:	strb	w1, [x0]
  45178c:	b	452260 <ferror@plt+0x4f8f0>
  451790:	ldr	w0, [sp, #336]
  451794:	cmp	w0, #0x0
  451798:	b.ne	452268 <ferror@plt+0x4f8f8>  // b.any
  45179c:	ldr	x0, [sp, #352]
  4517a0:	ldrb	w0, [x0]
  4517a4:	cmp	w0, #0x2a
  4517a8:	b.ne	452268 <ferror@plt+0x4f8f8>  // b.any
  4517ac:	ldr	x0, [sp, #40]
  4517b0:	ldr	x1, [sp, #344]
  4517b4:	str	x1, [x0, #1328]
  4517b8:	ldr	x0, [sp, #32]
  4517bc:	cmp	x0, #0x0
  4517c0:	cset	w0, ne  // ne = any
  4517c4:	and	w0, w0, #0xff
  4517c8:	mov	w2, w0
  4517cc:	ldr	x1, [sp, #352]
  4517d0:	ldr	x0, [sp, #40]
  4517d4:	bl	450cbc <ferror@plt+0x4e34c>
  4517d8:	str	x0, [sp, #352]
  4517dc:	ldr	x0, [sp, #40]
  4517e0:	ldr	x0, [x0, #1328]
  4517e4:	str	x0, [sp, #344]
  4517e8:	b	45231c <ferror@plt+0x4f9ac>
  4517ec:	ldr	x0, [sp, #40]
  4517f0:	ldrb	w0, [x0, #18]
  4517f4:	cmp	w0, #0x0
  4517f8:	b.ne	452270 <ferror@plt+0x4f900>  // b.any
  4517fc:	ldr	w0, [sp, #336]
  451800:	cmp	w0, #0x0
  451804:	b.eq	451814 <ferror@plt+0x4eea4>  // b.none
  451808:	ldr	x0, [sp, #32]
  45180c:	cmp	x0, #0x0
  451810:	b.eq	452270 <ferror@plt+0x4f900>  // b.none
  451814:	ldr	x0, [sp, #344]
  451818:	sub	x0, x0, #0x1
  45181c:	str	x0, [sp, #296]
  451820:	ldr	x0, [sp, #40]
  451824:	ldr	x1, [sp, #296]
  451828:	str	x1, [x0, #1328]
  45182c:	ldr	x0, [sp, #352]
  451830:	sub	x0, x0, #0x1
  451834:	mov	x1, x0
  451838:	ldr	x0, [sp, #40]
  45183c:	bl	450f88 <ferror@plt+0x4e618>
  451840:	str	x0, [sp, #288]
  451844:	ldr	x0, [sp, #40]
  451848:	ldr	x0, [x0, #1328]
  45184c:	str	x0, [sp, #344]
  451850:	ldr	x0, [sp, #312]
  451854:	ldr	x0, [x0, #16]
  451858:	str	x0, [sp, #352]
  45185c:	ldr	x0, [sp, #288]
  451860:	bl	430670 <ferror@plt+0x2dd00>
  451864:	and	w0, w0, #0xff
  451868:	cmp	w0, #0x0
  45186c:	b.eq	4518a0 <ferror@plt+0x4ef30>  // b.none
  451870:	ldr	w0, [sp, #332]
  451874:	cmp	w0, #0x0
  451878:	b.eq	451888 <ferror@plt+0x4ef18>  // b.none
  45187c:	ldr	w0, [sp, #332]
  451880:	cmp	w0, #0x1
  451884:	b.ne	4518a0 <ferror@plt+0x4ef30>  // b.any
  451888:	ldr	x0, [sp, #40]
  45188c:	ldrb	w0, [x0, #24]
  451890:	cmp	w0, #0x0
  451894:	b.ne	4518a0 <ferror@plt+0x4ef30>  // b.any
  451898:	mov	w0, #0x1                   	// #1
  45189c:	b	4518a4 <ferror@plt+0x4ef34>
  4518a0:	mov	w0, #0x0                   	// #0
  4518a4:	cmp	w0, #0x0
  4518a8:	b.eq	45193c <ferror@plt+0x4efcc>  // b.none
  4518ac:	ldr	x0, [sp, #40]
  4518b0:	strb	wzr, [x0, #440]
  4518b4:	ldr	x0, [sp, #288]
  4518b8:	bl	451218 <ferror@plt+0x4e8a8>
  4518bc:	and	w0, w0, #0xff
  4518c0:	cmp	w0, #0x0
  4518c4:	b.eq	4518fc <ferror@plt+0x4ef8c>  // b.none
  4518c8:	add	x0, sp, #0x60
  4518cc:	mov	x3, x0
  4518d0:	ldr	x2, [sp, #296]
  4518d4:	ldr	x1, [sp, #288]
  4518d8:	ldr	x0, [sp, #40]
  4518dc:	bl	451278 <ferror@plt+0x4e908>
  4518e0:	mov	w0, #0x1                   	// #1
  4518e4:	str	w0, [sp, #332]
  4518e8:	ldr	x0, [sp, #40]
  4518ec:	ldr	x0, [x0, #40]
  4518f0:	ldr	w0, [x0, #60]
  4518f4:	str	w0, [sp, #128]
  4518f8:	b	45231c <ferror@plt+0x4f9ac>
  4518fc:	ldr	x1, [sp, #288]
  451900:	ldr	x0, [sp, #40]
  451904:	bl	452470 <ferror@plt+0x4fb00>
  451908:	and	w0, w0, #0xff
  45190c:	eor	w0, w0, #0x1
  451910:	and	w0, w0, #0xff
  451914:	cmp	w0, #0x0
  451918:	b.eq	452270 <ferror@plt+0x4f900>  // b.none
  45191c:	ldr	x0, [sp, #40]
  451920:	ldr	x1, [sp, #296]
  451924:	str	x1, [x0, #1328]
  451928:	ldr	x1, [sp, #288]
  45192c:	ldr	x0, [sp, #40]
  451930:	bl	45238c <ferror@plt+0x4fa1c>
  451934:	str	wzr, [sp, #332]
  451938:	b	4514a0 <ferror@plt+0x4eb30>
  45193c:	ldr	x0, [sp, #32]
  451940:	cmp	x0, #0x0
  451944:	b.eq	451994 <ferror@plt+0x4f024>  // b.none
  451948:	ldr	x0, [sp, #288]
  45194c:	ldrb	w0, [x0, #18]
  451950:	and	w0, w0, #0x3
  451954:	and	w0, w0, #0xff
  451958:	cmp	w0, #0x1
  45195c:	b.ne	451994 <ferror@plt+0x4f024>  // b.any
  451960:	ldr	x0, [sp, #40]
  451964:	ldr	x1, [sp, #296]
  451968:	str	x1, [x0, #1328]
  45196c:	ldr	x0, [sp, #288]
  451970:	ldrh	w0, [x0, #24]
  451974:	mov	w2, w0
  451978:	ldr	x1, [sp, #32]
  45197c:	ldr	x0, [sp, #40]
  451980:	bl	452d8c <ferror@plt+0x5041c>
  451984:	ldr	x0, [sp, #40]
  451988:	ldr	x0, [x0, #1312]
  45198c:	str	x0, [sp, #344]
  451990:	b	452270 <ferror@plt+0x4f900>
  451994:	ldr	w0, [sp, #332]
  451998:	cmp	w0, #0x5
  45199c:	b.ne	4519ac <ferror@plt+0x4f03c>  // b.any
  4519a0:	mov	w0, #0x6                   	// #6
  4519a4:	str	w0, [sp, #332]
  4519a8:	b	45231c <ferror@plt+0x4f9ac>
  4519ac:	ldr	x0, [sp, #40]
  4519b0:	ldrb	w0, [x0, #20]
  4519b4:	cmp	w0, #0x0
  4519b8:	b.eq	4519dc <ferror@plt+0x4f06c>  // b.none
  4519bc:	ldr	x0, [sp, #40]
  4519c0:	ldr	x0, [x0, #1248]
  4519c4:	ldr	x1, [sp, #288]
  4519c8:	cmp	x1, x0
  4519cc:	b.ne	4519dc <ferror@plt+0x4f06c>  // b.any
  4519d0:	mov	w0, #0x3                   	// #3
  4519d4:	str	w0, [sp, #332]
  4519d8:	b	45231c <ferror@plt+0x4f9ac>
  4519dc:	ldr	x0, [sp, #40]
  4519e0:	ldrb	w0, [x0, #20]
  4519e4:	cmp	w0, #0x0
  4519e8:	b.eq	452270 <ferror@plt+0x4f900>  // b.none
  4519ec:	ldr	x0, [sp, #40]
  4519f0:	ldr	x0, [x0, #1288]
  4519f4:	ldr	x1, [sp, #288]
  4519f8:	cmp	x1, x0
  4519fc:	b.eq	451a14 <ferror@plt+0x4f0a4>  // b.none
  451a00:	ldr	x0, [sp, #40]
  451a04:	ldr	x0, [x0, #1296]
  451a08:	ldr	x1, [sp, #288]
  451a0c:	cmp	x1, x0
  451a10:	b.ne	452270 <ferror@plt+0x4f900>  // b.any
  451a14:	mov	w0, #0x8                   	// #8
  451a18:	str	w0, [sp, #332]
  451a1c:	b	45231c <ferror@plt+0x4f9ac>
  451a20:	ldr	w0, [sp, #336]
  451a24:	cmp	w0, #0x0
  451a28:	b.ne	452278 <ferror@plt+0x4f908>  // b.any
  451a2c:	ldr	w0, [sp, #340]
  451a30:	add	w0, w0, #0x1
  451a34:	str	w0, [sp, #340]
  451a38:	ldr	w0, [sp, #332]
  451a3c:	cmp	w0, #0x1
  451a40:	b.ne	451a9c <ferror@plt+0x4f12c>  // b.any
  451a44:	ldr	x0, [sp, #112]
  451a48:	mov	x1, x0
  451a4c:	ldr	x0, [sp, #40]
  451a50:	bl	452470 <ferror@plt+0x4fb00>
  451a54:	and	w0, w0, #0xff
  451a58:	cmp	w0, #0x0
  451a5c:	b.eq	451a68 <ferror@plt+0x4f0f8>  // b.none
  451a60:	str	wzr, [sp, #332]
  451a64:	b	452278 <ferror@plt+0x4f908>
  451a68:	mov	w0, #0x2                   	// #2
  451a6c:	str	w0, [sp, #332]
  451a70:	mov	w0, #0x1                   	// #1
  451a74:	str	w0, [sp, #340]
  451a78:	ldr	x0, [sp, #40]
  451a7c:	ldr	x1, [x0, #1312]
  451a80:	ldr	x0, [sp, #120]
  451a84:	add	x0, x1, x0
  451a88:	str	x0, [sp, #344]
  451a8c:	ldr	x0, [sp, #104]
  451a90:	ldr	x1, [sp, #120]
  451a94:	str	x1, [x0]
  451a98:	b	452278 <ferror@plt+0x4f908>
  451a9c:	ldr	w0, [sp, #332]
  451aa0:	cmp	w0, #0x6
  451aa4:	b.ne	451ab4 <ferror@plt+0x4f144>  // b.any
  451aa8:	mov	w0, #0x7                   	// #7
  451aac:	str	w0, [sp, #332]
  451ab0:	b	452278 <ferror@plt+0x4f908>
  451ab4:	ldr	w0, [sp, #332]
  451ab8:	cmp	w0, #0x3
  451abc:	b.ne	451acc <ferror@plt+0x4f15c>  // b.any
  451ac0:	mov	w0, #0x4                   	// #4
  451ac4:	str	w0, [sp, #332]
  451ac8:	b	452278 <ferror@plt+0x4f908>
  451acc:	ldr	w0, [sp, #332]
  451ad0:	cmp	w0, #0x8
  451ad4:	b.ne	452278 <ferror@plt+0x4f908>  // b.any
  451ad8:	mov	w0, #0x9                   	// #9
  451adc:	str	w0, [sp, #332]
  451ae0:	b	452278 <ferror@plt+0x4f908>
  451ae4:	ldr	w0, [sp, #336]
  451ae8:	cmp	w0, #0x0
  451aec:	b.ne	452280 <ferror@plt+0x4f910>  // b.any
  451af0:	ldr	w0, [sp, #332]
  451af4:	cmp	w0, #0x2
  451af8:	b.ne	452280 <ferror@plt+0x4f910>  // b.any
  451afc:	ldr	w0, [sp, #340]
  451b00:	cmp	w0, #0x1
  451b04:	b.ne	452280 <ferror@plt+0x4f910>  // b.any
  451b08:	ldr	x0, [sp, #40]
  451b0c:	ldr	x0, [x0, #1312]
  451b10:	ldr	x1, [sp, #344]
  451b14:	sub	x0, x1, x0
  451b18:	mov	x1, x0
  451b1c:	add	x0, sp, #0x60
  451b20:	bl	451368 <ferror@plt+0x4e9f8>
  451b24:	b	452280 <ferror@plt+0x4f910>
  451b28:	ldr	w0, [sp, #336]
  451b2c:	cmp	w0, #0x0
  451b30:	b.ne	452288 <ferror@plt+0x4f918>  // b.any
  451b34:	ldr	w0, [sp, #340]
  451b38:	sub	w0, w0, #0x1
  451b3c:	str	w0, [sp, #340]
  451b40:	ldr	w0, [sp, #332]
  451b44:	cmp	w0, #0x2
  451b48:	b.ne	452020 <ferror@plt+0x4f6b0>  // b.any
  451b4c:	ldr	w0, [sp, #340]
  451b50:	cmp	w0, #0x0
  451b54:	b.ne	452020 <ferror@plt+0x4f6b0>  // b.any
  451b58:	ldr	x0, [sp, #112]
  451b5c:	bl	430644 <ferror@plt+0x2dcd4>
  451b60:	and	w0, w0, #0xff
  451b64:	cmp	w0, #0x0
  451b68:	b.eq	451f44 <ferror@plt+0x4f5d4>  // b.none
  451b6c:	str	wzr, [sp, #332]
  451b70:	ldr	x0, [sp, #40]
  451b74:	ldr	x0, [x0, #1312]
  451b78:	ldr	x1, [sp, #344]
  451b7c:	sub	x0, x1, x0
  451b80:	mov	x1, x0
  451b84:	add	x0, sp, #0x60
  451b88:	bl	451368 <ferror@plt+0x4e9f8>
  451b8c:	add	x0, sp, #0x30
  451b90:	mov	x2, #0x30                  	// #48
  451b94:	mov	w1, #0x0                   	// #0
  451b98:	bl	402530 <memset@plt>
  451b9c:	ldr	w0, [sp, #132]
  451ba0:	and	w0, w0, #0xffff
  451ba4:	strh	w0, [sp, #64]
  451ba8:	ldr	x1, [sp, #112]
  451bac:	ldr	w2, [sp, #136]
  451bb0:	add	x0, sp, #0x30
  451bb4:	mov	w3, w2
  451bb8:	mov	x2, x1
  451bbc:	mov	x1, x0
  451bc0:	ldr	x0, [sp, #40]
  451bc4:	bl	448ff8 <ferror@plt+0x46688>
  451bc8:	and	w0, w0, #0xff
  451bcc:	cmp	w0, #0x0
  451bd0:	b.eq	452290 <ferror@plt+0x4f920>  // b.none
  451bd4:	ldr	x0, [sp, #104]
  451bd8:	add	x0, x0, #0x8
  451bdc:	ldr	x1, [x0]
  451be0:	ldr	x0, [sp, #104]
  451be4:	ldr	x0, [x0]
  451be8:	sub	x0, x1, x0
  451bec:	str	x0, [sp, #272]
  451bf0:	ldr	x0, [sp, #40]
  451bf4:	ldr	x1, [x0, #1312]
  451bf8:	ldr	x0, [sp, #120]
  451bfc:	add	x1, x1, x0
  451c00:	ldr	x0, [sp, #40]
  451c04:	str	x1, [x0, #1328]
  451c08:	ldr	x0, [sp, #312]
  451c0c:	ldr	x1, [sp, #352]
  451c10:	str	x1, [x0, #16]
  451c14:	ldr	x0, [sp, #272]
  451c18:	add	x0, x0, #0x2
  451c1c:	mov	x1, x0
  451c20:	ldr	x0, [sp, #40]
  451c24:	bl	442dac <ferror@plt+0x4043c>
  451c28:	str	x0, [sp, #264]
  451c2c:	ldr	x0, [sp, #264]
  451c30:	mov	w1, #0x28                  	// #40
  451c34:	strb	w1, [x0]
  451c38:	ldr	x0, [sp, #264]
  451c3c:	add	x3, x0, #0x1
  451c40:	ldr	x0, [sp, #40]
  451c44:	ldr	x1, [x0, #1312]
  451c48:	ldr	x0, [sp, #104]
  451c4c:	ldr	x0, [x0]
  451c50:	add	x0, x1, x0
  451c54:	ldr	x2, [sp, #272]
  451c58:	mov	x1, x0
  451c5c:	mov	x0, x3
  451c60:	bl	4022e0 <memcpy@plt>
  451c64:	ldr	x0, [sp, #272]
  451c68:	add	x0, x0, #0x1
  451c6c:	ldr	x1, [sp, #264]
  451c70:	add	x0, x1, x0
  451c74:	mov	w1, #0xa                   	// #10
  451c78:	strb	w1, [x0]
  451c7c:	ldr	x0, [sp, #312]
  451c80:	ldr	x0, [x0, #24]
  451c84:	str	x0, [sp, #256]
  451c88:	ldr	x0, [sp, #40]
  451c8c:	ldr	x0, [x0]
  451c90:	ldr	x0, [x0]
  451c94:	str	x0, [sp, #248]
  451c98:	ldr	x0, [sp, #40]
  451c9c:	ldr	x0, [x0]
  451ca0:	ldr	x0, [x0, #32]
  451ca4:	str	x0, [sp, #240]
  451ca8:	ldr	x0, [sp, #40]
  451cac:	ldr	x0, [x0]
  451cb0:	ldr	x0, [x0, #8]
  451cb4:	str	x0, [sp, #232]
  451cb8:	ldr	x0, [sp, #40]
  451cbc:	ldr	x0, [x0]
  451cc0:	ldrb	w0, [x0, #104]
  451cc4:	strb	w0, [sp, #231]
  451cc8:	ldr	x0, [sp, #40]
  451ccc:	ldr	x0, [x0, #8]
  451cd0:	str	x0, [sp, #216]
  451cd4:	ldr	x0, [sp, #40]
  451cd8:	ldr	x0, [x0]
  451cdc:	ldr	x1, [sp, #264]
  451ce0:	str	x1, [x0]
  451ce4:	ldr	x0, [sp, #40]
  451ce8:	ldr	x0, [x0]
  451cec:	ldr	x1, [sp, #264]
  451cf0:	str	x1, [x0, #8]
  451cf4:	ldr	x0, [sp, #272]
  451cf8:	add	x1, x0, #0x1
  451cfc:	ldr	x0, [sp, #40]
  451d00:	ldr	x0, [x0]
  451d04:	ldr	x2, [sp, #264]
  451d08:	add	x1, x2, x1
  451d0c:	str	x1, [x0, #32]
  451d10:	ldr	x0, [sp, #40]
  451d14:	ldr	x0, [x0]
  451d18:	strb	wzr, [x0, #104]
  451d1c:	ldr	x0, [sp, #40]
  451d20:	ldr	x1, [x0]
  451d24:	ldr	x0, [sp, #40]
  451d28:	str	x1, [x0, #8]
  451d2c:	ldr	x0, [sp, #40]
  451d30:	ldrb	w0, [x0, #16]
  451d34:	cmp	w0, #0x0
  451d38:	cset	w0, ne  // ne = any
  451d3c:	strb	w0, [sp, #215]
  451d40:	ldr	x0, [sp, #40]
  451d44:	mov	w1, #0x1                   	// #1
  451d48:	strb	w1, [x0, #16]
  451d4c:	ldr	x0, [sp, #312]
  451d50:	ldr	x0, [x0, #8]
  451d54:	str	x0, [sp, #200]
  451d58:	ldr	x0, [sp, #312]
  451d5c:	str	xzr, [x0, #8]
  451d60:	mov	w2, #0x1                   	// #1
  451d64:	mov	x1, #0x0                   	// #0
  451d68:	ldr	x0, [sp, #40]
  451d6c:	bl	4513d0 <ferror@plt+0x4ea60>
  451d70:	ldrb	w1, [sp, #215]
  451d74:	ldr	x0, [sp, #40]
  451d78:	strb	w1, [x0, #16]
  451d7c:	mov	x1, #0x1                   	// #1
  451d80:	ldr	x0, [sp, #40]
  451d84:	bl	450b20 <ferror@plt+0x4e1b0>
  451d88:	ldr	x0, [sp, #40]
  451d8c:	ldr	x0, [x0, #1328]
  451d90:	mov	w1, #0xa                   	// #10
  451d94:	strb	w1, [x0]
  451d98:	ldr	x0, [sp, #40]
  451d9c:	ldr	x2, [x0, #1312]
  451da0:	ldr	x1, [sp, #120]
  451da4:	ldr	x0, [sp, #40]
  451da8:	ldr	x0, [x0]
  451dac:	add	x1, x2, x1
  451db0:	str	x1, [x0]
  451db4:	ldr	x0, [sp, #40]
  451db8:	ldr	x1, [x0]
  451dbc:	ldr	x0, [sp, #40]
  451dc0:	ldr	x0, [x0]
  451dc4:	ldr	x1, [x1]
  451dc8:	str	x1, [x0, #8]
  451dcc:	ldr	x0, [sp, #40]
  451dd0:	ldr	x0, [x0]
  451dd4:	ldr	x1, [sp, #40]
  451dd8:	ldr	x1, [x1, #1328]
  451ddc:	str	x1, [x0, #32]
  451de0:	ldr	x0, [sp, #40]
  451de4:	ldr	x0, [x0]
  451de8:	ldr	x1, [x0]
  451dec:	ldr	x0, [sp, #312]
  451df0:	str	x1, [x0, #16]
  451df4:	ldr	x0, [sp, #40]
  451df8:	ldr	x0, [x0]
  451dfc:	ldr	x1, [x0, #32]
  451e00:	ldr	x0, [sp, #312]
  451e04:	str	x1, [x0, #24]
  451e08:	ldr	x0, [sp, #40]
  451e0c:	ldrb	w0, [x0, #24]
  451e10:	add	w0, w0, #0x1
  451e14:	and	w1, w0, #0xff
  451e18:	ldr	x0, [sp, #40]
  451e1c:	strb	w1, [x0, #24]
  451e20:	ldr	x0, [sp, #112]
  451e24:	mov	w2, #0x0                   	// #0
  451e28:	mov	x1, x0
  451e2c:	ldr	x0, [sp, #40]
  451e30:	bl	447da8 <ferror@plt+0x45438>
  451e34:	str	x0, [sp, #192]
  451e38:	ldr	x0, [sp, #40]
  451e3c:	ldrb	w0, [x0, #24]
  451e40:	sub	w0, w0, #0x1
  451e44:	and	w1, w0, #0xff
  451e48:	ldr	x0, [sp, #40]
  451e4c:	strb	w1, [x0, #24]
  451e50:	ldr	x0, [sp, #312]
  451e54:	ldr	x1, [sp, #200]
  451e58:	str	x1, [x0, #8]
  451e5c:	ldr	x0, [sp, #40]
  451e60:	ldr	x0, [x0]
  451e64:	ldr	x1, [sp, #248]
  451e68:	str	x1, [x0]
  451e6c:	ldr	x0, [sp, #40]
  451e70:	ldr	x0, [x0]
  451e74:	ldr	x1, [sp, #240]
  451e78:	str	x1, [x0, #32]
  451e7c:	ldr	x0, [sp, #40]
  451e80:	ldr	x0, [x0]
  451e84:	ldr	x1, [sp, #232]
  451e88:	str	x1, [x0, #8]
  451e8c:	ldr	x0, [sp, #40]
  451e90:	ldr	x0, [x0]
  451e94:	ldrb	w1, [sp, #231]
  451e98:	strb	w1, [x0, #104]
  451e9c:	ldr	x0, [sp, #40]
  451ea0:	ldr	x1, [sp, #216]
  451ea4:	str	x1, [x0, #8]
  451ea8:	ldr	x0, [sp, #40]
  451eac:	ldr	x1, [x0, #1312]
  451eb0:	ldr	x0, [sp, #120]
  451eb4:	add	x1, x1, x0
  451eb8:	ldr	x0, [sp, #40]
  451ebc:	str	x1, [x0, #1328]
  451ec0:	ldr	x0, [sp, #312]
  451ec4:	ldr	x1, [sp, #352]
  451ec8:	str	x1, [x0, #16]
  451ecc:	ldr	x0, [sp, #312]
  451ed0:	ldr	x1, [sp, #256]
  451ed4:	str	x1, [x0, #24]
  451ed8:	ldr	x0, [sp, #192]
  451edc:	bl	450b04 <ferror@plt+0x4e194>
  451ee0:	str	x0, [sp, #272]
  451ee4:	ldr	x0, [sp, #272]
  451ee8:	add	x0, x0, #0x1
  451eec:	mov	x1, x0
  451ef0:	ldr	x0, [sp, #40]
  451ef4:	bl	442dac <ferror@plt+0x4043c>
  451ef8:	str	x0, [sp, #264]
  451efc:	ldr	x2, [sp, #272]
  451f00:	ldr	x1, [sp, #192]
  451f04:	ldr	x0, [sp, #264]
  451f08:	bl	4022e0 <memcpy@plt>
  451f0c:	ldr	x1, [sp, #264]
  451f10:	ldr	x0, [sp, #272]
  451f14:	add	x0, x1, x0
  451f18:	mov	w1, #0xa                   	// #10
  451f1c:	strb	w1, [x0]
  451f20:	ldr	x0, [sp, #264]
  451f24:	str	x0, [sp, #192]
  451f28:	ldr	x0, [sp, #112]
  451f2c:	ldr	x3, [sp, #272]
  451f30:	ldr	x2, [sp, #192]
  451f34:	mov	x1, x0
  451f38:	ldr	x0, [sp, #40]
  451f3c:	bl	44b508 <ferror@plt+0x48b98>
  451f40:	b	4514a0 <ferror@plt+0x4eb30>
  451f44:	ldr	x0, [sp, #112]
  451f48:	ldr	x0, [x0, #24]
  451f4c:	str	x0, [sp, #280]
  451f50:	ldr	x0, [sp, #280]
  451f54:	ldrb	w1, [x0, #19]
  451f58:	orr	w1, w1, #0x20
  451f5c:	strb	w1, [x0, #19]
  451f60:	str	wzr, [sp, #332]
  451f64:	ldr	x0, [sp, #40]
  451f68:	ldr	x0, [x0, #1312]
  451f6c:	ldr	x1, [sp, #344]
  451f70:	sub	x0, x1, x0
  451f74:	mov	x1, x0
  451f78:	add	x0, sp, #0x60
  451f7c:	bl	451368 <ferror@plt+0x4e9f8>
  451f80:	ldr	w0, [sp, #136]
  451f84:	cmp	w0, #0x1
  451f88:	b.ne	451fc0 <ferror@plt+0x4f650>  // b.any
  451f8c:	ldr	x0, [sp, #280]
  451f90:	ldrh	w0, [x0, #16]
  451f94:	cmp	w0, #0x0
  451f98:	b.ne	451fc0 <ferror@plt+0x4f650>  // b.any
  451f9c:	ldr	x0, [sp, #40]
  451fa0:	ldr	x1, [x0, #1312]
  451fa4:	ldr	x0, [sp, #120]
  451fa8:	add	x0, x0, #0x1
  451fac:	add	x0, x1, x0
  451fb0:	ldr	x1, [sp, #344]
  451fb4:	cmp	x1, x0
  451fb8:	b.ne	451fc0 <ferror@plt+0x4f650>  // b.any
  451fbc:	str	wzr, [sp, #136]
  451fc0:	ldr	x0, [sp, #112]
  451fc4:	ldr	w1, [sp, #136]
  451fc8:	mov	w3, w1
  451fcc:	mov	x2, x0
  451fd0:	ldr	x1, [sp, #280]
  451fd4:	ldr	x0, [sp, #40]
  451fd8:	bl	448ff8 <ferror@plt+0x46688>
  451fdc:	and	w0, w0, #0xff
  451fe0:	cmp	w0, #0x0
  451fe4:	b.eq	45204c <ferror@plt+0x4f6dc>  // b.none
  451fe8:	ldr	x0, [sp, #40]
  451fec:	ldr	x1, [x0, #1312]
  451ff0:	ldr	x0, [sp, #120]
  451ff4:	add	x1, x1, x0
  451ff8:	ldr	x0, [sp, #40]
  451ffc:	str	x1, [x0, #1328]
  452000:	ldr	x0, [sp, #312]
  452004:	ldr	x1, [sp, #352]
  452008:	str	x1, [x0, #16]
  45200c:	add	x0, sp, #0x60
  452010:	mov	x1, x0
  452014:	ldr	x0, [sp, #40]
  452018:	bl	4527cc <ferror@plt+0x4fe5c>
  45201c:	b	4514a0 <ferror@plt+0x4eb30>
  452020:	ldr	w0, [sp, #332]
  452024:	cmp	w0, #0x7
  452028:	b.eq	452044 <ferror@plt+0x4f6d4>  // b.none
  45202c:	ldr	w0, [sp, #332]
  452030:	cmp	w0, #0x4
  452034:	b.eq	452044 <ferror@plt+0x4f6d4>  // b.none
  452038:	ldr	w0, [sp, #332]
  45203c:	cmp	w0, #0x9
  452040:	b.ne	452288 <ferror@plt+0x4f918>  // b.any
  452044:	str	wzr, [sp, #332]
  452048:	b	452288 <ferror@plt+0x4f918>
  45204c:	nop
  452050:	b	452288 <ferror@plt+0x4f918>
  452054:	ldr	x0, [sp, #352]
  452058:	sub	x0, x0, #0x1
  45205c:	ldr	x1, [sp, #320]
  452060:	cmp	x1, x0
  452064:	b.ne	452224 <ferror@plt+0x4f8b4>  // b.any
  452068:	ldr	x0, [sp, #40]
  45206c:	ldr	x0, [x0, #136]
  452070:	ldr	x0, [x0, #8]
  452074:	cmp	x0, #0x0
  452078:	b.ne	452224 <ferror@plt+0x4f8b4>  // b.any
  45207c:	ldr	x0, [sp, #40]
  452080:	ldrb	w0, [x0, #16]
  452084:	cmp	w0, #0x0
  452088:	b.ne	452224 <ferror@plt+0x4f8b4>  // b.any
  45208c:	ldr	x0, [sp, #40]
  452090:	ldr	x1, [sp, #344]
  452094:	str	x1, [x0, #1328]
  452098:	mov	w2, #0x1                   	// #1
  45209c:	ldr	x1, [sp, #352]
  4520a0:	ldr	x0, [sp, #40]
  4520a4:	bl	450e8c <ferror@plt+0x4e51c>
  4520a8:	str	x0, [sp, #352]
  4520ac:	ldr	x0, [sp, #40]
  4520b0:	ldr	x0, [x0, #1328]
  4520b4:	str	x0, [sp, #344]
  4520b8:	ldr	x0, [sp, #352]
  4520bc:	ldrb	w0, [x0]
  4520c0:	cmp	w0, #0xa
  4520c4:	b.ne	452130 <ferror@plt+0x4f7c0>  // b.any
  4520c8:	ldr	x0, [sp, #40]
  4520cc:	ldr	x0, [x0]
  4520d0:	mov	w1, #0x1                   	// #1
  4520d4:	strb	w1, [x0, #104]
  4520d8:	ldr	x0, [sp, #40]
  4520dc:	ldr	x0, [x0, #40]
  4520e0:	str	x0, [sp, #184]
  4520e4:	ldr	x0, [sp, #184]
  4520e8:	bl	4305f8 <ferror@plt+0x2dc88>
  4520ec:	str	x0, [sp, #176]
  4520f0:	ldr	x0, [sp, #184]
  4520f4:	ldr	w0, [x0, #60]
  4520f8:	mov	w1, w0
  4520fc:	ldr	x0, [sp, #176]
  452100:	bl	409ad0 <ferror@plt+0x7160>
  452104:	str	w0, [sp, #172]
  452108:	ldr	x0, [sp, #40]
  45210c:	ldr	x3, [x0, #40]
  452110:	ldr	w0, [sp, #172]
  452114:	add	w0, w0, #0x1
  452118:	mov	w2, #0x0                   	// #0
  45211c:	mov	w1, w0
  452120:	mov	x0, x3
  452124:	bl	44429c <ferror@plt+0x4192c>
  452128:	strb	wzr, [sp, #367]
  45212c:	b	45232c <ferror@plt+0x4f9bc>
  452130:	strb	wzr, [sp, #330]
  452134:	ldr	x0, [sp, #352]
  452138:	ldrb	w0, [x0]
  45213c:	mov	w1, w0
  452140:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  452144:	add	x0, x0, #0x498
  452148:	sxtw	x1, w1
  45214c:	ldrh	w0, [x0, x1, lsl #1]
  452150:	and	w0, w0, #0x4
  452154:	cmp	w0, #0x0
  452158:	b.eq	452178 <ferror@plt+0x4f808>  // b.none
  45215c:	ldr	x0, [sp, #40]
  452160:	ldr	w0, [x0, #1116]
  452164:	cmp	w0, #0x15
  452168:	b.eq	452178 <ferror@plt+0x4f808>  // b.none
  45216c:	mov	w0, #0x1                   	// #1
  452170:	strb	w0, [sp, #330]
  452174:	b	4521e4 <ferror@plt+0x4f874>
  452178:	ldr	x0, [sp, #352]
  45217c:	ldrb	w0, [x0]
  452180:	mov	w1, w0
  452184:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  452188:	add	x0, x0, #0x498
  45218c:	sxtw	x1, w1
  452190:	ldrh	w0, [x0, x1, lsl #1]
  452194:	and	w0, w0, #0x200
  452198:	cmp	w0, #0x0
  45219c:	b.ne	4521c0 <ferror@plt+0x4f850>  // b.any
  4521a0:	ldr	x0, [sp, #352]
  4521a4:	ldrb	w0, [x0]
  4521a8:	cmp	w0, #0x24
  4521ac:	b.ne	4521e4 <ferror@plt+0x4f874>  // b.any
  4521b0:	ldr	x0, [sp, #40]
  4521b4:	ldrb	w0, [x0, #1146]
  4521b8:	cmp	w0, #0x0
  4521bc:	b.eq	4521e4 <ferror@plt+0x4f874>  // b.none
  4521c0:	ldr	x1, [sp, #352]
  4521c4:	ldr	x0, [sp, #40]
  4521c8:	bl	450f88 <ferror@plt+0x4e618>
  4521cc:	ldrb	w0, [x0, #16]
  4521d0:	and	w0, w0, #0x1
  4521d4:	and	w0, w0, #0xff
  4521d8:	cmp	w0, #0x0
  4521dc:	cset	w0, ne  // ne = any
  4521e0:	strb	w0, [sp, #330]
  4521e4:	ldrb	w0, [sp, #330]
  4521e8:	cmp	w0, #0x0
  4521ec:	b.ne	452200 <ferror@plt+0x4f890>  // b.any
  4521f0:	ldr	x0, [sp, #40]
  4521f4:	ldr	w0, [x0, #1116]
  4521f8:	cmp	w0, #0x15
  4521fc:	b.eq	452224 <ferror@plt+0x4f8b4>  // b.none
  452200:	ldr	x0, [sp, #40]
  452204:	ldr	x0, [x0]
  452208:	ldr	x1, [sp, #352]
  45220c:	str	x1, [x0]
  452210:	mov	w1, #0x0                   	// #0
  452214:	ldr	x0, [sp, #40]
  452218:	bl	42b7b8 <ferror@plt+0x28e48>
  45221c:	strb	wzr, [sp, #367]
  452220:	b	45232c <ferror@plt+0x4f9bc>
  452224:	ldr	x0, [sp, #40]
  452228:	ldrb	w0, [x0, #20]
  45222c:	cmp	w0, #0x0
  452230:	b.eq	452298 <ferror@plt+0x4f928>  // b.none
  452234:	mov	w0, #0x5                   	// #5
  452238:	str	w0, [sp, #332]
  45223c:	b	45231c <ferror@plt+0x4f9ac>
  452240:	nop
  452244:	b	45229c <ferror@plt+0x4f92c>
  452248:	nop
  45224c:	b	45229c <ferror@plt+0x4f92c>
  452250:	nop
  452254:	b	45229c <ferror@plt+0x4f92c>
  452258:	nop
  45225c:	b	45229c <ferror@plt+0x4f92c>
  452260:	nop
  452264:	b	45229c <ferror@plt+0x4f92c>
  452268:	nop
  45226c:	b	45229c <ferror@plt+0x4f92c>
  452270:	nop
  452274:	b	45229c <ferror@plt+0x4f92c>
  452278:	nop
  45227c:	b	45229c <ferror@plt+0x4f92c>
  452280:	nop
  452284:	b	45229c <ferror@plt+0x4f92c>
  452288:	nop
  45228c:	b	45229c <ferror@plt+0x4f92c>
  452290:	nop
  452294:	b	45229c <ferror@plt+0x4f92c>
  452298:	nop
  45229c:	strb	wzr, [sp, #331]
  4522a0:	ldr	x0, [sp, #40]
  4522a4:	ldrb	w0, [x0, #16]
  4522a8:	cmp	w0, #0x0
  4522ac:	b.ne	4522b8 <ferror@plt+0x4f948>  // b.any
  4522b0:	ldr	x0, [sp, #40]
  4522b4:	strb	wzr, [x0, #440]
  4522b8:	ldr	w0, [sp, #332]
  4522bc:	cmp	w0, #0x0
  4522c0:	b.eq	452318 <ferror@plt+0x4f9a8>  // b.none
  4522c4:	ldr	w0, [sp, #332]
  4522c8:	cmp	w0, #0x1
  4522cc:	b.ne	4522d8 <ferror@plt+0x4f968>  // b.any
  4522d0:	str	wzr, [sp, #332]
  4522d4:	b	4514e0 <ferror@plt+0x4eb70>
  4522d8:	ldr	w0, [sp, #332]
  4522dc:	cmp	w0, #0x5
  4522e0:	b.eq	452308 <ferror@plt+0x4f998>  // b.none
  4522e4:	ldr	w0, [sp, #332]
  4522e8:	cmp	w0, #0x6
  4522ec:	b.eq	452308 <ferror@plt+0x4f998>  // b.none
  4522f0:	ldr	w0, [sp, #332]
  4522f4:	cmp	w0, #0x3
  4522f8:	b.eq	452308 <ferror@plt+0x4f998>  // b.none
  4522fc:	ldr	w0, [sp, #332]
  452300:	cmp	w0, #0x8
  452304:	b.ne	4514e0 <ferror@plt+0x4eb70>  // b.any
  452308:	str	wzr, [sp, #332]
  45230c:	b	4514e0 <ferror@plt+0x4eb70>
  452310:	nop
  452314:	b	4514e0 <ferror@plt+0x4eb70>
  452318:	nop
  45231c:	b	4514e0 <ferror@plt+0x4eb70>
  452320:	nop
  452324:	b	45232c <ferror@plt+0x4f9bc>
  452328:	nop
  45232c:	ldr	x0, [sp, #96]
  452330:	cmp	x0, #0x0
  452334:	b.eq	452348 <ferror@plt+0x4f9d8>  // b.none
  452338:	ldr	x0, [sp, #96]
  45233c:	mov	x1, x0
  452340:	ldr	x0, [sp, #40]
  452344:	bl	442ae4 <ferror@plt+0x40174>
  452348:	ldr	w0, [sp, #332]
  45234c:	cmp	w0, #0x2
  452350:	b.ne	452380 <ferror@plt+0x4fa10>  // b.any
  452354:	ldr	w1, [sp, #128]
  452358:	ldr	x0, [sp, #112]
  45235c:	ldr	x0, [x0]
  452360:	mov	x5, x0
  452364:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  452368:	add	x4, x0, #0xaf8
  45236c:	mov	w3, #0x0                   	// #0
  452370:	mov	w2, w1
  452374:	mov	w1, #0x3                   	// #3
  452378:	ldr	x0, [sp, #40]
  45237c:	bl	430bb8 <ferror@plt+0x2e248>
  452380:	ldrb	w0, [sp, #367]
  452384:	ldp	x29, x30, [sp], #368
  452388:	ret
  45238c:	stp	x29, x30, [sp, #-64]!
  452390:	mov	x29, sp
  452394:	str	x0, [sp, #24]
  452398:	str	x1, [sp, #16]
  45239c:	ldr	x0, [sp, #16]
  4523a0:	bl	430644 <ferror@plt+0x2dcd4>
  4523a4:	and	w0, w0, #0xff
  4523a8:	cmp	w0, #0x0
  4523ac:	b.eq	452418 <ferror@plt+0x4faa8>  // b.none
  4523b0:	mov	w2, #0x0                   	// #0
  4523b4:	ldr	x1, [sp, #16]
  4523b8:	ldr	x0, [sp, #24]
  4523bc:	bl	447da8 <ferror@plt+0x45438>
  4523c0:	str	x0, [sp, #48]
  4523c4:	ldr	x0, [sp, #48]
  4523c8:	bl	450b04 <ferror@plt+0x4e194>
  4523cc:	str	x0, [sp, #56]
  4523d0:	ldr	x0, [sp, #56]
  4523d4:	add	x0, x0, #0x1
  4523d8:	mov	x1, x0
  4523dc:	ldr	x0, [sp, #24]
  4523e0:	bl	442dac <ferror@plt+0x4043c>
  4523e4:	str	x0, [sp, #32]
  4523e8:	ldr	x2, [sp, #56]
  4523ec:	ldr	x1, [sp, #48]
  4523f0:	ldr	x0, [sp, #32]
  4523f4:	bl	4022e0 <memcpy@plt>
  4523f8:	ldr	x1, [sp, #32]
  4523fc:	ldr	x0, [sp, #56]
  452400:	add	x0, x1, x0
  452404:	mov	w1, #0xa                   	// #10
  452408:	strb	w1, [x0]
  45240c:	ldr	x0, [sp, #32]
  452410:	str	x0, [sp, #48]
  452414:	b	452450 <ferror@plt+0x4fae0>
  452418:	ldr	x0, [sp, #16]
  45241c:	ldr	x0, [x0, #24]
  452420:	str	x0, [sp, #40]
  452424:	ldr	x0, [sp, #40]
  452428:	ldrb	w1, [x0, #19]
  45242c:	orr	w1, w1, #0x20
  452430:	strb	w1, [x0, #19]
  452434:	ldr	x0, [sp, #40]
  452438:	ldr	x0, [x0, #24]
  45243c:	str	x0, [sp, #48]
  452440:	ldr	x0, [sp, #40]
  452444:	ldr	w0, [x0, #12]
  452448:	mov	w0, w0
  45244c:	str	x0, [sp, #56]
  452450:	ldr	x3, [sp, #56]
  452454:	ldr	x2, [sp, #48]
  452458:	ldr	x1, [sp, #16]
  45245c:	ldr	x0, [sp, #24]
  452460:	bl	44b508 <ferror@plt+0x48b98>
  452464:	nop
  452468:	ldp	x29, x30, [sp], #64
  45246c:	ret
  452470:	stp	x29, x30, [sp, #-64]!
  452474:	mov	x29, sp
  452478:	str	x0, [sp, #24]
  45247c:	str	x1, [sp, #16]
  452480:	ldr	x0, [sp, #16]
  452484:	ldrh	w0, [x0, #18]
  452488:	ubfx	x0, x0, #2, #8
  45248c:	and	w0, w0, #0xff
  452490:	and	w0, w0, #0x10
  452494:	cmp	w0, #0x0
  452498:	cset	w0, ne  // ne = any
  45249c:	strb	w0, [sp, #63]
  4524a0:	ldrb	w0, [sp, #63]
  4524a4:	cmp	w0, #0x0
  4524a8:	b.eq	4524c8 <ferror@plt+0x4fb58>  // b.none
  4524ac:	ldr	x0, [sp, #16]
  4524b0:	bl	451218 <ferror@plt+0x4e8a8>
  4524b4:	and	w0, w0, #0xff
  4524b8:	cmp	w0, #0x0
  4524bc:	b.eq	4524c8 <ferror@plt+0x4fb58>  // b.none
  4524c0:	mov	w0, #0x1                   	// #1
  4524c4:	b	4524cc <ferror@plt+0x4fb5c>
  4524c8:	mov	w0, #0x0                   	// #0
  4524cc:	cmp	w0, #0x0
  4524d0:	b.eq	452540 <ferror@plt+0x4fbd0>  // b.none
  4524d4:	str	xzr, [sp, #48]
  4524d8:	ldr	x0, [sp, #24]
  4524dc:	ldr	x0, [x0, #136]
  4524e0:	str	x0, [sp, #40]
  4524e4:	ldr	x0, [sp, #48]
  4524e8:	add	x0, x0, #0x1
  4524ec:	str	x0, [sp, #48]
  4524f0:	ldr	x0, [sp, #40]
  4524f4:	ldr	x0, [x0, #40]
  4524f8:	ldr	x1, [sp, #16]
  4524fc:	cmp	x1, x0
  452500:	b.ne	452510 <ferror@plt+0x4fba0>  // b.any
  452504:	ldr	x0, [sp, #48]
  452508:	cmp	x0, #0x14
  45250c:	b.hi	45252c <ferror@plt+0x4fbbc>  // b.pmore
  452510:	ldr	x0, [sp, #40]
  452514:	ldr	x0, [x0, #8]
  452518:	str	x0, [sp, #40]
  45251c:	ldr	x0, [sp, #40]
  452520:	cmp	x0, #0x0
  452524:	b.eq	452530 <ferror@plt+0x4fbc0>  // b.none
  452528:	b	4524e4 <ferror@plt+0x4fb74>
  45252c:	nop
  452530:	ldr	x0, [sp, #40]
  452534:	cmp	x0, #0x0
  452538:	cset	w0, ne  // ne = any
  45253c:	strb	w0, [sp, #63]
  452540:	ldrb	w0, [sp, #63]
  452544:	cmp	w0, #0x0
  452548:	b.eq	45256c <ferror@plt+0x4fbfc>  // b.none
  45254c:	ldr	x0, [sp, #16]
  452550:	ldr	x0, [x0]
  452554:	mov	x3, x0
  452558:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  45255c:	add	x2, x0, #0xd18
  452560:	mov	w1, #0x3                   	// #3
  452564:	ldr	x0, [sp, #24]
  452568:	bl	43086c <ferror@plt+0x2defc>
  45256c:	ldrb	w0, [sp, #63]
  452570:	ldp	x29, x30, [sp], #64
  452574:	ret
  452578:	sub	sp, sp, #0x30
  45257c:	str	x0, [sp, #8]
  452580:	ldr	x0, [sp, #8]
  452584:	ldrb	w0, [x0, #19]
  452588:	and	w0, w0, #0x4
  45258c:	and	w0, w0, #0xff
  452590:	cmp	w0, #0x0
  452594:	b.eq	45264c <ferror@plt+0x4fcdc>  // b.none
  452598:	ldr	x0, [sp, #8]
  45259c:	ldrh	w0, [x0, #16]
  4525a0:	cmp	w0, #0x0
  4525a4:	b.eq	45264c <ferror@plt+0x4fcdc>  // b.none
  4525a8:	str	xzr, [sp, #40]
  4525ac:	ldr	x0, [sp, #8]
  4525b0:	ldr	x0, [x0, #24]
  4525b4:	str	x0, [sp, #32]
  4525b8:	ldr	x0, [sp, #32]
  4525bc:	str	x0, [sp, #24]
  4525c0:	ldr	x0, [sp, #24]
  4525c4:	ldr	w0, [x0]
  4525c8:	mov	w0, w0
  4525cc:	ldr	x1, [sp, #40]
  4525d0:	add	x0, x1, x0
  4525d4:	str	x0, [sp, #40]
  4525d8:	ldr	x0, [sp, #24]
  4525dc:	ldrh	w0, [x0, #4]
  4525e0:	cmp	w0, #0x0
  4525e4:	b.eq	452644 <ferror@plt+0x4fcd4>  // b.none
  4525e8:	ldr	x0, [sp, #8]
  4525ec:	ldr	x1, [x0]
  4525f0:	ldr	x0, [sp, #24]
  4525f4:	ldrh	w0, [x0, #4]
  4525f8:	and	x0, x0, #0xffff
  4525fc:	lsl	x0, x0, #3
  452600:	sub	x0, x0, #0x8
  452604:	add	x0, x1, x0
  452608:	ldr	x0, [x0]
  45260c:	ldr	w0, [x0, #8]
  452610:	mov	w0, w0
  452614:	ldr	x1, [sp, #40]
  452618:	add	x0, x1, x0
  45261c:	str	x0, [sp, #40]
  452620:	ldr	x0, [sp, #24]
  452624:	ldr	w0, [x0]
  452628:	mov	w0, w0
  45262c:	add	x0, x0, #0xd
  452630:	and	x0, x0, #0xfffffffffffffff8
  452634:	ldr	x1, [sp, #32]
  452638:	add	x0, x1, x0
  45263c:	str	x0, [sp, #32]
  452640:	b	4525b8 <ferror@plt+0x4fc48>
  452644:	nop
  452648:	b	45265c <ferror@plt+0x4fcec>
  45264c:	ldr	x0, [sp, #8]
  452650:	ldr	w0, [x0, #12]
  452654:	mov	w0, w0
  452658:	str	x0, [sp, #40]
  45265c:	ldr	x0, [sp, #40]
  452660:	add	sp, sp, #0x30
  452664:	ret
  452668:	stp	x29, x30, [sp, #-64]!
  45266c:	mov	x29, sp
  452670:	str	x0, [sp, #24]
  452674:	str	x1, [sp, #16]
  452678:	ldr	x0, [sp, #24]
  45267c:	ldrb	w0, [x0, #19]
  452680:	and	w0, w0, #0x4
  452684:	and	w0, w0, #0xff
  452688:	cmp	w0, #0x0
  45268c:	b.eq	452788 <ferror@plt+0x4fe18>  // b.none
  452690:	ldr	x0, [sp, #24]
  452694:	ldrh	w0, [x0, #16]
  452698:	cmp	w0, #0x0
  45269c:	b.eq	452788 <ferror@plt+0x4fe18>  // b.none
  4526a0:	ldr	x0, [sp, #24]
  4526a4:	ldr	x0, [x0, #24]
  4526a8:	str	x0, [sp, #56]
  4526ac:	ldr	x0, [sp, #56]
  4526b0:	str	x0, [sp, #48]
  4526b4:	ldr	x0, [sp, #48]
  4526b8:	add	x1, x0, #0x6
  4526bc:	ldr	x0, [sp, #48]
  4526c0:	ldr	w0, [x0]
  4526c4:	mov	w0, w0
  4526c8:	mov	x2, x0
  4526cc:	ldr	x0, [sp, #16]
  4526d0:	bl	4022e0 <memcpy@plt>
  4526d4:	ldr	x0, [sp, #48]
  4526d8:	ldr	w0, [x0]
  4526dc:	mov	w0, w0
  4526e0:	ldr	x1, [sp, #16]
  4526e4:	add	x0, x1, x0
  4526e8:	str	x0, [sp, #16]
  4526ec:	ldr	x0, [sp, #48]
  4526f0:	ldrh	w0, [x0, #4]
  4526f4:	cmp	w0, #0x0
  4526f8:	b.eq	452780 <ferror@plt+0x4fe10>  // b.none
  4526fc:	ldr	x0, [sp, #24]
  452700:	ldr	x1, [x0]
  452704:	ldr	x0, [sp, #48]
  452708:	ldrh	w0, [x0, #4]
  45270c:	and	x0, x0, #0xffff
  452710:	lsl	x0, x0, #3
  452714:	sub	x0, x0, #0x8
  452718:	add	x0, x1, x0
  45271c:	ldr	x0, [x0]
  452720:	str	x0, [sp, #40]
  452724:	ldr	x0, [sp, #40]
  452728:	ldr	x1, [x0]
  45272c:	ldr	x0, [sp, #40]
  452730:	ldr	w0, [x0, #8]
  452734:	mov	w0, w0
  452738:	mov	x2, x0
  45273c:	ldr	x0, [sp, #16]
  452740:	bl	4022e0 <memcpy@plt>
  452744:	ldr	x0, [sp, #40]
  452748:	ldr	w0, [x0, #8]
  45274c:	mov	w0, w0
  452750:	ldr	x1, [sp, #16]
  452754:	add	x0, x1, x0
  452758:	str	x0, [sp, #16]
  45275c:	ldr	x0, [sp, #48]
  452760:	ldr	w0, [x0]
  452764:	mov	w0, w0
  452768:	add	x0, x0, #0xd
  45276c:	and	x0, x0, #0xfffffffffffffff8
  452770:	ldr	x1, [sp, #56]
  452774:	add	x0, x1, x0
  452778:	str	x0, [sp, #56]
  45277c:	b	4526ac <ferror@plt+0x4fd3c>
  452780:	nop
  452784:	b	4527c0 <ferror@plt+0x4fe50>
  452788:	ldr	x0, [sp, #24]
  45278c:	ldr	x1, [x0, #24]
  452790:	ldr	x0, [sp, #24]
  452794:	ldr	w0, [x0, #12]
  452798:	mov	w0, w0
  45279c:	mov	x2, x0
  4527a0:	ldr	x0, [sp, #16]
  4527a4:	bl	4022e0 <memcpy@plt>
  4527a8:	ldr	x0, [sp, #24]
  4527ac:	ldr	w0, [x0, #12]
  4527b0:	mov	w0, w0
  4527b4:	ldr	x1, [sp, #16]
  4527b8:	add	x0, x1, x0
  4527bc:	str	x0, [sp, #16]
  4527c0:	ldr	x0, [sp, #16]
  4527c4:	ldp	x29, x30, [sp], #64
  4527c8:	ret
  4527cc:	stp	x29, x30, [sp, #-128]!
  4527d0:	mov	x29, sp
  4527d4:	str	x0, [sp, #24]
  4527d8:	str	x1, [sp, #16]
  4527dc:	ldr	x0, [sp, #16]
  4527e0:	ldr	x0, [x0, #16]
  4527e4:	ldr	x0, [x0, #24]
  4527e8:	str	x0, [sp, #64]
  4527ec:	ldr	x0, [sp, #64]
  4527f0:	ldrh	w0, [x0, #16]
  4527f4:	cmp	w0, #0x0
  4527f8:	b.ne	452814 <ferror@plt+0x4fea4>  // b.any
  4527fc:	ldr	x0, [sp, #16]
  452800:	ldr	x0, [x0, #16]
  452804:	mov	x1, x0
  452808:	ldr	x0, [sp, #24]
  45280c:	bl	45238c <ferror@plt+0x4fa1c>
  452810:	b	452bb8 <ferror@plt+0x50248>
  452814:	str	xzr, [sp, #104]
  452818:	str	wzr, [sp, #100]
  45281c:	ldr	x0, [sp, #64]
  452820:	ldr	x0, [x0, #24]
  452824:	str	x0, [sp, #120]
  452828:	ldr	x0, [sp, #120]
  45282c:	str	x0, [sp, #56]
  452830:	ldr	x0, [sp, #56]
  452834:	ldr	w0, [x0]
  452838:	mov	w0, w0
  45283c:	ldr	x1, [sp, #104]
  452840:	add	x0, x1, x0
  452844:	str	x0, [sp, #104]
  452848:	ldr	x0, [sp, #56]
  45284c:	ldrh	w0, [x0, #4]
  452850:	cmp	w0, #0x0
  452854:	b.eq	4528d8 <ferror@plt+0x4ff68>  // b.none
  452858:	ldr	x0, [sp, #16]
  45285c:	ldr	x1, [x0, #8]
  452860:	ldr	x0, [sp, #56]
  452864:	ldrh	w0, [x0, #4]
  452868:	and	x0, x0, #0xffff
  45286c:	lsl	x0, x0, #3
  452870:	add	x0, x1, x0
  452874:	ldr	x1, [x0]
  452878:	ldr	x0, [sp, #16]
  45287c:	ldr	x2, [x0, #8]
  452880:	ldr	x0, [sp, #56]
  452884:	ldrh	w0, [x0, #4]
  452888:	and	x0, x0, #0xffff
  45288c:	lsl	x0, x0, #3
  452890:	sub	x0, x0, #0x8
  452894:	add	x0, x2, x0
  452898:	ldr	x0, [x0]
  45289c:	sub	x0, x1, x0
  4528a0:	sub	x0, x0, #0x1
  4528a4:	lsl	x0, x0, #1
  4528a8:	ldr	x1, [sp, #104]
  4528ac:	add	x0, x1, x0
  4528b0:	str	x0, [sp, #104]
  4528b4:	ldr	x0, [sp, #56]
  4528b8:	ldr	w0, [x0]
  4528bc:	mov	w0, w0
  4528c0:	add	x0, x0, #0xd
  4528c4:	and	x0, x0, #0xfffffffffffffff8
  4528c8:	ldr	x1, [sp, #120]
  4528cc:	add	x0, x1, x0
  4528d0:	str	x0, [sp, #120]
  4528d4:	b	452828 <ferror@plt+0x4feb8>
  4528d8:	nop
  4528dc:	ldr	x0, [sp, #104]
  4528e0:	add	x0, x0, #0x1
  4528e4:	mov	x1, x0
  4528e8:	ldr	x0, [sp, #24]
  4528ec:	bl	442b40 <ferror@plt+0x401d0>
  4528f0:	str	x0, [sp, #48]
  4528f4:	ldr	x0, [sp, #48]
  4528f8:	ldr	x0, [x0, #16]
  4528fc:	str	x0, [sp, #112]
  452900:	str	xzr, [sp, #104]
  452904:	ldr	x0, [sp, #64]
  452908:	ldr	x0, [x0, #24]
  45290c:	str	x0, [sp, #120]
  452910:	ldr	x0, [sp, #120]
  452914:	str	x0, [sp, #40]
  452918:	ldr	x0, [sp, #40]
  45291c:	ldr	w0, [x0]
  452920:	mov	w0, w0
  452924:	ldr	x1, [sp, #104]
  452928:	add	x0, x1, x0
  45292c:	str	x0, [sp, #104]
  452930:	ldr	x0, [sp, #40]
  452934:	ldr	w0, [x0]
  452938:	mov	w0, w0
  45293c:	str	x0, [sp, #88]
  452940:	ldr	x0, [sp, #40]
  452944:	add	x0, x0, #0x6
  452948:	str	x0, [sp, #72]
  45294c:	ldr	x0, [sp, #88]
  452950:	cmp	x0, #0x0
  452954:	b.eq	4529ac <ferror@plt+0x5003c>  // b.none
  452958:	ldr	x0, [sp, #72]
  45295c:	ldrb	w0, [x0]
  452960:	cmp	w0, #0x22
  452964:	b.ne	45297c <ferror@plt+0x5000c>  // b.any
  452968:	ldr	w0, [sp, #100]
  45296c:	cmp	w0, #0x0
  452970:	cset	w0, eq  // eq = none
  452974:	and	w0, w0, #0xff
  452978:	str	w0, [sp, #100]
  45297c:	ldr	x1, [sp, #72]
  452980:	add	x0, x1, #0x1
  452984:	str	x0, [sp, #72]
  452988:	ldr	x0, [sp, #112]
  45298c:	add	x2, x0, #0x1
  452990:	str	x2, [sp, #112]
  452994:	ldrb	w1, [x1]
  452998:	strb	w1, [x0]
  45299c:	ldr	x0, [sp, #88]
  4529a0:	sub	x0, x0, #0x1
  4529a4:	str	x0, [sp, #88]
  4529a8:	b	45294c <ferror@plt+0x4ffdc>
  4529ac:	ldr	x0, [sp, #40]
  4529b0:	ldrh	w0, [x0, #4]
  4529b4:	cmp	w0, #0x0
  4529b8:	b.eq	452b78 <ferror@plt+0x50208>  // b.none
  4529bc:	ldr	x0, [sp, #16]
  4529c0:	ldr	x1, [x0, #8]
  4529c4:	ldr	x0, [sp, #40]
  4529c8:	ldrh	w0, [x0, #4]
  4529cc:	and	x0, x0, #0xffff
  4529d0:	lsl	x0, x0, #3
  4529d4:	add	x0, x1, x0
  4529d8:	ldr	x1, [x0]
  4529dc:	ldr	x0, [sp, #16]
  4529e0:	ldr	x2, [x0, #8]
  4529e4:	ldr	x0, [sp, #40]
  4529e8:	ldrh	w0, [x0, #4]
  4529ec:	and	x0, x0, #0xffff
  4529f0:	lsl	x0, x0, #3
  4529f4:	sub	x0, x0, #0x8
  4529f8:	add	x0, x2, x0
  4529fc:	ldr	x0, [x0]
  452a00:	sub	x0, x1, x0
  452a04:	sub	x0, x0, #0x1
  452a08:	str	x0, [sp, #88]
  452a0c:	ldr	x0, [sp, #24]
  452a10:	ldr	x1, [x0, #1312]
  452a14:	ldr	x0, [sp, #16]
  452a18:	ldr	x2, [x0, #8]
  452a1c:	ldr	x0, [sp, #40]
  452a20:	ldrh	w0, [x0, #4]
  452a24:	and	x0, x0, #0xffff
  452a28:	lsl	x0, x0, #3
  452a2c:	sub	x0, x0, #0x8
  452a30:	add	x0, x2, x0
  452a34:	ldr	x0, [x0]
  452a38:	add	x0, x1, x0
  452a3c:	str	x0, [sp, #32]
  452a40:	ldr	x0, [sp, #32]
  452a44:	str	x0, [sp, #72]
  452a48:	str	wzr, [sp, #84]
  452a4c:	ldr	x0, [sp, #88]
  452a50:	cmp	x0, #0x0
  452a54:	b.eq	452b54 <ferror@plt+0x501e4>  // b.none
  452a58:	ldr	w0, [sp, #100]
  452a5c:	cmp	w0, #0x0
  452a60:	b.eq	452ad0 <ferror@plt+0x50160>  // b.none
  452a64:	ldr	x0, [sp, #72]
  452a68:	ldrb	w0, [x0]
  452a6c:	cmp	w0, #0x22
  452a70:	b.ne	452ad0 <ferror@plt+0x50160>  // b.any
  452a74:	ldr	x1, [sp, #72]
  452a78:	ldr	x0, [sp, #32]
  452a7c:	cmp	x1, x0
  452a80:	b.ls	452aac <ferror@plt+0x5013c>  // b.plast
  452a84:	ldr	x0, [sp, #72]
  452a88:	sub	x0, x0, #0x1
  452a8c:	ldrb	w0, [x0]
  452a90:	cmp	w0, #0x5c
  452a94:	b.eq	452aac <ferror@plt+0x5013c>  // b.none
  452a98:	ldr	w0, [sp, #84]
  452a9c:	cmp	w0, #0x0
  452aa0:	cset	w0, eq  // eq = none
  452aa4:	and	w0, w0, #0xff
  452aa8:	str	w0, [sp, #84]
  452aac:	ldr	x0, [sp, #112]
  452ab0:	add	x1, x0, #0x1
  452ab4:	str	x1, [sp, #112]
  452ab8:	mov	w1, #0x5c                  	// #92
  452abc:	strb	w1, [x0]
  452ac0:	ldr	x0, [sp, #104]
  452ac4:	add	x0, x0, #0x1
  452ac8:	str	x0, [sp, #104]
  452acc:	b	452b18 <ferror@plt+0x501a8>
  452ad0:	ldr	w0, [sp, #100]
  452ad4:	cmp	w0, #0x0
  452ad8:	b.eq	452b18 <ferror@plt+0x501a8>  // b.none
  452adc:	ldr	w0, [sp, #84]
  452ae0:	cmp	w0, #0x0
  452ae4:	b.eq	452b18 <ferror@plt+0x501a8>  // b.none
  452ae8:	ldr	x0, [sp, #72]
  452aec:	ldrb	w0, [x0]
  452af0:	cmp	w0, #0x5c
  452af4:	b.ne	452b18 <ferror@plt+0x501a8>  // b.any
  452af8:	ldr	x0, [sp, #112]
  452afc:	add	x1, x0, #0x1
  452b00:	str	x1, [sp, #112]
  452b04:	mov	w1, #0x5c                  	// #92
  452b08:	strb	w1, [x0]
  452b0c:	ldr	x0, [sp, #104]
  452b10:	add	x0, x0, #0x1
  452b14:	str	x0, [sp, #104]
  452b18:	ldr	x1, [sp, #72]
  452b1c:	add	x0, x1, #0x1
  452b20:	str	x0, [sp, #72]
  452b24:	ldr	x0, [sp, #112]
  452b28:	add	x2, x0, #0x1
  452b2c:	str	x2, [sp, #112]
  452b30:	ldrb	w1, [x1]
  452b34:	strb	w1, [x0]
  452b38:	ldr	x0, [sp, #104]
  452b3c:	add	x0, x0, #0x1
  452b40:	str	x0, [sp, #104]
  452b44:	ldr	x0, [sp, #88]
  452b48:	sub	x0, x0, #0x1
  452b4c:	str	x0, [sp, #88]
  452b50:	b	452a4c <ferror@plt+0x500dc>
  452b54:	ldr	x0, [sp, #40]
  452b58:	ldr	w0, [x0]
  452b5c:	mov	w0, w0
  452b60:	add	x0, x0, #0xd
  452b64:	and	x0, x0, #0xfffffffffffffff8
  452b68:	ldr	x1, [sp, #120]
  452b6c:	add	x0, x1, x0
  452b70:	str	x0, [sp, #120]
  452b74:	b	452910 <ferror@plt+0x4ffa0>
  452b78:	nop
  452b7c:	ldr	x0, [sp, #112]
  452b80:	mov	w1, #0xa                   	// #10
  452b84:	strb	w1, [x0]
  452b88:	ldr	x0, [sp, #16]
  452b8c:	ldr	x1, [x0, #16]
  452b90:	ldr	x0, [sp, #48]
  452b94:	ldr	x0, [x0, #16]
  452b98:	ldr	x3, [sp, #104]
  452b9c:	mov	x2, x0
  452ba0:	ldr	x0, [sp, #24]
  452ba4:	bl	44b508 <ferror@plt+0x48b98>
  452ba8:	ldr	x0, [sp, #24]
  452bac:	ldr	x0, [x0, #136]
  452bb0:	ldr	x1, [sp, #48]
  452bb4:	str	x1, [x0, #32]
  452bb8:	nop
  452bbc:	ldp	x29, x30, [sp], #128
  452bc0:	ret
  452bc4:	stp	x29, x30, [sp, #-64]!
  452bc8:	mov	x29, sp
  452bcc:	str	x0, [sp, #24]
  452bd0:	str	x1, [sp, #16]
  452bd4:	ldr	x0, [sp, #24]
  452bd8:	ldr	x0, [x0, #136]
  452bdc:	ldr	x0, [x0, #16]
  452be0:	add	x0, x0, #0x1
  452be4:	str	x0, [sp, #56]
  452be8:	str	wzr, [sp, #48]
  452bec:	mov	w2, #0x1                   	// #1
  452bf0:	ldr	x1, [sp, #56]
  452bf4:	ldr	x0, [sp, #24]
  452bf8:	bl	450e8c <ferror@plt+0x4e51c>
  452bfc:	str	x0, [sp, #56]
  452c00:	ldr	x0, [sp, #56]
  452c04:	ldrb	w0, [x0]
  452c08:	mov	w1, w0
  452c0c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  452c10:	add	x0, x0, #0x498
  452c14:	sxtw	x1, w1
  452c18:	ldrh	w0, [x0, x1, lsl #1]
  452c1c:	and	w0, w0, #0x200
  452c20:	cmp	w0, #0x0
  452c24:	b.ne	452c48 <ferror@plt+0x502d8>  // b.any
  452c28:	ldr	x0, [sp, #56]
  452c2c:	ldrb	w0, [x0]
  452c30:	cmp	w0, #0x24
  452c34:	b.ne	452ce8 <ferror@plt+0x50378>  // b.any
  452c38:	ldr	x0, [sp, #24]
  452c3c:	ldrb	w0, [x0, #1146]
  452c40:	cmp	w0, #0x0
  452c44:	b.eq	452ce8 <ferror@plt+0x50378>  // b.none
  452c48:	ldr	x1, [sp, #56]
  452c4c:	ldr	x0, [sp, #24]
  452c50:	bl	450f88 <ferror@plt+0x4e618>
  452c54:	str	x0, [sp, #40]
  452c58:	strb	wzr, [sp, #55]
  452c5c:	ldr	x3, [sp, #40]
  452c60:	ldr	x2, [sp, #40]
  452c64:	ldr	w1, [sp, #48]
  452c68:	ldr	x0, [sp, #24]
  452c6c:	bl	44cb18 <ferror@plt+0x4a1a8>
  452c70:	and	w0, w0, #0xff
  452c74:	eor	w0, w0, #0x1
  452c78:	and	w0, w0, #0xff
  452c7c:	cmp	w0, #0x0
  452c80:	b.ne	452d1c <ferror@plt+0x503ac>  // b.any
  452c84:	ldr	w0, [sp, #48]
  452c88:	add	w0, w0, #0x1
  452c8c:	str	w0, [sp, #48]
  452c90:	ldr	x0, [sp, #24]
  452c94:	ldr	x0, [x0, #136]
  452c98:	ldr	x0, [x0, #16]
  452c9c:	mov	w2, #0x1                   	// #1
  452ca0:	mov	x1, x0
  452ca4:	ldr	x0, [sp, #24]
  452ca8:	bl	450e8c <ferror@plt+0x4e51c>
  452cac:	str	x0, [sp, #56]
  452cb0:	ldr	x0, [sp, #56]
  452cb4:	ldrb	w0, [x0]
  452cb8:	cmp	w0, #0x2c
  452cbc:	b.ne	452cd0 <ferror@plt+0x50360>  // b.any
  452cc0:	ldr	x0, [sp, #56]
  452cc4:	add	x0, x0, #0x1
  452cc8:	str	x0, [sp, #56]
  452ccc:	b	452d18 <ferror@plt+0x503a8>
  452cd0:	ldr	x0, [sp, #56]
  452cd4:	ldrb	w0, [x0]
  452cd8:	cmp	w0, #0x29
  452cdc:	cset	w0, eq  // eq = none
  452ce0:	strb	w0, [sp, #55]
  452ce4:	b	452d20 <ferror@plt+0x503b0>
  452ce8:	ldr	x0, [sp, #56]
  452cec:	ldrb	w0, [x0]
  452cf0:	cmp	w0, #0x29
  452cf4:	b.ne	452d0c <ferror@plt+0x5039c>  // b.any
  452cf8:	ldr	w0, [sp, #48]
  452cfc:	cmp	w0, #0x0
  452d00:	b.ne	452d0c <ferror@plt+0x5039c>  // b.any
  452d04:	mov	w0, #0x1                   	// #1
  452d08:	b	452d10 <ferror@plt+0x503a0>
  452d0c:	mov	w0, #0x0                   	// #0
  452d10:	strb	w0, [sp, #55]
  452d14:	b	452d20 <ferror@plt+0x503b0>
  452d18:	b	452bec <ferror@plt+0x5027c>
  452d1c:	nop
  452d20:	ldr	x0, [sp, #16]
  452d24:	ldr	w1, [sp, #48]
  452d28:	str	w1, [x0]
  452d2c:	ldrb	w0, [sp, #55]
  452d30:	eor	w0, w0, #0x1
  452d34:	and	w0, w0, #0xff
  452d38:	cmp	w0, #0x0
  452d3c:	b.eq	452d54 <ferror@plt+0x503e4>  // b.none
  452d40:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  452d44:	add	x2, x0, #0xd48
  452d48:	mov	w1, #0x3                   	// #3
  452d4c:	ldr	x0, [sp, #24]
  452d50:	bl	43086c <ferror@plt+0x2defc>
  452d54:	ldr	x0, [sp, #56]
  452d58:	ldrb	w0, [x0]
  452d5c:	cmp	w0, #0x29
  452d60:	cset	w0, eq  // eq = none
  452d64:	and	w0, w0, #0xff
  452d68:	and	x1, x0, #0xff
  452d6c:	ldr	x0, [sp, #24]
  452d70:	ldr	x0, [x0, #136]
  452d74:	ldr	x2, [sp, #56]
  452d78:	add	x1, x2, x1
  452d7c:	str	x1, [x0, #16]
  452d80:	ldrb	w0, [sp, #55]
  452d84:	ldp	x29, x30, [sp], #64
  452d88:	ret
  452d8c:	stp	x29, x30, [sp, #-80]!
  452d90:	mov	x29, sp
  452d94:	str	x0, [sp, #40]
  452d98:	str	x1, [sp, #32]
  452d9c:	str	w2, [sp, #28]
  452da0:	ldr	x0, [sp, #40]
  452da4:	ldr	x1, [x0, #1328]
  452da8:	ldr	x0, [sp, #40]
  452dac:	ldr	x0, [x0, #1312]
  452db0:	sub	x0, x1, x0
  452db4:	str	x0, [sp, #72]
  452db8:	ldr	x0, [sp, #32]
  452dbc:	ldrh	w0, [x0, #16]
  452dc0:	cmp	w0, #0x0
  452dc4:	b.ne	452e2c <ferror@plt+0x504bc>  // b.any
  452dc8:	ldr	x0, [sp, #72]
  452dcc:	add	x0, x0, #0x1
  452dd0:	mov	x1, x0
  452dd4:	ldr	x0, [sp, #40]
  452dd8:	bl	442dac <ferror@plt+0x4043c>
  452ddc:	str	x0, [sp, #56]
  452de0:	ldr	x0, [sp, #40]
  452de4:	ldr	x0, [x0, #1312]
  452de8:	ldr	x2, [sp, #72]
  452dec:	mov	x1, x0
  452df0:	ldr	x0, [sp, #56]
  452df4:	bl	4022e0 <memcpy@plt>
  452df8:	ldr	x1, [sp, #56]
  452dfc:	ldr	x0, [sp, #72]
  452e00:	add	x0, x1, x0
  452e04:	mov	w1, #0xa                   	// #10
  452e08:	strb	w1, [x0]
  452e0c:	ldr	x0, [sp, #32]
  452e10:	ldr	x1, [sp, #56]
  452e14:	str	x1, [x0, #24]
  452e18:	ldr	x0, [sp, #72]
  452e1c:	mov	w1, w0
  452e20:	ldr	x0, [sp, #32]
  452e24:	str	w1, [x0, #12]
  452e28:	b	452f70 <ferror@plt+0x50600>
  452e2c:	ldr	x0, [sp, #72]
  452e30:	add	x0, x0, #0xd
  452e34:	and	x0, x0, #0xfffffffffffffff8
  452e38:	str	x0, [sp, #64]
  452e3c:	ldr	x0, [sp, #32]
  452e40:	ldr	w0, [x0, #12]
  452e44:	mov	w1, w0
  452e48:	ldr	x0, [sp, #64]
  452e4c:	add	x0, x1, x0
  452e50:	ldr	x1, [sp, #40]
  452e54:	ldr	x1, [x1, #56]
  452e58:	ldr	x2, [x1, #24]
  452e5c:	ldr	x1, [sp, #40]
  452e60:	ldr	x1, [x1, #56]
  452e64:	ldr	x1, [x1, #16]
  452e68:	sub	x1, x2, x1
  452e6c:	cmp	x0, x1
  452e70:	b.ls	452ea0 <ferror@plt+0x50530>  // b.plast
  452e74:	ldr	x0, [sp, #40]
  452e78:	add	x3, x0, #0x38
  452e7c:	ldr	x0, [sp, #32]
  452e80:	ldr	w0, [x0, #12]
  452e84:	mov	w1, w0
  452e88:	ldr	x0, [sp, #64]
  452e8c:	add	x0, x1, x0
  452e90:	mov	x2, x0
  452e94:	mov	x1, x3
  452e98:	ldr	x0, [sp, #40]
  452e9c:	bl	442cb4 <ferror@plt+0x40344>
  452ea0:	ldr	x0, [sp, #40]
  452ea4:	ldr	x0, [x0, #56]
  452ea8:	ldr	x0, [x0, #16]
  452eac:	str	x0, [sp, #56]
  452eb0:	ldr	x0, [sp, #32]
  452eb4:	ldr	w0, [x0, #12]
  452eb8:	mov	w0, w0
  452ebc:	ldr	x1, [sp, #56]
  452ec0:	add	x0, x1, x0
  452ec4:	str	x0, [sp, #48]
  452ec8:	ldr	x0, [sp, #32]
  452ecc:	ldr	x1, [sp, #56]
  452ed0:	str	x1, [x0, #24]
  452ed4:	ldr	x0, [sp, #72]
  452ed8:	mov	w1, w0
  452edc:	ldr	x0, [sp, #48]
  452ee0:	str	w1, [x0]
  452ee4:	ldr	w0, [sp, #28]
  452ee8:	and	w1, w0, #0xffff
  452eec:	ldr	x0, [sp, #48]
  452ef0:	strh	w1, [x0, #4]
  452ef4:	ldr	x0, [sp, #48]
  452ef8:	add	x3, x0, #0x6
  452efc:	ldr	x0, [sp, #40]
  452f00:	ldr	x0, [x0, #1312]
  452f04:	ldr	x2, [sp, #72]
  452f08:	mov	x1, x0
  452f0c:	mov	x0, x3
  452f10:	bl	4022e0 <memcpy@plt>
  452f14:	ldr	x0, [sp, #40]
  452f18:	ldr	x1, [x0, #1312]
  452f1c:	ldr	x0, [sp, #40]
  452f20:	str	x1, [x0, #1328]
  452f24:	ldr	x0, [sp, #32]
  452f28:	ldr	w0, [x0, #12]
  452f2c:	ldr	x1, [sp, #64]
  452f30:	add	w1, w0, w1
  452f34:	ldr	x0, [sp, #32]
  452f38:	str	w1, [x0, #12]
  452f3c:	ldr	w0, [sp, #28]
  452f40:	cmp	w0, #0x0
  452f44:	b.ne	452f70 <ferror@plt+0x50600>  // b.any
  452f48:	ldr	x0, [sp, #40]
  452f4c:	ldr	x0, [x0, #56]
  452f50:	ldr	x2, [x0, #16]
  452f54:	ldr	x0, [sp, #32]
  452f58:	ldr	w0, [x0, #12]
  452f5c:	mov	w1, w0
  452f60:	ldr	x0, [sp, #40]
  452f64:	ldr	x0, [x0, #56]
  452f68:	add	x1, x2, x1
  452f6c:	str	x1, [x0, #16]
  452f70:	nop
  452f74:	ldp	x29, x30, [sp], #80
  452f78:	ret
  452f7c:	stp	x29, x30, [sp, #-112]!
  452f80:	mov	x29, sp
  452f84:	str	x19, [sp, #16]
  452f88:	str	x0, [sp, #40]
  452f8c:	ldr	x0, [sp, #40]
  452f90:	ldr	x0, [x0, #136]
  452f94:	str	x0, [sp, #72]
  452f98:	str	wzr, [sp, #60]
  452f9c:	str	wzr, [sp, #100]
  452fa0:	str	xzr, [sp, #88]
  452fa4:	ldr	x0, [sp, #40]
  452fa8:	ldr	x1, [x0, #1312]
  452fac:	ldr	x0, [sp, #40]
  452fb0:	str	x1, [x0, #1328]
  452fb4:	ldr	x0, [sp, #40]
  452fb8:	ldr	x0, [x0]
  452fbc:	ldr	x1, [x0]
  452fc0:	ldr	x0, [sp, #72]
  452fc4:	str	x1, [x0, #16]
  452fc8:	ldr	x0, [sp, #40]
  452fcc:	ldr	x0, [x0]
  452fd0:	ldr	x1, [x0, #32]
  452fd4:	ldr	x0, [sp, #72]
  452fd8:	str	x1, [x0, #24]
  452fdc:	ldr	x0, [sp, #72]
  452fe0:	ldr	x1, [x0, #24]
  452fe4:	ldr	x0, [sp, #72]
  452fe8:	ldr	x0, [x0, #16]
  452fec:	sub	x0, x1, x0
  452ff0:	mov	x1, x0
  452ff4:	ldr	x0, [sp, #40]
  452ff8:	bl	450b20 <ferror@plt+0x4e1b0>
  452ffc:	ldr	x0, [sp, #72]
  453000:	ldr	x0, [x0, #16]
  453004:	ldrb	w0, [x0]
  453008:	cmp	w0, #0x28
  45300c:	b.ne	45305c <ferror@plt+0x506ec>  // b.any
  453010:	mov	w0, #0x1                   	// #1
  453014:	str	w0, [sp, #100]
  453018:	add	x0, sp, #0x3c
  45301c:	mov	x1, x0
  453020:	ldr	x0, [sp, #40]
  453024:	bl	452bc4 <ferror@plt+0x50254>
  453028:	and	w0, w0, #0xff
  45302c:	cmp	w0, #0x0
  453030:	b.eq	453054 <ferror@plt+0x506e4>  // b.none
  453034:	ldr	w0, [sp, #60]
  453038:	mov	w0, w0
  45303c:	lsl	x0, x0, #3
  453040:	mov	x1, x0
  453044:	ldr	x0, [sp, #40]
  453048:	bl	442eec <ferror@plt+0x4057c>
  45304c:	str	x0, [sp, #88]
  453050:	b	45305c <ferror@plt+0x506ec>
  453054:	mov	w0, #0xffffffff            	// #-1
  453058:	str	w0, [sp, #100]
  45305c:	str	xzr, [sp, #80]
  453060:	ldr	w0, [sp, #100]
  453064:	cmp	w0, #0x0
  453068:	b.lt	4530c8 <ferror@plt+0x50758>  // b.tstop
  45306c:	mov	x1, #0x30                  	// #48
  453070:	ldr	x0, [sp, #40]
  453074:	bl	442e4c <ferror@plt+0x404dc>
  453078:	mov	x2, x0
  45307c:	mov	w1, #0x2                   	// #2
  453080:	ldr	x0, [sp, #40]
  453084:	bl	44db10 <ferror@plt+0x4b1a0>
  453088:	str	x0, [sp, #80]
  45308c:	ldr	x0, [sp, #80]
  453090:	ldr	x1, [sp, #88]
  453094:	str	x1, [x0]
  453098:	ldr	w0, [sp, #60]
  45309c:	and	w1, w0, #0xffff
  4530a0:	ldr	x0, [sp, #80]
  4530a4:	strh	w1, [x0, #16]
  4530a8:	ldr	w0, [sp, #100]
  4530ac:	cmp	w0, #0x0
  4530b0:	cset	w0, ne  // ne = any
  4530b4:	and	w2, w0, #0xff
  4530b8:	ldr	x1, [sp, #80]
  4530bc:	ldrb	w0, [x1, #19]
  4530c0:	bfi	w0, w2, #2, #1
  4530c4:	strb	w0, [x1, #19]
  4530c8:	ldr	x0, [sp, #72]
  4530cc:	ldr	x1, [x0, #16]
  4530d0:	ldr	x0, [sp, #40]
  4530d4:	ldrb	w0, [x0, #1124]
  4530d8:	mov	w2, w0
  4530dc:	ldr	x0, [sp, #40]
  4530e0:	ldr	x19, [x0]
  4530e4:	ldr	x0, [sp, #40]
  4530e8:	bl	450e8c <ferror@plt+0x4e51c>
  4530ec:	str	x0, [x19]
  4530f0:	ldr	x0, [sp, #40]
  4530f4:	ldrb	w0, [x0, #24]
  4530f8:	add	w0, w0, #0x1
  4530fc:	and	w1, w0, #0xff
  453100:	ldr	x0, [sp, #40]
  453104:	strb	w1, [x0, #24]
  453108:	mov	w2, #0x0                   	// #0
  45310c:	ldr	x1, [sp, #80]
  453110:	ldr	x0, [sp, #40]
  453114:	bl	4513d0 <ferror@plt+0x4ea60>
  453118:	ldr	x0, [sp, #40]
  45311c:	ldrb	w0, [x0, #24]
  453120:	sub	w0, w0, #0x1
  453124:	and	w1, w0, #0xff
  453128:	ldr	x0, [sp, #40]
  45312c:	strb	w1, [x0, #24]
  453130:	ldr	w0, [sp, #60]
  453134:	mov	w1, w0
  453138:	ldr	x0, [sp, #40]
  45313c:	bl	44cccc <ferror@plt+0x4a35c>
  453140:	ldr	x0, [sp, #80]
  453144:	cmp	x0, #0x0
  453148:	b.eq	4531cc <ferror@plt+0x5085c>  // b.none
  45314c:	ldr	x0, [sp, #40]
  453150:	ldr	x0, [x0, #1312]
  453154:	str	x0, [sp, #64]
  453158:	ldr	x0, [sp, #40]
  45315c:	ldr	x0, [x0, #1328]
  453160:	str	x0, [sp, #104]
  453164:	ldr	x1, [sp, #104]
  453168:	ldr	x0, [sp, #64]
  45316c:	cmp	x1, x0
  453170:	b.ls	4531b0 <ferror@plt+0x50840>  // b.plast
  453174:	ldr	x0, [sp, #104]
  453178:	sub	x0, x0, #0x1
  45317c:	ldrb	w0, [x0]
  453180:	mov	w1, w0
  453184:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  453188:	add	x0, x0, #0x498
  45318c:	sxtw	x1, w1
  453190:	ldrh	w0, [x0, x1, lsl #1]
  453194:	and	w0, w0, #0xc00
  453198:	cmp	w0, #0x0
  45319c:	b.eq	4531b0 <ferror@plt+0x50840>  // b.none
  4531a0:	ldr	x0, [sp, #104]
  4531a4:	sub	x0, x0, #0x1
  4531a8:	str	x0, [sp, #104]
  4531ac:	b	453164 <ferror@plt+0x507f4>
  4531b0:	ldr	x0, [sp, #40]
  4531b4:	ldr	x1, [sp, #104]
  4531b8:	str	x1, [x0, #1328]
  4531bc:	mov	w2, #0x0                   	// #0
  4531c0:	ldr	x1, [sp, #80]
  4531c4:	ldr	x0, [sp, #40]
  4531c8:	bl	452d8c <ferror@plt+0x5041c>
  4531cc:	ldr	x0, [sp, #80]
  4531d0:	ldr	x19, [sp, #16]
  4531d4:	ldp	x29, x30, [sp], #112
  4531d8:	ret
  4531dc:	sub	sp, sp, #0x30
  4531e0:	str	x0, [sp, #24]
  4531e4:	str	x1, [sp, #16]
  4531e8:	str	x2, [sp, #8]
  4531ec:	str	x3, [sp]
  4531f0:	ldr	x0, [sp, #24]
  4531f4:	str	x0, [sp, #32]
  4531f8:	ldr	x0, [sp]
  4531fc:	ldrb	w0, [x0]
  453200:	strb	w0, [sp, #47]
  453204:	ldr	x0, [sp, #8]
  453208:	cmp	x0, #0x0
  45320c:	b.eq	453330 <ferror@plt+0x509c0>  // b.none
  453210:	ldr	x0, [sp, #16]
  453214:	ldrb	w0, [x0]
  453218:	mov	w1, w0
  45321c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  453220:	add	x0, x0, #0x498
  453224:	sxtw	x1, w1
  453228:	ldrh	w0, [x0, x1, lsl #1]
  45322c:	and	w0, w0, #0xc00
  453230:	cmp	w0, #0x0
  453234:	b.eq	4532ac <ferror@plt+0x5093c>  // b.none
  453238:	ldrb	w0, [sp, #47]
  45323c:	cmp	w0, #0x0
  453240:	b.ne	4532ac <ferror@plt+0x5093c>  // b.any
  453244:	ldr	x0, [sp, #16]
  453248:	add	x0, x0, #0x1
  45324c:	str	x0, [sp, #16]
  453250:	ldr	x0, [sp, #8]
  453254:	sub	x0, x0, #0x1
  453258:	str	x0, [sp, #8]
  45325c:	ldr	x0, [sp, #8]
  453260:	cmp	x0, #0x0
  453264:	b.eq	453294 <ferror@plt+0x50924>  // b.none
  453268:	ldr	x0, [sp, #16]
  45326c:	ldrb	w0, [x0]
  453270:	mov	w1, w0
  453274:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  453278:	add	x0, x0, #0x498
  45327c:	sxtw	x1, w1
  453280:	ldrh	w0, [x0, x1, lsl #1]
  453284:	and	w0, w0, #0xc00
  453288:	cmp	w0, #0x0
  45328c:	b.eq	453294 <ferror@plt+0x50924>  // b.none
  453290:	b	453244 <ferror@plt+0x508d4>
  453294:	ldr	x0, [sp, #24]
  453298:	add	x1, x0, #0x1
  45329c:	str	x1, [sp, #24]
  4532a0:	mov	w1, #0x20                  	// #32
  4532a4:	strb	w1, [x0]
  4532a8:	b	45332c <ferror@plt+0x509bc>
  4532ac:	ldr	x0, [sp, #16]
  4532b0:	ldrb	w0, [x0]
  4532b4:	cmp	w0, #0x27
  4532b8:	b.eq	4532cc <ferror@plt+0x5095c>  // b.none
  4532bc:	ldr	x0, [sp, #16]
  4532c0:	ldrb	w0, [x0]
  4532c4:	cmp	w0, #0x22
  4532c8:	b.ne	453300 <ferror@plt+0x50990>  // b.any
  4532cc:	ldrb	w0, [sp, #47]
  4532d0:	cmp	w0, #0x0
  4532d4:	b.ne	4532e8 <ferror@plt+0x50978>  // b.any
  4532d8:	ldr	x0, [sp, #16]
  4532dc:	ldrb	w0, [x0]
  4532e0:	strb	w0, [sp, #47]
  4532e4:	b	453300 <ferror@plt+0x50990>
  4532e8:	ldr	x0, [sp, #16]
  4532ec:	ldrb	w0, [x0]
  4532f0:	ldrb	w1, [sp, #47]
  4532f4:	cmp	w1, w0
  4532f8:	b.ne	453300 <ferror@plt+0x50990>  // b.any
  4532fc:	strb	wzr, [sp, #47]
  453300:	ldr	x1, [sp, #16]
  453304:	add	x0, x1, #0x1
  453308:	str	x0, [sp, #16]
  45330c:	ldr	x0, [sp, #24]
  453310:	add	x2, x0, #0x1
  453314:	str	x2, [sp, #24]
  453318:	ldrb	w1, [x1]
  45331c:	strb	w1, [x0]
  453320:	ldr	x0, [sp, #8]
  453324:	sub	x0, x0, #0x1
  453328:	str	x0, [sp, #8]
  45332c:	b	453204 <ferror@plt+0x50894>
  453330:	ldr	x0, [sp]
  453334:	ldrb	w1, [sp, #47]
  453338:	strb	w1, [x0]
  45333c:	ldr	x1, [sp, #24]
  453340:	ldr	x0, [sp, #32]
  453344:	sub	x0, x1, x0
  453348:	add	sp, sp, #0x30
  45334c:	ret
  453350:	stp	x29, x30, [sp, #-112]!
  453354:	mov	x29, sp
  453358:	str	x0, [sp, #24]
  45335c:	str	x1, [sp, #16]
  453360:	ldr	x0, [sp, #24]
  453364:	ldr	w1, [x0, #12]
  453368:	ldr	x0, [sp, #16]
  45336c:	ldr	w0, [x0, #12]
  453370:	add	w0, w1, w0
  453374:	mov	w0, w0
  453378:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  45337c:	str	x0, [sp, #80]
  453380:	ldr	x0, [sp, #24]
  453384:	ldr	w0, [x0, #12]
  453388:	mov	w0, w0
  45338c:	ldr	x1, [sp, #80]
  453390:	add	x0, x1, x0
  453394:	str	x0, [sp, #72]
  453398:	strb	wzr, [sp, #39]
  45339c:	strb	wzr, [sp, #38]
  4533a0:	ldr	x0, [sp, #24]
  4533a4:	ldrh	w0, [x0, #16]
  4533a8:	cmp	w0, #0x0
  4533ac:	b.eq	4534d4 <ferror@plt+0x50b64>  // b.none
  4533b0:	ldr	x0, [sp, #24]
  4533b4:	ldr	x0, [x0, #24]
  4533b8:	str	x0, [sp, #96]
  4533bc:	ldr	x0, [sp, #16]
  4533c0:	ldr	x0, [x0, #24]
  4533c4:	str	x0, [sp, #88]
  4533c8:	mov	w0, #0x1                   	// #1
  4533cc:	strb	w0, [sp, #111]
  4533d0:	ldr	x0, [sp, #96]
  4533d4:	str	x0, [sp, #48]
  4533d8:	ldr	x0, [sp, #88]
  4533dc:	str	x0, [sp, #40]
  4533e0:	ldr	x0, [sp, #48]
  4533e4:	ldrh	w1, [x0, #4]
  4533e8:	ldr	x0, [sp, #40]
  4533ec:	ldrh	w0, [x0, #4]
  4533f0:	cmp	w1, w0
  4533f4:	b.ne	453568 <ferror@plt+0x50bf8>  // b.any
  4533f8:	ldr	x0, [sp, #48]
  4533fc:	add	x1, x0, #0x6
  453400:	ldr	x0, [sp, #48]
  453404:	ldr	w0, [x0]
  453408:	mov	w0, w0
  45340c:	add	x2, sp, #0x27
  453410:	mov	x3, x2
  453414:	mov	x2, x0
  453418:	ldr	x0, [sp, #80]
  45341c:	bl	4531dc <ferror@plt+0x5086c>
  453420:	str	x0, [sp, #64]
  453424:	ldr	x0, [sp, #40]
  453428:	add	x1, x0, #0x6
  45342c:	ldr	x0, [sp, #40]
  453430:	ldr	w0, [x0]
  453434:	mov	w0, w0
  453438:	add	x2, sp, #0x26
  45343c:	mov	x3, x2
  453440:	mov	x2, x0
  453444:	ldr	x0, [sp, #72]
  453448:	bl	4531dc <ferror@plt+0x5086c>
  45344c:	str	x0, [sp, #56]
  453450:	ldr	x1, [sp, #64]
  453454:	ldr	x0, [sp, #56]
  453458:	cmp	x1, x0
  45345c:	b.ne	45356c <ferror@plt+0x50bfc>  // b.any
  453460:	ldr	x2, [sp, #64]
  453464:	ldr	x1, [sp, #72]
  453468:	ldr	x0, [sp, #80]
  45346c:	bl	402690 <memcmp@plt>
  453470:	cmp	w0, #0x0
  453474:	b.ne	45356c <ferror@plt+0x50bfc>  // b.any
  453478:	ldr	x0, [sp, #48]
  45347c:	ldrh	w0, [x0, #4]
  453480:	cmp	w0, #0x0
  453484:	b.ne	453490 <ferror@plt+0x50b20>  // b.any
  453488:	strb	wzr, [sp, #111]
  45348c:	b	45356c <ferror@plt+0x50bfc>
  453490:	ldr	x0, [sp, #48]
  453494:	ldr	w0, [x0]
  453498:	mov	w0, w0
  45349c:	add	x0, x0, #0xd
  4534a0:	and	x0, x0, #0xfffffffffffffff8
  4534a4:	ldr	x1, [sp, #96]
  4534a8:	add	x0, x1, x0
  4534ac:	str	x0, [sp, #96]
  4534b0:	ldr	x0, [sp, #40]
  4534b4:	ldr	w0, [x0]
  4534b8:	mov	w0, w0
  4534bc:	add	x0, x0, #0xd
  4534c0:	and	x0, x0, #0xfffffffffffffff8
  4534c4:	ldr	x1, [sp, #88]
  4534c8:	add	x0, x1, x0
  4534cc:	str	x0, [sp, #88]
  4534d0:	b	4533d0 <ferror@plt+0x50a60>
  4534d4:	ldr	x0, [sp, #24]
  4534d8:	ldr	x1, [x0, #24]
  4534dc:	ldr	x0, [sp, #24]
  4534e0:	ldr	w0, [x0, #12]
  4534e4:	mov	w0, w0
  4534e8:	add	x2, sp, #0x27
  4534ec:	mov	x3, x2
  4534f0:	mov	x2, x0
  4534f4:	ldr	x0, [sp, #80]
  4534f8:	bl	4531dc <ferror@plt+0x5086c>
  4534fc:	str	x0, [sp, #64]
  453500:	ldr	x0, [sp, #16]
  453504:	ldr	x1, [x0, #24]
  453508:	ldr	x0, [sp, #16]
  45350c:	ldr	w0, [x0, #12]
  453510:	mov	w0, w0
  453514:	add	x2, sp, #0x26
  453518:	mov	x3, x2
  45351c:	mov	x2, x0
  453520:	ldr	x0, [sp, #72]
  453524:	bl	4531dc <ferror@plt+0x5086c>
  453528:	str	x0, [sp, #56]
  45352c:	ldr	x1, [sp, #64]
  453530:	ldr	x0, [sp, #56]
  453534:	cmp	x1, x0
  453538:	b.ne	453554 <ferror@plt+0x50be4>  // b.any
  45353c:	ldr	x2, [sp, #64]
  453540:	ldr	x1, [sp, #72]
  453544:	ldr	x0, [sp, #80]
  453548:	bl	402690 <memcmp@plt>
  45354c:	cmp	w0, #0x0
  453550:	b.eq	45355c <ferror@plt+0x50bec>  // b.none
  453554:	mov	w0, #0x1                   	// #1
  453558:	b	453560 <ferror@plt+0x50bf0>
  45355c:	mov	w0, #0x0                   	// #0
  453560:	strb	w0, [sp, #111]
  453564:	b	45356c <ferror@plt+0x50bfc>
  453568:	nop
  45356c:	ldr	x0, [sp, #80]
  453570:	bl	402730 <free@plt>
  453574:	ldrb	w0, [sp, #111]
  453578:	ldp	x29, x30, [sp], #112
  45357c:	ret
  453580:	sub	sp, sp, #0x10
  453584:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  453588:	add	x0, x0, #0xa18
  45358c:	str	x0, [sp, #8]
  453590:	ldr	x0, [sp, #8]
  453594:	add	x0, x0, #0x3d
  453598:	mov	w1, #0x23                  	// #35
  45359c:	strb	w1, [x0]
  4535a0:	ldr	x0, [sp, #8]
  4535a4:	add	x0, x0, #0x29
  4535a8:	mov	w1, #0x5d                  	// #93
  4535ac:	strb	w1, [x0]
  4535b0:	ldr	x0, [sp, #8]
  4535b4:	add	x0, x0, #0x21
  4535b8:	mov	w1, #0x7c                  	// #124
  4535bc:	strb	w1, [x0]
  4535c0:	ldr	x0, [sp, #8]
  4535c4:	add	x0, x0, #0x28
  4535c8:	mov	w1, #0x5b                  	// #91
  4535cc:	strb	w1, [x0]
  4535d0:	ldr	x0, [sp, #8]
  4535d4:	add	x0, x0, #0x27
  4535d8:	mov	w1, #0x5e                  	// #94
  4535dc:	strb	w1, [x0]
  4535e0:	ldr	x0, [sp, #8]
  4535e4:	add	x0, x0, #0x3e
  4535e8:	mov	w1, #0x7d                  	// #125
  4535ec:	strb	w1, [x0]
  4535f0:	ldr	x0, [sp, #8]
  4535f4:	add	x0, x0, #0x2f
  4535f8:	mov	w1, #0x5c                  	// #92
  4535fc:	strb	w1, [x0]
  453600:	ldr	x0, [sp, #8]
  453604:	add	x0, x0, #0x3c
  453608:	mov	w1, #0x7b                  	// #123
  45360c:	strb	w1, [x0]
  453610:	ldr	x0, [sp, #8]
  453614:	add	x0, x0, #0x2d
  453618:	mov	w1, #0x7e                  	// #126
  45361c:	strb	w1, [x0]
  453620:	nop
  453624:	add	sp, sp, #0x10
  453628:	ret
  45362c:	sub	sp, sp, #0x20
  453630:	str	x0, [sp, #8]
  453634:	str	w1, [sp, #4]
  453638:	ldr	w0, [sp, #4]
  45363c:	sxtw	x1, w0
  453640:	mov	x0, x1
  453644:	lsl	x0, x0, #4
  453648:	sub	x0, x0, x1
  45364c:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  453650:	add	x1, x1, #0xd88
  453654:	add	x0, x0, x1
  453658:	str	x0, [sp, #24]
  45365c:	ldr	x0, [sp, #8]
  453660:	ldr	w1, [sp, #4]
  453664:	str	w1, [x0, #1116]
  453668:	ldr	x0, [sp, #24]
  45366c:	ldrb	w1, [x0]
  453670:	ldr	x0, [sp, #8]
  453674:	strb	w1, [x0, #1152]
  453678:	ldr	x0, [sp, #24]
  45367c:	ldrb	w1, [x0, #1]
  453680:	ldr	x0, [sp, #8]
  453684:	strb	w1, [x0, #1120]
  453688:	ldr	x0, [sp, #24]
  45368c:	ldrb	w1, [x0, #2]
  453690:	ldr	x0, [sp, #8]
  453694:	strb	w1, [x0, #1127]
  453698:	ldr	x0, [sp, #24]
  45369c:	ldrb	w1, [x0, #3]
  4536a0:	ldr	x0, [sp, #8]
  4536a4:	strb	w1, [x0, #1147]
  4536a8:	ldr	x0, [sp, #24]
  4536ac:	ldrb	w1, [x0, #4]
  4536b0:	ldr	x0, [sp, #8]
  4536b4:	strb	w1, [x0, #1164]
  4536b8:	ldr	x0, [sp, #24]
  4536bc:	ldrb	w1, [x0, #5]
  4536c0:	ldr	x0, [sp, #8]
  4536c4:	strb	w1, [x0, #1153]
  4536c8:	ldr	x0, [sp, #24]
  4536cc:	ldrb	w1, [x0, #6]
  4536d0:	ldr	x0, [sp, #8]
  4536d4:	strb	w1, [x0, #1126]
  4536d8:	ldr	x0, [sp, #24]
  4536dc:	ldrb	w1, [x0, #7]
  4536e0:	ldr	x0, [sp, #8]
  4536e4:	strb	w1, [x0, #1128]
  4536e8:	ldr	x0, [sp, #24]
  4536ec:	ldrb	w1, [x0, #8]
  4536f0:	ldr	x0, [sp, #8]
  4536f4:	strb	w1, [x0, #1130]
  4536f8:	ldr	x0, [sp, #24]
  4536fc:	ldrb	w1, [x0, #9]
  453700:	ldr	x0, [sp, #8]
  453704:	strb	w1, [x0, #1161]
  453708:	ldr	x0, [sp, #24]
  45370c:	ldrb	w1, [x0, #10]
  453710:	ldr	x0, [sp, #8]
  453714:	strb	w1, [x0, #1165]
  453718:	ldr	x0, [sp, #24]
  45371c:	ldrb	w1, [x0, #11]
  453720:	ldr	x0, [sp, #8]
  453724:	strb	w1, [x0, #1166]
  453728:	ldr	x0, [sp, #24]
  45372c:	ldrb	w1, [x0, #12]
  453730:	ldr	x0, [sp, #8]
  453734:	strb	w1, [x0, #1125]
  453738:	ldr	x0, [sp, #24]
  45373c:	ldrb	w1, [x0, #13]
  453740:	ldr	x0, [sp, #8]
  453744:	strb	w1, [x0, #1129]
  453748:	ldr	x0, [sp, #24]
  45374c:	ldrb	w1, [x0, #14]
  453750:	ldr	x0, [sp, #8]
  453754:	strb	w1, [x0, #1167]
  453758:	nop
  45375c:	add	sp, sp, #0x20
  453760:	ret
  453764:	stp	x29, x30, [sp, #-16]!
  453768:	mov	x29, sp
  45376c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  453770:	add	x0, x0, #0xb18
  453774:	ldr	w0, [x0]
  453778:	cmp	w0, #0x0
  45377c:	b.ne	4537ac <ferror@plt+0x50e3c>  // b.any
  453780:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  453784:	add	x0, x0, #0xb18
  453788:	mov	w1, #0x1                   	// #1
  45378c:	str	w1, [x0]
  453790:	bl	43b8b0 <ferror@plt+0x38f40>
  453794:	bl	453580 <ferror@plt+0x50c10>
  453798:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  45379c:	add	x1, x0, #0xed8
  4537a0:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  4537a4:	add	x0, x0, #0xef0
  4537a8:	bl	4024f0 <bindtextdomain@plt>
  4537ac:	nop
  4537b0:	ldp	x29, x30, [sp], #16
  4537b4:	ret
  4537b8:	stp	x29, x30, [sp, #-64]!
  4537bc:	mov	x29, sp
  4537c0:	str	w0, [sp, #44]
  4537c4:	str	x1, [sp, #32]
  4537c8:	str	x2, [sp, #24]
  4537cc:	bl	453764 <ferror@plt+0x50df4>
  4537d0:	mov	x1, #0x588                 	// #1416
  4537d4:	mov	x0, #0x1                   	// #1
  4537d8:	bl	46f764 <_obstack_memory_used@@Base+0x200>
  4537dc:	str	x0, [sp, #56]
  4537e0:	ldr	x0, [sp, #56]
  4537e4:	add	x0, x0, #0x50
  4537e8:	mov	x2, #0x38                  	// #56
  4537ec:	mov	w1, #0x0                   	// #0
  4537f0:	bl	402530 <memset@plt>
  4537f4:	ldr	w1, [sp, #44]
  4537f8:	ldr	x0, [sp, #56]
  4537fc:	bl	45362c <ferror@plt+0x50cbc>
  453800:	ldr	x0, [sp, #56]
  453804:	mov	w1, #0x1                   	// #1
  453808:	strb	w1, [x0, #1137]
  45380c:	ldr	x0, [sp, #56]
  453810:	mov	w1, #0x1                   	// #1
  453814:	strb	w1, [x0, #1123]
  453818:	ldr	x0, [sp, #56]
  45381c:	mov	w1, #0x1                   	// #1
  453820:	strb	w1, [x0, #1124]
  453824:	ldr	x0, [sp, #56]
  453828:	mov	w1, #0x8                   	// #8
  45382c:	str	w1, [x0, #1112]
  453830:	ldr	x0, [sp, #56]
  453834:	mov	w1, #0x1                   	// #1
  453838:	strb	w1, [x0, #1158]
  45383c:	ldr	x0, [sp, #56]
  453840:	mov	w1, #0x2                   	// #2
  453844:	strb	w1, [x0, #1136]
  453848:	ldr	x0, [sp, #56]
  45384c:	mov	w1, #0x1                   	// #1
  453850:	strb	w1, [x0, #1140]
  453854:	ldr	x0, [sp, #56]
  453858:	mov	w1, #0xffffffff            	// #-1
  45385c:	strb	w1, [x0, #1198]
  453860:	ldr	x0, [sp, #56]
  453864:	strb	wzr, [x0, #1199]
  453868:	ldr	x0, [sp, #56]
  45386c:	mov	w1, #0x1                   	// #1
  453870:	strb	w1, [x0, #1132]
  453874:	ldr	x0, [sp, #56]
  453878:	strb	wzr, [x0, #1139]
  45387c:	ldr	x0, [sp, #56]
  453880:	mov	w1, #0x1                   	// #1
  453884:	strb	w1, [x0, #1146]
  453888:	ldr	x0, [sp, #56]
  45388c:	mov	w1, #0x1                   	// #1
  453890:	strb	w1, [x0, #1148]
  453894:	ldr	x0, [sp, #56]
  453898:	mov	w1, #0x1                   	// #1
  45389c:	strb	w1, [x0, #1142]
  4538a0:	ldr	x0, [sp, #56]
  4538a4:	mov	w1, #0x1                   	// #1
  4538a8:	strb	w1, [x0, #1143]
  4538ac:	ldr	x0, [sp, #56]
  4538b0:	strb	wzr, [x0, #1144]
  4538b4:	ldr	x0, [sp, #56]
  4538b8:	mov	w1, #0x2                   	// #2
  4538bc:	strb	w1, [x0, #1157]
  4538c0:	ldr	x0, [sp, #56]
  4538c4:	mov	w1, #0x1                   	// #1
  4538c8:	str	w1, [x0, #1192]
  4538cc:	ldr	x0, [sp, #56]
  4538d0:	mov	w1, #0x1                   	// #1
  4538d4:	strb	w1, [x0, #1162]
  4538d8:	ldr	x0, [sp, #56]
  4538dc:	mov	w1, #0x1                   	// #1
  4538e0:	strb	w1, [x0, #1245]
  4538e4:	ldr	x0, [sp, #56]
  4538e8:	mov	w1, #0x1                   	// #1
  4538ec:	strb	w1, [x0, #1163]
  4538f0:	ldr	x0, [sp, #56]
  4538f4:	strb	wzr, [x0, #1134]
  4538f8:	ldr	x0, [sp, #56]
  4538fc:	mov	x1, #0x40                  	// #64
  453900:	str	x1, [x0, #1208]
  453904:	ldr	x0, [sp, #56]
  453908:	mov	x1, #0x8                   	// #8
  45390c:	str	x1, [x0, #1216]
  453910:	ldr	x0, [sp, #56]
  453914:	mov	x1, #0x20                  	// #32
  453918:	str	x1, [x0, #1232]
  45391c:	ldr	x0, [sp, #56]
  453920:	mov	x1, #0x20                  	// #32
  453924:	str	x1, [x0, #1224]
  453928:	ldr	x0, [sp, #56]
  45392c:	strb	wzr, [x0, #1240]
  453930:	ldr	x0, [sp, #56]
  453934:	mov	w1, #0x1                   	// #1
  453938:	strb	w1, [x0, #1241]
  45393c:	ldr	x0, [sp, #56]
  453940:	mov	w1, #0x1                   	// #1
  453944:	strb	w1, [x0, #1242]
  453948:	bl	42ae80 <ferror@plt+0x28510>
  45394c:	mov	x1, x0
  453950:	ldr	x0, [sp, #56]
  453954:	str	x1, [x0, #1168]
  453958:	ldr	x0, [sp, #56]
  45395c:	str	xzr, [x0, #1176]
  453960:	bl	42ae80 <ferror@plt+0x28510>
  453964:	mov	x1, x0
  453968:	ldr	x0, [sp, #56]
  45396c:	str	x1, [x0, #1184]
  453970:	ldr	x0, [sp, #56]
  453974:	adrp	x1, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  453978:	add	x1, x1, #0xef8
  45397c:	str	x1, [x0, #224]
  453980:	ldr	x0, [sp, #56]
  453984:	ldr	x1, [sp, #24]
  453988:	str	x1, [x0, #40]
  45398c:	ldr	x0, [sp, #56]
  453990:	ldrb	w0, [x0, #1123]
  453994:	cmp	w0, #0x0
  453998:	cset	w0, eq  // eq = none
  45399c:	and	w0, w0, #0xff
  4539a0:	mov	w1, w0
  4539a4:	ldr	x0, [sp, #56]
  4539a8:	strb	w1, [x0, #21]
  4539ac:	ldr	x0, [sp, #56]
  4539b0:	mov	w1, #0x53                  	// #83
  4539b4:	strb	w1, [x0, #668]
  4539b8:	ldr	x0, [sp, #56]
  4539bc:	str	xzr, [x0, #672]
  4539c0:	ldr	x0, [sp, #56]
  4539c4:	mov	w1, #0x16                  	// #22
  4539c8:	strb	w1, [x0, #692]
  4539cc:	ldr	x0, [sp, #56]
  4539d0:	strh	wzr, [x0, #694]
  4539d4:	ldr	x0, [sp, #56]
  4539d8:	add	x0, x0, #0x1c8
  4539dc:	mov	w1, #0xfa                  	// #250
  4539e0:	bl	43fa70 <ferror@plt+0x3d100>
  4539e4:	ldr	x0, [sp, #56]
  4539e8:	add	x1, x0, #0x1c8
  4539ec:	ldr	x0, [sp, #56]
  4539f0:	str	x1, [x0, #488]
  4539f4:	ldr	x0, [sp, #56]
  4539f8:	ldr	x1, [x0, #472]
  4539fc:	ldr	x0, [sp, #56]
  453a00:	str	x1, [x0, #448]
  453a04:	ldr	x0, [sp, #56]
  453a08:	add	x1, x0, #0x50
  453a0c:	ldr	x0, [sp, #56]
  453a10:	str	x1, [x0, #136]
  453a14:	ldr	x0, [sp, #56]
  453a18:	str	xzr, [x0, #120]
  453a1c:	ldr	x0, [sp, #56]
  453a20:	str	xzr, [x0, #80]
  453a24:	ldr	x0, [sp, #56]
  453a28:	ldr	x1, [x0, #80]
  453a2c:	ldr	x0, [sp, #56]
  453a30:	str	x1, [x0, #88]
  453a34:	mov	x1, #0x0                   	// #0
  453a38:	ldr	x0, [sp, #56]
  453a3c:	bl	442b40 <ferror@plt+0x401d0>
  453a40:	mov	x1, x0
  453a44:	ldr	x0, [sp, #56]
  453a48:	str	x1, [x0, #56]
  453a4c:	mov	x1, #0x0                   	// #0
  453a50:	ldr	x0, [sp, #56]
  453a54:	bl	442b40 <ferror@plt+0x401d0>
  453a58:	mov	x1, x0
  453a5c:	ldr	x0, [sp, #56]
  453a60:	str	x1, [x0, #64]
  453a64:	ldr	x0, [sp, #56]
  453a68:	str	xzr, [x0, #1400]
  453a6c:	ldr	x0, [sp, #56]
  453a70:	str	wzr, [x0, #1408]
  453a74:	ldr	x0, [sp, #56]
  453a78:	mov	x1, #0xfffffffffffffffe    	// #-2
  453a7c:	str	x1, [x0, #656]
  453a80:	ldr	x0, [sp, #56]
  453a84:	bl	434a88 <ferror@plt+0x32118>
  453a88:	ldr	x0, [sp, #56]
  453a8c:	add	x5, x0, #0x328
  453a90:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  453a94:	add	x4, x0, #0x730
  453a98:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  453a9c:	add	x3, x0, #0x718
  453aa0:	mov	x2, #0x0                   	// #0
  453aa4:	mov	x1, #0x0                   	// #0
  453aa8:	mov	x0, x5
  453aac:	bl	46f11c <_obstack_begin@@Base>
  453ab0:	ldr	x0, [sp, #56]
  453ab4:	bl	438eb0 <ferror@plt+0x36540>
  453ab8:	ldr	x1, [sp, #32]
  453abc:	ldr	x0, [sp, #56]
  453ac0:	bl	43a77c <ferror@plt+0x37e0c>
  453ac4:	ldr	x0, [sp, #56]
  453ac8:	ldp	x29, x30, [sp], #64
  453acc:	ret
  453ad0:	sub	sp, sp, #0x10
  453ad4:	str	x0, [sp, #8]
  453ad8:	str	x1, [sp]
  453adc:	ldr	x0, [sp, #8]
  453ae0:	ldr	x1, [sp]
  453ae4:	str	x1, [x0, #40]
  453ae8:	nop
  453aec:	add	sp, sp, #0x10
  453af0:	ret
  453af4:	stp	x29, x30, [sp, #-96]!
  453af8:	mov	x29, sp
  453afc:	str	x0, [sp, #24]
  453b00:	ldr	x0, [sp, #24]
  453b04:	ldr	x0, [x0, #1096]
  453b08:	bl	402730 <free@plt>
  453b0c:	ldr	x0, [sp, #24]
  453b10:	ldr	x0, [x0]
  453b14:	cmp	x0, #0x0
  453b18:	b.eq	453b28 <ferror@plt+0x511b8>  // b.none
  453b1c:	ldr	x0, [sp, #24]
  453b20:	bl	430374 <ferror@plt+0x2da04>
  453b24:	b	453b0c <ferror@plt+0x5119c>
  453b28:	ldr	x0, [sp, #24]
  453b2c:	ldr	x0, [x0, #1312]
  453b30:	bl	402730 <free@plt>
  453b34:	ldr	x0, [sp, #24]
  453b38:	ldr	x0, [x0, #504]
  453b3c:	cmp	x0, #0x0
  453b40:	b.eq	453b60 <ferror@plt+0x511f0>  // b.none
  453b44:	ldr	x0, [sp, #24]
  453b48:	ldr	x0, [x0, #504]
  453b4c:	bl	402730 <free@plt>
  453b50:	ldr	x0, [sp, #24]
  453b54:	str	xzr, [x0, #504]
  453b58:	ldr	x0, [sp, #24]
  453b5c:	str	wzr, [x0, #512]
  453b60:	ldr	x0, [sp, #24]
  453b64:	ldr	x0, [x0, #712]
  453b68:	cmp	x0, #0x0
  453b6c:	b.eq	453b7c <ferror@plt+0x5120c>  // b.none
  453b70:	ldr	x0, [sp, #24]
  453b74:	ldr	x0, [x0, #712]
  453b78:	bl	44ef80 <ferror@plt+0x4c610>
  453b7c:	ldr	x0, [sp, #24]
  453b80:	add	x0, x0, #0x328
  453b84:	str	x0, [sp, #64]
  453b88:	str	xzr, [sp, #56]
  453b8c:	ldr	x0, [sp, #64]
  453b90:	ldr	x0, [x0, #8]
  453b94:	ldr	x1, [sp, #56]
  453b98:	cmp	x1, x0
  453b9c:	b.ls	453bd4 <ferror@plt+0x51264>  // b.plast
  453ba0:	ldr	x0, [sp, #64]
  453ba4:	ldr	x0, [x0, #32]
  453ba8:	ldr	x1, [sp, #56]
  453bac:	cmp	x1, x0
  453bb0:	b.cs	453bd4 <ferror@plt+0x51264>  // b.hs, b.nlast
  453bb4:	ldr	x0, [sp, #64]
  453bb8:	ldr	x1, [sp, #56]
  453bbc:	str	x1, [x0, #16]
  453bc0:	ldr	x0, [sp, #64]
  453bc4:	ldr	x1, [x0, #16]
  453bc8:	ldr	x0, [sp, #64]
  453bcc:	str	x1, [x0, #24]
  453bd0:	b	453be0 <ferror@plt+0x51270>
  453bd4:	ldr	x1, [sp, #56]
  453bd8:	ldr	x0, [sp, #64]
  453bdc:	bl	46f480 <_obstack_free@@Base>
  453be0:	ldr	x0, [sp, #24]
  453be4:	bl	43a968 <ferror@plt+0x37ff8>
  453be8:	ldr	x0, [sp, #24]
  453bec:	bl	438fa0 <ferror@plt+0x36630>
  453bf0:	ldr	x0, [sp, #24]
  453bf4:	bl	42593c <ferror@plt+0x22fcc>
  453bf8:	ldr	x0, [sp, #24]
  453bfc:	ldr	x0, [x0, #56]
  453c00:	bl	442d64 <ferror@plt+0x403f4>
  453c04:	ldr	x0, [sp, #24]
  453c08:	ldr	x0, [x0, #64]
  453c0c:	bl	442d64 <ferror@plt+0x403f4>
  453c10:	ldr	x0, [sp, #24]
  453c14:	ldr	x0, [x0, #72]
  453c18:	bl	442d64 <ferror@plt+0x403f4>
  453c1c:	ldr	x0, [sp, #24]
  453c20:	add	x0, x0, #0x1c8
  453c24:	str	x0, [sp, #80]
  453c28:	ldr	x0, [sp, #80]
  453c2c:	cmp	x0, #0x0
  453c30:	b.eq	453c74 <ferror@plt+0x51304>  // b.none
  453c34:	ldr	x0, [sp, #80]
  453c38:	ldr	x0, [x0]
  453c3c:	str	x0, [sp, #48]
  453c40:	ldr	x0, [sp, #80]
  453c44:	ldr	x0, [x0, #16]
  453c48:	bl	402730 <free@plt>
  453c4c:	ldr	x0, [sp, #24]
  453c50:	add	x0, x0, #0x1c8
  453c54:	ldr	x1, [sp, #80]
  453c58:	cmp	x1, x0
  453c5c:	b.eq	453c68 <ferror@plt+0x512f8>  // b.none
  453c60:	ldr	x0, [sp, #80]
  453c64:	bl	402730 <free@plt>
  453c68:	ldr	x0, [sp, #48]
  453c6c:	str	x0, [sp, #80]
  453c70:	b	453c28 <ferror@plt+0x512b8>
  453c74:	ldr	x0, [sp, #24]
  453c78:	ldr	x0, [x0, #80]
  453c7c:	str	x0, [sp, #88]
  453c80:	ldr	x0, [sp, #88]
  453c84:	cmp	x0, #0x0
  453c88:	b.eq	453cac <ferror@plt+0x5133c>  // b.none
  453c8c:	ldr	x0, [sp, #88]
  453c90:	ldr	x0, [x0]
  453c94:	str	x0, [sp, #40]
  453c98:	ldr	x0, [sp, #88]
  453c9c:	bl	402730 <free@plt>
  453ca0:	ldr	x0, [sp, #40]
  453ca4:	str	x0, [sp, #88]
  453ca8:	b	453c80 <ferror@plt+0x51310>
  453cac:	ldr	x0, [sp, #24]
  453cb0:	ldr	x0, [x0, #1384]
  453cb4:	cmp	x0, #0x0
  453cb8:	b.eq	453d0c <ferror@plt+0x5139c>  // b.none
  453cbc:	str	wzr, [sp, #76]
  453cc0:	ldr	x0, [sp, #24]
  453cc4:	ldr	w0, [x0, #1392]
  453cc8:	ldr	w1, [sp, #76]
  453ccc:	cmp	w1, w0
  453cd0:	b.ge	453d00 <ferror@plt+0x51390>  // b.tcont
  453cd4:	ldr	x0, [sp, #24]
  453cd8:	ldr	x1, [x0, #1384]
  453cdc:	ldrsw	x0, [sp, #76]
  453ce0:	lsl	x0, x0, #4
  453ce4:	add	x0, x1, x0
  453ce8:	ldr	x0, [x0]
  453cec:	bl	402730 <free@plt>
  453cf0:	ldr	w0, [sp, #76]
  453cf4:	add	w0, w0, #0x1
  453cf8:	str	w0, [sp, #76]
  453cfc:	b	453cc0 <ferror@plt+0x51350>
  453d00:	ldr	x0, [sp, #24]
  453d04:	ldr	x0, [x0, #1384]
  453d08:	bl	402730 <free@plt>
  453d0c:	ldr	x0, [sp, #24]
  453d10:	ldr	x0, [x0, #1400]
  453d14:	cmp	x0, #0x0
  453d18:	b.eq	453d60 <ferror@plt+0x513f0>  // b.none
  453d1c:	ldr	x0, [sp, #24]
  453d20:	ldr	x0, [x0, #1400]
  453d24:	str	x0, [sp, #32]
  453d28:	ldr	x0, [sp, #32]
  453d2c:	ldr	x1, [x0]
  453d30:	ldr	x0, [sp, #24]
  453d34:	str	x1, [x0, #1400]
  453d38:	ldr	x0, [sp, #32]
  453d3c:	ldr	x0, [x0, #8]
  453d40:	bl	402730 <free@plt>
  453d44:	ldr	x0, [sp, #32]
  453d48:	bl	402730 <free@plt>
  453d4c:	ldr	x0, [sp, #24]
  453d50:	ldr	x0, [x0, #1400]
  453d54:	cmp	x0, #0x0
  453d58:	b.eq	453d60 <ferror@plt+0x513f0>  // b.none
  453d5c:	b	453d1c <ferror@plt+0x513ac>
  453d60:	ldr	x0, [sp, #24]
  453d64:	bl	402730 <free@plt>
  453d68:	nop
  453d6c:	ldp	x29, x30, [sp], #96
  453d70:	ret
  453d74:	stp	x29, x30, [sp, #-48]!
  453d78:	mov	x29, sp
  453d7c:	str	x0, [sp, #24]
  453d80:	str	w1, [sp, #20]
  453d84:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  453d88:	add	x0, x0, #0xe0
  453d8c:	str	x0, [sp, #40]
  453d90:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  453d94:	add	x0, x0, #0x190
  453d98:	ldr	x1, [sp, #40]
  453d9c:	cmp	x1, x0
  453da0:	b.cs	453e3c <ferror@plt+0x514cc>  // b.hs, b.nlast
  453da4:	ldr	x0, [sp, #40]
  453da8:	ldr	x1, [x0]
  453dac:	ldr	x0, [sp, #40]
  453db0:	ldrh	w0, [x0, #8]
  453db4:	mov	w2, w0
  453db8:	ldr	x0, [sp, #24]
  453dbc:	bl	43aa00 <ferror@plt+0x38090>
  453dc0:	str	x0, [sp, #32]
  453dc4:	ldr	x0, [sp, #32]
  453dc8:	ldrh	w0, [x0, #18]
  453dcc:	ubfx	x0, x0, #2, #8
  453dd0:	and	w0, w0, #0xff
  453dd4:	sxtb	w1, w0
  453dd8:	ldr	w0, [sp, #20]
  453ddc:	sxtb	w0, w0
  453de0:	orr	w0, w1, w0
  453de4:	sxtb	w0, w0
  453de8:	and	w2, w0, #0xff
  453dec:	ldr	x1, [sp, #32]
  453df0:	ldrh	w0, [x1, #18]
  453df4:	bfi	w0, w2, #2, #8
  453df8:	strh	w0, [x1, #18]
  453dfc:	ldr	x0, [sp, #32]
  453e00:	ldrb	w1, [x0, #16]
  453e04:	and	w1, w1, #0xfffffffe
  453e08:	strb	w1, [x0, #16]
  453e0c:	ldr	x0, [sp, #40]
  453e10:	ldrh	w0, [x0, #10]
  453e14:	and	w0, w0, #0x7f
  453e18:	and	w2, w0, #0xff
  453e1c:	ldr	x1, [sp, #32]
  453e20:	ldrb	w0, [x1, #16]
  453e24:	bfi	w0, w2, #1, #7
  453e28:	strb	w0, [x1, #16]
  453e2c:	ldr	x0, [sp, #40]
  453e30:	add	x0, x0, #0x10
  453e34:	str	x0, [sp, #40]
  453e38:	b	453d90 <ferror@plt+0x51420>
  453e3c:	nop
  453e40:	ldp	x29, x30, [sp], #48
  453e44:	ret
  453e48:	sub	sp, sp, #0x20
  453e4c:	str	w0, [sp, #12]
  453e50:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  453e54:	add	x0, x0, #0xe0
  453e58:	str	x0, [sp, #24]
  453e5c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  453e60:	add	x0, x0, #0x190
  453e64:	ldr	x1, [sp, #24]
  453e68:	cmp	x1, x0
  453e6c:	b.cs	453ea4 <ferror@plt+0x51534>  // b.hs, b.nlast
  453e70:	ldr	x0, [sp, #24]
  453e74:	ldrh	w0, [x0, #10]
  453e78:	mov	w1, w0
  453e7c:	ldr	w0, [sp, #12]
  453e80:	cmp	w1, w0
  453e84:	b.ne	453e94 <ferror@plt+0x51524>  // b.any
  453e88:	ldr	x0, [sp, #24]
  453e8c:	ldr	x0, [x0]
  453e90:	b	453ea8 <ferror@plt+0x51538>
  453e94:	ldr	x0, [sp, #24]
  453e98:	add	x0, x0, #0x10
  453e9c:	str	x0, [sp, #24]
  453ea0:	b	453e5c <ferror@plt+0x514ec>
  453ea4:	mov	x0, #0x0                   	// #0
  453ea8:	add	sp, sp, #0x20
  453eac:	ret
  453eb0:	stp	x29, x30, [sp, #-64]!
  453eb4:	mov	x29, sp
  453eb8:	str	x0, [sp, #24]
  453ebc:	mov	x0, #0xc                   	// #12
  453ec0:	str	x0, [sp, #48]
  453ec4:	ldr	x0, [sp, #24]
  453ec8:	ldrb	w0, [x0, #1160]
  453ecc:	cmp	w0, #0x0
  453ed0:	b.eq	453ee4 <ferror@plt+0x51574>  // b.none
  453ed4:	ldr	x0, [sp, #48]
  453ed8:	sub	x0, x0, #0x2
  453edc:	str	x0, [sp, #48]
  453ee0:	b	453f10 <ferror@plt+0x515a0>
  453ee4:	ldr	x0, [sp, #24]
  453ee8:	ldrb	w0, [x0, #1243]
  453eec:	cmp	w0, #0x0
  453ef0:	b.eq	453f04 <ferror@plt+0x51594>  // b.none
  453ef4:	ldr	x0, [sp, #24]
  453ef8:	ldrb	w0, [x0, #1153]
  453efc:	cmp	w0, #0x0
  453f00:	b.eq	453f10 <ferror@plt+0x515a0>  // b.none
  453f04:	ldr	x0, [sp, #48]
  453f08:	sub	x0, x0, #0x1
  453f0c:	str	x0, [sp, #48]
  453f10:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  453f14:	add	x0, x0, #0xfc8
  453f18:	str	x0, [sp, #56]
  453f1c:	ldr	x0, [sp, #48]
  453f20:	lsl	x1, x0, #4
  453f24:	adrp	x0, 48e000 <_obstack_memory_used@@Base+0x1ea9c>
  453f28:	add	x0, x0, #0xfc8
  453f2c:	add	x0, x1, x0
  453f30:	ldr	x1, [sp, #56]
  453f34:	cmp	x1, x0
  453f38:	b.cs	454000 <ferror@plt+0x51690>  // b.hs, b.nlast
  453f3c:	ldr	x0, [sp, #56]
  453f40:	ldrh	w0, [x0, #10]
  453f44:	cmp	w0, #0xa
  453f48:	b.ne	453f6c <ferror@plt+0x515fc>  // b.any
  453f4c:	ldr	x0, [sp, #24]
  453f50:	ldr	w0, [x0, #1116]
  453f54:	cmp	w0, #0x15
  453f58:	b.eq	453fec <ferror@plt+0x5167c>  // b.none
  453f5c:	ldr	x0, [sp, #24]
  453f60:	ldr	x0, [x0, #1040]
  453f64:	cmp	x0, #0x0
  453f68:	b.eq	453fec <ferror@plt+0x5167c>  // b.none
  453f6c:	ldr	x0, [sp, #56]
  453f70:	ldr	x1, [x0]
  453f74:	ldr	x0, [sp, #56]
  453f78:	ldrh	w0, [x0, #8]
  453f7c:	mov	w2, w0
  453f80:	ldr	x0, [sp, #24]
  453f84:	bl	43aa00 <ferror@plt+0x38090>
  453f88:	str	x0, [sp, #40]
  453f8c:	ldr	x0, [sp, #40]
  453f90:	ldrb	w1, [x0, #18]
  453f94:	orr	w1, w1, #0x3
  453f98:	strb	w1, [x0, #18]
  453f9c:	ldr	x0, [sp, #56]
  453fa0:	ldrb	w0, [x0, #12]
  453fa4:	cmp	w0, #0x0
  453fa8:	b.eq	453fd4 <ferror@plt+0x51664>  // b.none
  453fac:	ldr	x0, [sp, #40]
  453fb0:	ldrh	w0, [x0, #18]
  453fb4:	ubfx	x0, x0, #2, #8
  453fb8:	and	w0, w0, #0xff
  453fbc:	orr	w0, w0, #0x8
  453fc0:	and	w2, w0, #0xff
  453fc4:	ldr	x1, [sp, #40]
  453fc8:	ldrh	w0, [x1, #18]
  453fcc:	bfi	w0, w2, #2, #8
  453fd0:	strh	w0, [x1, #18]
  453fd4:	ldr	x0, [sp, #56]
  453fd8:	ldrh	w0, [x0, #10]
  453fdc:	mov	w1, w0
  453fe0:	ldr	x0, [sp, #40]
  453fe4:	str	w1, [x0, #24]
  453fe8:	b	453ff0 <ferror@plt+0x51680>
  453fec:	nop
  453ff0:	ldr	x0, [sp, #56]
  453ff4:	add	x0, x0, #0x10
  453ff8:	str	x0, [sp, #56]
  453ffc:	b	453f1c <ferror@plt+0x515ac>
  454000:	nop
  454004:	ldp	x29, x30, [sp], #64
  454008:	ret
  45400c:	stp	x29, x30, [sp, #-32]!
  454010:	mov	x29, sp
  454014:	str	x0, [sp, #24]
  454018:	str	w1, [sp, #20]
  45401c:	ldr	x0, [sp, #24]
  454020:	bl	453eb0 <ferror@plt+0x51540>
  454024:	ldr	x0, [sp, #24]
  454028:	ldrb	w0, [x0, #1160]
  45402c:	cmp	w0, #0x0
  454030:	b.ne	454064 <ferror@plt+0x516f4>  // b.any
  454034:	ldr	x0, [sp, #24]
  454038:	ldrb	w0, [x0, #1243]
  45403c:	cmp	w0, #0x0
  454040:	b.eq	454054 <ferror@plt+0x516e4>  // b.none
  454044:	ldr	x0, [sp, #24]
  454048:	ldrb	w0, [x0, #1153]
  45404c:	cmp	w0, #0x0
  454050:	b.eq	454064 <ferror@plt+0x516f4>  // b.none
  454054:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454058:	add	x1, x0, #0x190
  45405c:	ldr	x0, [sp, #24]
  454060:	bl	42fc24 <ferror@plt+0x2d2b4>
  454064:	ldr	x0, [sp, #24]
  454068:	ldrb	w0, [x0, #1120]
  45406c:	cmp	w0, #0x0
  454070:	b.eq	454158 <ferror@plt+0x517e8>  // b.none
  454074:	ldr	x0, [sp, #24]
  454078:	ldr	w0, [x0, #1116]
  45407c:	cmp	w0, #0x14
  454080:	b.eq	454094 <ferror@plt+0x51724>  // b.none
  454084:	ldr	x0, [sp, #24]
  454088:	ldr	w0, [x0, #1116]
  45408c:	cmp	w0, #0x13
  454090:	b.ne	4540a8 <ferror@plt+0x51738>  // b.any
  454094:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454098:	add	x1, x0, #0x1a0
  45409c:	ldr	x0, [sp, #24]
  4540a0:	bl	42fc24 <ferror@plt+0x2d2b4>
  4540a4:	b	45425c <ferror@plt+0x518ec>
  4540a8:	ldr	x0, [sp, #24]
  4540ac:	ldr	w0, [x0, #1116]
  4540b0:	cmp	w0, #0x12
  4540b4:	b.eq	4540c8 <ferror@plt+0x51758>  // b.none
  4540b8:	ldr	x0, [sp, #24]
  4540bc:	ldr	w0, [x0, #1116]
  4540c0:	cmp	w0, #0x11
  4540c4:	b.ne	4540dc <ferror@plt+0x5176c>  // b.any
  4540c8:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4540cc:	add	x1, x0, #0x1b8
  4540d0:	ldr	x0, [sp, #24]
  4540d4:	bl	42fc24 <ferror@plt+0x2d2b4>
  4540d8:	b	45425c <ferror@plt+0x518ec>
  4540dc:	ldr	x0, [sp, #24]
  4540e0:	ldr	w0, [x0, #1116]
  4540e4:	cmp	w0, #0x10
  4540e8:	b.eq	4540fc <ferror@plt+0x5178c>  // b.none
  4540ec:	ldr	x0, [sp, #24]
  4540f0:	ldr	w0, [x0, #1116]
  4540f4:	cmp	w0, #0xf
  4540f8:	b.ne	454110 <ferror@plt+0x517a0>  // b.any
  4540fc:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454100:	add	x1, x0, #0x1d0
  454104:	ldr	x0, [sp, #24]
  454108:	bl	42fc24 <ferror@plt+0x2d2b4>
  45410c:	b	45425c <ferror@plt+0x518ec>
  454110:	ldr	x0, [sp, #24]
  454114:	ldr	w0, [x0, #1116]
  454118:	cmp	w0, #0xe
  45411c:	b.eq	454130 <ferror@plt+0x517c0>  // b.none
  454120:	ldr	x0, [sp, #24]
  454124:	ldr	w0, [x0, #1116]
  454128:	cmp	w0, #0xd
  45412c:	b.ne	454144 <ferror@plt+0x517d4>  // b.any
  454130:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454134:	add	x1, x0, #0x1e8
  454138:	ldr	x0, [sp, #24]
  45413c:	bl	42fc24 <ferror@plt+0x2d2b4>
  454140:	b	45425c <ferror@plt+0x518ec>
  454144:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454148:	add	x1, x0, #0x200
  45414c:	ldr	x0, [sp, #24]
  454150:	bl	42fc24 <ferror@plt+0x2d2b4>
  454154:	b	45425c <ferror@plt+0x518ec>
  454158:	ldr	x0, [sp, #24]
  45415c:	ldr	w0, [x0, #1116]
  454160:	cmp	w0, #0x15
  454164:	b.ne	45417c <ferror@plt+0x5180c>  // b.any
  454168:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45416c:	add	x1, x0, #0x218
  454170:	ldr	x0, [sp, #24]
  454174:	bl	42fc24 <ferror@plt+0x2d2b4>
  454178:	b	45425c <ferror@plt+0x518ec>
  45417c:	ldr	x0, [sp, #24]
  454180:	ldr	w0, [x0, #1116]
  454184:	cmp	w0, #0x6
  454188:	b.ne	4541a0 <ferror@plt+0x51830>  // b.any
  45418c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454190:	add	x1, x0, #0x228
  454194:	ldr	x0, [sp, #24]
  454198:	bl	42fc24 <ferror@plt+0x2d2b4>
  45419c:	b	45425c <ferror@plt+0x518ec>
  4541a0:	ldr	x0, [sp, #24]
  4541a4:	ldr	w0, [x0, #1116]
  4541a8:	cmp	w0, #0xa
  4541ac:	b.eq	4541c0 <ferror@plt+0x51850>  // b.none
  4541b0:	ldr	x0, [sp, #24]
  4541b4:	ldr	w0, [x0, #1116]
  4541b8:	cmp	w0, #0x4
  4541bc:	b.ne	4541d4 <ferror@plt+0x51864>  // b.any
  4541c0:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4541c4:	add	x1, x0, #0x248
  4541c8:	ldr	x0, [sp, #24]
  4541cc:	bl	42fc24 <ferror@plt+0x2d2b4>
  4541d0:	b	45425c <ferror@plt+0x518ec>
  4541d4:	ldr	x0, [sp, #24]
  4541d8:	ldr	w0, [x0, #1116]
  4541dc:	cmp	w0, #0x9
  4541e0:	b.eq	4541f4 <ferror@plt+0x51884>  // b.none
  4541e4:	ldr	x0, [sp, #24]
  4541e8:	ldr	w0, [x0, #1116]
  4541ec:	cmp	w0, #0x3
  4541f0:	b.ne	454208 <ferror@plt+0x51898>  // b.any
  4541f4:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4541f8:	add	x1, x0, #0x268
  4541fc:	ldr	x0, [sp, #24]
  454200:	bl	42fc24 <ferror@plt+0x2d2b4>
  454204:	b	45425c <ferror@plt+0x518ec>
  454208:	ldr	x0, [sp, #24]
  45420c:	ldr	w0, [x0, #1116]
  454210:	cmp	w0, #0x8
  454214:	b.eq	454228 <ferror@plt+0x518b8>  // b.none
  454218:	ldr	x0, [sp, #24]
  45421c:	ldr	w0, [x0, #1116]
  454220:	cmp	w0, #0x2
  454224:	b.ne	45423c <ferror@plt+0x518cc>  // b.any
  454228:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45422c:	add	x1, x0, #0x288
  454230:	ldr	x0, [sp, #24]
  454234:	bl	42fc24 <ferror@plt+0x2d2b4>
  454238:	b	45425c <ferror@plt+0x518ec>
  45423c:	ldr	x0, [sp, #24]
  454240:	ldrb	w0, [x0, #1152]
  454244:	cmp	w0, #0x0
  454248:	b.eq	45425c <ferror@plt+0x518ec>  // b.none
  45424c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454250:	add	x1, x0, #0x2a8
  454254:	ldr	x0, [sp, #24]
  454258:	bl	42fc24 <ferror@plt+0x2d2b4>
  45425c:	ldr	x0, [sp, #24]
  454260:	ldrb	w0, [x0, #1128]
  454264:	cmp	w0, #0x0
  454268:	b.eq	4542bc <ferror@plt+0x5194c>  // b.none
  45426c:	ldr	x0, [sp, #24]
  454270:	ldrb	w0, [x0, #1120]
  454274:	cmp	w0, #0x0
  454278:	b.eq	45429c <ferror@plt+0x5192c>  // b.none
  45427c:	ldr	x0, [sp, #24]
  454280:	ldr	w0, [x0, #1116]
  454284:	cmp	w0, #0xb
  454288:	b.eq	4542bc <ferror@plt+0x5194c>  // b.none
  45428c:	ldr	x0, [sp, #24]
  454290:	ldr	w0, [x0, #1116]
  454294:	cmp	w0, #0xc
  454298:	b.eq	4542bc <ferror@plt+0x5194c>  // b.none
  45429c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4542a0:	add	x1, x0, #0x2c8
  4542a4:	ldr	x0, [sp, #24]
  4542a8:	bl	42fc24 <ferror@plt+0x2d2b4>
  4542ac:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4542b0:	add	x1, x0, #0x2e0
  4542b4:	ldr	x0, [sp, #24]
  4542b8:	bl	42fc24 <ferror@plt+0x2d2b4>
  4542bc:	ldr	w0, [sp, #20]
  4542c0:	cmp	w0, #0x0
  4542c4:	b.eq	4542dc <ferror@plt+0x5196c>  // b.none
  4542c8:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4542cc:	add	x1, x0, #0x2f8
  4542d0:	ldr	x0, [sp, #24]
  4542d4:	bl	42fc24 <ferror@plt+0x2d2b4>
  4542d8:	b	4542ec <ferror@plt+0x5197c>
  4542dc:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4542e0:	add	x1, x0, #0x310
  4542e4:	ldr	x0, [sp, #24]
  4542e8:	bl	42fc24 <ferror@plt+0x2d2b4>
  4542ec:	ldr	x0, [sp, #24]
  4542f0:	ldrb	w0, [x0, #1122]
  4542f4:	cmp	w0, #0x0
  4542f8:	b.eq	45430c <ferror@plt+0x5199c>  // b.none
  4542fc:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454300:	add	x1, x0, #0x328
  454304:	ldr	x0, [sp, #24]
  454308:	bl	42fc24 <ferror@plt+0x2d2b4>
  45430c:	nop
  454310:	ldp	x29, x30, [sp], #32
  454314:	ret
  454318:	stp	x29, x30, [sp, #-48]!
  45431c:	mov	x29, sp
  454320:	str	x0, [sp, #24]
  454324:	ldr	x0, [sp, #24]
  454328:	bl	4547b0 <ferror@plt+0x51e40>
  45432c:	str	wzr, [sp, #44]
  454330:	ldr	x0, [sp, #24]
  454334:	ldrb	w0, [x0, #1120]
  454338:	cmp	w0, #0x0
  45433c:	b.eq	45435c <ferror@plt+0x519ec>  // b.none
  454340:	ldr	x0, [sp, #24]
  454344:	ldrb	w0, [x0, #1158]
  454348:	cmp	w0, #0x0
  45434c:	b.eq	45435c <ferror@plt+0x519ec>  // b.none
  454350:	ldr	w0, [sp, #44]
  454354:	orr	w0, w0, #0x1
  454358:	str	w0, [sp, #44]
  45435c:	ldr	x0, [sp, #24]
  454360:	ldrb	w0, [x0, #1159]
  454364:	cmp	w0, #0x0
  454368:	b.eq	45437c <ferror@plt+0x51a0c>  // b.none
  45436c:	ldr	w1, [sp, #44]
  454370:	mov	w0, #0x84                  	// #132
  454374:	orr	w0, w1, w0
  454378:	str	w0, [sp, #44]
  45437c:	ldr	w0, [sp, #44]
  454380:	cmp	w0, #0x0
  454384:	b.eq	454394 <ferror@plt+0x51a24>  // b.none
  454388:	ldr	w1, [sp, #44]
  45438c:	ldr	x0, [sp, #24]
  454390:	bl	453d74 <ferror@plt+0x51404>
  454394:	nop
  454398:	ldp	x29, x30, [sp], #48
  45439c:	ret
  4543a0:	stp	x29, x30, [sp, #-48]!
  4543a4:	mov	x29, sp
  4543a8:	str	x0, [sp, #24]
  4543ac:	str	x1, [sp, #16]
  4543b0:	str	wzr, [sp, #44]
  4543b4:	ldr	x0, [sp, #24]
  4543b8:	ldr	w0, [x0, #1200]
  4543bc:	cmp	w0, #0x0
  4543c0:	b.eq	4543f4 <ferror@plt+0x51a84>  // b.none
  4543c4:	ldr	x0, [sp, #24]
  4543c8:	ldr	x0, [x0, #712]
  4543cc:	cmp	x0, #0x0
  4543d0:	b.ne	4543e4 <ferror@plt+0x51a74>  // b.any
  4543d4:	bl	44ef64 <ferror@plt+0x4c5f4>
  4543d8:	mov	x1, x0
  4543dc:	ldr	x0, [sp, #24]
  4543e0:	str	x1, [x0, #712]
  4543e4:	ldr	x0, [sp, #24]
  4543e8:	ldr	x0, [x0, #712]
  4543ec:	ldr	x1, [sp, #16]
  4543f0:	bl	44f1b4 <ferror@plt+0x4c844>
  4543f4:	ldr	x0, [sp, #24]
  4543f8:	add	x0, x0, #0xd8
  4543fc:	mov	w6, #0x0                   	// #0
  454400:	mov	w5, #0x0                   	// #0
  454404:	mov	w4, #0x0                   	// #0
  454408:	mov	w3, #0x0                   	// #0
  45440c:	mov	x2, x0
  454410:	ldr	x1, [sp, #16]
  454414:	ldr	x0, [sp, #24]
  454418:	bl	437530 <ferror@plt+0x34bc0>
  45441c:	mov	x1, x0
  454420:	ldr	x0, [sp, #24]
  454424:	str	x1, [x0, #288]
  454428:	ldr	x0, [sp, #24]
  45442c:	ldr	x0, [x0, #288]
  454430:	bl	43750c <ferror@plt+0x34b9c>
  454434:	and	w0, w0, #0xff
  454438:	cmp	w0, #0x0
  45443c:	b.eq	454448 <ferror@plt+0x51ad8>  // b.none
  454440:	mov	x0, #0x0                   	// #0
  454444:	b	454494 <ferror@plt+0x51b24>
  454448:	ldr	x0, [sp, #24]
  45444c:	ldr	x0, [x0, #288]
  454450:	mov	w3, #0x0                   	// #0
  454454:	mov	w2, #0x0                   	// #0
  454458:	mov	x1, x0
  45445c:	ldr	x0, [sp, #24]
  454460:	bl	4380b0 <ferror@plt+0x35740>
  454464:	ldr	x0, [sp, #24]
  454468:	ldrb	w0, [x0, #1155]
  45446c:	cmp	w0, #0x0
  454470:	b.eq	454490 <ferror@plt+0x51b20>  // b.none
  454474:	ldr	x0, [sp, #24]
  454478:	bl	45449c <ferror@plt+0x51b2c>
  45447c:	ldr	x0, [sp, #24]
  454480:	ldr	x0, [x0, #40]
  454484:	bl	4305f8 <ferror@plt+0x2dc88>
  454488:	bl	420780 <ferror@plt+0x1de10>
  45448c:	str	x0, [sp, #16]
  454490:	ldr	x0, [sp, #16]
  454494:	ldp	x29, x30, [sp], #48
  454498:	ret
  45449c:	stp	x29, x30, [sp, #-48]!
  4544a0:	mov	x29, sp
  4544a4:	str	x0, [sp, #24]
  4544a8:	ldr	x0, [sp, #24]
  4544ac:	bl	44030c <ferror@plt+0x3d99c>
  4544b0:	str	x0, [sp, #40]
  4544b4:	ldr	x0, [sp, #40]
  4544b8:	ldrb	w0, [x0, #4]
  4544bc:	cmp	w0, #0x25
  4544c0:	b.ne	454540 <ferror@plt+0x51bd0>  // b.any
  4544c4:	ldr	x0, [sp, #24]
  4544c8:	mov	w1, #0x1                   	// #1
  4544cc:	strb	w1, [x0, #16]
  4544d0:	ldr	x0, [sp, #24]
  4544d4:	bl	44030c <ferror@plt+0x3d99c>
  4544d8:	str	x0, [sp, #32]
  4544dc:	mov	w1, #0x1                   	// #1
  4544e0:	ldr	x0, [sp, #24]
  4544e4:	bl	44c6d8 <ferror@plt+0x49d68>
  4544e8:	ldr	x0, [sp, #24]
  4544ec:	strb	wzr, [x0, #16]
  4544f0:	ldr	x0, [sp, #32]
  4544f4:	ldrb	w0, [x0, #4]
  4544f8:	cmp	w0, #0x37
  4544fc:	b.ne	454528 <ferror@plt+0x51bb8>  // b.any
  454500:	ldr	x0, [sp, #40]
  454504:	ldrh	w0, [x0, #6]
  454508:	and	w0, w0, #0x1
  45450c:	mov	w1, w0
  454510:	ldr	x0, [sp, #24]
  454514:	bl	42b7b8 <ferror@plt+0x28e48>
  454518:	cmp	w0, #0x0
  45451c:	b.eq	454528 <ferror@plt+0x51bb8>  // b.none
  454520:	mov	w0, #0x1                   	// #1
  454524:	b	45452c <ferror@plt+0x51bbc>
  454528:	mov	w0, #0x0                   	// #0
  45452c:	cmp	w0, #0x0
  454530:	b.eq	454540 <ferror@plt+0x51bd0>  // b.none
  454534:	ldr	x0, [sp, #24]
  454538:	bl	454554 <ferror@plt+0x51be4>
  45453c:	b	45454c <ferror@plt+0x51bdc>
  454540:	mov	w1, #0x1                   	// #1
  454544:	ldr	x0, [sp, #24]
  454548:	bl	44c6d8 <ferror@plt+0x49d68>
  45454c:	ldp	x29, x30, [sp], #48
  454550:	ret
  454554:	stp	x29, x30, [sp, #-64]!
  454558:	mov	x29, sp
  45455c:	str	x0, [x29, #24]
  454560:	ldr	x0, [x29, #24]
  454564:	bl	44030c <ferror@plt+0x3d99c>
  454568:	str	x0, [x29, #56]
  45456c:	ldr	x0, [x29, #56]
  454570:	ldrb	w0, [x0, #4]
  454574:	cmp	w0, #0x25
  454578:	b.eq	45458c <ferror@plt+0x51c1c>  // b.none
  45457c:	mov	w1, #0x1                   	// #1
  454580:	ldr	x0, [x29, #24]
  454584:	bl	44c6d8 <ferror@plt+0x49d68>
  454588:	b	4546e0 <ferror@plt+0x51d70>
  45458c:	ldr	x0, [x29, #24]
  454590:	bl	44030c <ferror@plt+0x3d99c>
  454594:	str	x0, [x29, #48]
  454598:	ldr	x0, [x29, #48]
  45459c:	ldrb	w0, [x0, #4]
  4545a0:	cmp	w0, #0x37
  4545a4:	b.eq	4545b8 <ferror@plt+0x51c48>  // b.none
  4545a8:	mov	w1, #0x2                   	// #2
  4545ac:	ldr	x0, [x29, #24]
  4545b0:	bl	44c6d8 <ferror@plt+0x49d68>
  4545b4:	b	4546e0 <ferror@plt+0x51d70>
  4545b8:	ldr	x0, [x29, #24]
  4545bc:	bl	44030c <ferror@plt+0x3d99c>
  4545c0:	str	x0, [x29, #48]
  4545c4:	ldr	x0, [x29, #48]
  4545c8:	ldrb	w0, [x0, #4]
  4545cc:	cmp	w0, #0x3e
  4545d0:	b.ne	454634 <ferror@plt+0x51cc4>  // b.any
  4545d4:	ldr	x0, [x29, #48]
  4545d8:	ldr	w0, [x0, #8]
  4545dc:	cmp	w0, #0x4
  4545e0:	b.ls	454634 <ferror@plt+0x51cc4>  // b.plast
  4545e4:	ldr	x0, [x29, #48]
  4545e8:	ldr	x1, [x0, #16]
  4545ec:	ldr	x0, [x29, #48]
  4545f0:	ldr	w0, [x0, #8]
  4545f4:	sub	w0, w0, #0x2
  4545f8:	mov	w0, w0
  4545fc:	add	x0, x1, x0
  454600:	ldrb	w0, [x0]
  454604:	cmp	w0, #0x2f
  454608:	b.ne	454634 <ferror@plt+0x51cc4>  // b.any
  45460c:	ldr	x0, [x29, #48]
  454610:	ldr	x1, [x0, #16]
  454614:	ldr	x0, [x29, #48]
  454618:	ldr	w0, [x0, #8]
  45461c:	sub	w0, w0, #0x3
  454620:	mov	w0, w0
  454624:	add	x0, x1, x0
  454628:	ldrb	w0, [x0]
  45462c:	cmp	w0, #0x2f
  454630:	b.eq	454644 <ferror@plt+0x51cd4>  // b.none
  454634:	mov	w1, #0x3                   	// #3
  454638:	ldr	x0, [x29, #24]
  45463c:	bl	44c6d8 <ferror@plt+0x49d68>
  454640:	b	4546e0 <ferror@plt+0x51d70>
  454644:	ldr	x0, [x29, #24]
  454648:	ldr	x0, [x0, #920]
  45464c:	cmp	x0, #0x0
  454650:	b.eq	4546e0 <ferror@plt+0x51d70>  // b.none
  454654:	ldr	x0, [x29, #48]
  454658:	ldr	w0, [x0, #8]
  45465c:	sub	w0, w0, #0x3
  454660:	mov	w0, w0
  454664:	add	x0, x0, #0xf
  454668:	lsr	x0, x0, #4
  45466c:	lsl	x0, x0, #4
  454670:	sub	sp, sp, x0
  454674:	mov	x0, sp
  454678:	add	x0, x0, #0xf
  45467c:	lsr	x0, x0, #4
  454680:	lsl	x0, x0, #4
  454684:	str	x0, [x29, #40]
  454688:	ldr	x0, [x29, #48]
  45468c:	ldr	x0, [x0, #16]
  454690:	add	x1, x0, #0x1
  454694:	ldr	x0, [x29, #48]
  454698:	ldr	w0, [x0, #8]
  45469c:	sub	w0, w0, #0x4
  4546a0:	mov	w0, w0
  4546a4:	mov	x2, x0
  4546a8:	ldr	x0, [x29, #40]
  4546ac:	bl	4022e0 <memcpy@plt>
  4546b0:	ldr	x0, [x29, #48]
  4546b4:	ldr	w0, [x0, #8]
  4546b8:	sub	w0, w0, #0x4
  4546bc:	mov	w0, w0
  4546c0:	ldr	x1, [x29, #40]
  4546c4:	add	x0, x1, x0
  4546c8:	strb	wzr, [x0]
  4546cc:	ldr	x0, [x29, #24]
  4546d0:	ldr	x2, [x0, #920]
  4546d4:	ldr	x1, [x29, #40]
  4546d8:	ldr	x0, [x29, #24]
  4546dc:	blr	x2
  4546e0:	mov	sp, x29
  4546e4:	ldp	x29, x30, [sp], #64
  4546e8:	ret
  4546ec:	stp	x29, x30, [sp, #-32]!
  4546f0:	mov	x29, sp
  4546f4:	str	x0, [sp, #24]
  4546f8:	str	x1, [sp, #16]
  4546fc:	ldr	x0, [sp, #24]
  454700:	ldrb	w0, [x0, #1151]
  454704:	cmp	w0, #0x0
  454708:	b.eq	454720 <ferror@plt+0x51db0>  // b.none
  45470c:	mov	x2, #0x0                   	// #0
  454710:	adrp	x0, 447000 <ferror@plt+0x44690>
  454714:	add	x1, x0, #0xc74
  454718:	ldr	x0, [sp, #24]
  45471c:	bl	43aaa0 <ferror@plt+0x38130>
  454720:	ldr	x0, [sp, #24]
  454724:	ldr	x0, [x0]
  454728:	cmp	x0, #0x0
  45472c:	b.eq	45473c <ferror@plt+0x51dcc>  // b.none
  454730:	ldr	x0, [sp, #24]
  454734:	bl	430374 <ferror@plt+0x2da04>
  454738:	b	454720 <ferror@plt+0x51db0>
  45473c:	ldr	x0, [sp, #24]
  454740:	ldr	w0, [x0, #1200]
  454744:	cmp	w0, #0x0
  454748:	b.eq	45478c <ferror@plt+0x51e1c>  // b.none
  45474c:	ldr	x0, [sp, #16]
  454750:	cmp	x0, #0x0
  454754:	b.eq	45478c <ferror@plt+0x51e1c>  // b.none
  454758:	ldr	x0, [sp, #24]
  45475c:	ldr	x0, [x0, #712]
  454760:	mov	w2, #0x48                  	// #72
  454764:	ldr	x1, [sp, #16]
  454768:	bl	44f53c <ferror@plt+0x4cbcc>
  45476c:	ldr	x0, [sp, #24]
  454770:	ldrb	w0, [x0, #1205]
  454774:	cmp	w0, #0x0
  454778:	b.eq	45478c <ferror@plt+0x51e1c>  // b.none
  45477c:	ldr	x0, [sp, #24]
  454780:	ldr	x0, [x0, #712]
  454784:	ldr	x1, [sp, #16]
  454788:	bl	44f758 <ferror@plt+0x4cde8>
  45478c:	ldr	x0, [sp, #24]
  454790:	ldrb	w0, [x0, #1131]
  454794:	cmp	w0, #0x0
  454798:	b.eq	4547a4 <ferror@plt+0x51e34>  // b.none
  45479c:	ldr	x0, [sp, #24]
  4547a0:	bl	439304 <ferror@plt+0x36994>
  4547a4:	nop
  4547a8:	ldp	x29, x30, [sp], #32
  4547ac:	ret
  4547b0:	sub	sp, sp, #0x10
  4547b4:	str	x0, [sp, #8]
  4547b8:	ldr	x0, [sp, #8]
  4547bc:	ldrb	w0, [x0, #1120]
  4547c0:	cmp	w0, #0x0
  4547c4:	b.eq	4547d0 <ferror@plt+0x51e60>  // b.none
  4547c8:	ldr	x0, [sp, #8]
  4547cc:	strb	wzr, [x0, #1138]
  4547d0:	ldr	x0, [sp, #8]
  4547d4:	ldrb	w0, [x0, #1155]
  4547d8:	cmp	w0, #0x0
  4547dc:	b.eq	45480c <ferror@plt+0x51e9c>  // b.none
  4547e0:	ldr	x0, [sp, #8]
  4547e4:	ldrb	w0, [x0, #1244]
  4547e8:	eor	w0, w0, #0x1
  4547ec:	and	w0, w0, #0xff
  4547f0:	cmp	w0, #0x0
  4547f4:	b.eq	454804 <ferror@plt+0x51e94>  // b.none
  4547f8:	ldr	x0, [sp, #8]
  4547fc:	mov	w1, #0x1                   	// #1
  454800:	strb	w1, [x0, #24]
  454804:	ldr	x0, [sp, #8]
  454808:	strb	wzr, [x0, #1160]
  45480c:	ldr	x0, [sp, #8]
  454810:	ldrb	w0, [x0, #1136]
  454814:	cmp	w0, #0x2
  454818:	b.ne	45483c <ferror@plt+0x51ecc>  // b.any
  45481c:	ldr	x0, [sp, #8]
  454820:	ldrb	w0, [x0, #1125]
  454824:	cmp	w0, #0x0
  454828:	cset	w0, eq  // eq = none
  45482c:	and	w0, w0, #0xff
  454830:	mov	w1, w0
  454834:	ldr	x0, [sp, #8]
  454838:	strb	w1, [x0, #1136]
  45483c:	ldr	x0, [sp, #8]
  454840:	ldrb	w0, [x0, #1160]
  454844:	cmp	w0, #0x0
  454848:	b.eq	45485c <ferror@plt+0x51eec>  // b.none
  45484c:	ldr	x0, [sp, #8]
  454850:	strb	wzr, [x0, #1125]
  454854:	ldr	x0, [sp, #8]
  454858:	strb	wzr, [x0, #1136]
  45485c:	nop
  454860:	add	sp, sp, #0x10
  454864:	ret
  454868:	stp	x29, x30, [sp, #-128]!
  45486c:	mov	x29, sp
  454870:	str	x0, [sp, #40]
  454874:	str	w1, [sp, #36]
  454878:	str	x2, [sp, #24]
  45487c:	str	x3, [sp, #16]
  454880:	add	x0, sp, #0x30
  454884:	mov	x2, #0x48                  	// #72
  454888:	mov	w1, #0x0                   	// #0
  45488c:	bl	402530 <memset@plt>
  454890:	ldr	x0, [sp, #40]
  454894:	str	x0, [sp, #48]
  454898:	ldr	w0, [sp, #36]
  45489c:	str	w0, [sp, #56]
  4548a0:	add	x0, sp, #0x30
  4548a4:	ldr	x3, [sp, #16]
  4548a8:	ldr	x2, [sp, #24]
  4548ac:	mov	x1, #0x48                  	// #72
  4548b0:	bl	454bec <ferror@plt+0x5227c>
  4548b4:	str	x0, [sp, #120]
  4548b8:	ldr	x0, [sp, #120]
  4548bc:	cmp	x0, #0x0
  4548c0:	b.ne	4548cc <ferror@plt+0x51f5c>  // b.any
  4548c4:	mov	x0, #0x0                   	// #0
  4548c8:	b	454904 <ferror@plt+0x51f94>
  4548cc:	ldr	x0, [sp, #120]
  4548d0:	mov	x1, x0
  4548d4:	add	x0, sp, #0x30
  4548d8:	ldp	x2, x3, [x0]
  4548dc:	stp	x2, x3, [x1]
  4548e0:	ldp	x2, x3, [x0, #16]
  4548e4:	stp	x2, x3, [x1, #16]
  4548e8:	ldp	x2, x3, [x0, #32]
  4548ec:	stp	x2, x3, [x1, #32]
  4548f0:	ldp	x2, x3, [x0, #48]
  4548f4:	stp	x2, x3, [x1, #48]
  4548f8:	ldr	x0, [x0, #64]
  4548fc:	str	x0, [x1, #64]
  454900:	ldr	x0, [sp, #120]
  454904:	ldp	x29, x30, [sp], #128
  454908:	ret
  45490c:	stp	x29, x30, [sp, #-64]!
  454910:	mov	x29, sp
  454914:	str	x0, [sp, #24]
  454918:	str	x1, [sp, #16]
  45491c:	ldr	x0, [sp, #16]
  454920:	str	x0, [sp, #48]
  454924:	str	wzr, [sp, #44]
  454928:	add	x0, sp, #0x2c
  45492c:	mov	x1, x0
  454930:	ldr	x0, [sp, #24]
  454934:	bl	47e050 <_obstack_memory_used@@Base+0xeaec>
  454938:	str	x0, [sp, #56]
  45493c:	ldr	x0, [sp, #48]
  454940:	ldr	w0, [x0]
  454944:	cmp	w0, #0x0
  454948:	b.le	454968 <ferror@plt+0x51ff8>
  45494c:	ldr	x0, [sp, #48]
  454950:	ldr	w0, [x0]
  454954:	sub	w1, w0, #0x1
  454958:	ldr	x0, [sp, #48]
  45495c:	str	w1, [x0]
  454960:	mov	w0, #0x0                   	// #0
  454964:	b	454a24 <ferror@plt+0x520b4>
  454968:	ldr	w0, [sp, #44]
  45496c:	cmp	w0, #0x0
  454970:	b.ne	454980 <ferror@plt+0x52010>  // b.any
  454974:	ldr	x0, [sp, #56]
  454978:	sub	x0, x0, #0x1
  45497c:	str	x0, [sp, #56]
  454980:	ldr	x0, [sp, #48]
  454984:	ldr	w0, [x0, #44]
  454988:	cmp	w0, #0x0
  45498c:	b.ne	4549c4 <ferror@plt+0x52054>  // b.any
  454990:	ldr	x0, [sp, #48]
  454994:	ldr	x5, [x0, #16]
  454998:	ldr	x0, [sp, #48]
  45499c:	ldr	x0, [x0, #32]
  4549a0:	mov	x4, #0x0                   	// #0
  4549a4:	mov	w3, #0x0                   	// #0
  4549a8:	mov	x2, #0x0                   	// #0
  4549ac:	ldr	x1, [sp, #56]
  4549b0:	blr	x5
  4549b4:	mov	w1, w0
  4549b8:	ldr	x0, [sp, #48]
  4549bc:	str	w1, [x0, #40]
  4549c0:	b	454a08 <ferror@plt+0x52098>
  4549c4:	ldr	x0, [sp, #48]
  4549c8:	ldr	x5, [x0, #8]
  4549cc:	ldr	x0, [sp, #48]
  4549d0:	ldr	x1, [x0, #16]
  4549d4:	ldr	x0, [sp, #48]
  4549d8:	ldr	x2, [x0, #24]
  4549dc:	ldr	x0, [sp, #48]
  4549e0:	ldr	x0, [x0, #32]
  4549e4:	mov	x4, x0
  4549e8:	mov	x3, x2
  4549ec:	mov	x2, x1
  4549f0:	ldr	x1, [sp, #56]
  4549f4:	mov	x0, x5
  4549f8:	bl	455548 <ferror@plt+0x52bd8>
  4549fc:	mov	w1, w0
  454a00:	ldr	x0, [sp, #48]
  454a04:	str	w1, [x0, #40]
  454a08:	ldr	x0, [sp, #48]
  454a0c:	ldr	w0, [x0, #40]
  454a10:	cmp	w0, #0x0
  454a14:	b.eq	454a20 <ferror@plt+0x520b0>  // b.none
  454a18:	mov	w0, #0x5                   	// #5
  454a1c:	b	454a24 <ferror@plt+0x520b4>
  454a20:	mov	w0, #0x0                   	// #0
  454a24:	ldp	x29, x30, [sp], #64
  454a28:	ret
  454a2c:	stp	x29, x30, [sp, #-128]!
  454a30:	mov	x29, sp
  454a34:	str	x0, [sp, #56]
  454a38:	str	w1, [sp, #52]
  454a3c:	str	x2, [sp, #40]
  454a40:	str	x3, [sp, #32]
  454a44:	str	x4, [sp, #24]
  454a48:	ldr	w0, [sp, #52]
  454a4c:	add	w0, w0, #0x1
  454a50:	str	w0, [sp, #72]
  454a54:	ldr	x0, [sp, #56]
  454a58:	str	x0, [sp, #80]
  454a5c:	ldr	x0, [sp, #40]
  454a60:	str	x0, [sp, #88]
  454a64:	ldr	x0, [sp, #32]
  454a68:	str	x0, [sp, #96]
  454a6c:	ldr	x0, [sp, #24]
  454a70:	str	x0, [sp, #104]
  454a74:	str	wzr, [sp, #112]
  454a78:	mov	x3, #0x0                   	// #0
  454a7c:	mov	x2, #0x0                   	// #0
  454a80:	mov	x1, #0x1000                	// #4096
  454a84:	ldr	x0, [sp, #56]
  454a88:	bl	454bec <ferror@plt+0x5227c>
  454a8c:	str	x0, [sp, #120]
  454a90:	ldr	x0, [sp, #120]
  454a94:	cmp	x0, #0x0
  454a98:	b.ne	454aa4 <ferror@plt+0x52134>  // b.any
  454a9c:	str	wzr, [sp, #116]
  454aa0:	b	454ac4 <ferror@plt+0x52154>
  454aa4:	mov	x4, #0x0                   	// #0
  454aa8:	mov	x3, #0x0                   	// #0
  454aac:	mov	x2, #0x1000                	// #4096
  454ab0:	ldr	x1, [sp, #120]
  454ab4:	ldr	x0, [sp, #56]
  454ab8:	bl	454e2c <ferror@plt+0x524bc>
  454abc:	mov	w0, #0x1                   	// #1
  454ac0:	str	w0, [sp, #116]
  454ac4:	add	x0, sp, #0x48
  454ac8:	mov	x1, x0
  454acc:	adrp	x0, 454000 <ferror@plt+0x51690>
  454ad0:	add	x0, x0, #0x90c
  454ad4:	bl	47e698 <_obstack_memory_used@@Base+0xf134>
  454ad8:	ldr	w0, [sp, #112]
  454adc:	ldp	x29, x30, [sp], #128
  454ae0:	ret
  454ae4:	sub	sp, sp, #0x40
  454ae8:	str	x0, [sp, #24]
  454aec:	str	x1, [sp, #16]
  454af0:	str	x2, [sp, #8]
  454af4:	ldr	x0, [sp, #8]
  454af8:	cmp	x0, #0xf
  454afc:	b.ls	454be4 <ferror@plt+0x52274>  // b.plast
  454b00:	str	xzr, [sp, #56]
  454b04:	str	xzr, [sp, #48]
  454b08:	ldr	x0, [sp, #24]
  454b0c:	add	x0, x0, #0x40
  454b10:	str	x0, [sp, #40]
  454b14:	b	454b64 <ferror@plt+0x521f4>
  454b18:	ldr	x0, [sp, #48]
  454b1c:	cmp	x0, #0x0
  454b20:	b.eq	454b44 <ferror@plt+0x521d4>  // b.none
  454b24:	ldr	x0, [sp, #40]
  454b28:	ldr	x0, [x0]
  454b2c:	ldr	x1, [x0, #8]
  454b30:	ldr	x0, [sp, #48]
  454b34:	ldr	x0, [x0]
  454b38:	ldr	x0, [x0, #8]
  454b3c:	cmp	x1, x0
  454b40:	b.cs	454b4c <ferror@plt+0x521dc>  // b.hs, b.nlast
  454b44:	ldr	x0, [sp, #40]
  454b48:	str	x0, [sp, #48]
  454b4c:	ldr	x0, [sp, #56]
  454b50:	add	x0, x0, #0x1
  454b54:	str	x0, [sp, #56]
  454b58:	ldr	x0, [sp, #40]
  454b5c:	ldr	x0, [x0]
  454b60:	str	x0, [sp, #40]
  454b64:	ldr	x0, [sp, #40]
  454b68:	ldr	x0, [x0]
  454b6c:	cmp	x0, #0x0
  454b70:	b.ne	454b18 <ferror@plt+0x521a8>  // b.any
  454b74:	ldr	x0, [sp, #56]
  454b78:	cmp	x0, #0xf
  454b7c:	b.ls	454bac <ferror@plt+0x5223c>  // b.plast
  454b80:	ldr	x0, [sp, #48]
  454b84:	ldr	x0, [x0]
  454b88:	ldr	x0, [x0, #8]
  454b8c:	ldr	x1, [sp, #8]
  454b90:	cmp	x1, x0
  454b94:	b.ls	454be0 <ferror@plt+0x52270>  // b.plast
  454b98:	ldr	x0, [sp, #48]
  454b9c:	ldr	x0, [x0]
  454ba0:	ldr	x1, [x0]
  454ba4:	ldr	x0, [sp, #48]
  454ba8:	str	x1, [x0]
  454bac:	ldr	x0, [sp, #16]
  454bb0:	str	x0, [sp, #32]
  454bb4:	ldr	x0, [sp, #24]
  454bb8:	ldr	x1, [x0, #64]
  454bbc:	ldr	x0, [sp, #32]
  454bc0:	str	x1, [x0]
  454bc4:	ldr	x0, [sp, #32]
  454bc8:	ldr	x1, [sp, #8]
  454bcc:	str	x1, [x0, #8]
  454bd0:	ldr	x0, [sp, #24]
  454bd4:	ldr	x1, [sp, #32]
  454bd8:	str	x1, [x0, #64]
  454bdc:	b	454be4 <ferror@plt+0x52274>
  454be0:	nop
  454be4:	add	sp, sp, #0x40
  454be8:	ret
  454bec:	stp	x29, x30, [sp, #-112]!
  454bf0:	mov	x29, sp
  454bf4:	str	x0, [sp, #40]
  454bf8:	str	x1, [sp, #32]
  454bfc:	str	x2, [sp, #24]
  454c00:	str	x3, [sp, #16]
  454c04:	str	xzr, [sp, #104]
  454c08:	ldr	x0, [sp, #40]
  454c0c:	ldr	w0, [x0, #8]
  454c10:	cmp	w0, #0x0
  454c14:	b.ne	454c24 <ferror@plt+0x522b4>  // b.any
  454c18:	mov	w0, #0x1                   	// #1
  454c1c:	str	w0, [sp, #100]
  454c20:	b	454c50 <ferror@plt+0x522e0>
  454c24:	ldr	x0, [sp, #40]
  454c28:	add	x1, x0, #0x3c
  454c2c:	mov	w2, #0x1                   	// #1
  454c30:	ldxr	w0, [x1]
  454c34:	stxr	w3, w2, [x1]
  454c38:	cbnz	w3, 454c30 <ferror@plt+0x522c0>
  454c3c:	dmb	ish
  454c40:	cmp	w0, #0x0
  454c44:	cset	w0, eq  // eq = none
  454c48:	and	w0, w0, #0xff
  454c4c:	str	w0, [sp, #100]
  454c50:	ldr	w0, [sp, #100]
  454c54:	cmp	w0, #0x0
  454c58:	b.eq	454d34 <ferror@plt+0x523c4>  // b.none
  454c5c:	ldr	x0, [sp, #40]
  454c60:	add	x0, x0, #0x40
  454c64:	str	x0, [sp, #88]
  454c68:	b	454d08 <ferror@plt+0x52398>
  454c6c:	ldr	x0, [sp, #88]
  454c70:	ldr	x0, [x0]
  454c74:	ldr	x0, [x0, #8]
  454c78:	ldr	x1, [sp, #32]
  454c7c:	cmp	x1, x0
  454c80:	b.hi	454cfc <ferror@plt+0x5238c>  // b.pmore
  454c84:	ldr	x0, [sp, #88]
  454c88:	ldr	x0, [x0]
  454c8c:	str	x0, [sp, #80]
  454c90:	ldr	x0, [sp, #80]
  454c94:	ldr	x1, [x0]
  454c98:	ldr	x0, [sp, #88]
  454c9c:	str	x1, [x0]
  454ca0:	ldr	x0, [sp, #32]
  454ca4:	add	x0, x0, #0x7
  454ca8:	and	x0, x0, #0xfffffffffffffff8
  454cac:	str	x0, [sp, #32]
  454cb0:	ldr	x0, [sp, #80]
  454cb4:	ldr	x0, [x0, #8]
  454cb8:	ldr	x1, [sp, #32]
  454cbc:	cmp	x1, x0
  454cc0:	b.cs	454cf0 <ferror@plt+0x52380>  // b.hs, b.nlast
  454cc4:	ldr	x1, [sp, #80]
  454cc8:	ldr	x0, [sp, #32]
  454ccc:	add	x3, x1, x0
  454cd0:	ldr	x0, [sp, #80]
  454cd4:	ldr	x1, [x0, #8]
  454cd8:	ldr	x0, [sp, #32]
  454cdc:	sub	x0, x1, x0
  454ce0:	mov	x2, x0
  454ce4:	mov	x1, x3
  454ce8:	ldr	x0, [sp, #40]
  454cec:	bl	454ae4 <ferror@plt+0x52174>
  454cf0:	ldr	x0, [sp, #80]
  454cf4:	str	x0, [sp, #104]
  454cf8:	b	454d18 <ferror@plt+0x523a8>
  454cfc:	ldr	x0, [sp, #88]
  454d00:	ldr	x0, [x0]
  454d04:	str	x0, [sp, #88]
  454d08:	ldr	x0, [sp, #88]
  454d0c:	ldr	x0, [x0]
  454d10:	cmp	x0, #0x0
  454d14:	b.ne	454c6c <ferror@plt+0x522fc>  // b.any
  454d18:	ldr	x0, [sp, #40]
  454d1c:	ldr	w0, [x0, #8]
  454d20:	cmp	w0, #0x0
  454d24:	b.eq	454d34 <ferror@plt+0x523c4>  // b.none
  454d28:	ldr	x0, [sp, #40]
  454d2c:	add	x0, x0, #0x3c
  454d30:	stlr	wzr, [x0]
  454d34:	ldr	x0, [sp, #104]
  454d38:	cmp	x0, #0x0
  454d3c:	b.ne	454e20 <ferror@plt+0x524b0>  // b.any
  454d40:	bl	4025b0 <getpagesize@plt>
  454d44:	sxtw	x0, w0
  454d48:	str	x0, [sp, #72]
  454d4c:	ldr	x1, [sp, #32]
  454d50:	ldr	x0, [sp, #72]
  454d54:	add	x0, x1, x0
  454d58:	sub	x1, x0, #0x1
  454d5c:	ldr	x0, [sp, #72]
  454d60:	neg	x0, x0
  454d64:	and	x0, x1, x0
  454d68:	str	x0, [sp, #64]
  454d6c:	mov	x5, #0x0                   	// #0
  454d70:	mov	w4, #0xffffffff            	// #-1
  454d74:	mov	w3, #0x22                  	// #34
  454d78:	mov	w2, #0x3                   	// #3
  454d7c:	ldr	x1, [sp, #64]
  454d80:	mov	x0, #0x0                   	// #0
  454d84:	bl	4026f0 <mmap@plt>
  454d88:	str	x0, [sp, #56]
  454d8c:	ldr	x0, [sp, #56]
  454d90:	cmn	x0, #0x1
  454d94:	b.ne	454dc8 <ferror@plt+0x52458>  // b.any
  454d98:	ldr	x0, [sp, #24]
  454d9c:	cmp	x0, #0x0
  454da0:	b.eq	454e20 <ferror@plt+0x524b0>  // b.none
  454da4:	bl	4028c0 <__errno_location@plt>
  454da8:	ldr	w0, [x0]
  454dac:	ldr	x3, [sp, #24]
  454db0:	mov	w2, w0
  454db4:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  454db8:	add	x1, x0, #0x338
  454dbc:	ldr	x0, [sp, #16]
  454dc0:	blr	x3
  454dc4:	b	454e20 <ferror@plt+0x524b0>
  454dc8:	ldr	x0, [sp, #32]
  454dcc:	add	x0, x0, #0x7
  454dd0:	and	x0, x0, #0xfffffffffffffff8
  454dd4:	str	x0, [sp, #32]
  454dd8:	ldr	x1, [sp, #32]
  454ddc:	ldr	x0, [sp, #64]
  454de0:	cmp	x1, x0
  454de4:	b.cs	454e18 <ferror@plt+0x524a8>  // b.hs, b.nlast
  454de8:	ldr	x1, [sp, #56]
  454dec:	ldr	x0, [sp, #32]
  454df0:	add	x5, x1, x0
  454df4:	ldr	x1, [sp, #64]
  454df8:	ldr	x0, [sp, #32]
  454dfc:	sub	x0, x1, x0
  454e00:	ldr	x4, [sp, #16]
  454e04:	ldr	x3, [sp, #24]
  454e08:	mov	x2, x0
  454e0c:	mov	x1, x5
  454e10:	ldr	x0, [sp, #40]
  454e14:	bl	454e2c <ferror@plt+0x524bc>
  454e18:	ldr	x0, [sp, #56]
  454e1c:	str	x0, [sp, #104]
  454e20:	ldr	x0, [sp, #104]
  454e24:	ldp	x29, x30, [sp], #112
  454e28:	ret
  454e2c:	stp	x29, x30, [sp, #-80]!
  454e30:	mov	x29, sp
  454e34:	str	x0, [sp, #56]
  454e38:	str	x1, [sp, #48]
  454e3c:	str	x2, [sp, #40]
  454e40:	str	x3, [sp, #32]
  454e44:	str	x4, [sp, #24]
  454e48:	ldr	x1, [sp, #40]
  454e4c:	mov	x0, #0xffff                	// #65535
  454e50:	cmp	x1, x0
  454e54:	b.ls	454ea8 <ferror@plt+0x52538>  // b.plast
  454e58:	bl	4025b0 <getpagesize@plt>
  454e5c:	sxtw	x0, w0
  454e60:	str	x0, [sp, #64]
  454e64:	ldr	x0, [sp, #64]
  454e68:	sub	x1, x0, #0x1
  454e6c:	ldr	x0, [sp, #48]
  454e70:	and	x0, x1, x0
  454e74:	cmp	x0, #0x0
  454e78:	b.ne	454ea8 <ferror@plt+0x52538>  // b.any
  454e7c:	ldr	x0, [sp, #64]
  454e80:	sub	x1, x0, #0x1
  454e84:	ldr	x0, [sp, #40]
  454e88:	and	x0, x1, x0
  454e8c:	cmp	x0, #0x0
  454e90:	b.ne	454ea8 <ferror@plt+0x52538>  // b.any
  454e94:	ldr	x1, [sp, #40]
  454e98:	ldr	x0, [sp, #48]
  454e9c:	bl	402790 <munmap@plt>
  454ea0:	cmp	w0, #0x0
  454ea4:	b.eq	454f2c <ferror@plt+0x525bc>  // b.none
  454ea8:	ldr	x0, [sp, #56]
  454eac:	ldr	w0, [x0, #8]
  454eb0:	cmp	w0, #0x0
  454eb4:	b.ne	454ec4 <ferror@plt+0x52554>  // b.any
  454eb8:	mov	w0, #0x1                   	// #1
  454ebc:	str	w0, [sp, #76]
  454ec0:	b	454ef0 <ferror@plt+0x52580>
  454ec4:	ldr	x0, [sp, #56]
  454ec8:	add	x1, x0, #0x3c
  454ecc:	mov	w2, #0x1                   	// #1
  454ed0:	ldxr	w0, [x1]
  454ed4:	stxr	w3, w2, [x1]
  454ed8:	cbnz	w3, 454ed0 <ferror@plt+0x52560>
  454edc:	dmb	ish
  454ee0:	cmp	w0, #0x0
  454ee4:	cset	w0, eq  // eq = none
  454ee8:	and	w0, w0, #0xff
  454eec:	str	w0, [sp, #76]
  454ef0:	ldr	w0, [sp, #76]
  454ef4:	cmp	w0, #0x0
  454ef8:	b.eq	454f30 <ferror@plt+0x525c0>  // b.none
  454efc:	ldr	x2, [sp, #40]
  454f00:	ldr	x1, [sp, #48]
  454f04:	ldr	x0, [sp, #56]
  454f08:	bl	454ae4 <ferror@plt+0x52174>
  454f0c:	ldr	x0, [sp, #56]
  454f10:	ldr	w0, [x0, #8]
  454f14:	cmp	w0, #0x0
  454f18:	b.eq	454f30 <ferror@plt+0x525c0>  // b.none
  454f1c:	ldr	x0, [sp, #56]
  454f20:	add	x0, x0, #0x3c
  454f24:	stlr	wzr, [x0]
  454f28:	b	454f30 <ferror@plt+0x525c0>
  454f2c:	nop
  454f30:	ldp	x29, x30, [sp], #80
  454f34:	ret
  454f38:	stp	x29, x30, [sp, #-96]!
  454f3c:	mov	x29, sp
  454f40:	str	x0, [sp, #56]
  454f44:	str	x1, [sp, #48]
  454f48:	str	x2, [sp, #40]
  454f4c:	str	x3, [sp, #32]
  454f50:	str	x4, [sp, #24]
  454f54:	ldr	x0, [sp, #24]
  454f58:	ldr	x0, [x0, #16]
  454f5c:	ldr	x1, [sp, #48]
  454f60:	cmp	x1, x0
  454f64:	b.ls	4550bc <ferror@plt+0x5274c>  // b.plast
  454f68:	bl	4025b0 <getpagesize@plt>
  454f6c:	sxtw	x0, w0
  454f70:	str	x0, [sp, #80]
  454f74:	ldr	x0, [sp, #24]
  454f78:	ldr	x0, [x0, #8]
  454f7c:	ldr	x1, [sp, #48]
  454f80:	add	x0, x1, x0
  454f84:	str	x0, [sp, #88]
  454f88:	ldr	x0, [sp, #24]
  454f8c:	ldr	x0, [x0, #8]
  454f90:	cmp	x0, #0x0
  454f94:	b.ne	454fa8 <ferror@plt+0x52638>  // b.any
  454f98:	ldr	x0, [sp, #48]
  454f9c:	lsl	x0, x0, #4
  454fa0:	str	x0, [sp, #88]
  454fa4:	b	45500c <ferror@plt+0x5269c>
  454fa8:	ldr	x1, [sp, #88]
  454fac:	ldr	x0, [sp, #80]
  454fb0:	cmp	x1, x0
  454fb4:	b.cs	454fe0 <ferror@plt+0x52670>  // b.hs, b.nlast
  454fb8:	ldr	x0, [sp, #88]
  454fbc:	lsl	x0, x0, #1
  454fc0:	str	x0, [sp, #88]
  454fc4:	ldr	x1, [sp, #88]
  454fc8:	ldr	x0, [sp, #80]
  454fcc:	cmp	x1, x0
  454fd0:	b.ls	45500c <ferror@plt+0x5269c>  // b.plast
  454fd4:	ldr	x0, [sp, #80]
  454fd8:	str	x0, [sp, #88]
  454fdc:	b	45500c <ferror@plt+0x5269c>
  454fe0:	ldr	x0, [sp, #88]
  454fe4:	lsl	x0, x0, #1
  454fe8:	str	x0, [sp, #88]
  454fec:	ldr	x1, [sp, #88]
  454ff0:	ldr	x0, [sp, #80]
  454ff4:	add	x0, x1, x0
  454ff8:	sub	x1, x0, #0x1
  454ffc:	ldr	x0, [sp, #80]
  455000:	neg	x0, x0
  455004:	and	x0, x1, x0
  455008:	str	x0, [sp, #88]
  45500c:	ldr	x3, [sp, #32]
  455010:	ldr	x2, [sp, #40]
  455014:	ldr	x1, [sp, #88]
  455018:	ldr	x0, [sp, #56]
  45501c:	bl	454bec <ferror@plt+0x5227c>
  455020:	str	x0, [sp, #72]
  455024:	ldr	x0, [sp, #72]
  455028:	cmp	x0, #0x0
  45502c:	b.ne	455038 <ferror@plt+0x526c8>  // b.any
  455030:	mov	x0, #0x0                   	// #0
  455034:	b	455108 <ferror@plt+0x52798>
  455038:	ldr	x0, [sp, #24]
  45503c:	ldr	x0, [x0]
  455040:	cmp	x0, #0x0
  455044:	b.eq	455098 <ferror@plt+0x52728>  // b.none
  455048:	ldr	x0, [sp, #24]
  45504c:	ldr	x1, [x0]
  455050:	ldr	x0, [sp, #24]
  455054:	ldr	x0, [x0, #8]
  455058:	mov	x2, x0
  45505c:	ldr	x0, [sp, #72]
  455060:	bl	4022e0 <memcpy@plt>
  455064:	ldr	x0, [sp, #24]
  455068:	ldr	x5, [x0]
  45506c:	ldr	x0, [sp, #24]
  455070:	ldr	x1, [x0, #8]
  455074:	ldr	x0, [sp, #24]
  455078:	ldr	x0, [x0, #16]
  45507c:	add	x0, x1, x0
  455080:	ldr	x4, [sp, #32]
  455084:	ldr	x3, [sp, #40]
  455088:	mov	x2, x0
  45508c:	mov	x1, x5
  455090:	ldr	x0, [sp, #56]
  455094:	bl	454e2c <ferror@plt+0x524bc>
  455098:	ldr	x0, [sp, #24]
  45509c:	ldr	x1, [sp, #72]
  4550a0:	str	x1, [x0]
  4550a4:	ldr	x0, [sp, #24]
  4550a8:	ldr	x0, [x0, #8]
  4550ac:	ldr	x1, [sp, #88]
  4550b0:	sub	x1, x1, x0
  4550b4:	ldr	x0, [sp, #24]
  4550b8:	str	x1, [x0, #16]
  4550bc:	ldr	x0, [sp, #24]
  4550c0:	ldr	x1, [x0]
  4550c4:	ldr	x0, [sp, #24]
  4550c8:	ldr	x0, [x0, #8]
  4550cc:	add	x0, x1, x0
  4550d0:	str	x0, [sp, #64]
  4550d4:	ldr	x0, [sp, #24]
  4550d8:	ldr	x1, [x0, #8]
  4550dc:	ldr	x0, [sp, #48]
  4550e0:	add	x1, x1, x0
  4550e4:	ldr	x0, [sp, #24]
  4550e8:	str	x1, [x0, #8]
  4550ec:	ldr	x0, [sp, #24]
  4550f0:	ldr	x1, [x0, #16]
  4550f4:	ldr	x0, [sp, #48]
  4550f8:	sub	x1, x1, x0
  4550fc:	ldr	x0, [sp, #24]
  455100:	str	x1, [x0, #16]
  455104:	ldr	x0, [sp, #64]
  455108:	ldp	x29, x30, [sp], #96
  45510c:	ret
  455110:	sub	sp, sp, #0x30
  455114:	str	x0, [sp, #24]
  455118:	str	x1, [sp, #16]
  45511c:	str	x2, [sp, #8]
  455120:	str	x3, [sp]
  455124:	ldr	x0, [sp, #16]
  455128:	ldr	x0, [x0]
  45512c:	str	x0, [sp, #40]
  455130:	ldr	x0, [sp, #16]
  455134:	ldr	x1, [x0]
  455138:	ldr	x0, [sp, #16]
  45513c:	ldr	x0, [x0, #8]
  455140:	add	x1, x1, x0
  455144:	ldr	x0, [sp, #16]
  455148:	str	x1, [x0]
  45514c:	ldr	x0, [sp, #16]
  455150:	str	xzr, [x0, #8]
  455154:	ldr	x0, [sp, #40]
  455158:	add	sp, sp, #0x30
  45515c:	ret
  455160:	stp	x29, x30, [sp, #-80]!
  455164:	mov	x29, sp
  455168:	str	x0, [sp, #40]
  45516c:	str	x1, [sp, #32]
  455170:	str	x2, [sp, #24]
  455174:	str	x3, [sp, #16]
  455178:	ldr	x0, [sp, #32]
  45517c:	ldr	x0, [x0, #8]
  455180:	str	x0, [sp, #72]
  455184:	ldr	x0, [sp, #32]
  455188:	ldr	x0, [x0, #16]
  45518c:	str	x0, [sp, #64]
  455190:	ldr	x0, [sp, #72]
  455194:	add	x0, x0, #0x7
  455198:	and	x0, x0, #0xfffffffffffffff8
  45519c:	str	x0, [sp, #56]
  4551a0:	ldr	x1, [sp, #72]
  4551a4:	ldr	x0, [sp, #56]
  4551a8:	sub	x0, x1, x0
  4551ac:	ldr	x1, [sp, #64]
  4551b0:	add	x0, x1, x0
  4551b4:	str	x0, [sp, #64]
  4551b8:	ldr	x0, [sp, #32]
  4551bc:	ldr	x1, [x0]
  4551c0:	ldr	x0, [sp, #56]
  4551c4:	add	x0, x1, x0
  4551c8:	ldr	x4, [sp, #16]
  4551cc:	ldr	x3, [sp, #24]
  4551d0:	ldr	x2, [sp, #64]
  4551d4:	mov	x1, x0
  4551d8:	ldr	x0, [sp, #40]
  4551dc:	bl	454e2c <ferror@plt+0x524bc>
  4551e0:	ldr	x0, [sp, #32]
  4551e4:	str	xzr, [x0, #16]
  4551e8:	ldr	x0, [sp, #32]
  4551ec:	ldr	x0, [x0, #8]
  4551f0:	cmp	x0, #0x0
  4551f4:	b.ne	455200 <ferror@plt+0x52890>  // b.any
  4551f8:	ldr	x0, [sp, #32]
  4551fc:	str	xzr, [x0]
  455200:	mov	w0, #0x1                   	// #1
  455204:	ldp	x29, x30, [sp], #80
  455208:	ret
  45520c:	stp	x29, x30, [sp, #-160]!
  455210:	mov	x29, sp
  455214:	str	x0, [sp, #40]
  455218:	str	x1, [sp, #32]
  45521c:	str	x2, [sp, #24]
  455220:	ldr	x0, [sp, #40]
  455224:	ldr	w0, [x0, #8]
  455228:	cmp	w0, #0x0
  45522c:	b.ne	455240 <ferror@plt+0x528d0>  // b.any
  455230:	ldr	x0, [sp, #40]
  455234:	ldr	w0, [x0, #56]
  455238:	str	w0, [sp, #156]
  45523c:	b	455250 <ferror@plt+0x528e0>
  455240:	ldr	x0, [sp, #40]
  455244:	add	x0, x0, #0x38
  455248:	ldar	w0, [x0]
  45524c:	str	w0, [sp, #156]
  455250:	ldr	w0, [sp, #156]
  455254:	cmp	w0, #0x0
  455258:	b.eq	45527c <ferror@plt+0x5290c>  // b.none
  45525c:	ldr	x3, [sp, #32]
  455260:	mov	w2, #0xffffffff            	// #-1
  455264:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455268:	add	x1, x0, #0x340
  45526c:	ldr	x0, [sp, #24]
  455270:	blr	x3
  455274:	mov	w0, #0x0                   	// #0
  455278:	b	455540 <ferror@plt+0x52bd0>
  45527c:	ldr	x0, [sp, #40]
  455280:	ldr	w0, [x0, #8]
  455284:	cmp	w0, #0x0
  455288:	b.ne	45529c <ferror@plt+0x5292c>  // b.any
  45528c:	ldr	x0, [sp, #40]
  455290:	ldr	x0, [x0, #24]
  455294:	str	x0, [sp, #128]
  455298:	b	4552ac <ferror@plt+0x5293c>
  45529c:	ldr	x0, [sp, #40]
  4552a0:	add	x0, x0, #0x18
  4552a4:	ldar	x0, [x0]
  4552a8:	str	x0, [sp, #128]
  4552ac:	ldr	x0, [sp, #128]
  4552b0:	cmp	x0, #0x0
  4552b4:	b.eq	4552c0 <ferror@plt+0x52950>  // b.none
  4552b8:	mov	w0, #0x1                   	// #1
  4552bc:	b	455540 <ferror@plt+0x52bd0>
  4552c0:	mov	w0, #0xffffffff            	// #-1
  4552c4:	str	w0, [sp, #144]
  4552c8:	str	wzr, [sp, #148]
  4552cc:	str	wzr, [sp, #152]
  4552d0:	b	455410 <ferror@plt+0x52aa0>
  4552d4:	ldr	w0, [sp, #152]
  4552d8:	cmp	w0, #0x4
  4552dc:	b.eq	455370 <ferror@plt+0x52a00>  // b.none
  4552e0:	ldr	w0, [sp, #152]
  4552e4:	cmp	w0, #0x4
  4552e8:	b.gt	4553a0 <ferror@plt+0x52a30>
  4552ec:	ldr	w0, [sp, #152]
  4552f0:	cmp	w0, #0x3
  4552f4:	b.eq	455360 <ferror@plt+0x529f0>  // b.none
  4552f8:	ldr	w0, [sp, #152]
  4552fc:	cmp	w0, #0x3
  455300:	b.gt	4553a0 <ferror@plt+0x52a30>
  455304:	ldr	w0, [sp, #152]
  455308:	cmp	w0, #0x2
  45530c:	b.eq	455350 <ferror@plt+0x529e0>  // b.none
  455310:	ldr	w0, [sp, #152]
  455314:	cmp	w0, #0x2
  455318:	b.gt	4553a0 <ferror@plt+0x52a30>
  45531c:	ldr	w0, [sp, #152]
  455320:	cmp	w0, #0x0
  455324:	b.eq	455338 <ferror@plt+0x529c8>  // b.none
  455328:	ldr	w0, [sp, #152]
  45532c:	cmp	w0, #0x1
  455330:	b.eq	455348 <ferror@plt+0x529d8>  // b.none
  455334:	b	4553a0 <ferror@plt+0x52a30>
  455338:	ldr	x0, [sp, #40]
  45533c:	ldr	x0, [x0]
  455340:	str	x0, [sp, #136]
  455344:	b	4553a4 <ferror@plt+0x52a34>
  455348:	str	xzr, [sp, #136]
  45534c:	b	4553a4 <ferror@plt+0x52a34>
  455350:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455354:	add	x0, x0, #0x368
  455358:	str	x0, [sp, #136]
  45535c:	b	4553a4 <ferror@plt+0x52a34>
  455360:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455364:	add	x0, x0, #0x378
  455368:	str	x0, [sp, #136]
  45536c:	b	4553a4 <ferror@plt+0x52a34>
  455370:	bl	402470 <getpid@plt>
  455374:	sxtw	x0, w0
  455378:	add	x4, sp, #0x40
  45537c:	mov	x3, x0
  455380:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455384:	add	x2, x0, #0x390
  455388:	mov	x1, #0x40                  	// #64
  45538c:	mov	x0, x4
  455390:	bl	402420 <snprintf@plt>
  455394:	add	x0, sp, #0x40
  455398:	str	x0, [sp, #136]
  45539c:	b	4553a4 <ferror@plt+0x52a34>
  4553a0:	bl	402650 <abort@plt>
  4553a4:	ldr	x0, [sp, #136]
  4553a8:	cmp	x0, #0x0
  4553ac:	b.eq	455400 <ferror@plt+0x52a90>  // b.none
  4553b0:	add	x0, sp, #0x3c
  4553b4:	mov	x3, x0
  4553b8:	ldr	x2, [sp, #24]
  4553bc:	ldr	x1, [sp, #32]
  4553c0:	ldr	x0, [sp, #136]
  4553c4:	bl	455644 <ferror@plt+0x52cd4>
  4553c8:	str	w0, [sp, #144]
  4553cc:	ldr	w0, [sp, #144]
  4553d0:	cmp	w0, #0x0
  4553d4:	b.ge	4553f0 <ferror@plt+0x52a80>  // b.tcont
  4553d8:	ldr	w0, [sp, #60]
  4553dc:	cmp	w0, #0x0
  4553e0:	b.ne	4553f0 <ferror@plt+0x52a80>  // b.any
  4553e4:	mov	w0, #0x1                   	// #1
  4553e8:	str	w0, [sp, #148]
  4553ec:	b	455424 <ferror@plt+0x52ab4>
  4553f0:	ldr	w0, [sp, #144]
  4553f4:	cmp	w0, #0x0
  4553f8:	b.ge	455420 <ferror@plt+0x52ab0>  // b.tcont
  4553fc:	b	455404 <ferror@plt+0x52a94>
  455400:	nop
  455404:	ldr	w0, [sp, #152]
  455408:	add	w0, w0, #0x1
  45540c:	str	w0, [sp, #152]
  455410:	ldr	w0, [sp, #152]
  455414:	cmp	w0, #0x4
  455418:	b.le	4552d4 <ferror@plt+0x52964>
  45541c:	b	455424 <ferror@plt+0x52ab4>
  455420:	nop
  455424:	ldr	w0, [sp, #144]
  455428:	cmp	w0, #0x0
  45542c:	b.ge	45548c <ferror@plt+0x52b1c>  // b.tcont
  455430:	ldr	w0, [sp, #148]
  455434:	cmp	w0, #0x0
  455438:	b.ne	455484 <ferror@plt+0x52b14>  // b.any
  45543c:	ldr	x0, [sp, #40]
  455440:	ldr	x0, [x0]
  455444:	cmp	x0, #0x0
  455448:	b.eq	45546c <ferror@plt+0x52afc>  // b.none
  45544c:	ldr	x0, [sp, #40]
  455450:	ldr	x0, [x0]
  455454:	ldr	x3, [sp, #32]
  455458:	mov	w2, #0x2                   	// #2
  45545c:	mov	x1, x0
  455460:	ldr	x0, [sp, #24]
  455464:	blr	x3
  455468:	b	455484 <ferror@plt+0x52b14>
  45546c:	ldr	x3, [sp, #32]
  455470:	mov	w2, #0x0                   	// #0
  455474:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455478:	add	x1, x0, #0x3a8
  45547c:	ldr	x0, [sp, #24]
  455480:	blr	x3
  455484:	mov	w0, #0x1                   	// #1
  455488:	str	w0, [sp, #156]
  45548c:	ldr	w0, [sp, #156]
  455490:	cmp	w0, #0x0
  455494:	b.ne	4554c8 <ferror@plt+0x52b58>  // b.any
  455498:	add	x0, sp, #0x80
  45549c:	mov	x5, x0
  4554a0:	ldr	x4, [sp, #24]
  4554a4:	ldr	x3, [sp, #32]
  4554a8:	ldr	w2, [sp, #144]
  4554ac:	ldr	x1, [sp, #136]
  4554b0:	ldr	x0, [sp, #40]
  4554b4:	bl	45ad24 <ferror@plt+0x583b4>
  4554b8:	cmp	w0, #0x0
  4554bc:	b.ne	4554c8 <ferror@plt+0x52b58>  // b.any
  4554c0:	mov	w0, #0x1                   	// #1
  4554c4:	str	w0, [sp, #156]
  4554c8:	ldr	w0, [sp, #156]
  4554cc:	cmp	w0, #0x0
  4554d0:	b.eq	45550c <ferror@plt+0x52b9c>  // b.none
  4554d4:	ldr	x0, [sp, #40]
  4554d8:	ldr	w0, [x0, #8]
  4554dc:	cmp	w0, #0x0
  4554e0:	b.ne	4554f4 <ferror@plt+0x52b84>  // b.any
  4554e4:	ldr	x0, [sp, #40]
  4554e8:	mov	w1, #0x1                   	// #1
  4554ec:	str	w1, [x0, #56]
  4554f0:	b	455504 <ferror@plt+0x52b94>
  4554f4:	ldr	x0, [sp, #40]
  4554f8:	add	x0, x0, #0x38
  4554fc:	mov	w1, #0x1                   	// #1
  455500:	stlr	w1, [x0]
  455504:	mov	w0, #0x0                   	// #0
  455508:	b	455540 <ferror@plt+0x52bd0>
  45550c:	ldr	x0, [sp, #40]
  455510:	ldr	w0, [x0, #8]
  455514:	cmp	w0, #0x0
  455518:	b.ne	45552c <ferror@plt+0x52bbc>  // b.any
  45551c:	ldr	x1, [sp, #128]
  455520:	ldr	x0, [sp, #40]
  455524:	str	x1, [x0, #24]
  455528:	b	45553c <ferror@plt+0x52bcc>
  45552c:	ldr	x0, [sp, #40]
  455530:	add	x0, x0, #0x18
  455534:	ldr	x1, [sp, #128]
  455538:	stlr	x1, [x0]
  45553c:	mov	w0, #0x1                   	// #1
  455540:	ldp	x29, x30, [sp], #160
  455544:	ret
  455548:	stp	x29, x30, [sp, #-64]!
  45554c:	mov	x29, sp
  455550:	str	x0, [sp, #56]
  455554:	str	x1, [sp, #48]
  455558:	str	x2, [sp, #40]
  45555c:	str	x3, [sp, #32]
  455560:	str	x4, [sp, #24]
  455564:	ldr	x2, [sp, #24]
  455568:	ldr	x1, [sp, #32]
  45556c:	ldr	x0, [sp, #56]
  455570:	bl	45520c <ferror@plt+0x5289c>
  455574:	cmp	w0, #0x0
  455578:	b.ne	455584 <ferror@plt+0x52c14>  // b.any
  45557c:	mov	w0, #0x0                   	// #0
  455580:	b	4555bc <ferror@plt+0x52c4c>
  455584:	ldr	x0, [sp, #56]
  455588:	ldr	w0, [x0, #56]
  45558c:	cmp	w0, #0x0
  455590:	b.eq	45559c <ferror@plt+0x52c2c>  // b.none
  455594:	mov	w0, #0x0                   	// #0
  455598:	b	4555bc <ferror@plt+0x52c4c>
  45559c:	ldr	x0, [sp, #56]
  4555a0:	ldr	x5, [x0, #24]
  4555a4:	ldr	x4, [sp, #24]
  4555a8:	ldr	x3, [sp, #32]
  4555ac:	ldr	x2, [sp, #40]
  4555b0:	ldr	x1, [sp, #48]
  4555b4:	ldr	x0, [sp, #56]
  4555b8:	blr	x5
  4555bc:	ldp	x29, x30, [sp], #64
  4555c0:	ret
  4555c4:	stp	x29, x30, [sp, #-64]!
  4555c8:	mov	x29, sp
  4555cc:	str	x0, [sp, #56]
  4555d0:	str	x1, [sp, #48]
  4555d4:	str	x2, [sp, #40]
  4555d8:	str	x3, [sp, #32]
  4555dc:	str	x4, [sp, #24]
  4555e0:	ldr	x2, [sp, #24]
  4555e4:	ldr	x1, [sp, #32]
  4555e8:	ldr	x0, [sp, #56]
  4555ec:	bl	45520c <ferror@plt+0x5289c>
  4555f0:	cmp	w0, #0x0
  4555f4:	b.ne	455600 <ferror@plt+0x52c90>  // b.any
  4555f8:	mov	w0, #0x0                   	// #0
  4555fc:	b	45563c <ferror@plt+0x52ccc>
  455600:	ldr	x0, [sp, #56]
  455604:	ldr	w0, [x0, #56]
  455608:	cmp	w0, #0x0
  45560c:	b.eq	455618 <ferror@plt+0x52ca8>  // b.none
  455610:	mov	w0, #0x0                   	// #0
  455614:	b	45563c <ferror@plt+0x52ccc>
  455618:	ldr	x0, [sp, #56]
  45561c:	ldr	x5, [x0, #40]
  455620:	ldr	x4, [sp, #24]
  455624:	ldr	x3, [sp, #32]
  455628:	ldr	x2, [sp, #40]
  45562c:	ldr	x1, [sp, #48]
  455630:	ldr	x0, [sp, #56]
  455634:	blr	x5
  455638:	mov	w0, #0x1                   	// #1
  45563c:	ldp	x29, x30, [sp], #64
  455640:	ret
  455644:	stp	x29, x30, [sp, #-64]!
  455648:	mov	x29, sp
  45564c:	str	x0, [sp, #40]
  455650:	str	x1, [sp, #32]
  455654:	str	x2, [sp, #24]
  455658:	str	x3, [sp, #16]
  45565c:	ldr	x0, [sp, #16]
  455660:	cmp	x0, #0x0
  455664:	b.eq	455670 <ferror@plt+0x52d00>  // b.none
  455668:	ldr	x0, [sp, #16]
  45566c:	str	wzr, [x0]
  455670:	mov	w1, #0x80000               	// #524288
  455674:	ldr	x0, [sp, #40]
  455678:	bl	4024c0 <open@plt>
  45567c:	str	w0, [sp, #60]
  455680:	ldr	w0, [sp, #60]
  455684:	cmp	w0, #0x0
  455688:	b.ge	4556dc <ferror@plt+0x52d6c>  // b.tcont
  45568c:	ldr	x0, [sp, #16]
  455690:	cmp	x0, #0x0
  455694:	b.eq	4556b8 <ferror@plt+0x52d48>  // b.none
  455698:	bl	4028c0 <__errno_location@plt>
  45569c:	ldr	w0, [x0]
  4556a0:	cmp	w0, #0x2
  4556a4:	b.ne	4556b8 <ferror@plt+0x52d48>  // b.any
  4556a8:	ldr	x0, [sp, #16]
  4556ac:	mov	w1, #0x1                   	// #1
  4556b0:	str	w1, [x0]
  4556b4:	b	4556d4 <ferror@plt+0x52d64>
  4556b8:	bl	4028c0 <__errno_location@plt>
  4556bc:	ldr	w0, [x0]
  4556c0:	ldr	x3, [sp, #32]
  4556c4:	mov	w2, w0
  4556c8:	ldr	x1, [sp, #40]
  4556cc:	ldr	x0, [sp, #24]
  4556d0:	blr	x3
  4556d4:	mov	w0, #0xffffffff            	// #-1
  4556d8:	b	4556f0 <ferror@plt+0x52d80>
  4556dc:	mov	w2, #0x1                   	// #1
  4556e0:	mov	w1, #0x2                   	// #2
  4556e4:	ldr	w0, [sp, #60]
  4556e8:	bl	402780 <fcntl@plt>
  4556ec:	ldr	w0, [sp, #60]
  4556f0:	ldp	x29, x30, [sp], #64
  4556f4:	ret
  4556f8:	stp	x29, x30, [sp, #-48]!
  4556fc:	mov	x29, sp
  455700:	str	w0, [sp, #44]
  455704:	str	x1, [sp, #32]
  455708:	str	x2, [sp, #24]
  45570c:	ldr	w0, [sp, #44]
  455710:	bl	402600 <close@plt>
  455714:	cmp	w0, #0x0
  455718:	b.ge	455744 <ferror@plt+0x52dd4>  // b.tcont
  45571c:	bl	4028c0 <__errno_location@plt>
  455720:	ldr	w0, [x0]
  455724:	ldr	x3, [sp, #32]
  455728:	mov	w2, w0
  45572c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455730:	add	x1, x0, #0x3d8
  455734:	ldr	x0, [sp, #24]
  455738:	blr	x3
  45573c:	mov	w0, #0x0                   	// #0
  455740:	b	455748 <ferror@plt+0x52dd8>
  455744:	mov	w0, #0x1                   	// #1
  455748:	ldp	x29, x30, [sp], #48
  45574c:	ret
  455750:	sub	sp, sp, #0x30
  455754:	str	w0, [sp, #28]
  455758:	str	x1, [sp, #16]
  45575c:	str	x2, [sp, #8]
  455760:	ldr	w0, [sp, #28]
  455764:	mvn	w0, w0
  455768:	str	w0, [sp, #28]
  45576c:	ldr	x1, [sp, #16]
  455770:	ldr	x0, [sp, #8]
  455774:	add	x0, x1, x0
  455778:	str	x0, [sp, #40]
  45577c:	b	4557c4 <ferror@plt+0x52e54>
  455780:	ldr	x0, [sp, #16]
  455784:	ldrb	w0, [x0]
  455788:	mov	w1, w0
  45578c:	ldr	w0, [sp, #28]
  455790:	eor	w0, w1, w0
  455794:	and	w1, w0, #0xff
  455798:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45579c:	add	x0, x0, #0xb68
  4557a0:	mov	w1, w1
  4557a4:	ldr	w1, [x0, x1, lsl #2]
  4557a8:	ldr	w0, [sp, #28]
  4557ac:	lsr	w0, w0, #8
  4557b0:	eor	w0, w1, w0
  4557b4:	str	w0, [sp, #28]
  4557b8:	ldr	x0, [sp, #16]
  4557bc:	add	x0, x0, #0x1
  4557c0:	str	x0, [sp, #16]
  4557c4:	ldr	x1, [sp, #16]
  4557c8:	ldr	x0, [sp, #40]
  4557cc:	cmp	x1, x0
  4557d0:	b.cc	455780 <ferror@plt+0x52e10>  // b.lo, b.ul, b.last
  4557d4:	ldr	w0, [sp, #28]
  4557d8:	mvn	w0, w0
  4557dc:	add	sp, sp, #0x30
  4557e0:	ret
  4557e4:	stp	x29, x30, [sp, #-208]!
  4557e8:	mov	x29, sp
  4557ec:	str	x0, [sp, #40]
  4557f0:	str	w1, [sp, #36]
  4557f4:	str	x2, [sp, #24]
  4557f8:	str	x3, [sp, #16]
  4557fc:	add	x0, sp, #0x48
  455800:	mov	x1, x0
  455804:	ldr	w0, [sp, #36]
  455808:	bl	4802d0 <_obstack_memory_used@@Base+0x10d6c>
  45580c:	cmp	w0, #0x0
  455810:	b.ge	45583c <ferror@plt+0x52ecc>  // b.tcont
  455814:	bl	4028c0 <__errno_location@plt>
  455818:	ldr	w0, [x0]
  45581c:	ldr	x3, [sp, #24]
  455820:	mov	w2, w0
  455824:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455828:	add	x1, x0, #0x480
  45582c:	ldr	x0, [sp, #16]
  455830:	blr	x3
  455834:	mov	w0, #0x0                   	// #0
  455838:	b	4558b0 <ferror@plt+0x52f40>
  45583c:	ldr	x0, [sp, #120]
  455840:	mov	x1, x0
  455844:	add	x0, sp, #0x30
  455848:	mov	x6, x0
  45584c:	ldr	x5, [sp, #16]
  455850:	ldr	x4, [sp, #24]
  455854:	mov	x3, x1
  455858:	mov	x2, #0x0                   	// #0
  45585c:	ldr	w1, [sp, #36]
  455860:	ldr	x0, [sp, #40]
  455864:	bl	45af40 <ferror@plt+0x585d0>
  455868:	cmp	w0, #0x0
  45586c:	b.ne	455878 <ferror@plt+0x52f08>  // b.any
  455870:	mov	w0, #0x0                   	// #0
  455874:	b	4558b0 <ferror@plt+0x52f40>
  455878:	ldr	x0, [sp, #48]
  45587c:	ldr	x1, [sp, #120]
  455880:	mov	x2, x1
  455884:	mov	x1, x0
  455888:	mov	w0, #0x0                   	// #0
  45588c:	bl	455750 <ferror@plt+0x52de0>
  455890:	str	w0, [sp, #204]
  455894:	add	x0, sp, #0x30
  455898:	ldr	x3, [sp, #16]
  45589c:	ldr	x2, [sp, #24]
  4558a0:	mov	x1, x0
  4558a4:	ldr	x0, [sp, #40]
  4558a8:	bl	45b058 <ferror@plt+0x586e8>
  4558ac:	ldr	w0, [sp, #204]
  4558b0:	ldp	x29, x30, [sp], #208
  4558b4:	ret
  4558b8:	stp	x29, x30, [sp, #-64]!
  4558bc:	mov	x29, sp
  4558c0:	str	x0, [sp, #56]
  4558c4:	str	x1, [sp, #48]
  4558c8:	str	x2, [sp, #40]
  4558cc:	str	x3, [sp, #32]
  4558d0:	str	x4, [sp, #24]
  4558d4:	ldr	x3, [sp, #32]
  4558d8:	mov	w2, #0xffffffff            	// #-1
  4558dc:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4558e0:	add	x1, x0, #0x488
  4558e4:	ldr	x0, [sp, #24]
  4558e8:	blr	x3
  4558ec:	mov	w0, #0x0                   	// #0
  4558f0:	ldp	x29, x30, [sp], #64
  4558f4:	ret
  4558f8:	stp	x29, x30, [sp, #-64]!
  4558fc:	mov	x29, sp
  455900:	str	x0, [sp, #56]
  455904:	str	x1, [sp, #48]
  455908:	str	x2, [sp, #40]
  45590c:	str	x3, [sp, #32]
  455910:	str	x4, [sp, #24]
  455914:	ldr	x3, [sp, #32]
  455918:	mov	w2, #0xffffffff            	// #-1
  45591c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455920:	add	x1, x0, #0x4a8
  455924:	ldr	x0, [sp, #24]
  455928:	blr	x3
  45592c:	nop
  455930:	ldp	x29, x30, [sp], #64
  455934:	ret
  455938:	sub	sp, sp, #0x20
  45593c:	str	x0, [sp, #8]
  455940:	str	x1, [sp]
  455944:	ldr	x0, [sp, #8]
  455948:	str	x0, [sp, #24]
  45594c:	ldr	x0, [sp]
  455950:	str	x0, [sp, #16]
  455954:	ldr	x0, [sp, #24]
  455958:	ldr	x1, [x0, #8]
  45595c:	ldr	x0, [sp, #16]
  455960:	ldr	x0, [x0, #8]
  455964:	cmp	x1, x0
  455968:	b.cs	455974 <ferror@plt+0x53004>  // b.hs, b.nlast
  45596c:	mov	w0, #0xffffffff            	// #-1
  455970:	b	455998 <ferror@plt+0x53028>
  455974:	ldr	x0, [sp, #24]
  455978:	ldr	x1, [x0, #8]
  45597c:	ldr	x0, [sp, #16]
  455980:	ldr	x0, [x0, #8]
  455984:	cmp	x1, x0
  455988:	b.ls	455994 <ferror@plt+0x53024>  // b.plast
  45598c:	mov	w0, #0x1                   	// #1
  455990:	b	455998 <ferror@plt+0x53028>
  455994:	mov	w0, #0x0                   	// #0
  455998:	add	sp, sp, #0x20
  45599c:	ret
  4559a0:	sub	sp, sp, #0x30
  4559a4:	str	x0, [sp, #8]
  4559a8:	str	x1, [sp]
  4559ac:	ldr	x0, [sp, #8]
  4559b0:	str	x0, [sp, #40]
  4559b4:	ldr	x0, [sp]
  4559b8:	str	x0, [sp, #32]
  4559bc:	ldr	x0, [sp, #40]
  4559c0:	ldr	x0, [x0]
  4559c4:	str	x0, [sp, #24]
  4559c8:	ldr	x0, [sp, #32]
  4559cc:	ldr	x0, [x0, #8]
  4559d0:	ldr	x1, [sp, #24]
  4559d4:	cmp	x1, x0
  4559d8:	b.cs	4559e4 <ferror@plt+0x53074>  // b.hs, b.nlast
  4559dc:	mov	w0, #0xffffffff            	// #-1
  4559e0:	b	455a10 <ferror@plt+0x530a0>
  4559e4:	ldr	x0, [sp, #32]
  4559e8:	ldr	x1, [x0, #8]
  4559ec:	ldr	x0, [sp, #32]
  4559f0:	ldr	x0, [x0, #16]
  4559f4:	add	x0, x1, x0
  4559f8:	ldr	x1, [sp, #24]
  4559fc:	cmp	x1, x0
  455a00:	b.cc	455a0c <ferror@plt+0x5309c>  // b.lo, b.ul, b.last
  455a04:	mov	w0, #0x1                   	// #1
  455a08:	b	455a10 <ferror@plt+0x530a0>
  455a0c:	mov	w0, #0x0                   	// #0
  455a10:	add	sp, sp, #0x30
  455a14:	ret
  455a18:	stp	x29, x30, [sp, #-144]!
  455a1c:	mov	x29, sp
  455a20:	str	x0, [sp, #72]
  455a24:	str	x1, [sp, #64]
  455a28:	str	x2, [sp, #56]
  455a2c:	str	x3, [sp, #48]
  455a30:	str	x4, [sp, #40]
  455a34:	str	x5, [sp, #32]
  455a38:	str	x6, [sp, #24]
  455a3c:	str	x7, [sp, #16]
  455a40:	ldr	x1, [sp, #48]
  455a44:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  455a48:	movk	x0, #0xaaab
  455a4c:	umulh	x0, x1, x0
  455a50:	lsr	x0, x0, #4
  455a54:	str	x0, [sp, #104]
  455a58:	ldr	x0, [sp, #56]
  455a5c:	str	x0, [sp, #136]
  455a60:	str	xzr, [sp, #128]
  455a64:	str	xzr, [sp, #120]
  455a68:	b	455ac8 <ferror@plt+0x53158>
  455a6c:	ldr	x0, [sp, #136]
  455a70:	ldrb	w0, [x0, #4]
  455a74:	and	w0, w0, #0xf
  455a78:	str	w0, [sp, #80]
  455a7c:	ldr	w0, [sp, #80]
  455a80:	cmp	w0, #0x2
  455a84:	b.eq	455a94 <ferror@plt+0x53124>  // b.none
  455a88:	ldr	w0, [sp, #80]
  455a8c:	cmp	w0, #0x1
  455a90:	b.ne	455ab0 <ferror@plt+0x53140>  // b.any
  455a94:	ldr	x0, [sp, #136]
  455a98:	ldrh	w0, [x0, #6]
  455a9c:	cmp	w0, #0x0
  455aa0:	b.eq	455ab0 <ferror@plt+0x53140>  // b.none
  455aa4:	ldr	x0, [sp, #128]
  455aa8:	add	x0, x0, #0x1
  455aac:	str	x0, [sp, #128]
  455ab0:	ldr	x0, [sp, #120]
  455ab4:	add	x0, x0, #0x1
  455ab8:	str	x0, [sp, #120]
  455abc:	ldr	x0, [sp, #136]
  455ac0:	add	x0, x0, #0x18
  455ac4:	str	x0, [sp, #136]
  455ac8:	ldr	x1, [sp, #120]
  455acc:	ldr	x0, [sp, #104]
  455ad0:	cmp	x1, x0
  455ad4:	b.cc	455a6c <ferror@plt+0x530fc>  // b.lo, b.ul, b.last
  455ad8:	ldr	x1, [sp, #128]
  455adc:	mov	x0, x1
  455ae0:	lsl	x0, x0, #1
  455ae4:	add	x0, x0, x1
  455ae8:	lsl	x0, x0, #3
  455aec:	str	x0, [sp, #96]
  455af0:	ldr	x3, [sp, #16]
  455af4:	ldr	x2, [sp, #24]
  455af8:	ldr	x1, [sp, #96]
  455afc:	ldr	x0, [sp, #72]
  455b00:	bl	454bec <ferror@plt+0x5227c>
  455b04:	str	x0, [sp, #88]
  455b08:	ldr	x0, [sp, #88]
  455b0c:	cmp	x0, #0x0
  455b10:	b.ne	455b1c <ferror@plt+0x531ac>  // b.any
  455b14:	mov	w0, #0x0                   	// #0
  455b18:	b	455dac <ferror@plt+0x5343c>
  455b1c:	ldr	x0, [sp, #56]
  455b20:	str	x0, [sp, #136]
  455b24:	str	wzr, [sp, #116]
  455b28:	str	xzr, [sp, #120]
  455b2c:	b	455d60 <ferror@plt+0x533f0>
  455b30:	ldr	x0, [sp, #136]
  455b34:	ldrb	w0, [x0, #4]
  455b38:	and	w0, w0, #0xf
  455b3c:	str	w0, [sp, #84]
  455b40:	ldr	w0, [sp, #84]
  455b44:	cmp	w0, #0x2
  455b48:	b.eq	455b58 <ferror@plt+0x531e8>  // b.none
  455b4c:	ldr	w0, [sp, #84]
  455b50:	cmp	w0, #0x1
  455b54:	b.ne	455d3c <ferror@plt+0x533cc>  // b.any
  455b58:	ldr	x0, [sp, #136]
  455b5c:	ldrh	w0, [x0, #6]
  455b60:	cmp	w0, #0x0
  455b64:	b.eq	455d44 <ferror@plt+0x533d4>  // b.none
  455b68:	ldr	x0, [sp, #136]
  455b6c:	ldr	w0, [x0]
  455b70:	mov	w0, w0
  455b74:	ldr	x1, [sp, #32]
  455b78:	cmp	x1, x0
  455b7c:	b.hi	455bb8 <ferror@plt+0x53248>  // b.pmore
  455b80:	ldr	x3, [sp, #24]
  455b84:	mov	w2, #0x0                   	// #0
  455b88:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  455b8c:	add	x1, x0, #0x4d0
  455b90:	ldr	x0, [sp, #16]
  455b94:	blr	x3
  455b98:	ldr	x4, [sp, #16]
  455b9c:	ldr	x3, [sp, #24]
  455ba0:	ldr	x2, [sp, #96]
  455ba4:	ldr	x1, [sp, #88]
  455ba8:	ldr	x0, [sp, #72]
  455bac:	bl	454e2c <ferror@plt+0x524bc>
  455bb0:	mov	w0, #0x0                   	// #0
  455bb4:	b	455dac <ferror@plt+0x5343c>
  455bb8:	ldr	x0, [sp, #136]
  455bbc:	ldr	w0, [x0]
  455bc0:	mov	w2, w0
  455bc4:	ldr	w1, [sp, #116]
  455bc8:	mov	x0, x1
  455bcc:	lsl	x0, x0, #1
  455bd0:	add	x0, x0, x1
  455bd4:	lsl	x0, x0, #3
  455bd8:	mov	x1, x0
  455bdc:	ldr	x0, [sp, #88]
  455be0:	add	x0, x0, x1
  455be4:	ldr	x1, [sp, #40]
  455be8:	add	x1, x1, x2
  455bec:	str	x1, [x0]
  455bf0:	ldr	x0, [sp, #152]
  455bf4:	cmp	x0, #0x0
  455bf8:	b.eq	455c84 <ferror@plt+0x53314>  // b.none
  455bfc:	ldr	x0, [sp, #136]
  455c00:	ldr	x1, [x0, #8]
  455c04:	ldr	x0, [sp, #152]
  455c08:	ldr	x0, [x0]
  455c0c:	cmp	x1, x0
  455c10:	b.cc	455c84 <ferror@plt+0x53314>  // b.lo, b.ul, b.last
  455c14:	ldr	x0, [sp, #136]
  455c18:	ldr	x1, [x0, #8]
  455c1c:	ldr	x0, [sp, #152]
  455c20:	ldr	x2, [x0]
  455c24:	ldr	x0, [sp, #152]
  455c28:	ldr	x0, [x0, #16]
  455c2c:	add	x0, x2, x0
  455c30:	cmp	x1, x0
  455c34:	b.cs	455c84 <ferror@plt+0x53314>  // b.hs, b.nlast
  455c38:	ldr	x0, [sp, #152]
  455c3c:	ldr	x1, [x0, #8]
  455c40:	ldr	x0, [sp, #136]
  455c44:	ldr	x2, [x0, #8]
  455c48:	ldr	x0, [sp, #152]
  455c4c:	ldr	x0, [x0]
  455c50:	sub	x0, x2, x0
  455c54:	add	x2, x1, x0
  455c58:	ldr	w1, [sp, #116]
  455c5c:	mov	x0, x1
  455c60:	lsl	x0, x0, #1
  455c64:	add	x0, x0, x1
  455c68:	lsl	x0, x0, #3
  455c6c:	mov	x1, x0
  455c70:	ldr	x0, [sp, #88]
  455c74:	add	x0, x0, x1
  455c78:	ldr	x1, [x2]
  455c7c:	str	x1, [x0, #8]
  455c80:	b	455cb0 <ferror@plt+0x53340>
  455c84:	ldr	w1, [sp, #116]
  455c88:	mov	x0, x1
  455c8c:	lsl	x0, x0, #1
  455c90:	add	x0, x0, x1
  455c94:	lsl	x0, x0, #3
  455c98:	mov	x1, x0
  455c9c:	ldr	x0, [sp, #88]
  455ca0:	add	x0, x0, x1
  455ca4:	ldr	x1, [sp, #136]
  455ca8:	ldr	x1, [x1, #8]
  455cac:	str	x1, [x0, #8]
  455cb0:	ldr	w1, [sp, #116]
  455cb4:	mov	x0, x1
  455cb8:	lsl	x0, x0, #1
  455cbc:	add	x0, x0, x1
  455cc0:	lsl	x0, x0, #3
  455cc4:	mov	x1, x0
  455cc8:	ldr	x0, [sp, #88]
  455ccc:	add	x0, x0, x1
  455cd0:	ldr	x2, [x0, #8]
  455cd4:	ldr	w1, [sp, #116]
  455cd8:	mov	x0, x1
  455cdc:	lsl	x0, x0, #1
  455ce0:	add	x0, x0, x1
  455ce4:	lsl	x0, x0, #3
  455ce8:	mov	x1, x0
  455cec:	ldr	x0, [sp, #88]
  455cf0:	add	x0, x0, x1
  455cf4:	ldr	x1, [sp, #64]
  455cf8:	add	x1, x2, x1
  455cfc:	str	x1, [x0, #8]
  455d00:	ldr	w1, [sp, #116]
  455d04:	mov	x0, x1
  455d08:	lsl	x0, x0, #1
  455d0c:	add	x0, x0, x1
  455d10:	lsl	x0, x0, #3
  455d14:	mov	x1, x0
  455d18:	ldr	x0, [sp, #88]
  455d1c:	add	x0, x0, x1
  455d20:	ldr	x1, [sp, #136]
  455d24:	ldr	x1, [x1, #16]
  455d28:	str	x1, [x0, #16]
  455d2c:	ldr	w0, [sp, #116]
  455d30:	add	w0, w0, #0x1
  455d34:	str	w0, [sp, #116]
  455d38:	b	455d48 <ferror@plt+0x533d8>
  455d3c:	nop
  455d40:	b	455d48 <ferror@plt+0x533d8>
  455d44:	nop
  455d48:	ldr	x0, [sp, #120]
  455d4c:	add	x0, x0, #0x1
  455d50:	str	x0, [sp, #120]
  455d54:	ldr	x0, [sp, #136]
  455d58:	add	x0, x0, #0x18
  455d5c:	str	x0, [sp, #136]
  455d60:	ldr	x1, [sp, #120]
  455d64:	ldr	x0, [sp, #104]
  455d68:	cmp	x1, x0
  455d6c:	b.cc	455b30 <ferror@plt+0x531c0>  // b.lo, b.ul, b.last
  455d70:	adrp	x0, 455000 <ferror@plt+0x52690>
  455d74:	add	x3, x0, #0x938
  455d78:	mov	x2, #0x18                  	// #24
  455d7c:	ldr	x1, [sp, #128]
  455d80:	ldr	x0, [sp, #88]
  455d84:	bl	460a00 <ferror@plt+0x5e090>
  455d88:	ldr	x0, [sp, #144]
  455d8c:	str	xzr, [x0]
  455d90:	ldr	x0, [sp, #144]
  455d94:	ldr	x1, [sp, #88]
  455d98:	str	x1, [x0, #8]
  455d9c:	ldr	x0, [sp, #144]
  455da0:	ldr	x1, [sp, #128]
  455da4:	str	x1, [x0, #16]
  455da8:	mov	w0, #0x1                   	// #1
  455dac:	ldp	x29, x30, [sp], #144
  455db0:	ret
  455db4:	sub	sp, sp, #0x30
  455db8:	str	x0, [sp, #8]
  455dbc:	str	x1, [sp]
  455dc0:	ldr	x0, [sp, #8]
  455dc4:	ldr	w0, [x0, #8]
  455dc8:	cmp	w0, #0x0
  455dcc:	b.ne	455e0c <ferror@plt+0x5349c>  // b.any
  455dd0:	ldr	x0, [sp, #8]
  455dd4:	add	x0, x0, #0x30
  455dd8:	str	x0, [sp, #40]
  455ddc:	b	455dec <ferror@plt+0x5347c>
  455de0:	ldr	x0, [sp, #40]
  455de4:	ldr	x0, [x0]
  455de8:	str	x0, [sp, #40]
  455dec:	ldr	x0, [sp, #40]
  455df0:	ldr	x0, [x0]
  455df4:	cmp	x0, #0x0
  455df8:	b.ne	455de0 <ferror@plt+0x53470>  // b.any
  455dfc:	ldr	x0, [sp, #40]
  455e00:	ldr	x1, [sp]
  455e04:	str	x1, [x0]
  455e08:	b	455e74 <ferror@plt+0x53504>
  455e0c:	ldr	x0, [sp, #8]
  455e10:	add	x0, x0, #0x30
  455e14:	str	x0, [sp, #32]
  455e18:	ldr	x0, [sp, #32]
  455e1c:	ldar	x0, [x0]
  455e20:	str	x0, [sp, #24]
  455e24:	ldr	x0, [sp, #24]
  455e28:	cmp	x0, #0x0
  455e2c:	b.eq	455e3c <ferror@plt+0x534cc>  // b.none
  455e30:	ldr	x0, [sp, #24]
  455e34:	str	x0, [sp, #32]
  455e38:	b	455e18 <ferror@plt+0x534a8>
  455e3c:	nop
  455e40:	ldr	x1, [sp]
  455e44:	ldr	x0, [sp, #32]
  455e48:	ldxr	x2, [x0]
  455e4c:	cbnz	x2, 455e58 <ferror@plt+0x534e8>
  455e50:	stlxr	w3, x1, [x0]
  455e54:	cbnz	w3, 455e48 <ferror@plt+0x534d8>
  455e58:	cmp	x2, #0x0
  455e5c:	dmb	ish
  455e60:	cset	w0, eq  // eq = none
  455e64:	cmp	w0, #0x0
  455e68:	b.ne	455e70 <ferror@plt+0x53500>  // b.any
  455e6c:	b	455e0c <ferror@plt+0x5349c>
  455e70:	nop
  455e74:	nop
  455e78:	add	sp, sp, #0x30
  455e7c:	ret
  455e80:	stp	x29, x30, [sp, #-96]!
  455e84:	mov	x29, sp
  455e88:	str	x0, [sp, #56]
  455e8c:	str	x1, [sp, #48]
  455e90:	str	x2, [sp, #40]
  455e94:	str	x3, [sp, #32]
  455e98:	str	x4, [sp, #24]
  455e9c:	str	xzr, [sp, #80]
  455ea0:	ldr	x0, [sp, #56]
  455ea4:	ldr	w0, [x0, #8]
  455ea8:	cmp	w0, #0x0
  455eac:	b.ne	455f14 <ferror@plt+0x535a4>  // b.any
  455eb0:	ldr	x0, [sp, #56]
  455eb4:	ldr	x0, [x0, #48]
  455eb8:	str	x0, [sp, #88]
  455ebc:	b	455f04 <ferror@plt+0x53594>
  455ec0:	ldr	x0, [sp, #88]
  455ec4:	ldr	x1, [x0, #8]
  455ec8:	ldr	x0, [sp, #88]
  455ecc:	ldr	x2, [x0, #16]
  455ed0:	add	x5, sp, #0x30
  455ed4:	adrp	x0, 455000 <ferror@plt+0x52690>
  455ed8:	add	x4, x0, #0x9a0
  455edc:	mov	x3, #0x18                  	// #24
  455ee0:	mov	x0, x5
  455ee4:	bl	402560 <bsearch@plt>
  455ee8:	str	x0, [sp, #80]
  455eec:	ldr	x0, [sp, #80]
  455ef0:	cmp	x0, #0x0
  455ef4:	b.ne	455f7c <ferror@plt+0x5360c>  // b.any
  455ef8:	ldr	x0, [sp, #88]
  455efc:	ldr	x0, [x0]
  455f00:	str	x0, [sp, #88]
  455f04:	ldr	x0, [sp, #88]
  455f08:	cmp	x0, #0x0
  455f0c:	b.ne	455ec0 <ferror@plt+0x53550>  // b.any
  455f10:	b	455f90 <ferror@plt+0x53620>
  455f14:	ldr	x0, [sp, #56]
  455f18:	add	x0, x0, #0x30
  455f1c:	str	x0, [sp, #72]
  455f20:	ldr	x0, [sp, #72]
  455f24:	ldar	x0, [x0]
  455f28:	str	x0, [sp, #88]
  455f2c:	ldr	x0, [sp, #88]
  455f30:	cmp	x0, #0x0
  455f34:	b.eq	455f84 <ferror@plt+0x53614>  // b.none
  455f38:	ldr	x0, [sp, #88]
  455f3c:	ldr	x1, [x0, #8]
  455f40:	ldr	x0, [sp, #88]
  455f44:	ldr	x2, [x0, #16]
  455f48:	add	x5, sp, #0x30
  455f4c:	adrp	x0, 455000 <ferror@plt+0x52690>
  455f50:	add	x4, x0, #0x9a0
  455f54:	mov	x3, #0x18                  	// #24
  455f58:	mov	x0, x5
  455f5c:	bl	402560 <bsearch@plt>
  455f60:	str	x0, [sp, #80]
  455f64:	ldr	x0, [sp, #80]
  455f68:	cmp	x0, #0x0
  455f6c:	b.ne	455f8c <ferror@plt+0x5361c>  // b.any
  455f70:	ldr	x0, [sp, #88]
  455f74:	str	x0, [sp, #72]
  455f78:	b	455f20 <ferror@plt+0x535b0>
  455f7c:	nop
  455f80:	b	455f90 <ferror@plt+0x53620>
  455f84:	nop
  455f88:	b	455f90 <ferror@plt+0x53620>
  455f8c:	nop
  455f90:	ldr	x0, [sp, #80]
  455f94:	cmp	x0, #0x0
  455f98:	b.ne	455fc0 <ferror@plt+0x53650>  // b.any
  455f9c:	ldr	x0, [sp, #48]
  455fa0:	ldr	x5, [sp, #40]
  455fa4:	mov	x4, #0x0                   	// #0
  455fa8:	mov	x3, #0x0                   	// #0
  455fac:	mov	x2, #0x0                   	// #0
  455fb0:	mov	x1, x0
  455fb4:	ldr	x0, [sp, #24]
  455fb8:	blr	x5
  455fbc:	b	455fec <ferror@plt+0x5367c>
  455fc0:	ldr	x1, [sp, #48]
  455fc4:	ldr	x0, [sp, #80]
  455fc8:	ldr	x2, [x0]
  455fcc:	ldr	x0, [sp, #80]
  455fd0:	ldr	x3, [x0, #8]
  455fd4:	ldr	x0, [sp, #80]
  455fd8:	ldr	x0, [x0, #16]
  455fdc:	ldr	x5, [sp, #40]
  455fe0:	mov	x4, x0
  455fe4:	ldr	x0, [sp, #24]
  455fe8:	blr	x5
  455fec:	nop
  455ff0:	ldp	x29, x30, [sp], #96
  455ff4:	ret
  455ff8:	stp	x29, x30, [sp, #-160]!
  455ffc:	mov	x29, sp
  456000:	str	x0, [sp, #24]
  456004:	add	x0, sp, #0x20
  456008:	mov	x1, x0
  45600c:	ldr	x0, [sp, #24]
  456010:	bl	4802e0 <_obstack_memory_used@@Base+0x10d7c>
  456014:	cmp	w0, #0x0
  456018:	b.ge	456024 <ferror@plt+0x536b4>  // b.tcont
  45601c:	mov	w0, #0x0                   	// #0
  456020:	b	456038 <ferror@plt+0x536c8>
  456024:	ldr	w0, [sp, #48]
  456028:	and	w0, w0, #0xf000
  45602c:	cmp	w0, #0xa, lsl #12
  456030:	cset	w0, eq  // eq = none
  456034:	and	w0, w0, #0xff
  456038:	ldp	x29, x30, [sp], #160
  45603c:	ret
  456040:	stp	x29, x30, [sp, #-96]!
  456044:	mov	x29, sp
  456048:	str	x0, [sp, #56]
  45604c:	str	x1, [sp, #48]
  456050:	str	x2, [sp, #40]
  456054:	str	x3, [sp, #32]
  456058:	str	x4, [sp, #24]
  45605c:	mov	x0, #0x80                  	// #128
  456060:	str	x0, [sp, #88]
  456064:	ldr	x3, [sp, #32]
  456068:	ldr	x2, [sp, #40]
  45606c:	ldr	x1, [sp, #88]
  456070:	ldr	x0, [sp, #56]
  456074:	bl	454bec <ferror@plt+0x5227c>
  456078:	str	x0, [sp, #80]
  45607c:	ldr	x0, [sp, #80]
  456080:	cmp	x0, #0x0
  456084:	b.ne	456090 <ferror@plt+0x53720>  // b.any
  456088:	mov	x0, #0x0                   	// #0
  45608c:	b	456130 <ferror@plt+0x537c0>
  456090:	ldr	x2, [sp, #88]
  456094:	ldr	x1, [sp, #80]
  456098:	ldr	x0, [sp, #48]
  45609c:	bl	4023b0 <readlink@plt>
  4560a0:	str	x0, [sp, #72]
  4560a4:	ldr	x0, [sp, #72]
  4560a8:	cmp	x0, #0x0
  4560ac:	b.ge	4560d0 <ferror@plt+0x53760>  // b.tcont
  4560b0:	ldr	x4, [sp, #32]
  4560b4:	ldr	x3, [sp, #40]
  4560b8:	ldr	x2, [sp, #88]
  4560bc:	ldr	x1, [sp, #80]
  4560c0:	ldr	x0, [sp, #56]
  4560c4:	bl	454e2c <ferror@plt+0x524bc>
  4560c8:	mov	x0, #0x0                   	// #0
  4560cc:	b	456130 <ferror@plt+0x537c0>
  4560d0:	ldr	x0, [sp, #88]
  4560d4:	sub	x1, x0, #0x1
  4560d8:	ldr	x0, [sp, #72]
  4560dc:	cmp	x1, x0
  4560e0:	b.ls	456108 <ferror@plt+0x53798>  // b.plast
  4560e4:	ldr	x0, [sp, #72]
  4560e8:	ldr	x1, [sp, #80]
  4560ec:	add	x0, x1, x0
  4560f0:	strb	wzr, [x0]
  4560f4:	ldr	x0, [sp, #24]
  4560f8:	ldr	x1, [sp, #88]
  4560fc:	str	x1, [x0]
  456100:	ldr	x0, [sp, #80]
  456104:	b	456130 <ferror@plt+0x537c0>
  456108:	ldr	x4, [sp, #32]
  45610c:	ldr	x3, [sp, #40]
  456110:	ldr	x2, [sp, #88]
  456114:	ldr	x1, [sp, #80]
  456118:	ldr	x0, [sp, #56]
  45611c:	bl	454e2c <ferror@plt+0x524bc>
  456120:	ldr	x0, [sp, #88]
  456124:	lsl	x0, x0, #1
  456128:	str	x0, [sp, #88]
  45612c:	b	456064 <ferror@plt+0x536f4>
  456130:	ldp	x29, x30, [sp], #96
  456134:	ret
  456138:	stp	x29, x30, [sp, #-144]!
  45613c:	mov	x29, sp
  456140:	str	x0, [sp, #56]
  456144:	str	x1, [sp, #48]
  456148:	str	x2, [sp, #40]
  45614c:	str	x3, [sp, #32]
  456150:	str	x4, [sp, #24]
  456154:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  456158:	add	x0, x0, #0x4f8
  45615c:	str	x0, [sp, #120]
  456160:	ldr	x0, [sp, #120]
  456164:	bl	402330 <strlen@plt>
  456168:	str	x0, [sp, #112]
  45616c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  456170:	add	x0, x0, #0x518
  456174:	str	x0, [sp, #104]
  456178:	ldr	x0, [sp, #104]
  45617c:	bl	402330 <strlen@plt>
  456180:	str	x0, [sp, #96]
  456184:	ldr	x0, [sp, #40]
  456188:	lsl	x1, x0, #1
  45618c:	ldr	x0, [sp, #112]
  456190:	add	x1, x1, x0
  456194:	ldr	x0, [sp, #96]
  456198:	add	x0, x1, x0
  45619c:	add	x0, x0, #0x2
  4561a0:	str	x0, [sp, #88]
  4561a4:	ldr	x3, [sp, #24]
  4561a8:	ldr	x2, [sp, #32]
  4561ac:	ldr	x1, [sp, #88]
  4561b0:	ldr	x0, [sp, #56]
  4561b4:	bl	454bec <ferror@plt+0x5227c>
  4561b8:	str	x0, [sp, #80]
  4561bc:	ldr	x0, [sp, #80]
  4561c0:	cmp	x0, #0x0
  4561c4:	b.ne	4561d0 <ferror@plt+0x53860>  // b.any
  4561c8:	mov	w0, #0xffffffff            	// #-1
  4561cc:	b	456330 <ferror@plt+0x539c0>
  4561d0:	ldr	x0, [sp, #80]
  4561d4:	str	x0, [sp, #136]
  4561d8:	ldr	x2, [sp, #112]
  4561dc:	ldr	x1, [sp, #120]
  4561e0:	ldr	x0, [sp, #136]
  4561e4:	bl	4022e0 <memcpy@plt>
  4561e8:	ldr	x1, [sp, #136]
  4561ec:	ldr	x0, [sp, #112]
  4561f0:	add	x0, x1, x0
  4561f4:	str	x0, [sp, #136]
  4561f8:	str	xzr, [sp, #128]
  4561fc:	b	4562c8 <ferror@plt+0x53958>
  456200:	ldr	x1, [sp, #48]
  456204:	ldr	x0, [sp, #128]
  456208:	add	x0, x1, x0
  45620c:	ldrb	w0, [x0]
  456210:	strb	w0, [sp, #75]
  456214:	ldrb	w0, [sp, #75]
  456218:	lsr	w0, w0, #4
  45621c:	strb	w0, [sp, #74]
  456220:	ldrb	w0, [sp, #74]
  456224:	cmp	w0, #0x9
  456228:	b.hi	45623c <ferror@plt+0x538cc>  // b.pmore
  45622c:	ldrb	w0, [sp, #74]
  456230:	add	w0, w0, #0x30
  456234:	and	w1, w0, #0xff
  456238:	b	456248 <ferror@plt+0x538d8>
  45623c:	ldrb	w0, [sp, #74]
  456240:	add	w0, w0, #0x57
  456244:	and	w1, w0, #0xff
  456248:	ldr	x0, [sp, #136]
  45624c:	add	x2, x0, #0x1
  456250:	str	x2, [sp, #136]
  456254:	strb	w1, [x0]
  456258:	ldrb	w0, [sp, #75]
  45625c:	and	w0, w0, #0xf
  456260:	strb	w0, [sp, #74]
  456264:	ldrb	w0, [sp, #74]
  456268:	cmp	w0, #0x9
  45626c:	b.hi	456280 <ferror@plt+0x53910>  // b.pmore
  456270:	ldrb	w0, [sp, #74]
  456274:	add	w0, w0, #0x30
  456278:	and	w1, w0, #0xff
  45627c:	b	45628c <ferror@plt+0x5391c>
  456280:	ldrb	w0, [sp, #74]
  456284:	add	w0, w0, #0x57
  456288:	and	w1, w0, #0xff
  45628c:	ldr	x0, [sp, #136]
  456290:	add	x2, x0, #0x1
  456294:	str	x2, [sp, #136]
  456298:	strb	w1, [x0]
  45629c:	ldr	x0, [sp, #128]
  4562a0:	cmp	x0, #0x0
  4562a4:	b.ne	4562bc <ferror@plt+0x5394c>  // b.any
  4562a8:	ldr	x0, [sp, #136]
  4562ac:	add	x1, x0, #0x1
  4562b0:	str	x1, [sp, #136]
  4562b4:	mov	w1, #0x2f                  	// #47
  4562b8:	strb	w1, [x0]
  4562bc:	ldr	x0, [sp, #128]
  4562c0:	add	x0, x0, #0x1
  4562c4:	str	x0, [sp, #128]
  4562c8:	ldr	x1, [sp, #128]
  4562cc:	ldr	x0, [sp, #40]
  4562d0:	cmp	x1, x0
  4562d4:	b.cc	456200 <ferror@plt+0x53890>  // b.lo, b.ul, b.last
  4562d8:	ldr	x2, [sp, #96]
  4562dc:	ldr	x1, [sp, #104]
  4562e0:	ldr	x0, [sp, #136]
  4562e4:	bl	4022e0 <memcpy@plt>
  4562e8:	ldr	x1, [sp, #136]
  4562ec:	ldr	x0, [sp, #96]
  4562f0:	add	x0, x1, x0
  4562f4:	strb	wzr, [x0]
  4562f8:	add	x0, sp, #0x44
  4562fc:	mov	x3, x0
  456300:	ldr	x2, [sp, #24]
  456304:	ldr	x1, [sp, #32]
  456308:	ldr	x0, [sp, #80]
  45630c:	bl	455644 <ferror@plt+0x52cd4>
  456310:	str	w0, [sp, #76]
  456314:	ldr	x4, [sp, #24]
  456318:	ldr	x3, [sp, #32]
  45631c:	ldr	x2, [sp, #88]
  456320:	ldr	x1, [sp, #80]
  456324:	ldr	x0, [sp, #56]
  456328:	bl	454e2c <ferror@plt+0x524bc>
  45632c:	ldr	w0, [sp, #76]
  456330:	ldp	x29, x30, [sp], #144
  456334:	ret
  456338:	stp	x29, x30, [sp, #-112]!
  45633c:	mov	x29, sp
  456340:	str	x0, [sp, #72]
  456344:	str	x1, [sp, #64]
  456348:	str	x2, [sp, #56]
  45634c:	str	x3, [sp, #48]
  456350:	str	x4, [sp, #40]
  456354:	str	x5, [sp, #32]
  456358:	str	x6, [sp, #24]
  45635c:	str	x7, [sp, #16]
  456360:	ldr	x0, [sp, #32]
  456364:	bl	402330 <strlen@plt>
  456368:	str	x0, [sp, #104]
  45636c:	ldr	x1, [sp, #56]
  456370:	ldr	x0, [sp, #40]
  456374:	add	x1, x1, x0
  456378:	ldr	x0, [sp, #104]
  45637c:	add	x0, x1, x0
  456380:	add	x0, x0, #0x1
  456384:	str	x0, [sp, #96]
  456388:	ldr	x3, [sp, #16]
  45638c:	ldr	x2, [sp, #24]
  456390:	ldr	x1, [sp, #96]
  456394:	ldr	x0, [sp, #72]
  456398:	bl	454bec <ferror@plt+0x5227c>
  45639c:	str	x0, [sp, #88]
  4563a0:	ldr	x0, [sp, #88]
  4563a4:	cmp	x0, #0x0
  4563a8:	b.ne	4563b4 <ferror@plt+0x53a44>  // b.any
  4563ac:	mov	w0, #0xffffffff            	// #-1
  4563b0:	b	456454 <ferror@plt+0x53ae4>
  4563b4:	ldr	x2, [sp, #56]
  4563b8:	ldr	x1, [sp, #64]
  4563bc:	ldr	x0, [sp, #88]
  4563c0:	bl	4022e0 <memcpy@plt>
  4563c4:	ldr	x1, [sp, #88]
  4563c8:	ldr	x0, [sp, #56]
  4563cc:	add	x0, x1, x0
  4563d0:	ldr	x2, [sp, #40]
  4563d4:	ldr	x1, [sp, #48]
  4563d8:	bl	4022e0 <memcpy@plt>
  4563dc:	ldr	x1, [sp, #56]
  4563e0:	ldr	x0, [sp, #40]
  4563e4:	add	x0, x1, x0
  4563e8:	ldr	x1, [sp, #88]
  4563ec:	add	x0, x1, x0
  4563f0:	ldr	x2, [sp, #104]
  4563f4:	ldr	x1, [sp, #32]
  4563f8:	bl	4022e0 <memcpy@plt>
  4563fc:	ldr	x1, [sp, #56]
  456400:	ldr	x0, [sp, #40]
  456404:	add	x1, x1, x0
  456408:	ldr	x0, [sp, #104]
  45640c:	add	x0, x1, x0
  456410:	ldr	x1, [sp, #88]
  456414:	add	x0, x1, x0
  456418:	strb	wzr, [x0]
  45641c:	add	x0, sp, #0x50
  456420:	mov	x3, x0
  456424:	ldr	x2, [sp, #16]
  456428:	ldr	x1, [sp, #24]
  45642c:	ldr	x0, [sp, #88]
  456430:	bl	455644 <ferror@plt+0x52cd4>
  456434:	str	w0, [sp, #84]
  456438:	ldr	x4, [sp, #16]
  45643c:	ldr	x3, [sp, #24]
  456440:	ldr	x2, [sp, #96]
  456444:	ldr	x1, [sp, #88]
  456448:	ldr	x0, [sp, #72]
  45644c:	bl	454e2c <ferror@plt+0x524bc>
  456450:	ldr	w0, [sp, #84]
  456454:	ldp	x29, x30, [sp], #112
  456458:	ret
  45645c:	stp	x29, x30, [sp, #-176]!
  456460:	mov	x29, sp
  456464:	str	x19, [sp, #16]
  456468:	str	x0, [sp, #72]
  45646c:	str	x1, [sp, #64]
  456470:	str	x2, [sp, #56]
  456474:	str	x3, [sp, #48]
  456478:	str	x4, [sp, #40]
  45647c:	mov	w0, #0xffffffff            	// #-1
  456480:	str	w0, [sp, #172]
  456484:	str	xzr, [sp, #160]
  456488:	str	xzr, [sp, #152]
  45648c:	b	456630 <ferror@plt+0x53cc0>
  456490:	add	x0, sp, #0x58
  456494:	mov	x4, x0
  456498:	ldr	x3, [sp, #40]
  45649c:	ldr	x2, [sp, #48]
  4564a0:	ldr	x1, [sp, #64]
  4564a4:	ldr	x0, [sp, #72]
  4564a8:	bl	456040 <ferror@plt+0x536d0>
  4564ac:	str	x0, [sp, #128]
  4564b0:	ldr	x0, [sp, #128]
  4564b4:	cmp	x0, #0x0
  4564b8:	b.eq	456644 <ferror@plt+0x53cd4>  // b.none
  4564bc:	ldr	x0, [sp, #128]
  4564c0:	ldrb	w0, [x0]
  4564c4:	cmp	w0, #0x2f
  4564c8:	b.ne	4564d8 <ferror@plt+0x53b68>  // b.any
  4564cc:	ldr	x0, [sp, #128]
  4564d0:	str	x0, [sp, #64]
  4564d4:	b	4565fc <ferror@plt+0x53c8c>
  4564d8:	mov	w1, #0x2f                  	// #47
  4564dc:	ldr	x0, [sp, #64]
  4564e0:	bl	402610 <strrchr@plt>
  4564e4:	str	x0, [sp, #120]
  4564e8:	ldr	x0, [sp, #120]
  4564ec:	cmp	x0, #0x0
  4564f0:	b.ne	456500 <ferror@plt+0x53b90>  // b.any
  4564f4:	ldr	x0, [sp, #128]
  4564f8:	str	x0, [sp, #64]
  4564fc:	b	4565fc <ferror@plt+0x53c8c>
  456500:	ldr	x0, [sp, #120]
  456504:	add	x0, x0, #0x1
  456508:	str	x0, [sp, #120]
  45650c:	ldr	x1, [sp, #120]
  456510:	ldr	x0, [sp, #64]
  456514:	sub	x0, x1, x0
  456518:	mov	x19, x0
  45651c:	ldr	x0, [sp, #128]
  456520:	bl	402330 <strlen@plt>
  456524:	add	x0, x19, x0
  456528:	add	x0, x0, #0x1
  45652c:	str	x0, [sp, #112]
  456530:	ldr	x3, [sp, #40]
  456534:	ldr	x2, [sp, #48]
  456538:	ldr	x1, [sp, #112]
  45653c:	ldr	x0, [sp, #72]
  456540:	bl	454bec <ferror@plt+0x5227c>
  456544:	str	x0, [sp, #104]
  456548:	ldr	x0, [sp, #104]
  45654c:	cmp	x0, #0x0
  456550:	b.eq	456768 <ferror@plt+0x53df8>  // b.none
  456554:	ldr	x1, [sp, #120]
  456558:	ldr	x0, [sp, #64]
  45655c:	sub	x0, x1, x0
  456560:	mov	x2, x0
  456564:	ldr	x1, [sp, #64]
  456568:	ldr	x0, [sp, #104]
  45656c:	bl	4022e0 <memcpy@plt>
  456570:	ldr	x1, [sp, #120]
  456574:	ldr	x0, [sp, #64]
  456578:	sub	x0, x1, x0
  45657c:	mov	x1, x0
  456580:	ldr	x0, [sp, #104]
  456584:	add	x19, x0, x1
  456588:	ldr	x0, [sp, #128]
  45658c:	bl	402330 <strlen@plt>
  456590:	mov	x2, x0
  456594:	ldr	x1, [sp, #128]
  456598:	mov	x0, x19
  45659c:	bl	4022e0 <memcpy@plt>
  4565a0:	ldr	x1, [sp, #120]
  4565a4:	ldr	x0, [sp, #64]
  4565a8:	sub	x0, x1, x0
  4565ac:	mov	x19, x0
  4565b0:	ldr	x0, [sp, #128]
  4565b4:	bl	402330 <strlen@plt>
  4565b8:	add	x0, x19, x0
  4565bc:	ldr	x1, [sp, #104]
  4565c0:	add	x0, x1, x0
  4565c4:	strb	wzr, [x0]
  4565c8:	ldr	x0, [sp, #88]
  4565cc:	ldr	x4, [sp, #40]
  4565d0:	ldr	x3, [sp, #48]
  4565d4:	mov	x2, x0
  4565d8:	ldr	x1, [sp, #128]
  4565dc:	ldr	x0, [sp, #72]
  4565e0:	bl	454e2c <ferror@plt+0x524bc>
  4565e4:	ldr	x0, [sp, #104]
  4565e8:	str	x0, [sp, #64]
  4565ec:	ldr	x0, [sp, #104]
  4565f0:	str	x0, [sp, #128]
  4565f4:	ldr	x0, [sp, #112]
  4565f8:	str	x0, [sp, #88]
  4565fc:	ldr	x0, [sp, #160]
  456600:	cmp	x0, #0x0
  456604:	b.eq	456620 <ferror@plt+0x53cb0>  // b.none
  456608:	ldr	x4, [sp, #40]
  45660c:	ldr	x3, [sp, #48]
  456610:	ldr	x2, [sp, #152]
  456614:	ldr	x1, [sp, #160]
  456618:	ldr	x0, [sp, #72]
  45661c:	bl	454e2c <ferror@plt+0x524bc>
  456620:	ldr	x0, [sp, #128]
  456624:	str	x0, [sp, #160]
  456628:	ldr	x0, [sp, #88]
  45662c:	str	x0, [sp, #152]
  456630:	ldr	x0, [sp, #64]
  456634:	bl	455ff8 <ferror@plt+0x53688>
  456638:	cmp	w0, #0x0
  45663c:	b.ne	456490 <ferror@plt+0x53b20>  // b.any
  456640:	b	456648 <ferror@plt+0x53cd8>
  456644:	nop
  456648:	mov	w1, #0x2f                  	// #47
  45664c:	ldr	x0, [sp, #64]
  456650:	bl	402610 <strrchr@plt>
  456654:	str	x0, [sp, #120]
  456658:	ldr	x0, [sp, #120]
  45665c:	cmp	x0, #0x0
  456660:	b.ne	456678 <ferror@plt+0x53d08>  // b.any
  456664:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  456668:	add	x0, x0, #0x520
  45666c:	str	x0, [sp, #144]
  456670:	str	xzr, [sp, #136]
  456674:	b	45669c <ferror@plt+0x53d2c>
  456678:	ldr	x0, [sp, #120]
  45667c:	add	x0, x0, #0x1
  456680:	str	x0, [sp, #120]
  456684:	ldr	x0, [sp, #64]
  456688:	str	x0, [sp, #144]
  45668c:	ldr	x1, [sp, #120]
  456690:	ldr	x0, [sp, #64]
  456694:	sub	x0, x1, x0
  456698:	str	x0, [sp, #136]
  45669c:	ldr	x7, [sp, #40]
  4566a0:	ldr	x6, [sp, #48]
  4566a4:	ldr	x5, [sp, #56]
  4566a8:	mov	x4, #0x0                   	// #0
  4566ac:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4566b0:	add	x3, x0, #0x520
  4566b4:	ldr	x2, [sp, #136]
  4566b8:	ldr	x1, [sp, #144]
  4566bc:	ldr	x0, [sp, #72]
  4566c0:	bl	456338 <ferror@plt+0x539c8>
  4566c4:	str	w0, [sp, #100]
  4566c8:	ldr	w0, [sp, #100]
  4566cc:	cmp	w0, #0x0
  4566d0:	b.lt	4566e0 <ferror@plt+0x53d70>  // b.tstop
  4566d4:	ldr	w0, [sp, #100]
  4566d8:	str	w0, [sp, #172]
  4566dc:	b	456774 <ferror@plt+0x53e04>
  4566e0:	ldr	x7, [sp, #40]
  4566e4:	ldr	x6, [sp, #48]
  4566e8:	ldr	x5, [sp, #56]
  4566ec:	mov	x4, #0x7                   	// #7
  4566f0:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4566f4:	add	x3, x0, #0x528
  4566f8:	ldr	x2, [sp, #136]
  4566fc:	ldr	x1, [sp, #144]
  456700:	ldr	x0, [sp, #72]
  456704:	bl	456338 <ferror@plt+0x539c8>
  456708:	str	w0, [sp, #100]
  45670c:	ldr	w0, [sp, #100]
  456710:	cmp	w0, #0x0
  456714:	b.lt	456724 <ferror@plt+0x53db4>  // b.tstop
  456718:	ldr	w0, [sp, #100]
  45671c:	str	w0, [sp, #172]
  456720:	b	456774 <ferror@plt+0x53e04>
  456724:	ldr	x7, [sp, #40]
  456728:	ldr	x6, [sp, #48]
  45672c:	ldr	x5, [sp, #56]
  456730:	ldr	x4, [sp, #136]
  456734:	ldr	x3, [sp, #144]
  456738:	mov	x2, #0xf                   	// #15
  45673c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  456740:	add	x1, x0, #0x530
  456744:	ldr	x0, [sp, #72]
  456748:	bl	456338 <ferror@plt+0x539c8>
  45674c:	str	w0, [sp, #100]
  456750:	ldr	w0, [sp, #100]
  456754:	cmp	w0, #0x0
  456758:	b.lt	456770 <ferror@plt+0x53e00>  // b.tstop
  45675c:	ldr	w0, [sp, #100]
  456760:	str	w0, [sp, #172]
  456764:	b	456774 <ferror@plt+0x53e04>
  456768:	nop
  45676c:	b	456774 <ferror@plt+0x53e04>
  456770:	nop
  456774:	ldr	x0, [sp, #160]
  456778:	cmp	x0, #0x0
  45677c:	b.eq	4567a4 <ferror@plt+0x53e34>  // b.none
  456780:	ldr	x0, [sp, #152]
  456784:	cmp	x0, #0x0
  456788:	b.eq	4567a4 <ferror@plt+0x53e34>  // b.none
  45678c:	ldr	x4, [sp, #40]
  456790:	ldr	x3, [sp, #48]
  456794:	ldr	x2, [sp, #152]
  456798:	ldr	x1, [sp, #160]
  45679c:	ldr	x0, [sp, #72]
  4567a0:	bl	454e2c <ferror@plt+0x524bc>
  4567a4:	ldr	w0, [sp, #172]
  4567a8:	ldr	x19, [sp, #16]
  4567ac:	ldp	x29, x30, [sp], #176
  4567b0:	ret
  4567b4:	stp	x29, x30, [sp, #-80]!
  4567b8:	mov	x29, sp
  4567bc:	str	x0, [sp, #56]
  4567c0:	str	x1, [sp, #48]
  4567c4:	str	x2, [sp, #40]
  4567c8:	str	w3, [sp, #36]
  4567cc:	str	x4, [sp, #24]
  4567d0:	str	x5, [sp, #16]
  4567d4:	ldr	x4, [sp, #16]
  4567d8:	ldr	x3, [sp, #24]
  4567dc:	ldr	x2, [sp, #40]
  4567e0:	ldr	x1, [sp, #48]
  4567e4:	ldr	x0, [sp, #56]
  4567e8:	bl	45645c <ferror@plt+0x53aec>
  4567ec:	str	w0, [sp, #76]
  4567f0:	ldr	w0, [sp, #76]
  4567f4:	cmp	w0, #0x0
  4567f8:	b.ge	456804 <ferror@plt+0x53e94>  // b.tcont
  4567fc:	mov	w0, #0xffffffff            	// #-1
  456800:	b	456854 <ferror@plt+0x53ee4>
  456804:	ldr	w0, [sp, #36]
  456808:	cmp	w0, #0x0
  45680c:	b.eq	456850 <ferror@plt+0x53ee0>  // b.none
  456810:	ldr	x3, [sp, #16]
  456814:	ldr	x2, [sp, #24]
  456818:	ldr	w1, [sp, #76]
  45681c:	ldr	x0, [sp, #56]
  456820:	bl	4557e4 <ferror@plt+0x52e74>
  456824:	str	w0, [sp, #72]
  456828:	ldr	w1, [sp, #72]
  45682c:	ldr	w0, [sp, #36]
  456830:	cmp	w1, w0
  456834:	b.eq	456850 <ferror@plt+0x53ee0>  // b.none
  456838:	ldr	x2, [sp, #16]
  45683c:	ldr	x1, [sp, #24]
  456840:	ldr	w0, [sp, #76]
  456844:	bl	4556f8 <ferror@plt+0x52d88>
  456848:	mov	w0, #0xffffffff            	// #-1
  45684c:	b	456854 <ferror@plt+0x53ee4>
  456850:	ldr	w0, [sp, #76]
  456854:	ldp	x29, x30, [sp], #80
  456858:	ret
  45685c:	nop
  456860:	ret
  456864:	stp	x29, x30, [sp, #-80]!
  456868:	mov	x29, sp
  45686c:	str	x0, [sp, #40]
  456870:	str	x1, [sp, #32]
  456874:	str	x2, [sp, #24]
  456878:	str	x3, [sp, #16]
  45687c:	ldr	x0, [sp, #16]
  456880:	ldr	w0, [x0]
  456884:	str	w0, [sp, #76]
  456888:	ldr	w0, [sp, #76]
  45688c:	cmp	w0, #0xe
  456890:	b.ls	45689c <ferror@plt+0x53f2c>  // b.plast
  456894:	mov	w0, #0x1                   	// #1
  456898:	b	456950 <ferror@plt+0x53fe0>
  45689c:	ldr	x0, [sp, #40]
  4568a0:	ldr	x0, [x0]
  4568a4:	str	x0, [sp, #64]
  4568a8:	ldr	x0, [sp, #24]
  4568ac:	ldr	x0, [x0]
  4568b0:	str	x0, [sp, #56]
  4568b4:	ldr	x1, [sp, #32]
  4568b8:	ldr	x0, [sp, #64]
  4568bc:	sub	x0, x1, x0
  4568c0:	cmp	x0, #0x3
  4568c4:	cset	w0, le
  4568c8:	and	w0, w0, #0xff
  4568cc:	and	x0, x0, #0xff
  4568d0:	cmp	x0, #0x0
  4568d4:	b.eq	4568e4 <ferror@plt+0x53f74>  // b.none
  4568d8:	bl	45685c <ferror@plt+0x53eec>
  4568dc:	mov	w0, #0x0                   	// #0
  4568e0:	b	456950 <ferror@plt+0x53fe0>
  4568e4:	ldr	x0, [sp, #64]
  4568e8:	ldr	w0, [x0]
  4568ec:	str	w0, [sp, #52]
  4568f0:	ldr	w1, [sp, #52]
  4568f4:	ldr	w0, [sp, #76]
  4568f8:	lsl	x0, x1, x0
  4568fc:	ldr	x1, [sp, #56]
  456900:	orr	x0, x1, x0
  456904:	str	x0, [sp, #56]
  456908:	ldr	w0, [sp, #76]
  45690c:	add	w0, w0, #0x20
  456910:	str	w0, [sp, #76]
  456914:	ldr	x0, [sp, #64]
  456918:	add	x0, x0, #0x4
  45691c:	str	x0, [sp, #64]
  456920:	ldr	x0, [sp, #64]
  456924:	prfm	pldl1strm, [x0]
  456928:	ldr	x0, [sp, #40]
  45692c:	ldr	x1, [sp, #64]
  456930:	str	x1, [x0]
  456934:	ldr	x0, [sp, #24]
  456938:	ldr	x1, [sp, #56]
  45693c:	str	x1, [x0]
  456940:	ldr	x0, [sp, #16]
  456944:	ldr	w1, [sp, #76]
  456948:	str	w1, [x0]
  45694c:	mov	w0, #0x1                   	// #1
  456950:	ldp	x29, x30, [sp], #80
  456954:	ret
  456958:	stp	x29, x30, [sp, #-304]!
  45695c:	mov	x29, sp
  456960:	str	x0, [sp, #40]
  456964:	str	x1, [sp, #32]
  456968:	str	x2, [sp, #24]
  45696c:	str	x3, [sp, #16]
  456970:	ldr	x0, [sp, #24]
  456974:	add	x0, x0, #0x1, lsl #12
  456978:	str	x0, [sp, #184]
  45697c:	add	x0, sp, #0x88
  456980:	mov	x2, #0x20                  	// #32
  456984:	mov	w1, #0x0                   	// #0
  456988:	bl	402530 <memset@plt>
  45698c:	str	xzr, [sp, #296]
  456990:	b	456afc <ferror@plt+0x5418c>
  456994:	ldr	x1, [sp, #40]
  456998:	ldr	x0, [sp, #296]
  45699c:	add	x0, x1, x0
  4569a0:	ldrb	w0, [x0]
  4569a4:	cmp	w0, #0xf
  4569a8:	cset	w0, hi  // hi = pmore
  4569ac:	and	w0, w0, #0xff
  4569b0:	and	x0, x0, #0xff
  4569b4:	cmp	x0, #0x0
  4569b8:	b.eq	4569c8 <ferror@plt+0x54058>  // b.none
  4569bc:	bl	45685c <ferror@plt+0x53eec>
  4569c0:	mov	w0, #0x0                   	// #0
  4569c4:	b	457270 <ferror@plt+0x54900>
  4569c8:	ldr	x1, [sp, #40]
  4569cc:	ldr	x0, [sp, #296]
  4569d0:	add	x0, x1, x0
  4569d4:	ldrb	w0, [x0]
  4569d8:	sxtw	x0, w0
  4569dc:	lsl	x0, x0, #1
  4569e0:	add	x1, sp, #0x88
  4569e4:	ldrh	w0, [x1, x0]
  4569e8:	cmp	w0, #0x0
  4569ec:	b.ne	456a4c <ferror@plt+0x540dc>  // b.any
  4569f0:	ldr	x1, [sp, #40]
  4569f4:	ldr	x0, [sp, #296]
  4569f8:	add	x0, x1, x0
  4569fc:	ldrb	w0, [x0]
  456a00:	mov	w1, w0
  456a04:	ldr	x0, [sp, #296]
  456a08:	and	w2, w0, #0xffff
  456a0c:	sxtw	x0, w1
  456a10:	lsl	x0, x0, #1
  456a14:	add	x1, sp, #0x68
  456a18:	strh	w2, [x1, x0]
  456a1c:	ldr	x1, [sp, #40]
  456a20:	ldr	x0, [sp, #296]
  456a24:	add	x0, x1, x0
  456a28:	ldrb	w0, [x0]
  456a2c:	mov	w1, w0
  456a30:	ldr	x0, [sp, #296]
  456a34:	and	w2, w0, #0xffff
  456a38:	sxtw	x0, w1
  456a3c:	lsl	x0, x0, #1
  456a40:	add	x1, sp, #0x48
  456a44:	strh	w2, [x1, x0]
  456a48:	b	456ab4 <ferror@plt+0x54144>
  456a4c:	ldr	x1, [sp, #40]
  456a50:	ldr	x0, [sp, #296]
  456a54:	add	x0, x1, x0
  456a58:	ldrb	w0, [x0]
  456a5c:	sxtw	x0, w0
  456a60:	lsl	x0, x0, #1
  456a64:	add	x1, sp, #0x48
  456a68:	ldrh	w0, [x1, x0]
  456a6c:	and	x0, x0, #0xffff
  456a70:	lsl	x0, x0, #1
  456a74:	ldr	x1, [sp, #184]
  456a78:	add	x0, x1, x0
  456a7c:	ldr	x1, [sp, #296]
  456a80:	and	w1, w1, #0xffff
  456a84:	strh	w1, [x0]
  456a88:	ldr	x1, [sp, #40]
  456a8c:	ldr	x0, [sp, #296]
  456a90:	add	x0, x1, x0
  456a94:	ldrb	w0, [x0]
  456a98:	mov	w1, w0
  456a9c:	ldr	x0, [sp, #296]
  456aa0:	and	w2, w0, #0xffff
  456aa4:	sxtw	x0, w1
  456aa8:	lsl	x0, x0, #1
  456aac:	add	x1, sp, #0x48
  456ab0:	strh	w2, [x1, x0]
  456ab4:	ldr	x1, [sp, #40]
  456ab8:	ldr	x0, [sp, #296]
  456abc:	add	x0, x1, x0
  456ac0:	ldrb	w0, [x0]
  456ac4:	mov	w3, w0
  456ac8:	sxtw	x0, w3
  456acc:	lsl	x0, x0, #1
  456ad0:	add	x1, sp, #0x88
  456ad4:	ldrh	w0, [x1, x0]
  456ad8:	add	w0, w0, #0x1
  456adc:	and	w2, w0, #0xffff
  456ae0:	sxtw	x0, w3
  456ae4:	lsl	x0, x0, #1
  456ae8:	add	x1, sp, #0x88
  456aec:	strh	w2, [x1, x0]
  456af0:	ldr	x0, [sp, #296]
  456af4:	add	x0, x0, #0x1
  456af8:	str	x0, [sp, #296]
  456afc:	ldr	x1, [sp, #296]
  456b00:	ldr	x0, [sp, #32]
  456b04:	cmp	x1, x0
  456b08:	b.cc	456994 <ferror@plt+0x54024>  // b.lo, b.ul, b.last
  456b0c:	mov	x2, #0x800                 	// #2048
  456b10:	mov	w1, #0x0                   	// #0
  456b14:	ldr	x0, [sp, #16]
  456b18:	bl	402530 <memset@plt>
  456b1c:	str	wzr, [sp, #284]
  456b20:	mov	x0, #0x1                   	// #1
  456b24:	str	x0, [sp, #288]
  456b28:	b	456d48 <ferror@plt+0x543d8>
  456b2c:	ldr	x0, [sp, #288]
  456b30:	lsl	x0, x0, #1
  456b34:	add	x1, sp, #0x88
  456b38:	ldrh	w0, [x1, x0]
  456b3c:	str	w0, [sp, #172]
  456b40:	ldr	w0, [sp, #172]
  456b44:	cmp	w0, #0x0
  456b48:	b.eq	456d38 <ferror@plt+0x543c8>  // b.none
  456b4c:	ldr	x0, [sp, #288]
  456b50:	mov	w1, w0
  456b54:	mov	w0, #0x1                   	// #1
  456b58:	lsl	w0, w0, w1
  456b5c:	ldr	w1, [sp, #172]
  456b60:	cmp	w1, w0
  456b64:	cset	w0, hi  // hi = pmore
  456b68:	and	w0, w0, #0xff
  456b6c:	and	x0, x0, #0xff
  456b70:	cmp	x0, #0x0
  456b74:	b.eq	456b84 <ferror@plt+0x54214>  // b.none
  456b78:	bl	45685c <ferror@plt+0x53eec>
  456b7c:	mov	w0, #0x0                   	// #0
  456b80:	b	457270 <ferror@plt+0x54900>
  456b84:	ldr	x0, [sp, #288]
  456b88:	lsl	x0, x0, #1
  456b8c:	add	x1, sp, #0x68
  456b90:	ldrh	w0, [x1, x0]
  456b94:	str	w0, [sp, #268]
  456b98:	str	xzr, [sp, #296]
  456b9c:	b	456d24 <ferror@plt+0x543b4>
  456ba0:	ldr	w0, [sp, #268]
  456ba4:	and	w0, w0, #0xfffffe00
  456ba8:	cmp	w0, #0x0
  456bac:	cset	w0, ne  // ne = any
  456bb0:	and	w0, w0, #0xff
  456bb4:	and	x0, x0, #0xff
  456bb8:	cmp	x0, #0x0
  456bbc:	b.eq	456bcc <ferror@plt+0x5425c>  // b.none
  456bc0:	bl	45685c <ferror@plt+0x53eec>
  456bc4:	mov	w0, #0x0                   	// #0
  456bc8:	b	457270 <ferror@plt+0x54900>
  456bcc:	ldr	w0, [sp, #268]
  456bd0:	and	w1, w0, #0xffff
  456bd4:	ldr	x0, [sp, #288]
  456bd8:	and	w0, w0, #0xffff
  456bdc:	sub	w0, w0, #0x1
  456be0:	and	w0, w0, #0xffff
  456be4:	ubfiz	w0, w0, #9, #7
  456be8:	and	w0, w0, #0xffff
  456bec:	orr	w0, w1, w0
  456bf0:	strh	w0, [sp, #170]
  456bf4:	ldr	w0, [sp, #284]
  456bf8:	str	x0, [sp, #256]
  456bfc:	b	456c70 <ferror@plt+0x54300>
  456c00:	ldr	x0, [sp, #256]
  456c04:	lsl	x0, x0, #1
  456c08:	ldr	x1, [sp, #16]
  456c0c:	add	x0, x1, x0
  456c10:	ldrh	w0, [x0]
  456c14:	cmp	w0, #0x0
  456c18:	cset	w0, ne  // ne = any
  456c1c:	and	w0, w0, #0xff
  456c20:	and	x0, x0, #0xff
  456c24:	cmp	x0, #0x0
  456c28:	b.eq	456c38 <ferror@plt+0x542c8>  // b.none
  456c2c:	bl	45685c <ferror@plt+0x53eec>
  456c30:	mov	w0, #0x0                   	// #0
  456c34:	b	457270 <ferror@plt+0x54900>
  456c38:	ldr	x0, [sp, #256]
  456c3c:	lsl	x0, x0, #1
  456c40:	ldr	x1, [sp, #16]
  456c44:	add	x0, x1, x0
  456c48:	ldrh	w1, [sp, #170]
  456c4c:	strh	w1, [x0]
  456c50:	ldr	x0, [sp, #288]
  456c54:	mov	w1, w0
  456c58:	mov	w0, #0x1                   	// #1
  456c5c:	lsl	w0, w0, w1
  456c60:	sxtw	x0, w0
  456c64:	ldr	x1, [sp, #256]
  456c68:	add	x0, x1, x0
  456c6c:	str	x0, [sp, #256]
  456c70:	ldr	x0, [sp, #256]
  456c74:	cmp	x0, #0xff
  456c78:	b.ls	456c00 <ferror@plt+0x54290>  // b.plast
  456c7c:	ldr	x0, [sp, #296]
  456c80:	add	x1, x0, #0x1
  456c84:	ldr	w0, [sp, #172]
  456c88:	cmp	x1, x0
  456c8c:	b.cs	456ca8 <ferror@plt+0x54338>  // b.hs, b.nlast
  456c90:	ldr	w0, [sp, #268]
  456c94:	lsl	x0, x0, #1
  456c98:	ldr	x1, [sp, #184]
  456c9c:	add	x0, x1, x0
  456ca0:	ldrh	w0, [x0]
  456ca4:	str	w0, [sp, #268]
  456ca8:	ldr	x0, [sp, #288]
  456cac:	sub	w0, w0, #0x1
  456cb0:	mov	w1, #0x1                   	// #1
  456cb4:	lsl	w0, w1, w0
  456cb8:	str	w0, [sp, #252]
  456cbc:	b	456ccc <ferror@plt+0x5435c>
  456cc0:	ldr	w0, [sp, #252]
  456cc4:	lsr	w0, w0, #1
  456cc8:	str	w0, [sp, #252]
  456ccc:	ldr	w1, [sp, #284]
  456cd0:	ldr	w0, [sp, #252]
  456cd4:	and	w0, w1, w0
  456cd8:	cmp	w0, #0x0
  456cdc:	b.ne	456cc0 <ferror@plt+0x54350>  // b.any
  456ce0:	ldr	w0, [sp, #252]
  456ce4:	cmp	w0, #0x0
  456ce8:	b.ne	456cf4 <ferror@plt+0x54384>  // b.any
  456cec:	str	wzr, [sp, #284]
  456cf0:	b	456d18 <ferror@plt+0x543a8>
  456cf4:	ldr	w0, [sp, #252]
  456cf8:	sub	w0, w0, #0x1
  456cfc:	ldr	w1, [sp, #284]
  456d00:	and	w0, w1, w0
  456d04:	str	w0, [sp, #284]
  456d08:	ldr	w1, [sp, #284]
  456d0c:	ldr	w0, [sp, #252]
  456d10:	add	w0, w1, w0
  456d14:	str	w0, [sp, #284]
  456d18:	ldr	x0, [sp, #296]
  456d1c:	add	x0, x0, #0x1
  456d20:	str	x0, [sp, #296]
  456d24:	ldr	w0, [sp, #172]
  456d28:	ldr	x1, [sp, #296]
  456d2c:	cmp	x1, x0
  456d30:	b.cc	456ba0 <ferror@plt+0x54230>  // b.lo, b.ul, b.last
  456d34:	b	456d3c <ferror@plt+0x543cc>
  456d38:	nop
  456d3c:	ldr	x0, [sp, #288]
  456d40:	add	x0, x0, #0x1
  456d44:	str	x0, [sp, #288]
  456d48:	ldr	x0, [sp, #288]
  456d4c:	cmp	x0, #0x8
  456d50:	b.ls	456b2c <ferror@plt+0x541bc>  // b.plast
  456d54:	mov	x0, #0x9                   	// #9
  456d58:	str	x0, [sp, #288]
  456d5c:	b	456ec0 <ferror@plt+0x54550>
  456d60:	ldr	x0, [sp, #288]
  456d64:	lsl	x0, x0, #1
  456d68:	add	x1, sp, #0x88
  456d6c:	ldrh	w0, [x1, x0]
  456d70:	str	w0, [sp, #248]
  456d74:	ldr	w0, [sp, #248]
  456d78:	cmp	w0, #0x0
  456d7c:	b.eq	456eb0 <ferror@plt+0x54540>  // b.none
  456d80:	ldr	x0, [sp, #288]
  456d84:	sub	x0, x0, #0x9
  456d88:	ldr	w1, [sp, #284]
  456d8c:	and	w2, w1, #0xffff
  456d90:	lsl	x0, x0, #1
  456d94:	add	x1, sp, #0x38
  456d98:	strh	w2, [x1, x0]
  456d9c:	str	wzr, [sp, #244]
  456da0:	b	456e78 <ferror@plt+0x54508>
  456da4:	ldr	w0, [sp, #244]
  456da8:	ldr	w1, [sp, #248]
  456dac:	lsr	w0, w1, w0
  456db0:	and	w0, w0, #0x1
  456db4:	cmp	w0, #0x0
  456db8:	b.eq	456e6c <ferror@plt+0x544fc>  // b.none
  456dbc:	ldr	x0, [sp, #288]
  456dc0:	mov	w1, w0
  456dc4:	ldr	w0, [sp, #244]
  456dc8:	sub	w0, w1, w0
  456dcc:	sub	w0, w0, #0x1
  456dd0:	mov	w1, #0x1                   	// #1
  456dd4:	lsl	w0, w1, w0
  456dd8:	str	w0, [sp, #236]
  456ddc:	str	wzr, [sp, #240]
  456de0:	b	456e38 <ferror@plt+0x544c8>
  456de4:	ldr	w1, [sp, #284]
  456de8:	ldr	w0, [sp, #236]
  456dec:	and	w0, w1, w0
  456df0:	cmp	w0, #0x0
  456df4:	b.ne	456e0c <ferror@plt+0x5449c>  // b.any
  456df8:	ldr	w1, [sp, #284]
  456dfc:	ldr	w0, [sp, #236]
  456e00:	add	w0, w1, w0
  456e04:	str	w0, [sp, #284]
  456e08:	b	456e50 <ferror@plt+0x544e0>
  456e0c:	ldr	w0, [sp, #236]
  456e10:	mvn	w0, w0
  456e14:	ldr	w1, [sp, #284]
  456e18:	and	w0, w1, w0
  456e1c:	str	w0, [sp, #284]
  456e20:	ldr	w0, [sp, #240]
  456e24:	add	w0, w0, #0x1
  456e28:	str	w0, [sp, #240]
  456e2c:	ldr	w0, [sp, #236]
  456e30:	lsr	w0, w0, #1
  456e34:	str	w0, [sp, #236]
  456e38:	ldr	w1, [sp, #240]
  456e3c:	ldr	w0, [sp, #244]
  456e40:	ldr	x2, [sp, #288]
  456e44:	sub	x0, x2, x0
  456e48:	cmp	x1, x0
  456e4c:	b.cc	456de4 <ferror@plt+0x54474>  // b.lo, b.ul, b.last
  456e50:	ldr	w0, [sp, #244]
  456e54:	mov	w1, #0x1                   	// #1
  456e58:	lsl	w0, w1, w0
  456e5c:	mvn	w0, w0
  456e60:	ldr	w1, [sp, #248]
  456e64:	and	w0, w1, w0
  456e68:	str	w0, [sp, #248]
  456e6c:	ldr	w0, [sp, #244]
  456e70:	add	w0, w0, #0x1
  456e74:	str	w0, [sp, #244]
  456e78:	ldr	w0, [sp, #244]
  456e7c:	ldr	x1, [sp, #288]
  456e80:	cmp	x1, x0
  456e84:	b.hi	456da4 <ferror@plt+0x54434>  // b.pmore
  456e88:	ldr	w0, [sp, #248]
  456e8c:	cmp	w0, #0x0
  456e90:	cset	w0, ne  // ne = any
  456e94:	and	w0, w0, #0xff
  456e98:	and	x0, x0, #0xff
  456e9c:	cmp	x0, #0x0
  456ea0:	b.eq	456eb4 <ferror@plt+0x54544>  // b.none
  456ea4:	bl	45685c <ferror@plt+0x53eec>
  456ea8:	mov	w0, #0x0                   	// #0
  456eac:	b	457270 <ferror@plt+0x54900>
  456eb0:	nop
  456eb4:	ldr	x0, [sp, #288]
  456eb8:	add	x0, x0, #0x1
  456ebc:	str	x0, [sp, #288]
  456ec0:	ldr	x0, [sp, #288]
  456ec4:	cmp	x0, #0xf
  456ec8:	b.ls	456d60 <ferror@plt+0x543f0>  // b.plast
  456ecc:	str	xzr, [sp, #272]
  456ed0:	mov	x0, #0xf                   	// #15
  456ed4:	str	x0, [sp, #288]
  456ed8:	b	457260 <ferror@plt+0x548f0>
  456edc:	ldr	x0, [sp, #288]
  456ee0:	lsl	x0, x0, #1
  456ee4:	add	x1, sp, #0x88
  456ee8:	ldrh	w0, [x1, x0]
  456eec:	str	w0, [sp, #180]
  456ef0:	ldr	w0, [sp, #180]
  456ef4:	cmp	w0, #0x0
  456ef8:	b.eq	457250 <ferror@plt+0x548e0>  // b.none
  456efc:	ldr	x0, [sp, #288]
  456f00:	lsl	x0, x0, #1
  456f04:	add	x1, sp, #0x68
  456f08:	ldrh	w0, [x1, x0]
  456f0c:	str	w0, [sp, #232]
  456f10:	ldr	x0, [sp, #288]
  456f14:	sub	x0, x0, #0x9
  456f18:	lsl	x0, x0, #1
  456f1c:	add	x1, sp, #0x38
  456f20:	ldrh	w0, [x1, x0]
  456f24:	str	w0, [sp, #284]
  456f28:	mov	x0, #0x100                 	// #256
  456f2c:	str	x0, [sp, #224]
  456f30:	str	xzr, [sp, #216]
  456f34:	str	xzr, [sp, #208]
  456f38:	str	xzr, [sp, #296]
  456f3c:	b	45723c <ferror@plt+0x548cc>
  456f40:	ldr	w0, [sp, #284]
  456f44:	and	x0, x0, #0xff
  456f48:	ldr	x1, [sp, #224]
  456f4c:	cmp	x1, x0
  456f50:	b.eq	4570b0 <ferror@plt+0x54740>  // b.none
  456f54:	ldr	w0, [sp, #284]
  456f58:	and	x0, x0, #0xff
  456f5c:	str	x0, [sp, #224]
  456f60:	ldr	x0, [sp, #224]
  456f64:	lsl	x0, x0, #1
  456f68:	ldr	x1, [sp, #16]
  456f6c:	add	x0, x1, x0
  456f70:	ldrh	w0, [x0]
  456f74:	strh	w0, [sp, #178]
  456f78:	ldrh	w0, [sp, #178]
  456f7c:	cmp	w0, #0x0
  456f80:	b.ne	457030 <ferror@plt+0x546c0>  // b.any
  456f84:	ldr	x0, [sp, #272]
  456f88:	and	x0, x0, #0x1ff
  456f8c:	ldr	x1, [sp, #272]
  456f90:	cmp	x1, x0
  456f94:	cset	w0, ne  // ne = any
  456f98:	and	w0, w0, #0xff
  456f9c:	and	x0, x0, #0xff
  456fa0:	cmp	x0, #0x0
  456fa4:	b.eq	456fb4 <ferror@plt+0x54644>  // b.none
  456fa8:	bl	45685c <ferror@plt+0x53eec>
  456fac:	mov	w0, #0x0                   	// #0
  456fb0:	b	457270 <ferror@plt+0x54900>
  456fb4:	ldr	x0, [sp, #272]
  456fb8:	str	x0, [sp, #216]
  456fbc:	ldr	x0, [sp, #288]
  456fc0:	sub	x0, x0, #0x8
  456fc4:	str	x0, [sp, #208]
  456fc8:	ldr	x0, [sp, #208]
  456fcc:	mov	w1, w0
  456fd0:	mov	w0, #0x1                   	// #1
  456fd4:	lsl	w0, w0, w1
  456fd8:	sxtw	x0, w0
  456fdc:	ldr	x1, [sp, #272]
  456fe0:	add	x0, x1, x0
  456fe4:	str	x0, [sp, #272]
  456fe8:	ldr	x0, [sp, #288]
  456fec:	and	w0, w0, #0xffff
  456ff0:	sub	w0, w0, #0x8
  456ff4:	and	w0, w0, #0xffff
  456ff8:	ubfiz	w0, w0, #9, #7
  456ffc:	and	w1, w0, #0xffff
  457000:	ldr	x0, [sp, #216]
  457004:	and	w0, w0, #0xffff
  457008:	add	w0, w1, w0
  45700c:	and	w1, w0, #0xffff
  457010:	ldr	x0, [sp, #224]
  457014:	lsl	x0, x0, #1
  457018:	ldr	x2, [sp, #16]
  45701c:	add	x0, x2, x0
  457020:	add	w1, w1, #0x1, lsl #12
  457024:	and	w1, w1, #0xffff
  457028:	strh	w1, [x0]
  45702c:	b	4570b0 <ferror@plt+0x54740>
  457030:	ldrh	w0, [sp, #178]
  457034:	and	w0, w0, #0x1000
  457038:	cmp	w0, #0x0
  45703c:	cset	w0, eq  // eq = none
  457040:	and	w0, w0, #0xff
  457044:	and	x0, x0, #0xff
  457048:	cmp	x0, #0x0
  45704c:	b.eq	45705c <ferror@plt+0x546ec>  // b.none
  457050:	bl	45685c <ferror@plt+0x53eec>
  457054:	mov	w0, #0x0                   	// #0
  457058:	b	457270 <ferror@plt+0x54900>
  45705c:	ldrh	w0, [sp, #178]
  457060:	and	x0, x0, #0x1ff
  457064:	str	x0, [sp, #216]
  457068:	ldrh	w0, [sp, #178]
  45706c:	lsr	w0, w0, #9
  457070:	and	w0, w0, #0xffff
  457074:	and	x0, x0, #0xffff
  457078:	and	x0, x0, #0x7
  45707c:	str	x0, [sp, #208]
  457080:	ldr	x0, [sp, #288]
  457084:	sub	x0, x0, #0x8
  457088:	ldr	x1, [sp, #208]
  45708c:	cmp	x1, x0
  457090:	cset	w0, cc  // cc = lo, ul, last
  457094:	and	w0, w0, #0xff
  457098:	and	x0, x0, #0xff
  45709c:	cmp	x0, #0x0
  4570a0:	b.eq	4570b0 <ferror@plt+0x54740>  // b.none
  4570a4:	bl	45685c <ferror@plt+0x53eec>
  4570a8:	mov	w0, #0x0                   	// #0
  4570ac:	b	457270 <ferror@plt+0x54900>
  4570b0:	ldr	w0, [sp, #232]
  4570b4:	and	w1, w0, #0xffff
  4570b8:	ldr	x0, [sp, #288]
  4570bc:	and	w0, w0, #0xffff
  4570c0:	sub	w0, w0, #0x8
  4570c4:	and	w0, w0, #0xffff
  4570c8:	ubfiz	w0, w0, #9, #7
  4570cc:	and	w0, w0, #0xffff
  4570d0:	orr	w0, w1, w0
  4570d4:	strh	w0, [sp, #176]
  4570d8:	ldr	w0, [sp, #284]
  4570dc:	lsr	w0, w0, #8
  4570e0:	mov	w0, w0
  4570e4:	str	x0, [sp, #200]
  4570e8:	b	457174 <ferror@plt+0x54804>
  4570ec:	ldr	x1, [sp, #216]
  4570f0:	ldr	x0, [sp, #200]
  4570f4:	add	x0, x1, x0
  4570f8:	add	x0, x0, #0x100
  4570fc:	lsl	x0, x0, #1
  457100:	ldr	x1, [sp, #16]
  457104:	add	x0, x1, x0
  457108:	ldrh	w0, [x0]
  45710c:	cmp	w0, #0x0
  457110:	cset	w0, ne  // ne = any
  457114:	and	w0, w0, #0xff
  457118:	and	x0, x0, #0xff
  45711c:	cmp	x0, #0x0
  457120:	b.eq	457130 <ferror@plt+0x547c0>  // b.none
  457124:	bl	45685c <ferror@plt+0x53eec>
  457128:	mov	w0, #0x0                   	// #0
  45712c:	b	457270 <ferror@plt+0x54900>
  457130:	ldr	x1, [sp, #216]
  457134:	ldr	x0, [sp, #200]
  457138:	add	x0, x1, x0
  45713c:	add	x0, x0, #0x100
  457140:	lsl	x0, x0, #1
  457144:	ldr	x1, [sp, #16]
  457148:	add	x0, x1, x0
  45714c:	ldrh	w1, [sp, #176]
  457150:	strh	w1, [x0]
  457154:	ldr	x0, [sp, #288]
  457158:	sub	w0, w0, #0x8
  45715c:	mov	w1, #0x1                   	// #1
  457160:	lsl	w0, w1, w0
  457164:	mov	w0, w0
  457168:	ldr	x1, [sp, #200]
  45716c:	add	x0, x1, x0
  457170:	str	x0, [sp, #200]
  457174:	ldr	x0, [sp, #208]
  457178:	mov	w1, w0
  45717c:	mov	w0, #0x1                   	// #1
  457180:	lsl	w0, w0, w1
  457184:	mov	w0, w0
  457188:	ldr	x1, [sp, #200]
  45718c:	cmp	x1, x0
  457190:	b.cc	4570ec <ferror@plt+0x5477c>  // b.lo, b.ul, b.last
  457194:	ldr	x0, [sp, #296]
  457198:	add	x1, x0, #0x1
  45719c:	ldr	w0, [sp, #180]
  4571a0:	cmp	x1, x0
  4571a4:	b.cs	4571c0 <ferror@plt+0x54850>  // b.hs, b.nlast
  4571a8:	ldr	w0, [sp, #232]
  4571ac:	lsl	x0, x0, #1
  4571b0:	ldr	x1, [sp, #184]
  4571b4:	add	x0, x1, x0
  4571b8:	ldrh	w0, [x0]
  4571bc:	str	w0, [sp, #232]
  4571c0:	ldr	x0, [sp, #288]
  4571c4:	sub	w0, w0, #0x1
  4571c8:	mov	w1, #0x1                   	// #1
  4571cc:	lsl	w0, w1, w0
  4571d0:	str	w0, [sp, #196]
  4571d4:	b	4571e4 <ferror@plt+0x54874>
  4571d8:	ldr	w0, [sp, #196]
  4571dc:	lsr	w0, w0, #1
  4571e0:	str	w0, [sp, #196]
  4571e4:	ldr	w1, [sp, #284]
  4571e8:	ldr	w0, [sp, #196]
  4571ec:	and	w0, w1, w0
  4571f0:	cmp	w0, #0x0
  4571f4:	b.ne	4571d8 <ferror@plt+0x54868>  // b.any
  4571f8:	ldr	w0, [sp, #196]
  4571fc:	cmp	w0, #0x0
  457200:	b.ne	45720c <ferror@plt+0x5489c>  // b.any
  457204:	str	wzr, [sp, #284]
  457208:	b	457230 <ferror@plt+0x548c0>
  45720c:	ldr	w0, [sp, #196]
  457210:	sub	w0, w0, #0x1
  457214:	ldr	w1, [sp, #284]
  457218:	and	w0, w1, w0
  45721c:	str	w0, [sp, #284]
  457220:	ldr	w1, [sp, #284]
  457224:	ldr	w0, [sp, #196]
  457228:	add	w0, w1, w0
  45722c:	str	w0, [sp, #284]
  457230:	ldr	x0, [sp, #296]
  457234:	add	x0, x0, #0x1
  457238:	str	x0, [sp, #296]
  45723c:	ldr	w0, [sp, #180]
  457240:	ldr	x1, [sp, #296]
  457244:	cmp	x1, x0
  457248:	b.cc	456f40 <ferror@plt+0x545d0>  // b.lo, b.ul, b.last
  45724c:	b	457254 <ferror@plt+0x548e4>
  457250:	nop
  457254:	ldr	x0, [sp, #288]
  457258:	sub	x0, x0, #0x1
  45725c:	str	x0, [sp, #288]
  457260:	ldr	x0, [sp, #288]
  457264:	cmp	x0, #0x8
  457268:	b.hi	456edc <ferror@plt+0x5456c>  // b.pmore
  45726c:	mov	w0, #0x1                   	// #1
  457270:	ldp	x29, x30, [sp], #304
  457274:	ret
  457278:	stp	x29, x30, [sp, #-256]!
  45727c:	mov	x29, sp
  457280:	str	x0, [sp, #56]
  457284:	str	x1, [sp, #48]
  457288:	str	x2, [sp, #40]
  45728c:	str	x3, [sp, #32]
  457290:	str	x4, [sp, #24]
  457294:	ldr	x0, [sp, #32]
  457298:	str	x0, [sp, #200]
  45729c:	ldr	x1, [sp, #56]
  4572a0:	ldr	x0, [sp, #48]
  4572a4:	add	x0, x1, x0
  4572a8:	str	x0, [sp, #192]
  4572ac:	ldr	x1, [sp, #32]
  4572b0:	ldr	x0, [sp, #24]
  4572b4:	add	x0, x1, x0
  4572b8:	str	x0, [sp, #184]
  4572bc:	b	458950 <ferror@plt+0x55fe0>
  4572c0:	ldr	x0, [sp, #56]
  4572c4:	ldrb	w0, [x0]
  4572c8:	and	w0, w0, #0xf
  4572cc:	cmp	w0, #0x8
  4572d0:	cset	w0, ne  // ne = any
  4572d4:	and	w0, w0, #0xff
  4572d8:	and	x0, x0, #0xff
  4572dc:	cmp	x0, #0x0
  4572e0:	b.eq	4572f0 <ferror@plt+0x54980>  // b.none
  4572e4:	bl	45685c <ferror@plt+0x53eec>
  4572e8:	mov	w0, #0x0                   	// #0
  4572ec:	b	458994 <ferror@plt+0x56024>
  4572f0:	ldr	x0, [sp, #56]
  4572f4:	ldrb	w0, [x0]
  4572f8:	lsr	w0, w0, #4
  4572fc:	and	w0, w0, #0xff
  457300:	cmp	w0, #0x7
  457304:	cset	w0, hi  // hi = pmore
  457308:	and	w0, w0, #0xff
  45730c:	and	x0, x0, #0xff
  457310:	cmp	x0, #0x0
  457314:	b.eq	457324 <ferror@plt+0x549b4>  // b.none
  457318:	bl	45685c <ferror@plt+0x53eec>
  45731c:	mov	w0, #0x0                   	// #0
  457320:	b	458994 <ferror@plt+0x56024>
  457324:	ldr	x0, [sp, #56]
  457328:	add	x0, x0, #0x1
  45732c:	ldrb	w0, [x0]
  457330:	and	w0, w0, #0x20
  457334:	cmp	w0, #0x0
  457338:	cset	w0, ne  // ne = any
  45733c:	and	w0, w0, #0xff
  457340:	and	x0, x0, #0xff
  457344:	cmp	x0, #0x0
  457348:	b.eq	457358 <ferror@plt+0x549e8>  // b.none
  45734c:	bl	45685c <ferror@plt+0x53eec>
  457350:	mov	w0, #0x0                   	// #0
  457354:	b	458994 <ferror@plt+0x56024>
  457358:	ldr	x0, [sp, #56]
  45735c:	ldrb	w0, [x0]
  457360:	lsl	w0, w0, #8
  457364:	ldr	x1, [sp, #56]
  457368:	add	x1, x1, #0x1
  45736c:	ldrb	w1, [x1]
  457370:	orr	w0, w0, w1
  457374:	sxtw	x0, w0
  457378:	str	x0, [sp, #88]
  45737c:	ldr	x2, [sp, #88]
  457380:	mov	x0, #0x4211                	// #16913
  457384:	movk	x0, #0x2108, lsl #16
  457388:	movk	x0, #0x1084, lsl #32
  45738c:	movk	x0, #0x842, lsl #48
  457390:	umulh	x0, x2, x0
  457394:	sub	x1, x2, x0
  457398:	lsr	x1, x1, #1
  45739c:	add	x0, x0, x1
  4573a0:	lsr	x1, x0, #4
  4573a4:	mov	x0, x1
  4573a8:	lsl	x0, x0, #5
  4573ac:	sub	x0, x0, x1
  4573b0:	sub	x1, x2, x0
  4573b4:	cmp	x1, #0x0
  4573b8:	cset	w0, ne  // ne = any
  4573bc:	and	w0, w0, #0xff
  4573c0:	and	x0, x0, #0xff
  4573c4:	cmp	x0, #0x0
  4573c8:	b.eq	4573d8 <ferror@plt+0x54a68>  // b.none
  4573cc:	bl	45685c <ferror@plt+0x53eec>
  4573d0:	mov	w0, #0x0                   	// #0
  4573d4:	b	458994 <ferror@plt+0x56024>
  4573d8:	ldr	x0, [sp, #56]
  4573dc:	add	x0, x0, #0x2
  4573e0:	str	x0, [sp, #56]
  4573e4:	str	xzr, [sp, #88]
  4573e8:	str	wzr, [sp, #84]
  4573ec:	b	457428 <ferror@plt+0x54ab8>
  4573f0:	ldr	x0, [sp, #56]
  4573f4:	ldrb	w0, [x0]
  4573f8:	and	x1, x0, #0xff
  4573fc:	ldr	w0, [sp, #84]
  457400:	lsl	x1, x1, x0
  457404:	ldr	x0, [sp, #88]
  457408:	orr	x0, x1, x0
  45740c:	str	x0, [sp, #88]
  457410:	ldr	w0, [sp, #84]
  457414:	add	w0, w0, #0x8
  457418:	str	w0, [sp, #84]
  45741c:	ldr	x0, [sp, #56]
  457420:	add	x0, x0, #0x1
  457424:	str	x0, [sp, #56]
  457428:	ldr	x0, [sp, #56]
  45742c:	and	x0, x0, #0x3
  457430:	cmp	x0, #0x0
  457434:	b.ne	4573f0 <ferror@plt+0x54a80>  // b.any
  457438:	str	wzr, [sp, #252]
  45743c:	b	458944 <ferror@plt+0x55fd4>
  457440:	add	x2, sp, #0x54
  457444:	add	x1, sp, #0x58
  457448:	add	x0, sp, #0x38
  45744c:	mov	x3, x2
  457450:	mov	x2, x1
  457454:	ldr	x1, [sp, #192]
  457458:	bl	456864 <ferror@plt+0x53ef4>
  45745c:	cmp	w0, #0x0
  457460:	b.ne	45746c <ferror@plt+0x54afc>  // b.any
  457464:	mov	w0, #0x0                   	// #0
  457468:	b	458994 <ferror@plt+0x56024>
  45746c:	ldr	x0, [sp, #88]
  457470:	and	w0, w0, #0x1
  457474:	str	w0, [sp, #252]
  457478:	ldr	x0, [sp, #88]
  45747c:	lsr	x0, x0, #1
  457480:	and	w0, w0, #0x3
  457484:	str	w0, [sp, #180]
  457488:	ldr	x0, [sp, #88]
  45748c:	lsr	x0, x0, #3
  457490:	str	x0, [sp, #88]
  457494:	ldr	w0, [sp, #84]
  457498:	sub	w0, w0, #0x3
  45749c:	str	w0, [sp, #84]
  4574a0:	ldr	w0, [sp, #180]
  4574a4:	cmp	w0, #0x3
  4574a8:	cset	w0, eq  // eq = none
  4574ac:	and	w0, w0, #0xff
  4574b0:	and	x0, x0, #0xff
  4574b4:	cmp	x0, #0x0
  4574b8:	b.eq	4574c8 <ferror@plt+0x54b58>  // b.none
  4574bc:	bl	45685c <ferror@plt+0x53eec>
  4574c0:	mov	w0, #0x0                   	// #0
  4574c4:	b	458994 <ferror@plt+0x56024>
  4574c8:	ldr	w0, [sp, #180]
  4574cc:	cmp	w0, #0x0
  4574d0:	b.ne	4576b8 <ferror@plt+0x54d48>  // b.any
  4574d4:	b	4574f0 <ferror@plt+0x54b80>
  4574d8:	ldr	x0, [sp, #56]
  4574dc:	sub	x0, x0, #0x1
  4574e0:	str	x0, [sp, #56]
  4574e4:	ldr	w0, [sp, #84]
  4574e8:	sub	w0, w0, #0x8
  4574ec:	str	w0, [sp, #84]
  4574f0:	ldr	w0, [sp, #84]
  4574f4:	cmp	w0, #0x8
  4574f8:	b.hi	4574d8 <ferror@plt+0x54b68>  // b.pmore
  4574fc:	str	xzr, [sp, #88]
  457500:	str	wzr, [sp, #84]
  457504:	ldr	x0, [sp, #56]
  457508:	ldr	x1, [sp, #192]
  45750c:	sub	x0, x1, x0
  457510:	cmp	x0, #0x3
  457514:	cset	w0, le
  457518:	and	w0, w0, #0xff
  45751c:	and	x0, x0, #0xff
  457520:	cmp	x0, #0x0
  457524:	b.eq	457534 <ferror@plt+0x54bc4>  // b.none
  457528:	bl	45685c <ferror@plt+0x53eec>
  45752c:	mov	w0, #0x0                   	// #0
  457530:	b	458994 <ferror@plt+0x56024>
  457534:	ldr	x0, [sp, #56]
  457538:	ldrb	w0, [x0]
  45753c:	sxth	w1, w0
  457540:	ldr	x0, [sp, #56]
  457544:	add	x0, x0, #0x1
  457548:	ldrb	w0, [x0]
  45754c:	lsl	w0, w0, #8
  457550:	sxth	w0, w0
  457554:	orr	w0, w1, w0
  457558:	sxth	w0, w0
  45755c:	strh	w0, [sp, #98]
  457560:	ldr	x0, [sp, #56]
  457564:	add	x0, x0, #0x2
  457568:	ldrb	w0, [x0]
  45756c:	sxth	w1, w0
  457570:	ldr	x0, [sp, #56]
  457574:	add	x0, x0, #0x3
  457578:	ldrb	w0, [x0]
  45757c:	lsl	w0, w0, #8
  457580:	sxth	w0, w0
  457584:	orr	w0, w1, w0
  457588:	sxth	w0, w0
  45758c:	strh	w0, [sp, #96]
  457590:	ldr	x0, [sp, #56]
  457594:	add	x0, x0, #0x4
  457598:	str	x0, [sp, #56]
  45759c:	ldrh	w0, [sp, #96]
  4575a0:	mvn	w0, w0
  4575a4:	strh	w0, [sp, #96]
  4575a8:	ldrh	w1, [sp, #98]
  4575ac:	ldrh	w0, [sp, #96]
  4575b0:	cmp	w1, w0
  4575b4:	cset	w0, ne  // ne = any
  4575b8:	and	w0, w0, #0xff
  4575bc:	and	x0, x0, #0xff
  4575c0:	cmp	x0, #0x0
  4575c4:	b.eq	4575d4 <ferror@plt+0x54c64>  // b.none
  4575c8:	bl	45685c <ferror@plt+0x53eec>
  4575cc:	mov	w0, #0x0                   	// #0
  4575d0:	b	458994 <ferror@plt+0x56024>
  4575d4:	ldrh	w0, [sp, #98]
  4575d8:	ldr	x1, [sp, #56]
  4575dc:	ldr	x2, [sp, #192]
  4575e0:	sub	x1, x2, x1
  4575e4:	cmp	w0, w1
  4575e8:	cset	w0, hi  // hi = pmore
  4575ec:	and	w0, w0, #0xff
  4575f0:	and	x0, x0, #0xff
  4575f4:	cmp	x0, #0x0
  4575f8:	b.ne	457624 <ferror@plt+0x54cb4>  // b.any
  4575fc:	ldrh	w0, [sp, #98]
  457600:	ldr	x2, [sp, #184]
  457604:	ldr	x1, [sp, #32]
  457608:	sub	x1, x2, x1
  45760c:	cmp	w0, w1
  457610:	cset	w0, hi  // hi = pmore
  457614:	and	w0, w0, #0xff
  457618:	and	x0, x0, #0xff
  45761c:	cmp	x0, #0x0
  457620:	b.eq	457630 <ferror@plt+0x54cc0>  // b.none
  457624:	bl	45685c <ferror@plt+0x53eec>
  457628:	mov	w0, #0x0                   	// #0
  45762c:	b	458994 <ferror@plt+0x56024>
  457630:	ldr	x0, [sp, #56]
  457634:	ldrh	w1, [sp, #98]
  457638:	mov	x2, x1
  45763c:	mov	x1, x0
  457640:	ldr	x0, [sp, #32]
  457644:	bl	4022e0 <memcpy@plt>
  457648:	ldrh	w0, [sp, #98]
  45764c:	ldr	x1, [sp, #32]
  457650:	add	x0, x1, x0
  457654:	str	x0, [sp, #32]
  457658:	ldr	x1, [sp, #56]
  45765c:	ldrh	w0, [sp, #98]
  457660:	add	x0, x1, x0
  457664:	str	x0, [sp, #56]
  457668:	b	4576a4 <ferror@plt+0x54d34>
  45766c:	ldr	x0, [sp, #56]
  457670:	ldrb	w0, [x0]
  457674:	and	x1, x0, #0xff
  457678:	ldr	w0, [sp, #84]
  45767c:	lsl	x1, x1, x0
  457680:	ldr	x0, [sp, #88]
  457684:	orr	x0, x1, x0
  457688:	str	x0, [sp, #88]
  45768c:	ldr	w0, [sp, #84]
  457690:	add	w0, w0, #0x8
  457694:	str	w0, [sp, #84]
  457698:	ldr	x0, [sp, #56]
  45769c:	add	x0, x0, #0x1
  4576a0:	str	x0, [sp, #56]
  4576a4:	ldr	x0, [sp, #56]
  4576a8:	and	x0, x0, #0x3
  4576ac:	cmp	x0, #0x0
  4576b0:	b.ne	45766c <ferror@plt+0x54cfc>  // b.any
  4576b4:	b	458944 <ferror@plt+0x55fd4>
  4576b8:	ldr	w0, [sp, #180]
  4576bc:	cmp	w0, #0x1
  4576c0:	b.ne	4576e0 <ferror@plt+0x54d70>  // b.any
  4576c4:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4576c8:	add	x0, x0, #0x540
  4576cc:	str	x0, [sp, #240]
  4576d0:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4576d4:	add	x0, x0, #0x820
  4576d8:	str	x0, [sp, #232]
  4576dc:	b	458258 <ferror@plt+0x558e8>
  4576e0:	add	x2, sp, #0x54
  4576e4:	add	x1, sp, #0x58
  4576e8:	add	x0, sp, #0x38
  4576ec:	mov	x3, x2
  4576f0:	mov	x2, x1
  4576f4:	ldr	x1, [sp, #192]
  4576f8:	bl	456864 <ferror@plt+0x53ef4>
  4576fc:	cmp	w0, #0x0
  457700:	b.ne	45770c <ferror@plt+0x54d9c>  // b.any
  457704:	mov	w0, #0x0                   	// #0
  457708:	b	458994 <ferror@plt+0x56024>
  45770c:	ldr	x0, [sp, #88]
  457710:	and	w0, w0, #0x1f
  457714:	add	w0, w0, #0x101
  457718:	str	w0, [sp, #176]
  45771c:	ldr	x0, [sp, #88]
  457720:	lsr	x0, x0, #5
  457724:	str	x0, [sp, #88]
  457728:	ldr	x0, [sp, #88]
  45772c:	and	w0, w0, #0x1f
  457730:	add	w0, w0, #0x1
  457734:	str	w0, [sp, #172]
  457738:	ldr	x0, [sp, #88]
  45773c:	lsr	x0, x0, #5
  457740:	str	x0, [sp, #88]
  457744:	ldr	x0, [sp, #88]
  457748:	and	w0, w0, #0xf
  45774c:	add	w0, w0, #0x4
  457750:	str	w0, [sp, #168]
  457754:	ldr	x0, [sp, #88]
  457758:	lsr	x0, x0, #4
  45775c:	str	x0, [sp, #88]
  457760:	ldr	w0, [sp, #84]
  457764:	sub	w0, w0, #0xe
  457768:	str	w0, [sp, #84]
  45776c:	ldr	w0, [sp, #176]
  457770:	cmp	w0, #0x11e
  457774:	cset	w0, hi  // hi = pmore
  457778:	and	w0, w0, #0xff
  45777c:	and	x0, x0, #0xff
  457780:	cmp	x0, #0x0
  457784:	b.ne	4577a4 <ferror@plt+0x54e34>  // b.any
  457788:	ldr	w0, [sp, #172]
  45778c:	cmp	w0, #0x1e
  457790:	cset	w0, hi  // hi = pmore
  457794:	and	w0, w0, #0xff
  457798:	and	x0, x0, #0xff
  45779c:	cmp	x0, #0x0
  4577a0:	b.eq	4577b0 <ferror@plt+0x54e40>  // b.none
  4577a4:	bl	45685c <ferror@plt+0x53eec>
  4577a8:	mov	w0, #0x0                   	// #0
  4577ac:	b	458254 <ferror@plt+0x558e4>
  4577b0:	add	x0, sp, #0x40
  4577b4:	mov	x2, #0x13                  	// #19
  4577b8:	mov	w1, #0x0                   	// #0
  4577bc:	bl	402530 <memset@plt>
  4577c0:	add	x2, sp, #0x54
  4577c4:	add	x1, sp, #0x58
  4577c8:	add	x0, sp, #0x38
  4577cc:	mov	x3, x2
  4577d0:	mov	x2, x1
  4577d4:	ldr	x1, [sp, #192]
  4577d8:	bl	456864 <ferror@plt+0x53ef4>
  4577dc:	cmp	w0, #0x0
  4577e0:	b.ne	4577ec <ferror@plt+0x54e7c>  // b.any
  4577e4:	mov	w0, #0x0                   	// #0
  4577e8:	b	458254 <ferror@plt+0x558e4>
  4577ec:	ldr	x0, [sp, #88]
  4577f0:	and	w0, w0, #0xff
  4577f4:	and	w0, w0, #0x7
  4577f8:	and	w0, w0, #0xff
  4577fc:	strb	w0, [sp, #80]
  457800:	ldr	x0, [sp, #88]
  457804:	lsr	x0, x0, #3
  457808:	and	w0, w0, #0xff
  45780c:	and	w0, w0, #0x7
  457810:	and	w0, w0, #0xff
  457814:	strb	w0, [sp, #81]
  457818:	ldr	x0, [sp, #88]
  45781c:	lsr	x0, x0, #6
  457820:	and	w0, w0, #0xff
  457824:	and	w0, w0, #0x7
  457828:	and	w0, w0, #0xff
  45782c:	strb	w0, [sp, #82]
  457830:	ldr	x0, [sp, #88]
  457834:	lsr	x0, x0, #9
  457838:	and	w0, w0, #0xff
  45783c:	and	w0, w0, #0x7
  457840:	and	w0, w0, #0xff
  457844:	strb	w0, [sp, #64]
  457848:	ldr	x0, [sp, #88]
  45784c:	lsr	x0, x0, #12
  457850:	str	x0, [sp, #88]
  457854:	ldr	w0, [sp, #84]
  457858:	sub	w0, w0, #0xc
  45785c:	str	w0, [sp, #84]
  457860:	ldr	w0, [sp, #168]
  457864:	cmp	w0, #0x4
  457868:	b.eq	457c30 <ferror@plt+0x552c0>  // b.none
  45786c:	ldr	x0, [sp, #88]
  457870:	and	w0, w0, #0xff
  457874:	and	w0, w0, #0x7
  457878:	and	w0, w0, #0xff
  45787c:	strb	w0, [sp, #72]
  457880:	ldr	x0, [sp, #88]
  457884:	lsr	x0, x0, #3
  457888:	str	x0, [sp, #88]
  45788c:	ldr	w0, [sp, #84]
  457890:	sub	w0, w0, #0x3
  457894:	str	w0, [sp, #84]
  457898:	ldr	w0, [sp, #168]
  45789c:	cmp	w0, #0x5
  4578a0:	b.eq	457c38 <ferror@plt+0x552c8>  // b.none
  4578a4:	add	x2, sp, #0x54
  4578a8:	add	x1, sp, #0x58
  4578ac:	add	x0, sp, #0x38
  4578b0:	mov	x3, x2
  4578b4:	mov	x2, x1
  4578b8:	ldr	x1, [sp, #192]
  4578bc:	bl	456864 <ferror@plt+0x53ef4>
  4578c0:	cmp	w0, #0x0
  4578c4:	b.ne	4578d0 <ferror@plt+0x54f60>  // b.any
  4578c8:	mov	w0, #0x0                   	// #0
  4578cc:	b	458254 <ferror@plt+0x558e4>
  4578d0:	ldr	x0, [sp, #88]
  4578d4:	and	w0, w0, #0xff
  4578d8:	and	w0, w0, #0x7
  4578dc:	and	w0, w0, #0xff
  4578e0:	strb	w0, [sp, #71]
  4578e4:	ldr	x0, [sp, #88]
  4578e8:	lsr	x0, x0, #3
  4578ec:	str	x0, [sp, #88]
  4578f0:	ldr	w0, [sp, #84]
  4578f4:	sub	w0, w0, #0x3
  4578f8:	str	w0, [sp, #84]
  4578fc:	ldr	w0, [sp, #168]
  457900:	cmp	w0, #0x6
  457904:	b.eq	457c40 <ferror@plt+0x552d0>  // b.none
  457908:	ldr	x0, [sp, #88]
  45790c:	and	w0, w0, #0xff
  457910:	and	w0, w0, #0x7
  457914:	and	w0, w0, #0xff
  457918:	strb	w0, [sp, #73]
  45791c:	ldr	x0, [sp, #88]
  457920:	lsr	x0, x0, #3
  457924:	str	x0, [sp, #88]
  457928:	ldr	w0, [sp, #84]
  45792c:	sub	w0, w0, #0x3
  457930:	str	w0, [sp, #84]
  457934:	ldr	w0, [sp, #168]
  457938:	cmp	w0, #0x7
  45793c:	b.eq	457c48 <ferror@plt+0x552d8>  // b.none
  457940:	ldr	x0, [sp, #88]
  457944:	and	w0, w0, #0xff
  457948:	and	w0, w0, #0x7
  45794c:	and	w0, w0, #0xff
  457950:	strb	w0, [sp, #70]
  457954:	ldr	x0, [sp, #88]
  457958:	lsr	x0, x0, #3
  45795c:	str	x0, [sp, #88]
  457960:	ldr	w0, [sp, #84]
  457964:	sub	w0, w0, #0x3
  457968:	str	w0, [sp, #84]
  45796c:	ldr	w0, [sp, #168]
  457970:	cmp	w0, #0x8
  457974:	b.eq	457c50 <ferror@plt+0x552e0>  // b.none
  457978:	ldr	x0, [sp, #88]
  45797c:	and	w0, w0, #0xff
  457980:	and	w0, w0, #0x7
  457984:	and	w0, w0, #0xff
  457988:	strb	w0, [sp, #74]
  45798c:	ldr	x0, [sp, #88]
  457990:	lsr	x0, x0, #3
  457994:	str	x0, [sp, #88]
  457998:	ldr	w0, [sp, #84]
  45799c:	sub	w0, w0, #0x3
  4579a0:	str	w0, [sp, #84]
  4579a4:	ldr	w0, [sp, #168]
  4579a8:	cmp	w0, #0x9
  4579ac:	b.eq	457c58 <ferror@plt+0x552e8>  // b.none
  4579b0:	ldr	x0, [sp, #88]
  4579b4:	and	w0, w0, #0xff
  4579b8:	and	w0, w0, #0x7
  4579bc:	and	w0, w0, #0xff
  4579c0:	strb	w0, [sp, #69]
  4579c4:	ldr	x0, [sp, #88]
  4579c8:	lsr	x0, x0, #3
  4579cc:	str	x0, [sp, #88]
  4579d0:	ldr	w0, [sp, #84]
  4579d4:	sub	w0, w0, #0x3
  4579d8:	str	w0, [sp, #84]
  4579dc:	ldr	w0, [sp, #168]
  4579e0:	cmp	w0, #0xa
  4579e4:	b.eq	457c60 <ferror@plt+0x552f0>  // b.none
  4579e8:	add	x2, sp, #0x54
  4579ec:	add	x1, sp, #0x58
  4579f0:	add	x0, sp, #0x38
  4579f4:	mov	x3, x2
  4579f8:	mov	x2, x1
  4579fc:	ldr	x1, [sp, #192]
  457a00:	bl	456864 <ferror@plt+0x53ef4>
  457a04:	cmp	w0, #0x0
  457a08:	b.ne	457a14 <ferror@plt+0x550a4>  // b.any
  457a0c:	mov	w0, #0x0                   	// #0
  457a10:	b	458254 <ferror@plt+0x558e4>
  457a14:	ldr	x0, [sp, #88]
  457a18:	and	w0, w0, #0xff
  457a1c:	and	w0, w0, #0x7
  457a20:	and	w0, w0, #0xff
  457a24:	strb	w0, [sp, #75]
  457a28:	ldr	x0, [sp, #88]
  457a2c:	lsr	x0, x0, #3
  457a30:	str	x0, [sp, #88]
  457a34:	ldr	w0, [sp, #84]
  457a38:	sub	w0, w0, #0x3
  457a3c:	str	w0, [sp, #84]
  457a40:	ldr	w0, [sp, #168]
  457a44:	cmp	w0, #0xb
  457a48:	b.eq	457c68 <ferror@plt+0x552f8>  // b.none
  457a4c:	ldr	x0, [sp, #88]
  457a50:	and	w0, w0, #0xff
  457a54:	and	w0, w0, #0x7
  457a58:	and	w0, w0, #0xff
  457a5c:	strb	w0, [sp, #68]
  457a60:	ldr	x0, [sp, #88]
  457a64:	lsr	x0, x0, #3
  457a68:	str	x0, [sp, #88]
  457a6c:	ldr	w0, [sp, #84]
  457a70:	sub	w0, w0, #0x3
  457a74:	str	w0, [sp, #84]
  457a78:	ldr	w0, [sp, #168]
  457a7c:	cmp	w0, #0xc
  457a80:	b.eq	457c70 <ferror@plt+0x55300>  // b.none
  457a84:	ldr	x0, [sp, #88]
  457a88:	and	w0, w0, #0xff
  457a8c:	and	w0, w0, #0x7
  457a90:	and	w0, w0, #0xff
  457a94:	strb	w0, [sp, #76]
  457a98:	ldr	x0, [sp, #88]
  457a9c:	lsr	x0, x0, #3
  457aa0:	str	x0, [sp, #88]
  457aa4:	ldr	w0, [sp, #84]
  457aa8:	sub	w0, w0, #0x3
  457aac:	str	w0, [sp, #84]
  457ab0:	ldr	w0, [sp, #168]
  457ab4:	cmp	w0, #0xd
  457ab8:	b.eq	457c78 <ferror@plt+0x55308>  // b.none
  457abc:	ldr	x0, [sp, #88]
  457ac0:	and	w0, w0, #0xff
  457ac4:	and	w0, w0, #0x7
  457ac8:	and	w0, w0, #0xff
  457acc:	strb	w0, [sp, #67]
  457ad0:	ldr	x0, [sp, #88]
  457ad4:	lsr	x0, x0, #3
  457ad8:	str	x0, [sp, #88]
  457adc:	ldr	w0, [sp, #84]
  457ae0:	sub	w0, w0, #0x3
  457ae4:	str	w0, [sp, #84]
  457ae8:	ldr	w0, [sp, #168]
  457aec:	cmp	w0, #0xe
  457af0:	b.eq	457c80 <ferror@plt+0x55310>  // b.none
  457af4:	ldr	x0, [sp, #88]
  457af8:	and	w0, w0, #0xff
  457afc:	and	w0, w0, #0x7
  457b00:	and	w0, w0, #0xff
  457b04:	strb	w0, [sp, #77]
  457b08:	ldr	x0, [sp, #88]
  457b0c:	lsr	x0, x0, #3
  457b10:	str	x0, [sp, #88]
  457b14:	ldr	w0, [sp, #84]
  457b18:	sub	w0, w0, #0x3
  457b1c:	str	w0, [sp, #84]
  457b20:	ldr	w0, [sp, #168]
  457b24:	cmp	w0, #0xf
  457b28:	b.eq	457c88 <ferror@plt+0x55318>  // b.none
  457b2c:	add	x2, sp, #0x54
  457b30:	add	x1, sp, #0x58
  457b34:	add	x0, sp, #0x38
  457b38:	mov	x3, x2
  457b3c:	mov	x2, x1
  457b40:	ldr	x1, [sp, #192]
  457b44:	bl	456864 <ferror@plt+0x53ef4>
  457b48:	cmp	w0, #0x0
  457b4c:	b.ne	457b58 <ferror@plt+0x551e8>  // b.any
  457b50:	mov	w0, #0x0                   	// #0
  457b54:	b	458254 <ferror@plt+0x558e4>
  457b58:	ldr	x0, [sp, #88]
  457b5c:	and	w0, w0, #0xff
  457b60:	and	w0, w0, #0x7
  457b64:	and	w0, w0, #0xff
  457b68:	strb	w0, [sp, #66]
  457b6c:	ldr	x0, [sp, #88]
  457b70:	lsr	x0, x0, #3
  457b74:	str	x0, [sp, #88]
  457b78:	ldr	w0, [sp, #84]
  457b7c:	sub	w0, w0, #0x3
  457b80:	str	w0, [sp, #84]
  457b84:	ldr	w0, [sp, #168]
  457b88:	cmp	w0, #0x10
  457b8c:	b.eq	457c90 <ferror@plt+0x55320>  // b.none
  457b90:	ldr	x0, [sp, #88]
  457b94:	and	w0, w0, #0xff
  457b98:	and	w0, w0, #0x7
  457b9c:	and	w0, w0, #0xff
  457ba0:	strb	w0, [sp, #78]
  457ba4:	ldr	x0, [sp, #88]
  457ba8:	lsr	x0, x0, #3
  457bac:	str	x0, [sp, #88]
  457bb0:	ldr	w0, [sp, #84]
  457bb4:	sub	w0, w0, #0x3
  457bb8:	str	w0, [sp, #84]
  457bbc:	ldr	w0, [sp, #168]
  457bc0:	cmp	w0, #0x11
  457bc4:	b.eq	457c98 <ferror@plt+0x55328>  // b.none
  457bc8:	ldr	x0, [sp, #88]
  457bcc:	and	w0, w0, #0xff
  457bd0:	and	w0, w0, #0x7
  457bd4:	and	w0, w0, #0xff
  457bd8:	strb	w0, [sp, #65]
  457bdc:	ldr	x0, [sp, #88]
  457be0:	lsr	x0, x0, #3
  457be4:	str	x0, [sp, #88]
  457be8:	ldr	w0, [sp, #84]
  457bec:	sub	w0, w0, #0x3
  457bf0:	str	w0, [sp, #84]
  457bf4:	ldr	w0, [sp, #168]
  457bf8:	cmp	w0, #0x12
  457bfc:	b.eq	457ca0 <ferror@plt+0x55330>  // b.none
  457c00:	ldr	x0, [sp, #88]
  457c04:	and	w0, w0, #0xff
  457c08:	and	w0, w0, #0x7
  457c0c:	and	w0, w0, #0xff
  457c10:	strb	w0, [sp, #79]
  457c14:	ldr	x0, [sp, #88]
  457c18:	lsr	x0, x0, #3
  457c1c:	str	x0, [sp, #88]
  457c20:	ldr	w0, [sp, #84]
  457c24:	sub	w0, w0, #0x3
  457c28:	str	w0, [sp, #84]
  457c2c:	b	457ca4 <ferror@plt+0x55334>
  457c30:	nop
  457c34:	b	457ca4 <ferror@plt+0x55334>
  457c38:	nop
  457c3c:	b	457ca4 <ferror@plt+0x55334>
  457c40:	nop
  457c44:	b	457ca4 <ferror@plt+0x55334>
  457c48:	nop
  457c4c:	b	457ca4 <ferror@plt+0x55334>
  457c50:	nop
  457c54:	b	457ca4 <ferror@plt+0x55334>
  457c58:	nop
  457c5c:	b	457ca4 <ferror@plt+0x55334>
  457c60:	nop
  457c64:	b	457ca4 <ferror@plt+0x55334>
  457c68:	nop
  457c6c:	b	457ca4 <ferror@plt+0x55334>
  457c70:	nop
  457c74:	b	457ca4 <ferror@plt+0x55334>
  457c78:	nop
  457c7c:	b	457ca4 <ferror@plt+0x55334>
  457c80:	nop
  457c84:	b	457ca4 <ferror@plt+0x55334>
  457c88:	nop
  457c8c:	b	457ca4 <ferror@plt+0x55334>
  457c90:	nop
  457c94:	b	457ca4 <ferror@plt+0x55334>
  457c98:	nop
  457c9c:	b	457ca4 <ferror@plt+0x55334>
  457ca0:	nop
  457ca4:	add	x0, sp, #0x40
  457ca8:	ldr	x3, [sp, #40]
  457cac:	ldr	x2, [sp, #40]
  457cb0:	mov	x1, #0x13                  	// #19
  457cb4:	bl	456958 <ferror@plt+0x53fe8>
  457cb8:	cmp	w0, #0x0
  457cbc:	b.ne	457cc8 <ferror@plt+0x55358>  // b.any
  457cc0:	mov	w0, #0x0                   	// #0
  457cc4:	b	458254 <ferror@plt+0x558e4>
  457cc8:	ldr	x1, [sp, #40]
  457ccc:	mov	x0, #0x1278                	// #4728
  457cd0:	add	x0, x1, x0
  457cd4:	str	x0, [sp, #160]
  457cd8:	ldr	x0, [sp, #160]
  457cdc:	str	x0, [sp, #224]
  457ce0:	ldr	w1, [sp, #176]
  457ce4:	ldr	w0, [sp, #172]
  457ce8:	add	x0, x1, x0
  457cec:	ldr	x1, [sp, #224]
  457cf0:	add	x0, x1, x0
  457cf4:	str	x0, [sp, #152]
  457cf8:	b	458194 <ferror@plt+0x55824>
  457cfc:	add	x2, sp, #0x54
  457d00:	add	x1, sp, #0x58
  457d04:	add	x0, sp, #0x38
  457d08:	mov	x3, x2
  457d0c:	mov	x2, x1
  457d10:	ldr	x1, [sp, #192]
  457d14:	bl	456864 <ferror@plt+0x53ef4>
  457d18:	cmp	w0, #0x0
  457d1c:	b.ne	457d28 <ferror@plt+0x553b8>  // b.any
  457d20:	mov	w0, #0x0                   	// #0
  457d24:	b	458254 <ferror@plt+0x558e4>
  457d28:	ldr	x0, [sp, #88]
  457d2c:	and	x0, x0, #0xff
  457d30:	lsl	x0, x0, #1
  457d34:	ldr	x1, [sp, #40]
  457d38:	add	x0, x1, x0
  457d3c:	ldrh	w0, [x0]
  457d40:	strh	w0, [sp, #150]
  457d44:	ldrh	w0, [sp, #150]
  457d48:	and	w0, w0, #0x1000
  457d4c:	cmp	w0, #0x0
  457d50:	cset	w0, ne  // ne = any
  457d54:	and	w0, w0, #0xff
  457d58:	and	x0, x0, #0xff
  457d5c:	cmp	x0, #0x0
  457d60:	b.eq	457d70 <ferror@plt+0x55400>  // b.none
  457d64:	bl	45685c <ferror@plt+0x53eec>
  457d68:	mov	w0, #0x0                   	// #0
  457d6c:	b	458254 <ferror@plt+0x558e4>
  457d70:	ldrh	w0, [sp, #150]
  457d74:	lsr	w0, w0, #9
  457d78:	and	w0, w0, #0xffff
  457d7c:	and	w0, w0, #0x7
  457d80:	str	w0, [sp, #144]
  457d84:	ldr	x1, [sp, #88]
  457d88:	ldr	w0, [sp, #144]
  457d8c:	add	w0, w0, #0x1
  457d90:	lsr	x0, x1, x0
  457d94:	str	x0, [sp, #88]
  457d98:	ldr	w1, [sp, #84]
  457d9c:	ldr	w0, [sp, #144]
  457da0:	sub	w0, w1, w0
  457da4:	sub	w0, w0, #0x1
  457da8:	str	w0, [sp, #84]
  457dac:	ldrh	w0, [sp, #150]
  457db0:	and	w0, w0, #0x1ff
  457db4:	strh	w0, [sp, #142]
  457db8:	ldrh	w0, [sp, #142]
  457dbc:	cmp	w0, #0xf
  457dc0:	b.hi	457de0 <ferror@plt+0x55470>  // b.pmore
  457dc4:	ldr	x0, [sp, #224]
  457dc8:	add	x1, x0, #0x1
  457dcc:	str	x1, [sp, #224]
  457dd0:	ldrh	w1, [sp, #142]
  457dd4:	and	w1, w1, #0xff
  457dd8:	strb	w1, [x0]
  457ddc:	b	458194 <ferror@plt+0x55824>
  457de0:	ldrh	w0, [sp, #142]
  457de4:	cmp	w0, #0x10
  457de8:	b.ne	457f50 <ferror@plt+0x555e0>  // b.any
  457dec:	ldr	x1, [sp, #224]
  457df0:	ldr	x0, [sp, #160]
  457df4:	cmp	x1, x0
  457df8:	cset	w0, eq  // eq = none
  457dfc:	and	w0, w0, #0xff
  457e00:	and	x0, x0, #0xff
  457e04:	cmp	x0, #0x0
  457e08:	b.eq	457e18 <ferror@plt+0x554a8>  // b.none
  457e0c:	bl	45685c <ferror@plt+0x53eec>
  457e10:	mov	w0, #0x0                   	// #0
  457e14:	b	458254 <ferror@plt+0x558e4>
  457e18:	ldr	x0, [sp, #88]
  457e1c:	and	w0, w0, #0x3
  457e20:	add	w0, w0, #0x3
  457e24:	str	w0, [sp, #128]
  457e28:	ldr	x0, [sp, #88]
  457e2c:	lsr	x0, x0, #2
  457e30:	str	x0, [sp, #88]
  457e34:	ldr	w0, [sp, #84]
  457e38:	sub	w0, w0, #0x2
  457e3c:	str	w0, [sp, #84]
  457e40:	ldr	x1, [sp, #152]
  457e44:	ldr	x0, [sp, #224]
  457e48:	sub	x0, x1, x0
  457e4c:	mov	w1, w0
  457e50:	ldr	w0, [sp, #128]
  457e54:	cmp	w0, w1
  457e58:	cset	w0, hi  // hi = pmore
  457e5c:	and	w0, w0, #0xff
  457e60:	and	x0, x0, #0xff
  457e64:	cmp	x0, #0x0
  457e68:	b.eq	457e78 <ferror@plt+0x55508>  // b.none
  457e6c:	bl	45685c <ferror@plt+0x53eec>
  457e70:	mov	w0, #0x0                   	// #0
  457e74:	b	458254 <ferror@plt+0x558e4>
  457e78:	ldr	x0, [sp, #224]
  457e7c:	sub	x0, x0, #0x1
  457e80:	ldrb	w0, [x0]
  457e84:	str	w0, [sp, #124]
  457e88:	ldr	w0, [sp, #128]
  457e8c:	cmp	w0, #0x6
  457e90:	b.eq	457ebc <ferror@plt+0x5554c>  // b.none
  457e94:	ldr	w0, [sp, #128]
  457e98:	cmp	w0, #0x6
  457e9c:	b.hi	457f04 <ferror@plt+0x55594>  // b.pmore
  457ea0:	ldr	w0, [sp, #128]
  457ea4:	cmp	w0, #0x4
  457ea8:	b.eq	457eec <ferror@plt+0x5557c>  // b.none
  457eac:	ldr	w0, [sp, #128]
  457eb0:	cmp	w0, #0x5
  457eb4:	b.eq	457ed4 <ferror@plt+0x55564>  // b.none
  457eb8:	b	457f04 <ferror@plt+0x55594>
  457ebc:	ldr	x0, [sp, #224]
  457ec0:	add	x1, x0, #0x1
  457ec4:	str	x1, [sp, #224]
  457ec8:	ldr	w1, [sp, #124]
  457ecc:	and	w1, w1, #0xff
  457ed0:	strb	w1, [x0]
  457ed4:	ldr	x0, [sp, #224]
  457ed8:	add	x1, x0, #0x1
  457edc:	str	x1, [sp, #224]
  457ee0:	ldr	w1, [sp, #124]
  457ee4:	and	w1, w1, #0xff
  457ee8:	strb	w1, [x0]
  457eec:	ldr	x0, [sp, #224]
  457ef0:	add	x1, x0, #0x1
  457ef4:	str	x1, [sp, #224]
  457ef8:	ldr	w1, [sp, #124]
  457efc:	and	w1, w1, #0xff
  457f00:	strb	w1, [x0]
  457f04:	ldr	x0, [sp, #224]
  457f08:	add	x1, x0, #0x1
  457f0c:	str	x1, [sp, #224]
  457f10:	ldr	w1, [sp, #124]
  457f14:	and	w1, w1, #0xff
  457f18:	strb	w1, [x0]
  457f1c:	ldr	x0, [sp, #224]
  457f20:	add	x1, x0, #0x1
  457f24:	str	x1, [sp, #224]
  457f28:	ldr	w1, [sp, #124]
  457f2c:	and	w1, w1, #0xff
  457f30:	strb	w1, [x0]
  457f34:	ldr	x0, [sp, #224]
  457f38:	add	x1, x0, #0x1
  457f3c:	str	x1, [sp, #224]
  457f40:	ldr	w1, [sp, #124]
  457f44:	and	w1, w1, #0xff
  457f48:	strb	w1, [x0]
  457f4c:	b	458194 <ferror@plt+0x55824>
  457f50:	ldrh	w0, [sp, #142]
  457f54:	cmp	w0, #0x11
  457f58:	b.ne	4580f4 <ferror@plt+0x55784>  // b.any
  457f5c:	ldr	x0, [sp, #88]
  457f60:	and	w0, w0, #0x7
  457f64:	add	w0, w0, #0x3
  457f68:	str	w0, [sp, #132]
  457f6c:	ldr	x0, [sp, #88]
  457f70:	lsr	x0, x0, #3
  457f74:	str	x0, [sp, #88]
  457f78:	ldr	w0, [sp, #84]
  457f7c:	sub	w0, w0, #0x3
  457f80:	str	w0, [sp, #84]
  457f84:	ldr	x1, [sp, #152]
  457f88:	ldr	x0, [sp, #224]
  457f8c:	sub	x0, x1, x0
  457f90:	mov	w1, w0
  457f94:	ldr	w0, [sp, #132]
  457f98:	cmp	w0, w1
  457f9c:	cset	w0, hi  // hi = pmore
  457fa0:	and	w0, w0, #0xff
  457fa4:	and	x0, x0, #0xff
  457fa8:	cmp	x0, #0x0
  457fac:	b.eq	457fbc <ferror@plt+0x5564c>  // b.none
  457fb0:	bl	45685c <ferror@plt+0x53eec>
  457fb4:	mov	w0, #0x0                   	// #0
  457fb8:	b	458254 <ferror@plt+0x558e4>
  457fbc:	ldr	w0, [sp, #132]
  457fc0:	cmp	w0, #0xa
  457fc4:	b.eq	458050 <ferror@plt+0x556e0>  // b.none
  457fc8:	ldr	w0, [sp, #132]
  457fcc:	cmp	w0, #0xa
  457fd0:	b.hi	4580c0 <ferror@plt+0x55750>  // b.pmore
  457fd4:	ldr	w0, [sp, #132]
  457fd8:	cmp	w0, #0x9
  457fdc:	b.eq	458060 <ferror@plt+0x556f0>  // b.none
  457fe0:	ldr	w0, [sp, #132]
  457fe4:	cmp	w0, #0x9
  457fe8:	b.hi	4580c0 <ferror@plt+0x55750>  // b.pmore
  457fec:	ldr	w0, [sp, #132]
  457ff0:	cmp	w0, #0x8
  457ff4:	b.eq	458070 <ferror@plt+0x55700>  // b.none
  457ff8:	ldr	w0, [sp, #132]
  457ffc:	cmp	w0, #0x8
  458000:	b.hi	4580c0 <ferror@plt+0x55750>  // b.pmore
  458004:	ldr	w0, [sp, #132]
  458008:	cmp	w0, #0x7
  45800c:	b.eq	458080 <ferror@plt+0x55710>  // b.none
  458010:	ldr	w0, [sp, #132]
  458014:	cmp	w0, #0x7
  458018:	b.hi	4580c0 <ferror@plt+0x55750>  // b.pmore
  45801c:	ldr	w0, [sp, #132]
  458020:	cmp	w0, #0x6
  458024:	b.eq	458090 <ferror@plt+0x55720>  // b.none
  458028:	ldr	w0, [sp, #132]
  45802c:	cmp	w0, #0x6
  458030:	b.hi	4580c0 <ferror@plt+0x55750>  // b.pmore
  458034:	ldr	w0, [sp, #132]
  458038:	cmp	w0, #0x4
  45803c:	b.eq	4580b0 <ferror@plt+0x55740>  // b.none
  458040:	ldr	w0, [sp, #132]
  458044:	cmp	w0, #0x5
  458048:	b.eq	4580a0 <ferror@plt+0x55730>  // b.none
  45804c:	b	4580c0 <ferror@plt+0x55750>
  458050:	ldr	x0, [sp, #224]
  458054:	add	x1, x0, #0x1
  458058:	str	x1, [sp, #224]
  45805c:	strb	wzr, [x0]
  458060:	ldr	x0, [sp, #224]
  458064:	add	x1, x0, #0x1
  458068:	str	x1, [sp, #224]
  45806c:	strb	wzr, [x0]
  458070:	ldr	x0, [sp, #224]
  458074:	add	x1, x0, #0x1
  458078:	str	x1, [sp, #224]
  45807c:	strb	wzr, [x0]
  458080:	ldr	x0, [sp, #224]
  458084:	add	x1, x0, #0x1
  458088:	str	x1, [sp, #224]
  45808c:	strb	wzr, [x0]
  458090:	ldr	x0, [sp, #224]
  458094:	add	x1, x0, #0x1
  458098:	str	x1, [sp, #224]
  45809c:	strb	wzr, [x0]
  4580a0:	ldr	x0, [sp, #224]
  4580a4:	add	x1, x0, #0x1
  4580a8:	str	x1, [sp, #224]
  4580ac:	strb	wzr, [x0]
  4580b0:	ldr	x0, [sp, #224]
  4580b4:	add	x1, x0, #0x1
  4580b8:	str	x1, [sp, #224]
  4580bc:	strb	wzr, [x0]
  4580c0:	ldr	x0, [sp, #224]
  4580c4:	add	x1, x0, #0x1
  4580c8:	str	x1, [sp, #224]
  4580cc:	strb	wzr, [x0]
  4580d0:	ldr	x0, [sp, #224]
  4580d4:	add	x1, x0, #0x1
  4580d8:	str	x1, [sp, #224]
  4580dc:	strb	wzr, [x0]
  4580e0:	ldr	x0, [sp, #224]
  4580e4:	add	x1, x0, #0x1
  4580e8:	str	x1, [sp, #224]
  4580ec:	strb	wzr, [x0]
  4580f0:	b	458194 <ferror@plt+0x55824>
  4580f4:	ldrh	w0, [sp, #142]
  4580f8:	cmp	w0, #0x12
  4580fc:	b.ne	458188 <ferror@plt+0x55818>  // b.any
  458100:	ldr	x0, [sp, #88]
  458104:	and	w0, w0, #0x7f
  458108:	add	w0, w0, #0xb
  45810c:	str	w0, [sp, #136]
  458110:	ldr	x0, [sp, #88]
  458114:	lsr	x0, x0, #7
  458118:	str	x0, [sp, #88]
  45811c:	ldr	w0, [sp, #84]
  458120:	sub	w0, w0, #0x7
  458124:	str	w0, [sp, #84]
  458128:	ldr	x1, [sp, #152]
  45812c:	ldr	x0, [sp, #224]
  458130:	sub	x0, x1, x0
  458134:	mov	w1, w0
  458138:	ldr	w0, [sp, #136]
  45813c:	cmp	w0, w1
  458140:	cset	w0, hi  // hi = pmore
  458144:	and	w0, w0, #0xff
  458148:	and	x0, x0, #0xff
  45814c:	cmp	x0, #0x0
  458150:	b.eq	458160 <ferror@plt+0x557f0>  // b.none
  458154:	bl	45685c <ferror@plt+0x53eec>
  458158:	mov	w0, #0x0                   	// #0
  45815c:	b	458254 <ferror@plt+0x558e4>
  458160:	ldr	w0, [sp, #136]
  458164:	mov	x2, x0
  458168:	mov	w1, #0x0                   	// #0
  45816c:	ldr	x0, [sp, #224]
  458170:	bl	402530 <memset@plt>
  458174:	ldr	w0, [sp, #136]
  458178:	ldr	x1, [sp, #224]
  45817c:	add	x0, x1, x0
  458180:	str	x0, [sp, #224]
  458184:	b	458194 <ferror@plt+0x55824>
  458188:	bl	45685c <ferror@plt+0x53eec>
  45818c:	mov	w0, #0x0                   	// #0
  458190:	b	458254 <ferror@plt+0x558e4>
  458194:	ldr	x1, [sp, #224]
  458198:	ldr	x0, [sp, #152]
  45819c:	cmp	x1, x0
  4581a0:	b.cc	457cfc <ferror@plt+0x5538c>  // b.lo, b.ul, b.last
  4581a4:	ldr	x0, [sp, #160]
  4581a8:	str	x0, [sp, #224]
  4581ac:	ldr	x0, [sp, #224]
  4581b0:	add	x0, x0, #0x100
  4581b4:	ldrb	w0, [x0]
  4581b8:	cmp	w0, #0x0
  4581bc:	cset	w0, eq  // eq = none
  4581c0:	and	w0, w0, #0xff
  4581c4:	and	x0, x0, #0xff
  4581c8:	cmp	x0, #0x0
  4581cc:	b.eq	4581dc <ferror@plt+0x5586c>  // b.none
  4581d0:	bl	45685c <ferror@plt+0x53eec>
  4581d4:	mov	w0, #0x0                   	// #0
  4581d8:	b	458254 <ferror@plt+0x558e4>
  4581dc:	ldr	w0, [sp, #176]
  4581e0:	ldr	x3, [sp, #40]
  4581e4:	ldr	x2, [sp, #40]
  4581e8:	mov	x1, x0
  4581ec:	ldr	x0, [sp, #224]
  4581f0:	bl	456958 <ferror@plt+0x53fe8>
  4581f4:	cmp	w0, #0x0
  4581f8:	b.ne	458204 <ferror@plt+0x55894>  // b.any
  4581fc:	mov	w0, #0x0                   	// #0
  458200:	b	458254 <ferror@plt+0x558e4>
  458204:	ldr	w0, [sp, #176]
  458208:	ldr	x1, [sp, #224]
  45820c:	add	x4, x1, x0
  458210:	ldr	w1, [sp, #172]
  458214:	ldr	x0, [sp, #40]
  458218:	add	x0, x0, #0x800
  45821c:	mov	x3, x0
  458220:	ldr	x2, [sp, #40]
  458224:	mov	x0, x4
  458228:	bl	456958 <ferror@plt+0x53fe8>
  45822c:	cmp	w0, #0x0
  458230:	b.ne	45823c <ferror@plt+0x558cc>  // b.any
  458234:	mov	w0, #0x0                   	// #0
  458238:	b	458254 <ferror@plt+0x558e4>
  45823c:	ldr	x0, [sp, #40]
  458240:	str	x0, [sp, #240]
  458244:	ldr	x0, [sp, #40]
  458248:	add	x0, x0, #0x800
  45824c:	str	x0, [sp, #232]
  458250:	b	458258 <ferror@plt+0x558e8>
  458254:	b	458994 <ferror@plt+0x56024>
  458258:	add	x2, sp, #0x54
  45825c:	add	x1, sp, #0x58
  458260:	add	x0, sp, #0x38
  458264:	mov	x3, x2
  458268:	mov	x2, x1
  45826c:	ldr	x1, [sp, #192]
  458270:	bl	456864 <ferror@plt+0x53ef4>
  458274:	cmp	w0, #0x0
  458278:	b.ne	458284 <ferror@plt+0x55914>  // b.any
  45827c:	mov	w0, #0x0                   	// #0
  458280:	b	458994 <ferror@plt+0x56024>
  458284:	ldr	x0, [sp, #88]
  458288:	and	x0, x0, #0xff
  45828c:	lsl	x0, x0, #1
  458290:	ldr	x1, [sp, #240]
  458294:	add	x0, x1, x0
  458298:	ldrh	w0, [x0]
  45829c:	strh	w0, [sp, #122]
  4582a0:	ldrh	w0, [sp, #122]
  4582a4:	lsr	w0, w0, #9
  4582a8:	and	w0, w0, #0xffff
  4582ac:	and	w0, w0, #0x7
  4582b0:	str	w0, [sp, #116]
  4582b4:	ldrh	w0, [sp, #122]
  4582b8:	and	w0, w0, #0x1ff
  4582bc:	strh	w0, [sp, #114]
  4582c0:	ldrh	w0, [sp, #122]
  4582c4:	and	w0, w0, #0x1000
  4582c8:	cmp	w0, #0x0
  4582cc:	b.ne	458304 <ferror@plt+0x55994>  // b.any
  4582d0:	ldrh	w0, [sp, #114]
  4582d4:	str	w0, [sp, #220]
  4582d8:	ldr	x1, [sp, #88]
  4582dc:	ldr	w0, [sp, #116]
  4582e0:	add	w0, w0, #0x1
  4582e4:	lsr	x0, x1, x0
  4582e8:	str	x0, [sp, #88]
  4582ec:	ldr	w1, [sp, #84]
  4582f0:	ldr	w0, [sp, #116]
  4582f4:	sub	w0, w1, w0
  4582f8:	sub	w0, w0, #0x1
  4582fc:	str	w0, [sp, #84]
  458300:	b	458390 <ferror@plt+0x55a20>
  458304:	ldrh	w0, [sp, #114]
  458308:	add	w0, w0, #0x100
  45830c:	sxtw	x1, w0
  458310:	ldr	x0, [sp, #88]
  458314:	lsr	x2, x0, #8
  458318:	ldr	w0, [sp, #116]
  45831c:	mov	w3, #0x1                   	// #1
  458320:	lsl	w0, w3, w0
  458324:	sub	w0, w0, #0x1
  458328:	mov	w0, w0
  45832c:	and	x0, x2, x0
  458330:	add	x0, x1, x0
  458334:	lsl	x0, x0, #1
  458338:	ldr	x1, [sp, #240]
  45833c:	add	x0, x1, x0
  458340:	ldrh	w0, [x0]
  458344:	strh	w0, [sp, #122]
  458348:	ldrh	w0, [sp, #122]
  45834c:	lsr	w0, w0, #9
  458350:	and	w0, w0, #0xffff
  458354:	and	w0, w0, #0x7
  458358:	str	w0, [sp, #116]
  45835c:	ldrh	w0, [sp, #122]
  458360:	and	w0, w0, #0x1ff
  458364:	str	w0, [sp, #220]
  458368:	ldr	x1, [sp, #88]
  45836c:	ldr	w0, [sp, #116]
  458370:	add	w0, w0, #0x8
  458374:	lsr	x0, x1, x0
  458378:	str	x0, [sp, #88]
  45837c:	ldr	w1, [sp, #84]
  458380:	ldr	w0, [sp, #116]
  458384:	sub	w0, w1, w0
  458388:	sub	w0, w0, #0x8
  45838c:	str	w0, [sp, #84]
  458390:	ldr	w0, [sp, #220]
  458394:	cmp	w0, #0xff
  458398:	b.hi	4583ec <ferror@plt+0x55a7c>  // b.pmore
  45839c:	ldr	x1, [sp, #32]
  4583a0:	ldr	x0, [sp, #184]
  4583a4:	cmp	x1, x0
  4583a8:	cset	w0, eq  // eq = none
  4583ac:	and	w0, w0, #0xff
  4583b0:	and	x0, x0, #0xff
  4583b4:	cmp	x0, #0x0
  4583b8:	b.eq	4583c8 <ferror@plt+0x55a58>  // b.none
  4583bc:	bl	45685c <ferror@plt+0x53eec>
  4583c0:	mov	w0, #0x0                   	// #0
  4583c4:	b	458994 <ferror@plt+0x56024>
  4583c8:	ldr	x0, [sp, #32]
  4583cc:	add	x1, x0, #0x1
  4583d0:	str	x1, [sp, #32]
  4583d4:	ldr	w1, [sp, #220]
  4583d8:	and	w1, w1, #0xff
  4583dc:	strb	w1, [x0]
  4583e0:	ldr	x0, [sp, #32]
  4583e4:	prfm	pstl1keep, [x0]
  4583e8:	b	458258 <ferror@plt+0x558e8>
  4583ec:	ldr	w0, [sp, #220]
  4583f0:	cmp	w0, #0x100
  4583f4:	b.ne	4583fc <ferror@plt+0x55a8c>  // b.any
  4583f8:	b	458944 <ferror@plt+0x55fd4>
  4583fc:	ldr	w0, [sp, #220]
  458400:	cmp	w0, #0x108
  458404:	b.hi	458418 <ferror@plt+0x55aa8>  // b.pmore
  458408:	ldr	w0, [sp, #220]
  45840c:	sub	w0, w0, #0xfe
  458410:	str	w0, [sp, #212]
  458414:	b	45852c <ferror@plt+0x55bbc>
  458418:	ldr	w0, [sp, #220]
  45841c:	cmp	w0, #0x11d
  458420:	b.ne	458430 <ferror@plt+0x55ac0>  // b.any
  458424:	mov	w0, #0x102                 	// #258
  458428:	str	w0, [sp, #212]
  45842c:	b	45852c <ferror@plt+0x55bbc>
  458430:	ldr	w0, [sp, #220]
  458434:	cmp	w0, #0x11d
  458438:	cset	w0, hi  // hi = pmore
  45843c:	and	w0, w0, #0xff
  458440:	and	x0, x0, #0xff
  458444:	cmp	x0, #0x0
  458448:	b.eq	458458 <ferror@plt+0x55ae8>  // b.none
  45844c:	bl	45685c <ferror@plt+0x53eec>
  458450:	mov	w0, #0x0                   	// #0
  458454:	b	458994 <ferror@plt+0x56024>
  458458:	add	x2, sp, #0x54
  45845c:	add	x1, sp, #0x58
  458460:	add	x0, sp, #0x38
  458464:	mov	x3, x2
  458468:	mov	x2, x1
  45846c:	ldr	x1, [sp, #192]
  458470:	bl	456864 <ferror@plt+0x53ef4>
  458474:	cmp	w0, #0x0
  458478:	b.ne	458484 <ferror@plt+0x55b14>  // b.any
  45847c:	mov	w0, #0x0                   	// #0
  458480:	b	458994 <ferror@plt+0x56024>
  458484:	ldr	w0, [sp, #220]
  458488:	sub	w0, w0, #0x109
  45848c:	str	w0, [sp, #220]
  458490:	ldr	w0, [sp, #220]
  458494:	lsr	w0, w0, #2
  458498:	add	w0, w0, #0x1
  45849c:	str	w0, [sp, #108]
  4584a0:	ldr	w0, [sp, #220]
  4584a4:	and	w1, w0, #0x3
  4584a8:	ldr	w0, [sp, #108]
  4584ac:	lsl	w0, w1, w0
  4584b0:	str	w0, [sp, #212]
  4584b4:	ldr	w0, [sp, #212]
  4584b8:	add	w0, w0, #0xb
  4584bc:	str	w0, [sp, #212]
  4584c0:	ldr	w0, [sp, #108]
  4584c4:	sub	w0, w0, #0x1
  4584c8:	mov	w1, #0x1                   	// #1
  4584cc:	lsl	w0, w1, w0
  4584d0:	sub	w0, w0, #0x1
  4584d4:	lsl	w0, w0, #3
  4584d8:	ldr	w1, [sp, #212]
  4584dc:	add	w0, w1, w0
  4584e0:	str	w0, [sp, #212]
  4584e4:	ldr	x0, [sp, #88]
  4584e8:	mov	w2, w0
  4584ec:	ldr	w0, [sp, #108]
  4584f0:	mov	w1, #0xffffffff            	// #-1
  4584f4:	lsl	w0, w1, w0
  4584f8:	mvn	w0, w0
  4584fc:	and	w0, w2, w0
  458500:	ldr	w1, [sp, #212]
  458504:	add	w0, w1, w0
  458508:	str	w0, [sp, #212]
  45850c:	ldr	x1, [sp, #88]
  458510:	ldr	w0, [sp, #108]
  458514:	lsr	x0, x1, x0
  458518:	str	x0, [sp, #88]
  45851c:	ldr	w1, [sp, #84]
  458520:	ldr	w0, [sp, #108]
  458524:	sub	w0, w1, w0
  458528:	str	w0, [sp, #84]
  45852c:	add	x2, sp, #0x54
  458530:	add	x1, sp, #0x58
  458534:	add	x0, sp, #0x38
  458538:	mov	x3, x2
  45853c:	mov	x2, x1
  458540:	ldr	x1, [sp, #192]
  458544:	bl	456864 <ferror@plt+0x53ef4>
  458548:	cmp	w0, #0x0
  45854c:	b.ne	458558 <ferror@plt+0x55be8>  // b.any
  458550:	mov	w0, #0x0                   	// #0
  458554:	b	458994 <ferror@plt+0x56024>
  458558:	ldr	x0, [sp, #88]
  45855c:	and	x0, x0, #0xff
  458560:	lsl	x0, x0, #1
  458564:	ldr	x1, [sp, #232]
  458568:	add	x0, x1, x0
  45856c:	ldrh	w0, [x0]
  458570:	strh	w0, [sp, #122]
  458574:	ldrh	w0, [sp, #122]
  458578:	lsr	w0, w0, #9
  45857c:	and	w0, w0, #0xffff
  458580:	and	w0, w0, #0x7
  458584:	str	w0, [sp, #116]
  458588:	ldrh	w0, [sp, #122]
  45858c:	and	w0, w0, #0x1ff
  458590:	strh	w0, [sp, #114]
  458594:	ldrh	w0, [sp, #122]
  458598:	and	w0, w0, #0x1000
  45859c:	cmp	w0, #0x0
  4585a0:	b.ne	4585d8 <ferror@plt+0x55c68>  // b.any
  4585a4:	ldrh	w0, [sp, #114]
  4585a8:	str	w0, [sp, #216]
  4585ac:	ldr	x1, [sp, #88]
  4585b0:	ldr	w0, [sp, #116]
  4585b4:	add	w0, w0, #0x1
  4585b8:	lsr	x0, x1, x0
  4585bc:	str	x0, [sp, #88]
  4585c0:	ldr	w1, [sp, #84]
  4585c4:	ldr	w0, [sp, #116]
  4585c8:	sub	w0, w1, w0
  4585cc:	sub	w0, w0, #0x1
  4585d0:	str	w0, [sp, #84]
  4585d4:	b	458664 <ferror@plt+0x55cf4>
  4585d8:	ldrh	w0, [sp, #114]
  4585dc:	add	w0, w0, #0x100
  4585e0:	sxtw	x1, w0
  4585e4:	ldr	x0, [sp, #88]
  4585e8:	lsr	x2, x0, #8
  4585ec:	ldr	w0, [sp, #116]
  4585f0:	mov	w3, #0x1                   	// #1
  4585f4:	lsl	w0, w3, w0
  4585f8:	sub	w0, w0, #0x1
  4585fc:	mov	w0, w0
  458600:	and	x0, x2, x0
  458604:	add	x0, x1, x0
  458608:	lsl	x0, x0, #1
  45860c:	ldr	x1, [sp, #232]
  458610:	add	x0, x1, x0
  458614:	ldrh	w0, [x0]
  458618:	strh	w0, [sp, #122]
  45861c:	ldrh	w0, [sp, #122]
  458620:	lsr	w0, w0, #9
  458624:	and	w0, w0, #0xffff
  458628:	and	w0, w0, #0x7
  45862c:	str	w0, [sp, #116]
  458630:	ldrh	w0, [sp, #122]
  458634:	and	w0, w0, #0x1ff
  458638:	str	w0, [sp, #216]
  45863c:	ldr	x1, [sp, #88]
  458640:	ldr	w0, [sp, #116]
  458644:	add	w0, w0, #0x8
  458648:	lsr	x0, x1, x0
  45864c:	str	x0, [sp, #88]
  458650:	ldr	w1, [sp, #84]
  458654:	ldr	w0, [sp, #116]
  458658:	sub	w0, w1, w0
  45865c:	sub	w0, w0, #0x8
  458660:	str	w0, [sp, #84]
  458664:	ldr	w0, [sp, #216]
  458668:	cmp	w0, #0x0
  45866c:	b.ne	458708 <ferror@plt+0x55d98>  // b.any
  458670:	ldr	x1, [sp, #32]
  458674:	ldr	x0, [sp, #200]
  458678:	cmp	x1, x0
  45867c:	cset	w0, eq  // eq = none
  458680:	and	w0, w0, #0xff
  458684:	and	x0, x0, #0xff
  458688:	cmp	x0, #0x0
  45868c:	b.eq	45869c <ferror@plt+0x55d2c>  // b.none
  458690:	bl	45685c <ferror@plt+0x53eec>
  458694:	mov	w0, #0x0                   	// #0
  458698:	b	458994 <ferror@plt+0x56024>
  45869c:	ldr	x1, [sp, #184]
  4586a0:	ldr	x0, [sp, #32]
  4586a4:	sub	x0, x1, x0
  4586a8:	mov	w1, w0
  4586ac:	ldr	w0, [sp, #212]
  4586b0:	cmp	w0, w1
  4586b4:	cset	w0, hi  // hi = pmore
  4586b8:	and	w0, w0, #0xff
  4586bc:	and	x0, x0, #0xff
  4586c0:	cmp	x0, #0x0
  4586c4:	b.eq	4586d4 <ferror@plt+0x55d64>  // b.none
  4586c8:	bl	45685c <ferror@plt+0x53eec>
  4586cc:	mov	w0, #0x0                   	// #0
  4586d0:	b	458994 <ferror@plt+0x56024>
  4586d4:	ldr	x0, [sp, #32]
  4586d8:	sub	x0, x0, #0x1
  4586dc:	ldrb	w0, [x0]
  4586e0:	mov	w1, w0
  4586e4:	ldr	w0, [sp, #212]
  4586e8:	mov	x2, x0
  4586ec:	ldr	x0, [sp, #32]
  4586f0:	bl	402530 <memset@plt>
  4586f4:	ldr	w0, [sp, #212]
  4586f8:	ldr	x1, [sp, #32]
  4586fc:	add	x0, x1, x0
  458700:	str	x0, [sp, #32]
  458704:	b	458258 <ferror@plt+0x558e8>
  458708:	ldr	w0, [sp, #216]
  45870c:	cmp	w0, #0x1d
  458710:	cset	w0, hi  // hi = pmore
  458714:	and	w0, w0, #0xff
  458718:	and	x0, x0, #0xff
  45871c:	cmp	x0, #0x0
  458720:	b.eq	458730 <ferror@plt+0x55dc0>  // b.none
  458724:	bl	45685c <ferror@plt+0x53eec>
  458728:	mov	w0, #0x0                   	// #0
  45872c:	b	458994 <ferror@plt+0x56024>
  458730:	ldr	w0, [sp, #216]
  458734:	cmp	w0, #0x3
  458738:	b.hi	45874c <ferror@plt+0x55ddc>  // b.pmore
  45873c:	ldr	w0, [sp, #216]
  458740:	add	w0, w0, #0x1
  458744:	str	w0, [sp, #216]
  458748:	b	458820 <ferror@plt+0x55eb0>
  45874c:	add	x2, sp, #0x54
  458750:	add	x1, sp, #0x58
  458754:	add	x0, sp, #0x38
  458758:	mov	x3, x2
  45875c:	mov	x2, x1
  458760:	ldr	x1, [sp, #192]
  458764:	bl	456864 <ferror@plt+0x53ef4>
  458768:	cmp	w0, #0x0
  45876c:	b.ne	458778 <ferror@plt+0x55e08>  // b.any
  458770:	mov	w0, #0x0                   	// #0
  458774:	b	458994 <ferror@plt+0x56024>
  458778:	ldr	w0, [sp, #216]
  45877c:	sub	w0, w0, #0x4
  458780:	str	w0, [sp, #216]
  458784:	ldr	w0, [sp, #216]
  458788:	lsr	w0, w0, #1
  45878c:	add	w0, w0, #0x1
  458790:	str	w0, [sp, #104]
  458794:	ldr	w0, [sp, #216]
  458798:	and	w1, w0, #0x1
  45879c:	ldr	w0, [sp, #104]
  4587a0:	lsl	w0, w1, w0
  4587a4:	str	w0, [sp, #216]
  4587a8:	ldr	w0, [sp, #216]
  4587ac:	add	w0, w0, #0x5
  4587b0:	str	w0, [sp, #216]
  4587b4:	ldr	w0, [sp, #104]
  4587b8:	sub	w0, w0, #0x1
  4587bc:	mov	w1, #0x1                   	// #1
  4587c0:	lsl	w0, w1, w0
  4587c4:	sub	w0, w0, #0x1
  4587c8:	lsl	w0, w0, #2
  4587cc:	ldr	w1, [sp, #216]
  4587d0:	add	w0, w1, w0
  4587d4:	str	w0, [sp, #216]
  4587d8:	ldr	x0, [sp, #88]
  4587dc:	mov	w2, w0
  4587e0:	ldr	w0, [sp, #104]
  4587e4:	mov	w1, #0xffffffff            	// #-1
  4587e8:	lsl	w0, w1, w0
  4587ec:	mvn	w0, w0
  4587f0:	and	w0, w2, w0
  4587f4:	ldr	w1, [sp, #216]
  4587f8:	add	w0, w1, w0
  4587fc:	str	w0, [sp, #216]
  458800:	ldr	x1, [sp, #88]
  458804:	ldr	w0, [sp, #104]
  458808:	lsr	x0, x1, x0
  45880c:	str	x0, [sp, #88]
  458810:	ldr	w1, [sp, #84]
  458814:	ldr	w0, [sp, #104]
  458818:	sub	w0, w1, w0
  45881c:	str	w0, [sp, #84]
  458820:	ldr	x1, [sp, #32]
  458824:	ldr	x0, [sp, #200]
  458828:	sub	x0, x1, x0
  45882c:	mov	w1, w0
  458830:	ldr	w0, [sp, #216]
  458834:	cmp	w0, w1
  458838:	cset	w0, hi  // hi = pmore
  45883c:	and	w0, w0, #0xff
  458840:	and	x0, x0, #0xff
  458844:	cmp	x0, #0x0
  458848:	b.eq	458858 <ferror@plt+0x55ee8>  // b.none
  45884c:	bl	45685c <ferror@plt+0x53eec>
  458850:	mov	w0, #0x0                   	// #0
  458854:	b	458994 <ferror@plt+0x56024>
  458858:	ldr	x1, [sp, #184]
  45885c:	ldr	x0, [sp, #32]
  458860:	sub	x0, x1, x0
  458864:	mov	w1, w0
  458868:	ldr	w0, [sp, #212]
  45886c:	cmp	w0, w1
  458870:	cset	w0, hi  // hi = pmore
  458874:	and	w0, w0, #0xff
  458878:	and	x0, x0, #0xff
  45887c:	cmp	x0, #0x0
  458880:	b.eq	458890 <ferror@plt+0x55f20>  // b.none
  458884:	bl	45685c <ferror@plt+0x53eec>
  458888:	mov	w0, #0x0                   	// #0
  45888c:	b	458994 <ferror@plt+0x56024>
  458890:	ldr	w1, [sp, #216]
  458894:	ldr	w0, [sp, #212]
  458898:	cmp	w1, w0
  45889c:	b.cc	458934 <ferror@plt+0x55fc4>  // b.lo, b.ul, b.last
  4588a0:	ldr	w0, [sp, #216]
  4588a4:	neg	x0, x0
  4588a8:	ldr	x1, [sp, #32]
  4588ac:	add	x0, x1, x0
  4588b0:	ldr	w1, [sp, #212]
  4588b4:	mov	x2, x1
  4588b8:	mov	x1, x0
  4588bc:	ldr	x0, [sp, #32]
  4588c0:	bl	4022e0 <memcpy@plt>
  4588c4:	ldr	w0, [sp, #212]
  4588c8:	ldr	x1, [sp, #32]
  4588cc:	add	x0, x1, x0
  4588d0:	str	x0, [sp, #32]
  4588d4:	b	458258 <ferror@plt+0x558e8>
  4588d8:	ldr	w0, [sp, #212]
  4588dc:	ldr	w2, [sp, #216]
  4588e0:	ldr	w1, [sp, #216]
  4588e4:	cmp	w2, w0
  4588e8:	csel	w0, w1, w0, ls  // ls = plast
  4588ec:	str	w0, [sp, #100]
  4588f0:	ldr	w0, [sp, #216]
  4588f4:	neg	x0, x0
  4588f8:	ldr	x1, [sp, #32]
  4588fc:	add	x0, x1, x0
  458900:	ldr	w1, [sp, #100]
  458904:	mov	x2, x1
  458908:	mov	x1, x0
  45890c:	ldr	x0, [sp, #32]
  458910:	bl	4022e0 <memcpy@plt>
  458914:	ldr	w1, [sp, #212]
  458918:	ldr	w0, [sp, #100]
  45891c:	sub	w0, w1, w0
  458920:	str	w0, [sp, #212]
  458924:	ldr	w0, [sp, #100]
  458928:	ldr	x1, [sp, #32]
  45892c:	add	x0, x1, x0
  458930:	str	x0, [sp, #32]
  458934:	ldr	w0, [sp, #212]
  458938:	cmp	w0, #0x0
  45893c:	b.ne	4588d8 <ferror@plt+0x55f68>  // b.any
  458940:	b	458258 <ferror@plt+0x558e8>
  458944:	ldr	w0, [sp, #252]
  458948:	cmp	w0, #0x0
  45894c:	b.eq	457440 <ferror@plt+0x54ad0>  // b.none
  458950:	ldr	x0, [sp, #56]
  458954:	ldr	x1, [sp, #192]
  458958:	sub	x0, x1, x0
  45895c:	cmp	x0, #0x4
  458960:	b.gt	4572c0 <ferror@plt+0x54950>
  458964:	ldr	x1, [sp, #32]
  458968:	ldr	x0, [sp, #184]
  45896c:	cmp	x1, x0
  458970:	cset	w0, ne  // ne = any
  458974:	and	w0, w0, #0xff
  458978:	and	x0, x0, #0xff
  45897c:	cmp	x0, #0x0
  458980:	b.eq	458990 <ferror@plt+0x56020>  // b.none
  458984:	bl	45685c <ferror@plt+0x53eec>
  458988:	mov	w0, #0x0                   	// #0
  45898c:	b	458994 <ferror@plt+0x56024>
  458990:	mov	w0, #0x1                   	// #1
  458994:	ldp	x29, x30, [sp], #256
  458998:	ret
  45899c:	stp	x29, x30, [sp, #-80]!
  4589a0:	mov	x29, sp
  4589a4:	str	x0, [sp, #40]
  4589a8:	str	x1, [sp, #32]
  4589ac:	str	x2, [sp, #24]
  4589b0:	str	wzr, [sp, #72]
  4589b4:	str	wzr, [sp, #76]
  4589b8:	b	4589e8 <ferror@plt+0x56078>
  4589bc:	ldr	w0, [sp, #72]
  4589c0:	lsl	w0, w0, #8
  4589c4:	ldr	w1, [sp, #76]
  4589c8:	ldr	x2, [sp, #40]
  4589cc:	add	x1, x2, x1
  4589d0:	ldrb	w1, [x1]
  4589d4:	orr	w0, w0, w1
  4589d8:	str	w0, [sp, #72]
  4589dc:	ldr	w0, [sp, #76]
  4589e0:	add	w0, w0, #0x1
  4589e4:	str	w0, [sp, #76]
  4589e8:	ldr	w0, [sp, #76]
  4589ec:	cmp	w0, #0x3
  4589f0:	b.ls	4589bc <ferror@plt+0x5604c>  // b.plast
  4589f4:	mov	w0, #0x1                   	// #1
  4589f8:	str	w0, [sp, #60]
  4589fc:	str	wzr, [sp, #56]
  458a00:	ldr	x0, [sp, #32]
  458a04:	str	x0, [sp, #64]
  458a08:	ldr	x0, [sp, #24]
  458a0c:	str	x0, [sp, #48]
  458a10:	b	458d98 <ferror@plt+0x56428>
  458a14:	str	wzr, [sp, #76]
  458a18:	b	458d28 <ferror@plt+0x563b8>
  458a1c:	ldr	x0, [sp, #64]
  458a20:	add	x1, x0, #0x1
  458a24:	str	x1, [sp, #64]
  458a28:	ldrb	w0, [x0]
  458a2c:	mov	w1, w0
  458a30:	ldr	w0, [sp, #60]
  458a34:	add	w0, w0, w1
  458a38:	str	w0, [sp, #60]
  458a3c:	ldr	w1, [sp, #56]
  458a40:	ldr	w0, [sp, #60]
  458a44:	add	w0, w1, w0
  458a48:	str	w0, [sp, #56]
  458a4c:	ldr	x0, [sp, #64]
  458a50:	add	x1, x0, #0x1
  458a54:	str	x1, [sp, #64]
  458a58:	ldrb	w0, [x0]
  458a5c:	mov	w1, w0
  458a60:	ldr	w0, [sp, #60]
  458a64:	add	w0, w0, w1
  458a68:	str	w0, [sp, #60]
  458a6c:	ldr	w1, [sp, #56]
  458a70:	ldr	w0, [sp, #60]
  458a74:	add	w0, w1, w0
  458a78:	str	w0, [sp, #56]
  458a7c:	ldr	x0, [sp, #64]
  458a80:	add	x1, x0, #0x1
  458a84:	str	x1, [sp, #64]
  458a88:	ldrb	w0, [x0]
  458a8c:	mov	w1, w0
  458a90:	ldr	w0, [sp, #60]
  458a94:	add	w0, w0, w1
  458a98:	str	w0, [sp, #60]
  458a9c:	ldr	w1, [sp, #56]
  458aa0:	ldr	w0, [sp, #60]
  458aa4:	add	w0, w1, w0
  458aa8:	str	w0, [sp, #56]
  458aac:	ldr	x0, [sp, #64]
  458ab0:	add	x1, x0, #0x1
  458ab4:	str	x1, [sp, #64]
  458ab8:	ldrb	w0, [x0]
  458abc:	mov	w1, w0
  458ac0:	ldr	w0, [sp, #60]
  458ac4:	add	w0, w0, w1
  458ac8:	str	w0, [sp, #60]
  458acc:	ldr	w1, [sp, #56]
  458ad0:	ldr	w0, [sp, #60]
  458ad4:	add	w0, w1, w0
  458ad8:	str	w0, [sp, #56]
  458adc:	ldr	x0, [sp, #64]
  458ae0:	add	x1, x0, #0x1
  458ae4:	str	x1, [sp, #64]
  458ae8:	ldrb	w0, [x0]
  458aec:	mov	w1, w0
  458af0:	ldr	w0, [sp, #60]
  458af4:	add	w0, w0, w1
  458af8:	str	w0, [sp, #60]
  458afc:	ldr	w1, [sp, #56]
  458b00:	ldr	w0, [sp, #60]
  458b04:	add	w0, w1, w0
  458b08:	str	w0, [sp, #56]
  458b0c:	ldr	x0, [sp, #64]
  458b10:	add	x1, x0, #0x1
  458b14:	str	x1, [sp, #64]
  458b18:	ldrb	w0, [x0]
  458b1c:	mov	w1, w0
  458b20:	ldr	w0, [sp, #60]
  458b24:	add	w0, w0, w1
  458b28:	str	w0, [sp, #60]
  458b2c:	ldr	w1, [sp, #56]
  458b30:	ldr	w0, [sp, #60]
  458b34:	add	w0, w1, w0
  458b38:	str	w0, [sp, #56]
  458b3c:	ldr	x0, [sp, #64]
  458b40:	add	x1, x0, #0x1
  458b44:	str	x1, [sp, #64]
  458b48:	ldrb	w0, [x0]
  458b4c:	mov	w1, w0
  458b50:	ldr	w0, [sp, #60]
  458b54:	add	w0, w0, w1
  458b58:	str	w0, [sp, #60]
  458b5c:	ldr	w1, [sp, #56]
  458b60:	ldr	w0, [sp, #60]
  458b64:	add	w0, w1, w0
  458b68:	str	w0, [sp, #56]
  458b6c:	ldr	x0, [sp, #64]
  458b70:	add	x1, x0, #0x1
  458b74:	str	x1, [sp, #64]
  458b78:	ldrb	w0, [x0]
  458b7c:	mov	w1, w0
  458b80:	ldr	w0, [sp, #60]
  458b84:	add	w0, w0, w1
  458b88:	str	w0, [sp, #60]
  458b8c:	ldr	w1, [sp, #56]
  458b90:	ldr	w0, [sp, #60]
  458b94:	add	w0, w1, w0
  458b98:	str	w0, [sp, #56]
  458b9c:	ldr	x0, [sp, #64]
  458ba0:	add	x1, x0, #0x1
  458ba4:	str	x1, [sp, #64]
  458ba8:	ldrb	w0, [x0]
  458bac:	mov	w1, w0
  458bb0:	ldr	w0, [sp, #60]
  458bb4:	add	w0, w0, w1
  458bb8:	str	w0, [sp, #60]
  458bbc:	ldr	w1, [sp, #56]
  458bc0:	ldr	w0, [sp, #60]
  458bc4:	add	w0, w1, w0
  458bc8:	str	w0, [sp, #56]
  458bcc:	ldr	x0, [sp, #64]
  458bd0:	add	x1, x0, #0x1
  458bd4:	str	x1, [sp, #64]
  458bd8:	ldrb	w0, [x0]
  458bdc:	mov	w1, w0
  458be0:	ldr	w0, [sp, #60]
  458be4:	add	w0, w0, w1
  458be8:	str	w0, [sp, #60]
  458bec:	ldr	w1, [sp, #56]
  458bf0:	ldr	w0, [sp, #60]
  458bf4:	add	w0, w1, w0
  458bf8:	str	w0, [sp, #56]
  458bfc:	ldr	x0, [sp, #64]
  458c00:	add	x1, x0, #0x1
  458c04:	str	x1, [sp, #64]
  458c08:	ldrb	w0, [x0]
  458c0c:	mov	w1, w0
  458c10:	ldr	w0, [sp, #60]
  458c14:	add	w0, w0, w1
  458c18:	str	w0, [sp, #60]
  458c1c:	ldr	w1, [sp, #56]
  458c20:	ldr	w0, [sp, #60]
  458c24:	add	w0, w1, w0
  458c28:	str	w0, [sp, #56]
  458c2c:	ldr	x0, [sp, #64]
  458c30:	add	x1, x0, #0x1
  458c34:	str	x1, [sp, #64]
  458c38:	ldrb	w0, [x0]
  458c3c:	mov	w1, w0
  458c40:	ldr	w0, [sp, #60]
  458c44:	add	w0, w0, w1
  458c48:	str	w0, [sp, #60]
  458c4c:	ldr	w1, [sp, #56]
  458c50:	ldr	w0, [sp, #60]
  458c54:	add	w0, w1, w0
  458c58:	str	w0, [sp, #56]
  458c5c:	ldr	x0, [sp, #64]
  458c60:	add	x1, x0, #0x1
  458c64:	str	x1, [sp, #64]
  458c68:	ldrb	w0, [x0]
  458c6c:	mov	w1, w0
  458c70:	ldr	w0, [sp, #60]
  458c74:	add	w0, w0, w1
  458c78:	str	w0, [sp, #60]
  458c7c:	ldr	w1, [sp, #56]
  458c80:	ldr	w0, [sp, #60]
  458c84:	add	w0, w1, w0
  458c88:	str	w0, [sp, #56]
  458c8c:	ldr	x0, [sp, #64]
  458c90:	add	x1, x0, #0x1
  458c94:	str	x1, [sp, #64]
  458c98:	ldrb	w0, [x0]
  458c9c:	mov	w1, w0
  458ca0:	ldr	w0, [sp, #60]
  458ca4:	add	w0, w0, w1
  458ca8:	str	w0, [sp, #60]
  458cac:	ldr	w1, [sp, #56]
  458cb0:	ldr	w0, [sp, #60]
  458cb4:	add	w0, w1, w0
  458cb8:	str	w0, [sp, #56]
  458cbc:	ldr	x0, [sp, #64]
  458cc0:	add	x1, x0, #0x1
  458cc4:	str	x1, [sp, #64]
  458cc8:	ldrb	w0, [x0]
  458ccc:	mov	w1, w0
  458cd0:	ldr	w0, [sp, #60]
  458cd4:	add	w0, w0, w1
  458cd8:	str	w0, [sp, #60]
  458cdc:	ldr	w1, [sp, #56]
  458ce0:	ldr	w0, [sp, #60]
  458ce4:	add	w0, w1, w0
  458ce8:	str	w0, [sp, #56]
  458cec:	ldr	x0, [sp, #64]
  458cf0:	add	x1, x0, #0x1
  458cf4:	str	x1, [sp, #64]
  458cf8:	ldrb	w0, [x0]
  458cfc:	mov	w1, w0
  458d00:	ldr	w0, [sp, #60]
  458d04:	add	w0, w0, w1
  458d08:	str	w0, [sp, #60]
  458d0c:	ldr	w1, [sp, #56]
  458d10:	ldr	w0, [sp, #60]
  458d14:	add	w0, w1, w0
  458d18:	str	w0, [sp, #56]
  458d1c:	ldr	w0, [sp, #76]
  458d20:	add	w0, w0, #0x10
  458d24:	str	w0, [sp, #76]
  458d28:	ldr	w1, [sp, #76]
  458d2c:	mov	w0, #0x15af                	// #5551
  458d30:	cmp	w1, w0
  458d34:	b.ls	458a1c <ferror@plt+0x560ac>  // b.plast
  458d38:	ldr	x1, [sp, #48]
  458d3c:	mov	x0, #0xffffffffffffea50    	// #-5552
  458d40:	add	x0, x1, x0
  458d44:	str	x0, [sp, #48]
  458d48:	ldr	w0, [sp, #60]
  458d4c:	mov	w1, #0x8071                	// #32881
  458d50:	movk	w1, #0x8007, lsl #16
  458d54:	umull	x1, w0, w1
  458d58:	lsr	x1, x1, #32
  458d5c:	lsr	w2, w1, #15
  458d60:	mov	w1, #0xfff1                	// #65521
  458d64:	mul	w1, w2, w1
  458d68:	sub	w0, w0, w1
  458d6c:	str	w0, [sp, #60]
  458d70:	ldr	w0, [sp, #56]
  458d74:	mov	w1, #0x8071                	// #32881
  458d78:	movk	w1, #0x8007, lsl #16
  458d7c:	umull	x1, w0, w1
  458d80:	lsr	x1, x1, #32
  458d84:	lsr	w2, w1, #15
  458d88:	mov	w1, #0xfff1                	// #65521
  458d8c:	mul	w1, w2, w1
  458d90:	sub	w0, w0, w1
  458d94:	str	w0, [sp, #56]
  458d98:	ldr	x1, [sp, #48]
  458d9c:	mov	x0, #0x15af                	// #5551
  458da0:	cmp	x1, x0
  458da4:	b.hi	458a14 <ferror@plt+0x560a4>  // b.pmore
  458da8:	b	4590b8 <ferror@plt+0x56748>
  458dac:	ldr	x0, [sp, #64]
  458db0:	add	x1, x0, #0x1
  458db4:	str	x1, [sp, #64]
  458db8:	ldrb	w0, [x0]
  458dbc:	mov	w1, w0
  458dc0:	ldr	w0, [sp, #60]
  458dc4:	add	w0, w0, w1
  458dc8:	str	w0, [sp, #60]
  458dcc:	ldr	w1, [sp, #56]
  458dd0:	ldr	w0, [sp, #60]
  458dd4:	add	w0, w1, w0
  458dd8:	str	w0, [sp, #56]
  458ddc:	ldr	x0, [sp, #64]
  458de0:	add	x1, x0, #0x1
  458de4:	str	x1, [sp, #64]
  458de8:	ldrb	w0, [x0]
  458dec:	mov	w1, w0
  458df0:	ldr	w0, [sp, #60]
  458df4:	add	w0, w0, w1
  458df8:	str	w0, [sp, #60]
  458dfc:	ldr	w1, [sp, #56]
  458e00:	ldr	w0, [sp, #60]
  458e04:	add	w0, w1, w0
  458e08:	str	w0, [sp, #56]
  458e0c:	ldr	x0, [sp, #64]
  458e10:	add	x1, x0, #0x1
  458e14:	str	x1, [sp, #64]
  458e18:	ldrb	w0, [x0]
  458e1c:	mov	w1, w0
  458e20:	ldr	w0, [sp, #60]
  458e24:	add	w0, w0, w1
  458e28:	str	w0, [sp, #60]
  458e2c:	ldr	w1, [sp, #56]
  458e30:	ldr	w0, [sp, #60]
  458e34:	add	w0, w1, w0
  458e38:	str	w0, [sp, #56]
  458e3c:	ldr	x0, [sp, #64]
  458e40:	add	x1, x0, #0x1
  458e44:	str	x1, [sp, #64]
  458e48:	ldrb	w0, [x0]
  458e4c:	mov	w1, w0
  458e50:	ldr	w0, [sp, #60]
  458e54:	add	w0, w0, w1
  458e58:	str	w0, [sp, #60]
  458e5c:	ldr	w1, [sp, #56]
  458e60:	ldr	w0, [sp, #60]
  458e64:	add	w0, w1, w0
  458e68:	str	w0, [sp, #56]
  458e6c:	ldr	x0, [sp, #64]
  458e70:	add	x1, x0, #0x1
  458e74:	str	x1, [sp, #64]
  458e78:	ldrb	w0, [x0]
  458e7c:	mov	w1, w0
  458e80:	ldr	w0, [sp, #60]
  458e84:	add	w0, w0, w1
  458e88:	str	w0, [sp, #60]
  458e8c:	ldr	w1, [sp, #56]
  458e90:	ldr	w0, [sp, #60]
  458e94:	add	w0, w1, w0
  458e98:	str	w0, [sp, #56]
  458e9c:	ldr	x0, [sp, #64]
  458ea0:	add	x1, x0, #0x1
  458ea4:	str	x1, [sp, #64]
  458ea8:	ldrb	w0, [x0]
  458eac:	mov	w1, w0
  458eb0:	ldr	w0, [sp, #60]
  458eb4:	add	w0, w0, w1
  458eb8:	str	w0, [sp, #60]
  458ebc:	ldr	w1, [sp, #56]
  458ec0:	ldr	w0, [sp, #60]
  458ec4:	add	w0, w1, w0
  458ec8:	str	w0, [sp, #56]
  458ecc:	ldr	x0, [sp, #64]
  458ed0:	add	x1, x0, #0x1
  458ed4:	str	x1, [sp, #64]
  458ed8:	ldrb	w0, [x0]
  458edc:	mov	w1, w0
  458ee0:	ldr	w0, [sp, #60]
  458ee4:	add	w0, w0, w1
  458ee8:	str	w0, [sp, #60]
  458eec:	ldr	w1, [sp, #56]
  458ef0:	ldr	w0, [sp, #60]
  458ef4:	add	w0, w1, w0
  458ef8:	str	w0, [sp, #56]
  458efc:	ldr	x0, [sp, #64]
  458f00:	add	x1, x0, #0x1
  458f04:	str	x1, [sp, #64]
  458f08:	ldrb	w0, [x0]
  458f0c:	mov	w1, w0
  458f10:	ldr	w0, [sp, #60]
  458f14:	add	w0, w0, w1
  458f18:	str	w0, [sp, #60]
  458f1c:	ldr	w1, [sp, #56]
  458f20:	ldr	w0, [sp, #60]
  458f24:	add	w0, w1, w0
  458f28:	str	w0, [sp, #56]
  458f2c:	ldr	x0, [sp, #64]
  458f30:	add	x1, x0, #0x1
  458f34:	str	x1, [sp, #64]
  458f38:	ldrb	w0, [x0]
  458f3c:	mov	w1, w0
  458f40:	ldr	w0, [sp, #60]
  458f44:	add	w0, w0, w1
  458f48:	str	w0, [sp, #60]
  458f4c:	ldr	w1, [sp, #56]
  458f50:	ldr	w0, [sp, #60]
  458f54:	add	w0, w1, w0
  458f58:	str	w0, [sp, #56]
  458f5c:	ldr	x0, [sp, #64]
  458f60:	add	x1, x0, #0x1
  458f64:	str	x1, [sp, #64]
  458f68:	ldrb	w0, [x0]
  458f6c:	mov	w1, w0
  458f70:	ldr	w0, [sp, #60]
  458f74:	add	w0, w0, w1
  458f78:	str	w0, [sp, #60]
  458f7c:	ldr	w1, [sp, #56]
  458f80:	ldr	w0, [sp, #60]
  458f84:	add	w0, w1, w0
  458f88:	str	w0, [sp, #56]
  458f8c:	ldr	x0, [sp, #64]
  458f90:	add	x1, x0, #0x1
  458f94:	str	x1, [sp, #64]
  458f98:	ldrb	w0, [x0]
  458f9c:	mov	w1, w0
  458fa0:	ldr	w0, [sp, #60]
  458fa4:	add	w0, w0, w1
  458fa8:	str	w0, [sp, #60]
  458fac:	ldr	w1, [sp, #56]
  458fb0:	ldr	w0, [sp, #60]
  458fb4:	add	w0, w1, w0
  458fb8:	str	w0, [sp, #56]
  458fbc:	ldr	x0, [sp, #64]
  458fc0:	add	x1, x0, #0x1
  458fc4:	str	x1, [sp, #64]
  458fc8:	ldrb	w0, [x0]
  458fcc:	mov	w1, w0
  458fd0:	ldr	w0, [sp, #60]
  458fd4:	add	w0, w0, w1
  458fd8:	str	w0, [sp, #60]
  458fdc:	ldr	w1, [sp, #56]
  458fe0:	ldr	w0, [sp, #60]
  458fe4:	add	w0, w1, w0
  458fe8:	str	w0, [sp, #56]
  458fec:	ldr	x0, [sp, #64]
  458ff0:	add	x1, x0, #0x1
  458ff4:	str	x1, [sp, #64]
  458ff8:	ldrb	w0, [x0]
  458ffc:	mov	w1, w0
  459000:	ldr	w0, [sp, #60]
  459004:	add	w0, w0, w1
  459008:	str	w0, [sp, #60]
  45900c:	ldr	w1, [sp, #56]
  459010:	ldr	w0, [sp, #60]
  459014:	add	w0, w1, w0
  459018:	str	w0, [sp, #56]
  45901c:	ldr	x0, [sp, #64]
  459020:	add	x1, x0, #0x1
  459024:	str	x1, [sp, #64]
  459028:	ldrb	w0, [x0]
  45902c:	mov	w1, w0
  459030:	ldr	w0, [sp, #60]
  459034:	add	w0, w0, w1
  459038:	str	w0, [sp, #60]
  45903c:	ldr	w1, [sp, #56]
  459040:	ldr	w0, [sp, #60]
  459044:	add	w0, w1, w0
  459048:	str	w0, [sp, #56]
  45904c:	ldr	x0, [sp, #64]
  459050:	add	x1, x0, #0x1
  459054:	str	x1, [sp, #64]
  459058:	ldrb	w0, [x0]
  45905c:	mov	w1, w0
  459060:	ldr	w0, [sp, #60]
  459064:	add	w0, w0, w1
  459068:	str	w0, [sp, #60]
  45906c:	ldr	w1, [sp, #56]
  459070:	ldr	w0, [sp, #60]
  459074:	add	w0, w1, w0
  459078:	str	w0, [sp, #56]
  45907c:	ldr	x0, [sp, #64]
  459080:	add	x1, x0, #0x1
  459084:	str	x1, [sp, #64]
  459088:	ldrb	w0, [x0]
  45908c:	mov	w1, w0
  459090:	ldr	w0, [sp, #60]
  459094:	add	w0, w0, w1
  459098:	str	w0, [sp, #60]
  45909c:	ldr	w1, [sp, #56]
  4590a0:	ldr	w0, [sp, #60]
  4590a4:	add	w0, w1, w0
  4590a8:	str	w0, [sp, #56]
  4590ac:	ldr	x0, [sp, #48]
  4590b0:	sub	x0, x0, #0x10
  4590b4:	str	x0, [sp, #48]
  4590b8:	ldr	x0, [sp, #48]
  4590bc:	cmp	x0, #0xf
  4590c0:	b.hi	458dac <ferror@plt+0x5643c>  // b.pmore
  4590c4:	str	wzr, [sp, #76]
  4590c8:	b	459108 <ferror@plt+0x56798>
  4590cc:	ldr	x0, [sp, #64]
  4590d0:	add	x1, x0, #0x1
  4590d4:	str	x1, [sp, #64]
  4590d8:	ldrb	w0, [x0]
  4590dc:	mov	w1, w0
  4590e0:	ldr	w0, [sp, #60]
  4590e4:	add	w0, w0, w1
  4590e8:	str	w0, [sp, #60]
  4590ec:	ldr	w1, [sp, #56]
  4590f0:	ldr	w0, [sp, #60]
  4590f4:	add	w0, w1, w0
  4590f8:	str	w0, [sp, #56]
  4590fc:	ldr	w0, [sp, #76]
  459100:	add	w0, w0, #0x1
  459104:	str	w0, [sp, #76]
  459108:	ldr	w0, [sp, #76]
  45910c:	ldr	x1, [sp, #48]
  459110:	cmp	x1, x0
  459114:	b.hi	4590cc <ferror@plt+0x5675c>  // b.pmore
  459118:	ldr	w0, [sp, #60]
  45911c:	mov	w1, #0x8071                	// #32881
  459120:	movk	w1, #0x8007, lsl #16
  459124:	umull	x1, w0, w1
  459128:	lsr	x1, x1, #32
  45912c:	lsr	w2, w1, #15
  459130:	mov	w1, #0xfff1                	// #65521
  459134:	mul	w1, w2, w1
  459138:	sub	w0, w0, w1
  45913c:	str	w0, [sp, #60]
  459140:	ldr	w0, [sp, #56]
  459144:	mov	w1, #0x8071                	// #32881
  459148:	movk	w1, #0x8007, lsl #16
  45914c:	umull	x1, w0, w1
  459150:	lsr	x1, x1, #32
  459154:	lsr	w2, w1, #15
  459158:	mov	w1, #0xfff1                	// #65521
  45915c:	mul	w1, w2, w1
  459160:	sub	w0, w0, w1
  459164:	str	w0, [sp, #56]
  459168:	ldr	w0, [sp, #56]
  45916c:	lsl	w1, w0, #16
  459170:	ldr	w0, [sp, #60]
  459174:	add	w0, w1, w0
  459178:	ldr	w1, [sp, #72]
  45917c:	cmp	w1, w0
  459180:	cset	w0, ne  // ne = any
  459184:	and	w0, w0, #0xff
  459188:	and	x0, x0, #0xff
  45918c:	cmp	x0, #0x0
  459190:	b.eq	4591a0 <ferror@plt+0x56830>  // b.none
  459194:	bl	45685c <ferror@plt+0x53eec>
  459198:	mov	w0, #0x0                   	// #0
  45919c:	b	4591a4 <ferror@plt+0x56834>
  4591a0:	mov	w0, #0x1                   	// #1
  4591a4:	ldp	x29, x30, [sp], #80
  4591a8:	ret
  4591ac:	stp	x29, x30, [sp, #-64]!
  4591b0:	mov	x29, sp
  4591b4:	str	x0, [sp, #56]
  4591b8:	str	x1, [sp, #48]
  4591bc:	str	x2, [sp, #40]
  4591c0:	str	x3, [sp, #32]
  4591c4:	str	x4, [sp, #24]
  4591c8:	ldr	x4, [sp, #24]
  4591cc:	ldr	x3, [sp, #32]
  4591d0:	ldr	x2, [sp, #40]
  4591d4:	ldr	x1, [sp, #48]
  4591d8:	ldr	x0, [sp, #56]
  4591dc:	bl	457278 <ferror@plt+0x54908>
  4591e0:	cmp	w0, #0x0
  4591e4:	b.ne	4591f0 <ferror@plt+0x56880>  // b.any
  4591e8:	mov	w0, #0x0                   	// #0
  4591ec:	b	459220 <ferror@plt+0x568b0>
  4591f0:	ldr	x0, [sp, #48]
  4591f4:	sub	x0, x0, #0x4
  4591f8:	ldr	x1, [sp, #56]
  4591fc:	add	x0, x1, x0
  459200:	ldr	x2, [sp, #24]
  459204:	ldr	x1, [sp, #32]
  459208:	bl	45899c <ferror@plt+0x5602c>
  45920c:	cmp	w0, #0x0
  459210:	b.ne	45921c <ferror@plt+0x568ac>  // b.any
  459214:	mov	w0, #0x0                   	// #0
  459218:	b	459220 <ferror@plt+0x568b0>
  45921c:	mov	w0, #0x1                   	// #1
  459220:	ldp	x29, x30, [sp], #64
  459224:	ret
  459228:	stp	x29, x30, [sp, #-112]!
  45922c:	mov	x29, sp
  459230:	str	x0, [sp, #72]
  459234:	str	x1, [sp, #64]
  459238:	str	x2, [sp, #56]
  45923c:	str	x3, [sp, #48]
  459240:	str	x4, [sp, #40]
  459244:	str	x5, [sp, #32]
  459248:	str	x6, [sp, #24]
  45924c:	str	x7, [sp, #16]
  459250:	ldr	x0, [sp, #24]
  459254:	str	xzr, [x0]
  459258:	ldr	x0, [sp, #16]
  45925c:	str	xzr, [x0]
  459260:	ldr	x0, [sp, #56]
  459264:	cmp	x0, #0xb
  459268:	b.ls	459288 <ferror@plt+0x56918>  // b.plast
  45926c:	mov	x2, #0x4                   	// #4
  459270:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459274:	add	x1, x0, #0xa20
  459278:	ldr	x0, [sp, #64]
  45927c:	bl	402690 <memcmp@plt>
  459280:	cmp	w0, #0x0
  459284:	b.eq	459290 <ferror@plt+0x56920>  // b.none
  459288:	mov	w0, #0x1                   	// #1
  45928c:	b	459390 <ferror@plt+0x56a20>
  459290:	str	xzr, [sp, #104]
  459294:	str	xzr, [sp, #96]
  459298:	b	4592d0 <ferror@plt+0x56960>
  45929c:	ldr	x0, [sp, #104]
  4592a0:	lsl	x1, x0, #8
  4592a4:	ldr	x0, [sp, #96]
  4592a8:	add	x0, x0, #0x4
  4592ac:	ldr	x2, [sp, #64]
  4592b0:	add	x0, x2, x0
  4592b4:	ldrb	w0, [x0]
  4592b8:	and	x0, x0, #0xff
  4592bc:	orr	x0, x1, x0
  4592c0:	str	x0, [sp, #104]
  4592c4:	ldr	x0, [sp, #96]
  4592c8:	add	x0, x0, #0x1
  4592cc:	str	x0, [sp, #96]
  4592d0:	ldr	x0, [sp, #96]
  4592d4:	cmp	x0, #0x7
  4592d8:	b.ls	45929c <ferror@plt+0x5692c>  // b.plast
  4592dc:	ldr	x0, [sp, #24]
  4592e0:	ldr	x0, [x0]
  4592e4:	cmp	x0, #0x0
  4592e8:	b.eq	459310 <ferror@plt+0x569a0>  // b.none
  4592ec:	ldr	x0, [sp, #16]
  4592f0:	ldr	x0, [x0]
  4592f4:	ldr	x1, [sp, #104]
  4592f8:	cmp	x1, x0
  4592fc:	b.hi	459310 <ferror@plt+0x569a0>  // b.pmore
  459300:	ldr	x0, [sp, #24]
  459304:	ldr	x0, [x0]
  459308:	str	x0, [sp, #88]
  45930c:	b	45933c <ferror@plt+0x569cc>
  459310:	ldr	x3, [sp, #32]
  459314:	ldr	x2, [sp, #40]
  459318:	ldr	x1, [sp, #104]
  45931c:	ldr	x0, [sp, #72]
  459320:	bl	454bec <ferror@plt+0x5227c>
  459324:	str	x0, [sp, #88]
  459328:	ldr	x0, [sp, #88]
  45932c:	cmp	x0, #0x0
  459330:	b.ne	45933c <ferror@plt+0x569cc>  // b.any
  459334:	mov	w0, #0x0                   	// #0
  459338:	b	459390 <ferror@plt+0x56a20>
  45933c:	ldr	x0, [sp, #64]
  459340:	add	x5, x0, #0xc
  459344:	ldr	x0, [sp, #56]
  459348:	sub	x0, x0, #0xc
  45934c:	ldr	x4, [sp, #104]
  459350:	ldr	x3, [sp, #88]
  459354:	ldr	x2, [sp, #48]
  459358:	mov	x1, x0
  45935c:	mov	x0, x5
  459360:	bl	4591ac <ferror@plt+0x5683c>
  459364:	cmp	w0, #0x0
  459368:	b.ne	459374 <ferror@plt+0x56a04>  // b.any
  45936c:	mov	w0, #0x1                   	// #1
  459370:	b	459390 <ferror@plt+0x56a20>
  459374:	ldr	x0, [sp, #24]
  459378:	ldr	x1, [sp, #88]
  45937c:	str	x1, [x0]
  459380:	ldr	x0, [sp, #16]
  459384:	ldr	x1, [sp, #104]
  459388:	str	x1, [x0]
  45938c:	mov	w0, #0x1                   	// #1
  459390:	ldp	x29, x30, [sp], #112
  459394:	ret
  459398:	stp	x29, x30, [sp, #-96]!
  45939c:	mov	x29, sp
  4593a0:	str	x0, [sp, #72]
  4593a4:	str	x1, [sp, #64]
  4593a8:	str	x2, [sp, #56]
  4593ac:	str	x3, [sp, #48]
  4593b0:	str	x4, [sp, #40]
  4593b4:	str	x5, [sp, #32]
  4593b8:	str	x6, [sp, #24]
  4593bc:	str	x7, [sp, #16]
  4593c0:	ldr	x0, [sp, #24]
  4593c4:	str	xzr, [x0]
  4593c8:	ldr	x0, [sp, #16]
  4593cc:	str	xzr, [x0]
  4593d0:	ldr	x0, [sp, #56]
  4593d4:	cmp	x0, #0x17
  4593d8:	b.hi	4593e4 <ferror@plt+0x56a74>  // b.pmore
  4593dc:	mov	w0, #0x1                   	// #1
  4593e0:	b	4594cc <ferror@plt+0x56b5c>
  4593e4:	ldr	x0, [sp, #64]
  4593e8:	str	x0, [sp, #80]
  4593ec:	ldr	x0, [sp, #80]
  4593f0:	ldr	w0, [x0]
  4593f4:	cmp	w0, #0x1
  4593f8:	b.eq	459404 <ferror@plt+0x56a94>  // b.none
  4593fc:	mov	w0, #0x1                   	// #1
  459400:	b	4594cc <ferror@plt+0x56b5c>
  459404:	ldr	x0, [sp, #24]
  459408:	ldr	x0, [x0]
  45940c:	cmp	x0, #0x0
  459410:	b.eq	45943c <ferror@plt+0x56acc>  // b.none
  459414:	ldr	x0, [sp, #16]
  459418:	ldr	x1, [x0]
  45941c:	ldr	x0, [sp, #80]
  459420:	ldr	x0, [x0, #8]
  459424:	cmp	x1, x0
  459428:	b.cc	45943c <ferror@plt+0x56acc>  // b.lo, b.ul, b.last
  45942c:	ldr	x0, [sp, #24]
  459430:	ldr	x0, [x0]
  459434:	str	x0, [sp, #88]
  459438:	b	459470 <ferror@plt+0x56b00>
  45943c:	ldr	x0, [sp, #80]
  459440:	ldr	x0, [x0, #8]
  459444:	ldr	x3, [sp, #32]
  459448:	ldr	x2, [sp, #40]
  45944c:	mov	x1, x0
  459450:	ldr	x0, [sp, #72]
  459454:	bl	454bec <ferror@plt+0x5227c>
  459458:	str	x0, [sp, #88]
  45945c:	ldr	x0, [sp, #88]
  459460:	cmp	x0, #0x0
  459464:	b.ne	459470 <ferror@plt+0x56b00>  // b.any
  459468:	mov	w0, #0x0                   	// #0
  45946c:	b	4594cc <ferror@plt+0x56b5c>
  459470:	ldr	x0, [sp, #64]
  459474:	add	x5, x0, #0x18
  459478:	ldr	x0, [sp, #56]
  45947c:	sub	x1, x0, #0x18
  459480:	ldr	x0, [sp, #80]
  459484:	ldr	x0, [x0, #8]
  459488:	mov	x4, x0
  45948c:	ldr	x3, [sp, #88]
  459490:	ldr	x2, [sp, #48]
  459494:	mov	x0, x5
  459498:	bl	4591ac <ferror@plt+0x5683c>
  45949c:	cmp	w0, #0x0
  4594a0:	b.ne	4594ac <ferror@plt+0x56b3c>  // b.any
  4594a4:	mov	w0, #0x1                   	// #1
  4594a8:	b	4594cc <ferror@plt+0x56b5c>
  4594ac:	ldr	x0, [sp, #24]
  4594b0:	ldr	x1, [sp, #88]
  4594b4:	str	x1, [x0]
  4594b8:	ldr	x0, [sp, #80]
  4594bc:	ldr	x1, [x0, #8]
  4594c0:	ldr	x0, [sp, #16]
  4594c4:	str	x1, [x0]
  4594c8:	mov	w0, #0x1                   	// #1
  4594cc:	ldp	x29, x30, [sp], #96
  4594d0:	ret
  4594d4:	stp	x29, x30, [sp, #-96]!
  4594d8:	mov	x29, sp
  4594dc:	str	x0, [sp, #72]
  4594e0:	str	x1, [sp, #64]
  4594e4:	str	x2, [sp, #56]
  4594e8:	str	x3, [sp, #48]
  4594ec:	str	x4, [sp, #40]
  4594f0:	str	x5, [sp, #32]
  4594f4:	str	x6, [sp, #24]
  4594f8:	ldr	x3, [sp, #40]
  4594fc:	ldr	x2, [sp, #48]
  459500:	mov	x1, #0x13b4                	// #5044
  459504:	ldr	x0, [sp, #72]
  459508:	bl	454bec <ferror@plt+0x5227c>
  45950c:	str	x0, [sp, #88]
  459510:	ldr	x0, [sp, #88]
  459514:	cmp	x0, #0x0
  459518:	b.ne	459524 <ferror@plt+0x56bb4>  // b.any
  45951c:	mov	w0, #0x0                   	// #0
  459520:	b	459568 <ferror@plt+0x56bf8>
  459524:	ldr	x7, [sp, #24]
  459528:	ldr	x6, [sp, #32]
  45952c:	ldr	x5, [sp, #40]
  459530:	ldr	x4, [sp, #48]
  459534:	ldr	x3, [sp, #88]
  459538:	ldr	x2, [sp, #56]
  45953c:	ldr	x1, [sp, #64]
  459540:	ldr	x0, [sp, #72]
  459544:	bl	459228 <ferror@plt+0x568b8>
  459548:	str	w0, [sp, #84]
  45954c:	ldr	x4, [sp, #40]
  459550:	ldr	x3, [sp, #48]
  459554:	mov	x2, #0x13b4                	// #5044
  459558:	ldr	x1, [sp, #88]
  45955c:	ldr	x0, [sp, #72]
  459560:	bl	454e2c <ferror@plt+0x524bc>
  459564:	ldr	w0, [sp, #84]
  459568:	ldp	x29, x30, [sp], #96
  45956c:	ret
  459570:	sub	sp, sp, #0x4c0
  459574:	stp	x29, x30, [sp, #80]
  459578:	add	x29, sp, #0x50
  45957c:	str	x0, [sp, #152]
  459580:	str	x1, [sp, #144]
  459584:	str	w2, [sp, #140]
  459588:	str	x3, [sp, #128]
  45958c:	str	x4, [sp, #120]
  459590:	str	x5, [sp, #112]
  459594:	str	x6, [sp, #104]
  459598:	str	x7, [sp, #96]
  45959c:	ldr	w0, [sp, #1240]
  4595a0:	cmp	w0, #0x0
  4595a4:	b.ne	4595b8 <ferror@plt+0x56c48>  // b.any
  4595a8:	ldr	x0, [sp, #96]
  4595ac:	str	wzr, [x0]
  4595b0:	ldr	x0, [sp, #1216]
  4595b4:	str	wzr, [x0]
  4595b8:	str	wzr, [sp, #1204]
  4595bc:	str	wzr, [sp, #1200]
  4595c0:	str	wzr, [sp, #1184]
  4595c4:	str	wzr, [sp, #1180]
  4595c8:	str	wzr, [sp, #1176]
  4595cc:	str	xzr, [sp, #1168]
  4595d0:	str	wzr, [sp, #1164]
  4595d4:	str	wzr, [sp, #1160]
  4595d8:	str	xzr, [sp, #1152]
  4595dc:	str	wzr, [sp, #1148]
  4595e0:	str	wzr, [sp, #1144]
  4595e4:	str	xzr, [sp, #1136]
  4595e8:	str	xzr, [sp, #1128]
  4595ec:	str	wzr, [sp, #1124]
  4595f0:	str	wzr, [sp, #1100]
  4595f4:	str	xzr, [sp, #1080]
  4595f8:	add	x0, sp, #0x358
  4595fc:	mov	x6, x0
  459600:	ldr	x5, [sp, #112]
  459604:	ldr	x4, [sp, #120]
  459608:	mov	x3, #0x40                  	// #64
  45960c:	mov	x2, #0x0                   	// #0
  459610:	ldr	w1, [sp, #140]
  459614:	ldr	x0, [sp, #152]
  459618:	bl	45af40 <ferror@plt+0x585d0>
  45961c:	cmp	w0, #0x0
  459620:	b.eq	45a948 <ferror@plt+0x57fd8>  // b.none
  459624:	ldr	x1, [sp, #856]
  459628:	add	x0, sp, #0x318
  45962c:	ldp	x2, x3, [x1]
  459630:	stp	x2, x3, [x0]
  459634:	ldp	x2, x3, [x1, #16]
  459638:	stp	x2, x3, [x0, #16]
  45963c:	ldp	x2, x3, [x1, #32]
  459640:	stp	x2, x3, [x0, #32]
  459644:	ldp	x2, x3, [x1, #48]
  459648:	stp	x2, x3, [x0, #48]
  45964c:	add	x0, sp, #0x358
  459650:	ldr	x3, [sp, #112]
  459654:	ldr	x2, [sp, #120]
  459658:	mov	x1, x0
  45965c:	ldr	x0, [sp, #152]
  459660:	bl	45b058 <ferror@plt+0x586e8>
  459664:	ldrb	w0, [sp, #792]
  459668:	cmp	w0, #0x7f
  45966c:	b.ne	459694 <ferror@plt+0x56d24>  // b.any
  459670:	ldrb	w0, [sp, #793]
  459674:	cmp	w0, #0x45
  459678:	b.ne	459694 <ferror@plt+0x56d24>  // b.any
  45967c:	ldrb	w0, [sp, #794]
  459680:	cmp	w0, #0x4c
  459684:	b.ne	459694 <ferror@plt+0x56d24>  // b.any
  459688:	ldrb	w0, [sp, #795]
  45968c:	cmp	w0, #0x46
  459690:	b.eq	4596b0 <ferror@plt+0x56d40>  // b.none
  459694:	ldr	x3, [sp, #120]
  459698:	mov	w2, #0x0                   	// #0
  45969c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4596a0:	add	x1, x0, #0xa28
  4596a4:	ldr	x0, [sp, #112]
  4596a8:	blr	x3
  4596ac:	b	45a9ec <ferror@plt+0x5807c>
  4596b0:	ldrb	w0, [sp, #798]
  4596b4:	cmp	w0, #0x1
  4596b8:	b.eq	4596d8 <ferror@plt+0x56d68>  // b.none
  4596bc:	ldr	x3, [sp, #120]
  4596c0:	mov	w2, #0x0                   	// #0
  4596c4:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4596c8:	add	x1, x0, #0xa48
  4596cc:	ldr	x0, [sp, #112]
  4596d0:	blr	x3
  4596d4:	b	45a9ec <ferror@plt+0x5807c>
  4596d8:	ldrb	w0, [sp, #796]
  4596dc:	cmp	w0, #0x2
  4596e0:	b.eq	459700 <ferror@plt+0x56d90>  // b.none
  4596e4:	ldr	x3, [sp, #120]
  4596e8:	mov	w2, #0x0                   	// #0
  4596ec:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4596f0:	add	x1, x0, #0xa78
  4596f4:	ldr	x0, [sp, #112]
  4596f8:	blr	x3
  4596fc:	b	45a9ec <ferror@plt+0x5807c>
  459700:	ldrb	w0, [sp, #797]
  459704:	cmp	w0, #0x1
  459708:	b.eq	459734 <ferror@plt+0x56dc4>  // b.none
  45970c:	ldrb	w0, [sp, #797]
  459710:	cmp	w0, #0x2
  459714:	b.eq	459734 <ferror@plt+0x56dc4>  // b.none
  459718:	ldr	x3, [sp, #120]
  45971c:	mov	w2, #0x0                   	// #0
  459720:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459724:	add	x1, x0, #0xaa0
  459728:	ldr	x0, [sp, #112]
  45972c:	blr	x3
  459730:	b	45a9ec <ferror@plt+0x5807c>
  459734:	ldr	w0, [sp, #1232]
  459738:	cmp	w0, #0x0
  45973c:	b.eq	459754 <ferror@plt+0x56de4>  // b.none
  459740:	ldrh	w0, [sp, #808]
  459744:	cmp	w0, #0x3
  459748:	b.ne	459754 <ferror@plt+0x56de4>  // b.any
  45974c:	mov	w0, #0xffffffff            	// #-1
  459750:	b	45ab54 <ferror@plt+0x581e4>
  459754:	ldr	x0, [sp, #832]
  459758:	str	x0, [sp, #1064]
  45975c:	ldrh	w0, [sp, #852]
  459760:	str	w0, [sp, #1212]
  459764:	ldrh	w0, [sp, #854]
  459768:	str	w0, [sp, #1208]
  45976c:	ldr	w0, [sp, #1212]
  459770:	cmp	w0, #0x0
  459774:	b.eq	459788 <ferror@plt+0x56e18>  // b.none
  459778:	ldr	w1, [sp, #1208]
  45977c:	mov	w0, #0xffff                	// #65535
  459780:	cmp	w1, w0
  459784:	b.ne	459840 <ferror@plt+0x56ed0>  // b.any
  459788:	ldr	x0, [sp, #1064]
  45978c:	cmp	x0, #0x0
  459790:	b.eq	459840 <ferror@plt+0x56ed0>  // b.none
  459794:	add	x0, sp, #0xc8
  459798:	mov	x6, x0
  45979c:	ldr	x5, [sp, #112]
  4597a0:	ldr	x4, [sp, #120]
  4597a4:	mov	x3, #0x8                   	// #8
  4597a8:	ldr	x2, [sp, #1064]
  4597ac:	ldr	w1, [sp, #140]
  4597b0:	ldr	x0, [sp, #152]
  4597b4:	bl	45af40 <ferror@plt+0x585d0>
  4597b8:	cmp	w0, #0x0
  4597bc:	b.eq	45a950 <ferror@plt+0x57fe0>  // b.none
  4597c0:	ldr	x0, [sp, #200]
  4597c4:	str	x0, [sp, #1056]
  4597c8:	ldr	w0, [sp, #1212]
  4597cc:	cmp	w0, #0x0
  4597d0:	b.ne	4597e0 <ferror@plt+0x56e70>  // b.any
  4597d4:	ldr	x0, [sp, #1056]
  4597d8:	ldr	x0, [x0, #32]
  4597dc:	str	w0, [sp, #1212]
  4597e0:	ldr	w1, [sp, #1208]
  4597e4:	mov	w0, #0xffff                	// #65535
  4597e8:	cmp	w1, w0
  4597ec:	b.ne	459828 <ferror@plt+0x56eb8>  // b.any
  4597f0:	ldr	x0, [sp, #1056]
  4597f4:	ldr	w0, [x0, #40]
  4597f8:	str	w0, [sp, #1208]
  4597fc:	ldr	w1, [sp, #1208]
  459800:	ldr	w0, [sp, #1212]
  459804:	cmp	w1, w0
  459808:	b.cc	459828 <ferror@plt+0x56eb8>  // b.lo, b.ul, b.last
  45980c:	ldr	w1, [sp, #1208]
  459810:	mov	w0, #0xffff                	// #65535
  459814:	cmp	w1, w0
  459818:	b.ls	459828 <ferror@plt+0x56eb8>  // b.plast
  45981c:	ldr	w0, [sp, #1208]
  459820:	sub	w0, w0, #0x100
  459824:	str	w0, [sp, #1208]
  459828:	add	x0, sp, #0xc8
  45982c:	ldr	x3, [sp, #112]
  459830:	ldr	x2, [sp, #120]
  459834:	mov	x1, x0
  459838:	ldr	x0, [sp, #152]
  45983c:	bl	45b058 <ferror@plt+0x586e8>
  459840:	ldr	x0, [sp, #1064]
  459844:	add	x0, x0, #0x40
  459848:	mov	x2, x0
  45984c:	ldr	w0, [sp, #1212]
  459850:	sub	w0, w0, #0x1
  459854:	mov	w0, w0
  459858:	lsl	x0, x0, #6
  45985c:	add	x1, sp, #0x300
  459860:	mov	x6, x1
  459864:	ldr	x5, [sp, #112]
  459868:	ldr	x4, [sp, #120]
  45986c:	mov	x3, x0
  459870:	ldr	w1, [sp, #140]
  459874:	ldr	x0, [sp, #152]
  459878:	bl	45af40 <ferror@plt+0x585d0>
  45987c:	cmp	w0, #0x0
  459880:	b.eq	45a958 <ferror@plt+0x57fe8>  // b.none
  459884:	mov	w0, #0x1                   	// #1
  459888:	str	w0, [sp, #1204]
  45988c:	ldr	x0, [sp, #768]
  459890:	str	x0, [sp, #1048]
  459894:	ldr	w0, [sp, #1208]
  459898:	sub	w0, w0, #0x1
  45989c:	mov	w0, w0
  4598a0:	lsl	x0, x0, #6
  4598a4:	ldr	x1, [sp, #1048]
  4598a8:	add	x0, x1, x0
  4598ac:	str	x0, [sp, #1040]
  4598b0:	ldr	x0, [sp, #1040]
  4598b4:	ldr	x0, [x0, #32]
  4598b8:	str	x0, [sp, #1032]
  4598bc:	ldr	x0, [sp, #1040]
  4598c0:	ldr	x0, [x0, #24]
  4598c4:	str	x0, [sp, #1024]
  4598c8:	ldr	x0, [sp, #1040]
  4598cc:	ldr	x0, [x0, #32]
  4598d0:	add	x1, sp, #0x2e8
  4598d4:	mov	x6, x1
  4598d8:	ldr	x5, [sp, #112]
  4598dc:	ldr	x4, [sp, #120]
  4598e0:	mov	x3, x0
  4598e4:	ldr	x2, [sp, #1024]
  4598e8:	ldr	w1, [sp, #140]
  4598ec:	ldr	x0, [sp, #152]
  4598f0:	bl	45af40 <ferror@plt+0x585d0>
  4598f4:	cmp	w0, #0x0
  4598f8:	b.eq	45a960 <ferror@plt+0x57ff0>  // b.none
  4598fc:	mov	w0, #0x1                   	// #1
  459900:	str	w0, [sp, #1200]
  459904:	ldr	x0, [sp, #744]
  459908:	str	x0, [sp, #1016]
  45990c:	str	wzr, [sp, #1196]
  459910:	str	wzr, [sp, #1192]
  459914:	add	x0, sp, #0x1a8
  459918:	mov	x2, #0x140                 	// #320
  45991c:	mov	w1, #0x0                   	// #0
  459920:	bl	402530 <memset@plt>
  459924:	mov	w0, #0x1                   	// #1
  459928:	str	w0, [sp, #1188]
  45992c:	b	459e48 <ferror@plt+0x574d8>
  459930:	ldr	w0, [sp, #1188]
  459934:	sub	w0, w0, #0x1
  459938:	mov	w0, w0
  45993c:	lsl	x0, x0, #6
  459940:	ldr	x1, [sp, #1048]
  459944:	add	x0, x1, x0
  459948:	str	x0, [sp, #936]
  45994c:	ldr	x0, [sp, #936]
  459950:	ldr	w0, [x0, #4]
  459954:	cmp	w0, #0x2
  459958:	b.ne	459968 <ferror@plt+0x56ff8>  // b.any
  45995c:	ldr	w0, [sp, #1188]
  459960:	str	w0, [sp, #1196]
  459964:	b	459980 <ferror@plt+0x57010>
  459968:	ldr	x0, [sp, #936]
  45996c:	ldr	w0, [x0, #4]
  459970:	cmp	w0, #0xb
  459974:	b.ne	459980 <ferror@plt+0x57010>  // b.any
  459978:	ldr	w0, [sp, #1188]
  45997c:	str	w0, [sp, #1192]
  459980:	ldr	x0, [sp, #936]
  459984:	ldr	w0, [x0]
  459988:	str	w0, [sp, #932]
  45998c:	ldr	w0, [sp, #932]
  459990:	ldr	x1, [sp, #1032]
  459994:	cmp	x1, x0
  459998:	b.hi	4599b8 <ferror@plt+0x57048>  // b.pmore
  45999c:	ldr	x3, [sp, #120]
  4599a0:	mov	w2, #0x0                   	// #0
  4599a4:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  4599a8:	add	x1, x0, #0xac8
  4599ac:	ldr	x0, [sp, #112]
  4599b0:	blr	x3
  4599b4:	b	45a9ec <ferror@plt+0x5807c>
  4599b8:	ldr	w0, [sp, #932]
  4599bc:	ldr	x1, [sp, #1016]
  4599c0:	add	x0, x1, x0
  4599c4:	str	x0, [sp, #920]
  4599c8:	str	wzr, [sp, #1076]
  4599cc:	b	459a64 <ferror@plt+0x570f4>
  4599d0:	adrp	x0, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  4599d4:	add	x0, x0, #0xda0
  4599d8:	ldrsw	x1, [sp, #1076]
  4599dc:	ldr	x0, [x0, x1, lsl #3]
  4599e0:	mov	x1, x0
  4599e4:	ldr	x0, [sp, #920]
  4599e8:	bl	4026d0 <strcmp@plt>
  4599ec:	cmp	w0, #0x0
  4599f0:	b.ne	459a58 <ferror@plt+0x570e8>  // b.any
  4599f4:	ldr	x0, [sp, #936]
  4599f8:	ldr	x0, [x0, #24]
  4599fc:	mov	x2, x0
  459a00:	ldrsw	x0, [sp, #1076]
  459a04:	lsl	x0, x0, #5
  459a08:	add	x1, sp, #0x1a8
  459a0c:	str	x2, [x1, x0]
  459a10:	ldr	x0, [sp, #936]
  459a14:	ldr	x2, [x0, #32]
  459a18:	ldrsw	x0, [sp, #1076]
  459a1c:	lsl	x0, x0, #5
  459a20:	add	x1, sp, #0x1b0
  459a24:	str	x2, [x1, x0]
  459a28:	ldr	x0, [sp, #936]
  459a2c:	ldr	x0, [x0, #8]
  459a30:	and	x0, x0, #0x800
  459a34:	cmp	x0, #0x0
  459a38:	cset	w0, ne  // ne = any
  459a3c:	and	w0, w0, #0xff
  459a40:	mov	w2, w0
  459a44:	ldrsw	x0, [sp, #1076]
  459a48:	lsl	x0, x0, #5
  459a4c:	add	x1, sp, #0x1c0
  459a50:	str	w2, [x1, x0]
  459a54:	b	459a70 <ferror@plt+0x57100>
  459a58:	ldr	w0, [sp, #1076]
  459a5c:	add	w0, w0, #0x1
  459a60:	str	w0, [sp, #1076]
  459a64:	ldr	w0, [sp, #1076]
  459a68:	cmp	w0, #0x9
  459a6c:	b.le	4599d0 <ferror@plt+0x57060>
  459a70:	ldr	w0, [sp, #1240]
  459a74:	cmp	w0, #0x0
  459a78:	b.eq	459a88 <ferror@plt+0x57118>  // b.none
  459a7c:	ldr	x0, [sp, #1248]
  459a80:	cmp	x0, #0x0
  459a84:	b.eq	459bd4 <ferror@plt+0x57264>  // b.none
  459a88:	ldr	w0, [sp, #1176]
  459a8c:	cmp	w0, #0x0
  459a90:	b.ne	459bd4 <ferror@plt+0x57264>  // b.any
  459a94:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459a98:	add	x1, x0, #0xae8
  459a9c:	ldr	x0, [sp, #920]
  459aa0:	bl	4026d0 <strcmp@plt>
  459aa4:	cmp	w0, #0x0
  459aa8:	b.ne	459bd4 <ferror@plt+0x57264>  // b.any
  459aac:	ldr	x0, [sp, #936]
  459ab0:	ldr	x0, [x0, #24]
  459ab4:	mov	x2, x0
  459ab8:	ldr	x0, [sp, #936]
  459abc:	ldr	x0, [x0, #32]
  459ac0:	add	x1, sp, #0x160
  459ac4:	mov	x6, x1
  459ac8:	ldr	x5, [sp, #112]
  459acc:	ldr	x4, [sp, #120]
  459ad0:	mov	x3, x0
  459ad4:	ldr	w1, [sp, #140]
  459ad8:	ldr	x0, [sp, #152]
  459adc:	bl	45af40 <ferror@plt+0x585d0>
  459ae0:	cmp	w0, #0x0
  459ae4:	b.eq	45a968 <ferror@plt+0x57ff8>  // b.none
  459ae8:	mov	w0, #0x1                   	// #1
  459aec:	str	w0, [sp, #1176]
  459af0:	ldr	x0, [sp, #352]
  459af4:	str	x0, [sp, #912]
  459af8:	ldr	x0, [sp, #912]
  459afc:	ldr	w0, [x0, #8]
  459b00:	cmp	w0, #0x3
  459b04:	b.ne	459b9c <ferror@plt+0x5722c>  // b.any
  459b08:	ldr	x0, [sp, #912]
  459b0c:	ldr	w0, [x0]
  459b10:	cmp	w0, #0x4
  459b14:	b.ne	459b9c <ferror@plt+0x5722c>  // b.any
  459b18:	ldr	x0, [sp, #912]
  459b1c:	add	x2, x0, #0xc
  459b20:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459b24:	add	x1, x0, #0xb00
  459b28:	mov	x0, x2
  459b2c:	bl	4026d0 <strcmp@plt>
  459b30:	cmp	w0, #0x0
  459b34:	b.ne	459b9c <ferror@plt+0x5722c>  // b.any
  459b38:	ldr	x0, [sp, #936]
  459b3c:	ldr	x1, [x0, #32]
  459b40:	ldr	x0, [sp, #912]
  459b44:	ldr	w0, [x0]
  459b48:	add	w0, w0, #0x3
  459b4c:	and	w2, w0, #0xfffffffc
  459b50:	ldr	x0, [sp, #912]
  459b54:	ldr	w0, [x0, #4]
  459b58:	add	w0, w2, w0
  459b5c:	add	w0, w0, #0xc
  459b60:	mov	w0, w0
  459b64:	cmp	x1, x0
  459b68:	b.hi	459b9c <ferror@plt+0x5722c>  // b.pmore
  459b6c:	ldr	x0, [sp, #912]
  459b70:	add	x1, x0, #0xc
  459b74:	ldr	x0, [sp, #912]
  459b78:	ldr	w0, [x0]
  459b7c:	add	w0, w0, #0x3
  459b80:	mov	w0, w0
  459b84:	and	x0, x0, #0xfffffffc
  459b88:	add	x0, x1, x0
  459b8c:	str	x0, [sp, #1168]
  459b90:	ldr	x0, [sp, #912]
  459b94:	ldr	w0, [x0, #4]
  459b98:	str	w0, [sp, #1164]
  459b9c:	ldr	w0, [sp, #1256]
  459ba0:	cmp	w0, #0x0
  459ba4:	b.eq	459bd4 <ferror@plt+0x57264>  // b.none
  459ba8:	ldr	w1, [sp, #1164]
  459bac:	ldr	w0, [sp, #1256]
  459bb0:	cmp	w1, w0
  459bb4:	b.ne	45a970 <ferror@plt+0x58000>  // b.any
  459bb8:	ldr	w0, [sp, #1164]
  459bbc:	mov	x2, x0
  459bc0:	ldr	x1, [sp, #1248]
  459bc4:	ldr	x0, [sp, #1168]
  459bc8:	bl	402690 <memcmp@plt>
  459bcc:	cmp	w0, #0x0
  459bd0:	b.ne	45a978 <ferror@plt+0x58008>  // b.any
  459bd4:	ldr	w0, [sp, #1240]
  459bd8:	cmp	w0, #0x0
  459bdc:	b.ne	459cac <ferror@plt+0x5733c>  // b.any
  459be0:	ldr	w0, [sp, #1160]
  459be4:	cmp	w0, #0x0
  459be8:	b.ne	459cac <ferror@plt+0x5733c>  // b.any
  459bec:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459bf0:	add	x1, x0, #0xb08
  459bf4:	ldr	x0, [sp, #920]
  459bf8:	bl	4026d0 <strcmp@plt>
  459bfc:	cmp	w0, #0x0
  459c00:	b.ne	459cac <ferror@plt+0x5733c>  // b.any
  459c04:	ldr	x0, [sp, #936]
  459c08:	ldr	x0, [x0, #24]
  459c0c:	mov	x2, x0
  459c10:	ldr	x0, [sp, #936]
  459c14:	ldr	x0, [x0, #32]
  459c18:	add	x1, sp, #0x148
  459c1c:	mov	x6, x1
  459c20:	ldr	x5, [sp, #112]
  459c24:	ldr	x4, [sp, #120]
  459c28:	mov	x3, x0
  459c2c:	ldr	w1, [sp, #140]
  459c30:	ldr	x0, [sp, #152]
  459c34:	bl	45af40 <ferror@plt+0x585d0>
  459c38:	cmp	w0, #0x0
  459c3c:	b.eq	45a980 <ferror@plt+0x58010>  // b.none
  459c40:	mov	w0, #0x1                   	// #1
  459c44:	str	w0, [sp, #1160]
  459c48:	ldr	x0, [sp, #328]
  459c4c:	str	x0, [sp, #904]
  459c50:	ldr	x0, [sp, #936]
  459c54:	ldr	x0, [x0, #32]
  459c58:	mov	x1, x0
  459c5c:	ldr	x0, [sp, #904]
  459c60:	bl	402380 <strnlen@plt>
  459c64:	str	x0, [sp, #896]
  459c68:	ldr	x0, [sp, #896]
  459c6c:	add	x0, x0, #0x3
  459c70:	and	x0, x0, #0xfffffffffffffffc
  459c74:	str	x0, [sp, #896]
  459c78:	ldr	x0, [sp, #896]
  459c7c:	add	x1, x0, #0x4
  459c80:	ldr	x0, [sp, #936]
  459c84:	ldr	x0, [x0, #32]
  459c88:	cmp	x1, x0
  459c8c:	b.hi	459cac <ferror@plt+0x5733c>  // b.pmore
  459c90:	ldr	x0, [sp, #904]
  459c94:	str	x0, [sp, #1152]
  459c98:	ldr	x1, [sp, #904]
  459c9c:	ldr	x0, [sp, #896]
  459ca0:	add	x0, x1, x0
  459ca4:	ldr	w0, [x0]
  459ca8:	str	w0, [sp, #1148]
  459cac:	ldr	w0, [sp, #1144]
  459cb0:	cmp	w0, #0x0
  459cb4:	b.ne	459d84 <ferror@plt+0x57414>  // b.any
  459cb8:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459cbc:	add	x1, x0, #0xb18
  459cc0:	ldr	x0, [sp, #920]
  459cc4:	bl	4026d0 <strcmp@plt>
  459cc8:	cmp	w0, #0x0
  459ccc:	b.ne	459d84 <ferror@plt+0x57414>  // b.any
  459cd0:	ldr	x0, [sp, #936]
  459cd4:	ldr	x0, [x0, #24]
  459cd8:	mov	x2, x0
  459cdc:	ldr	x0, [sp, #936]
  459ce0:	ldr	x0, [x0, #32]
  459ce4:	add	x1, sp, #0x130
  459ce8:	mov	x6, x1
  459cec:	ldr	x5, [sp, #112]
  459cf0:	ldr	x4, [sp, #120]
  459cf4:	mov	x3, x0
  459cf8:	ldr	w1, [sp, #140]
  459cfc:	ldr	x0, [sp, #152]
  459d00:	bl	45af40 <ferror@plt+0x585d0>
  459d04:	cmp	w0, #0x0
  459d08:	b.eq	45a988 <ferror@plt+0x58018>  // b.none
  459d0c:	mov	w0, #0x1                   	// #1
  459d10:	str	w0, [sp, #1144]
  459d14:	ldr	x0, [sp, #304]
  459d18:	str	x0, [sp, #888]
  459d1c:	ldr	x0, [sp, #888]
  459d20:	str	x0, [sp, #1136]
  459d24:	ldr	x0, [sp, #936]
  459d28:	ldr	x0, [x0, #32]
  459d2c:	mov	x1, x0
  459d30:	ldr	x0, [sp, #888]
  459d34:	bl	402380 <strnlen@plt>
  459d38:	str	x0, [sp, #880]
  459d3c:	ldr	x0, [sp, #936]
  459d40:	ldr	x0, [x0, #32]
  459d44:	ldr	x1, [sp, #880]
  459d48:	cmp	x1, x0
  459d4c:	b.cs	459d84 <ferror@plt+0x57414>  // b.hs, b.nlast
  459d50:	ldr	x0, [sp, #880]
  459d54:	add	x0, x0, #0x1
  459d58:	str	x0, [sp, #880]
  459d5c:	ldr	x1, [sp, #888]
  459d60:	ldr	x0, [sp, #880]
  459d64:	add	x0, x1, x0
  459d68:	str	x0, [sp, #1128]
  459d6c:	ldr	x0, [sp, #936]
  459d70:	ldr	x0, [x0, #32]
  459d74:	mov	w1, w0
  459d78:	ldr	x0, [sp, #880]
  459d7c:	sub	w0, w1, w0
  459d80:	str	w0, [sp, #1124]
  459d84:	ldrh	w0, [sp, #810]
  459d88:	cmp	w0, #0x15
  459d8c:	b.ne	459e3c <ferror@plt+0x574cc>  // b.any
  459d90:	ldr	w0, [sp, #840]
  459d94:	and	w0, w0, #0x2
  459d98:	cmp	w0, #0x0
  459d9c:	b.ne	459e3c <ferror@plt+0x574cc>  // b.any
  459da0:	ldr	x0, [sp, #936]
  459da4:	ldr	w0, [x0, #4]
  459da8:	cmp	w0, #0x1
  459dac:	b.ne	459e3c <ferror@plt+0x574cc>  // b.any
  459db0:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459db4:	add	x1, x0, #0xb30
  459db8:	ldr	x0, [sp, #920]
  459dbc:	bl	4026d0 <strcmp@plt>
  459dc0:	cmp	w0, #0x0
  459dc4:	b.ne	459e3c <ferror@plt+0x574cc>  // b.any
  459dc8:	ldr	x0, [sp, #936]
  459dcc:	ldr	x0, [x0, #24]
  459dd0:	mov	x2, x0
  459dd4:	ldr	x0, [sp, #936]
  459dd8:	ldr	x1, [x0, #32]
  459ddc:	add	x0, sp, #0xe8
  459de0:	add	x0, x0, #0x18
  459de4:	mov	x6, x0
  459de8:	ldr	x5, [sp, #112]
  459dec:	ldr	x4, [sp, #120]
  459df0:	mov	x3, x1
  459df4:	ldr	w1, [sp, #140]
  459df8:	ldr	x0, [sp, #152]
  459dfc:	bl	45af40 <ferror@plt+0x585d0>
  459e00:	cmp	w0, #0x0
  459e04:	b.eq	45a990 <ferror@plt+0x58020>  // b.none
  459e08:	add	x0, sp, #0xe8
  459e0c:	str	x0, [sp, #1080]
  459e10:	ldr	x0, [sp, #936]
  459e14:	ldr	x1, [x0, #16]
  459e18:	ldr	x0, [sp, #1080]
  459e1c:	str	x1, [x0]
  459e20:	ldr	x1, [sp, #256]
  459e24:	ldr	x0, [sp, #1080]
  459e28:	str	x1, [x0, #8]
  459e2c:	ldr	x0, [sp, #936]
  459e30:	ldr	x1, [x0, #32]
  459e34:	ldr	x0, [sp, #1080]
  459e38:	str	x1, [x0, #16]
  459e3c:	ldr	w0, [sp, #1188]
  459e40:	add	w0, w0, #0x1
  459e44:	str	w0, [sp, #1188]
  459e48:	ldr	w1, [sp, #1188]
  459e4c:	ldr	w0, [sp, #1212]
  459e50:	cmp	w1, w0
  459e54:	b.cc	459930 <ferror@plt+0x56fc0>  // b.lo, b.ul, b.last
  459e58:	ldr	w0, [sp, #1196]
  459e5c:	cmp	w0, #0x0
  459e60:	b.ne	459e6c <ferror@plt+0x574fc>  // b.any
  459e64:	ldr	w0, [sp, #1192]
  459e68:	str	w0, [sp, #1196]
  459e6c:	ldr	w0, [sp, #1196]
  459e70:	cmp	w0, #0x0
  459e74:	b.eq	45a044 <ferror@plt+0x576d4>  // b.none
  459e78:	ldr	w0, [sp, #1240]
  459e7c:	cmp	w0, #0x0
  459e80:	b.ne	45a044 <ferror@plt+0x576d4>  // b.any
  459e84:	ldr	w0, [sp, #1196]
  459e88:	sub	w0, w0, #0x1
  459e8c:	mov	w0, w0
  459e90:	lsl	x0, x0, #6
  459e94:	ldr	x1, [sp, #1048]
  459e98:	add	x0, x1, x0
  459e9c:	str	x0, [sp, #1008]
  459ea0:	ldr	x0, [sp, #1008]
  459ea4:	ldr	w0, [x0, #40]
  459ea8:	str	w0, [sp, #1004]
  459eac:	ldr	w1, [sp, #1004]
  459eb0:	ldr	w0, [sp, #1212]
  459eb4:	cmp	w1, w0
  459eb8:	b.cc	459ed8 <ferror@plt+0x57568>  // b.lo, b.ul, b.last
  459ebc:	ldr	x3, [sp, #120]
  459ec0:	mov	w2, #0x0                   	// #0
  459ec4:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  459ec8:	add	x1, x0, #0xb38
  459ecc:	ldr	x0, [sp, #112]
  459ed0:	blr	x3
  459ed4:	b	45a9ec <ferror@plt+0x5807c>
  459ed8:	ldr	w0, [sp, #1004]
  459edc:	sub	w0, w0, #0x1
  459ee0:	mov	w0, w0
  459ee4:	lsl	x0, x0, #6
  459ee8:	ldr	x1, [sp, #1048]
  459eec:	add	x0, x1, x0
  459ef0:	str	x0, [sp, #992]
  459ef4:	ldr	x0, [sp, #1008]
  459ef8:	ldr	x0, [x0, #24]
  459efc:	mov	x2, x0
  459f00:	ldr	x0, [sp, #1008]
  459f04:	ldr	x0, [x0, #32]
  459f08:	add	x1, sp, #0x190
  459f0c:	mov	x6, x1
  459f10:	ldr	x5, [sp, #112]
  459f14:	ldr	x4, [sp, #120]
  459f18:	mov	x3, x0
  459f1c:	ldr	w1, [sp, #140]
  459f20:	ldr	x0, [sp, #152]
  459f24:	bl	45af40 <ferror@plt+0x585d0>
  459f28:	cmp	w0, #0x0
  459f2c:	b.eq	45a998 <ferror@plt+0x58028>  // b.none
  459f30:	mov	w0, #0x1                   	// #1
  459f34:	str	w0, [sp, #1184]
  459f38:	ldr	x0, [sp, #992]
  459f3c:	ldr	x0, [x0, #24]
  459f40:	mov	x2, x0
  459f44:	ldr	x0, [sp, #992]
  459f48:	ldr	x0, [x0, #32]
  459f4c:	add	x1, sp, #0x178
  459f50:	mov	x6, x1
  459f54:	ldr	x5, [sp, #112]
  459f58:	ldr	x4, [sp, #120]
  459f5c:	mov	x3, x0
  459f60:	ldr	w1, [sp, #140]
  459f64:	ldr	x0, [sp, #152]
  459f68:	bl	45af40 <ferror@plt+0x585d0>
  459f6c:	cmp	w0, #0x0
  459f70:	b.eq	45a9a0 <ferror@plt+0x58030>  // b.none
  459f74:	mov	w0, #0x1                   	// #1
  459f78:	str	w0, [sp, #1180]
  459f7c:	ldr	x3, [sp, #112]
  459f80:	ldr	x2, [sp, #120]
  459f84:	mov	x1, #0x18                  	// #24
  459f88:	ldr	x0, [sp, #152]
  459f8c:	bl	454bec <ferror@plt+0x5227c>
  459f90:	str	x0, [sp, #984]
  459f94:	ldr	x0, [sp, #984]
  459f98:	cmp	x0, #0x0
  459f9c:	b.eq	45a9a8 <ferror@plt+0x58038>  // b.none
  459fa0:	ldr	x1, [sp, #400]
  459fa4:	ldr	x0, [sp, #1008]
  459fa8:	ldr	x2, [x0, #32]
  459fac:	ldr	x3, [sp, #376]
  459fb0:	ldr	x0, [sp, #992]
  459fb4:	ldr	x4, [x0, #32]
  459fb8:	ldr	x0, [sp, #1080]
  459fbc:	str	x0, [sp, #8]
  459fc0:	ldr	x0, [sp, #984]
  459fc4:	str	x0, [sp]
  459fc8:	ldr	x7, [sp, #112]
  459fcc:	ldr	x6, [sp, #120]
  459fd0:	mov	x5, x4
  459fd4:	mov	x4, x3
  459fd8:	mov	x3, x2
  459fdc:	mov	x2, x1
  459fe0:	ldr	x1, [sp, #128]
  459fe4:	ldr	x0, [sp, #152]
  459fe8:	bl	455a18 <ferror@plt+0x530a8>
  459fec:	cmp	w0, #0x0
  459ff0:	b.ne	45a010 <ferror@plt+0x576a0>  // b.any
  459ff4:	ldr	x4, [sp, #112]
  459ff8:	ldr	x3, [sp, #120]
  459ffc:	mov	x2, #0x18                  	// #24
  45a000:	ldr	x1, [sp, #984]
  45a004:	ldr	x0, [sp, #152]
  45a008:	bl	454e2c <ferror@plt+0x524bc>
  45a00c:	b	45a9ec <ferror@plt+0x5807c>
  45a010:	add	x0, sp, #0x190
  45a014:	ldr	x3, [sp, #112]
  45a018:	ldr	x2, [sp, #120]
  45a01c:	mov	x1, x0
  45a020:	ldr	x0, [sp, #152]
  45a024:	bl	45b058 <ferror@plt+0x586e8>
  45a028:	str	wzr, [sp, #1184]
  45a02c:	ldr	x0, [sp, #96]
  45a030:	mov	w1, #0x1                   	// #1
  45a034:	str	w1, [x0]
  45a038:	ldr	x1, [sp, #984]
  45a03c:	ldr	x0, [sp, #152]
  45a040:	bl	455db4 <ferror@plt+0x53444>
  45a044:	add	x0, sp, #0x300
  45a048:	ldr	x3, [sp, #112]
  45a04c:	ldr	x2, [sp, #120]
  45a050:	mov	x1, x0
  45a054:	ldr	x0, [sp, #152]
  45a058:	bl	45b058 <ferror@plt+0x586e8>
  45a05c:	str	wzr, [sp, #1204]
  45a060:	add	x0, sp, #0x2e8
  45a064:	ldr	x3, [sp, #112]
  45a068:	ldr	x2, [sp, #120]
  45a06c:	mov	x1, x0
  45a070:	ldr	x0, [sp, #152]
  45a074:	bl	45b058 <ferror@plt+0x586e8>
  45a078:	str	wzr, [sp, #1200]
  45a07c:	ldr	x0, [sp, #1168]
  45a080:	cmp	x0, #0x0
  45a084:	b.eq	45a198 <ferror@plt+0x57828>  // b.none
  45a088:	ldr	w0, [sp, #1164]
  45a08c:	ldr	x4, [sp, #112]
  45a090:	ldr	x3, [sp, #120]
  45a094:	mov	x2, x0
  45a098:	ldr	x1, [sp, #1168]
  45a09c:	ldr	x0, [sp, #152]
  45a0a0:	bl	456138 <ferror@plt+0x537c8>
  45a0a4:	str	w0, [sp, #980]
  45a0a8:	ldr	w0, [sp, #980]
  45a0ac:	cmp	w0, #0x0
  45a0b0:	b.lt	45a198 <ferror@plt+0x57828>  // b.tstop
  45a0b4:	add	x0, sp, #0x160
  45a0b8:	ldr	x3, [sp, #112]
  45a0bc:	ldr	x2, [sp, #120]
  45a0c0:	mov	x1, x0
  45a0c4:	ldr	x0, [sp, #152]
  45a0c8:	bl	45b058 <ferror@plt+0x586e8>
  45a0cc:	ldr	w0, [sp, #1160]
  45a0d0:	cmp	w0, #0x0
  45a0d4:	b.eq	45a0f0 <ferror@plt+0x57780>  // b.none
  45a0d8:	add	x0, sp, #0x148
  45a0dc:	ldr	x3, [sp, #112]
  45a0e0:	ldr	x2, [sp, #120]
  45a0e4:	mov	x1, x0
  45a0e8:	ldr	x0, [sp, #152]
  45a0ec:	bl	45b058 <ferror@plt+0x586e8>
  45a0f0:	ldr	w0, [sp, #1144]
  45a0f4:	cmp	w0, #0x0
  45a0f8:	b.eq	45a114 <ferror@plt+0x577a4>  // b.none
  45a0fc:	add	x0, sp, #0x130
  45a100:	ldr	x3, [sp, #112]
  45a104:	ldr	x2, [sp, #120]
  45a108:	mov	x1, x0
  45a10c:	ldr	x0, [sp, #152]
  45a110:	bl	45b058 <ferror@plt+0x586e8>
  45a114:	str	wzr, [sp, #40]
  45a118:	str	xzr, [sp, #32]
  45a11c:	mov	w0, #0x1                   	// #1
  45a120:	str	w0, [sp, #24]
  45a124:	str	wzr, [sp, #16]
  45a128:	str	xzr, [sp, #8]
  45a12c:	ldr	x0, [sp, #1216]
  45a130:	str	x0, [sp]
  45a134:	ldr	x7, [sp, #96]
  45a138:	ldr	x6, [sp, #104]
  45a13c:	ldr	x5, [sp, #112]
  45a140:	ldr	x4, [sp, #120]
  45a144:	ldr	x3, [sp, #128]
  45a148:	ldr	w2, [sp, #980]
  45a14c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45a150:	add	x1, x0, #0x520
  45a154:	ldr	x0, [sp, #152]
  45a158:	bl	459570 <ferror@plt+0x56c00>
  45a15c:	str	w0, [sp, #976]
  45a160:	ldr	w0, [sp, #976]
  45a164:	cmp	w0, #0x0
  45a168:	b.ge	45a180 <ferror@plt+0x57810>  // b.tcont
  45a16c:	ldr	x2, [sp, #112]
  45a170:	ldr	x1, [sp, #120]
  45a174:	ldr	w0, [sp, #980]
  45a178:	bl	4556f8 <ferror@plt+0x52d88>
  45a17c:	b	45a190 <ferror@plt+0x57820>
  45a180:	ldr	x2, [sp, #112]
  45a184:	ldr	x1, [sp, #120]
  45a188:	ldr	w0, [sp, #140]
  45a18c:	bl	4556f8 <ferror@plt+0x52d88>
  45a190:	ldr	w0, [sp, #976]
  45a194:	b	45ab54 <ferror@plt+0x581e4>
  45a198:	ldr	w0, [sp, #1176]
  45a19c:	cmp	w0, #0x0
  45a1a0:	b.eq	45a1c0 <ferror@plt+0x57850>  // b.none
  45a1a4:	add	x0, sp, #0x160
  45a1a8:	ldr	x3, [sp, #112]
  45a1ac:	ldr	x2, [sp, #120]
  45a1b0:	mov	x1, x0
  45a1b4:	ldr	x0, [sp, #152]
  45a1b8:	bl	45b058 <ferror@plt+0x586e8>
  45a1bc:	str	wzr, [sp, #1176]
  45a1c0:	ldr	x0, [sp, #1080]
  45a1c4:	cmp	x0, #0x0
  45a1c8:	b.eq	45a1ec <ferror@plt+0x5787c>  // b.none
  45a1cc:	ldr	x0, [sp, #1080]
  45a1d0:	add	x0, x0, #0x18
  45a1d4:	ldr	x3, [sp, #112]
  45a1d8:	ldr	x2, [sp, #120]
  45a1dc:	mov	x1, x0
  45a1e0:	ldr	x0, [sp, #152]
  45a1e4:	bl	45b058 <ferror@plt+0x586e8>
  45a1e8:	str	xzr, [sp, #1080]
  45a1ec:	ldr	x0, [sp, #1152]
  45a1f0:	cmp	x0, #0x0
  45a1f4:	b.eq	45a2e4 <ferror@plt+0x57974>  // b.none
  45a1f8:	ldr	x5, [sp, #112]
  45a1fc:	ldr	x4, [sp, #120]
  45a200:	ldr	w3, [sp, #1148]
  45a204:	ldr	x2, [sp, #1152]
  45a208:	ldr	x1, [sp, #144]
  45a20c:	ldr	x0, [sp, #152]
  45a210:	bl	4567b4 <ferror@plt+0x53e44>
  45a214:	str	w0, [sp, #972]
  45a218:	ldr	w0, [sp, #972]
  45a21c:	cmp	w0, #0x0
  45a220:	b.lt	45a2e4 <ferror@plt+0x57974>  // b.tstop
  45a224:	add	x0, sp, #0x148
  45a228:	ldr	x3, [sp, #112]
  45a22c:	ldr	x2, [sp, #120]
  45a230:	mov	x1, x0
  45a234:	ldr	x0, [sp, #152]
  45a238:	bl	45b058 <ferror@plt+0x586e8>
  45a23c:	ldr	w0, [sp, #1144]
  45a240:	cmp	w0, #0x0
  45a244:	b.eq	45a260 <ferror@plt+0x578f0>  // b.none
  45a248:	add	x0, sp, #0x130
  45a24c:	ldr	x3, [sp, #112]
  45a250:	ldr	x2, [sp, #120]
  45a254:	mov	x1, x0
  45a258:	ldr	x0, [sp, #152]
  45a25c:	bl	45b058 <ferror@plt+0x586e8>
  45a260:	str	wzr, [sp, #40]
  45a264:	str	xzr, [sp, #32]
  45a268:	mov	w0, #0x1                   	// #1
  45a26c:	str	w0, [sp, #24]
  45a270:	str	wzr, [sp, #16]
  45a274:	str	xzr, [sp, #8]
  45a278:	ldr	x0, [sp, #1216]
  45a27c:	str	x0, [sp]
  45a280:	ldr	x7, [sp, #96]
  45a284:	ldr	x6, [sp, #104]
  45a288:	ldr	x5, [sp, #112]
  45a28c:	ldr	x4, [sp, #120]
  45a290:	ldr	x3, [sp, #128]
  45a294:	ldr	w2, [sp, #972]
  45a298:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45a29c:	add	x1, x0, #0x520
  45a2a0:	ldr	x0, [sp, #152]
  45a2a4:	bl	459570 <ferror@plt+0x56c00>
  45a2a8:	str	w0, [sp, #968]
  45a2ac:	ldr	w0, [sp, #968]
  45a2b0:	cmp	w0, #0x0
  45a2b4:	b.ge	45a2cc <ferror@plt+0x5795c>  // b.tcont
  45a2b8:	ldr	x2, [sp, #112]
  45a2bc:	ldr	x1, [sp, #120]
  45a2c0:	ldr	w0, [sp, #972]
  45a2c4:	bl	4556f8 <ferror@plt+0x52d88>
  45a2c8:	b	45a2dc <ferror@plt+0x5796c>
  45a2cc:	ldr	x2, [sp, #112]
  45a2d0:	ldr	x1, [sp, #120]
  45a2d4:	ldr	w0, [sp, #140]
  45a2d8:	bl	4556f8 <ferror@plt+0x52d88>
  45a2dc:	ldr	w0, [sp, #968]
  45a2e0:	b	45ab54 <ferror@plt+0x581e4>
  45a2e4:	ldr	w0, [sp, #1160]
  45a2e8:	cmp	w0, #0x0
  45a2ec:	b.eq	45a30c <ferror@plt+0x5799c>  // b.none
  45a2f0:	add	x0, sp, #0x148
  45a2f4:	ldr	x3, [sp, #112]
  45a2f8:	ldr	x2, [sp, #120]
  45a2fc:	mov	x1, x0
  45a300:	ldr	x0, [sp, #152]
  45a304:	bl	45b058 <ferror@plt+0x586e8>
  45a308:	str	wzr, [sp, #1160]
  45a30c:	str	xzr, [sp, #224]
  45a310:	ldr	x0, [sp, #1136]
  45a314:	cmp	x0, #0x0
  45a318:	b.eq	45a3dc <ferror@plt+0x57a6c>  // b.none
  45a31c:	ldr	x5, [sp, #112]
  45a320:	ldr	x4, [sp, #120]
  45a324:	mov	w3, #0x0                   	// #0
  45a328:	ldr	x2, [sp, #1136]
  45a32c:	ldr	x1, [sp, #144]
  45a330:	ldr	x0, [sp, #152]
  45a334:	bl	4567b4 <ferror@plt+0x53e44>
  45a338:	str	w0, [sp, #964]
  45a33c:	ldr	w0, [sp, #964]
  45a340:	cmp	w0, #0x0
  45a344:	b.lt	45a3dc <ferror@plt+0x57a6c>  // b.tstop
  45a348:	ldr	w0, [sp, #1124]
  45a34c:	str	w0, [sp, #40]
  45a350:	ldr	x0, [sp, #1128]
  45a354:	str	x0, [sp, #32]
  45a358:	mov	w0, #0x1                   	// #1
  45a35c:	str	w0, [sp, #24]
  45a360:	str	wzr, [sp, #16]
  45a364:	add	x0, sp, #0xe0
  45a368:	str	x0, [sp, #8]
  45a36c:	ldr	x0, [sp, #1216]
  45a370:	str	x0, [sp]
  45a374:	ldr	x7, [sp, #96]
  45a378:	ldr	x6, [sp, #104]
  45a37c:	ldr	x5, [sp, #112]
  45a380:	ldr	x4, [sp, #120]
  45a384:	ldr	x3, [sp, #128]
  45a388:	ldr	w2, [sp, #964]
  45a38c:	ldr	x1, [sp, #144]
  45a390:	ldr	x0, [sp, #152]
  45a394:	bl	459570 <ferror@plt+0x56c00>
  45a398:	str	w0, [sp, #960]
  45a39c:	add	x0, sp, #0x130
  45a3a0:	ldr	x3, [sp, #112]
  45a3a4:	ldr	x2, [sp, #120]
  45a3a8:	mov	x1, x0
  45a3ac:	ldr	x0, [sp, #152]
  45a3b0:	bl	45b058 <ferror@plt+0x586e8>
  45a3b4:	str	wzr, [sp, #1144]
  45a3b8:	ldr	w0, [sp, #960]
  45a3bc:	cmp	w0, #0x0
  45a3c0:	b.ge	45a3dc <ferror@plt+0x57a6c>  // b.tcont
  45a3c4:	ldr	x2, [sp, #112]
  45a3c8:	ldr	x1, [sp, #120]
  45a3cc:	ldr	w0, [sp, #964]
  45a3d0:	bl	4556f8 <ferror@plt+0x52d88>
  45a3d4:	ldr	w0, [sp, #960]
  45a3d8:	b	45ab54 <ferror@plt+0x581e4>
  45a3dc:	ldr	w0, [sp, #1144]
  45a3e0:	cmp	w0, #0x0
  45a3e4:	b.eq	45a404 <ferror@plt+0x57a94>  // b.none
  45a3e8:	add	x0, sp, #0x130
  45a3ec:	ldr	x3, [sp, #112]
  45a3f0:	ldr	x2, [sp, #120]
  45a3f4:	mov	x1, x0
  45a3f8:	ldr	x0, [sp, #152]
  45a3fc:	bl	45b058 <ferror@plt+0x586e8>
  45a400:	str	wzr, [sp, #1144]
  45a404:	str	xzr, [sp, #1112]
  45a408:	str	xzr, [sp, #1104]
  45a40c:	str	wzr, [sp, #1188]
  45a410:	b	45a4c0 <ferror@plt+0x57b50>
  45a414:	ldr	w0, [sp, #1188]
  45a418:	lsl	x0, x0, #5
  45a41c:	add	x1, sp, #0x1b0
  45a420:	ldr	x0, [x1, x0]
  45a424:	cmp	x0, #0x0
  45a428:	b.eq	45a4b0 <ferror@plt+0x57b40>  // b.none
  45a42c:	ldr	x0, [sp, #1112]
  45a430:	cmp	x0, #0x0
  45a434:	b.eq	45a454 <ferror@plt+0x57ae4>  // b.none
  45a438:	ldr	w0, [sp, #1188]
  45a43c:	lsl	x0, x0, #5
  45a440:	add	x1, sp, #0x1a8
  45a444:	ldr	x0, [x1, x0]
  45a448:	ldr	x1, [sp, #1112]
  45a44c:	cmp	x1, x0
  45a450:	b.le	45a468 <ferror@plt+0x57af8>
  45a454:	ldr	w0, [sp, #1188]
  45a458:	lsl	x0, x0, #5
  45a45c:	add	x1, sp, #0x1a8
  45a460:	ldr	x0, [x1, x0]
  45a464:	str	x0, [sp, #1112]
  45a468:	ldr	w0, [sp, #1188]
  45a46c:	lsl	x0, x0, #5
  45a470:	add	x1, sp, #0x1a8
  45a474:	ldr	x0, [x1, x0]
  45a478:	mov	x2, x0
  45a47c:	ldr	w0, [sp, #1188]
  45a480:	lsl	x0, x0, #5
  45a484:	add	x1, sp, #0x1b0
  45a488:	ldr	x0, [x1, x0]
  45a48c:	add	x0, x2, x0
  45a490:	str	x0, [sp, #944]
  45a494:	ldr	x1, [sp, #944]
  45a498:	ldr	x0, [sp, #1104]
  45a49c:	cmp	x1, x0
  45a4a0:	b.le	45a4b4 <ferror@plt+0x57b44>
  45a4a4:	ldr	x0, [sp, #944]
  45a4a8:	str	x0, [sp, #1104]
  45a4ac:	b	45a4b4 <ferror@plt+0x57b44>
  45a4b0:	nop
  45a4b4:	ldr	w0, [sp, #1188]
  45a4b8:	add	w0, w0, #0x1
  45a4bc:	str	w0, [sp, #1188]
  45a4c0:	ldr	w0, [sp, #1188]
  45a4c4:	cmp	w0, #0x9
  45a4c8:	b.ls	45a414 <ferror@plt+0x57aa4>  // b.plast
  45a4cc:	ldr	x0, [sp, #1112]
  45a4d0:	cmp	x0, #0x0
  45a4d4:	b.eq	45a4e4 <ferror@plt+0x57b74>  // b.none
  45a4d8:	ldr	x0, [sp, #1104]
  45a4dc:	cmp	x0, #0x0
  45a4e0:	b.ne	45a504 <ferror@plt+0x57b94>  // b.any
  45a4e4:	ldr	x2, [sp, #112]
  45a4e8:	ldr	x1, [sp, #120]
  45a4ec:	ldr	w0, [sp, #140]
  45a4f0:	bl	4556f8 <ferror@plt+0x52d88>
  45a4f4:	cmp	w0, #0x0
  45a4f8:	b.eq	45a9b0 <ferror@plt+0x58040>  // b.none
  45a4fc:	mov	w0, #0x1                   	// #1
  45a500:	b	45ab54 <ferror@plt+0x581e4>
  45a504:	ldr	x1, [sp, #1104]
  45a508:	ldr	x0, [sp, #1112]
  45a50c:	sub	x0, x1, x0
  45a510:	mov	x1, x0
  45a514:	add	x0, sp, #0x118
  45a518:	mov	x6, x0
  45a51c:	ldr	x5, [sp, #112]
  45a520:	ldr	x4, [sp, #120]
  45a524:	mov	x3, x1
  45a528:	ldr	x2, [sp, #1112]
  45a52c:	ldr	w1, [sp, #140]
  45a530:	ldr	x0, [sp, #152]
  45a534:	bl	45af40 <ferror@plt+0x585d0>
  45a538:	cmp	w0, #0x0
  45a53c:	b.eq	45a9b8 <ferror@plt+0x58048>  // b.none
  45a540:	mov	w0, #0x1                   	// #1
  45a544:	str	w0, [sp, #1100]
  45a548:	ldr	x2, [sp, #112]
  45a54c:	ldr	x1, [sp, #120]
  45a550:	ldr	w0, [sp, #140]
  45a554:	bl	4556f8 <ferror@plt+0x52d88>
  45a558:	cmp	w0, #0x0
  45a55c:	b.eq	45a9c0 <ferror@plt+0x58050>  // b.none
  45a560:	mov	w0, #0xffffffff            	// #-1
  45a564:	str	w0, [sp, #140]
  45a568:	str	wzr, [sp, #1096]
  45a56c:	str	wzr, [sp, #1188]
  45a570:	b	45a5f4 <ferror@plt+0x57c84>
  45a574:	ldr	w0, [sp, #1188]
  45a578:	lsl	x0, x0, #5
  45a57c:	add	x1, sp, #0x1b0
  45a580:	ldr	x0, [x1, x0]
  45a584:	cmp	x0, #0x0
  45a588:	b.ne	45a5a0 <ferror@plt+0x57c30>  // b.any
  45a58c:	ldr	w0, [sp, #1188]
  45a590:	lsl	x0, x0, #5
  45a594:	add	x1, sp, #0x1b8
  45a598:	str	xzr, [x1, x0]
  45a59c:	b	45a5e8 <ferror@plt+0x57c78>
  45a5a0:	ldr	x0, [sp, #280]
  45a5a4:	ldr	w1, [sp, #1188]
  45a5a8:	lsl	x1, x1, #5
  45a5ac:	add	x2, sp, #0x1a8
  45a5b0:	ldr	x2, [x2, x1]
  45a5b4:	ldr	x1, [sp, #1112]
  45a5b8:	sub	x1, x2, x1
  45a5bc:	add	x2, x0, x1
  45a5c0:	ldr	w0, [sp, #1188]
  45a5c4:	lsl	x0, x0, #5
  45a5c8:	add	x1, sp, #0x1b8
  45a5cc:	str	x2, [x1, x0]
  45a5d0:	ldr	w0, [sp, #1188]
  45a5d4:	cmp	w0, #0x4
  45a5d8:	b.hi	45a5e8 <ferror@plt+0x57c78>  // b.pmore
  45a5dc:	ldr	w0, [sp, #1096]
  45a5e0:	add	w0, w0, #0x1
  45a5e4:	str	w0, [sp, #1096]
  45a5e8:	ldr	w0, [sp, #1188]
  45a5ec:	add	w0, w0, #0x1
  45a5f0:	str	w0, [sp, #1188]
  45a5f4:	ldr	w0, [sp, #1188]
  45a5f8:	cmp	w0, #0x9
  45a5fc:	b.ls	45a574 <ferror@plt+0x57c04>  // b.plast
  45a600:	str	xzr, [sp, #1088]
  45a604:	str	wzr, [sp, #1188]
  45a608:	b	45a70c <ferror@plt+0x57d9c>
  45a60c:	ldr	w0, [sp, #1188]
  45a610:	add	w0, w0, #0x5
  45a614:	add	x1, sp, #0x1a8
  45a618:	mov	w0, w0
  45a61c:	lsl	x0, x0, #5
  45a620:	add	x0, x1, x0
  45a624:	str	x0, [sp, #952]
  45a628:	ldr	w0, [sp, #1188]
  45a62c:	lsl	x0, x0, #5
  45a630:	add	x1, sp, #0x1b0
  45a634:	ldr	x0, [x1, x0]
  45a638:	cmp	x0, #0x0
  45a63c:	b.ne	45a700 <ferror@plt+0x57d90>  // b.any
  45a640:	ldr	x0, [sp, #952]
  45a644:	ldr	x0, [x0, #8]
  45a648:	cmp	x0, #0x0
  45a64c:	b.eq	45a700 <ferror@plt+0x57d90>  // b.none
  45a650:	ldr	x0, [sp, #1088]
  45a654:	cmp	x0, #0x0
  45a658:	b.ne	45a680 <ferror@plt+0x57d10>  // b.any
  45a65c:	ldr	x3, [sp, #112]
  45a660:	ldr	x2, [sp, #120]
  45a664:	mov	x1, #0x13b4                	// #5044
  45a668:	ldr	x0, [sp, #152]
  45a66c:	bl	454bec <ferror@plt+0x5227c>
  45a670:	str	x0, [sp, #1088]
  45a674:	ldr	x0, [sp, #1088]
  45a678:	cmp	x0, #0x0
  45a67c:	b.eq	45a9c8 <ferror@plt+0x58058>  // b.none
  45a680:	str	xzr, [sp, #192]
  45a684:	str	xzr, [sp, #184]
  45a688:	ldr	x0, [sp, #952]
  45a68c:	ldr	x1, [x0, #16]
  45a690:	ldr	x0, [sp, #952]
  45a694:	ldr	x0, [x0, #8]
  45a698:	add	x3, sp, #0xb8
  45a69c:	add	x2, sp, #0xc0
  45a6a0:	mov	x7, x3
  45a6a4:	mov	x6, x2
  45a6a8:	ldr	x5, [sp, #112]
  45a6ac:	ldr	x4, [sp, #120]
  45a6b0:	ldr	x3, [sp, #1088]
  45a6b4:	mov	x2, x0
  45a6b8:	ldr	x0, [sp, #152]
  45a6bc:	bl	459228 <ferror@plt+0x568b8>
  45a6c0:	cmp	w0, #0x0
  45a6c4:	b.eq	45a9d0 <ferror@plt+0x58060>  // b.none
  45a6c8:	ldr	x2, [sp, #192]
  45a6cc:	ldr	w0, [sp, #1188]
  45a6d0:	lsl	x0, x0, #5
  45a6d4:	add	x1, sp, #0x1b8
  45a6d8:	str	x2, [x1, x0]
  45a6dc:	ldr	x2, [sp, #184]
  45a6e0:	ldr	w0, [sp, #1188]
  45a6e4:	lsl	x0, x0, #5
  45a6e8:	add	x1, sp, #0x1b0
  45a6ec:	str	x2, [x1, x0]
  45a6f0:	ldr	w0, [sp, #1188]
  45a6f4:	lsl	x0, x0, #5
  45a6f8:	add	x1, sp, #0x1c0
  45a6fc:	str	wzr, [x1, x0]
  45a700:	ldr	w0, [sp, #1188]
  45a704:	add	w0, w0, #0x1
  45a708:	str	w0, [sp, #1188]
  45a70c:	ldr	w0, [sp, #1188]
  45a710:	cmp	w0, #0x4
  45a714:	b.ls	45a60c <ferror@plt+0x57c9c>  // b.plast
  45a718:	str	wzr, [sp, #1188]
  45a71c:	b	45a834 <ferror@plt+0x57ec4>
  45a720:	ldr	w0, [sp, #1188]
  45a724:	lsl	x0, x0, #5
  45a728:	add	x1, sp, #0x1b0
  45a72c:	ldr	x0, [x1, x0]
  45a730:	cmp	x0, #0x0
  45a734:	b.eq	45a824 <ferror@plt+0x57eb4>  // b.none
  45a738:	ldr	w0, [sp, #1188]
  45a73c:	lsl	x0, x0, #5
  45a740:	add	x1, sp, #0x1c0
  45a744:	ldr	w0, [x1, x0]
  45a748:	cmp	w0, #0x0
  45a74c:	b.eq	45a824 <ferror@plt+0x57eb4>  // b.none
  45a750:	ldr	x0, [sp, #1088]
  45a754:	cmp	x0, #0x0
  45a758:	b.ne	45a780 <ferror@plt+0x57e10>  // b.any
  45a75c:	ldr	x3, [sp, #112]
  45a760:	ldr	x2, [sp, #120]
  45a764:	mov	x1, #0x13b4                	// #5044
  45a768:	ldr	x0, [sp, #152]
  45a76c:	bl	454bec <ferror@plt+0x5227c>
  45a770:	str	x0, [sp, #1088]
  45a774:	ldr	x0, [sp, #1088]
  45a778:	cmp	x0, #0x0
  45a77c:	b.eq	45a9d8 <ferror@plt+0x58068>  // b.none
  45a780:	str	xzr, [sp, #176]
  45a784:	str	xzr, [sp, #168]
  45a788:	ldr	w0, [sp, #1188]
  45a78c:	lsl	x0, x0, #5
  45a790:	add	x1, sp, #0x1b8
  45a794:	ldr	x8, [x1, x0]
  45a798:	ldr	w0, [sp, #1188]
  45a79c:	lsl	x0, x0, #5
  45a7a0:	add	x1, sp, #0x1b0
  45a7a4:	ldr	x0, [x1, x0]
  45a7a8:	add	x2, sp, #0xa8
  45a7ac:	add	x1, sp, #0xb0
  45a7b0:	mov	x7, x2
  45a7b4:	mov	x6, x1
  45a7b8:	ldr	x5, [sp, #112]
  45a7bc:	ldr	x4, [sp, #120]
  45a7c0:	ldr	x3, [sp, #1088]
  45a7c4:	mov	x2, x0
  45a7c8:	mov	x1, x8
  45a7cc:	ldr	x0, [sp, #152]
  45a7d0:	bl	459398 <ferror@plt+0x56a28>
  45a7d4:	cmp	w0, #0x0
  45a7d8:	b.eq	45a9e0 <ferror@plt+0x58070>  // b.none
  45a7dc:	ldr	x2, [sp, #176]
  45a7e0:	ldr	w0, [sp, #1188]
  45a7e4:	lsl	x0, x0, #5
  45a7e8:	add	x1, sp, #0x1b8
  45a7ec:	str	x2, [x1, x0]
  45a7f0:	ldr	x2, [sp, #168]
  45a7f4:	ldr	w0, [sp, #1188]
  45a7f8:	lsl	x0, x0, #5
  45a7fc:	add	x1, sp, #0x1b0
  45a800:	str	x2, [x1, x0]
  45a804:	ldr	w0, [sp, #1188]
  45a808:	lsl	x0, x0, #5
  45a80c:	add	x1, sp, #0x1c0
  45a810:	str	wzr, [x1, x0]
  45a814:	ldr	w0, [sp, #1096]
  45a818:	sub	w0, w0, #0x1
  45a81c:	str	w0, [sp, #1096]
  45a820:	b	45a828 <ferror@plt+0x57eb8>
  45a824:	nop
  45a828:	ldr	w0, [sp, #1188]
  45a82c:	add	w0, w0, #0x1
  45a830:	str	w0, [sp, #1188]
  45a834:	ldr	w0, [sp, #1188]
  45a838:	cmp	w0, #0x4
  45a83c:	b.ls	45a720 <ferror@plt+0x57db0>  // b.plast
  45a840:	ldr	x0, [sp, #1088]
  45a844:	cmp	x0, #0x0
  45a848:	b.eq	45a864 <ferror@plt+0x57ef4>  // b.none
  45a84c:	ldr	x4, [sp, #112]
  45a850:	ldr	x3, [sp, #120]
  45a854:	mov	x2, #0x13b4                	// #5044
  45a858:	ldr	x1, [sp, #1088]
  45a85c:	ldr	x0, [sp, #152]
  45a860:	bl	454e2c <ferror@plt+0x524bc>
  45a864:	ldr	w0, [sp, #1100]
  45a868:	cmp	w0, #0x0
  45a86c:	b.eq	45a898 <ferror@plt+0x57f28>  // b.none
  45a870:	ldr	w0, [sp, #1096]
  45a874:	cmp	w0, #0x0
  45a878:	b.ne	45a898 <ferror@plt+0x57f28>  // b.any
  45a87c:	add	x0, sp, #0x118
  45a880:	ldr	x3, [sp, #112]
  45a884:	ldr	x2, [sp, #120]
  45a888:	mov	x1, x0
  45a88c:	ldr	x0, [sp, #152]
  45a890:	bl	45b058 <ferror@plt+0x586e8>
  45a894:	str	wzr, [sp, #1100]
  45a898:	ldr	x8, [sp, #440]
  45a89c:	ldr	x9, [sp, #432]
  45a8a0:	ldr	x10, [sp, #472]
  45a8a4:	ldr	x11, [sp, #464]
  45a8a8:	ldr	x6, [sp, #504]
  45a8ac:	ldr	x7, [sp, #496]
  45a8b0:	ldr	x0, [sp, #536]
  45a8b4:	ldr	x1, [sp, #528]
  45a8b8:	ldr	x2, [sp, #568]
  45a8bc:	ldr	x3, [sp, #560]
  45a8c0:	ldrb	w4, [sp, #797]
  45a8c4:	cmp	w4, #0x2
  45a8c8:	cset	w4, eq  // eq = none
  45a8cc:	and	w4, w4, #0xff
  45a8d0:	mov	w12, w4
  45a8d4:	ldr	x4, [sp, #224]
  45a8d8:	ldr	x5, [sp, #1224]
  45a8dc:	str	x5, [sp, #72]
  45a8e0:	ldr	x5, [sp, #104]
  45a8e4:	str	x5, [sp, #64]
  45a8e8:	ldr	x5, [sp, #112]
  45a8ec:	str	x5, [sp, #56]
  45a8f0:	ldr	x5, [sp, #120]
  45a8f4:	str	x5, [sp, #48]
  45a8f8:	str	x4, [sp, #40]
  45a8fc:	str	w12, [sp, #32]
  45a900:	str	x3, [sp, #24]
  45a904:	str	x2, [sp, #16]
  45a908:	str	x1, [sp, #8]
  45a90c:	str	x0, [sp]
  45a910:	mov	x5, x11
  45a914:	mov	x4, x10
  45a918:	mov	x3, x9
  45a91c:	mov	x2, x8
  45a920:	ldr	x1, [sp, #128]
  45a924:	ldr	x0, [sp, #152]
  45a928:	bl	4607e8 <ferror@plt+0x5de78>
  45a92c:	cmp	w0, #0x0
  45a930:	b.eq	45a9e8 <ferror@plt+0x58078>  // b.none
  45a934:	ldr	x0, [sp, #1216]
  45a938:	mov	w1, #0x1                   	// #1
  45a93c:	str	w1, [x0]
  45a940:	mov	w0, #0x1                   	// #1
  45a944:	b	45ab54 <ferror@plt+0x581e4>
  45a948:	nop
  45a94c:	b	45a9ec <ferror@plt+0x5807c>
  45a950:	nop
  45a954:	b	45a9ec <ferror@plt+0x5807c>
  45a958:	nop
  45a95c:	b	45a9ec <ferror@plt+0x5807c>
  45a960:	nop
  45a964:	b	45a9ec <ferror@plt+0x5807c>
  45a968:	nop
  45a96c:	b	45a9ec <ferror@plt+0x5807c>
  45a970:	nop
  45a974:	b	45a9ec <ferror@plt+0x5807c>
  45a978:	nop
  45a97c:	b	45a9ec <ferror@plt+0x5807c>
  45a980:	nop
  45a984:	b	45a9ec <ferror@plt+0x5807c>
  45a988:	nop
  45a98c:	b	45a9ec <ferror@plt+0x5807c>
  45a990:	nop
  45a994:	b	45a9ec <ferror@plt+0x5807c>
  45a998:	nop
  45a99c:	b	45a9ec <ferror@plt+0x5807c>
  45a9a0:	nop
  45a9a4:	b	45a9ec <ferror@plt+0x5807c>
  45a9a8:	nop
  45a9ac:	b	45a9ec <ferror@plt+0x5807c>
  45a9b0:	nop
  45a9b4:	b	45a9ec <ferror@plt+0x5807c>
  45a9b8:	nop
  45a9bc:	b	45a9ec <ferror@plt+0x5807c>
  45a9c0:	nop
  45a9c4:	b	45a9ec <ferror@plt+0x5807c>
  45a9c8:	nop
  45a9cc:	b	45a9ec <ferror@plt+0x5807c>
  45a9d0:	nop
  45a9d4:	b	45a9ec <ferror@plt+0x5807c>
  45a9d8:	nop
  45a9dc:	b	45a9ec <ferror@plt+0x5807c>
  45a9e0:	nop
  45a9e4:	b	45a9ec <ferror@plt+0x5807c>
  45a9e8:	nop
  45a9ec:	ldr	w0, [sp, #1204]
  45a9f0:	cmp	w0, #0x0
  45a9f4:	b.eq	45aa10 <ferror@plt+0x580a0>  // b.none
  45a9f8:	add	x0, sp, #0x300
  45a9fc:	ldr	x3, [sp, #112]
  45aa00:	ldr	x2, [sp, #120]
  45aa04:	mov	x1, x0
  45aa08:	ldr	x0, [sp, #152]
  45aa0c:	bl	45b058 <ferror@plt+0x586e8>
  45aa10:	ldr	w0, [sp, #1200]
  45aa14:	cmp	w0, #0x0
  45aa18:	b.eq	45aa34 <ferror@plt+0x580c4>  // b.none
  45aa1c:	add	x0, sp, #0x2e8
  45aa20:	ldr	x3, [sp, #112]
  45aa24:	ldr	x2, [sp, #120]
  45aa28:	mov	x1, x0
  45aa2c:	ldr	x0, [sp, #152]
  45aa30:	bl	45b058 <ferror@plt+0x586e8>
  45aa34:	ldr	w0, [sp, #1184]
  45aa38:	cmp	w0, #0x0
  45aa3c:	b.eq	45aa58 <ferror@plt+0x580e8>  // b.none
  45aa40:	add	x0, sp, #0x190
  45aa44:	ldr	x3, [sp, #112]
  45aa48:	ldr	x2, [sp, #120]
  45aa4c:	mov	x1, x0
  45aa50:	ldr	x0, [sp, #152]
  45aa54:	bl	45b058 <ferror@plt+0x586e8>
  45aa58:	ldr	w0, [sp, #1180]
  45aa5c:	cmp	w0, #0x0
  45aa60:	b.eq	45aa7c <ferror@plt+0x5810c>  // b.none
  45aa64:	add	x0, sp, #0x178
  45aa68:	ldr	x3, [sp, #112]
  45aa6c:	ldr	x2, [sp, #120]
  45aa70:	mov	x1, x0
  45aa74:	ldr	x0, [sp, #152]
  45aa78:	bl	45b058 <ferror@plt+0x586e8>
  45aa7c:	ldr	w0, [sp, #1160]
  45aa80:	cmp	w0, #0x0
  45aa84:	b.eq	45aaa0 <ferror@plt+0x58130>  // b.none
  45aa88:	add	x0, sp, #0x148
  45aa8c:	ldr	x3, [sp, #112]
  45aa90:	ldr	x2, [sp, #120]
  45aa94:	mov	x1, x0
  45aa98:	ldr	x0, [sp, #152]
  45aa9c:	bl	45b058 <ferror@plt+0x586e8>
  45aaa0:	ldr	w0, [sp, #1144]
  45aaa4:	cmp	w0, #0x0
  45aaa8:	b.eq	45aac4 <ferror@plt+0x58154>  // b.none
  45aaac:	add	x0, sp, #0x130
  45aab0:	ldr	x3, [sp, #112]
  45aab4:	ldr	x2, [sp, #120]
  45aab8:	mov	x1, x0
  45aabc:	ldr	x0, [sp, #152]
  45aac0:	bl	45b058 <ferror@plt+0x586e8>
  45aac4:	ldr	w0, [sp, #1176]
  45aac8:	cmp	w0, #0x0
  45aacc:	b.eq	45aae8 <ferror@plt+0x58178>  // b.none
  45aad0:	add	x0, sp, #0x160
  45aad4:	ldr	x3, [sp, #112]
  45aad8:	ldr	x2, [sp, #120]
  45aadc:	mov	x1, x0
  45aae0:	ldr	x0, [sp, #152]
  45aae4:	bl	45b058 <ferror@plt+0x586e8>
  45aae8:	ldr	w0, [sp, #1100]
  45aaec:	cmp	w0, #0x0
  45aaf0:	b.eq	45ab0c <ferror@plt+0x5819c>  // b.none
  45aaf4:	add	x0, sp, #0x118
  45aaf8:	ldr	x3, [sp, #112]
  45aafc:	ldr	x2, [sp, #120]
  45ab00:	mov	x1, x0
  45ab04:	ldr	x0, [sp, #152]
  45ab08:	bl	45b058 <ferror@plt+0x586e8>
  45ab0c:	ldr	x0, [sp, #1080]
  45ab10:	cmp	x0, #0x0
  45ab14:	b.eq	45ab34 <ferror@plt+0x581c4>  // b.none
  45ab18:	ldr	x0, [sp, #1080]
  45ab1c:	add	x0, x0, #0x18
  45ab20:	ldr	x3, [sp, #112]
  45ab24:	ldr	x2, [sp, #120]
  45ab28:	mov	x1, x0
  45ab2c:	ldr	x0, [sp, #152]
  45ab30:	bl	45b058 <ferror@plt+0x586e8>
  45ab34:	ldr	w0, [sp, #140]
  45ab38:	cmn	w0, #0x1
  45ab3c:	b.eq	45ab50 <ferror@plt+0x581e0>  // b.none
  45ab40:	ldr	x2, [sp, #112]
  45ab44:	ldr	x1, [sp, #120]
  45ab48:	ldr	w0, [sp, #140]
  45ab4c:	bl	4556f8 <ferror@plt+0x52d88>
  45ab50:	mov	w0, #0x0                   	// #0
  45ab54:	ldp	x29, x30, [sp, #80]
  45ab58:	add	sp, sp, #0x4c0
  45ab5c:	ret
  45ab60:	sub	sp, sp, #0x90
  45ab64:	stp	x29, x30, [sp, #48]
  45ab68:	add	x29, sp, #0x30
  45ab6c:	str	x0, [sp, #88]
  45ab70:	str	x1, [sp, #80]
  45ab74:	str	x2, [sp, #72]
  45ab78:	ldr	x0, [sp, #72]
  45ab7c:	str	x0, [sp, #120]
  45ab80:	ldr	x0, [sp, #88]
  45ab84:	ldr	x0, [x0, #8]
  45ab88:	cmp	x0, #0x0
  45ab8c:	b.eq	45aba4 <ferror@plt+0x58234>  // b.none
  45ab90:	ldr	x0, [sp, #88]
  45ab94:	ldr	x0, [x0, #8]
  45ab98:	ldrb	w0, [x0]
  45ab9c:	cmp	w0, #0x0
  45aba0:	b.ne	45abe4 <ferror@plt+0x58274>  // b.any
  45aba4:	ldr	x0, [sp, #120]
  45aba8:	ldr	w0, [x0, #56]
  45abac:	cmn	w0, #0x1
  45abb0:	b.ne	45abbc <ferror@plt+0x5824c>  // b.any
  45abb4:	mov	w0, #0x0                   	// #0
  45abb8:	b	45ad18 <ferror@plt+0x583a8>
  45abbc:	ldr	x0, [sp, #120]
  45abc0:	ldr	x0, [x0, #48]
  45abc4:	str	x0, [sp, #136]
  45abc8:	ldr	x0, [sp, #120]
  45abcc:	ldr	w0, [x0, #56]
  45abd0:	str	w0, [sp, #132]
  45abd4:	ldr	x0, [sp, #120]
  45abd8:	mov	w1, #0xffffffff            	// #-1
  45abdc:	str	w1, [x0, #56]
  45abe0:	b	45ac74 <ferror@plt+0x58304>
  45abe4:	ldr	x0, [sp, #120]
  45abe8:	ldr	w0, [x0, #56]
  45abec:	cmn	w0, #0x1
  45abf0:	b.eq	45ac24 <ferror@plt+0x582b4>  // b.none
  45abf4:	ldr	x0, [sp, #120]
  45abf8:	ldr	w3, [x0, #56]
  45abfc:	ldr	x0, [sp, #120]
  45ac00:	ldr	x1, [x0, #8]
  45ac04:	ldr	x0, [sp, #120]
  45ac08:	ldr	x0, [x0, #16]
  45ac0c:	mov	x2, x0
  45ac10:	mov	w0, w3
  45ac14:	bl	4556f8 <ferror@plt+0x52d88>
  45ac18:	ldr	x0, [sp, #120]
  45ac1c:	mov	w1, #0xffffffff            	// #-1
  45ac20:	str	w1, [x0, #56]
  45ac24:	ldr	x0, [sp, #88]
  45ac28:	ldr	x0, [x0, #8]
  45ac2c:	str	x0, [sp, #136]
  45ac30:	ldr	x0, [sp, #88]
  45ac34:	ldr	x4, [x0, #8]
  45ac38:	ldr	x0, [sp, #120]
  45ac3c:	ldr	x1, [x0, #8]
  45ac40:	ldr	x0, [sp, #120]
  45ac44:	ldr	x0, [x0, #16]
  45ac48:	add	x2, sp, #0x74
  45ac4c:	mov	x3, x2
  45ac50:	mov	x2, x0
  45ac54:	mov	x0, x4
  45ac58:	bl	455644 <ferror@plt+0x52cd4>
  45ac5c:	str	w0, [sp, #132]
  45ac60:	ldr	w0, [sp, #132]
  45ac64:	cmp	w0, #0x0
  45ac68:	b.ge	45ac74 <ferror@plt+0x58304>  // b.tcont
  45ac6c:	mov	w0, #0x0                   	// #0
  45ac70:	b	45ad18 <ferror@plt+0x583a8>
  45ac74:	ldr	x0, [sp, #120]
  45ac78:	ldr	x8, [x0]
  45ac7c:	ldr	x0, [sp, #88]
  45ac80:	ldr	x1, [x0]
  45ac84:	ldr	x0, [sp, #120]
  45ac88:	ldr	x2, [x0, #8]
  45ac8c:	ldr	x0, [sp, #120]
  45ac90:	ldr	x3, [x0, #16]
  45ac94:	ldr	x0, [sp, #120]
  45ac98:	ldr	x5, [x0, #32]
  45ac9c:	add	x4, sp, #0x68
  45aca0:	str	wzr, [sp, #40]
  45aca4:	str	xzr, [sp, #32]
  45aca8:	str	wzr, [sp, #24]
  45acac:	str	wzr, [sp, #16]
  45acb0:	str	xzr, [sp, #8]
  45acb4:	add	x0, sp, #0x64
  45acb8:	str	x0, [sp]
  45acbc:	mov	x7, x5
  45acc0:	mov	x6, x4
  45acc4:	mov	x5, x3
  45acc8:	mov	x4, x2
  45accc:	mov	x3, x1
  45acd0:	ldr	w2, [sp, #132]
  45acd4:	ldr	x1, [sp, #136]
  45acd8:	mov	x0, x8
  45acdc:	bl	459570 <ferror@plt+0x56c00>
  45ace0:	cmp	w0, #0x0
  45ace4:	b.eq	45ad14 <ferror@plt+0x583a4>  // b.none
  45ace8:	ldr	w0, [sp, #100]
  45acec:	cmp	w0, #0x0
  45acf0:	b.eq	45ad14 <ferror@plt+0x583a4>  // b.none
  45acf4:	ldr	x0, [sp, #120]
  45acf8:	ldr	x0, [x0, #40]
  45acfc:	mov	w1, #0x1                   	// #1
  45ad00:	str	w1, [x0]
  45ad04:	ldr	x0, [sp, #120]
  45ad08:	ldr	x0, [x0, #24]
  45ad0c:	ldr	x1, [sp, #104]
  45ad10:	str	x1, [x0]
  45ad14:	mov	w0, #0x0                   	// #0
  45ad18:	ldp	x29, x30, [sp, #48]
  45ad1c:	add	sp, sp, #0x90
  45ad20:	ret
  45ad24:	sub	sp, sp, #0xd0
  45ad28:	stp	x29, x30, [sp, #48]
  45ad2c:	add	x29, sp, #0x30
  45ad30:	str	x0, [sp, #104]
  45ad34:	str	x1, [sp, #96]
  45ad38:	str	w2, [sp, #92]
  45ad3c:	str	x3, [sp, #80]
  45ad40:	str	x4, [sp, #72]
  45ad44:	str	x5, [sp, #64]
  45ad48:	adrp	x0, 455000 <ferror@plt+0x52690>
  45ad4c:	add	x0, x0, #0x8b8
  45ad50:	str	x0, [sp, #184]
  45ad54:	add	x2, sp, #0xc8
  45ad58:	add	x1, sp, #0xb8
  45ad5c:	str	wzr, [sp, #40]
  45ad60:	str	xzr, [sp, #32]
  45ad64:	str	wzr, [sp, #24]
  45ad68:	mov	w0, #0x1                   	// #1
  45ad6c:	str	w0, [sp, #16]
  45ad70:	str	xzr, [sp, #8]
  45ad74:	add	x0, sp, #0xc4
  45ad78:	str	x0, [sp]
  45ad7c:	mov	x7, x2
  45ad80:	mov	x6, x1
  45ad84:	ldr	x5, [sp, #72]
  45ad88:	ldr	x4, [sp, #80]
  45ad8c:	mov	x3, #0x0                   	// #0
  45ad90:	ldr	w2, [sp, #92]
  45ad94:	ldr	x1, [sp, #96]
  45ad98:	ldr	x0, [sp, #104]
  45ad9c:	bl	459570 <ferror@plt+0x56c00>
  45ada0:	str	w0, [sp, #204]
  45ada4:	ldr	w0, [sp, #204]
  45ada8:	cmp	w0, #0x0
  45adac:	b.ne	45adb8 <ferror@plt+0x58448>  // b.any
  45adb0:	mov	w0, #0x0                   	// #0
  45adb4:	b	45af34 <ferror@plt+0x585c4>
  45adb8:	ldr	x0, [sp, #104]
  45adbc:	str	x0, [sp, #120]
  45adc0:	ldr	x0, [sp, #80]
  45adc4:	str	x0, [sp, #128]
  45adc8:	ldr	x0, [sp, #72]
  45adcc:	str	x0, [sp, #136]
  45add0:	add	x0, sp, #0xb8
  45add4:	str	x0, [sp, #144]
  45add8:	add	x0, sp, #0xc8
  45addc:	str	x0, [sp, #152]
  45ade0:	add	x0, sp, #0xc4
  45ade4:	str	x0, [sp, #160]
  45ade8:	ldr	x0, [sp, #96]
  45adec:	str	x0, [sp, #168]
  45adf0:	ldr	w0, [sp, #204]
  45adf4:	cmp	w0, #0x0
  45adf8:	b.ge	45ae04 <ferror@plt+0x58494>  // b.tcont
  45adfc:	ldr	w0, [sp, #92]
  45ae00:	b	45ae08 <ferror@plt+0x58498>
  45ae04:	mov	w0, #0xffffffff            	// #-1
  45ae08:	str	w0, [sp, #176]
  45ae0c:	add	x0, sp, #0x78
  45ae10:	mov	x1, x0
  45ae14:	adrp	x0, 45a000 <ferror@plt+0x57690>
  45ae18:	add	x0, x0, #0xb60
  45ae1c:	bl	402710 <dl_iterate_phdr@plt>
  45ae20:	ldr	x0, [sp, #104]
  45ae24:	ldr	w0, [x0, #8]
  45ae28:	cmp	w0, #0x0
  45ae2c:	b.ne	45ae74 <ferror@plt+0x58504>  // b.any
  45ae30:	ldr	w0, [sp, #200]
  45ae34:	cmp	w0, #0x0
  45ae38:	b.eq	45ae50 <ferror@plt+0x584e0>  // b.none
  45ae3c:	ldr	x0, [sp, #104]
  45ae40:	adrp	x1, 455000 <ferror@plt+0x52690>
  45ae44:	add	x1, x1, #0xe80
  45ae48:	str	x1, [x0, #40]
  45ae4c:	b	45aec0 <ferror@plt+0x58550>
  45ae50:	ldr	x0, [sp, #104]
  45ae54:	ldr	x0, [x0, #40]
  45ae58:	cmp	x0, #0x0
  45ae5c:	b.ne	45aec0 <ferror@plt+0x58550>  // b.any
  45ae60:	ldr	x0, [sp, #104]
  45ae64:	adrp	x1, 455000 <ferror@plt+0x52690>
  45ae68:	add	x1, x1, #0x8f8
  45ae6c:	str	x1, [x0, #40]
  45ae70:	b	45aec0 <ferror@plt+0x58550>
  45ae74:	ldr	w0, [sp, #200]
  45ae78:	cmp	w0, #0x0
  45ae7c:	b.eq	45ae98 <ferror@plt+0x58528>  // b.none
  45ae80:	ldr	x0, [sp, #104]
  45ae84:	add	x0, x0, #0x28
  45ae88:	adrp	x1, 455000 <ferror@plt+0x52690>
  45ae8c:	add	x1, x1, #0xe80
  45ae90:	stlr	x1, [x0]
  45ae94:	b	45aec0 <ferror@plt+0x58550>
  45ae98:	ldr	x0, [sp, #104]
  45ae9c:	add	x0, x0, #0x28
  45aea0:	adrp	x1, 455000 <ferror@plt+0x52690>
  45aea4:	add	x1, x1, #0x8f8
  45aea8:	ldxr	x2, [x0]
  45aeac:	cbnz	x2, 45aeb8 <ferror@plt+0x58548>
  45aeb0:	stlxr	w3, x1, [x0]
  45aeb4:	cbnz	w3, 45aea8 <ferror@plt+0x58538>
  45aeb8:	cmp	x2, #0x0
  45aebc:	dmb	ish
  45aec0:	ldr	x0, [sp, #104]
  45aec4:	ldr	w0, [x0, #8]
  45aec8:	cmp	w0, #0x0
  45aecc:	b.ne	45aee4 <ferror@plt+0x58574>  // b.any
  45aed0:	ldr	x0, [sp, #104]
  45aed4:	ldr	x1, [x0, #24]
  45aed8:	ldr	x0, [sp, #64]
  45aedc:	str	x1, [x0]
  45aee0:	b	45aefc <ferror@plt+0x5858c>
  45aee4:	ldr	x0, [sp, #104]
  45aee8:	add	x0, x0, #0x18
  45aeec:	ldar	x0, [x0]
  45aef0:	mov	x1, x0
  45aef4:	ldr	x0, [sp, #64]
  45aef8:	str	x1, [x0]
  45aefc:	ldr	x0, [sp, #64]
  45af00:	ldr	x0, [x0]
  45af04:	cmp	x0, #0x0
  45af08:	b.eq	45af24 <ferror@plt+0x585b4>  // b.none
  45af0c:	ldr	x0, [sp, #64]
  45af10:	ldr	x1, [x0]
  45af14:	adrp	x0, 455000 <ferror@plt+0x52690>
  45af18:	add	x0, x0, #0x8b8
  45af1c:	cmp	x1, x0
  45af20:	b.ne	45af30 <ferror@plt+0x585c0>  // b.any
  45af24:	ldr	x1, [sp, #184]
  45af28:	ldr	x0, [sp, #64]
  45af2c:	str	x1, [x0]
  45af30:	mov	w0, #0x1                   	// #1
  45af34:	ldp	x29, x30, [sp, #48]
  45af38:	add	sp, sp, #0xd0
  45af3c:	ret
  45af40:	stp	x29, x30, [sp, #-112]!
  45af44:	mov	x29, sp
  45af48:	str	x0, [sp, #72]
  45af4c:	str	w1, [sp, #68]
  45af50:	str	x2, [sp, #56]
  45af54:	str	x3, [sp, #48]
  45af58:	str	x4, [sp, #40]
  45af5c:	str	x5, [sp, #32]
  45af60:	str	x6, [sp, #24]
  45af64:	bl	4025b0 <getpagesize@plt>
  45af68:	sxtw	x0, w0
  45af6c:	str	x0, [sp, #104]
  45af70:	ldr	x0, [sp, #56]
  45af74:	ldr	x1, [sp, #104]
  45af78:	udiv	x2, x0, x1
  45af7c:	ldr	x1, [sp, #104]
  45af80:	mul	x1, x2, x1
  45af84:	sub	x0, x0, x1
  45af88:	str	w0, [sp, #100]
  45af8c:	ldr	w0, [sp, #100]
  45af90:	ldr	x1, [sp, #56]
  45af94:	sub	x0, x1, x0
  45af98:	str	x0, [sp, #88]
  45af9c:	ldr	w0, [sp, #100]
  45afa0:	ldr	x1, [sp, #48]
  45afa4:	add	x0, x1, x0
  45afa8:	str	x0, [sp, #48]
  45afac:	ldr	x1, [sp, #104]
  45afb0:	ldr	x0, [sp, #48]
  45afb4:	add	x0, x1, x0
  45afb8:	sub	x1, x0, #0x1
  45afbc:	ldr	x0, [sp, #104]
  45afc0:	neg	x0, x0
  45afc4:	and	x0, x1, x0
  45afc8:	str	x0, [sp, #48]
  45afcc:	ldr	x5, [sp, #88]
  45afd0:	ldr	w4, [sp, #68]
  45afd4:	mov	w3, #0x2                   	// #2
  45afd8:	mov	w2, #0x1                   	// #1
  45afdc:	ldr	x1, [sp, #48]
  45afe0:	mov	x0, #0x0                   	// #0
  45afe4:	bl	4026f0 <mmap@plt>
  45afe8:	str	x0, [sp, #80]
  45afec:	ldr	x0, [sp, #80]
  45aff0:	cmn	x0, #0x1
  45aff4:	b.ne	45b020 <ferror@plt+0x586b0>  // b.any
  45aff8:	bl	4028c0 <__errno_location@plt>
  45affc:	ldr	w0, [x0]
  45b000:	ldr	x3, [sp, #40]
  45b004:	mov	w2, w0
  45b008:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b00c:	add	x1, x0, #0xf68
  45b010:	ldr	x0, [sp, #32]
  45b014:	blr	x3
  45b018:	mov	w0, #0x0                   	// #0
  45b01c:	b	45b050 <ferror@plt+0x586e0>
  45b020:	ldr	w0, [sp, #100]
  45b024:	ldr	x1, [sp, #80]
  45b028:	add	x1, x1, x0
  45b02c:	ldr	x0, [sp, #24]
  45b030:	str	x1, [x0]
  45b034:	ldr	x0, [sp, #24]
  45b038:	ldr	x1, [sp, #80]
  45b03c:	str	x1, [x0, #8]
  45b040:	ldr	x0, [sp, #24]
  45b044:	ldr	x1, [sp, #48]
  45b048:	str	x1, [x0, #16]
  45b04c:	mov	w0, #0x1                   	// #1
  45b050:	ldp	x29, x30, [sp], #112
  45b054:	ret
  45b058:	stp	x29, x30, [sp, #-64]!
  45b05c:	mov	x29, sp
  45b060:	str	x0, [sp, #40]
  45b064:	str	x1, [sp, #32]
  45b068:	str	x2, [sp, #24]
  45b06c:	str	x3, [sp, #16]
  45b070:	ldr	x0, [sp, #32]
  45b074:	ldr	x0, [x0, #8]
  45b078:	str	x0, [sp, #56]
  45b07c:	ldr	x2, [sp, #56]
  45b080:	ldr	x0, [sp, #32]
  45b084:	ldr	x0, [x0, #16]
  45b088:	mov	x1, x0
  45b08c:	mov	x0, x2
  45b090:	bl	402790 <munmap@plt>
  45b094:	cmp	w0, #0x0
  45b098:	b.ge	45b0bc <ferror@plt+0x5874c>  // b.tcont
  45b09c:	bl	4028c0 <__errno_location@plt>
  45b0a0:	ldr	w0, [x0]
  45b0a4:	ldr	x3, [sp, #24]
  45b0a8:	mov	w2, w0
  45b0ac:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b0b0:	add	x1, x0, #0xf70
  45b0b4:	ldr	x0, [sp, #16]
  45b0b8:	blr	x3
  45b0bc:	nop
  45b0c0:	ldp	x29, x30, [sp], #64
  45b0c4:	ret
  45b0c8:	stp	x29, x30, [sp, #-48]!
  45b0cc:	mov	x29, sp
  45b0d0:	str	x0, [sp, #40]
  45b0d4:	str	x1, [sp, #32]
  45b0d8:	str	x2, [sp, #24]
  45b0dc:	str	x3, [sp, #16]
  45b0e0:	ldr	x0, [sp, #32]
  45b0e4:	ldr	x1, [x0, #16]
  45b0e8:	ldr	x0, [sp, #32]
  45b0ec:	ldr	x0, [x0, #8]
  45b0f0:	add	x1, x1, x0
  45b0f4:	ldr	x0, [sp, #32]
  45b0f8:	str	x1, [x0, #16]
  45b0fc:	ldr	x0, [sp, #32]
  45b100:	str	xzr, [x0, #8]
  45b104:	ldr	x3, [sp, #16]
  45b108:	ldr	x2, [sp, #24]
  45b10c:	ldr	x1, [sp, #32]
  45b110:	ldr	x0, [sp, #40]
  45b114:	bl	455160 <ferror@plt+0x527f0>
  45b118:	nop
  45b11c:	ldp	x29, x30, [sp], #48
  45b120:	ret
  45b124:	stp	x29, x30, [sp, #-240]!
  45b128:	mov	x29, sp
  45b12c:	str	x0, [sp, #24]
  45b130:	str	x1, [sp, #16]
  45b134:	ldr	x0, [sp, #24]
  45b138:	ldr	x2, [x0]
  45b13c:	ldr	x0, [sp, #24]
  45b140:	ldr	x1, [x0, #16]
  45b144:	ldr	x0, [sp, #24]
  45b148:	ldr	x0, [x0, #8]
  45b14c:	sub	x0, x1, x0
  45b150:	add	x6, sp, #0x28
  45b154:	mov	w5, w0
  45b158:	mov	x4, x2
  45b15c:	ldr	x3, [sp, #16]
  45b160:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b164:	add	x2, x0, #0xf78
  45b168:	mov	x1, #0xc8                  	// #200
  45b16c:	mov	x0, x6
  45b170:	bl	402420 <snprintf@plt>
  45b174:	ldr	x0, [sp, #24]
  45b178:	ldr	x3, [x0, #40]
  45b17c:	ldr	x0, [sp, #24]
  45b180:	ldr	x0, [x0, #48]
  45b184:	add	x1, sp, #0x28
  45b188:	mov	w2, #0x0                   	// #0
  45b18c:	blr	x3
  45b190:	nop
  45b194:	ldp	x29, x30, [sp], #240
  45b198:	ret
  45b19c:	stp	x29, x30, [sp, #-32]!
  45b1a0:	mov	x29, sp
  45b1a4:	str	x0, [sp, #24]
  45b1a8:	str	x1, [sp, #16]
  45b1ac:	ldr	x0, [sp, #24]
  45b1b0:	ldr	x0, [x0, #24]
  45b1b4:	ldr	x1, [sp, #16]
  45b1b8:	cmp	x1, x0
  45b1bc:	b.hi	45b1c8 <ferror@plt+0x58858>  // b.pmore
  45b1c0:	mov	w0, #0x1                   	// #1
  45b1c4:	b	45b1f8 <ferror@plt+0x58888>
  45b1c8:	ldr	x0, [sp, #24]
  45b1cc:	ldr	w0, [x0, #56]
  45b1d0:	cmp	w0, #0x0
  45b1d4:	b.ne	45b1f4 <ferror@plt+0x58884>  // b.any
  45b1d8:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b1dc:	add	x1, x0, #0xf88
  45b1e0:	ldr	x0, [sp, #24]
  45b1e4:	bl	45b124 <ferror@plt+0x587b4>
  45b1e8:	ldr	x0, [sp, #24]
  45b1ec:	mov	w1, #0x1                   	// #1
  45b1f0:	str	w1, [x0, #56]
  45b1f4:	mov	w0, #0x0                   	// #0
  45b1f8:	ldp	x29, x30, [sp], #32
  45b1fc:	ret
  45b200:	stp	x29, x30, [sp, #-32]!
  45b204:	mov	x29, sp
  45b208:	str	x0, [sp, #24]
  45b20c:	str	x1, [sp, #16]
  45b210:	ldr	x1, [sp, #16]
  45b214:	ldr	x0, [sp, #24]
  45b218:	bl	45b19c <ferror@plt+0x5882c>
  45b21c:	cmp	w0, #0x0
  45b220:	b.ne	45b22c <ferror@plt+0x588bc>  // b.any
  45b224:	mov	w0, #0x0                   	// #0
  45b228:	b	45b260 <ferror@plt+0x588f0>
  45b22c:	ldr	x0, [sp, #24]
  45b230:	ldr	x1, [x0, #16]
  45b234:	ldr	x0, [sp, #16]
  45b238:	add	x1, x1, x0
  45b23c:	ldr	x0, [sp, #24]
  45b240:	str	x1, [x0, #16]
  45b244:	ldr	x0, [sp, #24]
  45b248:	ldr	x1, [x0, #24]
  45b24c:	ldr	x0, [sp, #16]
  45b250:	sub	x1, x1, x0
  45b254:	ldr	x0, [sp, #24]
  45b258:	str	x1, [x0, #24]
  45b25c:	mov	w0, #0x1                   	// #1
  45b260:	ldp	x29, x30, [sp], #32
  45b264:	ret
  45b268:	stp	x29, x30, [sp, #-64]!
  45b26c:	mov	x29, sp
  45b270:	str	x0, [sp, #24]
  45b274:	ldr	x0, [sp, #24]
  45b278:	ldr	x0, [x0, #16]
  45b27c:	str	x0, [sp, #56]
  45b280:	ldr	x0, [sp, #24]
  45b284:	ldr	x0, [x0, #24]
  45b288:	mov	x1, x0
  45b28c:	ldr	x0, [sp, #56]
  45b290:	bl	402380 <strnlen@plt>
  45b294:	str	x0, [sp, #48]
  45b298:	ldr	x0, [sp, #48]
  45b29c:	add	x0, x0, #0x1
  45b2a0:	str	x0, [sp, #40]
  45b2a4:	ldr	x1, [sp, #40]
  45b2a8:	ldr	x0, [sp, #24]
  45b2ac:	bl	45b200 <ferror@plt+0x58890>
  45b2b0:	cmp	w0, #0x0
  45b2b4:	b.ne	45b2c0 <ferror@plt+0x58950>  // b.any
  45b2b8:	mov	x0, #0x0                   	// #0
  45b2bc:	b	45b2c4 <ferror@plt+0x58954>
  45b2c0:	ldr	x0, [sp, #56]
  45b2c4:	ldp	x29, x30, [sp], #64
  45b2c8:	ret
  45b2cc:	stp	x29, x30, [sp, #-48]!
  45b2d0:	mov	x29, sp
  45b2d4:	str	x0, [sp, #24]
  45b2d8:	ldr	x0, [sp, #24]
  45b2dc:	ldr	x0, [x0, #16]
  45b2e0:	str	x0, [sp, #40]
  45b2e4:	mov	x1, #0x1                   	// #1
  45b2e8:	ldr	x0, [sp, #24]
  45b2ec:	bl	45b200 <ferror@plt+0x58890>
  45b2f0:	cmp	w0, #0x0
  45b2f4:	b.ne	45b300 <ferror@plt+0x58990>  // b.any
  45b2f8:	mov	w0, #0x0                   	// #0
  45b2fc:	b	45b308 <ferror@plt+0x58998>
  45b300:	ldr	x0, [sp, #40]
  45b304:	ldrb	w0, [x0]
  45b308:	ldp	x29, x30, [sp], #48
  45b30c:	ret
  45b310:	stp	x29, x30, [sp, #-48]!
  45b314:	mov	x29, sp
  45b318:	str	x0, [sp, #24]
  45b31c:	ldr	x0, [sp, #24]
  45b320:	ldr	x0, [x0, #16]
  45b324:	str	x0, [sp, #40]
  45b328:	mov	x1, #0x1                   	// #1
  45b32c:	ldr	x0, [sp, #24]
  45b330:	bl	45b200 <ferror@plt+0x58890>
  45b334:	cmp	w0, #0x0
  45b338:	b.ne	45b344 <ferror@plt+0x589d4>  // b.any
  45b33c:	mov	w0, #0x0                   	// #0
  45b340:	b	45b360 <ferror@plt+0x589f0>
  45b344:	ldr	x0, [sp, #40]
  45b348:	ldrb	w0, [x0]
  45b34c:	eor	w0, w0, #0xffffff80
  45b350:	and	w0, w0, #0xff
  45b354:	sub	w0, w0, #0x80
  45b358:	and	w0, w0, #0xff
  45b35c:	sxtb	w0, w0
  45b360:	ldp	x29, x30, [sp], #48
  45b364:	ret
  45b368:	stp	x29, x30, [sp, #-48]!
  45b36c:	mov	x29, sp
  45b370:	str	x0, [sp, #24]
  45b374:	ldr	x0, [sp, #24]
  45b378:	ldr	x0, [x0, #16]
  45b37c:	str	x0, [sp, #40]
  45b380:	mov	x1, #0x2                   	// #2
  45b384:	ldr	x0, [sp, #24]
  45b388:	bl	45b200 <ferror@plt+0x58890>
  45b38c:	cmp	w0, #0x0
  45b390:	b.ne	45b39c <ferror@plt+0x58a2c>  // b.any
  45b394:	mov	w0, #0x0                   	// #0
  45b398:	b	45b408 <ferror@plt+0x58a98>
  45b39c:	ldr	x0, [sp, #24]
  45b3a0:	ldr	w0, [x0, #32]
  45b3a4:	cmp	w0, #0x0
  45b3a8:	b.eq	45b3dc <ferror@plt+0x58a6c>  // b.none
  45b3ac:	ldr	x0, [sp, #40]
  45b3b0:	ldrb	w0, [x0]
  45b3b4:	lsl	w0, w0, #8
  45b3b8:	sxth	w1, w0
  45b3bc:	ldr	x0, [sp, #40]
  45b3c0:	add	x0, x0, #0x1
  45b3c4:	ldrb	w0, [x0]
  45b3c8:	sxth	w0, w0
  45b3cc:	orr	w0, w1, w0
  45b3d0:	sxth	w0, w0
  45b3d4:	and	w0, w0, #0xffff
  45b3d8:	b	45b408 <ferror@plt+0x58a98>
  45b3dc:	ldr	x0, [sp, #40]
  45b3e0:	add	x0, x0, #0x1
  45b3e4:	ldrb	w0, [x0]
  45b3e8:	lsl	w0, w0, #8
  45b3ec:	sxth	w1, w0
  45b3f0:	ldr	x0, [sp, #40]
  45b3f4:	ldrb	w0, [x0]
  45b3f8:	sxth	w0, w0
  45b3fc:	orr	w0, w1, w0
  45b400:	sxth	w0, w0
  45b404:	and	w0, w0, #0xffff
  45b408:	ldp	x29, x30, [sp], #48
  45b40c:	ret
  45b410:	stp	x29, x30, [sp, #-48]!
  45b414:	mov	x29, sp
  45b418:	str	x0, [sp, #24]
  45b41c:	ldr	x0, [sp, #24]
  45b420:	ldr	x0, [x0, #16]
  45b424:	str	x0, [sp, #40]
  45b428:	mov	x1, #0x4                   	// #4
  45b42c:	ldr	x0, [sp, #24]
  45b430:	bl	45b200 <ferror@plt+0x58890>
  45b434:	cmp	w0, #0x0
  45b438:	b.ne	45b444 <ferror@plt+0x58ad4>  // b.any
  45b43c:	mov	w0, #0x0                   	// #0
  45b440:	b	45b4e0 <ferror@plt+0x58b70>
  45b444:	ldr	x0, [sp, #24]
  45b448:	ldr	w0, [x0, #32]
  45b44c:	cmp	w0, #0x0
  45b450:	b.eq	45b49c <ferror@plt+0x58b2c>  // b.none
  45b454:	ldr	x0, [sp, #40]
  45b458:	ldrb	w0, [x0]
  45b45c:	lsl	w1, w0, #24
  45b460:	ldr	x0, [sp, #40]
  45b464:	add	x0, x0, #0x1
  45b468:	ldrb	w0, [x0]
  45b46c:	lsl	w0, w0, #16
  45b470:	orr	w1, w1, w0
  45b474:	ldr	x0, [sp, #40]
  45b478:	add	x0, x0, #0x2
  45b47c:	ldrb	w0, [x0]
  45b480:	lsl	w0, w0, #8
  45b484:	orr	w0, w1, w0
  45b488:	ldr	x1, [sp, #40]
  45b48c:	add	x1, x1, #0x3
  45b490:	ldrb	w1, [x1]
  45b494:	orr	w0, w0, w1
  45b498:	b	45b4e0 <ferror@plt+0x58b70>
  45b49c:	ldr	x0, [sp, #40]
  45b4a0:	add	x0, x0, #0x3
  45b4a4:	ldrb	w0, [x0]
  45b4a8:	lsl	w1, w0, #24
  45b4ac:	ldr	x0, [sp, #40]
  45b4b0:	add	x0, x0, #0x2
  45b4b4:	ldrb	w0, [x0]
  45b4b8:	lsl	w0, w0, #16
  45b4bc:	orr	w1, w1, w0
  45b4c0:	ldr	x0, [sp, #40]
  45b4c4:	add	x0, x0, #0x1
  45b4c8:	ldrb	w0, [x0]
  45b4cc:	lsl	w0, w0, #8
  45b4d0:	orr	w0, w1, w0
  45b4d4:	ldr	x1, [sp, #40]
  45b4d8:	ldrb	w1, [x1]
  45b4dc:	orr	w0, w0, w1
  45b4e0:	ldp	x29, x30, [sp], #48
  45b4e4:	ret
  45b4e8:	stp	x29, x30, [sp, #-48]!
  45b4ec:	mov	x29, sp
  45b4f0:	str	x0, [sp, #24]
  45b4f4:	ldr	x0, [sp, #24]
  45b4f8:	ldr	x0, [x0, #16]
  45b4fc:	str	x0, [sp, #40]
  45b500:	mov	x1, #0x8                   	// #8
  45b504:	ldr	x0, [sp, #24]
  45b508:	bl	45b200 <ferror@plt+0x58890>
  45b50c:	cmp	w0, #0x0
  45b510:	b.ne	45b51c <ferror@plt+0x58bac>  // b.any
  45b514:	mov	x0, #0x0                   	// #0
  45b518:	b	45b698 <ferror@plt+0x58d28>
  45b51c:	ldr	x0, [sp, #24]
  45b520:	ldr	w0, [x0, #32]
  45b524:	cmp	w0, #0x0
  45b528:	b.eq	45b5e4 <ferror@plt+0x58c74>  // b.none
  45b52c:	ldr	x0, [sp, #40]
  45b530:	ldrb	w0, [x0]
  45b534:	and	x0, x0, #0xff
  45b538:	lsl	x1, x0, #56
  45b53c:	ldr	x0, [sp, #40]
  45b540:	add	x0, x0, #0x1
  45b544:	ldrb	w0, [x0]
  45b548:	and	x0, x0, #0xff
  45b54c:	lsl	x0, x0, #48
  45b550:	orr	x1, x1, x0
  45b554:	ldr	x0, [sp, #40]
  45b558:	add	x0, x0, #0x2
  45b55c:	ldrb	w0, [x0]
  45b560:	and	x0, x0, #0xff
  45b564:	lsl	x0, x0, #40
  45b568:	orr	x1, x1, x0
  45b56c:	ldr	x0, [sp, #40]
  45b570:	add	x0, x0, #0x3
  45b574:	ldrb	w0, [x0]
  45b578:	and	x0, x0, #0xff
  45b57c:	lsl	x0, x0, #32
  45b580:	orr	x1, x1, x0
  45b584:	ldr	x0, [sp, #40]
  45b588:	add	x0, x0, #0x4
  45b58c:	ldrb	w0, [x0]
  45b590:	and	x0, x0, #0xff
  45b594:	lsl	x0, x0, #24
  45b598:	orr	x1, x1, x0
  45b59c:	ldr	x0, [sp, #40]
  45b5a0:	add	x0, x0, #0x5
  45b5a4:	ldrb	w0, [x0]
  45b5a8:	and	x0, x0, #0xff
  45b5ac:	lsl	x0, x0, #16
  45b5b0:	orr	x1, x1, x0
  45b5b4:	ldr	x0, [sp, #40]
  45b5b8:	add	x0, x0, #0x6
  45b5bc:	ldrb	w0, [x0]
  45b5c0:	and	x0, x0, #0xff
  45b5c4:	lsl	x0, x0, #8
  45b5c8:	orr	x1, x1, x0
  45b5cc:	ldr	x0, [sp, #40]
  45b5d0:	add	x0, x0, #0x7
  45b5d4:	ldrb	w0, [x0]
  45b5d8:	and	x0, x0, #0xff
  45b5dc:	orr	x0, x1, x0
  45b5e0:	b	45b698 <ferror@plt+0x58d28>
  45b5e4:	ldr	x0, [sp, #40]
  45b5e8:	add	x0, x0, #0x7
  45b5ec:	ldrb	w0, [x0]
  45b5f0:	and	x0, x0, #0xff
  45b5f4:	lsl	x1, x0, #56
  45b5f8:	ldr	x0, [sp, #40]
  45b5fc:	add	x0, x0, #0x6
  45b600:	ldrb	w0, [x0]
  45b604:	and	x0, x0, #0xff
  45b608:	lsl	x0, x0, #48
  45b60c:	orr	x1, x1, x0
  45b610:	ldr	x0, [sp, #40]
  45b614:	add	x0, x0, #0x5
  45b618:	ldrb	w0, [x0]
  45b61c:	and	x0, x0, #0xff
  45b620:	lsl	x0, x0, #40
  45b624:	orr	x1, x1, x0
  45b628:	ldr	x0, [sp, #40]
  45b62c:	add	x0, x0, #0x4
  45b630:	ldrb	w0, [x0]
  45b634:	and	x0, x0, #0xff
  45b638:	lsl	x0, x0, #32
  45b63c:	orr	x1, x1, x0
  45b640:	ldr	x0, [sp, #40]
  45b644:	add	x0, x0, #0x3
  45b648:	ldrb	w0, [x0]
  45b64c:	and	x0, x0, #0xff
  45b650:	lsl	x0, x0, #24
  45b654:	orr	x1, x1, x0
  45b658:	ldr	x0, [sp, #40]
  45b65c:	add	x0, x0, #0x2
  45b660:	ldrb	w0, [x0]
  45b664:	and	x0, x0, #0xff
  45b668:	lsl	x0, x0, #16
  45b66c:	orr	x1, x1, x0
  45b670:	ldr	x0, [sp, #40]
  45b674:	add	x0, x0, #0x1
  45b678:	ldrb	w0, [x0]
  45b67c:	and	x0, x0, #0xff
  45b680:	lsl	x0, x0, #8
  45b684:	orr	x1, x1, x0
  45b688:	ldr	x0, [sp, #40]
  45b68c:	ldrb	w0, [x0]
  45b690:	and	x0, x0, #0xff
  45b694:	orr	x0, x1, x0
  45b698:	ldp	x29, x30, [sp], #48
  45b69c:	ret
  45b6a0:	stp	x29, x30, [sp, #-32]!
  45b6a4:	mov	x29, sp
  45b6a8:	str	x0, [sp, #24]
  45b6ac:	str	w1, [sp, #20]
  45b6b0:	ldr	w0, [sp, #20]
  45b6b4:	cmp	w0, #0x0
  45b6b8:	b.eq	45b6c8 <ferror@plt+0x58d58>  // b.none
  45b6bc:	ldr	x0, [sp, #24]
  45b6c0:	bl	45b4e8 <ferror@plt+0x58b78>
  45b6c4:	b	45b6d4 <ferror@plt+0x58d64>
  45b6c8:	ldr	x0, [sp, #24]
  45b6cc:	bl	45b410 <ferror@plt+0x58aa0>
  45b6d0:	mov	w0, w0
  45b6d4:	ldp	x29, x30, [sp], #32
  45b6d8:	ret
  45b6dc:	stp	x29, x30, [sp, #-32]!
  45b6e0:	mov	x29, sp
  45b6e4:	str	x0, [sp, #24]
  45b6e8:	str	w1, [sp, #20]
  45b6ec:	ldr	w0, [sp, #20]
  45b6f0:	cmp	w0, #0x8
  45b6f4:	b.eq	45b770 <ferror@plt+0x58e00>  // b.none
  45b6f8:	ldr	w0, [sp, #20]
  45b6fc:	cmp	w0, #0x8
  45b700:	b.gt	45b77c <ferror@plt+0x58e0c>
  45b704:	ldr	w0, [sp, #20]
  45b708:	cmp	w0, #0x4
  45b70c:	b.eq	45b760 <ferror@plt+0x58df0>  // b.none
  45b710:	ldr	w0, [sp, #20]
  45b714:	cmp	w0, #0x4
  45b718:	b.gt	45b77c <ferror@plt+0x58e0c>
  45b71c:	ldr	w0, [sp, #20]
  45b720:	cmp	w0, #0x1
  45b724:	b.eq	45b738 <ferror@plt+0x58dc8>  // b.none
  45b728:	ldr	w0, [sp, #20]
  45b72c:	cmp	w0, #0x2
  45b730:	b.eq	45b74c <ferror@plt+0x58ddc>  // b.none
  45b734:	b	45b77c <ferror@plt+0x58e0c>
  45b738:	ldr	x0, [sp, #24]
  45b73c:	bl	45b2cc <ferror@plt+0x5895c>
  45b740:	and	w0, w0, #0xff
  45b744:	and	x0, x0, #0xff
  45b748:	b	45b790 <ferror@plt+0x58e20>
  45b74c:	ldr	x0, [sp, #24]
  45b750:	bl	45b368 <ferror@plt+0x589f8>
  45b754:	and	w0, w0, #0xffff
  45b758:	and	x0, x0, #0xffff
  45b75c:	b	45b790 <ferror@plt+0x58e20>
  45b760:	ldr	x0, [sp, #24]
  45b764:	bl	45b410 <ferror@plt+0x58aa0>
  45b768:	mov	w0, w0
  45b76c:	b	45b790 <ferror@plt+0x58e20>
  45b770:	ldr	x0, [sp, #24]
  45b774:	bl	45b4e8 <ferror@plt+0x58b78>
  45b778:	b	45b790 <ferror@plt+0x58e20>
  45b77c:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b780:	add	x1, x0, #0xf98
  45b784:	ldr	x0, [sp, #24]
  45b788:	bl	45b124 <ferror@plt+0x587b4>
  45b78c:	mov	x0, #0x0                   	// #0
  45b790:	ldp	x29, x30, [sp], #32
  45b794:	ret
  45b798:	sub	sp, sp, #0x10
  45b79c:	str	x0, [sp, #8]
  45b7a0:	str	w1, [sp, #4]
  45b7a4:	ldr	w0, [sp, #4]
  45b7a8:	cmp	w0, #0x8
  45b7ac:	b.eq	45b834 <ferror@plt+0x58ec4>  // b.none
  45b7b0:	ldr	w0, [sp, #4]
  45b7b4:	cmp	w0, #0x8
  45b7b8:	b.gt	45b848 <ferror@plt+0x58ed8>
  45b7bc:	ldr	w0, [sp, #4]
  45b7c0:	cmp	w0, #0x4
  45b7c4:	b.eq	45b81c <ferror@plt+0x58eac>  // b.none
  45b7c8:	ldr	w0, [sp, #4]
  45b7cc:	cmp	w0, #0x4
  45b7d0:	b.gt	45b848 <ferror@plt+0x58ed8>
  45b7d4:	ldr	w0, [sp, #4]
  45b7d8:	cmp	w0, #0x1
  45b7dc:	b.eq	45b7f0 <ferror@plt+0x58e80>  // b.none
  45b7e0:	ldr	w0, [sp, #4]
  45b7e4:	cmp	w0, #0x2
  45b7e8:	b.eq	45b804 <ferror@plt+0x58e94>  // b.none
  45b7ec:	b	45b848 <ferror@plt+0x58ed8>
  45b7f0:	ldr	x0, [sp, #8]
  45b7f4:	cmp	x0, #0xff
  45b7f8:	cset	w0, eq  // eq = none
  45b7fc:	and	w0, w0, #0xff
  45b800:	b	45b84c <ferror@plt+0x58edc>
  45b804:	ldr	x1, [sp, #8]
  45b808:	mov	x0, #0xffff                	// #65535
  45b80c:	cmp	x1, x0
  45b810:	cset	w0, eq  // eq = none
  45b814:	and	w0, w0, #0xff
  45b818:	b	45b84c <ferror@plt+0x58edc>
  45b81c:	ldr	x1, [sp, #8]
  45b820:	mov	x0, #0xffffffff            	// #4294967295
  45b824:	cmp	x1, x0
  45b828:	cset	w0, eq  // eq = none
  45b82c:	and	w0, w0, #0xff
  45b830:	b	45b84c <ferror@plt+0x58edc>
  45b834:	ldr	x0, [sp, #8]
  45b838:	cmn	x0, #0x1
  45b83c:	cset	w0, eq  // eq = none
  45b840:	and	w0, w0, #0xff
  45b844:	b	45b84c <ferror@plt+0x58edc>
  45b848:	mov	w0, #0x0                   	// #0
  45b84c:	add	sp, sp, #0x10
  45b850:	ret
  45b854:	stp	x29, x30, [sp, #-64]!
  45b858:	mov	x29, sp
  45b85c:	str	x0, [sp, #24]
  45b860:	str	xzr, [sp, #56]
  45b864:	str	wzr, [sp, #52]
  45b868:	str	wzr, [sp, #48]
  45b86c:	ldr	x0, [sp, #24]
  45b870:	ldr	x0, [x0, #16]
  45b874:	str	x0, [sp, #40]
  45b878:	mov	x1, #0x1                   	// #1
  45b87c:	ldr	x0, [sp, #24]
  45b880:	bl	45b200 <ferror@plt+0x58890>
  45b884:	cmp	w0, #0x0
  45b888:	b.ne	45b894 <ferror@plt+0x58f24>  // b.any
  45b88c:	mov	x0, #0x0                   	// #0
  45b890:	b	45b90c <ferror@plt+0x58f9c>
  45b894:	ldr	x0, [sp, #40]
  45b898:	ldrb	w0, [x0]
  45b89c:	strb	w0, [sp, #39]
  45b8a0:	ldr	w0, [sp, #52]
  45b8a4:	cmp	w0, #0x3f
  45b8a8:	b.hi	45b8cc <ferror@plt+0x58f5c>  // b.pmore
  45b8ac:	ldrb	w0, [sp, #39]
  45b8b0:	and	x1, x0, #0x7f
  45b8b4:	ldr	w0, [sp, #52]
  45b8b8:	lsl	x0, x1, x0
  45b8bc:	ldr	x1, [sp, #56]
  45b8c0:	orr	x0, x1, x0
  45b8c4:	str	x0, [sp, #56]
  45b8c8:	b	45b8f0 <ferror@plt+0x58f80>
  45b8cc:	ldr	w0, [sp, #48]
  45b8d0:	cmp	w0, #0x0
  45b8d4:	b.ne	45b8f0 <ferror@plt+0x58f80>  // b.any
  45b8d8:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b8dc:	add	x1, x0, #0xfb8
  45b8e0:	ldr	x0, [sp, #24]
  45b8e4:	bl	45b124 <ferror@plt+0x587b4>
  45b8e8:	mov	w0, #0x1                   	// #1
  45b8ec:	str	w0, [sp, #48]
  45b8f0:	ldr	w0, [sp, #52]
  45b8f4:	add	w0, w0, #0x7
  45b8f8:	str	w0, [sp, #52]
  45b8fc:	ldrsb	w0, [sp, #39]
  45b900:	cmp	w0, #0x0
  45b904:	b.lt	45b86c <ferror@plt+0x58efc>  // b.tstop
  45b908:	ldr	x0, [sp, #56]
  45b90c:	ldp	x29, x30, [sp], #64
  45b910:	ret
  45b914:	stp	x29, x30, [sp, #-64]!
  45b918:	mov	x29, sp
  45b91c:	str	x0, [sp, #24]
  45b920:	str	xzr, [sp, #56]
  45b924:	str	wzr, [sp, #52]
  45b928:	str	wzr, [sp, #48]
  45b92c:	ldr	x0, [sp, #24]
  45b930:	ldr	x0, [x0, #16]
  45b934:	str	x0, [sp, #40]
  45b938:	mov	x1, #0x1                   	// #1
  45b93c:	ldr	x0, [sp, #24]
  45b940:	bl	45b200 <ferror@plt+0x58890>
  45b944:	cmp	w0, #0x0
  45b948:	b.ne	45b954 <ferror@plt+0x58fe4>  // b.any
  45b94c:	mov	x0, #0x0                   	// #0
  45b950:	b	45ba00 <ferror@plt+0x59090>
  45b954:	ldr	x0, [sp, #40]
  45b958:	ldrb	w0, [x0]
  45b95c:	strb	w0, [sp, #39]
  45b960:	ldr	w0, [sp, #52]
  45b964:	cmp	w0, #0x3f
  45b968:	b.hi	45b98c <ferror@plt+0x5901c>  // b.pmore
  45b96c:	ldrb	w0, [sp, #39]
  45b970:	and	x1, x0, #0x7f
  45b974:	ldr	w0, [sp, #52]
  45b978:	lsl	x0, x1, x0
  45b97c:	ldr	x1, [sp, #56]
  45b980:	orr	x0, x1, x0
  45b984:	str	x0, [sp, #56]
  45b988:	b	45b9b0 <ferror@plt+0x59040>
  45b98c:	ldr	w0, [sp, #48]
  45b990:	cmp	w0, #0x0
  45b994:	b.ne	45b9b0 <ferror@plt+0x59040>  // b.any
  45b998:	adrp	x0, 48f000 <_obstack_memory_used@@Base+0x1fa9c>
  45b99c:	add	x1, x0, #0xfd8
  45b9a0:	ldr	x0, [sp, #24]
  45b9a4:	bl	45b124 <ferror@plt+0x587b4>
  45b9a8:	mov	w0, #0x1                   	// #1
  45b9ac:	str	w0, [sp, #48]
  45b9b0:	ldr	w0, [sp, #52]
  45b9b4:	add	w0, w0, #0x7
  45b9b8:	str	w0, [sp, #52]
  45b9bc:	ldrsb	w0, [sp, #39]
  45b9c0:	cmp	w0, #0x0
  45b9c4:	b.lt	45b92c <ferror@plt+0x58fbc>  // b.tstop
  45b9c8:	ldrb	w0, [sp, #39]
  45b9cc:	and	w0, w0, #0x40
  45b9d0:	cmp	w0, #0x0
  45b9d4:	b.eq	45b9fc <ferror@plt+0x5908c>  // b.none
  45b9d8:	ldr	w0, [sp, #52]
  45b9dc:	cmp	w0, #0x3f
  45b9e0:	b.hi	45b9fc <ferror@plt+0x5908c>  // b.pmore
  45b9e4:	ldr	w0, [sp, #52]
  45b9e8:	mov	x1, #0xffffffffffffffff    	// #-1
  45b9ec:	lsl	x0, x1, x0
  45b9f0:	ldr	x1, [sp, #56]
  45b9f4:	orr	x0, x1, x0
  45b9f8:	str	x0, [sp, #56]
  45b9fc:	ldr	x0, [sp, #56]
  45ba00:	ldp	x29, x30, [sp], #64
  45ba04:	ret
  45ba08:	sub	sp, sp, #0x20
  45ba0c:	str	x0, [sp, #8]
  45ba10:	mov	x0, #0x1                   	// #1
  45ba14:	str	x0, [sp, #24]
  45ba18:	b	45ba34 <ferror@plt+0x590c4>
  45ba1c:	ldr	x0, [sp, #8]
  45ba20:	add	x0, x0, #0x1
  45ba24:	str	x0, [sp, #8]
  45ba28:	ldr	x0, [sp, #24]
  45ba2c:	add	x0, x0, #0x1
  45ba30:	str	x0, [sp, #24]
  45ba34:	ldr	x0, [sp, #8]
  45ba38:	ldrb	w0, [x0]
  45ba3c:	sxtb	w0, w0
  45ba40:	cmp	w0, #0x0
  45ba44:	b.lt	45ba1c <ferror@plt+0x590ac>  // b.tstop
  45ba48:	ldr	x0, [sp, #24]
  45ba4c:	add	sp, sp, #0x20
  45ba50:	ret
  45ba54:	stp	x29, x30, [sp, #-48]!
  45ba58:	mov	x29, sp
  45ba5c:	str	x0, [sp, #24]
  45ba60:	str	x1, [sp, #16]
  45ba64:	ldr	x0, [sp, #24]
  45ba68:	bl	45b410 <ferror@plt+0x58aa0>
  45ba6c:	mov	w0, w0
  45ba70:	str	x0, [sp, #40]
  45ba74:	ldr	x1, [sp, #40]
  45ba78:	mov	x0, #0xffffffff            	// #4294967295
  45ba7c:	cmp	x1, x0
  45ba80:	b.ne	45baa0 <ferror@plt+0x59130>  // b.any
  45ba84:	ldr	x0, [sp, #24]
  45ba88:	bl	45b4e8 <ferror@plt+0x58b78>
  45ba8c:	str	x0, [sp, #40]
  45ba90:	ldr	x0, [sp, #16]
  45ba94:	mov	w1, #0x1                   	// #1
  45ba98:	str	w1, [x0]
  45ba9c:	b	45baa8 <ferror@plt+0x59138>
  45baa0:	ldr	x0, [sp, #16]
  45baa4:	str	wzr, [x0]
  45baa8:	ldr	x0, [sp, #40]
  45baac:	ldp	x29, x30, [sp], #48
  45bab0:	ret
  45bab4:	stp	x29, x30, [sp, #-64]!
  45bab8:	mov	x29, sp
  45babc:	str	x0, [sp, #40]
  45bac0:	str	x1, [sp, #32]
  45bac4:	str	x2, [sp, #24]
  45bac8:	str	x3, [sp, #16]
  45bacc:	str	xzr, [sp, #56]
  45bad0:	b	45bb2c <ferror@plt+0x591bc>
  45bad4:	ldr	x0, [sp, #32]
  45bad8:	ldr	x1, [x0, #8]
  45badc:	ldr	x0, [sp, #56]
  45bae0:	lsl	x0, x0, #5
  45bae4:	add	x0, x1, x0
  45bae8:	ldr	x5, [x0, #24]
  45baec:	ldr	x0, [sp, #32]
  45baf0:	ldr	x1, [x0, #8]
  45baf4:	ldr	x0, [sp, #56]
  45baf8:	lsl	x0, x0, #5
  45bafc:	add	x0, x1, x0
  45bb00:	ldr	x0, [x0, #16]
  45bb04:	lsl	x0, x0, #3
  45bb08:	ldr	x4, [sp, #16]
  45bb0c:	ldr	x3, [sp, #24]
  45bb10:	mov	x2, x0
  45bb14:	mov	x1, x5
  45bb18:	ldr	x0, [sp, #40]
  45bb1c:	bl	454e2c <ferror@plt+0x524bc>
  45bb20:	ldr	x0, [sp, #56]
  45bb24:	add	x0, x0, #0x1
  45bb28:	str	x0, [sp, #56]
  45bb2c:	ldr	x0, [sp, #32]
  45bb30:	ldr	x0, [x0]
  45bb34:	ldr	x1, [sp, #56]
  45bb38:	cmp	x1, x0
  45bb3c:	b.cc	45bad4 <ferror@plt+0x59164>  // b.lo, b.ul, b.last
  45bb40:	ldr	x0, [sp, #32]
  45bb44:	ldr	x1, [x0, #8]
  45bb48:	ldr	x0, [sp, #32]
  45bb4c:	ldr	x0, [x0]
  45bb50:	lsl	x0, x0, #5
  45bb54:	ldr	x4, [sp, #16]
  45bb58:	ldr	x3, [sp, #24]
  45bb5c:	mov	x2, x0
  45bb60:	ldr	x0, [sp, #40]
  45bb64:	bl	454e2c <ferror@plt+0x524bc>
  45bb68:	ldr	x0, [sp, #32]
  45bb6c:	str	xzr, [x0]
  45bb70:	ldr	x0, [sp, #32]
  45bb74:	str	xzr, [x0, #8]
  45bb78:	nop
  45bb7c:	ldp	x29, x30, [sp], #64
  45bb80:	ret
  45bb84:	sub	sp, sp, #0x70
  45bb88:	stp	x29, x30, [sp, #16]
  45bb8c:	add	x29, sp, #0x10
  45bb90:	str	w0, [sp, #76]
  45bb94:	str	x1, [sp, #64]
  45bb98:	str	w2, [sp, #72]
  45bb9c:	str	w3, [sp, #60]
  45bba0:	str	w4, [sp, #56]
  45bba4:	str	x5, [sp, #48]
  45bba8:	str	x6, [sp, #40]
  45bbac:	str	x7, [sp, #32]
  45bbb0:	mov	x2, #0x10                  	// #16
  45bbb4:	mov	w1, #0x0                   	// #0
  45bbb8:	ldr	x0, [sp, #112]
  45bbbc:	bl	402530 <memset@plt>
  45bbc0:	ldr	w1, [sp, #76]
  45bbc4:	mov	w0, #0x1f21                	// #7969
  45bbc8:	cmp	w1, w0
  45bbcc:	b.eq	45c198 <ferror@plt+0x59828>  // b.none
  45bbd0:	ldr	w1, [sp, #76]
  45bbd4:	mov	w0, #0x1f21                	// #7969
  45bbd8:	cmp	w1, w0
  45bbdc:	b.hi	45c21c <ferror@plt+0x598ac>  // b.pmore
  45bbe0:	ldr	w1, [sp, #76]
  45bbe4:	mov	w0, #0x1f20                	// #7968
  45bbe8:	cmp	w1, w0
  45bbec:	b.eq	45c150 <ferror@plt+0x597e0>  // b.none
  45bbf0:	ldr	w1, [sp, #76]
  45bbf4:	mov	w0, #0x1f20                	// #7968
  45bbf8:	cmp	w1, w0
  45bbfc:	b.hi	45c21c <ferror@plt+0x598ac>  // b.pmore
  45bc00:	ldr	w1, [sp, #76]
  45bc04:	mov	w0, #0x1f02                	// #7938
  45bc08:	cmp	w1, w0
  45bc0c:	b.eq	45c128 <ferror@plt+0x597b8>  // b.none
  45bc10:	ldr	w1, [sp, #76]
  45bc14:	mov	w0, #0x1f02                	// #7938
  45bc18:	cmp	w1, w0
  45bc1c:	b.hi	45c21c <ferror@plt+0x598ac>  // b.pmore
  45bc20:	ldr	w0, [sp, #76]
  45bc24:	cmp	w0, #0x20
  45bc28:	b.hi	45bc60 <ferror@plt+0x592f0>  // b.pmore
  45bc2c:	ldr	w0, [sp, #76]
  45bc30:	cmp	w0, #0x0
  45bc34:	b.eq	45c21c <ferror@plt+0x598ac>  // b.none
  45bc38:	ldr	w0, [sp, #76]
  45bc3c:	sub	w0, w0, #0x1
  45bc40:	cmp	w0, #0x1f
  45bc44:	b.hi	45c21c <ferror@plt+0x598ac>  // b.pmore
  45bc48:	adrp	x1, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45bc4c:	add	x1, x1, #0x60
  45bc50:	ldr	w0, [x1, w0, uxtw #2]
  45bc54:	adr	x1, 45bc60 <ferror@plt+0x592f0>
  45bc58:	add	x0, x1, w0, sxtw #2
  45bc5c:	br	x0
  45bc60:	ldr	w1, [sp, #76]
  45bc64:	mov	w0, #0x1f01                	// #7937
  45bc68:	cmp	w1, w0
  45bc6c:	b.eq	45c100 <ferror@plt+0x59790>  // b.none
  45bc70:	b	45c21c <ferror@plt+0x598ac>
  45bc74:	ldr	x0, [sp, #112]
  45bc78:	mov	w1, #0x1                   	// #1
  45bc7c:	str	w1, [x0]
  45bc80:	ldr	w1, [sp, #56]
  45bc84:	ldr	x0, [sp, #64]
  45bc88:	bl	45b6dc <ferror@plt+0x58d6c>
  45bc8c:	mov	x1, x0
  45bc90:	ldr	x0, [sp, #112]
  45bc94:	str	x1, [x0, #8]
  45bc98:	mov	w0, #0x1                   	// #1
  45bc9c:	b	45c230 <ferror@plt+0x598c0>
  45bca0:	ldr	x0, [sp, #112]
  45bca4:	mov	w1, #0xa                   	// #10
  45bca8:	str	w1, [x0]
  45bcac:	ldr	x0, [sp, #64]
  45bcb0:	bl	45b368 <ferror@plt+0x589f8>
  45bcb4:	and	w0, w0, #0xffff
  45bcb8:	and	x0, x0, #0xffff
  45bcbc:	mov	x1, x0
  45bcc0:	ldr	x0, [sp, #64]
  45bcc4:	bl	45b200 <ferror@plt+0x58890>
  45bcc8:	b	45c230 <ferror@plt+0x598c0>
  45bccc:	ldr	x0, [sp, #112]
  45bcd0:	mov	w1, #0xa                   	// #10
  45bcd4:	str	w1, [x0]
  45bcd8:	ldr	x0, [sp, #64]
  45bcdc:	bl	45b410 <ferror@plt+0x58aa0>
  45bce0:	mov	w0, w0
  45bce4:	mov	x1, x0
  45bce8:	ldr	x0, [sp, #64]
  45bcec:	bl	45b200 <ferror@plt+0x58890>
  45bcf0:	b	45c230 <ferror@plt+0x598c0>
  45bcf4:	ldr	x0, [sp, #112]
  45bcf8:	mov	w1, #0x2                   	// #2
  45bcfc:	str	w1, [x0]
  45bd00:	ldr	x0, [sp, #64]
  45bd04:	bl	45b368 <ferror@plt+0x589f8>
  45bd08:	and	w0, w0, #0xffff
  45bd0c:	and	x1, x0, #0xffff
  45bd10:	ldr	x0, [sp, #112]
  45bd14:	str	x1, [x0, #8]
  45bd18:	mov	w0, #0x1                   	// #1
  45bd1c:	b	45c230 <ferror@plt+0x598c0>
  45bd20:	ldr	x0, [sp, #112]
  45bd24:	mov	w1, #0x2                   	// #2
  45bd28:	str	w1, [x0]
  45bd2c:	ldr	x0, [sp, #64]
  45bd30:	bl	45b410 <ferror@plt+0x58aa0>
  45bd34:	mov	w1, w0
  45bd38:	ldr	x0, [sp, #112]
  45bd3c:	str	x1, [x0, #8]
  45bd40:	mov	w0, #0x1                   	// #1
  45bd44:	b	45c230 <ferror@plt+0x598c0>
  45bd48:	ldr	x0, [sp, #112]
  45bd4c:	mov	w1, #0x2                   	// #2
  45bd50:	str	w1, [x0]
  45bd54:	ldr	x0, [sp, #64]
  45bd58:	bl	45b4e8 <ferror@plt+0x58b78>
  45bd5c:	mov	x1, x0
  45bd60:	ldr	x0, [sp, #112]
  45bd64:	str	x1, [x0, #8]
  45bd68:	mov	w0, #0x1                   	// #1
  45bd6c:	b	45c230 <ferror@plt+0x598c0>
  45bd70:	ldr	x0, [sp, #112]
  45bd74:	mov	w1, #0x4                   	// #4
  45bd78:	str	w1, [x0]
  45bd7c:	ldr	x0, [sp, #64]
  45bd80:	bl	45b268 <ferror@plt+0x588f8>
  45bd84:	mov	x1, x0
  45bd88:	ldr	x0, [sp, #112]
  45bd8c:	str	x1, [x0, #8]
  45bd90:	ldr	x0, [sp, #112]
  45bd94:	ldr	x0, [x0, #8]
  45bd98:	cmp	x0, #0x0
  45bd9c:	cset	w0, ne  // ne = any
  45bda0:	and	w0, w0, #0xff
  45bda4:	b	45c230 <ferror@plt+0x598c0>
  45bda8:	ldr	x0, [sp, #112]
  45bdac:	mov	w1, #0xa                   	// #10
  45bdb0:	str	w1, [x0]
  45bdb4:	ldr	x0, [sp, #64]
  45bdb8:	bl	45b854 <ferror@plt+0x58ee4>
  45bdbc:	mov	x1, x0
  45bdc0:	ldr	x0, [sp, #64]
  45bdc4:	bl	45b200 <ferror@plt+0x58890>
  45bdc8:	b	45c230 <ferror@plt+0x598c0>
  45bdcc:	ldr	x0, [sp, #112]
  45bdd0:	mov	w1, #0xa                   	// #10
  45bdd4:	str	w1, [x0]
  45bdd8:	ldr	x0, [sp, #64]
  45bddc:	bl	45b2cc <ferror@plt+0x5895c>
  45bde0:	and	w0, w0, #0xff
  45bde4:	and	x0, x0, #0xff
  45bde8:	mov	x1, x0
  45bdec:	ldr	x0, [sp, #64]
  45bdf0:	bl	45b200 <ferror@plt+0x58890>
  45bdf4:	b	45c230 <ferror@plt+0x598c0>
  45bdf8:	ldr	x0, [sp, #112]
  45bdfc:	mov	w1, #0x2                   	// #2
  45be00:	str	w1, [x0]
  45be04:	ldr	x0, [sp, #64]
  45be08:	bl	45b2cc <ferror@plt+0x5895c>
  45be0c:	and	w0, w0, #0xff
  45be10:	and	x1, x0, #0xff
  45be14:	ldr	x0, [sp, #112]
  45be18:	str	x1, [x0, #8]
  45be1c:	mov	w0, #0x1                   	// #1
  45be20:	b	45c230 <ferror@plt+0x598c0>
  45be24:	ldr	x0, [sp, #112]
  45be28:	mov	w1, #0x2                   	// #2
  45be2c:	str	w1, [x0]
  45be30:	ldr	x0, [sp, #64]
  45be34:	bl	45b2cc <ferror@plt+0x5895c>
  45be38:	and	w0, w0, #0xff
  45be3c:	and	x1, x0, #0xff
  45be40:	ldr	x0, [sp, #112]
  45be44:	str	x1, [x0, #8]
  45be48:	mov	w0, #0x1                   	// #1
  45be4c:	b	45c230 <ferror@plt+0x598c0>
  45be50:	ldr	x0, [sp, #112]
  45be54:	mov	w1, #0x3                   	// #3
  45be58:	str	w1, [x0]
  45be5c:	ldr	x0, [sp, #64]
  45be60:	bl	45b914 <ferror@plt+0x58fa4>
  45be64:	mov	x1, x0
  45be68:	ldr	x0, [sp, #112]
  45be6c:	str	x1, [x0, #8]
  45be70:	mov	w0, #0x1                   	// #1
  45be74:	b	45c230 <ferror@plt+0x598c0>
  45be78:	ldr	w1, [sp, #72]
  45be7c:	ldr	x0, [sp, #64]
  45be80:	bl	45b6a0 <ferror@plt+0x58d30>
  45be84:	str	x0, [sp, #88]
  45be88:	ldr	x1, [sp, #88]
  45be8c:	ldr	x0, [sp, #40]
  45be90:	cmp	x1, x0
  45be94:	b.cc	45beb0 <ferror@plt+0x59540>  // b.lo, b.ul, b.last
  45be98:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45be9c:	add	x1, x0, #0x0
  45bea0:	ldr	x0, [sp, #64]
  45bea4:	bl	45b124 <ferror@plt+0x587b4>
  45bea8:	mov	w0, #0x0                   	// #0
  45beac:	b	45c230 <ferror@plt+0x598c0>
  45beb0:	ldr	x0, [sp, #112]
  45beb4:	mov	w1, #0x4                   	// #4
  45beb8:	str	w1, [x0]
  45bebc:	ldr	x1, [sp, #48]
  45bec0:	ldr	x0, [sp, #88]
  45bec4:	add	x1, x1, x0
  45bec8:	ldr	x0, [sp, #112]
  45becc:	str	x1, [x0, #8]
  45bed0:	mov	w0, #0x1                   	// #1
  45bed4:	b	45c230 <ferror@plt+0x598c0>
  45bed8:	ldr	x0, [sp, #112]
  45bedc:	mov	w1, #0x2                   	// #2
  45bee0:	str	w1, [x0]
  45bee4:	ldr	x0, [sp, #64]
  45bee8:	bl	45b854 <ferror@plt+0x58ee4>
  45beec:	mov	x1, x0
  45bef0:	ldr	x0, [sp, #112]
  45bef4:	str	x1, [x0, #8]
  45bef8:	mov	w0, #0x1                   	// #1
  45befc:	b	45c230 <ferror@plt+0x598c0>
  45bf00:	ldr	x0, [sp, #112]
  45bf04:	mov	w1, #0x6                   	// #6
  45bf08:	str	w1, [x0]
  45bf0c:	ldr	w0, [sp, #60]
  45bf10:	cmp	w0, #0x2
  45bf14:	b.ne	45bf34 <ferror@plt+0x595c4>  // b.any
  45bf18:	ldr	w1, [sp, #56]
  45bf1c:	ldr	x0, [sp, #64]
  45bf20:	bl	45b6dc <ferror@plt+0x58d6c>
  45bf24:	mov	x1, x0
  45bf28:	ldr	x0, [sp, #112]
  45bf2c:	str	x1, [x0, #8]
  45bf30:	b	45bf4c <ferror@plt+0x595dc>
  45bf34:	ldr	w1, [sp, #72]
  45bf38:	ldr	x0, [sp, #64]
  45bf3c:	bl	45b6a0 <ferror@plt+0x58d30>
  45bf40:	mov	x1, x0
  45bf44:	ldr	x0, [sp, #112]
  45bf48:	str	x1, [x0, #8]
  45bf4c:	mov	w0, #0x1                   	// #1
  45bf50:	b	45c230 <ferror@plt+0x598c0>
  45bf54:	ldr	x0, [sp, #112]
  45bf58:	mov	w1, #0x5                   	// #5
  45bf5c:	str	w1, [x0]
  45bf60:	ldr	x0, [sp, #64]
  45bf64:	bl	45b2cc <ferror@plt+0x5895c>
  45bf68:	and	w0, w0, #0xff
  45bf6c:	and	x1, x0, #0xff
  45bf70:	ldr	x0, [sp, #112]
  45bf74:	str	x1, [x0, #8]
  45bf78:	mov	w0, #0x1                   	// #1
  45bf7c:	b	45c230 <ferror@plt+0x598c0>
  45bf80:	ldr	x0, [sp, #112]
  45bf84:	mov	w1, #0x5                   	// #5
  45bf88:	str	w1, [x0]
  45bf8c:	ldr	x0, [sp, #64]
  45bf90:	bl	45b368 <ferror@plt+0x589f8>
  45bf94:	and	w0, w0, #0xffff
  45bf98:	and	x1, x0, #0xffff
  45bf9c:	ldr	x0, [sp, #112]
  45bfa0:	str	x1, [x0, #8]
  45bfa4:	mov	w0, #0x1                   	// #1
  45bfa8:	b	45c230 <ferror@plt+0x598c0>
  45bfac:	ldr	x0, [sp, #112]
  45bfb0:	mov	w1, #0x5                   	// #5
  45bfb4:	str	w1, [x0]
  45bfb8:	ldr	x0, [sp, #64]
  45bfbc:	bl	45b410 <ferror@plt+0x58aa0>
  45bfc0:	mov	w1, w0
  45bfc4:	ldr	x0, [sp, #112]
  45bfc8:	str	x1, [x0, #8]
  45bfcc:	mov	w0, #0x1                   	// #1
  45bfd0:	b	45c230 <ferror@plt+0x598c0>
  45bfd4:	ldr	x0, [sp, #112]
  45bfd8:	mov	w1, #0x5                   	// #5
  45bfdc:	str	w1, [x0]
  45bfe0:	ldr	x0, [sp, #64]
  45bfe4:	bl	45b4e8 <ferror@plt+0x58b78>
  45bfe8:	mov	x1, x0
  45bfec:	ldr	x0, [sp, #112]
  45bff0:	str	x1, [x0, #8]
  45bff4:	mov	w0, #0x1                   	// #1
  45bff8:	b	45c230 <ferror@plt+0x598c0>
  45bffc:	ldr	x0, [sp, #112]
  45c000:	mov	w1, #0x5                   	// #5
  45c004:	str	w1, [x0]
  45c008:	ldr	x0, [sp, #64]
  45c00c:	bl	45b854 <ferror@plt+0x58ee4>
  45c010:	mov	x1, x0
  45c014:	ldr	x0, [sp, #112]
  45c018:	str	x1, [x0, #8]
  45c01c:	mov	w0, #0x1                   	// #1
  45c020:	b	45c230 <ferror@plt+0x598c0>
  45c024:	ldr	x0, [sp, #64]
  45c028:	bl	45b854 <ferror@plt+0x58ee4>
  45c02c:	str	x0, [sp, #96]
  45c030:	ldr	x0, [sp, #96]
  45c034:	mov	w8, w0
  45c038:	ldr	x0, [sp, #112]
  45c03c:	str	x0, [sp]
  45c040:	ldr	x7, [sp, #32]
  45c044:	ldr	x6, [sp, #40]
  45c048:	ldr	x5, [sp, #48]
  45c04c:	ldr	w4, [sp, #56]
  45c050:	ldr	w3, [sp, #60]
  45c054:	ldr	w2, [sp, #72]
  45c058:	ldr	x1, [sp, #64]
  45c05c:	mov	w0, w8
  45c060:	bl	45bb84 <ferror@plt+0x59214>
  45c064:	b	45c230 <ferror@plt+0x598c0>
  45c068:	ldr	x0, [sp, #112]
  45c06c:	mov	w1, #0x8                   	// #8
  45c070:	str	w1, [x0]
  45c074:	ldr	w1, [sp, #72]
  45c078:	ldr	x0, [sp, #64]
  45c07c:	bl	45b6a0 <ferror@plt+0x58d30>
  45c080:	mov	x1, x0
  45c084:	ldr	x0, [sp, #112]
  45c088:	str	x1, [x0, #8]
  45c08c:	mov	w0, #0x1                   	// #1
  45c090:	b	45c230 <ferror@plt+0x598c0>
  45c094:	ldr	x0, [sp, #112]
  45c098:	mov	w1, #0xb                   	// #11
  45c09c:	str	w1, [x0]
  45c0a0:	ldr	x0, [sp, #64]
  45c0a4:	bl	45b854 <ferror@plt+0x58ee4>
  45c0a8:	mov	x1, x0
  45c0ac:	ldr	x0, [sp, #64]
  45c0b0:	bl	45b200 <ferror@plt+0x58890>
  45c0b4:	b	45c230 <ferror@plt+0x598c0>
  45c0b8:	ldr	x0, [sp, #112]
  45c0bc:	mov	w1, #0x2                   	// #2
  45c0c0:	str	w1, [x0]
  45c0c4:	ldr	x0, [sp, #112]
  45c0c8:	mov	x1, #0x1                   	// #1
  45c0cc:	str	x1, [x0, #8]
  45c0d0:	mov	w0, #0x1                   	// #1
  45c0d4:	b	45c230 <ferror@plt+0x598c0>
  45c0d8:	ldr	x0, [sp, #112]
  45c0dc:	mov	w1, #0x9                   	// #9
  45c0e0:	str	w1, [x0]
  45c0e4:	ldr	x0, [sp, #64]
  45c0e8:	bl	45b4e8 <ferror@plt+0x58b78>
  45c0ec:	mov	x1, x0
  45c0f0:	ldr	x0, [sp, #112]
  45c0f4:	str	x1, [x0, #8]
  45c0f8:	mov	w0, #0x1                   	// #1
  45c0fc:	b	45c230 <ferror@plt+0x598c0>
  45c100:	ldr	x0, [sp, #112]
  45c104:	mov	w1, #0x8                   	// #8
  45c108:	str	w1, [x0]
  45c10c:	ldr	x0, [sp, #64]
  45c110:	bl	45b854 <ferror@plt+0x58ee4>
  45c114:	mov	x1, x0
  45c118:	ldr	x0, [sp, #112]
  45c11c:	str	x1, [x0, #8]
  45c120:	mov	w0, #0x1                   	// #1
  45c124:	b	45c230 <ferror@plt+0x598c0>
  45c128:	ldr	x0, [sp, #112]
  45c12c:	mov	w1, #0x8                   	// #8
  45c130:	str	w1, [x0]
  45c134:	ldr	x0, [sp, #64]
  45c138:	bl	45b854 <ferror@plt+0x58ee4>
  45c13c:	mov	x1, x0
  45c140:	ldr	x0, [sp, #112]
  45c144:	str	x1, [x0, #8]
  45c148:	mov	w0, #0x1                   	// #1
  45c14c:	b	45c230 <ferror@plt+0x598c0>
  45c150:	ldr	w1, [sp, #72]
  45c154:	ldr	x0, [sp, #64]
  45c158:	bl	45b6a0 <ferror@plt+0x58d30>
  45c15c:	mov	x1, x0
  45c160:	ldr	x0, [sp, #112]
  45c164:	str	x1, [x0, #8]
  45c168:	ldr	x0, [sp, #32]
  45c16c:	cmp	x0, #0x0
  45c170:	b.ne	45c184 <ferror@plt+0x59814>  // b.any
  45c174:	ldr	x0, [sp, #112]
  45c178:	str	wzr, [x0]
  45c17c:	mov	w0, #0x1                   	// #1
  45c180:	b	45c230 <ferror@plt+0x598c0>
  45c184:	ldr	x0, [sp, #112]
  45c188:	mov	w1, #0x7                   	// #7
  45c18c:	str	w1, [x0]
  45c190:	mov	w0, #0x1                   	// #1
  45c194:	b	45c230 <ferror@plt+0x598c0>
  45c198:	ldr	w1, [sp, #72]
  45c19c:	ldr	x0, [sp, #64]
  45c1a0:	bl	45b6a0 <ferror@plt+0x58d30>
  45c1a4:	str	x0, [sp, #104]
  45c1a8:	ldr	x0, [sp, #32]
  45c1ac:	cmp	x0, #0x0
  45c1b0:	b.ne	45c1c4 <ferror@plt+0x59854>  // b.any
  45c1b4:	ldr	x0, [sp, #112]
  45c1b8:	str	wzr, [x0]
  45c1bc:	mov	w0, #0x1                   	// #1
  45c1c0:	b	45c230 <ferror@plt+0x598c0>
  45c1c4:	ldr	x0, [sp, #32]
  45c1c8:	ldr	x0, [x0, #112]
  45c1cc:	ldr	x1, [sp, #104]
  45c1d0:	cmp	x1, x0
  45c1d4:	b.cc	45c1f0 <ferror@plt+0x59880>  // b.lo, b.ul, b.last
  45c1d8:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45c1dc:	add	x1, x0, #0x20
  45c1e0:	ldr	x0, [sp, #64]
  45c1e4:	bl	45b124 <ferror@plt+0x587b4>
  45c1e8:	mov	w0, #0x0                   	// #0
  45c1ec:	b	45c230 <ferror@plt+0x598c0>
  45c1f0:	ldr	x0, [sp, #112]
  45c1f4:	mov	w1, #0x4                   	// #4
  45c1f8:	str	w1, [x0]
  45c1fc:	ldr	x0, [sp, #32]
  45c200:	ldr	x1, [x0, #104]
  45c204:	ldr	x0, [sp, #104]
  45c208:	add	x1, x1, x0
  45c20c:	ldr	x0, [sp, #112]
  45c210:	str	x1, [x0, #8]
  45c214:	mov	w0, #0x1                   	// #1
  45c218:	b	45c230 <ferror@plt+0x598c0>
  45c21c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45c220:	add	x1, x0, #0x48
  45c224:	ldr	x0, [sp, #64]
  45c228:	bl	45b124 <ferror@plt+0x587b4>
  45c22c:	mov	w0, #0x0                   	// #0
  45c230:	ldp	x29, x30, [sp, #16]
  45c234:	add	sp, sp, #0x70
  45c238:	ret
  45c23c:	sub	sp, sp, #0x30
  45c240:	str	x0, [sp, #8]
  45c244:	str	x1, [sp]
  45c248:	ldr	x0, [sp, #8]
  45c24c:	str	x0, [sp, #40]
  45c250:	ldr	x0, [sp]
  45c254:	ldr	x0, [x0]
  45c258:	str	x0, [sp, #32]
  45c25c:	ldr	x0, [sp, #40]
  45c260:	ldr	x0, [x0]
  45c264:	str	x0, [sp, #24]
  45c268:	ldr	x0, [sp, #32]
  45c26c:	ldr	x0, [x0, #24]
  45c270:	ldr	x1, [sp, #24]
  45c274:	cmp	x1, x0
  45c278:	b.cs	45c284 <ferror@plt+0x59914>  // b.hs, b.nlast
  45c27c:	mov	w0, #0xffffffff            	// #-1
  45c280:	b	45c2a4 <ferror@plt+0x59934>
  45c284:	ldr	x0, [sp, #32]
  45c288:	ldr	x0, [x0, #32]
  45c28c:	ldr	x1, [sp, #24]
  45c290:	cmp	x1, x0
  45c294:	b.cc	45c2a0 <ferror@plt+0x59930>  // b.lo, b.ul, b.last
  45c298:	mov	w0, #0x1                   	// #1
  45c29c:	b	45c2a4 <ferror@plt+0x59934>
  45c2a0:	mov	w0, #0x0                   	// #0
  45c2a4:	add	sp, sp, #0x30
  45c2a8:	ret
  45c2ac:	stp	x29, x30, [sp, #-64]!
  45c2b0:	mov	x29, sp
  45c2b4:	str	x0, [sp, #40]
  45c2b8:	str	x1, [sp, #32]
  45c2bc:	str	x2, [sp, #24]
  45c2c0:	add	x5, sp, #0x18
  45c2c4:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45c2c8:	add	x4, x0, #0x23c
  45c2cc:	mov	x3, #0x8                   	// #8
  45c2d0:	ldr	x2, [sp, #32]
  45c2d4:	ldr	x1, [sp, #40]
  45c2d8:	mov	x0, x5
  45c2dc:	bl	402560 <bsearch@plt>
  45c2e0:	str	x0, [sp, #56]
  45c2e4:	ldr	x0, [sp, #56]
  45c2e8:	cmp	x0, #0x0
  45c2ec:	b.eq	45c2fc <ferror@plt+0x5998c>  // b.none
  45c2f0:	ldr	x0, [sp, #56]
  45c2f4:	ldr	x0, [x0]
  45c2f8:	b	45c300 <ferror@plt+0x59990>
  45c2fc:	mov	x0, #0x0                   	// #0
  45c300:	ldp	x29, x30, [sp], #64
  45c304:	ret
  45c308:	stp	x29, x30, [sp, #-48]!
  45c30c:	mov	x29, sp
  45c310:	str	x0, [sp, #24]
  45c314:	str	x1, [sp, #16]
  45c318:	ldr	x0, [sp, #24]
  45c31c:	str	x0, [sp, #40]
  45c320:	ldr	x0, [sp, #16]
  45c324:	str	x0, [sp, #32]
  45c328:	ldr	x0, [sp, #40]
  45c32c:	ldr	x1, [x0]
  45c330:	ldr	x0, [sp, #32]
  45c334:	ldr	x0, [x0]
  45c338:	cmp	x1, x0
  45c33c:	b.cs	45c348 <ferror@plt+0x599d8>  // b.hs, b.nlast
  45c340:	mov	w0, #0xffffffff            	// #-1
  45c344:	b	45c3cc <ferror@plt+0x59a5c>
  45c348:	ldr	x0, [sp, #40]
  45c34c:	ldr	x1, [x0]
  45c350:	ldr	x0, [sp, #32]
  45c354:	ldr	x0, [x0]
  45c358:	cmp	x1, x0
  45c35c:	b.ls	45c368 <ferror@plt+0x599f8>  // b.plast
  45c360:	mov	w0, #0x1                   	// #1
  45c364:	b	45c3cc <ferror@plt+0x59a5c>
  45c368:	ldr	x0, [sp, #40]
  45c36c:	ldr	x1, [x0, #8]
  45c370:	ldr	x0, [sp, #32]
  45c374:	ldr	x0, [x0, #8]
  45c378:	cmp	x1, x0
  45c37c:	b.cs	45c388 <ferror@plt+0x59a18>  // b.hs, b.nlast
  45c380:	mov	w0, #0x1                   	// #1
  45c384:	b	45c3cc <ferror@plt+0x59a5c>
  45c388:	ldr	x0, [sp, #40]
  45c38c:	ldr	x1, [x0, #8]
  45c390:	ldr	x0, [sp, #32]
  45c394:	ldr	x0, [x0, #8]
  45c398:	cmp	x1, x0
  45c39c:	b.ls	45c3a8 <ferror@plt+0x59a38>  // b.plast
  45c3a0:	mov	w0, #0xffffffff            	// #-1
  45c3a4:	b	45c3cc <ferror@plt+0x59a5c>
  45c3a8:	ldr	x0, [sp, #40]
  45c3ac:	ldr	x0, [x0, #16]
  45c3b0:	ldr	x2, [x0]
  45c3b4:	ldr	x0, [sp, #32]
  45c3b8:	ldr	x0, [x0, #16]
  45c3bc:	ldr	x0, [x0]
  45c3c0:	mov	x1, x0
  45c3c4:	mov	x0, x2
  45c3c8:	bl	4026d0 <strcmp@plt>
  45c3cc:	ldp	x29, x30, [sp], #48
  45c3d0:	ret
  45c3d4:	sub	sp, sp, #0x30
  45c3d8:	str	x0, [sp, #8]
  45c3dc:	str	x1, [sp]
  45c3e0:	ldr	x0, [sp, #8]
  45c3e4:	str	x0, [sp, #40]
  45c3e8:	ldr	x0, [sp]
  45c3ec:	str	x0, [sp, #32]
  45c3f0:	ldr	x0, [sp, #40]
  45c3f4:	ldr	x0, [x0]
  45c3f8:	str	x0, [sp, #24]
  45c3fc:	ldr	x0, [sp, #32]
  45c400:	ldr	x0, [x0]
  45c404:	ldr	x1, [sp, #24]
  45c408:	cmp	x1, x0
  45c40c:	b.cs	45c418 <ferror@plt+0x59aa8>  // b.hs, b.nlast
  45c410:	mov	w0, #0xffffffff            	// #-1
  45c414:	b	45c438 <ferror@plt+0x59ac8>
  45c418:	ldr	x0, [sp, #32]
  45c41c:	ldr	x0, [x0, #8]
  45c420:	ldr	x1, [sp, #24]
  45c424:	cmp	x1, x0
  45c428:	b.cc	45c434 <ferror@plt+0x59ac4>  // b.lo, b.ul, b.last
  45c42c:	mov	w0, #0x1                   	// #1
  45c430:	b	45c438 <ferror@plt+0x59ac8>
  45c434:	mov	w0, #0x0                   	// #0
  45c438:	add	sp, sp, #0x30
  45c43c:	ret
  45c440:	stp	x29, x30, [sp, #-96]!
  45c444:	mov	x29, sp
  45c448:	str	x19, [sp, #16]
  45c44c:	str	x0, [sp, #72]
  45c450:	str	x1, [sp, #64]
  45c454:	mov	x19, x2
  45c458:	str	x3, [sp, #56]
  45c45c:	str	x4, [sp, #48]
  45c460:	str	x5, [sp, #40]
  45c464:	ldr	x1, [x19]
  45c468:	ldr	x0, [sp, #64]
  45c46c:	add	x0, x1, x0
  45c470:	str	x0, [x19]
  45c474:	ldr	x1, [x19, #8]
  45c478:	ldr	x0, [sp, #64]
  45c47c:	add	x0, x1, x0
  45c480:	str	x0, [x19, #8]
  45c484:	ldr	x0, [sp, #40]
  45c488:	ldr	x0, [x0, #24]
  45c48c:	cmp	x0, #0x0
  45c490:	b.eq	45c528 <ferror@plt+0x59bb8>  // b.none
  45c494:	ldr	x0, [sp, #40]
  45c498:	ldr	x2, [x0]
  45c49c:	ldr	x0, [sp, #40]
  45c4a0:	ldr	x1, [x0, #24]
  45c4a4:	mov	x0, x1
  45c4a8:	lsl	x0, x0, #1
  45c4ac:	add	x0, x0, x1
  45c4b0:	lsl	x0, x0, #3
  45c4b4:	sub	x0, x0, #0x18
  45c4b8:	add	x0, x2, x0
  45c4bc:	str	x0, [sp, #88]
  45c4c0:	ldr	x1, [x19]
  45c4c4:	ldr	x0, [sp, #88]
  45c4c8:	ldr	x0, [x0, #8]
  45c4cc:	cmp	x1, x0
  45c4d0:	b.eq	45c4ec <ferror@plt+0x59b7c>  // b.none
  45c4d4:	ldr	x1, [x19]
  45c4d8:	ldr	x0, [sp, #88]
  45c4dc:	ldr	x0, [x0, #8]
  45c4e0:	add	x0, x0, #0x1
  45c4e4:	cmp	x1, x0
  45c4e8:	b.ne	45c528 <ferror@plt+0x59bb8>  // b.any
  45c4ec:	ldr	x1, [x19, #16]
  45c4f0:	ldr	x0, [sp, #88]
  45c4f4:	ldr	x0, [x0, #16]
  45c4f8:	cmp	x1, x0
  45c4fc:	b.ne	45c528 <ferror@plt+0x59bb8>  // b.any
  45c500:	ldr	x1, [x19, #8]
  45c504:	ldr	x0, [sp, #88]
  45c508:	ldr	x0, [x0, #8]
  45c50c:	cmp	x1, x0
  45c510:	b.ls	45c520 <ferror@plt+0x59bb0>  // b.plast
  45c514:	ldr	x1, [x19, #8]
  45c518:	ldr	x0, [sp, #88]
  45c51c:	str	x1, [x0, #8]
  45c520:	mov	w0, #0x1                   	// #1
  45c524:	b	45c590 <ferror@plt+0x59c20>
  45c528:	ldr	x0, [sp, #40]
  45c52c:	mov	x4, x0
  45c530:	ldr	x3, [sp, #48]
  45c534:	ldr	x2, [sp, #56]
  45c538:	mov	x1, #0x18                  	// #24
  45c53c:	ldr	x0, [sp, #72]
  45c540:	bl	454f38 <ferror@plt+0x525c8>
  45c544:	str	x0, [sp, #88]
  45c548:	ldr	x0, [sp, #88]
  45c54c:	cmp	x0, #0x0
  45c550:	b.ne	45c55c <ferror@plt+0x59bec>  // b.any
  45c554:	mov	w0, #0x0                   	// #0
  45c558:	b	45c590 <ferror@plt+0x59c20>
  45c55c:	ldr	x0, [sp, #88]
  45c560:	mov	x2, x0
  45c564:	mov	x3, x19
  45c568:	ldp	x0, x1, [x3]
  45c56c:	stp	x0, x1, [x2]
  45c570:	ldr	x0, [x3, #16]
  45c574:	str	x0, [x2, #16]
  45c578:	ldr	x0, [sp, #40]
  45c57c:	ldr	x0, [x0, #24]
  45c580:	add	x1, x0, #0x1
  45c584:	ldr	x0, [sp, #40]
  45c588:	str	x1, [x0, #24]
  45c58c:	mov	w0, #0x1                   	// #1
  45c590:	ldr	x19, [sp, #16]
  45c594:	ldp	x29, x30, [sp], #96
  45c598:	ret
  45c59c:	sub	sp, sp, #0x20
  45c5a0:	str	x0, [sp, #8]
  45c5a4:	str	x1, [sp]
  45c5a8:	ldr	x0, [sp, #8]
  45c5ac:	str	x0, [sp, #24]
  45c5b0:	ldr	x0, [sp]
  45c5b4:	str	x0, [sp, #16]
  45c5b8:	ldr	x0, [sp, #24]
  45c5bc:	ldr	x1, [x0]
  45c5c0:	ldr	x0, [sp, #16]
  45c5c4:	ldr	x0, [x0]
  45c5c8:	cmp	x1, x0
  45c5cc:	b.cs	45c5d8 <ferror@plt+0x59c68>  // b.hs, b.nlast
  45c5d0:	mov	w0, #0xffffffff            	// #-1
  45c5d4:	b	45c68c <ferror@plt+0x59d1c>
  45c5d8:	ldr	x0, [sp, #24]
  45c5dc:	ldr	x1, [x0]
  45c5e0:	ldr	x0, [sp, #16]
  45c5e4:	ldr	x0, [x0]
  45c5e8:	cmp	x1, x0
  45c5ec:	b.ls	45c5f8 <ferror@plt+0x59c88>  // b.plast
  45c5f0:	mov	w0, #0x1                   	// #1
  45c5f4:	b	45c68c <ferror@plt+0x59d1c>
  45c5f8:	ldr	x0, [sp, #24]
  45c5fc:	ldr	x1, [x0, #8]
  45c600:	ldr	x0, [sp, #16]
  45c604:	ldr	x0, [x0, #8]
  45c608:	cmp	x1, x0
  45c60c:	b.cs	45c618 <ferror@plt+0x59ca8>  // b.hs, b.nlast
  45c610:	mov	w0, #0x1                   	// #1
  45c614:	b	45c68c <ferror@plt+0x59d1c>
  45c618:	ldr	x0, [sp, #24]
  45c61c:	ldr	x1, [x0, #8]
  45c620:	ldr	x0, [sp, #16]
  45c624:	ldr	x0, [x0, #8]
  45c628:	cmp	x1, x0
  45c62c:	b.ls	45c638 <ferror@plt+0x59cc8>  // b.plast
  45c630:	mov	w0, #0xffffffff            	// #-1
  45c634:	b	45c68c <ferror@plt+0x59d1c>
  45c638:	ldr	x0, [sp, #24]
  45c63c:	ldr	x0, [x0, #16]
  45c640:	ldr	x1, [x0, #56]
  45c644:	ldr	x0, [sp, #16]
  45c648:	ldr	x0, [x0, #16]
  45c64c:	ldr	x0, [x0, #56]
  45c650:	cmp	x1, x0
  45c654:	b.ge	45c660 <ferror@plt+0x59cf0>  // b.tcont
  45c658:	mov	w0, #0xffffffff            	// #-1
  45c65c:	b	45c68c <ferror@plt+0x59d1c>
  45c660:	ldr	x0, [sp, #24]
  45c664:	ldr	x0, [x0, #16]
  45c668:	ldr	x1, [x0, #56]
  45c66c:	ldr	x0, [sp, #16]
  45c670:	ldr	x0, [x0, #16]
  45c674:	ldr	x0, [x0, #56]
  45c678:	cmp	x1, x0
  45c67c:	b.le	45c688 <ferror@plt+0x59d18>
  45c680:	mov	w0, #0x1                   	// #1
  45c684:	b	45c68c <ferror@plt+0x59d1c>
  45c688:	mov	w0, #0x0                   	// #0
  45c68c:	add	sp, sp, #0x20
  45c690:	ret
  45c694:	sub	sp, sp, #0x30
  45c698:	str	x0, [sp, #8]
  45c69c:	str	x1, [sp]
  45c6a0:	ldr	x0, [sp, #8]
  45c6a4:	str	x0, [sp, #40]
  45c6a8:	ldr	x0, [sp]
  45c6ac:	str	x0, [sp, #32]
  45c6b0:	ldr	x0, [sp, #40]
  45c6b4:	ldr	x0, [x0]
  45c6b8:	str	x0, [sp, #24]
  45c6bc:	ldr	x0, [sp, #32]
  45c6c0:	ldr	x0, [x0]
  45c6c4:	ldr	x1, [sp, #24]
  45c6c8:	cmp	x1, x0
  45c6cc:	b.cs	45c6d8 <ferror@plt+0x59d68>  // b.hs, b.nlast
  45c6d0:	mov	w0, #0xffffffff            	// #-1
  45c6d4:	b	45c6f8 <ferror@plt+0x59d88>
  45c6d8:	ldr	x0, [sp, #32]
  45c6dc:	ldr	x0, [x0, #8]
  45c6e0:	ldr	x1, [sp, #24]
  45c6e4:	cmp	x1, x0
  45c6e8:	b.cc	45c6f4 <ferror@plt+0x59d84>  // b.lo, b.ul, b.last
  45c6ec:	mov	w0, #0x1                   	// #1
  45c6f0:	b	45c6f8 <ferror@plt+0x59d88>
  45c6f4:	mov	w0, #0x0                   	// #0
  45c6f8:	add	sp, sp, #0x30
  45c6fc:	ret
  45c700:	sub	sp, sp, #0x20
  45c704:	str	x0, [sp, #8]
  45c708:	str	x1, [sp]
  45c70c:	ldr	x0, [sp, #8]
  45c710:	str	x0, [sp, #24]
  45c714:	ldr	x0, [sp]
  45c718:	str	x0, [sp, #16]
  45c71c:	ldr	x0, [sp, #24]
  45c720:	ldr	x1, [x0]
  45c724:	ldr	x0, [sp, #16]
  45c728:	ldr	x0, [x0]
  45c72c:	cmp	x1, x0
  45c730:	b.cs	45c73c <ferror@plt+0x59dcc>  // b.hs, b.nlast
  45c734:	mov	w0, #0xffffffff            	// #-1
  45c738:	b	45c7a0 <ferror@plt+0x59e30>
  45c73c:	ldr	x0, [sp, #24]
  45c740:	ldr	x1, [x0]
  45c744:	ldr	x0, [sp, #16]
  45c748:	ldr	x0, [x0]
  45c74c:	cmp	x1, x0
  45c750:	b.ls	45c75c <ferror@plt+0x59dec>  // b.plast
  45c754:	mov	w0, #0x1                   	// #1
  45c758:	b	45c7a0 <ferror@plt+0x59e30>
  45c75c:	ldr	x0, [sp, #24]
  45c760:	ldr	w1, [x0, #20]
  45c764:	ldr	x0, [sp, #16]
  45c768:	ldr	w0, [x0, #20]
  45c76c:	cmp	w1, w0
  45c770:	b.ge	45c77c <ferror@plt+0x59e0c>  // b.tcont
  45c774:	mov	w0, #0xffffffff            	// #-1
  45c778:	b	45c7a0 <ferror@plt+0x59e30>
  45c77c:	ldr	x0, [sp, #24]
  45c780:	ldr	w1, [x0, #20]
  45c784:	ldr	x0, [sp, #16]
  45c788:	ldr	w0, [x0, #20]
  45c78c:	cmp	w1, w0
  45c790:	b.le	45c79c <ferror@plt+0x59e2c>
  45c794:	mov	w0, #0x1                   	// #1
  45c798:	b	45c7a0 <ferror@plt+0x59e30>
  45c79c:	mov	w0, #0x0                   	// #0
  45c7a0:	add	sp, sp, #0x20
  45c7a4:	ret
  45c7a8:	sub	sp, sp, #0x30
  45c7ac:	str	x0, [sp, #8]
  45c7b0:	str	x1, [sp]
  45c7b4:	ldr	x0, [sp, #8]
  45c7b8:	str	x0, [sp, #40]
  45c7bc:	ldr	x0, [sp]
  45c7c0:	str	x0, [sp, #32]
  45c7c4:	ldr	x0, [sp, #40]
  45c7c8:	ldr	x0, [x0]
  45c7cc:	str	x0, [sp, #24]
  45c7d0:	ldr	x0, [sp, #32]
  45c7d4:	ldr	x0, [x0]
  45c7d8:	ldr	x1, [sp, #24]
  45c7dc:	cmp	x1, x0
  45c7e0:	b.cs	45c7ec <ferror@plt+0x59e7c>  // b.hs, b.nlast
  45c7e4:	mov	w0, #0xffffffff            	// #-1
  45c7e8:	b	45c810 <ferror@plt+0x59ea0>
  45c7ec:	ldr	x0, [sp, #32]
  45c7f0:	add	x0, x0, #0x18
  45c7f4:	ldr	x0, [x0]
  45c7f8:	ldr	x1, [sp, #24]
  45c7fc:	cmp	x1, x0
  45c800:	b.cc	45c80c <ferror@plt+0x59e9c>  // b.lo, b.ul, b.last
  45c804:	mov	w0, #0x1                   	// #1
  45c808:	b	45c810 <ferror@plt+0x59ea0>
  45c80c:	mov	w0, #0x0                   	// #0
  45c810:	add	sp, sp, #0x30
  45c814:	ret
  45c818:	sub	sp, sp, #0x20
  45c81c:	str	x0, [sp, #8]
  45c820:	str	x1, [sp]
  45c824:	ldr	x0, [sp, #8]
  45c828:	str	x0, [sp, #24]
  45c82c:	ldr	x0, [sp]
  45c830:	str	x0, [sp, #16]
  45c834:	ldr	x0, [sp, #24]
  45c838:	ldr	x1, [x0]
  45c83c:	ldr	x0, [sp, #16]
  45c840:	ldr	x0, [x0]
  45c844:	cmp	x1, x0
  45c848:	b.cs	45c854 <ferror@plt+0x59ee4>  // b.hs, b.nlast
  45c84c:	mov	w0, #0xffffffff            	// #-1
  45c850:	b	45c878 <ferror@plt+0x59f08>
  45c854:	ldr	x0, [sp, #24]
  45c858:	ldr	x1, [x0]
  45c85c:	ldr	x0, [sp, #16]
  45c860:	ldr	x0, [x0]
  45c864:	cmp	x1, x0
  45c868:	b.ls	45c874 <ferror@plt+0x59f04>  // b.plast
  45c86c:	mov	w0, #0x1                   	// #1
  45c870:	b	45c878 <ferror@plt+0x59f08>
  45c874:	mov	w0, #0x0                   	// #0
  45c878:	add	sp, sp, #0x20
  45c87c:	ret
  45c880:	stp	x29, x30, [sp, #-288]!
  45c884:	mov	x29, sp
  45c888:	str	x0, [sp, #72]
  45c88c:	str	x1, [sp, #64]
  45c890:	str	x2, [sp, #56]
  45c894:	str	x3, [sp, #48]
  45c898:	str	w4, [sp, #44]
  45c89c:	str	x5, [sp, #32]
  45c8a0:	str	x6, [sp, #24]
  45c8a4:	str	x7, [sp, #16]
  45c8a8:	ldr	x0, [sp, #16]
  45c8ac:	str	xzr, [x0]
  45c8b0:	ldr	x0, [sp, #16]
  45c8b4:	str	xzr, [x0, #8]
  45c8b8:	ldr	x1, [sp, #64]
  45c8bc:	ldr	x0, [sp, #48]
  45c8c0:	cmp	x1, x0
  45c8c4:	b.cc	45c8e8 <ferror@plt+0x59f78>  // b.lo, b.ul, b.last
  45c8c8:	ldr	x3, [sp, #32]
  45c8cc:	mov	w2, #0x0                   	// #0
  45c8d0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45c8d4:	add	x1, x0, #0xe0
  45c8d8:	ldr	x0, [sp, #24]
  45c8dc:	blr	x3
  45c8e0:	mov	w0, #0x0                   	// #0
  45c8e4:	b	45cc58 <ferror@plt+0x5a2e8>
  45c8e8:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45c8ec:	add	x0, x0, #0x100
  45c8f0:	str	x0, [sp, #176]
  45c8f4:	ldr	x0, [sp, #56]
  45c8f8:	str	x0, [sp, #184]
  45c8fc:	ldr	x1, [sp, #56]
  45c900:	ldr	x0, [sp, #64]
  45c904:	add	x0, x1, x0
  45c908:	str	x0, [sp, #192]
  45c90c:	ldr	x1, [sp, #48]
  45c910:	ldr	x0, [sp, #64]
  45c914:	sub	x0, x1, x0
  45c918:	str	x0, [sp, #200]
  45c91c:	ldr	w0, [sp, #44]
  45c920:	str	w0, [sp, #208]
  45c924:	ldr	x0, [sp, #32]
  45c928:	str	x0, [sp, #216]
  45c92c:	ldr	x0, [sp, #24]
  45c930:	str	x0, [sp, #224]
  45c934:	str	wzr, [sp, #232]
  45c938:	add	x0, sp, #0x70
  45c93c:	add	x1, sp, #0xb0
  45c940:	ldp	x2, x3, [x1]
  45c944:	stp	x2, x3, [x0]
  45c948:	ldp	x2, x3, [x1, #16]
  45c94c:	stp	x2, x3, [x0, #16]
  45c950:	ldp	x2, x3, [x1, #32]
  45c954:	stp	x2, x3, [x0, #32]
  45c958:	ldp	x2, x3, [x1, #48]
  45c95c:	stp	x2, x3, [x0, #48]
  45c960:	str	xzr, [sp, #280]
  45c964:	b	45c9bc <ferror@plt+0x5a04c>
  45c968:	ldr	w0, [sp, #168]
  45c96c:	cmp	w0, #0x0
  45c970:	b.eq	45c97c <ferror@plt+0x5a00c>  // b.none
  45c974:	mov	w0, #0x0                   	// #0
  45c978:	b	45cc58 <ferror@plt+0x5a2e8>
  45c97c:	ldr	x0, [sp, #280]
  45c980:	add	x0, x0, #0x1
  45c984:	str	x0, [sp, #280]
  45c988:	add	x0, sp, #0x70
  45c98c:	bl	45b854 <ferror@plt+0x58ee4>
  45c990:	add	x0, sp, #0x70
  45c994:	bl	45b2cc <ferror@plt+0x5895c>
  45c998:	b	45c9a4 <ferror@plt+0x5a034>
  45c99c:	add	x0, sp, #0x70
  45c9a0:	bl	45b854 <ferror@plt+0x58ee4>
  45c9a4:	add	x0, sp, #0x70
  45c9a8:	bl	45b854 <ferror@plt+0x58ee4>
  45c9ac:	cmp	x0, #0x0
  45c9b0:	b.ne	45c99c <ferror@plt+0x5a02c>  // b.any
  45c9b4:	add	x0, sp, #0x70
  45c9b8:	bl	45b854 <ferror@plt+0x58ee4>
  45c9bc:	add	x0, sp, #0x70
  45c9c0:	bl	45b854 <ferror@plt+0x58ee4>
  45c9c4:	cmp	x0, #0x0
  45c9c8:	b.ne	45c968 <ferror@plt+0x59ff8>  // b.any
  45c9cc:	ldr	w0, [sp, #168]
  45c9d0:	cmp	w0, #0x0
  45c9d4:	b.eq	45c9e0 <ferror@plt+0x5a070>  // b.none
  45c9d8:	mov	w0, #0x0                   	// #0
  45c9dc:	b	45cc58 <ferror@plt+0x5a2e8>
  45c9e0:	ldr	x0, [sp, #280]
  45c9e4:	cmp	x0, #0x0
  45c9e8:	b.ne	45c9f4 <ferror@plt+0x5a084>  // b.any
  45c9ec:	mov	w0, #0x1                   	// #1
  45c9f0:	b	45cc58 <ferror@plt+0x5a2e8>
  45c9f4:	ldr	x0, [sp, #280]
  45c9f8:	lsl	x0, x0, #5
  45c9fc:	ldr	x3, [sp, #24]
  45ca00:	ldr	x2, [sp, #32]
  45ca04:	mov	x1, x0
  45ca08:	ldr	x0, [sp, #72]
  45ca0c:	bl	454bec <ferror@plt+0x5227c>
  45ca10:	mov	x1, x0
  45ca14:	ldr	x0, [sp, #16]
  45ca18:	str	x1, [x0, #8]
  45ca1c:	ldr	x0, [sp, #16]
  45ca20:	ldr	x0, [x0, #8]
  45ca24:	cmp	x0, #0x0
  45ca28:	b.ne	45ca34 <ferror@plt+0x5a0c4>  // b.any
  45ca2c:	mov	w0, #0x0                   	// #0
  45ca30:	b	45cc58 <ferror@plt+0x5a2e8>
  45ca34:	ldr	x0, [sp, #16]
  45ca38:	ldr	x1, [sp, #280]
  45ca3c:	str	x1, [x0]
  45ca40:	ldr	x0, [sp, #16]
  45ca44:	ldr	x3, [x0, #8]
  45ca48:	ldr	x0, [sp, #280]
  45ca4c:	lsl	x0, x0, #5
  45ca50:	mov	x2, x0
  45ca54:	mov	w1, #0x0                   	// #0
  45ca58:	mov	x0, x3
  45ca5c:	bl	402530 <memset@plt>
  45ca60:	str	xzr, [sp, #280]
  45ca64:	ldr	w0, [sp, #232]
  45ca68:	cmp	w0, #0x0
  45ca6c:	b.ne	45cc34 <ferror@plt+0x5a2c4>  // b.any
  45ca70:	add	x0, sp, #0xb0
  45ca74:	bl	45b854 <ferror@plt+0x58ee4>
  45ca78:	str	x0, [sp, #256]
  45ca7c:	ldr	x0, [sp, #256]
  45ca80:	cmp	x0, #0x0
  45ca84:	b.ne	45cab4 <ferror@plt+0x5a144>  // b.any
  45ca88:	ldr	x0, [sp, #16]
  45ca8c:	ldr	x4, [x0, #8]
  45ca90:	ldr	x0, [sp, #16]
  45ca94:	ldr	x1, [x0]
  45ca98:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45ca9c:	add	x3, x0, #0x818
  45caa0:	mov	x2, #0x20                  	// #32
  45caa4:	mov	x0, x4
  45caa8:	bl	460a00 <ferror@plt+0x5e090>
  45caac:	mov	w0, #0x1                   	// #1
  45cab0:	b	45cc58 <ferror@plt+0x5a2e8>
  45cab4:	ldr	x0, [sp, #256]
  45cab8:	str	x0, [sp, #80]
  45cabc:	add	x0, sp, #0xb0
  45cac0:	bl	45b854 <ferror@plt+0x58ee4>
  45cac4:	str	w0, [sp, #88]
  45cac8:	add	x0, sp, #0xb0
  45cacc:	bl	45b2cc <ferror@plt+0x5895c>
  45cad0:	and	w0, w0, #0xff
  45cad4:	str	w0, [sp, #92]
  45cad8:	add	x0, sp, #0x70
  45cadc:	add	x1, sp, #0xb0
  45cae0:	ldp	x2, x3, [x1]
  45cae4:	stp	x2, x3, [x0]
  45cae8:	ldp	x2, x3, [x1, #16]
  45caec:	stp	x2, x3, [x0, #16]
  45caf0:	ldp	x2, x3, [x1, #32]
  45caf4:	stp	x2, x3, [x0, #32]
  45caf8:	ldp	x2, x3, [x1, #48]
  45cafc:	stp	x2, x3, [x0, #48]
  45cb00:	str	xzr, [sp, #272]
  45cb04:	b	45cb1c <ferror@plt+0x5a1ac>
  45cb08:	ldr	x0, [sp, #272]
  45cb0c:	add	x0, x0, #0x1
  45cb10:	str	x0, [sp, #272]
  45cb14:	add	x0, sp, #0x70
  45cb18:	bl	45b854 <ferror@plt+0x58ee4>
  45cb1c:	add	x0, sp, #0x70
  45cb20:	bl	45b854 <ferror@plt+0x58ee4>
  45cb24:	cmp	x0, #0x0
  45cb28:	b.ne	45cb08 <ferror@plt+0x5a198>  // b.any
  45cb2c:	ldr	x0, [sp, #272]
  45cb30:	cmp	x0, #0x0
  45cb34:	b.ne	45cb50 <ferror@plt+0x5a1e0>  // b.any
  45cb38:	str	xzr, [sp, #264]
  45cb3c:	add	x0, sp, #0xb0
  45cb40:	bl	45b854 <ferror@plt+0x58ee4>
  45cb44:	add	x0, sp, #0xb0
  45cb48:	bl	45b854 <ferror@plt+0x58ee4>
  45cb4c:	b	45cbe8 <ferror@plt+0x5a278>
  45cb50:	ldr	x0, [sp, #272]
  45cb54:	lsl	x0, x0, #3
  45cb58:	ldr	x3, [sp, #24]
  45cb5c:	ldr	x2, [sp, #32]
  45cb60:	mov	x1, x0
  45cb64:	ldr	x0, [sp, #72]
  45cb68:	bl	454bec <ferror@plt+0x5227c>
  45cb6c:	str	x0, [sp, #264]
  45cb70:	ldr	x0, [sp, #264]
  45cb74:	cmp	x0, #0x0
  45cb78:	b.eq	45cc3c <ferror@plt+0x5a2cc>  // b.none
  45cb7c:	str	xzr, [sp, #272]
  45cb80:	add	x0, sp, #0xb0
  45cb84:	bl	45b854 <ferror@plt+0x58ee4>
  45cb88:	str	x0, [sp, #248]
  45cb8c:	add	x0, sp, #0xb0
  45cb90:	bl	45b854 <ferror@plt+0x58ee4>
  45cb94:	str	x0, [sp, #240]
  45cb98:	ldr	x0, [sp, #248]
  45cb9c:	cmp	x0, #0x0
  45cba0:	b.eq	45cbe4 <ferror@plt+0x5a274>  // b.none
  45cba4:	ldr	x0, [sp, #272]
  45cba8:	lsl	x0, x0, #3
  45cbac:	ldr	x1, [sp, #264]
  45cbb0:	add	x0, x1, x0
  45cbb4:	ldr	x1, [sp, #248]
  45cbb8:	str	w1, [x0]
  45cbbc:	ldr	x0, [sp, #272]
  45cbc0:	lsl	x0, x0, #3
  45cbc4:	ldr	x1, [sp, #264]
  45cbc8:	add	x0, x1, x0
  45cbcc:	ldr	x1, [sp, #240]
  45cbd0:	str	w1, [x0, #4]
  45cbd4:	ldr	x0, [sp, #272]
  45cbd8:	add	x0, x0, #0x1
  45cbdc:	str	x0, [sp, #272]
  45cbe0:	b	45cb80 <ferror@plt+0x5a210>
  45cbe4:	nop
  45cbe8:	ldr	x0, [sp, #272]
  45cbec:	str	x0, [sp, #96]
  45cbf0:	ldr	x0, [sp, #264]
  45cbf4:	str	x0, [sp, #104]
  45cbf8:	ldr	x0, [sp, #16]
  45cbfc:	ldr	x1, [x0, #8]
  45cc00:	ldr	x0, [sp, #280]
  45cc04:	lsl	x0, x0, #5
  45cc08:	add	x0, x1, x0
  45cc0c:	mov	x3, x0
  45cc10:	add	x2, sp, #0x50
  45cc14:	ldp	x0, x1, [x2]
  45cc18:	stp	x0, x1, [x3]
  45cc1c:	ldp	x0, x1, [x2, #16]
  45cc20:	stp	x0, x1, [x3, #16]
  45cc24:	ldr	x0, [sp, #280]
  45cc28:	add	x0, x0, #0x1
  45cc2c:	str	x0, [sp, #280]
  45cc30:	b	45ca64 <ferror@plt+0x5a0f4>
  45cc34:	nop
  45cc38:	b	45cc40 <ferror@plt+0x5a2d0>
  45cc3c:	nop
  45cc40:	ldr	x3, [sp, #24]
  45cc44:	ldr	x2, [sp, #32]
  45cc48:	ldr	x1, [sp, #16]
  45cc4c:	ldr	x0, [sp, #72]
  45cc50:	bl	45bab4 <ferror@plt+0x59144>
  45cc54:	mov	w0, #0x0                   	// #0
  45cc58:	ldp	x29, x30, [sp], #288
  45cc5c:	ret
  45cc60:	stp	x29, x30, [sp, #-96]!
  45cc64:	mov	x29, sp
  45cc68:	str	x0, [sp, #40]
  45cc6c:	str	x1, [sp, #32]
  45cc70:	str	x2, [sp, #24]
  45cc74:	str	x3, [sp, #16]
  45cc78:	ldr	x0, [sp, #32]
  45cc7c:	sub	x1, x0, #0x1
  45cc80:	ldr	x0, [sp, #40]
  45cc84:	ldr	x0, [x0]
  45cc88:	cmp	x1, x0
  45cc8c:	b.cs	45ccd4 <ferror@plt+0x5a364>  // b.hs, b.nlast
  45cc90:	ldr	x0, [sp, #40]
  45cc94:	ldr	x1, [x0, #8]
  45cc98:	ldr	x0, [sp, #32]
  45cc9c:	lsl	x0, x0, #5
  45cca0:	sub	x0, x0, #0x20
  45cca4:	add	x0, x1, x0
  45cca8:	ldr	x0, [x0]
  45ccac:	ldr	x1, [sp, #32]
  45ccb0:	cmp	x1, x0
  45ccb4:	b.ne	45ccd4 <ferror@plt+0x5a364>  // b.any
  45ccb8:	ldr	x0, [sp, #40]
  45ccbc:	ldr	x1, [x0, #8]
  45ccc0:	ldr	x0, [sp, #32]
  45ccc4:	lsl	x0, x0, #5
  45ccc8:	sub	x0, x0, #0x20
  45cccc:	add	x0, x1, x0
  45ccd0:	b	45cd48 <ferror@plt+0x5a3d8>
  45ccd4:	add	x0, sp, #0x38
  45ccd8:	mov	x2, #0x20                  	// #32
  45ccdc:	mov	w1, #0x0                   	// #0
  45cce0:	bl	402530 <memset@plt>
  45cce4:	ldr	x0, [sp, #32]
  45cce8:	str	x0, [sp, #56]
  45ccec:	ldr	x0, [sp, #40]
  45ccf0:	ldr	x1, [x0, #8]
  45ccf4:	ldr	x0, [sp, #40]
  45ccf8:	ldr	x2, [x0]
  45ccfc:	add	x5, sp, #0x38
  45cd00:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45cd04:	add	x4, x0, #0x818
  45cd08:	mov	x3, #0x20                  	// #32
  45cd0c:	mov	x0, x5
  45cd10:	bl	402560 <bsearch@plt>
  45cd14:	str	x0, [sp, #88]
  45cd18:	ldr	x0, [sp, #88]
  45cd1c:	cmp	x0, #0x0
  45cd20:	b.ne	45cd44 <ferror@plt+0x5a3d4>  // b.any
  45cd24:	ldr	x3, [sp, #24]
  45cd28:	mov	w2, #0x0                   	// #0
  45cd2c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45cd30:	add	x1, x0, #0x110
  45cd34:	ldr	x0, [sp, #16]
  45cd38:	blr	x3
  45cd3c:	mov	x0, #0x0                   	// #0
  45cd40:	b	45cd48 <ferror@plt+0x5a3d8>
  45cd44:	ldr	x0, [sp, #88]
  45cd48:	ldp	x29, x30, [sp], #96
  45cd4c:	ret
  45cd50:	stp	x29, x30, [sp, #-224]!
  45cd54:	mov	x29, sp
  45cd58:	str	x0, [sp, #104]
  45cd5c:	str	x1, [sp, #96]
  45cd60:	str	x2, [sp, #88]
  45cd64:	str	x3, [sp, #80]
  45cd68:	str	x4, [sp, #72]
  45cd6c:	str	w5, [sp, #68]
  45cd70:	str	x6, [sp, #56]
  45cd74:	str	x7, [sp, #48]
  45cd78:	ldr	x1, [sp, #80]
  45cd7c:	ldr	x0, [sp, #48]
  45cd80:	cmp	x1, x0
  45cd84:	b.cc	45cda8 <ferror@plt+0x5a438>  // b.lo, b.ul, b.last
  45cd88:	ldr	x3, [sp, #224]
  45cd8c:	mov	w2, #0x0                   	// #0
  45cd90:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45cd94:	add	x1, x0, #0x130
  45cd98:	ldr	x0, [sp, #232]
  45cd9c:	blr	x3
  45cda0:	mov	w0, #0x0                   	// #0
  45cda4:	b	45cf00 <ferror@plt+0x5a590>
  45cda8:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45cdac:	add	x0, x0, #0x150
  45cdb0:	str	x0, [sp, #144]
  45cdb4:	ldr	x0, [sp, #56]
  45cdb8:	str	x0, [sp, #152]
  45cdbc:	ldr	x1, [sp, #56]
  45cdc0:	ldr	x0, [sp, #80]
  45cdc4:	add	x0, x1, x0
  45cdc8:	str	x0, [sp, #160]
  45cdcc:	ldr	x1, [sp, #48]
  45cdd0:	ldr	x0, [sp, #80]
  45cdd4:	sub	x0, x1, x0
  45cdd8:	str	x0, [sp, #168]
  45cddc:	ldr	w0, [sp, #68]
  45cde0:	str	w0, [sp, #176]
  45cde4:	ldr	x0, [sp, #224]
  45cde8:	str	x0, [sp, #184]
  45cdec:	ldr	x0, [sp, #232]
  45cdf0:	str	x0, [sp, #192]
  45cdf4:	str	wzr, [sp, #200]
  45cdf8:	ldr	w0, [sp, #200]
  45cdfc:	cmp	w0, #0x0
  45ce00:	b.eq	45ce0c <ferror@plt+0x5a49c>  // b.none
  45ce04:	mov	w0, #0x0                   	// #0
  45ce08:	b	45cf00 <ferror@plt+0x5a590>
  45ce0c:	ldr	x0, [sp, #88]
  45ce10:	ldr	w1, [x0, #48]
  45ce14:	add	x0, sp, #0x90
  45ce18:	bl	45b6dc <ferror@plt+0x58d6c>
  45ce1c:	str	x0, [sp, #216]
  45ce20:	ldr	x0, [sp, #88]
  45ce24:	ldr	w1, [x0, #48]
  45ce28:	add	x0, sp, #0x90
  45ce2c:	bl	45b6dc <ferror@plt+0x58d6c>
  45ce30:	str	x0, [sp, #208]
  45ce34:	ldr	x0, [sp, #216]
  45ce38:	cmp	x0, #0x0
  45ce3c:	b.ne	45ce4c <ferror@plt+0x5a4dc>  // b.any
  45ce40:	ldr	x0, [sp, #208]
  45ce44:	cmp	x0, #0x0
  45ce48:	b.eq	45cee4 <ferror@plt+0x5a574>  // b.none
  45ce4c:	ldr	x0, [sp, #88]
  45ce50:	ldr	w0, [x0, #48]
  45ce54:	mov	w1, w0
  45ce58:	ldr	x0, [sp, #216]
  45ce5c:	bl	45b798 <ferror@plt+0x58e28>
  45ce60:	cmp	w0, #0x0
  45ce64:	b.eq	45ce74 <ferror@plt+0x5a504>  // b.none
  45ce68:	ldr	x0, [sp, #208]
  45ce6c:	str	x0, [sp, #72]
  45ce70:	b	45cdf8 <ferror@plt+0x5a488>
  45ce74:	ldr	x1, [sp, #216]
  45ce78:	ldr	x0, [sp, #72]
  45ce7c:	add	x0, x1, x0
  45ce80:	str	x0, [sp, #120]
  45ce84:	ldr	x1, [sp, #208]
  45ce88:	ldr	x0, [sp, #72]
  45ce8c:	add	x0, x1, x0
  45ce90:	str	x0, [sp, #128]
  45ce94:	ldr	x0, [sp, #88]
  45ce98:	str	x0, [sp, #136]
  45ce9c:	add	x2, sp, #0x10
  45cea0:	add	x3, sp, #0x78
  45cea4:	ldp	x0, x1, [x3]
  45cea8:	stp	x0, x1, [x2]
  45ceac:	ldr	x0, [x3, #16]
  45ceb0:	str	x0, [x2, #16]
  45ceb4:	add	x0, sp, #0x10
  45ceb8:	ldr	x5, [sp, #240]
  45cebc:	ldr	x4, [sp, #232]
  45cec0:	ldr	x3, [sp, #224]
  45cec4:	mov	x2, x0
  45cec8:	ldr	x1, [sp, #96]
  45cecc:	ldr	x0, [sp, #104]
  45ced0:	bl	45c440 <ferror@plt+0x59ad0>
  45ced4:	cmp	w0, #0x0
  45ced8:	b.ne	45cdf8 <ferror@plt+0x5a488>  // b.any
  45cedc:	mov	w0, #0x0                   	// #0
  45cee0:	b	45cf00 <ferror@plt+0x5a590>
  45cee4:	nop
  45cee8:	ldr	w0, [sp, #200]
  45ceec:	cmp	w0, #0x0
  45cef0:	b.eq	45cefc <ferror@plt+0x5a58c>  // b.none
  45cef4:	mov	w0, #0x0                   	// #0
  45cef8:	b	45cf00 <ferror@plt+0x5a590>
  45cefc:	mov	w0, #0x1                   	// #1
  45cf00:	ldp	x29, x30, [sp], #224
  45cf04:	ret
  45cf08:	sub	sp, sp, #0x110
  45cf0c:	stp	x29, x30, [sp, #48]
  45cf10:	add	x29, sp, #0x30
  45cf14:	str	x0, [sp, #152]
  45cf18:	str	x1, [sp, #144]
  45cf1c:	str	x2, [sp, #136]
  45cf20:	str	x3, [sp, #128]
  45cf24:	str	x4, [sp, #120]
  45cf28:	str	x5, [sp, #112]
  45cf2c:	str	x6, [sp, #104]
  45cf30:	str	w7, [sp, #100]
  45cf34:	b	45d3d4 <ferror@plt+0x5aa64>
  45cf38:	ldr	x0, [sp, #136]
  45cf3c:	bl	45b854 <ferror@plt+0x58ee4>
  45cf40:	str	x0, [sp, #208]
  45cf44:	ldr	x0, [sp, #208]
  45cf48:	cmp	x0, #0x0
  45cf4c:	b.ne	45cf58 <ferror@plt+0x5a5e8>  // b.any
  45cf50:	mov	w0, #0x1                   	// #1
  45cf54:	b	45d3e8 <ferror@plt+0x5aa78>
  45cf58:	ldr	x0, [sp, #296]
  45cf5c:	add	x0, x0, #0x58
  45cf60:	ldr	x3, [sp, #288]
  45cf64:	ldr	x2, [sp, #280]
  45cf68:	ldr	x1, [sp, #208]
  45cf6c:	bl	45cc60 <ferror@plt+0x5a2f0>
  45cf70:	str	x0, [sp, #200]
  45cf74:	ldr	x0, [sp, #200]
  45cf78:	cmp	x0, #0x0
  45cf7c:	b.ne	45cf88 <ferror@plt+0x5a618>  // b.any
  45cf80:	mov	w0, #0x0                   	// #0
  45cf84:	b	45d3e8 <ferror@plt+0x5aa78>
  45cf88:	ldr	x0, [sp, #312]
  45cf8c:	cmp	x0, #0x0
  45cf90:	b.eq	45cfa4 <ferror@plt+0x5a634>  // b.none
  45cf94:	ldr	x0, [sp, #200]
  45cf98:	ldr	w1, [x0, #8]
  45cf9c:	ldr	x0, [sp, #312]
  45cfa0:	str	w1, [x0]
  45cfa4:	str	xzr, [sp, #264]
  45cfa8:	str	wzr, [sp, #260]
  45cfac:	str	xzr, [sp, #248]
  45cfb0:	str	wzr, [sp, #244]
  45cfb4:	str	wzr, [sp, #240]
  45cfb8:	str	xzr, [sp, #232]
  45cfbc:	str	wzr, [sp, #228]
  45cfc0:	str	xzr, [sp, #216]
  45cfc4:	b	45d208 <ferror@plt+0x5a898>
  45cfc8:	ldr	x0, [sp, #200]
  45cfcc:	ldr	x1, [x0, #24]
  45cfd0:	ldr	x0, [sp, #216]
  45cfd4:	lsl	x0, x0, #3
  45cfd8:	add	x0, x1, x0
  45cfdc:	ldr	w8, [x0, #4]
  45cfe0:	ldr	x0, [sp, #296]
  45cfe4:	ldr	w1, [x0, #44]
  45cfe8:	ldr	x0, [sp, #296]
  45cfec:	ldr	w2, [x0, #40]
  45cff0:	ldr	x0, [sp, #296]
  45cff4:	ldr	w3, [x0, #48]
  45cff8:	add	x0, sp, #0xb8
  45cffc:	str	x0, [sp]
  45d000:	ldr	x7, [sp, #272]
  45d004:	ldr	x6, [sp, #120]
  45d008:	ldr	x5, [sp, #128]
  45d00c:	mov	w4, w3
  45d010:	mov	w3, w2
  45d014:	mov	w2, w1
  45d018:	ldr	x1, [sp, #136]
  45d01c:	mov	w0, w8
  45d020:	bl	45bb84 <ferror@plt+0x59214>
  45d024:	cmp	w0, #0x0
  45d028:	b.ne	45d034 <ferror@plt+0x5a6c4>  // b.any
  45d02c:	mov	w0, #0x0                   	// #0
  45d030:	b	45d3e8 <ferror@plt+0x5aa78>
  45d034:	ldr	x0, [sp, #200]
  45d038:	ldr	x1, [x0, #24]
  45d03c:	ldr	x0, [sp, #216]
  45d040:	lsl	x0, x0, #3
  45d044:	add	x0, x1, x0
  45d048:	ldr	w0, [x0]
  45d04c:	cmp	w0, #0x55
  45d050:	b.eq	45d108 <ferror@plt+0x5a798>  // b.none
  45d054:	cmp	w0, #0x55
  45d058:	b.hi	45d1c8 <ferror@plt+0x5a858>  // b.pmore
  45d05c:	cmp	w0, #0x1b
  45d060:	b.eq	45d19c <ferror@plt+0x5a82c>  // b.none
  45d064:	cmp	w0, #0x1b
  45d068:	b.hi	45d1c8 <ferror@plt+0x5a858>  // b.pmore
  45d06c:	cmp	w0, #0x12
  45d070:	b.eq	45d0c0 <ferror@plt+0x5a750>  // b.none
  45d074:	cmp	w0, #0x12
  45d078:	b.hi	45d1c8 <ferror@plt+0x5a858>  // b.pmore
  45d07c:	cmp	w0, #0x11
  45d080:	b.eq	45d0a0 <ferror@plt+0x5a730>  // b.none
  45d084:	cmp	w0, #0x11
  45d088:	b.hi	45d1c8 <ferror@plt+0x5a858>  // b.pmore
  45d08c:	cmp	w0, #0x3
  45d090:	b.eq	45d170 <ferror@plt+0x5a800>  // b.none
  45d094:	cmp	w0, #0x10
  45d098:	b.eq	45d134 <ferror@plt+0x5a7c4>  // b.none
  45d09c:	b	45d1c8 <ferror@plt+0x5a858>
  45d0a0:	ldr	w0, [sp, #184]
  45d0a4:	cmp	w0, #0x1
  45d0a8:	b.ne	45d1d0 <ferror@plt+0x5a860>  // b.any
  45d0ac:	ldr	x0, [sp, #192]
  45d0b0:	str	x0, [sp, #264]
  45d0b4:	mov	w0, #0x1                   	// #1
  45d0b8:	str	w0, [sp, #260]
  45d0bc:	b	45d1d0 <ferror@plt+0x5a860>
  45d0c0:	ldr	w0, [sp, #184]
  45d0c4:	cmp	w0, #0x1
  45d0c8:	b.ne	45d0e0 <ferror@plt+0x5a770>  // b.any
  45d0cc:	ldr	x0, [sp, #192]
  45d0d0:	str	x0, [sp, #248]
  45d0d4:	mov	w0, #0x1                   	// #1
  45d0d8:	str	w0, [sp, #244]
  45d0dc:	b	45d1d8 <ferror@plt+0x5a868>
  45d0e0:	ldr	w0, [sp, #184]
  45d0e4:	cmp	w0, #0x2
  45d0e8:	b.ne	45d1d8 <ferror@plt+0x5a868>  // b.any
  45d0ec:	ldr	x0, [sp, #192]
  45d0f0:	str	x0, [sp, #248]
  45d0f4:	mov	w0, #0x1                   	// #1
  45d0f8:	str	w0, [sp, #244]
  45d0fc:	mov	w0, #0x1                   	// #1
  45d100:	str	w0, [sp, #240]
  45d104:	b	45d1d8 <ferror@plt+0x5a868>
  45d108:	ldr	w0, [sp, #184]
  45d10c:	cmp	w0, #0x2
  45d110:	b.eq	45d120 <ferror@plt+0x5a7b0>  // b.none
  45d114:	ldr	w0, [sp, #184]
  45d118:	cmp	w0, #0x8
  45d11c:	b.ne	45d1e0 <ferror@plt+0x5a870>  // b.any
  45d120:	ldr	x0, [sp, #192]
  45d124:	str	x0, [sp, #232]
  45d128:	mov	w0, #0x1                   	// #1
  45d12c:	str	w0, [sp, #228]
  45d130:	b	45d1e0 <ferror@plt+0x5a870>
  45d134:	ldr	x0, [sp, #200]
  45d138:	ldr	w0, [x0, #8]
  45d13c:	cmp	w0, #0x11
  45d140:	b.ne	45d1e8 <ferror@plt+0x5a878>  // b.any
  45d144:	ldr	w0, [sp, #184]
  45d148:	cmp	w0, #0x2
  45d14c:	b.eq	45d15c <ferror@plt+0x5a7ec>  // b.none
  45d150:	ldr	w0, [sp, #184]
  45d154:	cmp	w0, #0x8
  45d158:	b.ne	45d1e8 <ferror@plt+0x5a878>  // b.any
  45d15c:	ldr	x0, [sp, #192]
  45d160:	mov	x1, x0
  45d164:	ldr	x0, [sp, #296]
  45d168:	str	x1, [x0, #56]
  45d16c:	b	45d1e8 <ferror@plt+0x5a878>
  45d170:	ldr	x0, [sp, #200]
  45d174:	ldr	w0, [x0, #8]
  45d178:	cmp	w0, #0x11
  45d17c:	b.ne	45d1f0 <ferror@plt+0x5a880>  // b.any
  45d180:	ldr	w0, [sp, #184]
  45d184:	cmp	w0, #0x4
  45d188:	b.ne	45d1f0 <ferror@plt+0x5a880>  // b.any
  45d18c:	ldr	x1, [sp, #192]
  45d190:	ldr	x0, [sp, #296]
  45d194:	str	x1, [x0, #64]
  45d198:	b	45d1f0 <ferror@plt+0x5a880>
  45d19c:	ldr	x0, [sp, #200]
  45d1a0:	ldr	w0, [x0, #8]
  45d1a4:	cmp	w0, #0x11
  45d1a8:	b.ne	45d1f8 <ferror@plt+0x5a888>  // b.any
  45d1ac:	ldr	w0, [sp, #184]
  45d1b0:	cmp	w0, #0x4
  45d1b4:	b.ne	45d1f8 <ferror@plt+0x5a888>  // b.any
  45d1b8:	ldr	x1, [sp, #192]
  45d1bc:	ldr	x0, [sp, #296]
  45d1c0:	str	x1, [x0, #72]
  45d1c4:	b	45d1f8 <ferror@plt+0x5a888>
  45d1c8:	nop
  45d1cc:	b	45d1fc <ferror@plt+0x5a88c>
  45d1d0:	nop
  45d1d4:	b	45d1fc <ferror@plt+0x5a88c>
  45d1d8:	nop
  45d1dc:	b	45d1fc <ferror@plt+0x5a88c>
  45d1e0:	nop
  45d1e4:	b	45d1fc <ferror@plt+0x5a88c>
  45d1e8:	nop
  45d1ec:	b	45d1fc <ferror@plt+0x5a88c>
  45d1f0:	nop
  45d1f4:	b	45d1fc <ferror@plt+0x5a88c>
  45d1f8:	nop
  45d1fc:	ldr	x0, [sp, #216]
  45d200:	add	x0, x0, #0x1
  45d204:	str	x0, [sp, #216]
  45d208:	ldr	x0, [sp, #200]
  45d20c:	ldr	x0, [x0, #16]
  45d210:	ldr	x1, [sp, #216]
  45d214:	cmp	x1, x0
  45d218:	b.cc	45cfc8 <ferror@plt+0x5a658>  // b.lo, b.ul, b.last
  45d21c:	ldr	x0, [sp, #200]
  45d220:	ldr	w0, [x0, #8]
  45d224:	cmp	w0, #0x11
  45d228:	b.eq	45d23c <ferror@plt+0x5a8cc>  // b.none
  45d22c:	ldr	x0, [sp, #200]
  45d230:	ldr	w0, [x0, #8]
  45d234:	cmp	w0, #0x2e
  45d238:	b.ne	45d364 <ferror@plt+0x5a9f4>  // b.any
  45d23c:	ldr	w0, [sp, #228]
  45d240:	cmp	w0, #0x0
  45d244:	b.eq	45d294 <ferror@plt+0x5a924>  // b.none
  45d248:	ldr	x0, [sp, #304]
  45d24c:	str	x0, [sp, #16]
  45d250:	ldr	x0, [sp, #288]
  45d254:	str	x0, [sp, #8]
  45d258:	ldr	x0, [sp, #280]
  45d25c:	str	x0, [sp]
  45d260:	ldr	x7, [sp, #104]
  45d264:	ldr	x6, [sp, #112]
  45d268:	ldr	w5, [sp, #100]
  45d26c:	ldr	x4, [sp, #264]
  45d270:	ldr	x3, [sp, #232]
  45d274:	ldr	x2, [sp, #296]
  45d278:	ldr	x1, [sp, #144]
  45d27c:	ldr	x0, [sp, #152]
  45d280:	bl	45cd50 <ferror@plt+0x5a3e0>
  45d284:	cmp	w0, #0x0
  45d288:	b.ne	45d328 <ferror@plt+0x5a9b8>  // b.any
  45d28c:	mov	w0, #0x0                   	// #0
  45d290:	b	45d3e8 <ferror@plt+0x5aa78>
  45d294:	ldr	w0, [sp, #260]
  45d298:	cmp	w0, #0x0
  45d29c:	b.eq	45d328 <ferror@plt+0x5a9b8>  // b.none
  45d2a0:	ldr	w0, [sp, #244]
  45d2a4:	cmp	w0, #0x0
  45d2a8:	b.eq	45d328 <ferror@plt+0x5a9b8>  // b.none
  45d2ac:	ldr	w0, [sp, #240]
  45d2b0:	cmp	w0, #0x0
  45d2b4:	b.eq	45d2c8 <ferror@plt+0x5a958>  // b.none
  45d2b8:	ldr	x1, [sp, #248]
  45d2bc:	ldr	x0, [sp, #264]
  45d2c0:	add	x0, x1, x0
  45d2c4:	str	x0, [sp, #248]
  45d2c8:	ldr	x0, [sp, #264]
  45d2cc:	str	x0, [sp, #160]
  45d2d0:	ldr	x0, [sp, #248]
  45d2d4:	str	x0, [sp, #168]
  45d2d8:	ldr	x0, [sp, #296]
  45d2dc:	str	x0, [sp, #176]
  45d2e0:	add	x2, sp, #0x40
  45d2e4:	add	x3, sp, #0xa0
  45d2e8:	ldp	x0, x1, [x3]
  45d2ec:	stp	x0, x1, [x2]
  45d2f0:	ldr	x0, [x3, #16]
  45d2f4:	str	x0, [x2, #16]
  45d2f8:	add	x0, sp, #0x40
  45d2fc:	ldr	x5, [sp, #304]
  45d300:	ldr	x4, [sp, #288]
  45d304:	ldr	x3, [sp, #280]
  45d308:	mov	x2, x0
  45d30c:	ldr	x1, [sp, #144]
  45d310:	ldr	x0, [sp, #152]
  45d314:	bl	45c440 <ferror@plt+0x59ad0>
  45d318:	cmp	w0, #0x0
  45d31c:	b.ne	45d328 <ferror@plt+0x5a9b8>  // b.any
  45d320:	mov	w0, #0x0                   	// #0
  45d324:	b	45d3e8 <ferror@plt+0x5aa78>
  45d328:	ldr	x0, [sp, #200]
  45d32c:	ldr	w0, [x0, #8]
  45d330:	cmp	w0, #0x11
  45d334:	b.ne	45d364 <ferror@plt+0x5a9f4>  // b.any
  45d338:	ldr	w0, [sp, #228]
  45d33c:	cmp	w0, #0x0
  45d340:	b.ne	45d35c <ferror@plt+0x5a9ec>  // b.any
  45d344:	ldr	w0, [sp, #260]
  45d348:	cmp	w0, #0x0
  45d34c:	b.eq	45d364 <ferror@plt+0x5a9f4>  // b.none
  45d350:	ldr	w0, [sp, #244]
  45d354:	cmp	w0, #0x0
  45d358:	b.eq	45d364 <ferror@plt+0x5a9f4>  // b.none
  45d35c:	mov	w0, #0x1                   	// #1
  45d360:	b	45d3e8 <ferror@plt+0x5aa78>
  45d364:	ldr	x0, [sp, #200]
  45d368:	ldr	w0, [x0, #12]
  45d36c:	cmp	w0, #0x0
  45d370:	b.eq	45d3d4 <ferror@plt+0x5aa64>  // b.none
  45d374:	str	xzr, [sp, #40]
  45d378:	ldr	x0, [sp, #304]
  45d37c:	str	x0, [sp, #32]
  45d380:	ldr	x0, [sp, #296]
  45d384:	str	x0, [sp, #24]
  45d388:	ldr	x0, [sp, #288]
  45d38c:	str	x0, [sp, #16]
  45d390:	ldr	x0, [sp, #280]
  45d394:	str	x0, [sp, #8]
  45d398:	ldr	x0, [sp, #272]
  45d39c:	str	x0, [sp]
  45d3a0:	ldr	w7, [sp, #100]
  45d3a4:	ldr	x6, [sp, #104]
  45d3a8:	ldr	x5, [sp, #112]
  45d3ac:	ldr	x4, [sp, #120]
  45d3b0:	ldr	x3, [sp, #128]
  45d3b4:	ldr	x2, [sp, #136]
  45d3b8:	ldr	x1, [sp, #144]
  45d3bc:	ldr	x0, [sp, #152]
  45d3c0:	bl	45cf08 <ferror@plt+0x5a598>
  45d3c4:	cmp	w0, #0x0
  45d3c8:	b.ne	45d3d4 <ferror@plt+0x5aa64>  // b.any
  45d3cc:	mov	w0, #0x0                   	// #0
  45d3d0:	b	45d3e8 <ferror@plt+0x5aa78>
  45d3d4:	ldr	x0, [sp, #136]
  45d3d8:	ldr	x0, [x0, #24]
  45d3dc:	cmp	x0, #0x0
  45d3e0:	b.ne	45cf38 <ferror@plt+0x5a5c8>  // b.any
  45d3e4:	mov	w0, #0x1                   	// #1
  45d3e8:	ldp	x29, x30, [sp, #48]
  45d3ec:	add	sp, sp, #0x110
  45d3f0:	ret
  45d3f4:	sub	sp, sp, #0x170
  45d3f8:	stp	x29, x30, [sp, #48]
  45d3fc:	add	x29, sp, #0x30
  45d400:	str	x0, [sp, #120]
  45d404:	str	x1, [sp, #112]
  45d408:	str	x2, [sp, #104]
  45d40c:	str	x3, [sp, #96]
  45d410:	str	x4, [sp, #88]
  45d414:	str	x5, [sp, #80]
  45d418:	str	x6, [sp, #72]
  45d41c:	str	x7, [sp, #64]
  45d420:	str	xzr, [sp, #344]
  45d424:	ldr	x0, [sp, #416]
  45d428:	mov	x2, #0x18                  	// #24
  45d42c:	mov	w1, #0x0                   	// #0
  45d430:	bl	402530 <memset@plt>
  45d434:	ldr	x0, [sp, #424]
  45d438:	mov	x2, #0x18                  	// #24
  45d43c:	mov	w1, #0x0                   	// #0
  45d440:	bl	402530 <memset@plt>
  45d444:	ldr	x0, [sp, #416]
  45d448:	str	xzr, [x0, #24]
  45d44c:	ldr	x0, [sp, #424]
  45d450:	str	xzr, [x0, #24]
  45d454:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45d458:	add	x0, x0, #0x160
  45d45c:	str	x0, [sp, #224]
  45d460:	ldr	x0, [sp, #104]
  45d464:	str	x0, [sp, #232]
  45d468:	ldr	x0, [sp, #104]
  45d46c:	str	x0, [sp, #240]
  45d470:	ldr	x0, [sp, #96]
  45d474:	str	x0, [sp, #248]
  45d478:	ldr	w0, [sp, #384]
  45d47c:	str	w0, [sp, #256]
  45d480:	ldr	x0, [sp, #400]
  45d484:	str	x0, [sp, #264]
  45d488:	ldr	x0, [sp, #408]
  45d48c:	str	x0, [sp, #272]
  45d490:	str	wzr, [sp, #280]
  45d494:	add	x0, sp, #0xc8
  45d498:	mov	x2, #0x18                  	// #24
  45d49c:	mov	w1, #0x0                   	// #0
  45d4a0:	bl	402530 <memset@plt>
  45d4a4:	str	xzr, [sp, #360]
  45d4a8:	b	45d768 <ferror@plt+0x5adf8>
  45d4ac:	ldr	w0, [sp, #280]
  45d4b0:	cmp	w0, #0x0
  45d4b4:	b.ne	45d7b0 <ferror@plt+0x5ae40>  // b.any
  45d4b8:	ldr	x0, [sp, #240]
  45d4bc:	str	x0, [sp, #336]
  45d4c0:	add	x1, sp, #0xc4
  45d4c4:	add	x0, sp, #0xe0
  45d4c8:	bl	45ba54 <ferror@plt+0x590e4>
  45d4cc:	str	x0, [sp, #328]
  45d4d0:	add	x0, sp, #0x80
  45d4d4:	add	x1, sp, #0xe0
  45d4d8:	ldp	x2, x3, [x1]
  45d4dc:	stp	x2, x3, [x0]
  45d4e0:	ldp	x2, x3, [x1, #16]
  45d4e4:	stp	x2, x3, [x0, #16]
  45d4e8:	ldp	x2, x3, [x1, #32]
  45d4ec:	stp	x2, x3, [x0, #32]
  45d4f0:	ldp	x2, x3, [x1, #48]
  45d4f4:	stp	x2, x3, [x0, #48]
  45d4f8:	ldr	x0, [sp, #328]
  45d4fc:	str	x0, [sp, #152]
  45d500:	add	x0, sp, #0xe0
  45d504:	ldr	x1, [sp, #328]
  45d508:	bl	45b200 <ferror@plt+0x58890>
  45d50c:	cmp	w0, #0x0
  45d510:	b.eq	45d7b8 <ferror@plt+0x5ae48>  // b.none
  45d514:	add	x0, sp, #0x80
  45d518:	bl	45b368 <ferror@plt+0x589f8>
  45d51c:	and	w0, w0, #0xffff
  45d520:	str	w0, [sp, #324]
  45d524:	ldr	w0, [sp, #324]
  45d528:	cmp	w0, #0x1
  45d52c:	b.le	45d53c <ferror@plt+0x5abcc>
  45d530:	ldr	w0, [sp, #324]
  45d534:	cmp	w0, #0x4
  45d538:	b.le	45d554 <ferror@plt+0x5abe4>
  45d53c:	add	x2, sp, #0x80
  45d540:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45d544:	add	x1, x0, #0x170
  45d548:	mov	x0, x2
  45d54c:	bl	45b124 <ferror@plt+0x587b4>
  45d550:	b	45d7ec <ferror@plt+0x5ae7c>
  45d554:	add	x0, sp, #0xc8
  45d558:	mov	x4, x0
  45d55c:	ldr	x3, [sp, #408]
  45d560:	ldr	x2, [sp, #400]
  45d564:	mov	x1, #0x8                   	// #8
  45d568:	ldr	x0, [sp, #120]
  45d56c:	bl	454f38 <ferror@plt+0x525c8>
  45d570:	str	x0, [sp, #312]
  45d574:	ldr	x0, [sp, #312]
  45d578:	cmp	x0, #0x0
  45d57c:	b.eq	45d7c0 <ferror@plt+0x5ae50>  // b.none
  45d580:	ldr	x3, [sp, #408]
  45d584:	ldr	x2, [sp, #400]
  45d588:	mov	x1, #0x88                  	// #136
  45d58c:	ldr	x0, [sp, #120]
  45d590:	bl	454bec <ferror@plt+0x5227c>
  45d594:	str	x0, [sp, #304]
  45d598:	ldr	x0, [sp, #304]
  45d59c:	cmp	x0, #0x0
  45d5a0:	b.eq	45d7c8 <ferror@plt+0x5ae58>  // b.none
  45d5a4:	ldr	x0, [sp, #312]
  45d5a8:	ldr	x1, [sp, #304]
  45d5ac:	str	x1, [x0]
  45d5b0:	ldr	x0, [sp, #360]
  45d5b4:	add	x0, x0, #0x1
  45d5b8:	str	x0, [sp, #360]
  45d5bc:	ldr	x0, [sp, #304]
  45d5c0:	add	x0, x0, #0x58
  45d5c4:	mov	x2, #0x10                  	// #16
  45d5c8:	mov	w1, #0x0                   	// #0
  45d5cc:	bl	402530 <memset@plt>
  45d5d0:	ldr	w1, [sp, #196]
  45d5d4:	add	x0, sp, #0x80
  45d5d8:	bl	45b6a0 <ferror@plt+0x58d30>
  45d5dc:	str	x0, [sp, #296]
  45d5e0:	ldr	x0, [sp, #304]
  45d5e4:	add	x0, x0, #0x58
  45d5e8:	mov	x7, x0
  45d5ec:	ldr	x6, [sp, #408]
  45d5f0:	ldr	x5, [sp, #400]
  45d5f4:	ldr	w4, [sp, #384]
  45d5f8:	ldr	x3, [sp, #80]
  45d5fc:	ldr	x2, [sp, #88]
  45d600:	ldr	x1, [sp, #296]
  45d604:	ldr	x0, [sp, #120]
  45d608:	bl	45c880 <ferror@plt+0x59f10>
  45d60c:	cmp	w0, #0x0
  45d610:	b.eq	45d7d0 <ferror@plt+0x5ae60>  // b.none
  45d614:	add	x0, sp, #0x80
  45d618:	bl	45b2cc <ferror@plt+0x5895c>
  45d61c:	and	w0, w0, #0xff
  45d620:	str	w0, [sp, #292]
  45d624:	ldr	x0, [sp, #304]
  45d628:	ldr	x1, [sp, #344]
  45d62c:	str	x1, [x0, #24]
  45d630:	ldr	w0, [sp, #196]
  45d634:	cmp	w0, #0x0
  45d638:	b.eq	45d644 <ferror@plt+0x5acd4>  // b.none
  45d63c:	mov	x0, #0xc                   	// #12
  45d640:	b	45d648 <ferror@plt+0x5acd8>
  45d644:	mov	x0, #0x4                   	// #4
  45d648:	ldr	x1, [sp, #328]
  45d64c:	add	x0, x0, x1
  45d650:	ldr	x1, [sp, #344]
  45d654:	add	x0, x1, x0
  45d658:	str	x0, [sp, #344]
  45d65c:	ldr	x0, [sp, #304]
  45d660:	ldr	x1, [sp, #344]
  45d664:	str	x1, [x0, #32]
  45d668:	ldr	x1, [sp, #144]
  45d66c:	ldr	x0, [sp, #304]
  45d670:	str	x1, [x0]
  45d674:	ldr	x1, [sp, #152]
  45d678:	ldr	x0, [sp, #304]
  45d67c:	str	x1, [x0, #8]
  45d680:	ldr	x1, [sp, #144]
  45d684:	ldr	x0, [sp, #336]
  45d688:	sub	x0, x1, x0
  45d68c:	mov	x1, x0
  45d690:	ldr	x0, [sp, #304]
  45d694:	str	x1, [x0, #16]
  45d698:	ldr	x0, [sp, #304]
  45d69c:	ldr	w1, [sp, #324]
  45d6a0:	str	w1, [x0, #40]
  45d6a4:	ldr	w1, [sp, #196]
  45d6a8:	ldr	x0, [sp, #304]
  45d6ac:	str	w1, [x0, #44]
  45d6b0:	ldr	x0, [sp, #304]
  45d6b4:	ldr	w1, [sp, #292]
  45d6b8:	str	w1, [x0, #48]
  45d6bc:	ldr	x0, [sp, #304]
  45d6c0:	str	xzr, [x0, #64]
  45d6c4:	ldr	x0, [sp, #304]
  45d6c8:	str	xzr, [x0, #72]
  45d6cc:	ldr	x0, [sp, #304]
  45d6d0:	str	xzr, [x0, #80]
  45d6d4:	ldr	x0, [sp, #304]
  45d6d8:	str	xzr, [x0, #56]
  45d6dc:	ldr	x0, [sp, #304]
  45d6e0:	str	xzr, [x0, #104]
  45d6e4:	ldr	x0, [sp, #304]
  45d6e8:	str	xzr, [x0, #112]
  45d6ec:	ldr	x0, [sp, #304]
  45d6f0:	str	xzr, [x0, #120]
  45d6f4:	ldr	x0, [sp, #304]
  45d6f8:	str	xzr, [x0, #128]
  45d6fc:	add	x1, sp, #0x80
  45d700:	add	x0, sp, #0xc0
  45d704:	str	x0, [sp, #40]
  45d708:	ldr	x0, [sp, #416]
  45d70c:	str	x0, [sp, #32]
  45d710:	ldr	x0, [sp, #304]
  45d714:	str	x0, [sp, #24]
  45d718:	ldr	x0, [sp, #408]
  45d71c:	str	x0, [sp, #16]
  45d720:	ldr	x0, [sp, #400]
  45d724:	str	x0, [sp, #8]
  45d728:	ldr	x0, [sp, #392]
  45d72c:	str	x0, [sp]
  45d730:	ldr	w7, [sp, #384]
  45d734:	ldr	x6, [sp, #64]
  45d738:	ldr	x5, [sp, #72]
  45d73c:	ldr	x4, [sp, #376]
  45d740:	ldr	x3, [sp, #368]
  45d744:	mov	x2, x1
  45d748:	ldr	x1, [sp, #112]
  45d74c:	ldr	x0, [sp, #120]
  45d750:	bl	45cf08 <ferror@plt+0x5a598>
  45d754:	cmp	w0, #0x0
  45d758:	b.eq	45d7d8 <ferror@plt+0x5ae68>  // b.none
  45d75c:	ldr	w0, [sp, #184]
  45d760:	cmp	w0, #0x0
  45d764:	b.ne	45d7e0 <ferror@plt+0x5ae70>  // b.any
  45d768:	ldr	x0, [sp, #248]
  45d76c:	cmp	x0, #0x0
  45d770:	b.ne	45d4ac <ferror@plt+0x5ab3c>  // b.any
  45d774:	ldr	w0, [sp, #280]
  45d778:	cmp	w0, #0x0
  45d77c:	b.ne	45d7e8 <ferror@plt+0x5ae78>  // b.any
  45d780:	ldr	x0, [sp, #424]
  45d784:	mov	x3, x0
  45d788:	add	x2, sp, #0xc8
  45d78c:	ldp	x0, x1, [x2]
  45d790:	stp	x0, x1, [x3]
  45d794:	ldr	x0, [x2, #16]
  45d798:	str	x0, [x3, #16]
  45d79c:	ldr	x0, [sp, #424]
  45d7a0:	ldr	x1, [sp, #360]
  45d7a4:	str	x1, [x0, #24]
  45d7a8:	mov	w0, #0x1                   	// #1
  45d7ac:	b	45d8c8 <ferror@plt+0x5af58>
  45d7b0:	nop
  45d7b4:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7b8:	nop
  45d7bc:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7c0:	nop
  45d7c4:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7c8:	nop
  45d7cc:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7d0:	nop
  45d7d4:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7d8:	nop
  45d7dc:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7e0:	nop
  45d7e4:	b	45d7ec <ferror@plt+0x5ae7c>
  45d7e8:	nop
  45d7ec:	ldr	x0, [sp, #360]
  45d7f0:	cmp	x0, #0x0
  45d7f4:	b.eq	45d894 <ferror@plt+0x5af24>  // b.none
  45d7f8:	ldr	x0, [sp, #200]
  45d7fc:	str	x0, [sp, #312]
  45d800:	str	xzr, [sp, #352]
  45d804:	b	45d86c <ferror@plt+0x5aefc>
  45d808:	ldr	x0, [sp, #352]
  45d80c:	lsl	x0, x0, #3
  45d810:	ldr	x1, [sp, #312]
  45d814:	add	x0, x1, x0
  45d818:	ldr	x0, [x0]
  45d81c:	add	x0, x0, #0x58
  45d820:	ldr	x3, [sp, #408]
  45d824:	ldr	x2, [sp, #400]
  45d828:	mov	x1, x0
  45d82c:	ldr	x0, [sp, #120]
  45d830:	bl	45bab4 <ferror@plt+0x59144>
  45d834:	ldr	x0, [sp, #352]
  45d838:	lsl	x0, x0, #3
  45d83c:	ldr	x1, [sp, #312]
  45d840:	add	x0, x1, x0
  45d844:	ldr	x0, [x0]
  45d848:	ldr	x4, [sp, #408]
  45d84c:	ldr	x3, [sp, #400]
  45d850:	mov	x2, #0x88                  	// #136
  45d854:	mov	x1, x0
  45d858:	ldr	x0, [sp, #120]
  45d85c:	bl	454e2c <ferror@plt+0x524bc>
  45d860:	ldr	x0, [sp, #352]
  45d864:	add	x0, x0, #0x1
  45d868:	str	x0, [sp, #352]
  45d86c:	ldr	x1, [sp, #352]
  45d870:	ldr	x0, [sp, #360]
  45d874:	cmp	x1, x0
  45d878:	b.cc	45d808 <ferror@plt+0x5ae98>  // b.lo, b.ul, b.last
  45d87c:	add	x0, sp, #0xc8
  45d880:	ldr	x3, [sp, #408]
  45d884:	ldr	x2, [sp, #400]
  45d888:	mov	x1, x0
  45d88c:	ldr	x0, [sp, #120]
  45d890:	bl	45b0c8 <ferror@plt+0x58758>
  45d894:	ldr	x0, [sp, #416]
  45d898:	ldr	x0, [x0, #24]
  45d89c:	cmp	x0, #0x0
  45d8a0:	b.eq	45d8c4 <ferror@plt+0x5af54>  // b.none
  45d8a4:	ldr	x0, [sp, #416]
  45d8a8:	ldr	x3, [sp, #408]
  45d8ac:	ldr	x2, [sp, #400]
  45d8b0:	mov	x1, x0
  45d8b4:	ldr	x0, [sp, #120]
  45d8b8:	bl	45b0c8 <ferror@plt+0x58758>
  45d8bc:	ldr	x0, [sp, #416]
  45d8c0:	str	xzr, [x0, #24]
  45d8c4:	mov	w0, #0x0                   	// #0
  45d8c8:	ldp	x29, x30, [sp, #48]
  45d8cc:	add	sp, sp, #0x170
  45d8d0:	ret
  45d8d4:	stp	x29, x30, [sp, #-96]!
  45d8d8:	mov	x29, sp
  45d8dc:	str	x0, [sp, #72]
  45d8e0:	str	x1, [sp, #64]
  45d8e4:	str	x2, [sp, #56]
  45d8e8:	str	x3, [sp, #48]
  45d8ec:	str	w4, [sp, #44]
  45d8f0:	str	x5, [sp, #32]
  45d8f4:	str	x6, [sp, #24]
  45d8f8:	str	x7, [sp, #16]
  45d8fc:	ldr	x0, [sp, #16]
  45d900:	ldr	x0, [x0, #24]
  45d904:	cmp	x0, #0x0
  45d908:	b.eq	45d97c <ferror@plt+0x5b00c>  // b.none
  45d90c:	ldr	x0, [sp, #16]
  45d910:	ldr	x2, [x0]
  45d914:	ldr	x0, [sp, #16]
  45d918:	ldr	x1, [x0, #24]
  45d91c:	mov	x0, x1
  45d920:	lsl	x0, x0, #1
  45d924:	add	x0, x0, x1
  45d928:	lsl	x0, x0, #3
  45d92c:	sub	x0, x0, #0x18
  45d930:	add	x0, x2, x0
  45d934:	str	x0, [sp, #88]
  45d938:	ldr	x0, [sp, #88]
  45d93c:	ldr	x0, [x0]
  45d940:	ldr	x1, [sp, #56]
  45d944:	cmp	x1, x0
  45d948:	b.ne	45d97c <ferror@plt+0x5b00c>  // b.any
  45d94c:	ldr	x0, [sp, #88]
  45d950:	ldr	x0, [x0, #8]
  45d954:	ldr	x1, [sp, #48]
  45d958:	cmp	x1, x0
  45d95c:	b.ne	45d97c <ferror@plt+0x5b00c>  // b.any
  45d960:	ldr	x0, [sp, #88]
  45d964:	ldr	w0, [x0, #16]
  45d968:	ldr	w1, [sp, #44]
  45d96c:	cmp	w1, w0
  45d970:	b.ne	45d97c <ferror@plt+0x5b00c>  // b.any
  45d974:	mov	w0, #0x1                   	// #1
  45d978:	b	45da0c <ferror@plt+0x5b09c>
  45d97c:	ldr	x0, [sp, #16]
  45d980:	mov	x4, x0
  45d984:	ldr	x3, [sp, #24]
  45d988:	ldr	x2, [sp, #32]
  45d98c:	mov	x1, #0x18                  	// #24
  45d990:	ldr	x0, [sp, #72]
  45d994:	bl	454f38 <ferror@plt+0x525c8>
  45d998:	str	x0, [sp, #88]
  45d99c:	ldr	x0, [sp, #88]
  45d9a0:	cmp	x0, #0x0
  45d9a4:	b.ne	45d9b0 <ferror@plt+0x5b040>  // b.any
  45d9a8:	mov	w0, #0x0                   	// #0
  45d9ac:	b	45da0c <ferror@plt+0x5b09c>
  45d9b0:	ldr	x0, [sp, #64]
  45d9b4:	ldr	x1, [x0, #16]
  45d9b8:	ldr	x0, [sp, #56]
  45d9bc:	add	x1, x1, x0
  45d9c0:	ldr	x0, [sp, #88]
  45d9c4:	str	x1, [x0]
  45d9c8:	ldr	x0, [sp, #88]
  45d9cc:	ldr	x1, [sp, #48]
  45d9d0:	str	x1, [x0, #8]
  45d9d4:	ldr	x0, [sp, #88]
  45d9d8:	ldr	w1, [sp, #44]
  45d9dc:	str	w1, [x0, #16]
  45d9e0:	ldr	x0, [sp, #16]
  45d9e4:	ldr	x0, [x0, #24]
  45d9e8:	mov	w1, w0
  45d9ec:	ldr	x0, [sp, #88]
  45d9f0:	str	w1, [x0, #20]
  45d9f4:	ldr	x0, [sp, #16]
  45d9f8:	ldr	x0, [x0, #24]
  45d9fc:	add	x1, x0, #0x1
  45da00:	ldr	x0, [sp, #16]
  45da04:	str	x1, [x0, #24]
  45da08:	mov	w0, #0x1                   	// #1
  45da0c:	ldp	x29, x30, [sp], #96
  45da10:	ret
  45da14:	stp	x29, x30, [sp, #-48]!
  45da18:	mov	x29, sp
  45da1c:	str	x0, [sp, #40]
  45da20:	str	x1, [sp, #32]
  45da24:	str	x2, [sp, #24]
  45da28:	str	x3, [sp, #16]
  45da2c:	ldr	x0, [sp, #32]
  45da30:	ldr	x0, [x0, #32]
  45da34:	cmp	x0, #0x0
  45da38:	b.eq	45da64 <ferror@plt+0x5b0f4>  // b.none
  45da3c:	ldr	x0, [sp, #32]
  45da40:	ldr	x1, [x0, #40]
  45da44:	ldr	x0, [sp, #32]
  45da48:	ldr	x0, [x0, #32]
  45da4c:	lsl	x0, x0, #3
  45da50:	ldr	x4, [sp, #16]
  45da54:	ldr	x3, [sp, #24]
  45da58:	mov	x2, x0
  45da5c:	ldr	x0, [sp, #40]
  45da60:	bl	454e2c <ferror@plt+0x524bc>
  45da64:	ldr	x0, [sp, #32]
  45da68:	ldr	x1, [x0, #56]
  45da6c:	ldr	x0, [sp, #32]
  45da70:	ldr	x0, [x0, #48]
  45da74:	lsl	x0, x0, #3
  45da78:	ldr	x4, [sp, #16]
  45da7c:	ldr	x3, [sp, #24]
  45da80:	mov	x2, x0
  45da84:	ldr	x0, [sp, #40]
  45da88:	bl	454e2c <ferror@plt+0x524bc>
  45da8c:	nop
  45da90:	ldp	x29, x30, [sp], #48
  45da94:	ret
  45da98:	stp	x29, x30, [sp, #-224]!
  45da9c:	mov	x29, sp
  45daa0:	str	x19, [sp, #16]
  45daa4:	str	x0, [sp, #72]
  45daa8:	str	x1, [sp, #64]
  45daac:	str	w2, [sp, #60]
  45dab0:	str	x3, [sp, #48]
  45dab4:	str	x4, [sp, #40]
  45dab8:	ldr	x0, [sp, #48]
  45dabc:	bl	45b368 <ferror@plt+0x589f8>
  45dac0:	and	w0, w0, #0xffff
  45dac4:	mov	w1, w0
  45dac8:	ldr	x0, [sp, #40]
  45dacc:	str	w1, [x0]
  45dad0:	ldr	x0, [sp, #40]
  45dad4:	ldr	w0, [x0]
  45dad8:	cmp	w0, #0x1
  45dadc:	b.le	45daf0 <ferror@plt+0x5b180>
  45dae0:	ldr	x0, [sp, #40]
  45dae4:	ldr	w0, [x0]
  45dae8:	cmp	w0, #0x4
  45daec:	b.le	45db08 <ferror@plt+0x5b198>
  45daf0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45daf4:	add	x1, x0, #0x190
  45daf8:	ldr	x0, [sp, #48]
  45dafc:	bl	45b124 <ferror@plt+0x587b4>
  45db00:	mov	w0, #0x0                   	// #0
  45db04:	b	45e0d8 <ferror@plt+0x5b768>
  45db08:	ldr	w1, [sp, #60]
  45db0c:	ldr	x0, [sp, #48]
  45db10:	bl	45b6a0 <ferror@plt+0x58d30>
  45db14:	str	x0, [sp, #192]
  45db18:	ldr	x1, [sp, #48]
  45db1c:	add	x0, sp, #0x50
  45db20:	ldp	x2, x3, [x1]
  45db24:	stp	x2, x3, [x0]
  45db28:	ldp	x2, x3, [x1, #16]
  45db2c:	stp	x2, x3, [x0, #16]
  45db30:	ldp	x2, x3, [x1, #32]
  45db34:	stp	x2, x3, [x0, #32]
  45db38:	ldp	x2, x3, [x1, #48]
  45db3c:	stp	x2, x3, [x0, #48]
  45db40:	ldr	x0, [sp, #192]
  45db44:	str	x0, [sp, #104]
  45db48:	ldr	x1, [sp, #192]
  45db4c:	ldr	x0, [sp, #48]
  45db50:	bl	45b200 <ferror@plt+0x58890>
  45db54:	cmp	w0, #0x0
  45db58:	b.ne	45db64 <ferror@plt+0x5b1f4>  // b.any
  45db5c:	mov	w0, #0x0                   	// #0
  45db60:	b	45e0d8 <ferror@plt+0x5b768>
  45db64:	add	x0, sp, #0x50
  45db68:	bl	45b2cc <ferror@plt+0x5895c>
  45db6c:	and	w0, w0, #0xff
  45db70:	mov	w1, w0
  45db74:	ldr	x0, [sp, #40]
  45db78:	str	w1, [x0, #4]
  45db7c:	ldr	x0, [sp, #40]
  45db80:	ldr	w0, [x0]
  45db84:	cmp	w0, #0x3
  45db88:	b.gt	45db9c <ferror@plt+0x5b22c>
  45db8c:	ldr	x0, [sp, #40]
  45db90:	mov	w1, #0x1                   	// #1
  45db94:	str	w1, [x0, #8]
  45db98:	b	45dbb4 <ferror@plt+0x5b244>
  45db9c:	add	x0, sp, #0x50
  45dba0:	bl	45b2cc <ferror@plt+0x5895c>
  45dba4:	and	w0, w0, #0xff
  45dba8:	mov	w1, w0
  45dbac:	ldr	x0, [sp, #40]
  45dbb0:	str	w1, [x0, #8]
  45dbb4:	add	x0, sp, #0x50
  45dbb8:	bl	45b2cc <ferror@plt+0x5895c>
  45dbbc:	add	x0, sp, #0x50
  45dbc0:	bl	45b310 <ferror@plt+0x589a0>
  45dbc4:	sxtb	w0, w0
  45dbc8:	mov	w1, w0
  45dbcc:	ldr	x0, [sp, #40]
  45dbd0:	str	w1, [x0, #12]
  45dbd4:	add	x0, sp, #0x50
  45dbd8:	bl	45b2cc <ferror@plt+0x5895c>
  45dbdc:	and	w0, w0, #0xff
  45dbe0:	mov	w1, w0
  45dbe4:	ldr	x0, [sp, #40]
  45dbe8:	str	w1, [x0, #16]
  45dbec:	add	x0, sp, #0x50
  45dbf0:	bl	45b2cc <ferror@plt+0x5895c>
  45dbf4:	and	w0, w0, #0xff
  45dbf8:	mov	w1, w0
  45dbfc:	ldr	x0, [sp, #40]
  45dc00:	str	w1, [x0, #20]
  45dc04:	ldr	x1, [sp, #96]
  45dc08:	ldr	x0, [sp, #40]
  45dc0c:	str	x1, [x0, #24]
  45dc10:	ldr	x0, [sp, #40]
  45dc14:	ldr	w0, [x0, #20]
  45dc18:	sub	w0, w0, #0x1
  45dc1c:	mov	w1, w0
  45dc20:	add	x0, sp, #0x50
  45dc24:	bl	45b200 <ferror@plt+0x58890>
  45dc28:	cmp	w0, #0x0
  45dc2c:	b.ne	45dc38 <ferror@plt+0x5b2c8>  // b.any
  45dc30:	mov	w0, #0x0                   	// #0
  45dc34:	b	45e0d8 <ferror@plt+0x5b768>
  45dc38:	ldr	x0, [sp, #40]
  45dc3c:	str	xzr, [x0, #32]
  45dc40:	ldr	x0, [sp, #96]
  45dc44:	str	x0, [sp, #216]
  45dc48:	ldr	x0, [sp, #104]
  45dc4c:	ldr	x1, [sp, #216]
  45dc50:	add	x0, x1, x0
  45dc54:	str	x0, [sp, #184]
  45dc58:	b	45dc98 <ferror@plt+0x5b328>
  45dc5c:	ldr	x1, [sp, #184]
  45dc60:	ldr	x0, [sp, #216]
  45dc64:	sub	x0, x1, x0
  45dc68:	mov	x1, x0
  45dc6c:	ldr	x0, [sp, #216]
  45dc70:	bl	402380 <strnlen@plt>
  45dc74:	add	x0, x0, #0x1
  45dc78:	ldr	x1, [sp, #216]
  45dc7c:	add	x0, x1, x0
  45dc80:	str	x0, [sp, #216]
  45dc84:	ldr	x0, [sp, #40]
  45dc88:	ldr	x0, [x0, #32]
  45dc8c:	add	x1, x0, #0x1
  45dc90:	ldr	x0, [sp, #40]
  45dc94:	str	x1, [x0, #32]
  45dc98:	ldr	x1, [sp, #216]
  45dc9c:	ldr	x0, [sp, #184]
  45dca0:	cmp	x1, x0
  45dca4:	b.cs	45dcb8 <ferror@plt+0x5b348>  // b.hs, b.nlast
  45dca8:	ldr	x0, [sp, #216]
  45dcac:	ldrb	w0, [x0]
  45dcb0:	cmp	w0, #0x0
  45dcb4:	b.ne	45dc5c <ferror@plt+0x5b2ec>  // b.any
  45dcb8:	ldr	x0, [sp, #40]
  45dcbc:	str	xzr, [x0, #40]
  45dcc0:	ldr	x0, [sp, #40]
  45dcc4:	ldr	x0, [x0, #32]
  45dcc8:	cmp	x0, #0x0
  45dccc:	b.eq	45dd1c <ferror@plt+0x5b3ac>  // b.none
  45dcd0:	ldr	x0, [sp, #40]
  45dcd4:	ldr	x0, [x0, #32]
  45dcd8:	lsl	x1, x0, #3
  45dcdc:	ldr	x0, [sp, #48]
  45dce0:	ldr	x2, [x0, #40]
  45dce4:	ldr	x0, [sp, #48]
  45dce8:	ldr	x0, [x0, #48]
  45dcec:	mov	x3, x0
  45dcf0:	ldr	x0, [sp, #72]
  45dcf4:	bl	454bec <ferror@plt+0x5227c>
  45dcf8:	mov	x1, x0
  45dcfc:	ldr	x0, [sp, #40]
  45dd00:	str	x1, [x0, #40]
  45dd04:	ldr	x0, [sp, #40]
  45dd08:	ldr	x0, [x0, #40]
  45dd0c:	cmp	x0, #0x0
  45dd10:	b.ne	45dd1c <ferror@plt+0x5b3ac>  // b.any
  45dd14:	mov	w0, #0x0                   	// #0
  45dd18:	b	45e0d8 <ferror@plt+0x5b768>
  45dd1c:	str	xzr, [sp, #208]
  45dd20:	b	45dd8c <ferror@plt+0x5b41c>
  45dd24:	ldr	w0, [sp, #136]
  45dd28:	cmp	w0, #0x0
  45dd2c:	b.eq	45dd38 <ferror@plt+0x5b3c8>  // b.none
  45dd30:	mov	w0, #0x0                   	// #0
  45dd34:	b	45e0d8 <ferror@plt+0x5b768>
  45dd38:	ldr	x0, [sp, #40]
  45dd3c:	ldr	x1, [x0, #40]
  45dd40:	ldr	x0, [sp, #208]
  45dd44:	lsl	x0, x0, #3
  45dd48:	add	x19, x1, x0
  45dd4c:	add	x0, sp, #0x50
  45dd50:	bl	45b268 <ferror@plt+0x588f8>
  45dd54:	str	x0, [x19]
  45dd58:	ldr	x0, [sp, #40]
  45dd5c:	ldr	x1, [x0, #40]
  45dd60:	ldr	x0, [sp, #208]
  45dd64:	lsl	x0, x0, #3
  45dd68:	add	x0, x1, x0
  45dd6c:	ldr	x0, [x0]
  45dd70:	cmp	x0, #0x0
  45dd74:	b.ne	45dd80 <ferror@plt+0x5b410>  // b.any
  45dd78:	mov	w0, #0x0                   	// #0
  45dd7c:	b	45e0d8 <ferror@plt+0x5b768>
  45dd80:	ldr	x0, [sp, #208]
  45dd84:	add	x0, x0, #0x1
  45dd88:	str	x0, [sp, #208]
  45dd8c:	ldr	x0, [sp, #96]
  45dd90:	ldrb	w0, [x0]
  45dd94:	cmp	w0, #0x0
  45dd98:	b.ne	45dd24 <ferror@plt+0x5b3b4>  // b.any
  45dd9c:	add	x0, sp, #0x50
  45dda0:	mov	x1, #0x1                   	// #1
  45dda4:	bl	45b200 <ferror@plt+0x58890>
  45dda8:	cmp	w0, #0x0
  45ddac:	b.ne	45ddb8 <ferror@plt+0x5b448>  // b.any
  45ddb0:	mov	w0, #0x0                   	// #0
  45ddb4:	b	45e0d8 <ferror@plt+0x5b768>
  45ddb8:	ldr	x0, [sp, #40]
  45ddbc:	str	xzr, [x0, #48]
  45ddc0:	ldr	x0, [sp, #96]
  45ddc4:	str	x0, [sp, #216]
  45ddc8:	ldr	x0, [sp, #104]
  45ddcc:	ldr	x1, [sp, #216]
  45ddd0:	add	x0, x1, x0
  45ddd4:	str	x0, [sp, #184]
  45ddd8:	b	45de60 <ferror@plt+0x5b4f0>
  45dddc:	ldr	x1, [sp, #184]
  45dde0:	ldr	x0, [sp, #216]
  45dde4:	sub	x0, x1, x0
  45dde8:	mov	x1, x0
  45ddec:	ldr	x0, [sp, #216]
  45ddf0:	bl	402380 <strnlen@plt>
  45ddf4:	add	x0, x0, #0x1
  45ddf8:	ldr	x1, [sp, #216]
  45ddfc:	add	x0, x1, x0
  45de00:	str	x0, [sp, #216]
  45de04:	ldr	x0, [sp, #216]
  45de08:	bl	45ba08 <ferror@plt+0x59098>
  45de0c:	mov	x1, x0
  45de10:	ldr	x0, [sp, #216]
  45de14:	add	x0, x0, x1
  45de18:	str	x0, [sp, #216]
  45de1c:	ldr	x0, [sp, #216]
  45de20:	bl	45ba08 <ferror@plt+0x59098>
  45de24:	mov	x1, x0
  45de28:	ldr	x0, [sp, #216]
  45de2c:	add	x0, x0, x1
  45de30:	str	x0, [sp, #216]
  45de34:	ldr	x0, [sp, #216]
  45de38:	bl	45ba08 <ferror@plt+0x59098>
  45de3c:	mov	x1, x0
  45de40:	ldr	x0, [sp, #216]
  45de44:	add	x0, x0, x1
  45de48:	str	x0, [sp, #216]
  45de4c:	ldr	x0, [sp, #40]
  45de50:	ldr	x0, [x0, #48]
  45de54:	add	x1, x0, #0x1
  45de58:	ldr	x0, [sp, #40]
  45de5c:	str	x1, [x0, #48]
  45de60:	ldr	x1, [sp, #216]
  45de64:	ldr	x0, [sp, #184]
  45de68:	cmp	x1, x0
  45de6c:	b.cs	45de80 <ferror@plt+0x5b510>  // b.hs, b.nlast
  45de70:	ldr	x0, [sp, #216]
  45de74:	ldrb	w0, [x0]
  45de78:	cmp	w0, #0x0
  45de7c:	b.ne	45dddc <ferror@plt+0x5b46c>  // b.any
  45de80:	ldr	x0, [sp, #40]
  45de84:	ldr	x0, [x0, #48]
  45de88:	lsl	x1, x0, #3
  45de8c:	ldr	x0, [sp, #48]
  45de90:	ldr	x2, [x0, #40]
  45de94:	ldr	x0, [sp, #48]
  45de98:	ldr	x0, [x0, #48]
  45de9c:	mov	x3, x0
  45dea0:	ldr	x0, [sp, #72]
  45dea4:	bl	454bec <ferror@plt+0x5227c>
  45dea8:	mov	x1, x0
  45deac:	ldr	x0, [sp, #40]
  45deb0:	str	x1, [x0, #56]
  45deb4:	ldr	x0, [sp, #40]
  45deb8:	ldr	x0, [x0, #56]
  45debc:	cmp	x0, #0x0
  45dec0:	b.ne	45decc <ferror@plt+0x5b55c>  // b.any
  45dec4:	mov	w0, #0x0                   	// #0
  45dec8:	b	45e0d8 <ferror@plt+0x5b768>
  45decc:	str	xzr, [sp, #208]
  45ded0:	b	45e0b0 <ferror@plt+0x5b740>
  45ded4:	ldr	w0, [sp, #136]
  45ded8:	cmp	w0, #0x0
  45dedc:	b.eq	45dee8 <ferror@plt+0x5b578>  // b.none
  45dee0:	mov	w0, #0x0                   	// #0
  45dee4:	b	45e0d8 <ferror@plt+0x5b768>
  45dee8:	add	x0, sp, #0x50
  45deec:	bl	45b268 <ferror@plt+0x588f8>
  45def0:	str	x0, [sp, #176]
  45def4:	ldr	x0, [sp, #176]
  45def8:	cmp	x0, #0x0
  45defc:	b.ne	45df08 <ferror@plt+0x5b598>  // b.any
  45df00:	mov	w0, #0x0                   	// #0
  45df04:	b	45e0d8 <ferror@plt+0x5b768>
  45df08:	add	x0, sp, #0x50
  45df0c:	bl	45b854 <ferror@plt+0x58ee4>
  45df10:	str	x0, [sp, #168]
  45df14:	ldr	x0, [sp, #176]
  45df18:	ldrb	w0, [x0]
  45df1c:	cmp	w0, #0x2f
  45df20:	b.eq	45df40 <ferror@plt+0x5b5d0>  // b.none
  45df24:	ldr	x0, [sp, #168]
  45df28:	cmp	x0, #0x0
  45df2c:	b.ne	45df60 <ferror@plt+0x5b5f0>  // b.any
  45df30:	ldr	x0, [sp, #64]
  45df34:	ldr	x0, [x0, #72]
  45df38:	cmp	x0, #0x0
  45df3c:	b.ne	45df60 <ferror@plt+0x5b5f0>  // b.any
  45df40:	ldr	x0, [sp, #40]
  45df44:	ldr	x1, [x0, #56]
  45df48:	ldr	x0, [sp, #208]
  45df4c:	lsl	x0, x0, #3
  45df50:	add	x0, x1, x0
  45df54:	ldr	x1, [sp, #176]
  45df58:	str	x1, [x0]
  45df5c:	b	45e094 <ferror@plt+0x5b724>
  45df60:	ldr	x0, [sp, #168]
  45df64:	cmp	x0, #0x0
  45df68:	b.ne	45df7c <ferror@plt+0x5b60c>  // b.any
  45df6c:	ldr	x0, [sp, #64]
  45df70:	ldr	x0, [x0, #72]
  45df74:	str	x0, [sp, #200]
  45df78:	b	45dfd0 <ferror@plt+0x5b660>
  45df7c:	ldr	x0, [sp, #168]
  45df80:	sub	x1, x0, #0x1
  45df84:	ldr	x0, [sp, #40]
  45df88:	ldr	x0, [x0, #32]
  45df8c:	cmp	x1, x0
  45df90:	b.cs	45dfb8 <ferror@plt+0x5b648>  // b.hs, b.nlast
  45df94:	ldr	x0, [sp, #40]
  45df98:	ldr	x1, [x0, #40]
  45df9c:	ldr	x0, [sp, #168]
  45dfa0:	lsl	x0, x0, #3
  45dfa4:	sub	x0, x0, #0x8
  45dfa8:	add	x0, x1, x0
  45dfac:	ldr	x0, [x0]
  45dfb0:	str	x0, [sp, #200]
  45dfb4:	b	45dfd0 <ferror@plt+0x5b660>
  45dfb8:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45dfbc:	add	x1, x0, #0x1b0
  45dfc0:	ldr	x0, [sp, #48]
  45dfc4:	bl	45b124 <ferror@plt+0x587b4>
  45dfc8:	mov	w0, #0x0                   	// #0
  45dfcc:	b	45e0d8 <ferror@plt+0x5b768>
  45dfd0:	ldr	x0, [sp, #200]
  45dfd4:	bl	402330 <strlen@plt>
  45dfd8:	str	x0, [sp, #160]
  45dfdc:	ldr	x0, [sp, #176]
  45dfe0:	bl	402330 <strlen@plt>
  45dfe4:	str	x0, [sp, #152]
  45dfe8:	ldr	x1, [sp, #160]
  45dfec:	ldr	x0, [sp, #152]
  45dff0:	add	x0, x1, x0
  45dff4:	add	x1, x0, #0x2
  45dff8:	ldr	x0, [sp, #48]
  45dffc:	ldr	x2, [x0, #40]
  45e000:	ldr	x0, [sp, #48]
  45e004:	ldr	x0, [x0, #48]
  45e008:	mov	x3, x0
  45e00c:	ldr	x0, [sp, #72]
  45e010:	bl	454bec <ferror@plt+0x5227c>
  45e014:	str	x0, [sp, #144]
  45e018:	ldr	x0, [sp, #144]
  45e01c:	cmp	x0, #0x0
  45e020:	b.ne	45e02c <ferror@plt+0x5b6bc>  // b.any
  45e024:	mov	w0, #0x0                   	// #0
  45e028:	b	45e0d8 <ferror@plt+0x5b768>
  45e02c:	ldr	x2, [sp, #160]
  45e030:	ldr	x1, [sp, #200]
  45e034:	ldr	x0, [sp, #144]
  45e038:	bl	4022e0 <memcpy@plt>
  45e03c:	ldr	x1, [sp, #144]
  45e040:	ldr	x0, [sp, #160]
  45e044:	add	x0, x1, x0
  45e048:	mov	w1, #0x2f                  	// #47
  45e04c:	strb	w1, [x0]
  45e050:	ldr	x0, [sp, #160]
  45e054:	add	x0, x0, #0x1
  45e058:	ldr	x1, [sp, #144]
  45e05c:	add	x3, x1, x0
  45e060:	ldr	x0, [sp, #152]
  45e064:	add	x0, x0, #0x1
  45e068:	mov	x2, x0
  45e06c:	ldr	x1, [sp, #176]
  45e070:	mov	x0, x3
  45e074:	bl	4022e0 <memcpy@plt>
  45e078:	ldr	x0, [sp, #40]
  45e07c:	ldr	x1, [x0, #56]
  45e080:	ldr	x0, [sp, #208]
  45e084:	lsl	x0, x0, #3
  45e088:	add	x0, x1, x0
  45e08c:	ldr	x1, [sp, #144]
  45e090:	str	x1, [x0]
  45e094:	add	x0, sp, #0x50
  45e098:	bl	45b854 <ferror@plt+0x58ee4>
  45e09c:	add	x0, sp, #0x50
  45e0a0:	bl	45b854 <ferror@plt+0x58ee4>
  45e0a4:	ldr	x0, [sp, #208]
  45e0a8:	add	x0, x0, #0x1
  45e0ac:	str	x0, [sp, #208]
  45e0b0:	ldr	x0, [sp, #96]
  45e0b4:	ldrb	w0, [x0]
  45e0b8:	cmp	w0, #0x0
  45e0bc:	b.ne	45ded4 <ferror@plt+0x5b564>  // b.any
  45e0c0:	ldr	w0, [sp, #136]
  45e0c4:	cmp	w0, #0x0
  45e0c8:	b.eq	45e0d4 <ferror@plt+0x5b764>  // b.none
  45e0cc:	mov	w0, #0x0                   	// #0
  45e0d0:	b	45e0d8 <ferror@plt+0x5b768>
  45e0d4:	mov	w0, #0x1                   	// #1
  45e0d8:	ldr	x19, [sp, #16]
  45e0dc:	ldp	x29, x30, [sp], #224
  45e0e0:	ret
  45e0e4:	stp	x29, x30, [sp, #-208]!
  45e0e8:	mov	x29, sp
  45e0ec:	str	x0, [sp, #56]
  45e0f0:	str	x1, [sp, #48]
  45e0f4:	str	x2, [sp, #40]
  45e0f8:	str	x3, [sp, #32]
  45e0fc:	str	x4, [sp, #24]
  45e100:	str	x5, [sp, #16]
  45e104:	str	xzr, [sp, #200]
  45e108:	str	wzr, [sp, #196]
  45e10c:	ldr	x0, [sp, #32]
  45e110:	ldr	x0, [x0, #48]
  45e114:	cmp	x0, #0x0
  45e118:	b.eq	45e130 <ferror@plt+0x5b7c0>  // b.none
  45e11c:	ldr	x0, [sp, #32]
  45e120:	ldr	x0, [x0, #56]
  45e124:	ldr	x0, [x0]
  45e128:	str	x0, [sp, #184]
  45e12c:	b	45e13c <ferror@plt+0x5b7cc>
  45e130:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45e134:	add	x0, x0, #0x1e8
  45e138:	str	x0, [sp, #184]
  45e13c:	ldr	x0, [sp, #184]
  45e140:	str	x0, [sp, #176]
  45e144:	mov	w0, #0x1                   	// #1
  45e148:	str	w0, [sp, #172]
  45e14c:	b	45e818 <ferror@plt+0x5bea8>
  45e150:	ldr	x0, [sp, #24]
  45e154:	bl	45b2cc <ferror@plt+0x5895c>
  45e158:	and	w0, w0, #0xff
  45e15c:	str	w0, [sp, #152]
  45e160:	ldr	x0, [sp, #32]
  45e164:	ldr	w0, [x0, #20]
  45e168:	ldr	w1, [sp, #152]
  45e16c:	cmp	w1, w0
  45e170:	b.cc	45e25c <ferror@plt+0x5b8ec>  // b.lo, b.ul, b.last
  45e174:	ldr	x0, [sp, #32]
  45e178:	ldr	w0, [x0, #20]
  45e17c:	ldr	w1, [sp, #152]
  45e180:	sub	w0, w1, w0
  45e184:	str	w0, [sp, #152]
  45e188:	ldr	x0, [sp, #32]
  45e18c:	ldr	w0, [x0, #16]
  45e190:	ldr	w1, [sp, #152]
  45e194:	udiv	w0, w1, w0
  45e198:	str	w0, [sp, #76]
  45e19c:	ldr	x0, [sp, #32]
  45e1a0:	ldr	w1, [x0, #4]
  45e1a4:	ldr	w2, [sp, #196]
  45e1a8:	ldr	w0, [sp, #76]
  45e1ac:	add	w0, w2, w0
  45e1b0:	mul	w1, w1, w0
  45e1b4:	ldr	x0, [sp, #32]
  45e1b8:	ldr	w0, [x0, #8]
  45e1bc:	udiv	w0, w1, w0
  45e1c0:	mov	w0, w0
  45e1c4:	ldr	x1, [sp, #200]
  45e1c8:	add	x0, x1, x0
  45e1cc:	str	x0, [sp, #200]
  45e1d0:	ldr	w1, [sp, #196]
  45e1d4:	ldr	w0, [sp, #76]
  45e1d8:	add	w0, w1, w0
  45e1dc:	ldr	x1, [sp, #32]
  45e1e0:	ldr	w1, [x1, #8]
  45e1e4:	udiv	w2, w0, w1
  45e1e8:	mul	w1, w2, w1
  45e1ec:	sub	w0, w0, w1
  45e1f0:	str	w0, [sp, #196]
  45e1f4:	ldr	x0, [sp, #32]
  45e1f8:	ldr	w2, [x0, #12]
  45e1fc:	ldr	x0, [sp, #32]
  45e200:	ldr	w1, [x0, #16]
  45e204:	ldr	w0, [sp, #152]
  45e208:	udiv	w3, w0, w1
  45e20c:	mul	w1, w3, w1
  45e210:	sub	w0, w0, w1
  45e214:	add	w0, w2, w0
  45e218:	ldr	w1, [sp, #172]
  45e21c:	add	w0, w1, w0
  45e220:	str	w0, [sp, #172]
  45e224:	ldr	x0, [sp, #24]
  45e228:	ldr	x1, [x0, #40]
  45e22c:	ldr	x0, [sp, #24]
  45e230:	ldr	x0, [x0, #48]
  45e234:	ldr	x7, [sp, #16]
  45e238:	mov	x6, x0
  45e23c:	mov	x5, x1
  45e240:	ldr	w4, [sp, #172]
  45e244:	ldr	x3, [sp, #176]
  45e248:	ldr	x2, [sp, #200]
  45e24c:	ldr	x1, [sp, #48]
  45e250:	ldr	x0, [sp, #56]
  45e254:	bl	45d8d4 <ferror@plt+0x5af64>
  45e258:	b	45e818 <ferror@plt+0x5bea8>
  45e25c:	ldr	w0, [sp, #152]
  45e260:	cmp	w0, #0x0
  45e264:	b.ne	45e4c4 <ferror@plt+0x5bb54>  // b.any
  45e268:	ldr	x0, [sp, #24]
  45e26c:	bl	45b854 <ferror@plt+0x58ee4>
  45e270:	str	x0, [sp, #120]
  45e274:	ldr	x0, [sp, #24]
  45e278:	bl	45b2cc <ferror@plt+0x5895c>
  45e27c:	and	w0, w0, #0xff
  45e280:	str	w0, [sp, #152]
  45e284:	ldr	w0, [sp, #152]
  45e288:	cmp	w0, #0x4
  45e28c:	b.eq	45e48c <ferror@plt+0x5bb1c>  // b.none
  45e290:	ldr	w0, [sp, #152]
  45e294:	cmp	w0, #0x4
  45e298:	b.hi	45e498 <ferror@plt+0x5bb28>  // b.pmore
  45e29c:	ldr	w0, [sp, #152]
  45e2a0:	cmp	w0, #0x3
  45e2a4:	b.eq	45e308 <ferror@plt+0x5b998>  // b.none
  45e2a8:	ldr	w0, [sp, #152]
  45e2ac:	cmp	w0, #0x3
  45e2b0:	b.hi	45e498 <ferror@plt+0x5bb28>  // b.pmore
  45e2b4:	ldr	w0, [sp, #152]
  45e2b8:	cmp	w0, #0x1
  45e2bc:	b.eq	45e2d0 <ferror@plt+0x5b960>  // b.none
  45e2c0:	ldr	w0, [sp, #152]
  45e2c4:	cmp	w0, #0x2
  45e2c8:	b.eq	45e2ec <ferror@plt+0x5b97c>  // b.none
  45e2cc:	b	45e498 <ferror@plt+0x5bb28>
  45e2d0:	str	xzr, [sp, #200]
  45e2d4:	str	wzr, [sp, #196]
  45e2d8:	ldr	x0, [sp, #184]
  45e2dc:	str	x0, [sp, #176]
  45e2e0:	mov	w0, #0x1                   	// #1
  45e2e4:	str	w0, [sp, #172]
  45e2e8:	b	45e818 <ferror@plt+0x5bea8>
  45e2ec:	ldr	x0, [sp, #40]
  45e2f0:	ldr	w0, [x0, #48]
  45e2f4:	mov	w1, w0
  45e2f8:	ldr	x0, [sp, #24]
  45e2fc:	bl	45b6dc <ferror@plt+0x58d6c>
  45e300:	str	x0, [sp, #200]
  45e304:	b	45e818 <ferror@plt+0x5bea8>
  45e308:	ldr	x0, [sp, #24]
  45e30c:	bl	45b268 <ferror@plt+0x588f8>
  45e310:	str	x0, [sp, #112]
  45e314:	ldr	x0, [sp, #112]
  45e318:	cmp	x0, #0x0
  45e31c:	b.ne	45e328 <ferror@plt+0x5b9b8>  // b.any
  45e320:	mov	w0, #0x0                   	// #0
  45e324:	b	45e82c <ferror@plt+0x5bebc>
  45e328:	ldr	x0, [sp, #24]
  45e32c:	bl	45b854 <ferror@plt+0x58ee4>
  45e330:	str	w0, [sp, #108]
  45e334:	ldr	x0, [sp, #24]
  45e338:	bl	45b854 <ferror@plt+0x58ee4>
  45e33c:	ldr	x0, [sp, #24]
  45e340:	bl	45b854 <ferror@plt+0x58ee4>
  45e344:	ldr	x0, [sp, #112]
  45e348:	ldrb	w0, [x0]
  45e34c:	cmp	w0, #0x2f
  45e350:	b.ne	45e360 <ferror@plt+0x5b9f0>  // b.any
  45e354:	ldr	x0, [sp, #112]
  45e358:	str	x0, [sp, #176]
  45e35c:	b	45e818 <ferror@plt+0x5bea8>
  45e360:	ldr	w0, [sp, #108]
  45e364:	cmp	w0, #0x0
  45e368:	b.ne	45e37c <ferror@plt+0x5ba0c>  // b.any
  45e36c:	ldr	x0, [sp, #40]
  45e370:	ldr	x0, [x0, #72]
  45e374:	str	x0, [sp, #160]
  45e378:	b	45e3d8 <ferror@plt+0x5ba68>
  45e37c:	ldr	w0, [sp, #108]
  45e380:	sub	w0, w0, #0x1
  45e384:	mov	w1, w0
  45e388:	ldr	x0, [sp, #32]
  45e38c:	ldr	x0, [x0, #32]
  45e390:	cmp	x1, x0
  45e394:	b.cs	45e3c0 <ferror@plt+0x5ba50>  // b.hs, b.nlast
  45e398:	ldr	x0, [sp, #32]
  45e39c:	ldr	x1, [x0, #40]
  45e3a0:	ldr	w0, [sp, #108]
  45e3a4:	sub	w0, w0, #0x1
  45e3a8:	mov	w0, w0
  45e3ac:	lsl	x0, x0, #3
  45e3b0:	add	x0, x1, x0
  45e3b4:	ldr	x0, [x0]
  45e3b8:	str	x0, [sp, #160]
  45e3bc:	b	45e3d8 <ferror@plt+0x5ba68>
  45e3c0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45e3c4:	add	x1, x0, #0x1f0
  45e3c8:	ldr	x0, [sp, #24]
  45e3cc:	bl	45b124 <ferror@plt+0x587b4>
  45e3d0:	mov	w0, #0x0                   	// #0
  45e3d4:	b	45e82c <ferror@plt+0x5bebc>
  45e3d8:	ldr	x0, [sp, #160]
  45e3dc:	bl	402330 <strlen@plt>
  45e3e0:	str	x0, [sp, #96]
  45e3e4:	ldr	x0, [sp, #112]
  45e3e8:	bl	402330 <strlen@plt>
  45e3ec:	str	x0, [sp, #88]
  45e3f0:	ldr	x1, [sp, #96]
  45e3f4:	ldr	x0, [sp, #88]
  45e3f8:	add	x0, x1, x0
  45e3fc:	add	x1, x0, #0x2
  45e400:	ldr	x0, [sp, #24]
  45e404:	ldr	x2, [x0, #40]
  45e408:	ldr	x0, [sp, #24]
  45e40c:	ldr	x0, [x0, #48]
  45e410:	mov	x3, x0
  45e414:	ldr	x0, [sp, #56]
  45e418:	bl	454bec <ferror@plt+0x5227c>
  45e41c:	str	x0, [sp, #80]
  45e420:	ldr	x0, [sp, #80]
  45e424:	cmp	x0, #0x0
  45e428:	b.ne	45e434 <ferror@plt+0x5bac4>  // b.any
  45e42c:	mov	w0, #0x0                   	// #0
  45e430:	b	45e82c <ferror@plt+0x5bebc>
  45e434:	ldr	x2, [sp, #96]
  45e438:	ldr	x1, [sp, #160]
  45e43c:	ldr	x0, [sp, #80]
  45e440:	bl	4022e0 <memcpy@plt>
  45e444:	ldr	x1, [sp, #80]
  45e448:	ldr	x0, [sp, #96]
  45e44c:	add	x0, x1, x0
  45e450:	mov	w1, #0x2f                  	// #47
  45e454:	strb	w1, [x0]
  45e458:	ldr	x0, [sp, #96]
  45e45c:	add	x0, x0, #0x1
  45e460:	ldr	x1, [sp, #80]
  45e464:	add	x3, x1, x0
  45e468:	ldr	x0, [sp, #88]
  45e46c:	add	x0, x0, #0x1
  45e470:	mov	x2, x0
  45e474:	ldr	x1, [sp, #112]
  45e478:	mov	x0, x3
  45e47c:	bl	4022e0 <memcpy@plt>
  45e480:	ldr	x0, [sp, #80]
  45e484:	str	x0, [sp, #176]
  45e488:	b	45e818 <ferror@plt+0x5bea8>
  45e48c:	ldr	x0, [sp, #24]
  45e490:	bl	45b854 <ferror@plt+0x58ee4>
  45e494:	b	45e818 <ferror@plt+0x5bea8>
  45e498:	ldr	x0, [sp, #120]
  45e49c:	sub	x0, x0, #0x1
  45e4a0:	mov	x1, x0
  45e4a4:	ldr	x0, [sp, #24]
  45e4a8:	bl	45b200 <ferror@plt+0x58890>
  45e4ac:	cmp	w0, #0x0
  45e4b0:	b.ne	45e4bc <ferror@plt+0x5bb4c>  // b.any
  45e4b4:	mov	w0, #0x0                   	// #0
  45e4b8:	b	45e82c <ferror@plt+0x5bebc>
  45e4bc:	nop
  45e4c0:	b	45e818 <ferror@plt+0x5bea8>
  45e4c4:	ldr	w0, [sp, #152]
  45e4c8:	cmp	w0, #0xc
  45e4cc:	b.eq	45e7c4 <ferror@plt+0x5be54>  // b.none
  45e4d0:	ldr	w0, [sp, #152]
  45e4d4:	cmp	w0, #0xc
  45e4d8:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e4dc:	ldr	w0, [sp, #152]
  45e4e0:	cmp	w0, #0xb
  45e4e4:	b.eq	45e818 <ferror@plt+0x5bea8>  // b.none
  45e4e8:	ldr	w0, [sp, #152]
  45e4ec:	cmp	w0, #0xb
  45e4f0:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e4f4:	ldr	w0, [sp, #152]
  45e4f8:	cmp	w0, #0xa
  45e4fc:	b.eq	45e818 <ferror@plt+0x5bea8>  // b.none
  45e500:	ldr	w0, [sp, #152]
  45e504:	cmp	w0, #0xa
  45e508:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e50c:	ldr	w0, [sp, #152]
  45e510:	cmp	w0, #0x9
  45e514:	b.eq	45e7a0 <ferror@plt+0x5be30>  // b.none
  45e518:	ldr	w0, [sp, #152]
  45e51c:	cmp	w0, #0x9
  45e520:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e524:	ldr	w0, [sp, #152]
  45e528:	cmp	w0, #0x8
  45e52c:	b.eq	45e71c <ferror@plt+0x5bdac>  // b.none
  45e530:	ldr	w0, [sp, #152]
  45e534:	cmp	w0, #0x8
  45e538:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e53c:	ldr	w0, [sp, #152]
  45e540:	cmp	w0, #0x7
  45e544:	b.eq	45e818 <ferror@plt+0x5bea8>  // b.none
  45e548:	ldr	w0, [sp, #152]
  45e54c:	cmp	w0, #0x7
  45e550:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e554:	ldr	w0, [sp, #152]
  45e558:	cmp	w0, #0x6
  45e55c:	b.eq	45e818 <ferror@plt+0x5bea8>  // b.none
  45e560:	ldr	w0, [sp, #152]
  45e564:	cmp	w0, #0x6
  45e568:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e56c:	ldr	w0, [sp, #152]
  45e570:	cmp	w0, #0x5
  45e574:	b.eq	45e710 <ferror@plt+0x5bda0>  // b.none
  45e578:	ldr	w0, [sp, #152]
  45e57c:	cmp	w0, #0x5
  45e580:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e584:	ldr	w0, [sp, #152]
  45e588:	cmp	w0, #0x4
  45e58c:	b.eq	45e694 <ferror@plt+0x5bd24>  // b.none
  45e590:	ldr	w0, [sp, #152]
  45e594:	cmp	w0, #0x4
  45e598:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e59c:	ldr	w0, [sp, #152]
  45e5a0:	cmp	w0, #0x3
  45e5a4:	b.eq	45e678 <ferror@plt+0x5bd08>  // b.none
  45e5a8:	ldr	w0, [sp, #152]
  45e5ac:	cmp	w0, #0x3
  45e5b0:	b.hi	45e7d0 <ferror@plt+0x5be60>  // b.pmore
  45e5b4:	ldr	w0, [sp, #152]
  45e5b8:	cmp	w0, #0x1
  45e5bc:	b.eq	45e5d0 <ferror@plt+0x5bc60>  // b.none
  45e5c0:	ldr	w0, [sp, #152]
  45e5c4:	cmp	w0, #0x2
  45e5c8:	b.eq	45e608 <ferror@plt+0x5bc98>  // b.none
  45e5cc:	b	45e7d0 <ferror@plt+0x5be60>
  45e5d0:	ldr	x0, [sp, #24]
  45e5d4:	ldr	x1, [x0, #40]
  45e5d8:	ldr	x0, [sp, #24]
  45e5dc:	ldr	x0, [x0, #48]
  45e5e0:	ldr	x7, [sp, #16]
  45e5e4:	mov	x6, x0
  45e5e8:	mov	x5, x1
  45e5ec:	ldr	w4, [sp, #172]
  45e5f0:	ldr	x3, [sp, #176]
  45e5f4:	ldr	x2, [sp, #200]
  45e5f8:	ldr	x1, [sp, #48]
  45e5fc:	ldr	x0, [sp, #56]
  45e600:	bl	45d8d4 <ferror@plt+0x5af64>
  45e604:	b	45e818 <ferror@plt+0x5bea8>
  45e608:	ldr	x0, [sp, #24]
  45e60c:	bl	45b854 <ferror@plt+0x58ee4>
  45e610:	str	x0, [sp, #128]
  45e614:	ldr	x0, [sp, #32]
  45e618:	ldr	w0, [x0, #4]
  45e61c:	mov	w1, w0
  45e620:	ldr	w2, [sp, #196]
  45e624:	ldr	x0, [sp, #128]
  45e628:	add	x0, x2, x0
  45e62c:	mul	x1, x1, x0
  45e630:	ldr	x0, [sp, #32]
  45e634:	ldr	w0, [x0, #8]
  45e638:	mov	w0, w0
  45e63c:	udiv	x0, x1, x0
  45e640:	ldr	x1, [sp, #200]
  45e644:	add	x0, x1, x0
  45e648:	str	x0, [sp, #200]
  45e64c:	ldr	w1, [sp, #196]
  45e650:	ldr	x0, [sp, #128]
  45e654:	add	x0, x1, x0
  45e658:	ldr	x1, [sp, #32]
  45e65c:	ldr	w1, [x1, #8]
  45e660:	mov	w1, w1
  45e664:	udiv	x2, x0, x1
  45e668:	mul	x1, x2, x1
  45e66c:	sub	x0, x0, x1
  45e670:	str	w0, [sp, #196]
  45e674:	b	45e818 <ferror@plt+0x5bea8>
  45e678:	ldr	x0, [sp, #24]
  45e67c:	bl	45b914 <ferror@plt+0x58fa4>
  45e680:	mov	w1, w0
  45e684:	ldr	w0, [sp, #172]
  45e688:	add	w0, w0, w1
  45e68c:	str	w0, [sp, #172]
  45e690:	b	45e818 <ferror@plt+0x5bea8>
  45e694:	ldr	x0, [sp, #24]
  45e698:	bl	45b854 <ferror@plt+0x58ee4>
  45e69c:	str	x0, [sp, #136]
  45e6a0:	ldr	x0, [sp, #136]
  45e6a4:	cmp	x0, #0x0
  45e6a8:	b.ne	45e6bc <ferror@plt+0x5bd4c>  // b.any
  45e6ac:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45e6b0:	add	x0, x0, #0x1e8
  45e6b4:	str	x0, [sp, #176]
  45e6b8:	b	45e818 <ferror@plt+0x5bea8>
  45e6bc:	ldr	x0, [sp, #136]
  45e6c0:	sub	x1, x0, #0x1
  45e6c4:	ldr	x0, [sp, #32]
  45e6c8:	ldr	x0, [x0, #48]
  45e6cc:	cmp	x1, x0
  45e6d0:	b.cc	45e6ec <ferror@plt+0x5bd7c>  // b.lo, b.ul, b.last
  45e6d4:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45e6d8:	add	x1, x0, #0x220
  45e6dc:	ldr	x0, [sp, #24]
  45e6e0:	bl	45b124 <ferror@plt+0x587b4>
  45e6e4:	mov	w0, #0x0                   	// #0
  45e6e8:	b	45e82c <ferror@plt+0x5bebc>
  45e6ec:	ldr	x0, [sp, #32]
  45e6f0:	ldr	x1, [x0, #56]
  45e6f4:	ldr	x0, [sp, #136]
  45e6f8:	lsl	x0, x0, #3
  45e6fc:	sub	x0, x0, #0x8
  45e700:	add	x0, x1, x0
  45e704:	ldr	x0, [x0]
  45e708:	str	x0, [sp, #176]
  45e70c:	b	45e818 <ferror@plt+0x5bea8>
  45e710:	ldr	x0, [sp, #24]
  45e714:	bl	45b854 <ferror@plt+0x58ee4>
  45e718:	b	45e818 <ferror@plt+0x5bea8>
  45e71c:	ldr	x0, [sp, #32]
  45e720:	ldr	w0, [x0, #20]
  45e724:	mov	w1, #0xff                  	// #255
  45e728:	sub	w0, w1, w0
  45e72c:	str	w0, [sp, #152]
  45e730:	ldr	x0, [sp, #32]
  45e734:	ldr	w0, [x0, #16]
  45e738:	ldr	w1, [sp, #152]
  45e73c:	udiv	w0, w1, w0
  45e740:	str	w0, [sp, #148]
  45e744:	ldr	x0, [sp, #32]
  45e748:	ldr	w1, [x0, #4]
  45e74c:	ldr	w2, [sp, #196]
  45e750:	ldr	w0, [sp, #148]
  45e754:	add	w0, w2, w0
  45e758:	mul	w1, w1, w0
  45e75c:	ldr	x0, [sp, #32]
  45e760:	ldr	w0, [x0, #8]
  45e764:	udiv	w0, w1, w0
  45e768:	mov	w0, w0
  45e76c:	ldr	x1, [sp, #200]
  45e770:	add	x0, x1, x0
  45e774:	str	x0, [sp, #200]
  45e778:	ldr	w1, [sp, #196]
  45e77c:	ldr	w0, [sp, #148]
  45e780:	add	w0, w1, w0
  45e784:	ldr	x1, [sp, #32]
  45e788:	ldr	w1, [x1, #8]
  45e78c:	udiv	w2, w0, w1
  45e790:	mul	w1, w2, w1
  45e794:	sub	w0, w0, w1
  45e798:	str	w0, [sp, #196]
  45e79c:	b	45e818 <ferror@plt+0x5bea8>
  45e7a0:	ldr	x0, [sp, #24]
  45e7a4:	bl	45b368 <ferror@plt+0x589f8>
  45e7a8:	and	w0, w0, #0xffff
  45e7ac:	and	x0, x0, #0xffff
  45e7b0:	ldr	x1, [sp, #200]
  45e7b4:	add	x0, x1, x0
  45e7b8:	str	x0, [sp, #200]
  45e7bc:	str	wzr, [sp, #196]
  45e7c0:	b	45e818 <ferror@plt+0x5bea8>
  45e7c4:	ldr	x0, [sp, #24]
  45e7c8:	bl	45b854 <ferror@plt+0x58ee4>
  45e7cc:	b	45e818 <ferror@plt+0x5bea8>
  45e7d0:	ldr	x0, [sp, #32]
  45e7d4:	ldr	x1, [x0, #24]
  45e7d8:	ldr	w0, [sp, #152]
  45e7dc:	sub	w0, w0, #0x1
  45e7e0:	mov	w0, w0
  45e7e4:	add	x0, x1, x0
  45e7e8:	ldrb	w0, [x0]
  45e7ec:	str	w0, [sp, #156]
  45e7f0:	b	45e808 <ferror@plt+0x5be98>
  45e7f4:	ldr	x0, [sp, #24]
  45e7f8:	bl	45b854 <ferror@plt+0x58ee4>
  45e7fc:	ldr	w0, [sp, #156]
  45e800:	sub	w0, w0, #0x1
  45e804:	str	w0, [sp, #156]
  45e808:	ldr	w0, [sp, #156]
  45e80c:	cmp	w0, #0x0
  45e810:	b.ne	45e7f4 <ferror@plt+0x5be84>  // b.any
  45e814:	nop
  45e818:	ldr	x0, [sp, #24]
  45e81c:	ldr	x0, [x0, #24]
  45e820:	cmp	x0, #0x0
  45e824:	b.ne	45e150 <ferror@plt+0x5b7e0>  // b.any
  45e828:	mov	w0, #0x1                   	// #1
  45e82c:	ldp	x29, x30, [sp], #208
  45e830:	ret
  45e834:	stp	x29, x30, [sp, #-208]!
  45e838:	mov	x29, sp
  45e83c:	str	x0, [sp, #72]
  45e840:	str	x1, [sp, #64]
  45e844:	str	x2, [sp, #56]
  45e848:	str	x3, [sp, #48]
  45e84c:	str	x4, [sp, #40]
  45e850:	str	x5, [sp, #32]
  45e854:	str	x6, [sp, #24]
  45e858:	str	x7, [sp, #16]
  45e85c:	add	x0, sp, #0xa0
  45e860:	mov	x2, #0x18                  	// #24
  45e864:	mov	w1, #0x0                   	// #0
  45e868:	bl	402530 <memset@plt>
  45e86c:	str	xzr, [sp, #184]
  45e870:	mov	x2, #0x40                  	// #64
  45e874:	mov	w1, #0x0                   	// #0
  45e878:	ldr	x0, [sp, #32]
  45e87c:	bl	402530 <memset@plt>
  45e880:	ldr	x0, [sp, #40]
  45e884:	ldr	x0, [x0, #56]
  45e888:	mov	x1, x0
  45e88c:	ldr	x0, [sp, #64]
  45e890:	ldr	x0, [x0, #80]
  45e894:	cmp	x1, x0
  45e898:	b.cc	45e8b8 <ferror@plt+0x5bf48>  // b.lo, b.ul, b.last
  45e89c:	ldr	x3, [sp, #56]
  45e8a0:	mov	w2, #0x0                   	// #0
  45e8a4:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45e8a8:	add	x1, x0, #0x250
  45e8ac:	ldr	x0, [sp, #48]
  45e8b0:	blr	x3
  45e8b4:	b	45ea80 <ferror@plt+0x5c110>
  45e8b8:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45e8bc:	add	x0, x0, #0x270
  45e8c0:	str	x0, [sp, #96]
  45e8c4:	ldr	x0, [sp, #64]
  45e8c8:	ldr	x0, [x0, #72]
  45e8cc:	str	x0, [sp, #104]
  45e8d0:	ldr	x0, [sp, #64]
  45e8d4:	ldr	x0, [x0, #72]
  45e8d8:	ldr	x1, [sp, #40]
  45e8dc:	ldr	x1, [x1, #56]
  45e8e0:	add	x0, x0, x1
  45e8e4:	str	x0, [sp, #112]
  45e8e8:	ldr	x0, [sp, #64]
  45e8ec:	ldr	x0, [x0, #80]
  45e8f0:	ldr	x1, [sp, #40]
  45e8f4:	ldr	x1, [x1, #56]
  45e8f8:	sub	x0, x0, x1
  45e8fc:	str	x0, [sp, #120]
  45e900:	ldr	x0, [sp, #64]
  45e904:	ldr	w0, [x0, #120]
  45e908:	str	w0, [sp, #128]
  45e90c:	ldr	x0, [sp, #56]
  45e910:	str	x0, [sp, #136]
  45e914:	ldr	x0, [sp, #48]
  45e918:	str	x0, [sp, #144]
  45e91c:	str	wzr, [sp, #152]
  45e920:	add	x1, sp, #0x5c
  45e924:	add	x0, sp, #0x60
  45e928:	bl	45ba54 <ferror@plt+0x590e4>
  45e92c:	str	x0, [sp, #200]
  45e930:	ldr	x0, [sp, #200]
  45e934:	str	x0, [sp, #120]
  45e938:	ldr	w0, [sp, #92]
  45e93c:	add	x1, sp, #0x60
  45e940:	ldr	x4, [sp, #32]
  45e944:	mov	x3, x1
  45e948:	mov	w2, w0
  45e94c:	ldr	x1, [sp, #40]
  45e950:	ldr	x0, [sp, #72]
  45e954:	bl	45da98 <ferror@plt+0x5b128>
  45e958:	cmp	w0, #0x0
  45e95c:	b.eq	45ea54 <ferror@plt+0x5c0e4>  // b.none
  45e960:	add	x1, sp, #0xa0
  45e964:	add	x0, sp, #0x60
  45e968:	mov	x5, x1
  45e96c:	mov	x4, x0
  45e970:	ldr	x3, [sp, #32]
  45e974:	ldr	x2, [sp, #40]
  45e978:	ldr	x1, [sp, #64]
  45e97c:	ldr	x0, [sp, #72]
  45e980:	bl	45e0e4 <ferror@plt+0x5b774>
  45e984:	cmp	w0, #0x0
  45e988:	b.eq	45ea5c <ferror@plt+0x5c0ec>  // b.none
  45e98c:	ldr	w0, [sp, #152]
  45e990:	cmp	w0, #0x0
  45e994:	b.ne	45ea64 <ferror@plt+0x5c0f4>  // b.any
  45e998:	ldr	x0, [sp, #184]
  45e99c:	cmp	x0, #0x0
  45e9a0:	b.eq	45ea6c <ferror@plt+0x5c0fc>  // b.none
  45e9a4:	add	x0, sp, #0xa0
  45e9a8:	mov	x4, x0
  45e9ac:	ldr	x3, [sp, #48]
  45e9b0:	ldr	x2, [sp, #56]
  45e9b4:	mov	x1, #0x18                  	// #24
  45e9b8:	ldr	x0, [sp, #72]
  45e9bc:	bl	454f38 <ferror@plt+0x525c8>
  45e9c0:	str	x0, [sp, #192]
  45e9c4:	ldr	x0, [sp, #192]
  45e9c8:	cmp	x0, #0x0
  45e9cc:	b.eq	45ea74 <ferror@plt+0x5c104>  // b.none
  45e9d0:	ldr	x0, [sp, #192]
  45e9d4:	mov	x1, #0xffffffffffffffff    	// #-1
  45e9d8:	str	x1, [x0]
  45e9dc:	ldr	x0, [sp, #192]
  45e9e0:	str	xzr, [x0, #8]
  45e9e4:	ldr	x0, [sp, #192]
  45e9e8:	str	wzr, [x0, #16]
  45e9ec:	ldr	x0, [sp, #192]
  45e9f0:	str	wzr, [x0, #20]
  45e9f4:	add	x0, sp, #0xa0
  45e9f8:	ldr	x3, [sp, #48]
  45e9fc:	ldr	x2, [sp, #56]
  45ea00:	mov	x1, x0
  45ea04:	ldr	x0, [sp, #72]
  45ea08:	bl	455160 <ferror@plt+0x527f0>
  45ea0c:	cmp	w0, #0x0
  45ea10:	b.eq	45ea7c <ferror@plt+0x5c10c>  // b.none
  45ea14:	ldr	x0, [sp, #160]
  45ea18:	str	x0, [sp, #192]
  45ea1c:	ldr	x1, [sp, #184]
  45ea20:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45ea24:	add	x3, x0, #0x700
  45ea28:	mov	x2, #0x18                  	// #24
  45ea2c:	ldr	x0, [sp, #192]
  45ea30:	bl	460a00 <ferror@plt+0x5e090>
  45ea34:	ldr	x0, [sp, #24]
  45ea38:	ldr	x1, [sp, #192]
  45ea3c:	str	x1, [x0]
  45ea40:	ldr	x1, [sp, #184]
  45ea44:	ldr	x0, [sp, #16]
  45ea48:	str	x1, [x0]
  45ea4c:	mov	w0, #0x1                   	// #1
  45ea50:	b	45eac4 <ferror@plt+0x5c154>
  45ea54:	nop
  45ea58:	b	45ea80 <ferror@plt+0x5c110>
  45ea5c:	nop
  45ea60:	b	45ea80 <ferror@plt+0x5c110>
  45ea64:	nop
  45ea68:	b	45ea80 <ferror@plt+0x5c110>
  45ea6c:	nop
  45ea70:	b	45ea80 <ferror@plt+0x5c110>
  45ea74:	nop
  45ea78:	b	45ea80 <ferror@plt+0x5c110>
  45ea7c:	nop
  45ea80:	add	x0, sp, #0xa0
  45ea84:	ldr	x3, [sp, #48]
  45ea88:	ldr	x2, [sp, #56]
  45ea8c:	mov	x1, x0
  45ea90:	ldr	x0, [sp, #72]
  45ea94:	bl	45b0c8 <ferror@plt+0x58758>
  45ea98:	ldr	x3, [sp, #48]
  45ea9c:	ldr	x2, [sp, #56]
  45eaa0:	ldr	x1, [sp, #32]
  45eaa4:	ldr	x0, [sp, #72]
  45eaa8:	bl	45da14 <ferror@plt+0x5b0a4>
  45eaac:	ldr	x0, [sp, #24]
  45eab0:	mov	x1, #0xffffffffffffffff    	// #-1
  45eab4:	str	x1, [x0]
  45eab8:	ldr	x0, [sp, #16]
  45eabc:	str	xzr, [x0]
  45eac0:	mov	w0, #0x0                   	// #0
  45eac4:	ldp	x29, x30, [sp], #208
  45eac8:	ret
  45eacc:	stp	x29, x30, [sp, #-96]!
  45ead0:	mov	x29, sp
  45ead4:	str	x0, [sp, #56]
  45ead8:	str	x1, [sp, #48]
  45eadc:	str	x2, [sp, #40]
  45eae0:	str	x3, [sp, #32]
  45eae4:	str	x4, [sp, #24]
  45eae8:	str	x5, [sp, #16]
  45eaec:	ldr	x0, [sp, #40]
  45eaf0:	ldr	w0, [x0]
  45eaf4:	cmp	w0, #0x31
  45eaf8:	b.eq	45eb0c <ferror@plt+0x5c19c>  // b.none
  45eafc:	cmp	w0, #0x47
  45eb00:	b.eq	45eb0c <ferror@plt+0x5c19c>  // b.none
  45eb04:	mov	x0, #0x0                   	// #0
  45eb08:	b	45ec7c <ferror@plt+0x5c30c>
  45eb0c:	nop
  45eb10:	ldr	x0, [sp, #40]
  45eb14:	ldr	w0, [x0, #4]
  45eb18:	cmp	w0, #0x20
  45eb1c:	b.ne	45eb28 <ferror@plt+0x5c1b8>  // b.any
  45eb20:	mov	x0, #0x0                   	// #0
  45eb24:	b	45ec7c <ferror@plt+0x5c30c>
  45eb28:	ldr	x0, [sp, #32]
  45eb2c:	ldr	w0, [x0]
  45eb30:	cmp	w0, #0x6
  45eb34:	b.ne	45eba8 <ferror@plt+0x5c238>  // b.any
  45eb38:	ldr	x0, [sp, #56]
  45eb3c:	ldr	x3, [x0, #40]
  45eb40:	ldr	x0, [sp, #56]
  45eb44:	ldr	x1, [x0, #48]
  45eb48:	ldr	x0, [sp, #32]
  45eb4c:	ldr	x0, [x0, #8]
  45eb50:	mov	x2, x0
  45eb54:	mov	x0, x3
  45eb58:	bl	45c2ac <ferror@plt+0x5993c>
  45eb5c:	str	x0, [sp, #72]
  45eb60:	ldr	x0, [sp, #72]
  45eb64:	cmp	x0, #0x0
  45eb68:	b.ne	45eb74 <ferror@plt+0x5c204>  // b.any
  45eb6c:	mov	x0, #0x0                   	// #0
  45eb70:	b	45ec7c <ferror@plt+0x5c30c>
  45eb74:	ldr	x0, [sp, #32]
  45eb78:	ldr	x1, [x0, #8]
  45eb7c:	ldr	x0, [sp, #72]
  45eb80:	ldr	x0, [x0, #24]
  45eb84:	sub	x0, x1, x0
  45eb88:	str	x0, [sp, #64]
  45eb8c:	ldr	x4, [sp, #16]
  45eb90:	ldr	x3, [sp, #24]
  45eb94:	ldr	x2, [sp, #64]
  45eb98:	ldr	x1, [sp, #72]
  45eb9c:	ldr	x0, [sp, #56]
  45eba0:	bl	45ec84 <ferror@plt+0x5c314>
  45eba4:	b	45ec7c <ferror@plt+0x5c30c>
  45eba8:	ldr	x0, [sp, #32]
  45ebac:	ldr	w0, [x0]
  45ebb0:	cmp	w0, #0x2
  45ebb4:	b.eq	45ebc8 <ferror@plt+0x5c258>  // b.none
  45ebb8:	ldr	x0, [sp, #32]
  45ebbc:	ldr	w0, [x0]
  45ebc0:	cmp	w0, #0x5
  45ebc4:	b.ne	45ebec <ferror@plt+0x5c27c>  // b.any
  45ebc8:	ldr	x0, [sp, #32]
  45ebcc:	ldr	x0, [x0, #8]
  45ebd0:	ldr	x4, [sp, #16]
  45ebd4:	ldr	x3, [sp, #24]
  45ebd8:	mov	x2, x0
  45ebdc:	ldr	x1, [sp, #48]
  45ebe0:	ldr	x0, [sp, #56]
  45ebe4:	bl	45ec84 <ferror@plt+0x5c314>
  45ebe8:	b	45ec7c <ferror@plt+0x5c30c>
  45ebec:	ldr	x0, [sp, #32]
  45ebf0:	ldr	w0, [x0]
  45ebf4:	cmp	w0, #0x7
  45ebf8:	b.ne	45ec78 <ferror@plt+0x5c308>  // b.any
  45ebfc:	ldr	x0, [sp, #56]
  45ec00:	ldr	x0, [x0, #8]
  45ec04:	ldr	x3, [x0, #40]
  45ec08:	ldr	x0, [sp, #56]
  45ec0c:	ldr	x0, [x0, #8]
  45ec10:	ldr	x1, [x0, #48]
  45ec14:	ldr	x0, [sp, #32]
  45ec18:	ldr	x0, [x0, #8]
  45ec1c:	mov	x2, x0
  45ec20:	mov	x0, x3
  45ec24:	bl	45c2ac <ferror@plt+0x5993c>
  45ec28:	str	x0, [sp, #88]
  45ec2c:	ldr	x0, [sp, #88]
  45ec30:	cmp	x0, #0x0
  45ec34:	b.ne	45ec40 <ferror@plt+0x5c2d0>  // b.any
  45ec38:	mov	x0, #0x0                   	// #0
  45ec3c:	b	45ec7c <ferror@plt+0x5c30c>
  45ec40:	ldr	x0, [sp, #32]
  45ec44:	ldr	x1, [x0, #8]
  45ec48:	ldr	x0, [sp, #88]
  45ec4c:	ldr	x0, [x0, #24]
  45ec50:	sub	x0, x1, x0
  45ec54:	str	x0, [sp, #80]
  45ec58:	ldr	x0, [sp, #56]
  45ec5c:	ldr	x0, [x0, #8]
  45ec60:	ldr	x4, [sp, #16]
  45ec64:	ldr	x3, [sp, #24]
  45ec68:	ldr	x2, [sp, #80]
  45ec6c:	ldr	x1, [sp, #88]
  45ec70:	bl	45ec84 <ferror@plt+0x5c314>
  45ec74:	b	45ec7c <ferror@plt+0x5c30c>
  45ec78:	mov	x0, #0x0                   	// #0
  45ec7c:	ldp	x29, x30, [sp], #96
  45ec80:	ret
  45ec84:	sub	sp, sp, #0xd0
  45ec88:	stp	x29, x30, [sp, #16]
  45ec8c:	add	x29, sp, #0x10
  45ec90:	str	x0, [sp, #72]
  45ec94:	str	x1, [sp, #64]
  45ec98:	str	x2, [sp, #56]
  45ec9c:	str	x3, [sp, #48]
  45eca0:	str	x4, [sp, #40]
  45eca4:	ldr	x0, [sp, #64]
  45eca8:	ldr	x0, [x0, #16]
  45ecac:	ldr	x1, [sp, #56]
  45ecb0:	cmp	x1, x0
  45ecb4:	b.cc	45ecd8 <ferror@plt+0x5c368>  // b.lo, b.ul, b.last
  45ecb8:	ldr	x0, [sp, #64]
  45ecbc:	ldr	x0, [x0, #16]
  45ecc0:	ldr	x1, [sp, #56]
  45ecc4:	sub	x1, x1, x0
  45ecc8:	ldr	x0, [sp, #64]
  45eccc:	ldr	x0, [x0, #8]
  45ecd0:	cmp	x1, x0
  45ecd4:	b.cc	45ecf8 <ferror@plt+0x5c388>  // b.lo, b.ul, b.last
  45ecd8:	ldr	x3, [sp, #48]
  45ecdc:	mov	w2, #0x0                   	// #0
  45ece0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45ece4:	add	x1, x0, #0x280
  45ece8:	ldr	x0, [sp, #40]
  45ecec:	blr	x3
  45ecf0:	mov	x0, #0x0                   	// #0
  45ecf4:	b	45ef6c <ferror@plt+0x5c5fc>
  45ecf8:	ldr	x0, [sp, #64]
  45ecfc:	ldr	x0, [x0, #16]
  45ed00:	ldr	x1, [sp, #56]
  45ed04:	sub	x0, x1, x0
  45ed08:	str	x0, [sp, #56]
  45ed0c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45ed10:	add	x0, x0, #0x160
  45ed14:	str	x0, [sp, #104]
  45ed18:	ldr	x0, [sp, #72]
  45ed1c:	ldr	x0, [x0, #56]
  45ed20:	str	x0, [sp, #112]
  45ed24:	ldr	x0, [sp, #64]
  45ed28:	ldr	x1, [x0]
  45ed2c:	ldr	x0, [sp, #56]
  45ed30:	add	x0, x1, x0
  45ed34:	str	x0, [sp, #120]
  45ed38:	ldr	x0, [sp, #64]
  45ed3c:	ldr	x1, [x0, #8]
  45ed40:	ldr	x0, [sp, #56]
  45ed44:	sub	x0, x1, x0
  45ed48:	str	x0, [sp, #128]
  45ed4c:	ldr	x0, [sp, #72]
  45ed50:	ldr	w0, [x0, #120]
  45ed54:	str	w0, [sp, #136]
  45ed58:	ldr	x0, [sp, #48]
  45ed5c:	str	x0, [sp, #144]
  45ed60:	ldr	x0, [sp, #40]
  45ed64:	str	x0, [sp, #152]
  45ed68:	str	wzr, [sp, #160]
  45ed6c:	add	x0, sp, #0x68
  45ed70:	bl	45b854 <ferror@plt+0x58ee4>
  45ed74:	str	x0, [sp, #184]
  45ed78:	ldr	x0, [sp, #184]
  45ed7c:	cmp	x0, #0x0
  45ed80:	b.ne	45eda0 <ferror@plt+0x5c430>  // b.any
  45ed84:	add	x2, sp, #0x68
  45ed88:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45ed8c:	add	x1, x0, #0x2b0
  45ed90:	mov	x0, x2
  45ed94:	bl	45b124 <ferror@plt+0x587b4>
  45ed98:	mov	x0, #0x0                   	// #0
  45ed9c:	b	45ef6c <ferror@plt+0x5c5fc>
  45eda0:	ldr	x0, [sp, #64]
  45eda4:	add	x0, x0, #0x58
  45eda8:	ldr	x3, [sp, #40]
  45edac:	ldr	x2, [sp, #48]
  45edb0:	ldr	x1, [sp, #184]
  45edb4:	bl	45cc60 <ferror@plt+0x5a2f0>
  45edb8:	str	x0, [sp, #176]
  45edbc:	ldr	x0, [sp, #176]
  45edc0:	cmp	x0, #0x0
  45edc4:	b.ne	45edd0 <ferror@plt+0x5c460>  // b.any
  45edc8:	mov	x0, #0x0                   	// #0
  45edcc:	b	45ef6c <ferror@plt+0x5c5fc>
  45edd0:	str	xzr, [sp, #200]
  45edd4:	str	xzr, [sp, #192]
  45edd8:	b	45ef54 <ferror@plt+0x5c5e4>
  45eddc:	ldr	x0, [sp, #176]
  45ede0:	ldr	x1, [x0, #24]
  45ede4:	ldr	x0, [sp, #192]
  45ede8:	lsl	x0, x0, #3
  45edec:	add	x0, x1, x0
  45edf0:	ldr	w8, [x0, #4]
  45edf4:	ldr	x0, [sp, #64]
  45edf8:	ldr	w2, [x0, #44]
  45edfc:	ldr	x0, [sp, #64]
  45ee00:	ldr	w3, [x0, #40]
  45ee04:	ldr	x0, [sp, #64]
  45ee08:	ldr	w4, [x0, #48]
  45ee0c:	ldr	x0, [sp, #72]
  45ee10:	ldr	x5, [x0, #104]
  45ee14:	ldr	x0, [sp, #72]
  45ee18:	ldr	x6, [x0, #112]
  45ee1c:	ldr	x0, [sp, #72]
  45ee20:	ldr	x7, [x0, #8]
  45ee24:	add	x1, sp, #0x68
  45ee28:	add	x0, sp, #0x58
  45ee2c:	str	x0, [sp]
  45ee30:	mov	w0, w8
  45ee34:	bl	45bb84 <ferror@plt+0x59214>
  45ee38:	cmp	w0, #0x0
  45ee3c:	b.ne	45ee48 <ferror@plt+0x5c4d8>  // b.any
  45ee40:	mov	x0, #0x0                   	// #0
  45ee44:	b	45ef6c <ferror@plt+0x5c5fc>
  45ee48:	ldr	x0, [sp, #176]
  45ee4c:	ldr	x1, [x0, #24]
  45ee50:	ldr	x0, [sp, #192]
  45ee54:	lsl	x0, x0, #3
  45ee58:	add	x0, x1, x0
  45ee5c:	ldr	w0, [x0]
  45ee60:	mov	w1, #0x2007                	// #8199
  45ee64:	cmp	w0, w1
  45ee68:	b.eq	45eec0 <ferror@plt+0x5c550>  // b.none
  45ee6c:	mov	w1, #0x2007                	// #8199
  45ee70:	cmp	w0, w1
  45ee74:	b.hi	45ef24 <ferror@plt+0x5c5b4>  // b.pmore
  45ee78:	cmp	w0, #0x6e
  45ee7c:	b.eq	45eec0 <ferror@plt+0x5c550>  // b.none
  45ee80:	cmp	w0, #0x6e
  45ee84:	b.hi	45ef24 <ferror@plt+0x5c5b4>  // b.pmore
  45ee88:	cmp	w0, #0x3
  45ee8c:	b.eq	45ee9c <ferror@plt+0x5c52c>  // b.none
  45ee90:	cmp	w0, #0x47
  45ee94:	b.eq	45eed4 <ferror@plt+0x5c564>  // b.none
  45ee98:	b	45ef24 <ferror@plt+0x5c5b4>
  45ee9c:	ldr	x0, [sp, #200]
  45eea0:	cmp	x0, #0x0
  45eea4:	b.ne	45ef2c <ferror@plt+0x5c5bc>  // b.any
  45eea8:	ldr	w0, [sp, #88]
  45eeac:	cmp	w0, #0x4
  45eeb0:	b.ne	45ef34 <ferror@plt+0x5c5c4>  // b.any
  45eeb4:	ldr	x0, [sp, #96]
  45eeb8:	str	x0, [sp, #200]
  45eebc:	b	45ef34 <ferror@plt+0x5c5c4>
  45eec0:	ldr	w0, [sp, #88]
  45eec4:	cmp	w0, #0x4
  45eec8:	b.ne	45ef3c <ferror@plt+0x5c5cc>  // b.any
  45eecc:	ldr	x0, [sp, #96]
  45eed0:	b	45ef6c <ferror@plt+0x5c5fc>
  45eed4:	ldr	x0, [sp, #176]
  45eed8:	ldr	x1, [x0, #24]
  45eedc:	ldr	x0, [sp, #192]
  45eee0:	lsl	x0, x0, #3
  45eee4:	add	x0, x1, x0
  45eee8:	add	x1, sp, #0x58
  45eeec:	ldr	x5, [sp, #40]
  45eef0:	ldr	x4, [sp, #48]
  45eef4:	mov	x3, x1
  45eef8:	mov	x2, x0
  45eefc:	ldr	x1, [sp, #64]
  45ef00:	ldr	x0, [sp, #72]
  45ef04:	bl	45eacc <ferror@plt+0x5c15c>
  45ef08:	str	x0, [sp, #168]
  45ef0c:	ldr	x0, [sp, #168]
  45ef10:	cmp	x0, #0x0
  45ef14:	b.eq	45ef44 <ferror@plt+0x5c5d4>  // b.none
  45ef18:	ldr	x0, [sp, #168]
  45ef1c:	str	x0, [sp, #200]
  45ef20:	b	45ef44 <ferror@plt+0x5c5d4>
  45ef24:	nop
  45ef28:	b	45ef48 <ferror@plt+0x5c5d8>
  45ef2c:	nop
  45ef30:	b	45ef48 <ferror@plt+0x5c5d8>
  45ef34:	nop
  45ef38:	b	45ef48 <ferror@plt+0x5c5d8>
  45ef3c:	nop
  45ef40:	b	45ef48 <ferror@plt+0x5c5d8>
  45ef44:	nop
  45ef48:	ldr	x0, [sp, #192]
  45ef4c:	add	x0, x0, #0x1
  45ef50:	str	x0, [sp, #192]
  45ef54:	ldr	x0, [sp, #176]
  45ef58:	ldr	x0, [x0, #16]
  45ef5c:	ldr	x1, [sp, #192]
  45ef60:	cmp	x1, x0
  45ef64:	b.cc	45eddc <ferror@plt+0x5c46c>  // b.lo, b.ul, b.last
  45ef68:	ldr	x0, [sp, #200]
  45ef6c:	ldp	x29, x30, [sp, #16]
  45ef70:	add	sp, sp, #0xd0
  45ef74:	ret
  45ef78:	stp	x29, x30, [sp, #-96]!
  45ef7c:	mov	x29, sp
  45ef80:	str	x0, [sp, #72]
  45ef84:	str	x1, [sp, #64]
  45ef88:	str	x2, [sp, #56]
  45ef8c:	str	x3, [sp, #48]
  45ef90:	str	x4, [sp, #40]
  45ef94:	str	x5, [sp, #32]
  45ef98:	str	x6, [sp, #24]
  45ef9c:	str	x7, [sp, #16]
  45efa0:	ldr	x0, [sp, #64]
  45efa4:	ldr	x0, [x0, #16]
  45efa8:	ldr	x1, [sp, #48]
  45efac:	add	x0, x1, x0
  45efb0:	str	x0, [sp, #48]
  45efb4:	ldr	x0, [sp, #64]
  45efb8:	ldr	x0, [x0, #16]
  45efbc:	ldr	x1, [sp, #40]
  45efc0:	add	x0, x1, x0
  45efc4:	str	x0, [sp, #40]
  45efc8:	ldr	x0, [sp, #16]
  45efcc:	ldr	x0, [x0, #24]
  45efd0:	cmp	x0, #0x0
  45efd4:	b.eq	45f06c <ferror@plt+0x5c6fc>  // b.none
  45efd8:	ldr	x0, [sp, #16]
  45efdc:	ldr	x2, [x0]
  45efe0:	ldr	x0, [sp, #16]
  45efe4:	ldr	x1, [x0, #24]
  45efe8:	mov	x0, x1
  45efec:	lsl	x0, x0, #1
  45eff0:	add	x0, x0, x1
  45eff4:	lsl	x0, x0, #3
  45eff8:	sub	x0, x0, #0x18
  45effc:	add	x0, x2, x0
  45f000:	str	x0, [sp, #88]
  45f004:	ldr	x0, [sp, #88]
  45f008:	ldr	x0, [x0, #8]
  45f00c:	ldr	x1, [sp, #48]
  45f010:	cmp	x1, x0
  45f014:	b.eq	45f030 <ferror@plt+0x5c6c0>  // b.none
  45f018:	ldr	x0, [sp, #88]
  45f01c:	ldr	x0, [x0, #8]
  45f020:	add	x0, x0, #0x1
  45f024:	ldr	x1, [sp, #48]
  45f028:	cmp	x1, x0
  45f02c:	b.ne	45f06c <ferror@plt+0x5c6fc>  // b.any
  45f030:	ldr	x0, [sp, #88]
  45f034:	ldr	x0, [x0, #16]
  45f038:	ldr	x1, [sp, #56]
  45f03c:	cmp	x1, x0
  45f040:	b.ne	45f06c <ferror@plt+0x5c6fc>  // b.any
  45f044:	ldr	x0, [sp, #88]
  45f048:	ldr	x0, [x0, #8]
  45f04c:	ldr	x1, [sp, #40]
  45f050:	cmp	x1, x0
  45f054:	b.ls	45f064 <ferror@plt+0x5c6f4>  // b.plast
  45f058:	ldr	x0, [sp, #88]
  45f05c:	ldr	x1, [sp, #40]
  45f060:	str	x1, [x0, #8]
  45f064:	mov	w0, #0x1                   	// #1
  45f068:	b	45f0dc <ferror@plt+0x5c76c>
  45f06c:	ldr	x0, [sp, #16]
  45f070:	mov	x4, x0
  45f074:	ldr	x3, [sp, #24]
  45f078:	ldr	x2, [sp, #32]
  45f07c:	mov	x1, #0x18                  	// #24
  45f080:	ldr	x0, [sp, #72]
  45f084:	bl	454f38 <ferror@plt+0x525c8>
  45f088:	str	x0, [sp, #88]
  45f08c:	ldr	x0, [sp, #88]
  45f090:	cmp	x0, #0x0
  45f094:	b.ne	45f0a0 <ferror@plt+0x5c730>  // b.any
  45f098:	mov	w0, #0x0                   	// #0
  45f09c:	b	45f0dc <ferror@plt+0x5c76c>
  45f0a0:	ldr	x0, [sp, #88]
  45f0a4:	ldr	x1, [sp, #48]
  45f0a8:	str	x1, [x0]
  45f0ac:	ldr	x0, [sp, #88]
  45f0b0:	ldr	x1, [sp, #40]
  45f0b4:	str	x1, [x0, #8]
  45f0b8:	ldr	x0, [sp, #88]
  45f0bc:	ldr	x1, [sp, #56]
  45f0c0:	str	x1, [x0, #16]
  45f0c4:	ldr	x0, [sp, #16]
  45f0c8:	ldr	x0, [x0, #24]
  45f0cc:	add	x1, x0, #0x1
  45f0d0:	ldr	x0, [sp, #16]
  45f0d4:	str	x1, [x0, #24]
  45f0d8:	mov	w0, #0x1                   	// #1
  45f0dc:	ldp	x29, x30, [sp], #96
  45f0e0:	ret
  45f0e4:	stp	x29, x30, [sp, #-160]!
  45f0e8:	mov	x29, sp
  45f0ec:	str	x0, [sp, #72]
  45f0f0:	str	x1, [sp, #64]
  45f0f4:	str	x2, [sp, #56]
  45f0f8:	str	x3, [sp, #48]
  45f0fc:	str	x4, [sp, #40]
  45f100:	str	x5, [sp, #32]
  45f104:	str	x6, [sp, #24]
  45f108:	str	x7, [sp, #16]
  45f10c:	ldr	x0, [sp, #64]
  45f110:	ldr	x0, [x0, #96]
  45f114:	ldr	x1, [sp, #40]
  45f118:	cmp	x1, x0
  45f11c:	b.cc	45f140 <ferror@plt+0x5c7d0>  // b.lo, b.ul, b.last
  45f120:	ldr	x3, [sp, #24]
  45f124:	mov	w2, #0x0                   	// #0
  45f128:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45f12c:	add	x1, x0, #0x2e0
  45f130:	ldr	x0, [sp, #16]
  45f134:	blr	x3
  45f138:	mov	w0, #0x0                   	// #0
  45f13c:	b	45f284 <ferror@plt+0x5c914>
  45f140:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45f144:	add	x0, x0, #0x150
  45f148:	str	x0, [sp, #80]
  45f14c:	ldr	x0, [sp, #64]
  45f150:	ldr	x0, [x0, #88]
  45f154:	str	x0, [sp, #88]
  45f158:	ldr	x0, [sp, #64]
  45f15c:	ldr	x1, [x0, #88]
  45f160:	ldr	x0, [sp, #40]
  45f164:	add	x0, x1, x0
  45f168:	str	x0, [sp, #96]
  45f16c:	ldr	x0, [sp, #64]
  45f170:	ldr	x1, [x0, #96]
  45f174:	ldr	x0, [sp, #40]
  45f178:	sub	x0, x1, x0
  45f17c:	str	x0, [sp, #104]
  45f180:	ldr	x0, [sp, #64]
  45f184:	ldr	w0, [x0, #120]
  45f188:	str	w0, [sp, #112]
  45f18c:	ldr	x0, [sp, #24]
  45f190:	str	x0, [sp, #120]
  45f194:	ldr	x0, [sp, #16]
  45f198:	str	x0, [sp, #128]
  45f19c:	str	wzr, [sp, #136]
  45f1a0:	ldr	w0, [sp, #136]
  45f1a4:	cmp	w0, #0x0
  45f1a8:	b.eq	45f1b4 <ferror@plt+0x5c844>  // b.none
  45f1ac:	mov	w0, #0x0                   	// #0
  45f1b0:	b	45f284 <ferror@plt+0x5c914>
  45f1b4:	ldr	x0, [sp, #56]
  45f1b8:	ldr	w1, [x0, #48]
  45f1bc:	add	x0, sp, #0x50
  45f1c0:	bl	45b6dc <ferror@plt+0x58d6c>
  45f1c4:	str	x0, [sp, #152]
  45f1c8:	ldr	x0, [sp, #56]
  45f1cc:	ldr	w1, [x0, #48]
  45f1d0:	add	x0, sp, #0x50
  45f1d4:	bl	45b6dc <ferror@plt+0x58d6c>
  45f1d8:	str	x0, [sp, #144]
  45f1dc:	ldr	x0, [sp, #152]
  45f1e0:	cmp	x0, #0x0
  45f1e4:	b.ne	45f1f4 <ferror@plt+0x5c884>  // b.any
  45f1e8:	ldr	x0, [sp, #144]
  45f1ec:	cmp	x0, #0x0
  45f1f0:	b.eq	45f268 <ferror@plt+0x5c8f8>  // b.none
  45f1f4:	ldr	x0, [sp, #56]
  45f1f8:	ldr	w0, [x0, #48]
  45f1fc:	mov	w1, w0
  45f200:	ldr	x0, [sp, #152]
  45f204:	bl	45b798 <ferror@plt+0x58e28>
  45f208:	cmp	w0, #0x0
  45f20c:	b.eq	45f21c <ferror@plt+0x5c8ac>  // b.none
  45f210:	ldr	x0, [sp, #144]
  45f214:	str	x0, [sp, #32]
  45f218:	b	45f1a0 <ferror@plt+0x5c830>
  45f21c:	ldr	x1, [sp, #152]
  45f220:	ldr	x0, [sp, #32]
  45f224:	add	x2, x1, x0
  45f228:	ldr	x1, [sp, #144]
  45f22c:	ldr	x0, [sp, #32]
  45f230:	add	x0, x1, x0
  45f234:	ldr	x7, [sp, #160]
  45f238:	ldr	x6, [sp, #16]
  45f23c:	ldr	x5, [sp, #24]
  45f240:	mov	x4, x0
  45f244:	mov	x3, x2
  45f248:	ldr	x2, [sp, #48]
  45f24c:	ldr	x1, [sp, #64]
  45f250:	ldr	x0, [sp, #72]
  45f254:	bl	45ef78 <ferror@plt+0x5c608>
  45f258:	cmp	w0, #0x0
  45f25c:	b.ne	45f1a0 <ferror@plt+0x5c830>  // b.any
  45f260:	mov	w0, #0x0                   	// #0
  45f264:	b	45f284 <ferror@plt+0x5c914>
  45f268:	nop
  45f26c:	ldr	w0, [sp, #136]
  45f270:	cmp	w0, #0x0
  45f274:	b.eq	45f280 <ferror@plt+0x5c910>  // b.none
  45f278:	mov	w0, #0x0                   	// #0
  45f27c:	b	45f284 <ferror@plt+0x5c914>
  45f280:	mov	w0, #0x1                   	// #1
  45f284:	ldp	x29, x30, [sp], #160
  45f288:	ret
  45f28c:	sub	sp, sp, #0x100
  45f290:	stp	x29, x30, [sp, #16]
  45f294:	add	x29, sp, #0x10
  45f298:	str	x0, [sp, #88]
  45f29c:	str	x1, [sp, #80]
  45f2a0:	str	x2, [sp, #72]
  45f2a4:	str	x3, [sp, #64]
  45f2a8:	str	x4, [sp, #56]
  45f2ac:	str	x5, [sp, #48]
  45f2b0:	str	x6, [sp, #40]
  45f2b4:	str	x7, [sp, #32]
  45f2b8:	b	45fa00 <ferror@plt+0x5d090>
  45f2bc:	ldr	x0, [sp, #56]
  45f2c0:	bl	45b854 <ferror@plt+0x58ee4>
  45f2c4:	str	x0, [sp, #168]
  45f2c8:	ldr	x0, [sp, #168]
  45f2cc:	cmp	x0, #0x0
  45f2d0:	b.ne	45f2dc <ferror@plt+0x5c96c>  // b.any
  45f2d4:	mov	w0, #0x1                   	// #1
  45f2d8:	b	45fa14 <ferror@plt+0x5d0a4>
  45f2dc:	ldr	x0, [sp, #72]
  45f2e0:	add	x0, x0, #0x58
  45f2e4:	ldr	x3, [sp, #32]
  45f2e8:	ldr	x2, [sp, #40]
  45f2ec:	ldr	x1, [sp, #168]
  45f2f0:	bl	45cc60 <ferror@plt+0x5a2f0>
  45f2f4:	str	x0, [sp, #160]
  45f2f8:	ldr	x0, [sp, #160]
  45f2fc:	cmp	x0, #0x0
  45f300:	b.ne	45f30c <ferror@plt+0x5c99c>  // b.any
  45f304:	mov	w0, #0x0                   	// #0
  45f308:	b	45fa14 <ferror@plt+0x5d0a4>
  45f30c:	ldr	x0, [sp, #160]
  45f310:	ldr	w0, [x0, #8]
  45f314:	cmp	w0, #0x2e
  45f318:	b.eq	45f33c <ferror@plt+0x5c9cc>  // b.none
  45f31c:	ldr	x0, [sp, #160]
  45f320:	ldr	w0, [x0, #8]
  45f324:	cmp	w0, #0x3
  45f328:	b.eq	45f33c <ferror@plt+0x5c9cc>  // b.none
  45f32c:	ldr	x0, [sp, #160]
  45f330:	ldr	w0, [x0, #8]
  45f334:	cmp	w0, #0x1d
  45f338:	b.ne	45f344 <ferror@plt+0x5c9d4>  // b.any
  45f33c:	mov	w0, #0x1                   	// #1
  45f340:	b	45f348 <ferror@plt+0x5c9d8>
  45f344:	mov	w0, #0x0                   	// #0
  45f348:	str	w0, [sp, #252]
  45f34c:	ldr	x0, [sp, #160]
  45f350:	ldr	w0, [x0, #8]
  45f354:	cmp	w0, #0x1d
  45f358:	b.ne	45f368 <ferror@plt+0x5c9f8>  // b.any
  45f35c:	ldr	x0, [sp, #264]
  45f360:	str	x0, [sp, #232]
  45f364:	b	45f370 <ferror@plt+0x5ca00>
  45f368:	ldr	x0, [sp, #256]
  45f36c:	str	x0, [sp, #232]
  45f370:	str	xzr, [sp, #240]
  45f374:	ldr	w0, [sp, #252]
  45f378:	cmp	w0, #0x0
  45f37c:	b.eq	45f3bc <ferror@plt+0x5ca4c>  // b.none
  45f380:	ldr	x3, [sp, #32]
  45f384:	ldr	x2, [sp, #40]
  45f388:	mov	x1, #0x28                  	// #40
  45f38c:	ldr	x0, [sp, #88]
  45f390:	bl	454bec <ferror@plt+0x5227c>
  45f394:	str	x0, [sp, #240]
  45f398:	ldr	x0, [sp, #240]
  45f39c:	cmp	x0, #0x0
  45f3a0:	b.ne	45f3ac <ferror@plt+0x5ca3c>  // b.any
  45f3a4:	mov	w0, #0x0                   	// #0
  45f3a8:	b	45fa14 <ferror@plt+0x5d0a4>
  45f3ac:	mov	x2, #0x28                  	// #40
  45f3b0:	mov	w1, #0x0                   	// #0
  45f3b4:	ldr	x0, [sp, #240]
  45f3b8:	bl	402530 <memset@plt>
  45f3bc:	str	xzr, [sp, #216]
  45f3c0:	str	wzr, [sp, #212]
  45f3c4:	str	xzr, [sp, #200]
  45f3c8:	str	wzr, [sp, #196]
  45f3cc:	str	wzr, [sp, #192]
  45f3d0:	str	xzr, [sp, #184]
  45f3d4:	str	wzr, [sp, #180]
  45f3d8:	str	wzr, [sp, #176]
  45f3dc:	str	xzr, [sp, #224]
  45f3e0:	b	45f7bc <ferror@plt+0x5ce4c>
  45f3e4:	ldr	x0, [sp, #160]
  45f3e8:	ldr	x1, [x0, #24]
  45f3ec:	ldr	x0, [sp, #224]
  45f3f0:	lsl	x0, x0, #3
  45f3f4:	add	x0, x1, x0
  45f3f8:	ldr	w8, [x0, #4]
  45f3fc:	ldr	x0, [sp, #72]
  45f400:	ldr	w1, [x0, #44]
  45f404:	ldr	x0, [sp, #72]
  45f408:	ldr	w2, [x0, #40]
  45f40c:	ldr	x0, [sp, #72]
  45f410:	ldr	w3, [x0, #48]
  45f414:	ldr	x0, [sp, #80]
  45f418:	ldr	x4, [x0, #104]
  45f41c:	ldr	x0, [sp, #80]
  45f420:	ldr	x5, [x0, #112]
  45f424:	ldr	x0, [sp, #80]
  45f428:	ldr	x6, [x0, #8]
  45f42c:	add	x0, sp, #0x80
  45f430:	str	x0, [sp]
  45f434:	mov	x7, x6
  45f438:	mov	x6, x5
  45f43c:	mov	x5, x4
  45f440:	mov	w4, w3
  45f444:	mov	w3, w2
  45f448:	mov	w2, w1
  45f44c:	ldr	x1, [sp, #56]
  45f450:	mov	w0, w8
  45f454:	bl	45bb84 <ferror@plt+0x59214>
  45f458:	cmp	w0, #0x0
  45f45c:	b.ne	45f468 <ferror@plt+0x5caf8>  // b.any
  45f460:	mov	w0, #0x0                   	// #0
  45f464:	b	45fa14 <ferror@plt+0x5d0a4>
  45f468:	ldr	x0, [sp, #160]
  45f46c:	ldr	w0, [x0, #8]
  45f470:	cmp	w0, #0x11
  45f474:	b.ne	45f4ac <ferror@plt+0x5cb3c>  // b.any
  45f478:	ldr	x0, [sp, #160]
  45f47c:	ldr	x1, [x0, #24]
  45f480:	ldr	x0, [sp, #224]
  45f484:	lsl	x0, x0, #3
  45f488:	add	x0, x1, x0
  45f48c:	ldr	w0, [x0]
  45f490:	cmp	w0, #0x11
  45f494:	b.ne	45f4ac <ferror@plt+0x5cb3c>  // b.any
  45f498:	ldr	w0, [sp, #128]
  45f49c:	cmp	w0, #0x1
  45f4a0:	b.ne	45f4ac <ferror@plt+0x5cb3c>  // b.any
  45f4a4:	ldr	x0, [sp, #136]
  45f4a8:	str	x0, [sp, #64]
  45f4ac:	ldr	w0, [sp, #252]
  45f4b0:	cmp	w0, #0x0
  45f4b4:	b.eq	45f754 <ferror@plt+0x5cde4>  // b.none
  45f4b8:	ldr	x0, [sp, #160]
  45f4bc:	ldr	x1, [x0, #24]
  45f4c0:	ldr	x0, [sp, #224]
  45f4c4:	lsl	x0, x0, #3
  45f4c8:	add	x0, x1, x0
  45f4cc:	ldr	w0, [x0]
  45f4d0:	mov	w1, #0x2007                	// #8199
  45f4d4:	cmp	w0, w1
  45f4d8:	b.eq	45f69c <ferror@plt+0x5cd2c>  // b.none
  45f4dc:	mov	w1, #0x2007                	// #8199
  45f4e0:	cmp	w0, w1
  45f4e4:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f4e8:	cmp	w0, #0x6e
  45f4ec:	b.eq	45f69c <ferror@plt+0x5cd2c>  // b.none
  45f4f0:	cmp	w0, #0x6e
  45f4f4:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f4f8:	cmp	w0, #0x59
  45f4fc:	b.eq	45f5f0 <ferror@plt+0x5cc80>  // b.none
  45f500:	cmp	w0, #0x59
  45f504:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f508:	cmp	w0, #0x58
  45f50c:	b.eq	45f56c <ferror@plt+0x5cbfc>  // b.none
  45f510:	cmp	w0, #0x58
  45f514:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f518:	cmp	w0, #0x55
  45f51c:	b.eq	45f728 <ferror@plt+0x5cdb8>  // b.none
  45f520:	cmp	w0, #0x55
  45f524:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f528:	cmp	w0, #0x47
  45f52c:	b.eq	45f610 <ferror@plt+0x5cca0>  // b.none
  45f530:	cmp	w0, #0x47
  45f534:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f538:	cmp	w0, #0x31
  45f53c:	b.eq	45f610 <ferror@plt+0x5cca0>  // b.none
  45f540:	cmp	w0, #0x31
  45f544:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f548:	cmp	w0, #0x12
  45f54c:	b.eq	45f6e0 <ferror@plt+0x5cd70>  // b.none
  45f550:	cmp	w0, #0x12
  45f554:	b.hi	45f75c <ferror@plt+0x5cdec>  // b.pmore
  45f558:	cmp	w0, #0x3
  45f55c:	b.eq	45f670 <ferror@plt+0x5cd00>  // b.none
  45f560:	cmp	w0, #0x11
  45f564:	b.eq	45f6c0 <ferror@plt+0x5cd50>  // b.none
  45f568:	b	45f75c <ferror@plt+0x5cdec>
  45f56c:	ldr	w0, [sp, #128]
  45f570:	cmp	w0, #0x2
  45f574:	b.ne	45f764 <ferror@plt+0x5cdf4>  // b.any
  45f578:	ldr	x0, [sp, #136]
  45f57c:	cmp	x0, #0x0
  45f580:	b.ne	45f598 <ferror@plt+0x5cc28>  // b.any
  45f584:	ldr	x0, [sp, #240]
  45f588:	adrp	x1, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45f58c:	add	x1, x1, #0x1e8
  45f590:	str	x1, [x0, #8]
  45f594:	b	45f764 <ferror@plt+0x5cdf4>
  45f598:	ldr	x0, [sp, #136]
  45f59c:	sub	x1, x0, #0x1
  45f5a0:	ldr	x0, [sp, #48]
  45f5a4:	ldr	x0, [x0, #48]
  45f5a8:	cmp	x1, x0
  45f5ac:	b.cc	45f5c8 <ferror@plt+0x5cc58>  // b.lo, b.ul, b.last
  45f5b0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45f5b4:	add	x1, x0, #0x308
  45f5b8:	ldr	x0, [sp, #56]
  45f5bc:	bl	45b124 <ferror@plt+0x587b4>
  45f5c0:	mov	w0, #0x0                   	// #0
  45f5c4:	b	45fa14 <ferror@plt+0x5d0a4>
  45f5c8:	ldr	x0, [sp, #48]
  45f5cc:	ldr	x1, [x0, #56]
  45f5d0:	ldr	x0, [sp, #136]
  45f5d4:	lsl	x0, x0, #3
  45f5d8:	sub	x0, x0, #0x8
  45f5dc:	add	x0, x1, x0
  45f5e0:	ldr	x1, [x0]
  45f5e4:	ldr	x0, [sp, #240]
  45f5e8:	str	x1, [x0, #8]
  45f5ec:	b	45f764 <ferror@plt+0x5cdf4>
  45f5f0:	ldr	w0, [sp, #128]
  45f5f4:	cmp	w0, #0x2
  45f5f8:	b.ne	45f76c <ferror@plt+0x5cdfc>  // b.any
  45f5fc:	ldr	x0, [sp, #136]
  45f600:	mov	w1, w0
  45f604:	ldr	x0, [sp, #240]
  45f608:	str	w1, [x0, #16]
  45f60c:	b	45f76c <ferror@plt+0x5cdfc>
  45f610:	ldr	w0, [sp, #176]
  45f614:	cmp	w0, #0x0
  45f618:	b.ne	45f774 <ferror@plt+0x5ce04>  // b.any
  45f61c:	ldr	x0, [sp, #160]
  45f620:	ldr	x1, [x0, #24]
  45f624:	ldr	x0, [sp, #224]
  45f628:	lsl	x0, x0, #3
  45f62c:	add	x0, x1, x0
  45f630:	add	x1, sp, #0x80
  45f634:	ldr	x5, [sp, #32]
  45f638:	ldr	x4, [sp, #40]
  45f63c:	mov	x3, x1
  45f640:	mov	x2, x0
  45f644:	ldr	x1, [sp, #72]
  45f648:	ldr	x0, [sp, #80]
  45f64c:	bl	45eacc <ferror@plt+0x5c15c>
  45f650:	str	x0, [sp, #144]
  45f654:	ldr	x0, [sp, #144]
  45f658:	cmp	x0, #0x0
  45f65c:	b.eq	45f77c <ferror@plt+0x5ce0c>  // b.none
  45f660:	ldr	x0, [sp, #240]
  45f664:	ldr	x1, [sp, #144]
  45f668:	str	x1, [x0]
  45f66c:	b	45f77c <ferror@plt+0x5ce0c>
  45f670:	ldr	x0, [sp, #240]
  45f674:	ldr	x0, [x0]
  45f678:	cmp	x0, #0x0
  45f67c:	b.ne	45f784 <ferror@plt+0x5ce14>  // b.any
  45f680:	ldr	w0, [sp, #128]
  45f684:	cmp	w0, #0x4
  45f688:	b.ne	45f78c <ferror@plt+0x5ce1c>  // b.any
  45f68c:	ldr	x1, [sp, #136]
  45f690:	ldr	x0, [sp, #240]
  45f694:	str	x1, [x0]
  45f698:	b	45f78c <ferror@plt+0x5ce1c>
  45f69c:	ldr	w0, [sp, #128]
  45f6a0:	cmp	w0, #0x4
  45f6a4:	b.ne	45f794 <ferror@plt+0x5ce24>  // b.any
  45f6a8:	ldr	x1, [sp, #136]
  45f6ac:	ldr	x0, [sp, #240]
  45f6b0:	str	x1, [x0]
  45f6b4:	mov	w0, #0x1                   	// #1
  45f6b8:	str	w0, [sp, #176]
  45f6bc:	b	45f794 <ferror@plt+0x5ce24>
  45f6c0:	ldr	w0, [sp, #128]
  45f6c4:	cmp	w0, #0x1
  45f6c8:	b.ne	45f79c <ferror@plt+0x5ce2c>  // b.any
  45f6cc:	ldr	x0, [sp, #136]
  45f6d0:	str	x0, [sp, #216]
  45f6d4:	mov	w0, #0x1                   	// #1
  45f6d8:	str	w0, [sp, #212]
  45f6dc:	b	45f79c <ferror@plt+0x5ce2c>
  45f6e0:	ldr	w0, [sp, #128]
  45f6e4:	cmp	w0, #0x1
  45f6e8:	b.ne	45f700 <ferror@plt+0x5cd90>  // b.any
  45f6ec:	ldr	x0, [sp, #136]
  45f6f0:	str	x0, [sp, #200]
  45f6f4:	mov	w0, #0x1                   	// #1
  45f6f8:	str	w0, [sp, #196]
  45f6fc:	b	45f7a4 <ferror@plt+0x5ce34>
  45f700:	ldr	w0, [sp, #128]
  45f704:	cmp	w0, #0x2
  45f708:	b.ne	45f7a4 <ferror@plt+0x5ce34>  // b.any
  45f70c:	ldr	x0, [sp, #136]
  45f710:	str	x0, [sp, #200]
  45f714:	mov	w0, #0x1                   	// #1
  45f718:	str	w0, [sp, #196]
  45f71c:	mov	w0, #0x1                   	// #1
  45f720:	str	w0, [sp, #192]
  45f724:	b	45f7a4 <ferror@plt+0x5ce34>
  45f728:	ldr	w0, [sp, #128]
  45f72c:	cmp	w0, #0x2
  45f730:	b.eq	45f740 <ferror@plt+0x5cdd0>  // b.none
  45f734:	ldr	w0, [sp, #128]
  45f738:	cmp	w0, #0x8
  45f73c:	b.ne	45f7ac <ferror@plt+0x5ce3c>  // b.any
  45f740:	ldr	x0, [sp, #136]
  45f744:	str	x0, [sp, #184]
  45f748:	mov	w0, #0x1                   	// #1
  45f74c:	str	w0, [sp, #180]
  45f750:	b	45f7ac <ferror@plt+0x5ce3c>
  45f754:	nop
  45f758:	b	45f7b0 <ferror@plt+0x5ce40>
  45f75c:	nop
  45f760:	b	45f7b0 <ferror@plt+0x5ce40>
  45f764:	nop
  45f768:	b	45f7b0 <ferror@plt+0x5ce40>
  45f76c:	nop
  45f770:	b	45f7b0 <ferror@plt+0x5ce40>
  45f774:	nop
  45f778:	b	45f7b0 <ferror@plt+0x5ce40>
  45f77c:	nop
  45f780:	b	45f7b0 <ferror@plt+0x5ce40>
  45f784:	nop
  45f788:	b	45f7b0 <ferror@plt+0x5ce40>
  45f78c:	nop
  45f790:	b	45f7b0 <ferror@plt+0x5ce40>
  45f794:	nop
  45f798:	b	45f7b0 <ferror@plt+0x5ce40>
  45f79c:	nop
  45f7a0:	b	45f7b0 <ferror@plt+0x5ce40>
  45f7a4:	nop
  45f7a8:	b	45f7b0 <ferror@plt+0x5ce40>
  45f7ac:	nop
  45f7b0:	ldr	x0, [sp, #224]
  45f7b4:	add	x0, x0, #0x1
  45f7b8:	str	x0, [sp, #224]
  45f7bc:	ldr	x0, [sp, #160]
  45f7c0:	ldr	x0, [x0, #16]
  45f7c4:	ldr	x1, [sp, #224]
  45f7c8:	cmp	x1, x0
  45f7cc:	b.cc	45f3e4 <ferror@plt+0x5ca74>  // b.lo, b.ul, b.last
  45f7d0:	ldr	w0, [sp, #252]
  45f7d4:	cmp	w0, #0x0
  45f7d8:	b.eq	45f808 <ferror@plt+0x5ce98>  // b.none
  45f7dc:	ldr	x0, [sp, #240]
  45f7e0:	ldr	x0, [x0]
  45f7e4:	cmp	x0, #0x0
  45f7e8:	b.ne	45f808 <ferror@plt+0x5ce98>  // b.any
  45f7ec:	ldr	x4, [sp, #32]
  45f7f0:	ldr	x3, [sp, #40]
  45f7f4:	mov	x2, #0x28                  	// #40
  45f7f8:	ldr	x1, [sp, #240]
  45f7fc:	ldr	x0, [sp, #88]
  45f800:	bl	454e2c <ferror@plt+0x524bc>
  45f804:	str	wzr, [sp, #252]
  45f808:	ldr	w0, [sp, #252]
  45f80c:	cmp	w0, #0x0
  45f810:	b.eq	45f8e0 <ferror@plt+0x5cf70>  // b.none
  45f814:	ldr	w0, [sp, #180]
  45f818:	cmp	w0, #0x0
  45f81c:	b.eq	45f85c <ferror@plt+0x5ceec>  // b.none
  45f820:	ldr	x0, [sp, #232]
  45f824:	str	x0, [sp]
  45f828:	ldr	x7, [sp, #32]
  45f82c:	ldr	x6, [sp, #40]
  45f830:	ldr	x5, [sp, #64]
  45f834:	ldr	x4, [sp, #184]
  45f838:	ldr	x3, [sp, #240]
  45f83c:	ldr	x2, [sp, #72]
  45f840:	ldr	x1, [sp, #80]
  45f844:	ldr	x0, [sp, #88]
  45f848:	bl	45f0e4 <ferror@plt+0x5c774>
  45f84c:	cmp	w0, #0x0
  45f850:	b.ne	45f8e0 <ferror@plt+0x5cf70>  // b.any
  45f854:	mov	w0, #0x0                   	// #0
  45f858:	b	45fa14 <ferror@plt+0x5d0a4>
  45f85c:	ldr	w0, [sp, #212]
  45f860:	cmp	w0, #0x0
  45f864:	b.eq	45f8c4 <ferror@plt+0x5cf54>  // b.none
  45f868:	ldr	w0, [sp, #196]
  45f86c:	cmp	w0, #0x0
  45f870:	b.eq	45f8c4 <ferror@plt+0x5cf54>  // b.none
  45f874:	ldr	w0, [sp, #192]
  45f878:	cmp	w0, #0x0
  45f87c:	b.eq	45f890 <ferror@plt+0x5cf20>  // b.none
  45f880:	ldr	x1, [sp, #200]
  45f884:	ldr	x0, [sp, #216]
  45f888:	add	x0, x1, x0
  45f88c:	str	x0, [sp, #200]
  45f890:	ldr	x7, [sp, #232]
  45f894:	ldr	x6, [sp, #32]
  45f898:	ldr	x5, [sp, #40]
  45f89c:	ldr	x4, [sp, #200]
  45f8a0:	ldr	x3, [sp, #216]
  45f8a4:	ldr	x2, [sp, #240]
  45f8a8:	ldr	x1, [sp, #80]
  45f8ac:	ldr	x0, [sp, #88]
  45f8b0:	bl	45ef78 <ferror@plt+0x5c608>
  45f8b4:	cmp	w0, #0x0
  45f8b8:	b.ne	45f8e0 <ferror@plt+0x5cf70>  // b.any
  45f8bc:	mov	w0, #0x0                   	// #0
  45f8c0:	b	45fa14 <ferror@plt+0x5d0a4>
  45f8c4:	ldr	x4, [sp, #32]
  45f8c8:	ldr	x3, [sp, #40]
  45f8cc:	mov	x2, #0x28                  	// #40
  45f8d0:	ldr	x1, [sp, #240]
  45f8d4:	ldr	x0, [sp, #88]
  45f8d8:	bl	454e2c <ferror@plt+0x524bc>
  45f8dc:	str	wzr, [sp, #252]
  45f8e0:	ldr	x0, [sp, #160]
  45f8e4:	ldr	w0, [x0, #12]
  45f8e8:	cmp	w0, #0x0
  45f8ec:	b.eq	45fa00 <ferror@plt+0x5d090>  // b.none
  45f8f0:	ldr	w0, [sp, #252]
  45f8f4:	cmp	w0, #0x0
  45f8f8:	b.ne	45f940 <ferror@plt+0x5cfd0>  // b.any
  45f8fc:	ldr	x0, [sp, #264]
  45f900:	str	x0, [sp, #8]
  45f904:	ldr	x0, [sp, #256]
  45f908:	str	x0, [sp]
  45f90c:	ldr	x7, [sp, #32]
  45f910:	ldr	x6, [sp, #40]
  45f914:	ldr	x5, [sp, #48]
  45f918:	ldr	x4, [sp, #56]
  45f91c:	ldr	x3, [sp, #64]
  45f920:	ldr	x2, [sp, #72]
  45f924:	ldr	x1, [sp, #80]
  45f928:	ldr	x0, [sp, #88]
  45f92c:	bl	45f28c <ferror@plt+0x5c91c>
  45f930:	cmp	w0, #0x0
  45f934:	b.ne	45fa00 <ferror@plt+0x5d090>  // b.any
  45f938:	mov	w0, #0x0                   	// #0
  45f93c:	b	45fa14 <ferror@plt+0x5d0a4>
  45f940:	add	x0, sp, #0x60
  45f944:	mov	x2, #0x20                  	// #32
  45f948:	mov	w1, #0x0                   	// #0
  45f94c:	bl	402530 <memset@plt>
  45f950:	add	x0, sp, #0x60
  45f954:	str	x0, [sp, #8]
  45f958:	ldr	x0, [sp, #256]
  45f95c:	str	x0, [sp]
  45f960:	ldr	x7, [sp, #32]
  45f964:	ldr	x6, [sp, #40]
  45f968:	ldr	x5, [sp, #48]
  45f96c:	ldr	x4, [sp, #56]
  45f970:	ldr	x3, [sp, #64]
  45f974:	ldr	x2, [sp, #72]
  45f978:	ldr	x1, [sp, #80]
  45f97c:	ldr	x0, [sp, #88]
  45f980:	bl	45f28c <ferror@plt+0x5c91c>
  45f984:	cmp	w0, #0x0
  45f988:	b.ne	45f994 <ferror@plt+0x5d024>  // b.any
  45f98c:	mov	w0, #0x0                   	// #0
  45f990:	b	45fa14 <ferror@plt+0x5d0a4>
  45f994:	ldr	x0, [sp, #120]
  45f998:	cmp	x0, #0x0
  45f99c:	b.eq	45fa00 <ferror@plt+0x5d090>  // b.none
  45f9a0:	add	x0, sp, #0x60
  45f9a4:	ldr	x3, [sp, #32]
  45f9a8:	ldr	x2, [sp, #40]
  45f9ac:	mov	x1, x0
  45f9b0:	ldr	x0, [sp, #88]
  45f9b4:	bl	455160 <ferror@plt+0x527f0>
  45f9b8:	cmp	w0, #0x0
  45f9bc:	b.ne	45f9c8 <ferror@plt+0x5d058>  // b.any
  45f9c0:	mov	w0, #0x0                   	// #0
  45f9c4:	b	45fa14 <ferror@plt+0x5d0a4>
  45f9c8:	ldr	x0, [sp, #96]
  45f9cc:	str	x0, [sp, #152]
  45f9d0:	ldr	x1, [sp, #120]
  45f9d4:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45f9d8:	add	x3, x0, #0x308
  45f9dc:	mov	x2, #0x18                  	// #24
  45f9e0:	ldr	x0, [sp, #152]
  45f9e4:	bl	460a00 <ferror@plt+0x5e090>
  45f9e8:	ldr	x0, [sp, #240]
  45f9ec:	ldr	x1, [sp, #152]
  45f9f0:	str	x1, [x0, #24]
  45f9f4:	ldr	x1, [sp, #120]
  45f9f8:	ldr	x0, [sp, #240]
  45f9fc:	str	x1, [x0, #32]
  45fa00:	ldr	x0, [sp, #56]
  45fa04:	ldr	x0, [x0, #24]
  45fa08:	cmp	x0, #0x0
  45fa0c:	b.ne	45f2bc <ferror@plt+0x5c94c>  // b.any
  45fa10:	mov	w0, #0x1                   	// #1
  45fa14:	ldp	x29, x30, [sp, #16]
  45fa18:	add	sp, sp, #0x100
  45fa1c:	ret
  45fa20:	sub	sp, sp, #0xe0
  45fa24:	stp	x29, x30, [sp, #16]
  45fa28:	add	x29, sp, #0x10
  45fa2c:	str	x0, [sp, #88]
  45fa30:	str	x1, [sp, #80]
  45fa34:	str	x2, [sp, #72]
  45fa38:	str	x3, [sp, #64]
  45fa3c:	str	x4, [sp, #56]
  45fa40:	str	x5, [sp, #48]
  45fa44:	str	x6, [sp, #40]
  45fa48:	str	x7, [sp, #32]
  45fa4c:	ldr	x0, [sp, #40]
  45fa50:	cmp	x0, #0x0
  45fa54:	b.eq	45fa64 <ferror@plt+0x5d0f4>  // b.none
  45fa58:	ldr	x0, [sp, #40]
  45fa5c:	str	x0, [sp, #216]
  45fa60:	b	45fa7c <ferror@plt+0x5d10c>
  45fa64:	add	x0, sp, #0xa8
  45fa68:	mov	x2, #0x20                  	// #32
  45fa6c:	mov	w1, #0x0                   	// #0
  45fa70:	bl	402530 <memset@plt>
  45fa74:	add	x0, sp, #0xa8
  45fa78:	str	x0, [sp, #216]
  45fa7c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  45fa80:	add	x0, x0, #0x160
  45fa84:	str	x0, [sp, #104]
  45fa88:	ldr	x0, [sp, #80]
  45fa8c:	ldr	x0, [x0, #56]
  45fa90:	str	x0, [sp, #112]
  45fa94:	ldr	x0, [sp, #48]
  45fa98:	ldr	x0, [x0]
  45fa9c:	str	x0, [sp, #120]
  45faa0:	ldr	x0, [sp, #48]
  45faa4:	ldr	x0, [x0, #8]
  45faa8:	str	x0, [sp, #128]
  45faac:	ldr	x0, [sp, #80]
  45fab0:	ldr	w0, [x0, #120]
  45fab4:	str	w0, [sp, #136]
  45fab8:	ldr	x0, [sp, #64]
  45fabc:	str	x0, [sp, #144]
  45fac0:	ldr	x0, [sp, #56]
  45fac4:	str	x0, [sp, #152]
  45fac8:	str	wzr, [sp, #160]
  45facc:	b	45fb10 <ferror@plt+0x5d1a0>
  45fad0:	add	x1, sp, #0x68
  45fad4:	ldr	x0, [sp, #216]
  45fad8:	str	x0, [sp, #8]
  45fadc:	ldr	x0, [sp, #216]
  45fae0:	str	x0, [sp]
  45fae4:	ldr	x7, [sp, #56]
  45fae8:	ldr	x6, [sp, #64]
  45faec:	ldr	x5, [sp, #72]
  45faf0:	mov	x4, x1
  45faf4:	mov	x3, #0x0                   	// #0
  45faf8:	ldr	x2, [sp, #48]
  45fafc:	ldr	x1, [sp, #80]
  45fb00:	ldr	x0, [sp, #88]
  45fb04:	bl	45f28c <ferror@plt+0x5c91c>
  45fb08:	cmp	w0, #0x0
  45fb0c:	b.eq	45fbd8 <ferror@plt+0x5d268>  // b.none
  45fb10:	ldr	x0, [sp, #128]
  45fb14:	cmp	x0, #0x0
  45fb18:	b.ne	45fad0 <ferror@plt+0x5d160>  // b.any
  45fb1c:	ldr	x0, [sp, #216]
  45fb20:	ldr	x0, [x0, #24]
  45fb24:	cmp	x0, #0x0
  45fb28:	b.eq	45fbe0 <ferror@plt+0x5d270>  // b.none
  45fb2c:	ldr	x0, [sp, #216]
  45fb30:	ldr	x0, [x0, #24]
  45fb34:	str	x0, [sp, #200]
  45fb38:	ldr	x0, [sp, #40]
  45fb3c:	cmp	x0, #0x0
  45fb40:	b.ne	45fb74 <ferror@plt+0x5d204>  // b.any
  45fb44:	add	x0, sp, #0xa8
  45fb48:	ldr	x3, [sp, #56]
  45fb4c:	ldr	x2, [sp, #64]
  45fb50:	mov	x1, x0
  45fb54:	ldr	x0, [sp, #88]
  45fb58:	bl	455160 <ferror@plt+0x527f0>
  45fb5c:	cmp	w0, #0x0
  45fb60:	b.eq	45fbe8 <ferror@plt+0x5d278>  // b.none
  45fb64:	ldr	x0, [sp, #216]
  45fb68:	ldr	x0, [x0]
  45fb6c:	str	x0, [sp, #208]
  45fb70:	b	45fba4 <ferror@plt+0x5d234>
  45fb74:	ldr	x0, [sp, #40]
  45fb78:	ldr	x3, [sp, #56]
  45fb7c:	ldr	x2, [sp, #64]
  45fb80:	mov	x1, x0
  45fb84:	ldr	x0, [sp, #88]
  45fb88:	bl	455110 <ferror@plt+0x527a0>
  45fb8c:	str	x0, [sp, #208]
  45fb90:	ldr	x0, [sp, #208]
  45fb94:	cmp	x0, #0x0
  45fb98:	b.eq	45fbf0 <ferror@plt+0x5d280>  // b.none
  45fb9c:	ldr	x0, [sp, #40]
  45fba0:	str	xzr, [x0, #24]
  45fba4:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45fba8:	add	x3, x0, #0x308
  45fbac:	mov	x2, #0x18                  	// #24
  45fbb0:	ldr	x1, [sp, #200]
  45fbb4:	ldr	x0, [sp, #208]
  45fbb8:	bl	460a00 <ferror@plt+0x5e090>
  45fbbc:	ldr	x0, [sp, #32]
  45fbc0:	ldr	x1, [sp, #208]
  45fbc4:	str	x1, [x0]
  45fbc8:	ldr	x0, [sp, #224]
  45fbcc:	ldr	x1, [sp, #200]
  45fbd0:	str	x1, [x0]
  45fbd4:	b	45fbf4 <ferror@plt+0x5d284>
  45fbd8:	nop
  45fbdc:	b	45fbf4 <ferror@plt+0x5d284>
  45fbe0:	nop
  45fbe4:	b	45fbf4 <ferror@plt+0x5d284>
  45fbe8:	nop
  45fbec:	b	45fbf4 <ferror@plt+0x5d284>
  45fbf0:	nop
  45fbf4:	ldp	x29, x30, [sp, #16]
  45fbf8:	add	sp, sp, #0xe0
  45fbfc:	ret
  45fc00:	stp	x29, x30, [sp, #-96]!
  45fc04:	mov	x29, sp
  45fc08:	str	x0, [sp, #56]
  45fc0c:	str	x1, [sp, #48]
  45fc10:	str	x2, [sp, #40]
  45fc14:	str	x3, [sp, #32]
  45fc18:	str	x4, [sp, #24]
  45fc1c:	str	x5, [sp, #16]
  45fc20:	ldr	x0, [sp, #48]
  45fc24:	ldr	x0, [x0, #32]
  45fc28:	cmp	x0, #0x0
  45fc2c:	b.ne	45fc38 <ferror@plt+0x5d2c8>  // b.any
  45fc30:	mov	w0, #0x0                   	// #0
  45fc34:	b	45fd90 <ferror@plt+0x5d420>
  45fc38:	ldr	x0, [sp, #48]
  45fc3c:	ldr	x1, [x0, #24]
  45fc40:	ldr	x0, [sp, #48]
  45fc44:	ldr	x2, [x0, #32]
  45fc48:	add	x5, sp, #0x38
  45fc4c:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45fc50:	add	x4, x0, #0x3d4
  45fc54:	mov	x3, #0x18                  	// #24
  45fc58:	mov	x0, x5
  45fc5c:	bl	402560 <bsearch@plt>
  45fc60:	str	x0, [sp, #88]
  45fc64:	ldr	x0, [sp, #88]
  45fc68:	cmp	x0, #0x0
  45fc6c:	b.ne	45fc84 <ferror@plt+0x5d314>  // b.any
  45fc70:	mov	w0, #0x0                   	// #0
  45fc74:	b	45fd90 <ferror@plt+0x5d420>
  45fc78:	ldr	x0, [sp, #88]
  45fc7c:	add	x0, x0, #0x18
  45fc80:	str	x0, [sp, #88]
  45fc84:	ldr	x0, [sp, #48]
  45fc88:	ldr	x0, [x0, #24]
  45fc8c:	ldr	x1, [sp, #88]
  45fc90:	sub	x0, x1, x0
  45fc94:	asr	x1, x0, #3
  45fc98:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  45fc9c:	movk	x0, #0xaaab
  45fca0:	mul	x0, x1, x0
  45fca4:	add	x1, x0, #0x1
  45fca8:	ldr	x0, [sp, #48]
  45fcac:	ldr	x0, [x0, #32]
  45fcb0:	cmp	x1, x0
  45fcb4:	b.cs	45fce8 <ferror@plt+0x5d378>  // b.hs, b.nlast
  45fcb8:	ldr	x0, [sp, #88]
  45fcbc:	add	x0, x0, #0x18
  45fcc0:	ldr	x1, [x0]
  45fcc4:	ldr	x0, [sp, #56]
  45fcc8:	cmp	x1, x0
  45fccc:	b.hi	45fce8 <ferror@plt+0x5d378>  // b.pmore
  45fcd0:	ldr	x0, [sp, #88]
  45fcd4:	add	x0, x0, #0x18
  45fcd8:	ldr	x1, [x0, #8]
  45fcdc:	ldr	x0, [sp, #56]
  45fce0:	cmp	x1, x0
  45fce4:	b.hi	45fc78 <ferror@plt+0x5d308>  // b.pmore
  45fce8:	ldr	x0, [sp, #88]
  45fcec:	ldr	x0, [x0, #16]
  45fcf0:	str	x0, [sp, #80]
  45fcf4:	ldr	x0, [sp, #56]
  45fcf8:	ldr	x5, [sp, #16]
  45fcfc:	ldr	x4, [sp, #24]
  45fd00:	ldr	x3, [sp, #32]
  45fd04:	ldr	x2, [sp, #40]
  45fd08:	ldr	x1, [sp, #80]
  45fd0c:	bl	45fc00 <ferror@plt+0x5d290>
  45fd10:	str	w0, [sp, #76]
  45fd14:	ldr	w0, [sp, #76]
  45fd18:	cmp	w0, #0x0
  45fd1c:	b.eq	45fd28 <ferror@plt+0x5d3b8>  // b.none
  45fd20:	ldr	w0, [sp, #76]
  45fd24:	b	45fd90 <ferror@plt+0x5d420>
  45fd28:	ldr	x1, [sp, #56]
  45fd2c:	ldr	x0, [sp, #24]
  45fd30:	ldr	x2, [x0]
  45fd34:	ldr	x0, [sp, #16]
  45fd38:	ldr	w3, [x0]
  45fd3c:	ldr	x0, [sp, #80]
  45fd40:	ldr	x0, [x0]
  45fd44:	ldr	x5, [sp, #40]
  45fd48:	mov	x4, x0
  45fd4c:	ldr	x0, [sp, #32]
  45fd50:	blr	x5
  45fd54:	str	w0, [sp, #76]
  45fd58:	ldr	w0, [sp, #76]
  45fd5c:	cmp	w0, #0x0
  45fd60:	b.eq	45fd6c <ferror@plt+0x5d3fc>  // b.none
  45fd64:	ldr	w0, [sp, #76]
  45fd68:	b	45fd90 <ferror@plt+0x5d420>
  45fd6c:	ldr	x0, [sp, #80]
  45fd70:	ldr	x1, [x0, #8]
  45fd74:	ldr	x0, [sp, #24]
  45fd78:	str	x1, [x0]
  45fd7c:	ldr	x0, [sp, #80]
  45fd80:	ldr	w1, [x0, #16]
  45fd84:	ldr	x0, [sp, #16]
  45fd88:	str	w1, [x0]
  45fd8c:	mov	w0, #0x0                   	// #0
  45fd90:	ldp	x29, x30, [sp], #96
  45fd94:	ret
  45fd98:	sub	sp, sp, #0x130
  45fd9c:	stp	x29, x30, [sp, #16]
  45fda0:	add	x29, sp, #0x10
  45fda4:	str	x0, [sp, #88]
  45fda8:	str	x1, [sp, #80]
  45fdac:	str	x2, [sp, #72]
  45fdb0:	str	x3, [sp, #64]
  45fdb4:	str	x4, [sp, #56]
  45fdb8:	str	x5, [sp, #48]
  45fdbc:	str	x6, [sp, #40]
  45fdc0:	ldr	x0, [sp, #40]
  45fdc4:	mov	w1, #0x1                   	// #1
  45fdc8:	str	w1, [x0]
  45fdcc:	ldr	x0, [sp, #80]
  45fdd0:	ldr	x0, [x0, #32]
  45fdd4:	cmp	x0, #0x0
  45fdd8:	b.eq	45fe08 <ferror@plt+0x5d498>  // b.none
  45fddc:	ldr	x0, [sp, #80]
  45fde0:	ldr	x1, [x0, #24]
  45fde4:	ldr	x0, [sp, #80]
  45fde8:	ldr	x2, [x0, #32]
  45fdec:	add	x5, sp, #0x48
  45fdf0:	adrp	x0, 45c000 <ferror@plt+0x59690>
  45fdf4:	add	x4, x0, #0x694
  45fdf8:	mov	x3, #0x18                  	// #24
  45fdfc:	mov	x0, x5
  45fe00:	bl	402560 <bsearch@plt>
  45fe04:	b	45fe0c <ferror@plt+0x5d49c>
  45fe08:	mov	x0, #0x0                   	// #0
  45fe0c:	str	x0, [sp, #296]
  45fe10:	ldr	x0, [sp, #296]
  45fe14:	cmp	x0, #0x0
  45fe18:	b.ne	45fe38 <ferror@plt+0x5d4c8>  // b.any
  45fe1c:	ldr	x0, [sp, #40]
  45fe20:	str	wzr, [x0]
  45fe24:	mov	w0, #0x0                   	// #0
  45fe28:	b	460468 <ferror@plt+0x5daf8>
  45fe2c:	ldr	x0, [sp, #296]
  45fe30:	add	x0, x0, #0x18
  45fe34:	str	x0, [sp, #296]
  45fe38:	ldr	x0, [sp, #80]
  45fe3c:	ldr	x0, [x0, #24]
  45fe40:	ldr	x1, [sp, #296]
  45fe44:	sub	x0, x1, x0
  45fe48:	asr	x1, x0, #3
  45fe4c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  45fe50:	movk	x0, #0xaaab
  45fe54:	mul	x0, x1, x0
  45fe58:	add	x1, x0, #0x1
  45fe5c:	ldr	x0, [sp, #80]
  45fe60:	ldr	x0, [x0, #32]
  45fe64:	cmp	x1, x0
  45fe68:	b.cs	45fe9c <ferror@plt+0x5d52c>  // b.hs, b.nlast
  45fe6c:	ldr	x0, [sp, #296]
  45fe70:	add	x0, x0, #0x18
  45fe74:	ldr	x1, [x0]
  45fe78:	ldr	x0, [sp, #72]
  45fe7c:	cmp	x1, x0
  45fe80:	b.hi	45fe9c <ferror@plt+0x5d52c>  // b.pmore
  45fe84:	ldr	x0, [sp, #296]
  45fe88:	add	x0, x0, #0x18
  45fe8c:	ldr	x1, [x0, #8]
  45fe90:	ldr	x0, [sp, #72]
  45fe94:	cmp	x1, x0
  45fe98:	b.hi	45fe2c <ferror@plt+0x5d4bc>  // b.pmore
  45fe9c:	ldr	x0, [sp, #296]
  45fea0:	ldr	x0, [x0, #16]
  45fea4:	str	x0, [sp, #288]
  45fea8:	ldr	x0, [sp, #288]
  45feac:	ldr	x0, [x0, #104]
  45feb0:	str	x0, [sp, #200]
  45feb4:	b	45ff08 <ferror@plt+0x5d598>
  45feb8:	ldr	x0, [sp, #88]
  45febc:	ldr	w0, [x0, #8]
  45fec0:	cmp	w0, #0x0
  45fec4:	b.eq	45fed8 <ferror@plt+0x5d568>  // b.none
  45fec8:	ldr	x0, [sp, #288]
  45fecc:	add	x0, x0, #0x68
  45fed0:	ldar	x0, [x0]
  45fed4:	str	x0, [sp, #200]
  45fed8:	ldr	x0, [sp, #200]
  45fedc:	cmn	x0, #0x1
  45fee0:	b.ne	45ff50 <ferror@plt+0x5d5e0>  // b.any
  45fee4:	ldr	x0, [sp, #296]
  45fee8:	sub	x0, x0, #0x18
  45feec:	str	x0, [sp, #296]
  45fef0:	ldr	x0, [sp, #296]
  45fef4:	ldr	x0, [x0, #16]
  45fef8:	str	x0, [sp, #288]
  45fefc:	ldr	x0, [sp, #288]
  45ff00:	ldr	x0, [x0, #104]
  45ff04:	str	x0, [sp, #200]
  45ff08:	ldr	x0, [sp, #80]
  45ff0c:	ldr	x0, [x0, #24]
  45ff10:	ldr	x1, [sp, #296]
  45ff14:	cmp	x1, x0
  45ff18:	b.ls	45ff54 <ferror@plt+0x5d5e4>  // b.plast
  45ff1c:	ldr	x0, [sp, #296]
  45ff20:	sub	x0, x0, #0x18
  45ff24:	ldr	x1, [x0]
  45ff28:	ldr	x0, [sp, #72]
  45ff2c:	cmp	x1, x0
  45ff30:	b.hi	45ff54 <ferror@plt+0x5d5e4>  // b.pmore
  45ff34:	ldr	x0, [sp, #296]
  45ff38:	sub	x0, x0, #0x18
  45ff3c:	ldr	x1, [x0, #8]
  45ff40:	ldr	x0, [sp, #72]
  45ff44:	cmp	x1, x0
  45ff48:	b.hi	45feb8 <ferror@plt+0x5d548>  // b.pmore
  45ff4c:	b	45ff54 <ferror@plt+0x5d5e4>
  45ff50:	nop
  45ff54:	ldr	x0, [sp, #88]
  45ff58:	ldr	w0, [x0, #8]
  45ff5c:	cmp	w0, #0x0
  45ff60:	b.eq	45ff74 <ferror@plt+0x5d604>  // b.none
  45ff64:	ldr	x0, [sp, #288]
  45ff68:	add	x0, x0, #0x68
  45ff6c:	ldar	x0, [x0]
  45ff70:	str	x0, [sp, #200]
  45ff74:	str	wzr, [sp, #284]
  45ff78:	ldr	x0, [sp, #200]
  45ff7c:	cmp	x0, #0x0
  45ff80:	b.ne	4600d0 <ferror@plt+0x5d760>  // b.any
  45ff84:	str	xzr, [sp, #192]
  45ff88:	str	xzr, [sp, #168]
  45ff8c:	ldr	x0, [sp, #296]
  45ff90:	ldr	x0, [x0, #16]
  45ff94:	add	x3, sp, #0xa0
  45ff98:	add	x2, sp, #0xc8
  45ff9c:	add	x1, sp, #0x60
  45ffa0:	mov	x7, x3
  45ffa4:	mov	x6, x2
  45ffa8:	mov	x5, x1
  45ffac:	mov	x4, x0
  45ffb0:	ldr	x3, [sp, #48]
  45ffb4:	ldr	x2, [sp, #56]
  45ffb8:	ldr	x1, [sp, #80]
  45ffbc:	ldr	x0, [sp, #88]
  45ffc0:	bl	45e834 <ferror@plt+0x5bec4>
  45ffc4:	cmp	w0, #0x0
  45ffc8:	b.eq	46004c <ferror@plt+0x5d6dc>  // b.none
  45ffcc:	ldr	x0, [sp, #88]
  45ffd0:	ldr	w0, [x0, #8]
  45ffd4:	cmp	w0, #0x0
  45ffd8:	b.eq	45ffe4 <ferror@plt+0x5d674>  // b.none
  45ffdc:	str	xzr, [sp, #272]
  45ffe0:	b	45fff0 <ferror@plt+0x5d680>
  45ffe4:	ldr	x0, [sp, #80]
  45ffe8:	add	x0, x0, #0x80
  45ffec:	str	x0, [sp, #272]
  45fff0:	ldr	x0, [sp, #296]
  45fff4:	ldr	x2, [x0, #16]
  45fff8:	add	x3, sp, #0xc0
  45fffc:	add	x1, sp, #0x60
  460000:	add	x0, sp, #0xa8
  460004:	str	x0, [sp]
  460008:	mov	x7, x3
  46000c:	ldr	x6, [sp, #272]
  460010:	mov	x5, x2
  460014:	ldr	x4, [sp, #48]
  460018:	ldr	x3, [sp, #56]
  46001c:	mov	x2, x1
  460020:	ldr	x1, [sp, #80]
  460024:	ldr	x0, [sp, #88]
  460028:	bl	45fa20 <ferror@plt+0x5d0b0>
  46002c:	add	x0, sp, #0x60
  460030:	ldr	x3, [sp, #48]
  460034:	ldr	x2, [sp, #56]
  460038:	mov	x1, x0
  46003c:	ldr	x0, [sp, #88]
  460040:	bl	45da14 <ferror@plt+0x5b0a4>
  460044:	mov	w0, #0x1                   	// #1
  460048:	str	w0, [sp, #284]
  46004c:	ldr	x0, [sp, #88]
  460050:	ldr	w0, [x0, #8]
  460054:	cmp	w0, #0x0
  460058:	b.ne	460090 <ferror@plt+0x5d720>  // b.any
  46005c:	ldr	x1, [sp, #160]
  460060:	ldr	x0, [sp, #288]
  460064:	str	x1, [x0, #112]
  460068:	ldr	x1, [sp, #192]
  46006c:	ldr	x0, [sp, #288]
  460070:	str	x1, [x0, #120]
  460074:	ldr	x1, [sp, #168]
  460078:	ldr	x0, [sp, #288]
  46007c:	str	x1, [x0, #128]
  460080:	ldr	x1, [sp, #200]
  460084:	ldr	x0, [sp, #288]
  460088:	str	x1, [x0, #104]
  46008c:	b	4600d0 <ferror@plt+0x5d760>
  460090:	ldr	x0, [sp, #288]
  460094:	add	x0, x0, #0x70
  460098:	ldr	x1, [sp, #160]
  46009c:	stlr	x1, [x0]
  4600a0:	ldr	x0, [sp, #288]
  4600a4:	add	x0, x0, #0x78
  4600a8:	ldr	x1, [sp, #192]
  4600ac:	stlr	x1, [x0]
  4600b0:	ldr	x0, [sp, #288]
  4600b4:	add	x0, x0, #0x80
  4600b8:	ldr	x1, [sp, #168]
  4600bc:	stlr	x1, [x0]
  4600c0:	ldr	x0, [sp, #288]
  4600c4:	add	x0, x0, #0x68
  4600c8:	ldr	x1, [sp, #200]
  4600cc:	stlr	x1, [x0]
  4600d0:	ldr	x0, [sp, #200]
  4600d4:	cmn	x0, #0x1
  4600d8:	b.ne	460134 <ferror@plt+0x5d7c4>  // b.any
  4600dc:	ldr	w0, [sp, #284]
  4600e0:	cmp	w0, #0x0
  4600e4:	b.eq	460110 <ferror@plt+0x5d7a0>  // b.none
  4600e8:	ldr	x0, [sp, #72]
  4600ec:	ldr	x6, [sp, #40]
  4600f0:	ldr	x5, [sp, #48]
  4600f4:	ldr	x4, [sp, #56]
  4600f8:	ldr	x3, [sp, #64]
  4600fc:	mov	x2, x0
  460100:	ldr	x1, [sp, #80]
  460104:	ldr	x0, [sp, #88]
  460108:	bl	45fd98 <ferror@plt+0x5d428>
  46010c:	b	460468 <ferror@plt+0x5daf8>
  460110:	ldr	x0, [sp, #72]
  460114:	ldr	x5, [sp, #64]
  460118:	mov	x4, #0x0                   	// #0
  46011c:	mov	w3, #0x0                   	// #0
  460120:	mov	x2, #0x0                   	// #0
  460124:	mov	x1, x0
  460128:	ldr	x0, [sp, #48]
  46012c:	blr	x5
  460130:	b	460468 <ferror@plt+0x5daf8>
  460134:	ldr	x1, [sp, #200]
  460138:	ldr	x0, [sp, #296]
  46013c:	ldr	x0, [x0, #16]
  460140:	ldr	x2, [x0, #112]
  460144:	add	x5, sp, #0x48
  460148:	adrp	x0, 45c000 <ferror@plt+0x59690>
  46014c:	add	x4, x0, #0x7a8
  460150:	mov	x3, #0x18                  	// #24
  460154:	mov	x0, x5
  460158:	bl	402560 <bsearch@plt>
  46015c:	str	x0, [sp, #256]
  460160:	ldr	x0, [sp, #256]
  460164:	cmp	x0, #0x0
  460168:	b.ne	4602bc <ferror@plt+0x5d94c>  // b.any
  46016c:	ldr	x0, [sp, #296]
  460170:	ldr	x0, [x0, #16]
  460174:	ldr	x0, [x0, #80]
  460178:	cmp	x0, #0x0
  46017c:	b.ne	460290 <ferror@plt+0x5d920>  // b.any
  460180:	ldr	x0, [sp, #296]
  460184:	ldr	x0, [x0, #16]
  460188:	ldr	x0, [x0, #64]
  46018c:	str	x0, [sp, #264]
  460190:	ldr	x0, [sp, #264]
  460194:	cmp	x0, #0x0
  460198:	b.eq	460280 <ferror@plt+0x5d910>  // b.none
  46019c:	ldr	x0, [sp, #264]
  4601a0:	ldrb	w0, [x0]
  4601a4:	cmp	w0, #0x2f
  4601a8:	b.eq	460280 <ferror@plt+0x5d910>  // b.none
  4601ac:	ldr	x0, [sp, #296]
  4601b0:	ldr	x0, [x0, #16]
  4601b4:	ldr	x0, [x0, #72]
  4601b8:	cmp	x0, #0x0
  4601bc:	b.eq	460280 <ferror@plt+0x5d910>  // b.none
  4601c0:	ldr	x0, [sp, #264]
  4601c4:	bl	402330 <strlen@plt>
  4601c8:	str	x0, [sp, #232]
  4601cc:	ldr	x0, [sp, #296]
  4601d0:	ldr	x0, [x0, #16]
  4601d4:	ldr	x0, [x0, #72]
  4601d8:	str	x0, [sp, #224]
  4601dc:	ldr	x0, [sp, #224]
  4601e0:	bl	402330 <strlen@plt>
  4601e4:	str	x0, [sp, #216]
  4601e8:	ldr	x1, [sp, #216]
  4601ec:	ldr	x0, [sp, #232]
  4601f0:	add	x0, x1, x0
  4601f4:	add	x0, x0, #0x2
  4601f8:	ldr	x3, [sp, #48]
  4601fc:	ldr	x2, [sp, #56]
  460200:	mov	x1, x0
  460204:	ldr	x0, [sp, #88]
  460208:	bl	454bec <ferror@plt+0x5227c>
  46020c:	str	x0, [sp, #208]
  460210:	ldr	x0, [sp, #208]
  460214:	cmp	x0, #0x0
  460218:	b.ne	46022c <ferror@plt+0x5d8bc>  // b.any
  46021c:	ldr	x0, [sp, #40]
  460220:	str	wzr, [x0]
  460224:	mov	w0, #0x0                   	// #0
  460228:	b	460468 <ferror@plt+0x5daf8>
  46022c:	ldr	x2, [sp, #216]
  460230:	ldr	x1, [sp, #224]
  460234:	ldr	x0, [sp, #208]
  460238:	bl	4022e0 <memcpy@plt>
  46023c:	ldr	x1, [sp, #208]
  460240:	ldr	x0, [sp, #216]
  460244:	add	x0, x1, x0
  460248:	mov	w1, #0x2f                  	// #47
  46024c:	strb	w1, [x0]
  460250:	ldr	x0, [sp, #216]
  460254:	add	x0, x0, #0x1
  460258:	ldr	x1, [sp, #208]
  46025c:	add	x3, x1, x0
  460260:	ldr	x0, [sp, #232]
  460264:	add	x0, x0, #0x1
  460268:	mov	x2, x0
  46026c:	ldr	x1, [sp, #264]
  460270:	mov	x0, x3
  460274:	bl	4022e0 <memcpy@plt>
  460278:	ldr	x0, [sp, #208]
  46027c:	str	x0, [sp, #264]
  460280:	ldr	x0, [sp, #296]
  460284:	ldr	x0, [x0, #16]
  460288:	ldr	x1, [sp, #264]
  46028c:	str	x1, [x0, #80]
  460290:	ldr	x1, [sp, #72]
  460294:	ldr	x0, [sp, #296]
  460298:	ldr	x0, [x0, #16]
  46029c:	ldr	x0, [x0, #80]
  4602a0:	ldr	x5, [sp, #64]
  4602a4:	mov	x4, #0x0                   	// #0
  4602a8:	mov	w3, #0x0                   	// #0
  4602ac:	mov	x2, x0
  4602b0:	ldr	x0, [sp, #48]
  4602b4:	blr	x5
  4602b8:	b	460468 <ferror@plt+0x5daf8>
  4602bc:	ldr	x0, [sp, #296]
  4602c0:	ldr	x0, [x0, #16]
  4602c4:	ldr	x0, [x0, #128]
  4602c8:	cmp	x0, #0x0
  4602cc:	b.ne	4602fc <ferror@plt+0x5d98c>  // b.any
  4602d0:	ldr	x1, [sp, #72]
  4602d4:	ldr	x0, [sp, #256]
  4602d8:	ldr	x2, [x0, #8]
  4602dc:	ldr	x0, [sp, #256]
  4602e0:	ldr	w0, [x0, #16]
  4602e4:	ldr	x5, [sp, #64]
  4602e8:	mov	x4, #0x0                   	// #0
  4602ec:	mov	w3, w0
  4602f0:	ldr	x0, [sp, #48]
  4602f4:	blr	x5
  4602f8:	b	460468 <ferror@plt+0x5daf8>
  4602fc:	ldr	x0, [sp, #296]
  460300:	ldr	x0, [x0, #16]
  460304:	ldr	x1, [x0, #120]
  460308:	ldr	x0, [sp, #296]
  46030c:	ldr	x0, [x0, #16]
  460310:	ldr	x2, [x0, #128]
  460314:	add	x5, sp, #0x48
  460318:	adrp	x0, 45c000 <ferror@plt+0x59690>
  46031c:	add	x4, x0, #0x3d4
  460320:	mov	x3, #0x18                  	// #24
  460324:	mov	x0, x5
  460328:	bl	402560 <bsearch@plt>
  46032c:	str	x0, [sp, #192]
  460330:	ldr	x0, [sp, #192]
  460334:	cmp	x0, #0x0
  460338:	b.ne	460374 <ferror@plt+0x5da04>  // b.any
  46033c:	ldr	x1, [sp, #72]
  460340:	ldr	x0, [sp, #256]
  460344:	ldr	x2, [x0, #8]
  460348:	ldr	x0, [sp, #256]
  46034c:	ldr	w0, [x0, #16]
  460350:	ldr	x5, [sp, #64]
  460354:	mov	x4, #0x0                   	// #0
  460358:	mov	w3, w0
  46035c:	ldr	x0, [sp, #48]
  460360:	blr	x5
  460364:	b	460468 <ferror@plt+0x5daf8>
  460368:	ldr	x0, [sp, #192]
  46036c:	add	x0, x0, #0x18
  460370:	str	x0, [sp, #192]
  460374:	ldr	x1, [sp, #192]
  460378:	ldr	x0, [sp, #296]
  46037c:	ldr	x0, [x0, #16]
  460380:	ldr	x0, [x0, #120]
  460384:	sub	x0, x1, x0
  460388:	asr	x1, x0, #3
  46038c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  460390:	movk	x0, #0xaaab
  460394:	mul	x0, x1, x0
  460398:	add	x0, x0, #0x1
  46039c:	mov	x1, x0
  4603a0:	ldr	x0, [sp, #296]
  4603a4:	ldr	x0, [x0, #16]
  4603a8:	ldr	x0, [x0, #128]
  4603ac:	cmp	x1, x0
  4603b0:	b.cs	4603e4 <ferror@plt+0x5da74>  // b.hs, b.nlast
  4603b4:	ldr	x0, [sp, #192]
  4603b8:	add	x0, x0, #0x18
  4603bc:	ldr	x1, [x0]
  4603c0:	ldr	x0, [sp, #72]
  4603c4:	cmp	x1, x0
  4603c8:	b.hi	4603e4 <ferror@plt+0x5da74>  // b.pmore
  4603cc:	ldr	x0, [sp, #192]
  4603d0:	add	x0, x0, #0x18
  4603d4:	ldr	x1, [x0, #8]
  4603d8:	ldr	x0, [sp, #72]
  4603dc:	cmp	x1, x0
  4603e0:	b.hi	460368 <ferror@plt+0x5d9f8>  // b.pmore
  4603e4:	ldr	x0, [sp, #192]
  4603e8:	ldr	x0, [x0, #16]
  4603ec:	str	x0, [sp, #248]
  4603f0:	ldr	x0, [sp, #256]
  4603f4:	ldr	x0, [x0, #8]
  4603f8:	str	x0, [sp, #184]
  4603fc:	ldr	x0, [sp, #256]
  460400:	ldr	w0, [x0, #16]
  460404:	str	w0, [sp, #180]
  460408:	ldr	x0, [sp, #72]
  46040c:	add	x2, sp, #0xb4
  460410:	add	x1, sp, #0xb8
  460414:	mov	x5, x2
  460418:	mov	x4, x1
  46041c:	ldr	x3, [sp, #48]
  460420:	ldr	x2, [sp, #64]
  460424:	ldr	x1, [sp, #248]
  460428:	bl	45fc00 <ferror@plt+0x5d290>
  46042c:	str	w0, [sp, #244]
  460430:	ldr	w0, [sp, #244]
  460434:	cmp	w0, #0x0
  460438:	b.eq	460444 <ferror@plt+0x5dad4>  // b.none
  46043c:	ldr	w0, [sp, #244]
  460440:	b	460468 <ferror@plt+0x5daf8>
  460444:	ldr	x1, [sp, #72]
  460448:	ldr	x2, [sp, #184]
  46044c:	ldr	w3, [sp, #180]
  460450:	ldr	x0, [sp, #248]
  460454:	ldr	x0, [x0]
  460458:	ldr	x5, [sp, #64]
  46045c:	mov	x4, x0
  460460:	ldr	x0, [sp, #48]
  460464:	blr	x5
  460468:	ldp	x29, x30, [sp, #16]
  46046c:	add	sp, sp, #0x130
  460470:	ret
  460474:	stp	x29, x30, [sp, #-96]!
  460478:	mov	x29, sp
  46047c:	str	x0, [sp, #56]
  460480:	str	x1, [sp, #48]
  460484:	str	x2, [sp, #40]
  460488:	str	x3, [sp, #32]
  46048c:	str	x4, [sp, #24]
  460490:	ldr	x0, [sp, #56]
  460494:	ldr	w0, [x0, #8]
  460498:	cmp	w0, #0x0
  46049c:	b.ne	460514 <ferror@plt+0x5dba4>  // b.any
  4604a0:	ldr	x0, [sp, #56]
  4604a4:	ldr	x0, [x0, #32]
  4604a8:	str	x0, [sp, #88]
  4604ac:	b	460504 <ferror@plt+0x5db94>
  4604b0:	add	x0, sp, #0x48
  4604b4:	mov	x6, x0
  4604b8:	ldr	x5, [sp, #24]
  4604bc:	ldr	x4, [sp, #32]
  4604c0:	ldr	x3, [sp, #40]
  4604c4:	ldr	x2, [sp, #48]
  4604c8:	ldr	x1, [sp, #88]
  4604cc:	ldr	x0, [sp, #56]
  4604d0:	bl	45fd98 <ferror@plt+0x5d428>
  4604d4:	str	w0, [sp, #76]
  4604d8:	ldr	w0, [sp, #76]
  4604dc:	cmp	w0, #0x0
  4604e0:	b.ne	4604f0 <ferror@plt+0x5db80>  // b.any
  4604e4:	ldr	w0, [sp, #72]
  4604e8:	cmp	w0, #0x0
  4604ec:	b.eq	4604f8 <ferror@plt+0x5db88>  // b.none
  4604f0:	ldr	w0, [sp, #76]
  4604f4:	b	4605ac <ferror@plt+0x5dc3c>
  4604f8:	ldr	x0, [sp, #88]
  4604fc:	ldr	x0, [x0]
  460500:	str	x0, [sp, #88]
  460504:	ldr	x0, [sp, #88]
  460508:	cmp	x0, #0x0
  46050c:	b.ne	4604b0 <ferror@plt+0x5db40>  // b.any
  460510:	b	460590 <ferror@plt+0x5dc20>
  460514:	ldr	x0, [sp, #56]
  460518:	add	x0, x0, #0x20
  46051c:	str	x0, [sp, #80]
  460520:	ldr	x0, [sp, #80]
  460524:	ldar	x0, [x0]
  460528:	str	x0, [sp, #88]
  46052c:	ldr	x0, [sp, #88]
  460530:	cmp	x0, #0x0
  460534:	b.eq	46058c <ferror@plt+0x5dc1c>  // b.none
  460538:	add	x0, sp, #0x48
  46053c:	mov	x6, x0
  460540:	ldr	x5, [sp, #24]
  460544:	ldr	x4, [sp, #32]
  460548:	ldr	x3, [sp, #40]
  46054c:	ldr	x2, [sp, #48]
  460550:	ldr	x1, [sp, #88]
  460554:	ldr	x0, [sp, #56]
  460558:	bl	45fd98 <ferror@plt+0x5d428>
  46055c:	str	w0, [sp, #76]
  460560:	ldr	w0, [sp, #76]
  460564:	cmp	w0, #0x0
  460568:	b.ne	460578 <ferror@plt+0x5dc08>  // b.any
  46056c:	ldr	w0, [sp, #72]
  460570:	cmp	w0, #0x0
  460574:	b.eq	460580 <ferror@plt+0x5dc10>  // b.none
  460578:	ldr	w0, [sp, #76]
  46057c:	b	4605ac <ferror@plt+0x5dc3c>
  460580:	ldr	x0, [sp, #88]
  460584:	str	x0, [sp, #80]
  460588:	b	460520 <ferror@plt+0x5dbb0>
  46058c:	nop
  460590:	ldr	x5, [sp, #40]
  460594:	mov	x4, #0x0                   	// #0
  460598:	mov	w3, #0x0                   	// #0
  46059c:	mov	x2, #0x0                   	// #0
  4605a0:	ldr	x1, [sp, #48]
  4605a4:	ldr	x0, [sp, #24]
  4605a8:	blr	x5
  4605ac:	ldp	x29, x30, [sp], #96
  4605b0:	ret
  4605b4:	sub	sp, sp, #0x100
  4605b8:	stp	x29, x30, [sp, #64]
  4605bc:	add	x29, sp, #0x40
  4605c0:	str	x0, [sp, #136]
  4605c4:	str	x1, [sp, #128]
  4605c8:	str	x2, [sp, #120]
  4605cc:	str	x3, [sp, #112]
  4605d0:	str	x4, [sp, #104]
  4605d4:	str	x5, [sp, #96]
  4605d8:	str	x6, [sp, #88]
  4605dc:	str	x7, [sp, #80]
  4605e0:	add	x0, sp, #0x98
  4605e4:	str	x0, [sp, #56]
  4605e8:	add	x0, sp, #0xb8
  4605ec:	str	x0, [sp, #48]
  4605f0:	ldr	x0, [sp, #312]
  4605f4:	str	x0, [sp, #40]
  4605f8:	ldr	x0, [sp, #304]
  4605fc:	str	x0, [sp, #32]
  460600:	ldr	x0, [sp, #296]
  460604:	str	x0, [sp, #24]
  460608:	ldr	w0, [sp, #288]
  46060c:	str	w0, [sp, #16]
  460610:	ldr	x0, [sp, #280]
  460614:	str	x0, [sp, #8]
  460618:	ldr	x0, [sp, #272]
  46061c:	str	x0, [sp]
  460620:	ldr	x7, [sp, #264]
  460624:	ldr	x6, [sp, #256]
  460628:	ldr	x5, [sp, #80]
  46062c:	ldr	x4, [sp, #88]
  460630:	ldr	x3, [sp, #112]
  460634:	ldr	x2, [sp, #120]
  460638:	ldr	x1, [sp, #128]
  46063c:	ldr	x0, [sp, #136]
  460640:	bl	45d3f4 <ferror@plt+0x5aa84>
  460644:	cmp	w0, #0x0
  460648:	b.ne	460654 <ferror@plt+0x5dce4>  // b.any
  46064c:	mov	x0, #0x0                   	// #0
  460650:	b	4607dc <ferror@plt+0x5de6c>
  460654:	add	x0, sp, #0xb8
  460658:	ldr	x3, [sp, #312]
  46065c:	ldr	x2, [sp, #304]
  460660:	mov	x1, x0
  460664:	ldr	x0, [sp, #136]
  460668:	bl	455160 <ferror@plt+0x527f0>
  46066c:	cmp	w0, #0x0
  460670:	b.ne	46067c <ferror@plt+0x5dd0c>  // b.any
  460674:	mov	x0, #0x0                   	// #0
  460678:	b	4607dc <ferror@plt+0x5de6c>
  46067c:	add	x0, sp, #0x98
  460680:	ldr	x3, [sp, #312]
  460684:	ldr	x2, [sp, #304]
  460688:	mov	x1, x0
  46068c:	ldr	x0, [sp, #136]
  460690:	bl	455160 <ferror@plt+0x527f0>
  460694:	cmp	w0, #0x0
  460698:	b.ne	4606a4 <ferror@plt+0x5dd34>  // b.any
  46069c:	mov	x0, #0x0                   	// #0
  4606a0:	b	4607dc <ferror@plt+0x5de6c>
  4606a4:	ldr	x0, [sp, #184]
  4606a8:	str	x0, [sp, #248]
  4606ac:	ldr	x0, [sp, #152]
  4606b0:	str	x0, [sp, #240]
  4606b4:	ldr	x0, [sp, #208]
  4606b8:	str	x0, [sp, #232]
  4606bc:	ldr	x0, [sp, #176]
  4606c0:	str	x0, [sp, #224]
  4606c4:	adrp	x0, 45c000 <ferror@plt+0x59690>
  4606c8:	add	x3, x0, #0x59c
  4606cc:	mov	x2, #0x18                  	// #24
  4606d0:	ldr	x1, [sp, #232]
  4606d4:	ldr	x0, [sp, #248]
  4606d8:	bl	460a00 <ferror@plt+0x5e090>
  4606dc:	ldr	x3, [sp, #312]
  4606e0:	ldr	x2, [sp, #304]
  4606e4:	mov	x1, #0xa0                  	// #160
  4606e8:	ldr	x0, [sp, #136]
  4606ec:	bl	454bec <ferror@plt+0x5227c>
  4606f0:	str	x0, [sp, #216]
  4606f4:	ldr	x0, [sp, #216]
  4606f8:	cmp	x0, #0x0
  4606fc:	b.ne	460708 <ferror@plt+0x5dd98>  // b.any
  460700:	mov	x0, #0x0                   	// #0
  460704:	b	4607dc <ferror@plt+0x5de6c>
  460708:	ldr	x0, [sp, #216]
  46070c:	str	xzr, [x0]
  460710:	ldr	x0, [sp, #216]
  460714:	ldr	x1, [sp, #296]
  460718:	str	x1, [x0, #8]
  46071c:	ldr	x0, [sp, #216]
  460720:	ldr	x1, [sp, #128]
  460724:	str	x1, [x0, #16]
  460728:	ldr	x0, [sp, #216]
  46072c:	ldr	x1, [sp, #248]
  460730:	str	x1, [x0, #24]
  460734:	ldr	x0, [sp, #216]
  460738:	ldr	x1, [sp, #232]
  46073c:	str	x1, [x0, #32]
  460740:	ldr	x0, [sp, #216]
  460744:	ldr	x1, [sp, #240]
  460748:	str	x1, [x0, #40]
  46074c:	ldr	x0, [sp, #216]
  460750:	ldr	x1, [sp, #224]
  460754:	str	x1, [x0, #48]
  460758:	ldr	x0, [sp, #216]
  46075c:	ldr	x1, [sp, #120]
  460760:	str	x1, [x0, #56]
  460764:	ldr	x0, [sp, #216]
  460768:	ldr	x1, [sp, #112]
  46076c:	str	x1, [x0, #64]
  460770:	ldr	x0, [sp, #216]
  460774:	ldr	x1, [sp, #104]
  460778:	str	x1, [x0, #72]
  46077c:	ldr	x0, [sp, #216]
  460780:	ldr	x1, [sp, #96]
  460784:	str	x1, [x0, #80]
  460788:	ldr	x0, [sp, #216]
  46078c:	ldr	x1, [sp, #256]
  460790:	str	x1, [x0, #88]
  460794:	ldr	x0, [sp, #216]
  460798:	ldr	x1, [sp, #264]
  46079c:	str	x1, [x0, #96]
  4607a0:	ldr	x0, [sp, #216]
  4607a4:	ldr	x1, [sp, #272]
  4607a8:	str	x1, [x0, #104]
  4607ac:	ldr	x0, [sp, #216]
  4607b0:	ldr	x1, [sp, #280]
  4607b4:	str	x1, [x0, #112]
  4607b8:	ldr	x0, [sp, #216]
  4607bc:	ldr	w1, [sp, #288]
  4607c0:	str	w1, [x0, #120]
  4607c4:	ldr	x0, [sp, #216]
  4607c8:	add	x0, x0, #0x80
  4607cc:	mov	x2, #0x20                  	// #32
  4607d0:	mov	w1, #0x0                   	// #0
  4607d4:	bl	402530 <memset@plt>
  4607d8:	ldr	x0, [sp, #216]
  4607dc:	ldp	x29, x30, [sp, #64]
  4607e0:	add	sp, sp, #0x100
  4607e4:	ret
  4607e8:	sub	sp, sp, #0xb0
  4607ec:	stp	x29, x30, [sp, #64]
  4607f0:	add	x29, sp, #0x40
  4607f4:	str	x0, [sp, #136]
  4607f8:	str	x1, [sp, #128]
  4607fc:	str	x2, [sp, #120]
  460800:	str	x3, [sp, #112]
  460804:	str	x4, [sp, #104]
  460808:	str	x5, [sp, #96]
  46080c:	str	x6, [sp, #88]
  460810:	str	x7, [sp, #80]
  460814:	ldr	x0, [sp, #232]
  460818:	str	x0, [sp, #56]
  46081c:	ldr	x0, [sp, #224]
  460820:	str	x0, [sp, #48]
  460824:	ldr	x0, [sp, #216]
  460828:	str	x0, [sp, #40]
  46082c:	ldr	w0, [sp, #208]
  460830:	str	w0, [sp, #32]
  460834:	ldr	x0, [sp, #200]
  460838:	str	x0, [sp, #24]
  46083c:	ldr	x0, [sp, #192]
  460840:	str	x0, [sp, #16]
  460844:	ldr	x0, [sp, #184]
  460848:	str	x0, [sp, #8]
  46084c:	ldr	x0, [sp, #176]
  460850:	str	x0, [sp]
  460854:	ldr	x7, [sp, #80]
  460858:	ldr	x6, [sp, #88]
  46085c:	ldr	x5, [sp, #96]
  460860:	ldr	x4, [sp, #104]
  460864:	ldr	x3, [sp, #112]
  460868:	ldr	x2, [sp, #120]
  46086c:	ldr	x1, [sp, #128]
  460870:	ldr	x0, [sp, #136]
  460874:	bl	4605b4 <ferror@plt+0x5dc44>
  460878:	str	x0, [sp, #152]
  46087c:	ldr	x0, [sp, #152]
  460880:	cmp	x0, #0x0
  460884:	b.ne	460890 <ferror@plt+0x5df20>  // b.any
  460888:	mov	w0, #0x0                   	// #0
  46088c:	b	460970 <ferror@plt+0x5e000>
  460890:	ldr	x0, [sp, #248]
  460894:	cmp	x0, #0x0
  460898:	b.eq	4608a8 <ferror@plt+0x5df38>  // b.none
  46089c:	ldr	x0, [sp, #248]
  4608a0:	ldr	x1, [sp, #152]
  4608a4:	str	x1, [x0]
  4608a8:	ldr	x0, [sp, #136]
  4608ac:	ldr	w0, [x0, #8]
  4608b0:	cmp	w0, #0x0
  4608b4:	b.ne	4608f4 <ferror@plt+0x5df84>  // b.any
  4608b8:	ldr	x0, [sp, #136]
  4608bc:	add	x0, x0, #0x20
  4608c0:	str	x0, [sp, #168]
  4608c4:	b	4608d4 <ferror@plt+0x5df64>
  4608c8:	ldr	x0, [sp, #168]
  4608cc:	ldr	x0, [x0]
  4608d0:	str	x0, [sp, #168]
  4608d4:	ldr	x0, [sp, #168]
  4608d8:	ldr	x0, [x0]
  4608dc:	cmp	x0, #0x0
  4608e0:	b.ne	4608c8 <ferror@plt+0x5df58>  // b.any
  4608e4:	ldr	x0, [sp, #168]
  4608e8:	ldr	x1, [sp, #152]
  4608ec:	str	x1, [x0]
  4608f0:	b	46095c <ferror@plt+0x5dfec>
  4608f4:	ldr	x0, [sp, #136]
  4608f8:	add	x0, x0, #0x20
  4608fc:	str	x0, [sp, #160]
  460900:	ldr	x0, [sp, #160]
  460904:	ldar	x0, [x0]
  460908:	str	x0, [sp, #144]
  46090c:	ldr	x0, [sp, #144]
  460910:	cmp	x0, #0x0
  460914:	b.eq	460924 <ferror@plt+0x5dfb4>  // b.none
  460918:	ldr	x0, [sp, #144]
  46091c:	str	x0, [sp, #160]
  460920:	b	460900 <ferror@plt+0x5df90>
  460924:	nop
  460928:	ldr	x1, [sp, #152]
  46092c:	ldr	x0, [sp, #160]
  460930:	ldxr	x2, [x0]
  460934:	cbnz	x2, 460940 <ferror@plt+0x5dfd0>
  460938:	stlxr	w3, x1, [x0]
  46093c:	cbnz	w3, 460930 <ferror@plt+0x5dfc0>
  460940:	cmp	x2, #0x0
  460944:	dmb	ish
  460948:	cset	w0, eq  // eq = none
  46094c:	cmp	w0, #0x0
  460950:	b.ne	460958 <ferror@plt+0x5dfe8>  // b.any
  460954:	b	4608f4 <ferror@plt+0x5df84>
  460958:	nop
  46095c:	ldr	x0, [sp, #240]
  460960:	adrp	x1, 460000 <ferror@plt+0x5d690>
  460964:	add	x1, x1, #0x474
  460968:	str	x1, [x0]
  46096c:	mov	w0, #0x1                   	// #1
  460970:	ldp	x29, x30, [sp, #64]
  460974:	add	sp, sp, #0xb0
  460978:	ret
  46097c:	sub	sp, sp, #0x30
  460980:	str	x0, [sp, #24]
  460984:	str	x1, [sp, #16]
  460988:	str	x2, [sp, #8]
  46098c:	str	xzr, [sp, #40]
  460990:	b	4609e0 <ferror@plt+0x5e070>
  460994:	ldr	x0, [sp, #24]
  460998:	ldrb	w0, [x0]
  46099c:	strb	w0, [sp, #39]
  4609a0:	ldr	x0, [sp, #16]
  4609a4:	ldrb	w1, [x0]
  4609a8:	ldr	x0, [sp, #24]
  4609ac:	strb	w1, [x0]
  4609b0:	ldr	x0, [sp, #16]
  4609b4:	ldrb	w1, [sp, #39]
  4609b8:	strb	w1, [x0]
  4609bc:	ldr	x0, [sp, #40]
  4609c0:	add	x0, x0, #0x1
  4609c4:	str	x0, [sp, #40]
  4609c8:	ldr	x0, [sp, #24]
  4609cc:	add	x0, x0, #0x1
  4609d0:	str	x0, [sp, #24]
  4609d4:	ldr	x0, [sp, #16]
  4609d8:	add	x0, x0, #0x1
  4609dc:	str	x0, [sp, #16]
  4609e0:	ldr	x1, [sp, #40]
  4609e4:	ldr	x0, [sp, #8]
  4609e8:	cmp	x1, x0
  4609ec:	b.cc	460994 <ferror@plt+0x5e024>  // b.lo, b.ul, b.last
  4609f0:	nop
  4609f4:	nop
  4609f8:	add	sp, sp, #0x30
  4609fc:	ret
  460a00:	stp	x29, x30, [sp, #-80]!
  460a04:	mov	x29, sp
  460a08:	str	x0, [sp, #40]
  460a0c:	str	x1, [sp, #32]
  460a10:	str	x2, [sp, #24]
  460a14:	str	x3, [sp, #16]
  460a18:	ldr	x0, [sp, #40]
  460a1c:	str	x0, [sp, #72]
  460a20:	ldr	x0, [sp, #32]
  460a24:	cmp	x0, #0x1
  460a28:	b.ls	460bd4 <ferror@plt+0x5e264>  // b.plast
  460a2c:	ldr	x0, [sp, #32]
  460a30:	lsr	x1, x0, #1
  460a34:	ldr	x0, [sp, #24]
  460a38:	mul	x0, x1, x0
  460a3c:	ldr	x1, [sp, #72]
  460a40:	add	x0, x1, x0
  460a44:	ldr	x2, [sp, #24]
  460a48:	mov	x1, x0
  460a4c:	ldr	x0, [sp, #72]
  460a50:	bl	46097c <ferror@plt+0x5e00c>
  460a54:	str	xzr, [sp, #56]
  460a58:	mov	x0, #0x1                   	// #1
  460a5c:	str	x0, [sp, #64]
  460a60:	b	460af0 <ferror@plt+0x5e180>
  460a64:	ldr	x1, [sp, #64]
  460a68:	ldr	x0, [sp, #24]
  460a6c:	mul	x0, x1, x0
  460a70:	ldr	x1, [sp, #72]
  460a74:	add	x0, x1, x0
  460a78:	ldr	x2, [sp, #16]
  460a7c:	mov	x1, x0
  460a80:	ldr	x0, [sp, #72]
  460a84:	blr	x2
  460a88:	cmp	w0, #0x0
  460a8c:	b.le	460ae4 <ferror@plt+0x5e174>
  460a90:	ldr	x0, [sp, #56]
  460a94:	add	x0, x0, #0x1
  460a98:	str	x0, [sp, #56]
  460a9c:	ldr	x1, [sp, #64]
  460aa0:	ldr	x0, [sp, #56]
  460aa4:	cmp	x1, x0
  460aa8:	b.eq	460ae4 <ferror@plt+0x5e174>  // b.none
  460aac:	ldr	x1, [sp, #56]
  460ab0:	ldr	x0, [sp, #24]
  460ab4:	mul	x0, x1, x0
  460ab8:	ldr	x1, [sp, #72]
  460abc:	add	x3, x1, x0
  460ac0:	ldr	x1, [sp, #64]
  460ac4:	ldr	x0, [sp, #24]
  460ac8:	mul	x0, x1, x0
  460acc:	ldr	x1, [sp, #72]
  460ad0:	add	x0, x1, x0
  460ad4:	ldr	x2, [sp, #24]
  460ad8:	mov	x1, x0
  460adc:	mov	x0, x3
  460ae0:	bl	46097c <ferror@plt+0x5e00c>
  460ae4:	ldr	x0, [sp, #64]
  460ae8:	add	x0, x0, #0x1
  460aec:	str	x0, [sp, #64]
  460af0:	ldr	x1, [sp, #64]
  460af4:	ldr	x0, [sp, #32]
  460af8:	cmp	x1, x0
  460afc:	b.cc	460a64 <ferror@plt+0x5e0f4>  // b.lo, b.ul, b.last
  460b00:	ldr	x0, [sp, #56]
  460b04:	cmp	x0, #0x0
  460b08:	b.eq	460b30 <ferror@plt+0x5e1c0>  // b.none
  460b0c:	ldr	x1, [sp, #56]
  460b10:	ldr	x0, [sp, #24]
  460b14:	mul	x0, x1, x0
  460b18:	ldr	x1, [sp, #72]
  460b1c:	add	x0, x1, x0
  460b20:	ldr	x2, [sp, #24]
  460b24:	mov	x1, x0
  460b28:	ldr	x0, [sp, #72]
  460b2c:	bl	46097c <ferror@plt+0x5e00c>
  460b30:	ldr	x0, [sp, #56]
  460b34:	lsl	x0, x0, #1
  460b38:	ldr	x1, [sp, #32]
  460b3c:	cmp	x1, x0
  460b40:	b.ls	460b8c <ferror@plt+0x5e21c>  // b.plast
  460b44:	ldr	x3, [sp, #16]
  460b48:	ldr	x2, [sp, #24]
  460b4c:	ldr	x1, [sp, #56]
  460b50:	ldr	x0, [sp, #72]
  460b54:	bl	460a00 <ferror@plt+0x5e090>
  460b58:	ldr	x0, [sp, #56]
  460b5c:	add	x1, x0, #0x1
  460b60:	ldr	x0, [sp, #24]
  460b64:	mul	x0, x1, x0
  460b68:	ldr	x1, [sp, #72]
  460b6c:	add	x0, x1, x0
  460b70:	str	x0, [sp, #72]
  460b74:	ldr	x1, [sp, #32]
  460b78:	ldr	x0, [sp, #56]
  460b7c:	sub	x0, x1, x0
  460b80:	sub	x0, x0, #0x1
  460b84:	str	x0, [sp, #32]
  460b88:	b	460a20 <ferror@plt+0x5e0b0>
  460b8c:	ldr	x0, [sp, #56]
  460b90:	add	x1, x0, #0x1
  460b94:	ldr	x0, [sp, #24]
  460b98:	mul	x0, x1, x0
  460b9c:	ldr	x1, [sp, #72]
  460ba0:	add	x4, x1, x0
  460ba4:	ldr	x1, [sp, #32]
  460ba8:	ldr	x0, [sp, #56]
  460bac:	sub	x0, x1, x0
  460bb0:	sub	x0, x0, #0x1
  460bb4:	ldr	x3, [sp, #16]
  460bb8:	ldr	x2, [sp, #24]
  460bbc:	mov	x1, x0
  460bc0:	mov	x0, x4
  460bc4:	bl	460a00 <ferror@plt+0x5e090>
  460bc8:	ldr	x0, [sp, #56]
  460bcc:	str	x0, [sp, #32]
  460bd0:	b	460a20 <ferror@plt+0x5e0b0>
  460bd4:	nop
  460bd8:	ldp	x29, x30, [sp], #80
  460bdc:	ret
  460be0:	sub	sp, sp, #0x10
  460be4:	str	w0, [sp, #12]
  460be8:	ldr	w0, [sp, #12]
  460bec:	sub	w0, w0, #0x1c
  460bf0:	cmp	w0, #0x34
  460bf4:	cset	w1, hi  // hi = pmore
  460bf8:	and	w1, w1, #0xff
  460bfc:	cmp	w1, #0x0
  460c00:	b.ne	460c34 <ferror@plt+0x5e2c4>  // b.any
  460c04:	mov	x1, #0x1                   	// #1
  460c08:	lsl	x1, x1, x0
  460c0c:	mov	x0, #0x1f                  	// #31
  460c10:	movk	x0, #0x1a, lsl #48
  460c14:	and	x0, x1, x0
  460c18:	cmp	x0, #0x0
  460c1c:	cset	w0, ne  // ne = any
  460c20:	and	w0, w0, #0xff
  460c24:	cmp	w0, #0x0
  460c28:	b.eq	460c34 <ferror@plt+0x5e2c4>  // b.none
  460c2c:	mov	w0, #0x1                   	// #1
  460c30:	b	460c3c <ferror@plt+0x5e2cc>
  460c34:	nop
  460c38:	mov	w0, #0x0                   	// #0
  460c3c:	add	sp, sp, #0x10
  460c40:	ret
  460c44:	sub	sp, sp, #0x20
  460c48:	str	x0, [sp, #24]
  460c4c:	str	x1, [sp, #16]
  460c50:	str	w2, [sp, #12]
  460c54:	ldr	x0, [sp, #24]
  460c58:	cmp	x0, #0x0
  460c5c:	b.eq	460c78 <ferror@plt+0x5e308>  // b.none
  460c60:	ldr	x0, [sp, #16]
  460c64:	cmp	x0, #0x0
  460c68:	b.eq	460c78 <ferror@plt+0x5e308>  // b.none
  460c6c:	ldr	w0, [sp, #12]
  460c70:	cmp	w0, #0x0
  460c74:	b.gt	460c80 <ferror@plt+0x5e310>
  460c78:	mov	w0, #0x0                   	// #0
  460c7c:	b	460cac <ferror@plt+0x5e33c>
  460c80:	ldr	x0, [sp, #24]
  460c84:	str	wzr, [x0, #4]
  460c88:	ldr	x0, [sp, #24]
  460c8c:	str	wzr, [x0]
  460c90:	ldr	x0, [sp, #24]
  460c94:	ldr	x1, [sp, #16]
  460c98:	str	x1, [x0, #8]
  460c9c:	ldr	x0, [sp, #24]
  460ca0:	ldr	w1, [sp, #12]
  460ca4:	str	w1, [x0, #16]
  460ca8:	mov	w0, #0x1                   	// #1
  460cac:	add	sp, sp, #0x20
  460cb0:	ret
  460cb4:	sub	sp, sp, #0x20
  460cb8:	str	x0, [sp, #24]
  460cbc:	str	w1, [sp, #20]
  460cc0:	str	x2, [sp, #8]
  460cc4:	ldr	x0, [sp, #24]
  460cc8:	cmp	x0, #0x0
  460ccc:	b.eq	460ce8 <ferror@plt+0x5e378>  // b.none
  460cd0:	ldr	w0, [sp, #20]
  460cd4:	cmp	w0, #0x0
  460cd8:	b.lt	460ce8 <ferror@plt+0x5e378>  // b.tstop
  460cdc:	ldr	x0, [sp, #8]
  460ce0:	cmp	x0, #0x0
  460ce4:	b.ne	460cf0 <ferror@plt+0x5e380>  // b.any
  460ce8:	mov	w0, #0x0                   	// #0
  460cec:	b	460d20 <ferror@plt+0x5e3b0>
  460cf0:	ldr	x0, [sp, #24]
  460cf4:	str	wzr, [x0, #4]
  460cf8:	ldr	x0, [sp, #24]
  460cfc:	mov	w1, #0x33                  	// #51
  460d00:	str	w1, [x0]
  460d04:	ldr	x0, [sp, #24]
  460d08:	ldr	w1, [sp, #20]
  460d0c:	str	w1, [x0, #8]
  460d10:	ldr	x0, [sp, #24]
  460d14:	ldr	x1, [sp, #8]
  460d18:	str	x1, [x0, #16]
  460d1c:	mov	w0, #0x1                   	// #1
  460d20:	add	sp, sp, #0x20
  460d24:	ret
  460d28:	sub	sp, sp, #0x20
  460d2c:	str	x0, [sp, #24]
  460d30:	str	w1, [sp, #20]
  460d34:	str	x2, [sp, #8]
  460d38:	ldr	x0, [sp, #24]
  460d3c:	cmp	x0, #0x0
  460d40:	b.eq	460d68 <ferror@plt+0x5e3f8>  // b.none
  460d44:	ldr	x0, [sp, #8]
  460d48:	cmp	x0, #0x0
  460d4c:	b.eq	460d68 <ferror@plt+0x5e3f8>  // b.none
  460d50:	ldr	w0, [sp, #20]
  460d54:	cmp	w0, #0x0
  460d58:	b.le	460d68 <ferror@plt+0x5e3f8>
  460d5c:	ldr	w0, [sp, #20]
  460d60:	cmp	w0, #0x5
  460d64:	b.le	460d70 <ferror@plt+0x5e400>
  460d68:	mov	w0, #0x0                   	// #0
  460d6c:	b	460da0 <ferror@plt+0x5e430>
  460d70:	ldr	x0, [sp, #24]
  460d74:	str	wzr, [x0, #4]
  460d78:	ldr	x0, [sp, #24]
  460d7c:	mov	w1, #0x7                   	// #7
  460d80:	str	w1, [x0]
  460d84:	ldr	x0, [sp, #24]
  460d88:	ldr	w1, [sp, #20]
  460d8c:	str	w1, [x0, #8]
  460d90:	ldr	x0, [sp, #24]
  460d94:	ldr	x1, [sp, #8]
  460d98:	str	x1, [x0, #16]
  460d9c:	mov	w0, #0x1                   	// #1
  460da0:	add	sp, sp, #0x20
  460da4:	ret
  460da8:	sub	sp, sp, #0x20
  460dac:	str	x0, [sp, #24]
  460db0:	str	w1, [sp, #20]
  460db4:	str	x2, [sp, #8]
  460db8:	ldr	x0, [sp, #24]
  460dbc:	cmp	x0, #0x0
  460dc0:	b.eq	460de8 <ferror@plt+0x5e478>  // b.none
  460dc4:	ldr	x0, [sp, #8]
  460dc8:	cmp	x0, #0x0
  460dcc:	b.eq	460de8 <ferror@plt+0x5e478>  // b.none
  460dd0:	ldr	w0, [sp, #20]
  460dd4:	cmp	w0, #0x0
  460dd8:	b.le	460de8 <ferror@plt+0x5e478>
  460ddc:	ldr	w0, [sp, #20]
  460de0:	cmp	w0, #0x5
  460de4:	b.le	460df0 <ferror@plt+0x5e480>
  460de8:	mov	w0, #0x0                   	// #0
  460dec:	b	460e20 <ferror@plt+0x5e4b0>
  460df0:	ldr	x0, [sp, #24]
  460df4:	str	wzr, [x0, #4]
  460df8:	ldr	x0, [sp, #24]
  460dfc:	mov	w1, #0x8                   	// #8
  460e00:	str	w1, [x0]
  460e04:	ldr	x0, [sp, #24]
  460e08:	ldr	w1, [sp, #20]
  460e0c:	str	w1, [x0, #8]
  460e10:	ldr	x0, [sp, #24]
  460e14:	ldr	x1, [sp, #8]
  460e18:	str	x1, [x0, #16]
  460e1c:	mov	w0, #0x1                   	// #1
  460e20:	add	sp, sp, #0x20
  460e24:	ret
  460e28:	sub	sp, sp, #0x20
  460e2c:	str	x0, [sp, #8]
  460e30:	ldr	x0, [sp, #8]
  460e34:	ldr	w1, [x0, #40]
  460e38:	ldr	x0, [sp, #8]
  460e3c:	ldr	w0, [x0, #44]
  460e40:	cmp	w1, w0
  460e44:	b.lt	460e50 <ferror@plt+0x5e4e0>  // b.tstop
  460e48:	mov	x0, #0x0                   	// #0
  460e4c:	b	460e9c <ferror@plt+0x5e52c>
  460e50:	ldr	x0, [sp, #8]
  460e54:	ldr	x2, [x0, #32]
  460e58:	ldr	x0, [sp, #8]
  460e5c:	ldr	w0, [x0, #40]
  460e60:	sxtw	x1, w0
  460e64:	mov	x0, x1
  460e68:	lsl	x0, x0, #1
  460e6c:	add	x0, x0, x1
  460e70:	lsl	x0, x0, #3
  460e74:	add	x0, x2, x0
  460e78:	str	x0, [sp, #24]
  460e7c:	ldr	x0, [sp, #24]
  460e80:	str	wzr, [x0, #4]
  460e84:	ldr	x0, [sp, #8]
  460e88:	ldr	w0, [x0, #40]
  460e8c:	add	w1, w0, #0x1
  460e90:	ldr	x0, [sp, #8]
  460e94:	str	w1, [x0, #40]
  460e98:	ldr	x0, [sp, #24]
  460e9c:	add	sp, sp, #0x20
  460ea0:	ret
  460ea4:	stp	x29, x30, [sp, #-64]!
  460ea8:	mov	x29, sp
  460eac:	str	x0, [sp, #40]
  460eb0:	str	w1, [sp, #36]
  460eb4:	str	x2, [sp, #24]
  460eb8:	str	x3, [sp, #16]
  460ebc:	ldr	w0, [sp, #36]
  460ec0:	sub	w0, w0, #0x1
  460ec4:	cmp	w0, #0x4f
  460ec8:	b.hi	460f2c <ferror@plt+0x5e5bc>  // b.pmore
  460ecc:	adrp	x1, 490000 <_obstack_memory_used@@Base+0x20a9c>
  460ed0:	add	x1, x1, #0x340
  460ed4:	ldr	w0, [x1, w0, uxtw #2]
  460ed8:	adr	x1, 460ee4 <ferror@plt+0x5e574>
  460edc:	add	x0, x1, w0, sxtw #2
  460ee0:	br	x0
  460ee4:	ldr	x0, [sp, #24]
  460ee8:	cmp	x0, #0x0
  460eec:	b.eq	460efc <ferror@plt+0x5e58c>  // b.none
  460ef0:	ldr	x0, [sp, #16]
  460ef4:	cmp	x0, #0x0
  460ef8:	b.ne	460f3c <ferror@plt+0x5e5cc>  // b.any
  460efc:	mov	x0, #0x0                   	// #0
  460f00:	b	460f90 <ferror@plt+0x5e620>
  460f04:	ldr	x0, [sp, #24]
  460f08:	cmp	x0, #0x0
  460f0c:	b.ne	460f44 <ferror@plt+0x5e5d4>  // b.any
  460f10:	mov	x0, #0x0                   	// #0
  460f14:	b	460f90 <ferror@plt+0x5e620>
  460f18:	ldr	x0, [sp, #16]
  460f1c:	cmp	x0, #0x0
  460f20:	b.ne	460f4c <ferror@plt+0x5e5dc>  // b.any
  460f24:	mov	x0, #0x0                   	// #0
  460f28:	b	460f90 <ferror@plt+0x5e620>
  460f2c:	mov	x0, #0x0                   	// #0
  460f30:	b	460f90 <ferror@plt+0x5e620>
  460f34:	nop
  460f38:	b	460f50 <ferror@plt+0x5e5e0>
  460f3c:	nop
  460f40:	b	460f50 <ferror@plt+0x5e5e0>
  460f44:	nop
  460f48:	b	460f50 <ferror@plt+0x5e5e0>
  460f4c:	nop
  460f50:	ldr	x0, [sp, #40]
  460f54:	bl	460e28 <ferror@plt+0x5e4b8>
  460f58:	str	x0, [sp, #56]
  460f5c:	ldr	x0, [sp, #56]
  460f60:	cmp	x0, #0x0
  460f64:	b.eq	460f8c <ferror@plt+0x5e61c>  // b.none
  460f68:	ldr	x0, [sp, #56]
  460f6c:	ldr	w1, [sp, #36]
  460f70:	str	w1, [x0]
  460f74:	ldr	x0, [sp, #56]
  460f78:	ldr	x1, [sp, #24]
  460f7c:	str	x1, [x0, #8]
  460f80:	ldr	x0, [sp, #56]
  460f84:	ldr	x1, [sp, #16]
  460f88:	str	x1, [x0, #16]
  460f8c:	ldr	x0, [sp, #56]
  460f90:	ldp	x29, x30, [sp], #64
  460f94:	ret
  460f98:	stp	x29, x30, [sp, #-32]!
  460f9c:	mov	x29, sp
  460fa0:	str	x0, [sp, #24]
  460fa4:	str	x1, [sp, #16]
  460fa8:	ldr	x0, [sp, #24]
  460fac:	ldr	x0, [x0, #24]
  460fb0:	ldrb	w0, [x0]
  460fb4:	cmp	w0, #0x5f
  460fb8:	b.ne	460fd4 <ferror@plt+0x5e664>  // b.any
  460fbc:	ldr	x0, [sp, #24]
  460fc0:	ldr	x0, [x0, #24]
  460fc4:	add	x0, x0, #0x1
  460fc8:	ldrb	w0, [x0]
  460fcc:	cmp	w0, #0x5a
  460fd0:	b.eq	460ff0 <ferror@plt+0x5e680>  // b.none
  460fd4:	ldr	x0, [sp, #16]
  460fd8:	bl	402330 <strlen@plt>
  460fdc:	mov	w2, w0
  460fe0:	ldr	x1, [sp, #16]
  460fe4:	ldr	x0, [sp, #24]
  460fe8:	bl	461018 <ferror@plt+0x5e6a8>
  460fec:	b	461010 <ferror@plt+0x5e6a0>
  460ff0:	ldr	x0, [sp, #24]
  460ff4:	ldr	x0, [x0, #24]
  460ff8:	add	x1, x0, #0x2
  460ffc:	ldr	x0, [sp, #24]
  461000:	str	x1, [x0, #24]
  461004:	mov	w1, #0x0                   	// #0
  461008:	ldr	x0, [sp, #24]
  46100c:	bl	461600 <ferror@plt+0x5ec90>
  461010:	ldp	x29, x30, [sp], #32
  461014:	ret
  461018:	stp	x29, x30, [sp, #-64]!
  46101c:	mov	x29, sp
  461020:	str	x0, [sp, #40]
  461024:	str	x1, [sp, #32]
  461028:	str	w2, [sp, #28]
  46102c:	ldr	x0, [sp, #40]
  461030:	bl	460e28 <ferror@plt+0x5e4b8>
  461034:	str	x0, [sp, #56]
  461038:	ldr	w2, [sp, #28]
  46103c:	ldr	x1, [sp, #32]
  461040:	ldr	x0, [sp, #56]
  461044:	bl	460c44 <ferror@plt+0x5e2d4>
  461048:	cmp	w0, #0x0
  46104c:	b.ne	461058 <ferror@plt+0x5e6e8>  // b.any
  461050:	mov	x0, #0x0                   	// #0
  461054:	b	46105c <ferror@plt+0x5e6ec>
  461058:	ldr	x0, [sp, #56]
  46105c:	ldp	x29, x30, [sp], #64
  461060:	ret
  461064:	stp	x29, x30, [sp, #-48]!
  461068:	mov	x29, sp
  46106c:	str	x0, [sp, #24]
  461070:	str	x1, [sp, #16]
  461074:	ldr	x0, [sp, #16]
  461078:	cmp	x0, #0x0
  46107c:	b.ne	461088 <ferror@plt+0x5e718>  // b.any
  461080:	mov	x0, #0x0                   	// #0
  461084:	b	4610bc <ferror@plt+0x5e74c>
  461088:	ldr	x0, [sp, #24]
  46108c:	bl	460e28 <ferror@plt+0x5e4b8>
  461090:	str	x0, [sp, #40]
  461094:	ldr	x0, [sp, #40]
  461098:	cmp	x0, #0x0
  46109c:	b.eq	4610b8 <ferror@plt+0x5e748>  // b.none
  4610a0:	ldr	x0, [sp, #40]
  4610a4:	mov	w1, #0x27                  	// #39
  4610a8:	str	w1, [x0]
  4610ac:	ldr	x0, [sp, #40]
  4610b0:	ldr	x1, [sp, #16]
  4610b4:	str	x1, [x0, #8]
  4610b8:	ldr	x0, [sp, #40]
  4610bc:	ldp	x29, x30, [sp], #48
  4610c0:	ret
  4610c4:	stp	x29, x30, [sp, #-48]!
  4610c8:	mov	x29, sp
  4610cc:	str	x0, [sp, #24]
  4610d0:	str	x1, [sp, #16]
  4610d4:	ldr	x0, [sp, #24]
  4610d8:	bl	460e28 <ferror@plt+0x5e4b8>
  4610dc:	str	x0, [sp, #40]
  4610e0:	ldr	x0, [sp, #40]
  4610e4:	cmp	x0, #0x0
  4610e8:	b.eq	461104 <ferror@plt+0x5e794>  // b.none
  4610ec:	ldr	x0, [sp, #40]
  4610f0:	mov	w1, #0x32                  	// #50
  4610f4:	str	w1, [x0]
  4610f8:	ldr	x0, [sp, #40]
  4610fc:	ldr	x1, [sp, #16]
  461100:	str	x1, [x0, #8]
  461104:	ldr	x0, [sp, #40]
  461108:	ldp	x29, x30, [sp], #48
  46110c:	ret
  461110:	stp	x29, x30, [sp, #-64]!
  461114:	mov	x29, sp
  461118:	str	x0, [sp, #40]
  46111c:	str	w1, [sp, #36]
  461120:	str	x2, [sp, #24]
  461124:	ldr	x0, [sp, #40]
  461128:	bl	460e28 <ferror@plt+0x5e4b8>
  46112c:	str	x0, [sp, #56]
  461130:	ldr	x2, [sp, #24]
  461134:	ldr	w1, [sp, #36]
  461138:	ldr	x0, [sp, #56]
  46113c:	bl	460cb4 <ferror@plt+0x5e344>
  461140:	cmp	w0, #0x0
  461144:	b.ne	461150 <ferror@plt+0x5e7e0>  // b.any
  461148:	mov	x0, #0x0                   	// #0
  46114c:	b	461154 <ferror@plt+0x5e7e4>
  461150:	ldr	x0, [sp, #56]
  461154:	ldp	x29, x30, [sp], #64
  461158:	ret
  46115c:	stp	x29, x30, [sp, #-64]!
  461160:	mov	x29, sp
  461164:	str	x0, [sp, #40]
  461168:	str	w1, [sp, #36]
  46116c:	str	x2, [sp, #24]
  461170:	ldr	x0, [sp, #40]
  461174:	bl	460e28 <ferror@plt+0x5e4b8>
  461178:	str	x0, [sp, #56]
  46117c:	ldr	x0, [sp, #56]
  461180:	cmp	x0, #0x0
  461184:	b.eq	4611ac <ferror@plt+0x5e83c>  // b.none
  461188:	ldr	x0, [sp, #56]
  46118c:	mov	w1, #0x47                  	// #71
  461190:	str	w1, [x0]
  461194:	ldr	x0, [sp, #56]
  461198:	ldr	w1, [sp, #36]
  46119c:	str	w1, [x0, #16]
  4611a0:	ldr	x0, [sp, #56]
  4611a4:	ldr	x1, [sp, #24]
  4611a8:	str	x1, [x0, #8]
  4611ac:	ldr	x0, [sp, #56]
  4611b0:	ldp	x29, x30, [sp], #64
  4611b4:	ret
  4611b8:	stp	x29, x30, [sp, #-64]!
  4611bc:	mov	x29, sp
  4611c0:	str	x0, [sp, #40]
  4611c4:	str	w1, [sp, #36]
  4611c8:	str	x2, [sp, #24]
  4611cc:	ldr	x0, [sp, #40]
  4611d0:	bl	460e28 <ferror@plt+0x5e4b8>
  4611d4:	str	x0, [sp, #56]
  4611d8:	ldr	x2, [sp, #24]
  4611dc:	ldr	w1, [sp, #36]
  4611e0:	ldr	x0, [sp, #56]
  4611e4:	bl	460d28 <ferror@plt+0x5e3b8>
  4611e8:	cmp	w0, #0x0
  4611ec:	b.ne	4611f8 <ferror@plt+0x5e888>  // b.any
  4611f0:	mov	x0, #0x0                   	// #0
  4611f4:	b	4611fc <ferror@plt+0x5e88c>
  4611f8:	ldr	x0, [sp, #56]
  4611fc:	ldp	x29, x30, [sp], #64
  461200:	ret
  461204:	stp	x29, x30, [sp, #-64]!
  461208:	mov	x29, sp
  46120c:	str	x0, [sp, #40]
  461210:	str	w1, [sp, #36]
  461214:	str	x2, [sp, #24]
  461218:	ldr	x0, [sp, #40]
  46121c:	bl	460e28 <ferror@plt+0x5e4b8>
  461220:	str	x0, [sp, #56]
  461224:	ldr	x2, [sp, #24]
  461228:	ldr	w1, [sp, #36]
  46122c:	ldr	x0, [sp, #56]
  461230:	bl	460da8 <ferror@plt+0x5e438>
  461234:	cmp	w0, #0x0
  461238:	b.ne	461244 <ferror@plt+0x5e8d4>  // b.any
  46123c:	mov	x0, #0x0                   	// #0
  461240:	b	461248 <ferror@plt+0x5e8d8>
  461244:	ldr	x0, [sp, #56]
  461248:	ldp	x29, x30, [sp], #64
  46124c:	ret
  461250:	stp	x29, x30, [sp, #-48]!
  461254:	mov	x29, sp
  461258:	str	x0, [sp, #24]
  46125c:	str	w1, [sp, #20]
  461260:	ldr	x0, [sp, #24]
  461264:	bl	460e28 <ferror@plt+0x5e4b8>
  461268:	str	x0, [sp, #40]
  46126c:	ldr	x0, [sp, #40]
  461270:	cmp	x0, #0x0
  461274:	b.eq	461290 <ferror@plt+0x5e920>  // b.none
  461278:	ldr	x0, [sp, #40]
  46127c:	mov	w1, #0x5                   	// #5
  461280:	str	w1, [x0]
  461284:	ldrsw	x1, [sp, #20]
  461288:	ldr	x0, [sp, #40]
  46128c:	str	x1, [x0, #8]
  461290:	ldr	x0, [sp, #40]
  461294:	ldp	x29, x30, [sp], #48
  461298:	ret
  46129c:	stp	x29, x30, [sp, #-48]!
  4612a0:	mov	x29, sp
  4612a4:	str	x0, [sp, #24]
  4612a8:	str	w1, [sp, #20]
  4612ac:	ldr	x0, [sp, #24]
  4612b0:	bl	460e28 <ferror@plt+0x5e4b8>
  4612b4:	str	x0, [sp, #40]
  4612b8:	ldr	x0, [sp, #40]
  4612bc:	cmp	x0, #0x0
  4612c0:	b.eq	4612dc <ferror@plt+0x5e96c>  // b.none
  4612c4:	ldr	x0, [sp, #40]
  4612c8:	mov	w1, #0x6                   	// #6
  4612cc:	str	w1, [x0]
  4612d0:	ldrsw	x1, [sp, #20]
  4612d4:	ldr	x0, [sp, #40]
  4612d8:	str	x1, [x0, #8]
  4612dc:	ldr	x0, [sp, #40]
  4612e0:	ldp	x29, x30, [sp], #48
  4612e4:	ret
  4612e8:	stp	x29, x30, [sp, #-64]!
  4612ec:	mov	x29, sp
  4612f0:	str	x0, [sp, #40]
  4612f4:	str	x1, [sp, #32]
  4612f8:	str	w2, [sp, #28]
  4612fc:	ldr	x0, [sp, #40]
  461300:	bl	460e28 <ferror@plt+0x5e4b8>
  461304:	str	x0, [sp, #56]
  461308:	ldr	x0, [sp, #56]
  46130c:	cmp	x0, #0x0
  461310:	b.eq	461338 <ferror@plt+0x5e9c8>  // b.none
  461314:	ldr	x0, [sp, #56]
  461318:	mov	w1, #0x18                  	// #24
  46131c:	str	w1, [x0]
  461320:	ldr	x0, [sp, #56]
  461324:	ldr	x1, [sp, #32]
  461328:	str	x1, [x0, #8]
  46132c:	ldr	x0, [sp, #56]
  461330:	ldr	w1, [sp, #28]
  461334:	str	w1, [x0, #16]
  461338:	ldr	x0, [sp, #56]
  46133c:	ldp	x29, x30, [sp], #64
  461340:	ret
  461344:	stp	x29, x30, [sp, #-48]!
  461348:	mov	x29, sp
  46134c:	str	x0, [sp, #24]
  461350:	str	w1, [sp, #20]
  461354:	ldr	x0, [sp, #24]
  461358:	ldr	x0, [x0, #24]
  46135c:	ldrb	w0, [x0]
  461360:	cmp	w0, #0x5f
  461364:	b.ne	461384 <ferror@plt+0x5ea14>  // b.any
  461368:	ldr	x0, [sp, #24]
  46136c:	ldr	x0, [x0, #24]
  461370:	add	x1, x0, #0x1
  461374:	ldr	x0, [sp, #24]
  461378:	str	x1, [x0, #24]
  46137c:	mov	w0, #0x0                   	// #0
  461380:	b	461388 <ferror@plt+0x5ea18>
  461384:	mov	w0, #0x1                   	// #1
  461388:	cmp	w0, #0x0
  46138c:	b.eq	4613a4 <ferror@plt+0x5ea34>  // b.none
  461390:	ldr	w0, [sp, #20]
  461394:	cmp	w0, #0x0
  461398:	b.eq	4613a4 <ferror@plt+0x5ea34>  // b.none
  46139c:	mov	x0, #0x0                   	// #0
  4613a0:	b	4614bc <ferror@plt+0x5eb4c>
  4613a4:	ldr	x0, [sp, #24]
  4613a8:	ldr	x0, [x0, #24]
  4613ac:	ldrb	w0, [x0]
  4613b0:	cmp	w0, #0x5a
  4613b4:	b.ne	4613d4 <ferror@plt+0x5ea64>  // b.any
  4613b8:	ldr	x0, [sp, #24]
  4613bc:	ldr	x0, [x0, #24]
  4613c0:	add	x1, x0, #0x1
  4613c4:	ldr	x0, [sp, #24]
  4613c8:	str	x1, [x0, #24]
  4613cc:	mov	w0, #0x0                   	// #0
  4613d0:	b	4613d8 <ferror@plt+0x5ea68>
  4613d4:	mov	w0, #0x1                   	// #1
  4613d8:	cmp	w0, #0x0
  4613dc:	b.eq	4613e8 <ferror@plt+0x5ea78>  // b.none
  4613e0:	mov	x0, #0x0                   	// #0
  4613e4:	b	4614bc <ferror@plt+0x5eb4c>
  4613e8:	ldr	w1, [sp, #20]
  4613ec:	ldr	x0, [sp, #24]
  4613f0:	bl	461600 <ferror@plt+0x5ec90>
  4613f4:	str	x0, [sp, #40]
  4613f8:	ldr	w0, [sp, #20]
  4613fc:	cmp	w0, #0x0
  461400:	b.eq	4614b8 <ferror@plt+0x5eb48>  // b.none
  461404:	ldr	x0, [sp, #24]
  461408:	ldr	w0, [x0, #16]
  46140c:	and	w0, w0, #0x1
  461410:	cmp	w0, #0x0
  461414:	b.eq	4614b8 <ferror@plt+0x5eb48>  // b.none
  461418:	b	46142c <ferror@plt+0x5eabc>
  46141c:	ldr	x1, [sp, #40]
  461420:	ldr	x0, [sp, #24]
  461424:	bl	465f2c <ferror@plt+0x635bc>
  461428:	str	x0, [sp, #40]
  46142c:	ldr	x0, [sp, #24]
  461430:	ldr	x0, [x0, #24]
  461434:	ldrb	w0, [x0]
  461438:	cmp	w0, #0x2e
  46143c:	b.ne	4614b8 <ferror@plt+0x5eb48>  // b.any
  461440:	ldr	x0, [sp, #24]
  461444:	ldr	x0, [x0, #24]
  461448:	add	x0, x0, #0x1
  46144c:	ldrb	w0, [x0]
  461450:	cmp	w0, #0x60
  461454:	b.ls	461470 <ferror@plt+0x5eb00>  // b.plast
  461458:	ldr	x0, [sp, #24]
  46145c:	ldr	x0, [x0, #24]
  461460:	add	x0, x0, #0x1
  461464:	ldrb	w0, [x0]
  461468:	cmp	w0, #0x7a
  46146c:	b.ls	46141c <ferror@plt+0x5eaac>  // b.plast
  461470:	ldr	x0, [sp, #24]
  461474:	ldr	x0, [x0, #24]
  461478:	add	x0, x0, #0x1
  46147c:	ldrb	w0, [x0]
  461480:	cmp	w0, #0x5f
  461484:	b.eq	46141c <ferror@plt+0x5eaac>  // b.none
  461488:	ldr	x0, [sp, #24]
  46148c:	ldr	x0, [x0, #24]
  461490:	add	x0, x0, #0x1
  461494:	ldrb	w0, [x0]
  461498:	cmp	w0, #0x2f
  46149c:	b.ls	4614b8 <ferror@plt+0x5eb48>  // b.plast
  4614a0:	ldr	x0, [sp, #24]
  4614a4:	ldr	x0, [x0, #24]
  4614a8:	add	x0, x0, #0x1
  4614ac:	ldrb	w0, [x0]
  4614b0:	cmp	w0, #0x39
  4614b4:	b.ls	46141c <ferror@plt+0x5eaac>  // b.plast
  4614b8:	ldr	x0, [sp, #40]
  4614bc:	ldp	x29, x30, [sp], #48
  4614c0:	ret
  4614c4:	stp	x29, x30, [sp, #-32]!
  4614c8:	mov	x29, sp
  4614cc:	str	x0, [sp, #24]
  4614d0:	ldr	x0, [sp, #24]
  4614d4:	cmp	x0, #0x0
  4614d8:	b.ne	4614e4 <ferror@plt+0x5eb74>  // b.any
  4614dc:	mov	w0, #0x0                   	// #0
  4614e0:	b	46157c <ferror@plt+0x5ec0c>
  4614e4:	ldr	x0, [sp, #24]
  4614e8:	ldr	w0, [x0]
  4614ec:	cmp	w0, #0x50
  4614f0:	b.hi	46153c <ferror@plt+0x5ebcc>  // b.pmore
  4614f4:	cmp	w0, #0x1c
  4614f8:	b.cs	461510 <ferror@plt+0x5eba0>  // b.hs, b.nlast
  4614fc:	cmp	w0, #0x2
  461500:	b.eq	461544 <ferror@plt+0x5ebd4>  // b.none
  461504:	cmp	w0, #0x4
  461508:	b.eq	461554 <ferror@plt+0x5ebe4>  // b.none
  46150c:	b	46153c <ferror@plt+0x5ebcc>
  461510:	sub	w0, w0, #0x1c
  461514:	mov	x1, #0x1                   	// #1
  461518:	lsl	x1, x1, x0
  46151c:	mov	x0, #0x1f                  	// #31
  461520:	movk	x0, #0x1a, lsl #48
  461524:	and	x0, x1, x0
  461528:	cmp	x0, #0x0
  46152c:	cset	w0, ne  // ne = any
  461530:	and	w0, w0, #0xff
  461534:	cmp	w0, #0x0
  461538:	b.ne	461570 <ferror@plt+0x5ec00>  // b.any
  46153c:	mov	w0, #0x0                   	// #0
  461540:	b	46157c <ferror@plt+0x5ec0c>
  461544:	ldr	x0, [sp, #24]
  461548:	ldr	x0, [x0, #16]
  46154c:	bl	4614c4 <ferror@plt+0x5eb54>
  461550:	b	46157c <ferror@plt+0x5ec0c>
  461554:	ldr	x0, [sp, #24]
  461558:	ldr	x0, [x0, #8]
  46155c:	bl	461584 <ferror@plt+0x5ec14>
  461560:	cmp	w0, #0x0
  461564:	cset	w0, eq  // eq = none
  461568:	and	w0, w0, #0xff
  46156c:	b	46157c <ferror@plt+0x5ec0c>
  461570:	ldr	x0, [sp, #24]
  461574:	ldr	x0, [x0, #8]
  461578:	bl	4614c4 <ferror@plt+0x5eb54>
  46157c:	ldp	x29, x30, [sp], #32
  461580:	ret
  461584:	stp	x29, x30, [sp, #-32]!
  461588:	mov	x29, sp
  46158c:	str	x0, [sp, #24]
  461590:	ldr	x0, [sp, #24]
  461594:	cmp	x0, #0x0
  461598:	b.ne	4615a4 <ferror@plt+0x5ec34>  // b.any
  46159c:	mov	w0, #0x0                   	// #0
  4615a0:	b	4615f8 <ferror@plt+0x5ec88>
  4615a4:	ldr	x0, [sp, #24]
  4615a8:	ldr	w0, [x0]
  4615ac:	cmp	w0, #0x35
  4615b0:	b.eq	4615f4 <ferror@plt+0x5ec84>  // b.none
  4615b4:	cmp	w0, #0x35
  4615b8:	b.hi	4615dc <ferror@plt+0x5ec6c>  // b.pmore
  4615bc:	cmp	w0, #0x2
  4615c0:	b.hi	4615d0 <ferror@plt+0x5ec60>  // b.pmore
  4615c4:	cmp	w0, #0x0
  4615c8:	b.ne	4615e4 <ferror@plt+0x5ec74>  // b.any
  4615cc:	b	4615dc <ferror@plt+0x5ec6c>
  4615d0:	sub	w0, w0, #0x7
  4615d4:	cmp	w0, #0x1
  4615d8:	b.ls	4615f4 <ferror@plt+0x5ec84>  // b.plast
  4615dc:	mov	w0, #0x0                   	// #0
  4615e0:	b	4615f8 <ferror@plt+0x5ec88>
  4615e4:	ldr	x0, [sp, #24]
  4615e8:	ldr	x0, [x0, #16]
  4615ec:	bl	461584 <ferror@plt+0x5ec14>
  4615f0:	b	4615f8 <ferror@plt+0x5ec88>
  4615f4:	mov	w0, #0x1                   	// #1
  4615f8:	ldp	x29, x30, [sp], #32
  4615fc:	ret
  461600:	stp	x29, x30, [sp, #-64]!
  461604:	mov	x29, sp
  461608:	str	x0, [sp, #24]
  46160c:	str	w1, [sp, #20]
  461610:	ldr	x0, [sp, #24]
  461614:	ldr	x0, [x0, #24]
  461618:	ldrb	w0, [x0]
  46161c:	strb	w0, [sp, #55]
  461620:	ldrb	w0, [sp, #55]
  461624:	cmp	w0, #0x47
  461628:	b.eq	461638 <ferror@plt+0x5ecc8>  // b.none
  46162c:	ldrb	w0, [sp, #55]
  461630:	cmp	w0, #0x54
  461634:	b.ne	461648 <ferror@plt+0x5ecd8>  // b.any
  461638:	ldr	x0, [sp, #24]
  46163c:	bl	462868 <ferror@plt+0x5fef8>
  461640:	str	x0, [sp, #56]
  461644:	b	461788 <ferror@plt+0x5ee18>
  461648:	ldr	x0, [sp, #24]
  46164c:	bl	461820 <ferror@plt+0x5eeb0>
  461650:	str	x0, [sp, #56]
  461654:	ldr	x0, [sp, #56]
  461658:	cmp	x0, #0x0
  46165c:	b.eq	461788 <ferror@plt+0x5ee18>  // b.none
  461660:	ldr	w0, [sp, #20]
  461664:	cmp	w0, #0x0
  461668:	b.eq	4616e8 <ferror@plt+0x5ed78>  // b.none
  46166c:	ldr	x0, [sp, #24]
  461670:	ldr	w0, [x0, #16]
  461674:	and	w0, w0, #0x1
  461678:	cmp	w0, #0x0
  46167c:	b.ne	4616e8 <ferror@plt+0x5ed78>  // b.any
  461680:	b	461690 <ferror@plt+0x5ed20>
  461684:	ldr	x0, [sp, #56]
  461688:	ldr	x0, [x0, #8]
  46168c:	str	x0, [sp, #56]
  461690:	ldr	x0, [sp, #56]
  461694:	ldr	w0, [x0]
  461698:	bl	460be0 <ferror@plt+0x5e270>
  46169c:	cmp	w0, #0x0
  4616a0:	b.ne	461684 <ferror@plt+0x5ed14>  // b.any
  4616a4:	ldr	x0, [sp, #56]
  4616a8:	ldr	w0, [x0]
  4616ac:	cmp	w0, #0x2
  4616b0:	b.ne	461788 <ferror@plt+0x5ee18>  // b.any
  4616b4:	b	4616cc <ferror@plt+0x5ed5c>
  4616b8:	ldr	x0, [sp, #56]
  4616bc:	ldr	x0, [x0, #16]
  4616c0:	ldr	x1, [x0, #8]
  4616c4:	ldr	x0, [sp, #56]
  4616c8:	str	x1, [x0, #16]
  4616cc:	ldr	x0, [sp, #56]
  4616d0:	ldr	x0, [x0, #16]
  4616d4:	ldr	w0, [x0]
  4616d8:	bl	460be0 <ferror@plt+0x5e270>
  4616dc:	cmp	w0, #0x0
  4616e0:	b.ne	4616b8 <ferror@plt+0x5ed48>  // b.any
  4616e4:	b	461788 <ferror@plt+0x5ee18>
  4616e8:	ldr	x0, [sp, #24]
  4616ec:	ldr	x0, [x0, #24]
  4616f0:	ldrb	w0, [x0]
  4616f4:	strb	w0, [sp, #55]
  4616f8:	ldrb	w0, [sp, #55]
  4616fc:	cmp	w0, #0x0
  461700:	b.eq	461788 <ferror@plt+0x5ee18>  // b.none
  461704:	ldrb	w0, [sp, #55]
  461708:	cmp	w0, #0x45
  46170c:	b.eq	461788 <ferror@plt+0x5ee18>  // b.none
  461710:	ldr	x0, [sp, #56]
  461714:	bl	4614c4 <ferror@plt+0x5eb54>
  461718:	mov	w1, w0
  46171c:	ldr	x0, [sp, #24]
  461720:	bl	464500 <ferror@plt+0x61b90>
  461724:	str	x0, [sp, #40]
  461728:	ldr	x0, [sp, #40]
  46172c:	cmp	x0, #0x0
  461730:	b.eq	461784 <ferror@plt+0x5ee14>  // b.none
  461734:	ldr	w0, [sp, #20]
  461738:	cmp	w0, #0x0
  46173c:	b.ne	461768 <ferror@plt+0x5edf8>  // b.any
  461740:	ldr	x0, [sp, #56]
  461744:	ldr	w0, [x0]
  461748:	cmp	w0, #0x2
  46174c:	b.ne	461768 <ferror@plt+0x5edf8>  // b.any
  461750:	ldr	x0, [sp, #40]
  461754:	ldr	w0, [x0]
  461758:	cmp	w0, #0x29
  46175c:	b.ne	461768 <ferror@plt+0x5edf8>  // b.any
  461760:	ldr	x0, [sp, #40]
  461764:	str	xzr, [x0, #8]
  461768:	ldr	x3, [sp, #40]
  46176c:	ldr	x2, [sp, #56]
  461770:	mov	w1, #0x3                   	// #3
  461774:	ldr	x0, [sp, #24]
  461778:	bl	460ea4 <ferror@plt+0x5e534>
  46177c:	str	x0, [sp, #56]
  461780:	b	461788 <ferror@plt+0x5ee18>
  461784:	str	xzr, [sp, #56]
  461788:	ldr	x0, [sp, #56]
  46178c:	ldp	x29, x30, [sp], #64
  461790:	ret
  461794:	stp	x29, x30, [sp, #-64]!
  461798:	mov	x29, sp
  46179c:	str	x0, [sp, #24]
  4617a0:	str	x1, [sp, #16]
  4617a4:	ldr	x0, [sp, #24]
  4617a8:	ldr	x0, [x0, #64]
  4617ac:	str	x0, [sp, #56]
  4617b0:	b	4617ec <ferror@plt+0x5ee7c>
  4617b4:	ldr	x0, [sp, #24]
  4617b8:	ldr	x0, [x0, #24]
  4617bc:	add	x1, x0, #0x1
  4617c0:	ldr	x0, [sp, #24]
  4617c4:	str	x1, [x0, #24]
  4617c8:	ldr	x0, [sp, #24]
  4617cc:	bl	461fa4 <ferror@plt+0x5f634>
  4617d0:	str	x0, [sp, #40]
  4617d4:	ldr	x3, [sp, #40]
  4617d8:	ldr	x2, [sp, #16]
  4617dc:	mov	w1, #0x4c                  	// #76
  4617e0:	ldr	x0, [sp, #24]
  4617e4:	bl	460ea4 <ferror@plt+0x5e534>
  4617e8:	str	x0, [sp, #16]
  4617ec:	ldr	x0, [sp, #24]
  4617f0:	ldr	x0, [x0, #24]
  4617f4:	ldrb	w0, [x0]
  4617f8:	strb	w0, [sp, #55]
  4617fc:	ldrb	w0, [sp, #55]
  461800:	cmp	w0, #0x42
  461804:	b.eq	4617b4 <ferror@plt+0x5ee44>  // b.none
  461808:	ldr	x0, [sp, #24]
  46180c:	ldr	x1, [sp, #56]
  461810:	str	x1, [x0, #64]
  461814:	ldr	x0, [sp, #16]
  461818:	ldp	x29, x30, [sp], #64
  46181c:	ret
  461820:	stp	x29, x30, [sp, #-64]!
  461824:	mov	x29, sp
  461828:	str	x19, [sp, #16]
  46182c:	str	x0, [sp, #40]
  461830:	ldr	x0, [sp, #40]
  461834:	ldr	x0, [x0, #24]
  461838:	ldrb	w0, [x0]
  46183c:	strb	w0, [sp, #51]
  461840:	ldrb	w0, [sp, #51]
  461844:	cmp	w0, #0x5a
  461848:	b.eq	461884 <ferror@plt+0x5ef14>  // b.none
  46184c:	cmp	w0, #0x5a
  461850:	b.gt	461998 <ferror@plt+0x5f028>
  461854:	cmp	w0, #0x55
  461858:	b.eq	461890 <ferror@plt+0x5ef20>  // b.none
  46185c:	cmp	w0, #0x55
  461860:	b.gt	461998 <ferror@plt+0x5f028>
  461864:	cmp	w0, #0x4e
  461868:	b.eq	461878 <ferror@plt+0x5ef08>  // b.none
  46186c:	cmp	w0, #0x53
  461870:	b.eq	46189c <ferror@plt+0x5ef2c>  // b.none
  461874:	b	461998 <ferror@plt+0x5f028>
  461878:	ldr	x0, [sp, #40]
  46187c:	bl	461a04 <ferror@plt+0x5f094>
  461880:	b	4619f8 <ferror@plt+0x5f088>
  461884:	ldr	x0, [sp, #40]
  461888:	bl	465994 <ferror@plt+0x63024>
  46188c:	b	4619f8 <ferror@plt+0x5f088>
  461890:	ldr	x0, [sp, #40]
  461894:	bl	461d60 <ferror@plt+0x5f3f0>
  461898:	b	4619f8 <ferror@plt+0x5f088>
  46189c:	ldr	x0, [sp, #40]
  4618a0:	ldr	x0, [x0, #24]
  4618a4:	add	x0, x0, #0x1
  4618a8:	ldrb	w0, [x0]
  4618ac:	cmp	w0, #0x74
  4618b0:	b.eq	4618d0 <ferror@plt+0x5ef60>  // b.none
  4618b4:	mov	w1, #0x0                   	// #0
  4618b8:	ldr	x0, [sp, #40]
  4618bc:	bl	466140 <ferror@plt+0x637d0>
  4618c0:	str	x0, [sp, #56]
  4618c4:	mov	w0, #0x1                   	// #1
  4618c8:	str	w0, [sp, #52]
  4618cc:	b	461934 <ferror@plt+0x5efc4>
  4618d0:	ldr	x0, [sp, #40]
  4618d4:	ldr	x0, [x0, #24]
  4618d8:	add	x1, x0, #0x2
  4618dc:	ldr	x0, [sp, #40]
  4618e0:	str	x1, [x0, #24]
  4618e4:	mov	w2, #0x3                   	// #3
  4618e8:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  4618ec:	add	x1, x0, #0x480
  4618f0:	ldr	x0, [sp, #40]
  4618f4:	bl	461018 <ferror@plt+0x5e6a8>
  4618f8:	mov	x19, x0
  4618fc:	ldr	x0, [sp, #40]
  461900:	bl	461d60 <ferror@plt+0x5f3f0>
  461904:	mov	x3, x0
  461908:	mov	x2, x19
  46190c:	mov	w1, #0x1                   	// #1
  461910:	ldr	x0, [sp, #40]
  461914:	bl	460ea4 <ferror@plt+0x5e534>
  461918:	str	x0, [sp, #56]
  46191c:	ldr	x0, [sp, #40]
  461920:	ldr	w0, [x0, #72]
  461924:	add	w1, w0, #0x3
  461928:	ldr	x0, [sp, #40]
  46192c:	str	w1, [x0, #72]
  461930:	str	wzr, [sp, #52]
  461934:	ldr	x0, [sp, #40]
  461938:	ldr	x0, [x0, #24]
  46193c:	ldrb	w0, [x0]
  461940:	cmp	w0, #0x49
  461944:	b.ne	461990 <ferror@plt+0x5f020>  // b.any
  461948:	ldr	w0, [sp, #52]
  46194c:	cmp	w0, #0x0
  461950:	b.ne	461970 <ferror@plt+0x5f000>  // b.any
  461954:	ldr	x1, [sp, #56]
  461958:	ldr	x0, [sp, #40]
  46195c:	bl	4660bc <ferror@plt+0x6374c>
  461960:	cmp	w0, #0x0
  461964:	b.ne	461970 <ferror@plt+0x5f000>  // b.any
  461968:	mov	x0, #0x0                   	// #0
  46196c:	b	4619f8 <ferror@plt+0x5f088>
  461970:	ldr	x0, [sp, #40]
  461974:	bl	464a08 <ferror@plt+0x62098>
  461978:	mov	x3, x0
  46197c:	ldr	x2, [sp, #56]
  461980:	mov	w1, #0x4                   	// #4
  461984:	ldr	x0, [sp, #40]
  461988:	bl	460ea4 <ferror@plt+0x5e534>
  46198c:	str	x0, [sp, #56]
  461990:	ldr	x0, [sp, #56]
  461994:	b	4619f8 <ferror@plt+0x5f088>
  461998:	ldr	x0, [sp, #40]
  46199c:	bl	461d60 <ferror@plt+0x5f3f0>
  4619a0:	str	x0, [sp, #56]
  4619a4:	ldr	x0, [sp, #40]
  4619a8:	ldr	x0, [x0, #24]
  4619ac:	ldrb	w0, [x0]
  4619b0:	cmp	w0, #0x49
  4619b4:	b.ne	4619f4 <ferror@plt+0x5f084>  // b.any
  4619b8:	ldr	x1, [sp, #56]
  4619bc:	ldr	x0, [sp, #40]
  4619c0:	bl	4660bc <ferror@plt+0x6374c>
  4619c4:	cmp	w0, #0x0
  4619c8:	b.ne	4619d4 <ferror@plt+0x5f064>  // b.any
  4619cc:	mov	x0, #0x0                   	// #0
  4619d0:	b	4619f8 <ferror@plt+0x5f088>
  4619d4:	ldr	x0, [sp, #40]
  4619d8:	bl	464a08 <ferror@plt+0x62098>
  4619dc:	mov	x3, x0
  4619e0:	ldr	x2, [sp, #56]
  4619e4:	mov	w1, #0x4                   	// #4
  4619e8:	ldr	x0, [sp, #40]
  4619ec:	bl	460ea4 <ferror@plt+0x5e534>
  4619f0:	str	x0, [sp, #56]
  4619f4:	ldr	x0, [sp, #56]
  4619f8:	ldr	x19, [sp, #16]
  4619fc:	ldp	x29, x30, [sp], #64
  461a00:	ret
  461a04:	stp	x29, x30, [sp, #-64]!
  461a08:	mov	x29, sp
  461a0c:	str	x0, [sp, #24]
  461a10:	ldr	x0, [sp, #24]
  461a14:	ldr	x0, [x0, #24]
  461a18:	ldrb	w0, [x0]
  461a1c:	cmp	w0, #0x4e
  461a20:	b.ne	461a40 <ferror@plt+0x5f0d0>  // b.any
  461a24:	ldr	x0, [sp, #24]
  461a28:	ldr	x0, [x0, #24]
  461a2c:	add	x1, x0, #0x1
  461a30:	ldr	x0, [sp, #24]
  461a34:	str	x1, [x0, #24]
  461a38:	mov	w0, #0x0                   	// #0
  461a3c:	b	461a44 <ferror@plt+0x5f0d4>
  461a40:	mov	w0, #0x1                   	// #1
  461a44:	cmp	w0, #0x0
  461a48:	b.eq	461a54 <ferror@plt+0x5f0e4>  // b.none
  461a4c:	mov	x0, #0x0                   	// #0
  461a50:	b	461b24 <ferror@plt+0x5f1b4>
  461a54:	add	x0, sp, #0x28
  461a58:	mov	w2, #0x1                   	// #1
  461a5c:	mov	x1, x0
  461a60:	ldr	x0, [sp, #24]
  461a64:	bl	463d9c <ferror@plt+0x6142c>
  461a68:	str	x0, [sp, #56]
  461a6c:	ldr	x0, [sp, #56]
  461a70:	cmp	x0, #0x0
  461a74:	b.ne	461a80 <ferror@plt+0x5f110>  // b.any
  461a78:	mov	x0, #0x0                   	// #0
  461a7c:	b	461b24 <ferror@plt+0x5f1b4>
  461a80:	mov	x1, #0x0                   	// #0
  461a84:	ldr	x0, [sp, #24]
  461a88:	bl	46417c <ferror@plt+0x6180c>
  461a8c:	str	x0, [sp, #48]
  461a90:	ldr	x0, [sp, #24]
  461a94:	bl	461b2c <ferror@plt+0x5f1bc>
  461a98:	mov	x1, x0
  461a9c:	ldr	x0, [sp, #56]
  461aa0:	str	x1, [x0]
  461aa4:	ldr	x0, [sp, #56]
  461aa8:	ldr	x0, [x0]
  461aac:	cmp	x0, #0x0
  461ab0:	b.ne	461abc <ferror@plt+0x5f14c>  // b.any
  461ab4:	mov	x0, #0x0                   	// #0
  461ab8:	b	461b24 <ferror@plt+0x5f1b4>
  461abc:	ldr	x0, [sp, #48]
  461ac0:	cmp	x0, #0x0
  461ac4:	b.eq	461adc <ferror@plt+0x5f16c>  // b.none
  461ac8:	ldr	x1, [sp, #40]
  461acc:	ldr	x0, [sp, #48]
  461ad0:	str	x1, [x0, #8]
  461ad4:	ldr	x0, [sp, #48]
  461ad8:	str	x0, [sp, #40]
  461adc:	ldr	x0, [sp, #24]
  461ae0:	ldr	x0, [x0, #24]
  461ae4:	ldrb	w0, [x0]
  461ae8:	cmp	w0, #0x45
  461aec:	b.ne	461b0c <ferror@plt+0x5f19c>  // b.any
  461af0:	ldr	x0, [sp, #24]
  461af4:	ldr	x0, [x0, #24]
  461af8:	add	x1, x0, #0x1
  461afc:	ldr	x0, [sp, #24]
  461b00:	str	x1, [x0, #24]
  461b04:	mov	w0, #0x0                   	// #0
  461b08:	b	461b10 <ferror@plt+0x5f1a0>
  461b0c:	mov	w0, #0x1                   	// #1
  461b10:	cmp	w0, #0x0
  461b14:	b.eq	461b20 <ferror@plt+0x5f1b0>  // b.none
  461b18:	mov	x0, #0x0                   	// #0
  461b1c:	b	461b24 <ferror@plt+0x5f1b4>
  461b20:	ldr	x0, [sp, #40]
  461b24:	ldp	x29, x30, [sp], #64
  461b28:	ret
  461b2c:	stp	x29, x30, [sp, #-64]!
  461b30:	mov	x29, sp
  461b34:	str	x0, [sp, #24]
  461b38:	str	xzr, [sp, #56]
  461b3c:	ldr	x0, [sp, #24]
  461b40:	ldr	x0, [x0, #24]
  461b44:	ldrb	w0, [x0]
  461b48:	strb	w0, [sp, #39]
  461b4c:	ldrb	w0, [sp, #39]
  461b50:	cmp	w0, #0x0
  461b54:	b.ne	461b60 <ferror@plt+0x5f1f0>  // b.any
  461b58:	mov	x0, #0x0                   	// #0
  461b5c:	b	461d58 <ferror@plt+0x5f3e8>
  461b60:	mov	w0, #0x1                   	// #1
  461b64:	str	w0, [sp, #52]
  461b68:	ldrb	w0, [sp, #39]
  461b6c:	cmp	w0, #0x44
  461b70:	b.ne	461bbc <ferror@plt+0x5f24c>  // b.any
  461b74:	ldr	x0, [sp, #24]
  461b78:	ldr	x0, [x0, #24]
  461b7c:	ldrb	w0, [x0, #1]
  461b80:	strb	w0, [sp, #38]
  461b84:	ldrb	w0, [sp, #38]
  461b88:	cmp	w0, #0x54
  461b8c:	b.eq	461b9c <ferror@plt+0x5f22c>  // b.none
  461b90:	ldrb	w0, [sp, #38]
  461b94:	cmp	w0, #0x74
  461b98:	b.ne	461bac <ferror@plt+0x5f23c>  // b.any
  461b9c:	ldr	x0, [sp, #24]
  461ba0:	bl	4632b4 <ferror@plt+0x60944>
  461ba4:	str	x0, [sp, #40]
  461ba8:	b	461ce8 <ferror@plt+0x5f378>
  461bac:	ldr	x0, [sp, #24]
  461bb0:	bl	461d60 <ferror@plt+0x5f3f0>
  461bb4:	str	x0, [sp, #40]
  461bb8:	b	461ce8 <ferror@plt+0x5f378>
  461bbc:	ldrb	w0, [sp, #39]
  461bc0:	cmp	w0, #0x2f
  461bc4:	b.ls	461bd4 <ferror@plt+0x5f264>  // b.plast
  461bc8:	ldrb	w0, [sp, #39]
  461bcc:	cmp	w0, #0x39
  461bd0:	b.ls	461c10 <ferror@plt+0x5f2a0>  // b.plast
  461bd4:	ldrb	w0, [sp, #39]
  461bd8:	cmp	w0, #0x60
  461bdc:	b.ls	461bec <ferror@plt+0x5f27c>  // b.plast
  461be0:	ldrb	w0, [sp, #39]
  461be4:	cmp	w0, #0x7a
  461be8:	b.ls	461c10 <ferror@plt+0x5f2a0>  // b.plast
  461bec:	ldrb	w0, [sp, #39]
  461bf0:	cmp	w0, #0x43
  461bf4:	b.eq	461c10 <ferror@plt+0x5f2a0>  // b.none
  461bf8:	ldrb	w0, [sp, #39]
  461bfc:	cmp	w0, #0x55
  461c00:	b.eq	461c10 <ferror@plt+0x5f2a0>  // b.none
  461c04:	ldrb	w0, [sp, #39]
  461c08:	cmp	w0, #0x4c
  461c0c:	b.ne	461c20 <ferror@plt+0x5f2b0>  // b.any
  461c10:	ldr	x0, [sp, #24]
  461c14:	bl	461d60 <ferror@plt+0x5f3f0>
  461c18:	str	x0, [sp, #40]
  461c1c:	b	461ce8 <ferror@plt+0x5f378>
  461c20:	ldrb	w0, [sp, #39]
  461c24:	cmp	w0, #0x53
  461c28:	b.ne	461c40 <ferror@plt+0x5f2d0>  // b.any
  461c2c:	mov	w1, #0x1                   	// #1
  461c30:	ldr	x0, [sp, #24]
  461c34:	bl	466140 <ferror@plt+0x637d0>
  461c38:	str	x0, [sp, #40]
  461c3c:	b	461ce8 <ferror@plt+0x5f378>
  461c40:	ldrb	w0, [sp, #39]
  461c44:	cmp	w0, #0x49
  461c48:	b.ne	461c78 <ferror@plt+0x5f308>  // b.any
  461c4c:	ldr	x0, [sp, #56]
  461c50:	cmp	x0, #0x0
  461c54:	b.ne	461c60 <ferror@plt+0x5f2f0>  // b.any
  461c58:	mov	x0, #0x0                   	// #0
  461c5c:	b	461d58 <ferror@plt+0x5f3e8>
  461c60:	mov	w0, #0x4                   	// #4
  461c64:	str	w0, [sp, #52]
  461c68:	ldr	x0, [sp, #24]
  461c6c:	bl	464a08 <ferror@plt+0x62098>
  461c70:	str	x0, [sp, #40]
  461c74:	b	461ce8 <ferror@plt+0x5f378>
  461c78:	ldrb	w0, [sp, #39]
  461c7c:	cmp	w0, #0x54
  461c80:	b.ne	461c94 <ferror@plt+0x5f324>  // b.any
  461c84:	ldr	x0, [sp, #24]
  461c88:	bl	464984 <ferror@plt+0x62014>
  461c8c:	str	x0, [sp, #40]
  461c90:	b	461ce8 <ferror@plt+0x5f378>
  461c94:	ldrb	w0, [sp, #39]
  461c98:	cmp	w0, #0x45
  461c9c:	b.ne	461ca8 <ferror@plt+0x5f338>  // b.any
  461ca0:	ldr	x0, [sp, #56]
  461ca4:	b	461d58 <ferror@plt+0x5f3e8>
  461ca8:	ldrb	w0, [sp, #39]
  461cac:	cmp	w0, #0x4d
  461cb0:	b.ne	461ce0 <ferror@plt+0x5f370>  // b.any
  461cb4:	ldr	x0, [sp, #56]
  461cb8:	cmp	x0, #0x0
  461cbc:	b.ne	461cc8 <ferror@plt+0x5f358>  // b.any
  461cc0:	mov	x0, #0x0                   	// #0
  461cc4:	b	461d58 <ferror@plt+0x5f3e8>
  461cc8:	ldr	x0, [sp, #24]
  461ccc:	ldr	x0, [x0, #24]
  461cd0:	add	x1, x0, #0x1
  461cd4:	ldr	x0, [sp, #24]
  461cd8:	str	x1, [x0, #24]
  461cdc:	b	461d54 <ferror@plt+0x5f3e4>
  461ce0:	mov	x0, #0x0                   	// #0
  461ce4:	b	461d58 <ferror@plt+0x5f3e8>
  461ce8:	ldr	x0, [sp, #56]
  461cec:	cmp	x0, #0x0
  461cf0:	b.ne	461d00 <ferror@plt+0x5f390>  // b.any
  461cf4:	ldr	x0, [sp, #40]
  461cf8:	str	x0, [sp, #56]
  461cfc:	b	461d18 <ferror@plt+0x5f3a8>
  461d00:	ldr	x3, [sp, #40]
  461d04:	ldr	x2, [sp, #56]
  461d08:	ldr	w1, [sp, #52]
  461d0c:	ldr	x0, [sp, #24]
  461d10:	bl	460ea4 <ferror@plt+0x5e534>
  461d14:	str	x0, [sp, #56]
  461d18:	ldrb	w0, [sp, #39]
  461d1c:	cmp	w0, #0x53
  461d20:	b.eq	461b3c <ferror@plt+0x5f1cc>  // b.none
  461d24:	ldr	x0, [sp, #24]
  461d28:	ldr	x0, [x0, #24]
  461d2c:	ldrb	w0, [x0]
  461d30:	cmp	w0, #0x45
  461d34:	b.eq	461b3c <ferror@plt+0x5f1cc>  // b.none
  461d38:	ldr	x1, [sp, #56]
  461d3c:	ldr	x0, [sp, #24]
  461d40:	bl	4660bc <ferror@plt+0x6374c>
  461d44:	cmp	w0, #0x0
  461d48:	b.ne	461b3c <ferror@plt+0x5f1cc>  // b.any
  461d4c:	mov	x0, #0x0                   	// #0
  461d50:	b	461d58 <ferror@plt+0x5f3e8>
  461d54:	b	461b3c <ferror@plt+0x5f1cc>
  461d58:	ldp	x29, x30, [sp], #64
  461d5c:	ret
  461d60:	stp	x29, x30, [sp, #-48]!
  461d64:	mov	x29, sp
  461d68:	str	x0, [sp, #24]
  461d6c:	ldr	x0, [sp, #24]
  461d70:	ldr	x0, [x0, #24]
  461d74:	ldrb	w0, [x0]
  461d78:	strb	w0, [sp, #39]
  461d7c:	ldrb	w0, [sp, #39]
  461d80:	cmp	w0, #0x2f
  461d84:	b.ls	461da4 <ferror@plt+0x5f434>  // b.plast
  461d88:	ldrb	w0, [sp, #39]
  461d8c:	cmp	w0, #0x39
  461d90:	b.hi	461da4 <ferror@plt+0x5f434>  // b.pmore
  461d94:	ldr	x0, [sp, #24]
  461d98:	bl	461fa4 <ferror@plt+0x5f634>
  461d9c:	str	x0, [sp, #40]
  461da0:	b	461f74 <ferror@plt+0x5f604>
  461da4:	ldrb	w0, [sp, #39]
  461da8:	cmp	w0, #0x60
  461dac:	b.ls	461e90 <ferror@plt+0x5f520>  // b.plast
  461db0:	ldrb	w0, [sp, #39]
  461db4:	cmp	w0, #0x7a
  461db8:	b.hi	461e90 <ferror@plt+0x5f520>  // b.pmore
  461dbc:	ldrb	w0, [sp, #39]
  461dc0:	cmp	w0, #0x6f
  461dc4:	b.ne	461df4 <ferror@plt+0x5f484>  // b.any
  461dc8:	ldr	x0, [sp, #24]
  461dcc:	ldr	x0, [x0, #24]
  461dd0:	add	x0, x0, #0x1
  461dd4:	ldrb	w0, [x0]
  461dd8:	cmp	w0, #0x6e
  461ddc:	b.ne	461df4 <ferror@plt+0x5f484>  // b.any
  461de0:	ldr	x0, [sp, #24]
  461de4:	ldr	x0, [x0, #24]
  461de8:	add	x1, x0, #0x2
  461dec:	ldr	x0, [sp, #24]
  461df0:	str	x1, [x0, #24]
  461df4:	ldr	x0, [sp, #24]
  461df8:	bl	4622d0 <ferror@plt+0x5f960>
  461dfc:	str	x0, [sp, #40]
  461e00:	ldr	x0, [sp, #40]
  461e04:	cmp	x0, #0x0
  461e08:	b.eq	461f70 <ferror@plt+0x5f600>  // b.none
  461e0c:	ldr	x0, [sp, #40]
  461e10:	ldr	w0, [x0]
  461e14:	cmp	w0, #0x32
  461e18:	b.ne	461f70 <ferror@plt+0x5f600>  // b.any
  461e1c:	ldr	x0, [sp, #24]
  461e20:	ldr	w0, [x0, #72]
  461e24:	mov	w1, w0
  461e28:	ldr	x0, [sp, #40]
  461e2c:	ldr	x0, [x0, #8]
  461e30:	ldr	w0, [x0, #16]
  461e34:	add	w0, w1, w0
  461e38:	add	w0, w0, #0x7
  461e3c:	mov	w1, w0
  461e40:	ldr	x0, [sp, #24]
  461e44:	str	w1, [x0, #72]
  461e48:	ldr	x0, [sp, #40]
  461e4c:	ldr	x0, [x0, #8]
  461e50:	ldr	x2, [x0]
  461e54:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  461e58:	add	x1, x0, #0x488
  461e5c:	mov	x0, x2
  461e60:	bl	4026d0 <strcmp@plt>
  461e64:	cmp	w0, #0x0
  461e68:	b.ne	461f70 <ferror@plt+0x5f600>  // b.any
  461e6c:	ldr	x0, [sp, #24]
  461e70:	bl	461fa4 <ferror@plt+0x5f634>
  461e74:	mov	x3, x0
  461e78:	ldr	x2, [sp, #40]
  461e7c:	mov	w1, #0x37                  	// #55
  461e80:	ldr	x0, [sp, #24]
  461e84:	bl	460ea4 <ferror@plt+0x5e534>
  461e88:	str	x0, [sp, #40]
  461e8c:	b	461f70 <ferror@plt+0x5f600>
  461e90:	ldrb	w0, [sp, #39]
  461e94:	cmp	w0, #0x43
  461e98:	b.eq	461ea8 <ferror@plt+0x5f538>  // b.none
  461e9c:	ldrb	w0, [sp, #39]
  461ea0:	cmp	w0, #0x44
  461ea4:	b.ne	461eb8 <ferror@plt+0x5f548>  // b.any
  461ea8:	ldr	x0, [sp, #24]
  461eac:	bl	462f80 <ferror@plt+0x60610>
  461eb0:	str	x0, [sp, #40]
  461eb4:	b	461f74 <ferror@plt+0x5f604>
  461eb8:	ldrb	w0, [sp, #39]
  461ebc:	cmp	w0, #0x4c
  461ec0:	b.ne	461f10 <ferror@plt+0x5f5a0>  // b.any
  461ec4:	ldr	x0, [sp, #24]
  461ec8:	ldr	x0, [x0, #24]
  461ecc:	add	x1, x0, #0x1
  461ed0:	ldr	x0, [sp, #24]
  461ed4:	str	x1, [x0, #24]
  461ed8:	ldr	x0, [sp, #24]
  461edc:	bl	461fa4 <ferror@plt+0x5f634>
  461ee0:	str	x0, [sp, #40]
  461ee4:	ldr	x0, [sp, #40]
  461ee8:	cmp	x0, #0x0
  461eec:	b.ne	461ef8 <ferror@plt+0x5f588>  // b.any
  461ef0:	mov	x0, #0x0                   	// #0
  461ef4:	b	461f9c <ferror@plt+0x5f62c>
  461ef8:	ldr	x0, [sp, #24]
  461efc:	bl	465bb4 <ferror@plt+0x63244>
  461f00:	cmp	w0, #0x0
  461f04:	b.ne	461f74 <ferror@plt+0x5f604>  // b.any
  461f08:	mov	x0, #0x0                   	// #0
  461f0c:	b	461f9c <ferror@plt+0x5f62c>
  461f10:	ldrb	w0, [sp, #39]
  461f14:	cmp	w0, #0x55
  461f18:	b.ne	461f68 <ferror@plt+0x5f5f8>  // b.any
  461f1c:	ldr	x0, [sp, #24]
  461f20:	ldr	x0, [x0, #24]
  461f24:	add	x0, x0, #0x1
  461f28:	ldrb	w0, [x0]
  461f2c:	cmp	w0, #0x6c
  461f30:	b.eq	461f40 <ferror@plt+0x5f5d0>  // b.none
  461f34:	cmp	w0, #0x74
  461f38:	b.eq	461f50 <ferror@plt+0x5f5e0>  // b.none
  461f3c:	b	461f60 <ferror@plt+0x5f5f0>
  461f40:	ldr	x0, [sp, #24]
  461f44:	bl	465ca4 <ferror@plt+0x63334>
  461f48:	str	x0, [sp, #40]
  461f4c:	b	461f74 <ferror@plt+0x5f604>
  461f50:	ldr	x0, [sp, #24]
  461f54:	bl	465e20 <ferror@plt+0x634b0>
  461f58:	str	x0, [sp, #40]
  461f5c:	b	461f74 <ferror@plt+0x5f604>
  461f60:	mov	x0, #0x0                   	// #0
  461f64:	b	461f9c <ferror@plt+0x5f62c>
  461f68:	mov	x0, #0x0                   	// #0
  461f6c:	b	461f9c <ferror@plt+0x5f62c>
  461f70:	nop
  461f74:	ldr	x0, [sp, #24]
  461f78:	ldr	x0, [x0, #24]
  461f7c:	ldrb	w0, [x0]
  461f80:	cmp	w0, #0x42
  461f84:	b.ne	461f98 <ferror@plt+0x5f628>  // b.any
  461f88:	ldr	x1, [sp, #40]
  461f8c:	ldr	x0, [sp, #24]
  461f90:	bl	461794 <ferror@plt+0x5ee24>
  461f94:	str	x0, [sp, #40]
  461f98:	ldr	x0, [sp, #40]
  461f9c:	ldp	x29, x30, [sp], #48
  461fa0:	ret
  461fa4:	stp	x29, x30, [sp, #-48]!
  461fa8:	mov	x29, sp
  461fac:	str	x0, [sp, #24]
  461fb0:	ldr	x0, [sp, #24]
  461fb4:	bl	461ff8 <ferror@plt+0x5f688>
  461fb8:	str	w0, [sp, #44]
  461fbc:	ldr	w0, [sp, #44]
  461fc0:	cmp	w0, #0x0
  461fc4:	b.gt	461fd0 <ferror@plt+0x5f660>
  461fc8:	mov	x0, #0x0                   	// #0
  461fcc:	b	461ff0 <ferror@plt+0x5f680>
  461fd0:	ldr	w1, [sp, #44]
  461fd4:	ldr	x0, [sp, #24]
  461fd8:	bl	462170 <ferror@plt+0x5f800>
  461fdc:	str	x0, [sp, #32]
  461fe0:	ldr	x0, [sp, #24]
  461fe4:	ldr	x1, [sp, #32]
  461fe8:	str	x1, [x0, #64]
  461fec:	ldr	x0, [sp, #32]
  461ff0:	ldp	x29, x30, [sp], #48
  461ff4:	ret
  461ff8:	sub	sp, sp, #0x20
  461ffc:	str	x0, [sp, #8]
  462000:	str	wzr, [sp, #28]
  462004:	ldr	x0, [sp, #8]
  462008:	ldr	x0, [x0, #24]
  46200c:	ldrb	w0, [x0]
  462010:	strb	w0, [sp, #27]
  462014:	ldrb	w0, [sp, #27]
  462018:	cmp	w0, #0x6e
  46201c:	b.ne	46204c <ferror@plt+0x5f6dc>  // b.any
  462020:	mov	w0, #0x1                   	// #1
  462024:	str	w0, [sp, #28]
  462028:	ldr	x0, [sp, #8]
  46202c:	ldr	x0, [x0, #24]
  462030:	add	x1, x0, #0x1
  462034:	ldr	x0, [sp, #8]
  462038:	str	x1, [x0, #24]
  46203c:	ldr	x0, [sp, #8]
  462040:	ldr	x0, [x0, #24]
  462044:	ldrb	w0, [x0]
  462048:	strb	w0, [sp, #27]
  46204c:	str	wzr, [sp, #20]
  462050:	ldrb	w0, [sp, #27]
  462054:	cmp	w0, #0x2f
  462058:	b.ls	462068 <ferror@plt+0x5f6f8>  // b.plast
  46205c:	ldrb	w0, [sp, #27]
  462060:	cmp	w0, #0x39
  462064:	b.ls	462088 <ferror@plt+0x5f718>  // b.plast
  462068:	ldr	w0, [sp, #28]
  46206c:	cmp	w0, #0x0
  462070:	b.eq	462080 <ferror@plt+0x5f710>  // b.none
  462074:	ldr	w0, [sp, #20]
  462078:	neg	w0, w0
  46207c:	str	w0, [sp, #20]
  462080:	ldr	w0, [sp, #20]
  462084:	b	462118 <ferror@plt+0x5f7a8>
  462088:	ldrb	w0, [sp, #27]
  46208c:	sub	w0, w0, #0x30
  462090:	mov	w1, #0x7fffffff            	// #2147483647
  462094:	sub	w0, w1, w0
  462098:	mov	w1, #0x6667                	// #26215
  46209c:	movk	w1, #0x6666, lsl #16
  4620a0:	smull	x1, w0, w1
  4620a4:	lsr	x1, x1, #32
  4620a8:	asr	w1, w1, #2
  4620ac:	asr	w0, w0, #31
  4620b0:	sub	w0, w1, w0
  4620b4:	ldr	w1, [sp, #20]
  4620b8:	cmp	w1, w0
  4620bc:	b.le	4620c8 <ferror@plt+0x5f758>
  4620c0:	mov	w0, #0xffffffff            	// #-1
  4620c4:	b	462118 <ferror@plt+0x5f7a8>
  4620c8:	ldr	w1, [sp, #20]
  4620cc:	mov	w0, w1
  4620d0:	lsl	w0, w0, #2
  4620d4:	add	w0, w0, w1
  4620d8:	lsl	w0, w0, #1
  4620dc:	mov	w1, w0
  4620e0:	ldrb	w0, [sp, #27]
  4620e4:	add	w0, w1, w0
  4620e8:	sub	w0, w0, #0x30
  4620ec:	str	w0, [sp, #20]
  4620f0:	ldr	x0, [sp, #8]
  4620f4:	ldr	x0, [x0, #24]
  4620f8:	add	x1, x0, #0x1
  4620fc:	ldr	x0, [sp, #8]
  462100:	str	x1, [x0, #24]
  462104:	ldr	x0, [sp, #8]
  462108:	ldr	x0, [x0, #24]
  46210c:	ldrb	w0, [x0]
  462110:	strb	w0, [sp, #27]
  462114:	b	462050 <ferror@plt+0x5f6e0>
  462118:	add	sp, sp, #0x20
  46211c:	ret
  462120:	stp	x29, x30, [sp, #-48]!
  462124:	mov	x29, sp
  462128:	str	x0, [sp, #24]
  46212c:	ldr	x0, [sp, #24]
  462130:	bl	460e28 <ferror@plt+0x5e4b8>
  462134:	str	x0, [sp, #40]
  462138:	ldr	x0, [sp, #40]
  46213c:	cmp	x0, #0x0
  462140:	b.eq	462164 <ferror@plt+0x5f7f4>  // b.none
  462144:	ldr	x0, [sp, #40]
  462148:	mov	w1, #0x42                  	// #66
  46214c:	str	w1, [x0]
  462150:	ldr	x0, [sp, #24]
  462154:	bl	461ff8 <ferror@plt+0x5f688>
  462158:	sxtw	x1, w0
  46215c:	ldr	x0, [sp, #40]
  462160:	str	x1, [x0, #8]
  462164:	ldr	x0, [sp, #40]
  462168:	ldp	x29, x30, [sp], #48
  46216c:	ret
  462170:	stp	x29, x30, [sp, #-48]!
  462174:	mov	x29, sp
  462178:	str	x0, [sp, #24]
  46217c:	str	w1, [sp, #20]
  462180:	ldr	x0, [sp, #24]
  462184:	ldr	x0, [x0, #24]
  462188:	str	x0, [sp, #40]
  46218c:	ldr	x0, [sp, #24]
  462190:	ldr	x1, [x0, #8]
  462194:	ldr	x0, [sp, #40]
  462198:	sub	x1, x1, x0
  46219c:	ldrsw	x0, [sp, #20]
  4621a0:	cmp	x1, x0
  4621a4:	b.ge	4621b0 <ferror@plt+0x5f840>  // b.tcont
  4621a8:	mov	x0, #0x0                   	// #0
  4621ac:	b	4622c8 <ferror@plt+0x5f958>
  4621b0:	ldr	x0, [sp, #24]
  4621b4:	ldr	x1, [x0, #24]
  4621b8:	ldrsw	x0, [sp, #20]
  4621bc:	add	x1, x1, x0
  4621c0:	ldr	x0, [sp, #24]
  4621c4:	str	x1, [x0, #24]
  4621c8:	ldr	x0, [sp, #24]
  4621cc:	ldr	w0, [x0, #16]
  4621d0:	and	w0, w0, #0x4
  4621d4:	cmp	w0, #0x0
  4621d8:	b.eq	462204 <ferror@plt+0x5f894>  // b.none
  4621dc:	ldr	x0, [sp, #24]
  4621e0:	ldr	x0, [x0, #24]
  4621e4:	ldrb	w0, [x0]
  4621e8:	cmp	w0, #0x24
  4621ec:	b.ne	462204 <ferror@plt+0x5f894>  // b.any
  4621f0:	ldr	x0, [sp, #24]
  4621f4:	ldr	x0, [x0, #24]
  4621f8:	add	x1, x0, #0x1
  4621fc:	ldr	x0, [sp, #24]
  462200:	str	x1, [x0, #24]
  462204:	ldr	w0, [sp, #20]
  462208:	cmp	w0, #0x9
  46220c:	b.le	4622b8 <ferror@plt+0x5f948>
  462210:	mov	x2, #0x8                   	// #8
  462214:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  462218:	add	x1, x0, #0x490
  46221c:	ldr	x0, [sp, #40]
  462220:	bl	402690 <memcmp@plt>
  462224:	cmp	w0, #0x0
  462228:	b.ne	4622b8 <ferror@plt+0x5f948>  // b.any
  46222c:	ldr	x0, [sp, #40]
  462230:	add	x0, x0, #0x8
  462234:	str	x0, [sp, #32]
  462238:	ldr	x0, [sp, #32]
  46223c:	ldrb	w0, [x0]
  462240:	cmp	w0, #0x2e
  462244:	b.eq	462268 <ferror@plt+0x5f8f8>  // b.none
  462248:	ldr	x0, [sp, #32]
  46224c:	ldrb	w0, [x0]
  462250:	cmp	w0, #0x5f
  462254:	b.eq	462268 <ferror@plt+0x5f8f8>  // b.none
  462258:	ldr	x0, [sp, #32]
  46225c:	ldrb	w0, [x0]
  462260:	cmp	w0, #0x24
  462264:	b.ne	4622b8 <ferror@plt+0x5f948>  // b.any
  462268:	ldr	x0, [sp, #32]
  46226c:	add	x0, x0, #0x1
  462270:	ldrb	w0, [x0]
  462274:	cmp	w0, #0x4e
  462278:	b.ne	4622b8 <ferror@plt+0x5f948>  // b.any
  46227c:	ldr	x0, [sp, #24]
  462280:	ldr	w0, [x0, #72]
  462284:	mov	w1, w0
  462288:	ldr	w0, [sp, #20]
  46228c:	sub	w0, w1, w0
  462290:	add	w0, w0, #0x16
  462294:	mov	w1, w0
  462298:	ldr	x0, [sp, #24]
  46229c:	str	w1, [x0, #72]
  4622a0:	mov	w2, #0x15                  	// #21
  4622a4:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  4622a8:	add	x1, x0, #0x4a0
  4622ac:	ldr	x0, [sp, #24]
  4622b0:	bl	461018 <ferror@plt+0x5e6a8>
  4622b4:	b	4622c8 <ferror@plt+0x5f958>
  4622b8:	ldr	w2, [sp, #20]
  4622bc:	ldr	x1, [sp, #40]
  4622c0:	ldr	x0, [sp, #24]
  4622c4:	bl	461018 <ferror@plt+0x5e6a8>
  4622c8:	ldp	x29, x30, [sp], #48
  4622cc:	ret
  4622d0:	stp	x29, x30, [sp, #-96]!
  4622d4:	mov	x29, sp
  4622d8:	str	x19, [sp, #16]
  4622dc:	str	x0, [sp, #40]
  4622e0:	ldr	x0, [sp, #40]
  4622e4:	ldr	x0, [x0, #24]
  4622e8:	ldrb	w0, [x0]
  4622ec:	cmp	w0, #0x0
  4622f0:	b.eq	462310 <ferror@plt+0x5f9a0>  // b.none
  4622f4:	ldr	x0, [sp, #40]
  4622f8:	ldr	x0, [x0, #24]
  4622fc:	add	x2, x0, #0x1
  462300:	ldr	x1, [sp, #40]
  462304:	str	x2, [x1, #24]
  462308:	ldrb	w0, [x0]
  46230c:	b	462314 <ferror@plt+0x5f9a4>
  462310:	mov	w0, #0x0                   	// #0
  462314:	strb	w0, [sp, #79]
  462318:	ldr	x0, [sp, #40]
  46231c:	ldr	x0, [x0, #24]
  462320:	ldrb	w0, [x0]
  462324:	cmp	w0, #0x0
  462328:	b.eq	462348 <ferror@plt+0x5f9d8>  // b.none
  46232c:	ldr	x0, [sp, #40]
  462330:	ldr	x0, [x0, #24]
  462334:	add	x2, x0, #0x1
  462338:	ldr	x1, [sp, #40]
  46233c:	str	x2, [x1, #24]
  462340:	ldrb	w0, [x0]
  462344:	b	46234c <ferror@plt+0x5f9dc>
  462348:	mov	w0, #0x0                   	// #0
  46234c:	strb	w0, [sp, #78]
  462350:	ldrb	w0, [sp, #79]
  462354:	cmp	w0, #0x76
  462358:	b.ne	462398 <ferror@plt+0x5fa28>  // b.any
  46235c:	ldrb	w0, [sp, #78]
  462360:	cmp	w0, #0x2f
  462364:	b.ls	462398 <ferror@plt+0x5fa28>  // b.plast
  462368:	ldrb	w0, [sp, #78]
  46236c:	cmp	w0, #0x39
  462370:	b.hi	462398 <ferror@plt+0x5fa28>  // b.pmore
  462374:	ldrb	w0, [sp, #78]
  462378:	sub	w19, w0, #0x30
  46237c:	ldr	x0, [sp, #40]
  462380:	bl	461fa4 <ferror@plt+0x5f634>
  462384:	mov	x2, x0
  462388:	mov	w1, w19
  46238c:	ldr	x0, [sp, #40]
  462390:	bl	461110 <ferror@plt+0x5e7a0>
  462394:	b	462558 <ferror@plt+0x5fbe8>
  462398:	ldrb	w0, [sp, #79]
  46239c:	cmp	w0, #0x63
  4623a0:	b.ne	462440 <ferror@plt+0x5fad0>  // b.any
  4623a4:	ldrb	w0, [sp, #78]
  4623a8:	cmp	w0, #0x76
  4623ac:	b.ne	462440 <ferror@plt+0x5fad0>  // b.any
  4623b0:	ldr	x0, [sp, #40]
  4623b4:	ldr	w0, [x0, #80]
  4623b8:	str	w0, [sp, #72]
  4623bc:	ldr	x0, [sp, #40]
  4623c0:	ldr	w0, [x0, #76]
  4623c4:	cmp	w0, #0x0
  4623c8:	cset	w0, eq  // eq = none
  4623cc:	and	w0, w0, #0xff
  4623d0:	mov	w1, w0
  4623d4:	ldr	x0, [sp, #40]
  4623d8:	str	w1, [x0, #80]
  4623dc:	ldr	x0, [sp, #40]
  4623e0:	bl	4632b4 <ferror@plt+0x60944>
  4623e4:	str	x0, [sp, #64]
  4623e8:	ldr	x0, [sp, #40]
  4623ec:	ldr	w0, [x0, #80]
  4623f0:	cmp	w0, #0x0
  4623f4:	b.eq	462414 <ferror@plt+0x5faa4>  // b.none
  4623f8:	mov	x3, #0x0                   	// #0
  4623fc:	ldr	x2, [sp, #64]
  462400:	mov	w1, #0x35                  	// #53
  462404:	ldr	x0, [sp, #40]
  462408:	bl	460ea4 <ferror@plt+0x5e534>
  46240c:	str	x0, [sp, #88]
  462410:	b	46242c <ferror@plt+0x5fabc>
  462414:	mov	x3, #0x0                   	// #0
  462418:	ldr	x2, [sp, #64]
  46241c:	mov	w1, #0x34                  	// #52
  462420:	ldr	x0, [sp, #40]
  462424:	bl	460ea4 <ferror@plt+0x5e534>
  462428:	str	x0, [sp, #88]
  46242c:	ldr	x0, [sp, #40]
  462430:	ldr	w1, [sp, #72]
  462434:	str	w1, [x0, #80]
  462438:	ldr	x0, [sp, #88]
  46243c:	b	462558 <ferror@plt+0x5fbe8>
  462440:	str	wzr, [sp, #84]
  462444:	mov	w0, #0x43                  	// #67
  462448:	str	w0, [sp, #80]
  46244c:	ldr	w1, [sp, #80]
  462450:	ldr	w0, [sp, #84]
  462454:	sub	w0, w1, w0
  462458:	lsr	w1, w0, #31
  46245c:	add	w0, w1, w0
  462460:	asr	w0, w0, #1
  462464:	mov	w1, w0
  462468:	ldr	w0, [sp, #84]
  46246c:	add	w0, w0, w1
  462470:	str	w0, [sp, #60]
  462474:	ldrsw	x1, [sp, #60]
  462478:	mov	x0, x1
  46247c:	lsl	x0, x0, #1
  462480:	add	x0, x0, x1
  462484:	lsl	x0, x0, #3
  462488:	mov	x1, x0
  46248c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  462490:	add	x0, x0, #0x8d8
  462494:	add	x0, x1, x0
  462498:	str	x0, [sp, #48]
  46249c:	ldr	x0, [sp, #48]
  4624a0:	ldr	x0, [x0]
  4624a4:	ldrb	w0, [x0]
  4624a8:	ldrb	w1, [sp, #79]
  4624ac:	cmp	w1, w0
  4624b0:	b.ne	4624e0 <ferror@plt+0x5fb70>  // b.any
  4624b4:	ldr	x0, [sp, #48]
  4624b8:	ldr	x0, [x0]
  4624bc:	add	x0, x0, #0x1
  4624c0:	ldrb	w0, [x0]
  4624c4:	ldrb	w1, [sp, #78]
  4624c8:	cmp	w1, w0
  4624cc:	b.ne	4624e0 <ferror@plt+0x5fb70>  // b.any
  4624d0:	ldr	x1, [sp, #48]
  4624d4:	ldr	x0, [sp, #40]
  4624d8:	bl	4610c4 <ferror@plt+0x5e754>
  4624dc:	b	462558 <ferror@plt+0x5fbe8>
  4624e0:	ldr	x0, [sp, #48]
  4624e4:	ldr	x0, [x0]
  4624e8:	ldrb	w0, [x0]
  4624ec:	ldrb	w1, [sp, #79]
  4624f0:	cmp	w1, w0
  4624f4:	b.cc	46252c <ferror@plt+0x5fbbc>  // b.lo, b.ul, b.last
  4624f8:	ldr	x0, [sp, #48]
  4624fc:	ldr	x0, [x0]
  462500:	ldrb	w0, [x0]
  462504:	ldrb	w1, [sp, #79]
  462508:	cmp	w1, w0
  46250c:	b.ne	462538 <ferror@plt+0x5fbc8>  // b.any
  462510:	ldr	x0, [sp, #48]
  462514:	ldr	x0, [x0]
  462518:	add	x0, x0, #0x1
  46251c:	ldrb	w0, [x0]
  462520:	ldrb	w1, [sp, #78]
  462524:	cmp	w1, w0
  462528:	b.cs	462538 <ferror@plt+0x5fbc8>  // b.hs, b.nlast
  46252c:	ldr	w0, [sp, #60]
  462530:	str	w0, [sp, #80]
  462534:	b	462544 <ferror@plt+0x5fbd4>
  462538:	ldr	w0, [sp, #60]
  46253c:	add	w0, w0, #0x1
  462540:	str	w0, [sp, #84]
  462544:	ldr	w1, [sp, #84]
  462548:	ldr	w0, [sp, #80]
  46254c:	cmp	w1, w0
  462550:	b.ne	46244c <ferror@plt+0x5fadc>  // b.any
  462554:	mov	x0, #0x0                   	// #0
  462558:	ldr	x19, [sp, #16]
  46255c:	ldp	x29, x30, [sp], #96
  462560:	ret
  462564:	stp	x29, x30, [sp, #-48]!
  462568:	mov	x29, sp
  46256c:	str	x0, [sp, #24]
  462570:	str	w1, [sp, #20]
  462574:	ldr	x0, [sp, #24]
  462578:	bl	460e28 <ferror@plt+0x5e4b8>
  46257c:	str	x0, [sp, #40]
  462580:	ldr	x0, [sp, #40]
  462584:	cmp	x0, #0x0
  462588:	b.eq	4625a4 <ferror@plt+0x5fc34>  // b.none
  46258c:	ldr	x0, [sp, #40]
  462590:	mov	w1, #0x41                  	// #65
  462594:	str	w1, [x0]
  462598:	ldr	x0, [sp, #40]
  46259c:	ldr	w1, [sp, #20]
  4625a0:	str	w1, [x0, #8]
  4625a4:	ldr	x0, [sp, #40]
  4625a8:	ldp	x29, x30, [sp], #48
  4625ac:	ret
  4625b0:	stp	x29, x30, [sp, #-80]!
  4625b4:	mov	x29, sp
  4625b8:	str	x0, [sp, #24]
  4625bc:	str	xzr, [sp, #72]
  4625c0:	str	xzr, [sp, #64]
  4625c4:	ldr	x0, [sp, #24]
  4625c8:	bl	461ff8 <ferror@plt+0x5f688>
  4625cc:	str	w0, [sp, #60]
  4625d0:	ldr	w0, [sp, #60]
  4625d4:	cmp	w0, #0x1
  4625d8:	b.gt	4625e4 <ferror@plt+0x5fc74>
  4625dc:	mov	x0, #0x0                   	// #0
  4625e0:	b	462860 <ferror@plt+0x5fef0>
  4625e4:	ldr	x0, [sp, #24]
  4625e8:	ldr	x0, [x0, #24]
  4625ec:	ldrb	w0, [x0]
  4625f0:	cmp	w0, #0x0
  4625f4:	b.eq	462618 <ferror@plt+0x5fca8>  // b.none
  4625f8:	ldr	x0, [sp, #24]
  4625fc:	ldr	x0, [x0, #24]
  462600:	add	x2, x0, #0x1
  462604:	ldr	x1, [sp, #24]
  462608:	str	x2, [x1, #24]
  46260c:	ldrb	w0, [x0]
  462610:	cmp	w0, #0x5f
  462614:	b.eq	462620 <ferror@plt+0x5fcb0>  // b.none
  462618:	mov	x0, #0x0                   	// #0
  46261c:	b	462860 <ferror@plt+0x5fef0>
  462620:	ldr	w0, [sp, #60]
  462624:	sub	w0, w0, #0x1
  462628:	str	w0, [sp, #60]
  46262c:	ldr	x0, [sp, #24]
  462630:	ldr	x0, [x0, #24]
  462634:	str	x0, [sp, #40]
  462638:	str	wzr, [sp, #56]
  46263c:	b	462838 <ferror@plt+0x5fec8>
  462640:	ldrsw	x0, [sp, #56]
  462644:	ldr	x1, [sp, #40]
  462648:	add	x0, x1, x0
  46264c:	ldrb	w0, [x0]
  462650:	strb	w0, [sp, #55]
  462654:	ldrb	w0, [sp, #55]
  462658:	cmp	w0, #0x0
  46265c:	b.ne	462668 <ferror@plt+0x5fcf8>  // b.any
  462660:	mov	x0, #0x0                   	// #0
  462664:	b	462860 <ferror@plt+0x5fef0>
  462668:	ldrb	w0, [sp, #55]
  46266c:	cmp	w0, #0x24
  462670:	b.ne	462754 <ferror@plt+0x5fde4>  // b.any
  462674:	ldr	w0, [sp, #56]
  462678:	add	w0, w0, #0x1
  46267c:	str	w0, [sp, #56]
  462680:	ldr	w0, [sp, #56]
  462684:	add	w1, w0, #0x1
  462688:	str	w1, [sp, #56]
  46268c:	sxtw	x0, w0
  462690:	ldr	x1, [sp, #40]
  462694:	add	x0, x1, x0
  462698:	ldrb	w0, [x0]
  46269c:	cmp	w0, #0x5f
  4626a0:	b.eq	4626c8 <ferror@plt+0x5fd58>  // b.none
  4626a4:	cmp	w0, #0x5f
  4626a8:	b.gt	4626e0 <ferror@plt+0x5fd70>
  4626ac:	cmp	w0, #0x24
  4626b0:	b.eq	4626d4 <ferror@plt+0x5fd64>  // b.none
  4626b4:	cmp	w0, #0x53
  4626b8:	b.ne	4626e0 <ferror@plt+0x5fd70>  // b.any
  4626bc:	mov	w0, #0x2f                  	// #47
  4626c0:	strb	w0, [sp, #55]
  4626c4:	b	4626e8 <ferror@plt+0x5fd78>
  4626c8:	mov	w0, #0x2e                  	// #46
  4626cc:	strb	w0, [sp, #55]
  4626d0:	b	4626e8 <ferror@plt+0x5fd78>
  4626d4:	mov	w0, #0x24                  	// #36
  4626d8:	strb	w0, [sp, #55]
  4626dc:	b	4626e8 <ferror@plt+0x5fd78>
  4626e0:	mov	x0, #0x0                   	// #0
  4626e4:	b	462860 <ferror@plt+0x5fef0>
  4626e8:	ldrb	w0, [sp, #55]
  4626ec:	mov	w1, w0
  4626f0:	ldr	x0, [sp, #24]
  4626f4:	bl	462564 <ferror@plt+0x5fbf4>
  4626f8:	str	x0, [sp, #64]
  4626fc:	ldr	x0, [sp, #24]
  462700:	ldr	x1, [x0, #24]
  462704:	ldrsw	x0, [sp, #56]
  462708:	add	x1, x1, x0
  46270c:	ldr	x0, [sp, #24]
  462710:	str	x1, [x0, #24]
  462714:	ldr	x0, [sp, #24]
  462718:	ldr	x0, [x0, #24]
  46271c:	str	x0, [sp, #40]
  462720:	ldr	w1, [sp, #60]
  462724:	ldr	w0, [sp, #56]
  462728:	sub	w0, w1, w0
  46272c:	str	w0, [sp, #60]
  462730:	str	wzr, [sp, #56]
  462734:	ldr	x0, [sp, #64]
  462738:	cmp	x0, #0x0
  46273c:	b.ne	4627f4 <ferror@plt+0x5fe84>  // b.any
  462740:	mov	x0, #0x0                   	// #0
  462744:	b	462860 <ferror@plt+0x5fef0>
  462748:	ldr	w0, [sp, #56]
  46274c:	add	w0, w0, #0x1
  462750:	str	w0, [sp, #56]
  462754:	ldr	w1, [sp, #56]
  462758:	ldr	w0, [sp, #60]
  46275c:	cmp	w1, w0
  462760:	b.ge	462794 <ferror@plt+0x5fe24>  // b.tcont
  462764:	ldrsw	x0, [sp, #56]
  462768:	ldr	x1, [sp, #40]
  46276c:	add	x0, x1, x0
  462770:	ldrb	w0, [x0]
  462774:	cmp	w0, #0x0
  462778:	b.eq	462794 <ferror@plt+0x5fe24>  // b.none
  46277c:	ldrsw	x0, [sp, #56]
  462780:	ldr	x1, [sp, #40]
  462784:	add	x0, x1, x0
  462788:	ldrb	w0, [x0]
  46278c:	cmp	w0, #0x24
  462790:	b.ne	462748 <ferror@plt+0x5fdd8>  // b.any
  462794:	ldr	w2, [sp, #56]
  462798:	ldr	x1, [sp, #40]
  46279c:	ldr	x0, [sp, #24]
  4627a0:	bl	461018 <ferror@plt+0x5e6a8>
  4627a4:	str	x0, [sp, #64]
  4627a8:	ldr	x0, [sp, #24]
  4627ac:	ldr	x1, [x0, #24]
  4627b0:	ldrsw	x0, [sp, #56]
  4627b4:	add	x1, x1, x0
  4627b8:	ldr	x0, [sp, #24]
  4627bc:	str	x1, [x0, #24]
  4627c0:	ldr	x0, [sp, #24]
  4627c4:	ldr	x0, [x0, #24]
  4627c8:	str	x0, [sp, #40]
  4627cc:	ldr	w1, [sp, #60]
  4627d0:	ldr	w0, [sp, #56]
  4627d4:	sub	w0, w1, w0
  4627d8:	str	w0, [sp, #60]
  4627dc:	str	wzr, [sp, #56]
  4627e0:	ldr	x0, [sp, #64]
  4627e4:	cmp	x0, #0x0
  4627e8:	b.ne	4627f4 <ferror@plt+0x5fe84>  // b.any
  4627ec:	mov	x0, #0x0                   	// #0
  4627f0:	b	462860 <ferror@plt+0x5fef0>
  4627f4:	ldr	x0, [sp, #72]
  4627f8:	cmp	x0, #0x0
  4627fc:	b.ne	46280c <ferror@plt+0x5fe9c>  // b.any
  462800:	ldr	x0, [sp, #64]
  462804:	str	x0, [sp, #72]
  462808:	b	462838 <ferror@plt+0x5fec8>
  46280c:	ldr	x3, [sp, #64]
  462810:	ldr	x2, [sp, #72]
  462814:	mov	w1, #0x40                  	// #64
  462818:	ldr	x0, [sp, #24]
  46281c:	bl	460ea4 <ferror@plt+0x5e534>
  462820:	str	x0, [sp, #72]
  462824:	ldr	x0, [sp, #72]
  462828:	cmp	x0, #0x0
  46282c:	b.ne	462838 <ferror@plt+0x5fec8>  // b.any
  462830:	mov	x0, #0x0                   	// #0
  462834:	b	462860 <ferror@plt+0x5fef0>
  462838:	ldr	w0, [sp, #60]
  46283c:	cmp	w0, #0x0
  462840:	b.gt	462640 <ferror@plt+0x5fcd0>
  462844:	mov	x3, #0x0                   	// #0
  462848:	ldr	x2, [sp, #72]
  46284c:	mov	w1, #0x3f                  	// #63
  462850:	ldr	x0, [sp, #24]
  462854:	bl	460ea4 <ferror@plt+0x5e534>
  462858:	str	x0, [sp, #72]
  46285c:	ldr	x0, [sp, #72]
  462860:	ldp	x29, x30, [sp], #80
  462864:	ret
  462868:	stp	x29, x30, [sp, #-64]!
  46286c:	mov	x29, sp
  462870:	str	x0, [sp, #24]
  462874:	ldr	x0, [sp, #24]
  462878:	ldr	w0, [x0, #72]
  46287c:	add	w1, w0, #0x14
  462880:	ldr	x0, [sp, #24]
  462884:	str	w1, [x0, #72]
  462888:	ldr	x0, [sp, #24]
  46288c:	ldr	x0, [x0, #24]
  462890:	ldrb	w0, [x0]
  462894:	cmp	w0, #0x54
  462898:	b.ne	4628b8 <ferror@plt+0x5ff48>  // b.any
  46289c:	ldr	x0, [sp, #24]
  4628a0:	ldr	x0, [x0, #24]
  4628a4:	add	x1, x0, #0x1
  4628a8:	ldr	x0, [sp, #24]
  4628ac:	str	x1, [x0, #24]
  4628b0:	mov	w0, #0x1                   	// #1
  4628b4:	b	4628bc <ferror@plt+0x5ff4c>
  4628b8:	mov	w0, #0x0                   	// #0
  4628bc:	cmp	w0, #0x0
  4628c0:	b.eq	462c90 <ferror@plt+0x60320>  // b.none
  4628c4:	ldr	x0, [sp, #24]
  4628c8:	ldr	x0, [x0, #24]
  4628cc:	ldrb	w0, [x0]
  4628d0:	cmp	w0, #0x0
  4628d4:	b.eq	4628f4 <ferror@plt+0x5ff84>  // b.none
  4628d8:	ldr	x0, [sp, #24]
  4628dc:	ldr	x0, [x0, #24]
  4628e0:	add	x2, x0, #0x1
  4628e4:	ldr	x1, [sp, #24]
  4628e8:	str	x2, [x1, #24]
  4628ec:	ldrb	w0, [x0]
  4628f0:	b	4628f8 <ferror@plt+0x5ff88>
  4628f4:	mov	w0, #0x0                   	// #0
  4628f8:	cmp	w0, #0x76
  4628fc:	b.eq	462aa4 <ferror@plt+0x60134>  // b.none
  462900:	cmp	w0, #0x76
  462904:	b.gt	462c88 <ferror@plt+0x60318>
  462908:	cmp	w0, #0x68
  46290c:	b.eq	462a64 <ferror@plt+0x600f4>  // b.none
  462910:	cmp	w0, #0x68
  462914:	b.gt	462c88 <ferror@plt+0x60318>
  462918:	cmp	w0, #0x63
  46291c:	b.eq	462ae4 <ferror@plt+0x60174>  // b.none
  462920:	cmp	w0, #0x63
  462924:	b.gt	462c88 <ferror@plt+0x60318>
  462928:	cmp	w0, #0x57
  46292c:	b.eq	462c48 <ferror@plt+0x602d8>  // b.none
  462930:	cmp	w0, #0x57
  462934:	b.gt	462c88 <ferror@plt+0x60318>
  462938:	cmp	w0, #0x56
  46293c:	b.eq	4629bc <ferror@plt+0x6004c>  // b.none
  462940:	cmp	w0, #0x56
  462944:	b.gt	462c88 <ferror@plt+0x60318>
  462948:	cmp	w0, #0x54
  46294c:	b.eq	4629f0 <ferror@plt+0x60080>  // b.none
  462950:	cmp	w0, #0x54
  462954:	b.gt	462c88 <ferror@plt+0x60318>
  462958:	cmp	w0, #0x53
  46295c:	b.eq	462a44 <ferror@plt+0x600d4>  // b.none
  462960:	cmp	w0, #0x53
  462964:	b.gt	462c88 <ferror@plt+0x60318>
  462968:	cmp	w0, #0x4a
  46296c:	b.eq	462c08 <ferror@plt+0x60298>  // b.none
  462970:	cmp	w0, #0x4a
  462974:	b.gt	462c88 <ferror@plt+0x60318>
  462978:	cmp	w0, #0x49
  46297c:	b.eq	462a24 <ferror@plt+0x600b4>  // b.none
  462980:	cmp	w0, #0x49
  462984:	b.gt	462c88 <ferror@plt+0x60318>
  462988:	cmp	w0, #0x48
  46298c:	b.eq	462c28 <ferror@plt+0x602b8>  // b.none
  462990:	cmp	w0, #0x48
  462994:	b.gt	462c88 <ferror@plt+0x60318>
  462998:	cmp	w0, #0x46
  46299c:	b.eq	462be8 <ferror@plt+0x60278>  // b.none
  4629a0:	cmp	w0, #0x46
  4629a4:	b.gt	462c88 <ferror@plt+0x60318>
  4629a8:	cmp	w0, #0x41
  4629ac:	b.eq	462c68 <ferror@plt+0x602f8>  // b.none
  4629b0:	cmp	w0, #0x43
  4629b4:	b.eq	462b40 <ferror@plt+0x601d0>  // b.none
  4629b8:	b	462c88 <ferror@plt+0x60318>
  4629bc:	ldr	x0, [sp, #24]
  4629c0:	ldr	w0, [x0, #72]
  4629c4:	sub	w1, w0, #0x5
  4629c8:	ldr	x0, [sp, #24]
  4629cc:	str	w1, [x0, #72]
  4629d0:	ldr	x0, [sp, #24]
  4629d4:	bl	4632b4 <ferror@plt+0x60944>
  4629d8:	mov	x3, #0x0                   	// #0
  4629dc:	mov	x2, x0
  4629e0:	mov	w1, #0x9                   	// #9
  4629e4:	ldr	x0, [sp, #24]
  4629e8:	bl	460ea4 <ferror@plt+0x5e534>
  4629ec:	b	462e50 <ferror@plt+0x604e0>
  4629f0:	ldr	x0, [sp, #24]
  4629f4:	ldr	w0, [x0, #72]
  4629f8:	sub	w1, w0, #0xa
  4629fc:	ldr	x0, [sp, #24]
  462a00:	str	w1, [x0, #72]
  462a04:	ldr	x0, [sp, #24]
  462a08:	bl	4632b4 <ferror@plt+0x60944>
  462a0c:	mov	x3, #0x0                   	// #0
  462a10:	mov	x2, x0
  462a14:	mov	w1, #0xa                   	// #10
  462a18:	ldr	x0, [sp, #24]
  462a1c:	bl	460ea4 <ferror@plt+0x5e534>
  462a20:	b	462e50 <ferror@plt+0x604e0>
  462a24:	ldr	x0, [sp, #24]
  462a28:	bl	4632b4 <ferror@plt+0x60944>
  462a2c:	mov	x3, #0x0                   	// #0
  462a30:	mov	x2, x0
  462a34:	mov	w1, #0xc                   	// #12
  462a38:	ldr	x0, [sp, #24]
  462a3c:	bl	460ea4 <ferror@plt+0x5e534>
  462a40:	b	462e50 <ferror@plt+0x604e0>
  462a44:	ldr	x0, [sp, #24]
  462a48:	bl	4632b4 <ferror@plt+0x60944>
  462a4c:	mov	x3, #0x0                   	// #0
  462a50:	mov	x2, x0
  462a54:	mov	w1, #0xd                   	// #13
  462a58:	ldr	x0, [sp, #24]
  462a5c:	bl	460ea4 <ferror@plt+0x5e534>
  462a60:	b	462e50 <ferror@plt+0x604e0>
  462a64:	mov	w1, #0x68                  	// #104
  462a68:	ldr	x0, [sp, #24]
  462a6c:	bl	462e58 <ferror@plt+0x604e8>
  462a70:	cmp	w0, #0x0
  462a74:	b.ne	462a80 <ferror@plt+0x60110>  // b.any
  462a78:	mov	x0, #0x0                   	// #0
  462a7c:	b	462e50 <ferror@plt+0x604e0>
  462a80:	mov	w1, #0x0                   	// #0
  462a84:	ldr	x0, [sp, #24]
  462a88:	bl	461600 <ferror@plt+0x5ec90>
  462a8c:	mov	x3, #0x0                   	// #0
  462a90:	mov	x2, x0
  462a94:	mov	w1, #0xf                   	// #15
  462a98:	ldr	x0, [sp, #24]
  462a9c:	bl	460ea4 <ferror@plt+0x5e534>
  462aa0:	b	462e50 <ferror@plt+0x604e0>
  462aa4:	mov	w1, #0x76                  	// #118
  462aa8:	ldr	x0, [sp, #24]
  462aac:	bl	462e58 <ferror@plt+0x604e8>
  462ab0:	cmp	w0, #0x0
  462ab4:	b.ne	462ac0 <ferror@plt+0x60150>  // b.any
  462ab8:	mov	x0, #0x0                   	// #0
  462abc:	b	462e50 <ferror@plt+0x604e0>
  462ac0:	mov	w1, #0x0                   	// #0
  462ac4:	ldr	x0, [sp, #24]
  462ac8:	bl	461600 <ferror@plt+0x5ec90>
  462acc:	mov	x3, #0x0                   	// #0
  462ad0:	mov	x2, x0
  462ad4:	mov	w1, #0x10                  	// #16
  462ad8:	ldr	x0, [sp, #24]
  462adc:	bl	460ea4 <ferror@plt+0x5e534>
  462ae0:	b	462e50 <ferror@plt+0x604e0>
  462ae4:	mov	w1, #0x0                   	// #0
  462ae8:	ldr	x0, [sp, #24]
  462aec:	bl	462e58 <ferror@plt+0x604e8>
  462af0:	cmp	w0, #0x0
  462af4:	b.ne	462b00 <ferror@plt+0x60190>  // b.any
  462af8:	mov	x0, #0x0                   	// #0
  462afc:	b	462e50 <ferror@plt+0x604e0>
  462b00:	mov	w1, #0x0                   	// #0
  462b04:	ldr	x0, [sp, #24]
  462b08:	bl	462e58 <ferror@plt+0x604e8>
  462b0c:	cmp	w0, #0x0
  462b10:	b.ne	462b1c <ferror@plt+0x601ac>  // b.any
  462b14:	mov	x0, #0x0                   	// #0
  462b18:	b	462e50 <ferror@plt+0x604e0>
  462b1c:	mov	w1, #0x0                   	// #0
  462b20:	ldr	x0, [sp, #24]
  462b24:	bl	461600 <ferror@plt+0x5ec90>
  462b28:	mov	x3, #0x0                   	// #0
  462b2c:	mov	x2, x0
  462b30:	mov	w1, #0x11                  	// #17
  462b34:	ldr	x0, [sp, #24]
  462b38:	bl	460ea4 <ferror@plt+0x5e534>
  462b3c:	b	462e50 <ferror@plt+0x604e0>
  462b40:	ldr	x0, [sp, #24]
  462b44:	bl	4632b4 <ferror@plt+0x60944>
  462b48:	str	x0, [sp, #48]
  462b4c:	ldr	x0, [sp, #24]
  462b50:	bl	461ff8 <ferror@plt+0x5f688>
  462b54:	str	w0, [sp, #44]
  462b58:	ldr	w0, [sp, #44]
  462b5c:	cmp	w0, #0x0
  462b60:	b.ge	462b6c <ferror@plt+0x601fc>  // b.tcont
  462b64:	mov	x0, #0x0                   	// #0
  462b68:	b	462e50 <ferror@plt+0x604e0>
  462b6c:	ldr	x0, [sp, #24]
  462b70:	ldr	x0, [x0, #24]
  462b74:	ldrb	w0, [x0]
  462b78:	cmp	w0, #0x5f
  462b7c:	b.ne	462b9c <ferror@plt+0x6022c>  // b.any
  462b80:	ldr	x0, [sp, #24]
  462b84:	ldr	x0, [x0, #24]
  462b88:	add	x1, x0, #0x1
  462b8c:	ldr	x0, [sp, #24]
  462b90:	str	x1, [x0, #24]
  462b94:	mov	w0, #0x0                   	// #0
  462b98:	b	462ba0 <ferror@plt+0x60230>
  462b9c:	mov	w0, #0x1                   	// #1
  462ba0:	cmp	w0, #0x0
  462ba4:	b.eq	462bb0 <ferror@plt+0x60240>  // b.none
  462ba8:	mov	x0, #0x0                   	// #0
  462bac:	b	462e50 <ferror@plt+0x604e0>
  462bb0:	ldr	x0, [sp, #24]
  462bb4:	bl	4632b4 <ferror@plt+0x60944>
  462bb8:	str	x0, [sp, #32]
  462bbc:	ldr	x0, [sp, #24]
  462bc0:	ldr	w0, [x0, #72]
  462bc4:	add	w1, w0, #0x5
  462bc8:	ldr	x0, [sp, #24]
  462bcc:	str	w1, [x0, #72]
  462bd0:	ldr	x3, [sp, #48]
  462bd4:	ldr	x2, [sp, #32]
  462bd8:	mov	w1, #0xb                   	// #11
  462bdc:	ldr	x0, [sp, #24]
  462be0:	bl	460ea4 <ferror@plt+0x5e534>
  462be4:	b	462e50 <ferror@plt+0x604e0>
  462be8:	ldr	x0, [sp, #24]
  462bec:	bl	4632b4 <ferror@plt+0x60944>
  462bf0:	mov	x3, #0x0                   	// #0
  462bf4:	mov	x2, x0
  462bf8:	mov	w1, #0xe                   	// #14
  462bfc:	ldr	x0, [sp, #24]
  462c00:	bl	460ea4 <ferror@plt+0x5e534>
  462c04:	b	462e50 <ferror@plt+0x604e0>
  462c08:	ldr	x0, [sp, #24]
  462c0c:	bl	4632b4 <ferror@plt+0x60944>
  462c10:	mov	x3, #0x0                   	// #0
  462c14:	mov	x2, x0
  462c18:	mov	w1, #0x12                  	// #18
  462c1c:	ldr	x0, [sp, #24]
  462c20:	bl	460ea4 <ferror@plt+0x5e534>
  462c24:	b	462e50 <ferror@plt+0x604e0>
  462c28:	ldr	x0, [sp, #24]
  462c2c:	bl	461820 <ferror@plt+0x5eeb0>
  462c30:	mov	x3, #0x0                   	// #0
  462c34:	mov	x2, x0
  462c38:	mov	w1, #0x14                  	// #20
  462c3c:	ldr	x0, [sp, #24]
  462c40:	bl	460ea4 <ferror@plt+0x5e534>
  462c44:	b	462e50 <ferror@plt+0x604e0>
  462c48:	ldr	x0, [sp, #24]
  462c4c:	bl	461820 <ferror@plt+0x5eeb0>
  462c50:	mov	x3, #0x0                   	// #0
  462c54:	mov	x2, x0
  462c58:	mov	w1, #0x15                  	// #21
  462c5c:	ldr	x0, [sp, #24]
  462c60:	bl	460ea4 <ferror@plt+0x5e534>
  462c64:	b	462e50 <ferror@plt+0x604e0>
  462c68:	ldr	x0, [sp, #24]
  462c6c:	bl	464b78 <ferror@plt+0x62208>
  462c70:	mov	x3, #0x0                   	// #0
  462c74:	mov	x2, x0
  462c78:	mov	w1, #0x30                  	// #48
  462c7c:	ldr	x0, [sp, #24]
  462c80:	bl	460ea4 <ferror@plt+0x5e534>
  462c84:	b	462e50 <ferror@plt+0x604e0>
  462c88:	mov	x0, #0x0                   	// #0
  462c8c:	b	462e50 <ferror@plt+0x604e0>
  462c90:	ldr	x0, [sp, #24]
  462c94:	ldr	x0, [x0, #24]
  462c98:	ldrb	w0, [x0]
  462c9c:	cmp	w0, #0x47
  462ca0:	b.ne	462cc0 <ferror@plt+0x60350>  // b.any
  462ca4:	ldr	x0, [sp, #24]
  462ca8:	ldr	x0, [x0, #24]
  462cac:	add	x1, x0, #0x1
  462cb0:	ldr	x0, [sp, #24]
  462cb4:	str	x1, [x0, #24]
  462cb8:	mov	w0, #0x1                   	// #1
  462cbc:	b	462cc4 <ferror@plt+0x60354>
  462cc0:	mov	w0, #0x0                   	// #0
  462cc4:	cmp	w0, #0x0
  462cc8:	b.eq	462e4c <ferror@plt+0x604dc>  // b.none
  462ccc:	ldr	x0, [sp, #24]
  462cd0:	ldr	x0, [x0, #24]
  462cd4:	ldrb	w0, [x0]
  462cd8:	cmp	w0, #0x0
  462cdc:	b.eq	462cfc <ferror@plt+0x6038c>  // b.none
  462ce0:	ldr	x0, [sp, #24]
  462ce4:	ldr	x0, [x0, #24]
  462ce8:	add	x2, x0, #0x1
  462cec:	ldr	x1, [sp, #24]
  462cf0:	str	x2, [x1, #24]
  462cf4:	ldrb	w0, [x0]
  462cf8:	b	462d00 <ferror@plt+0x60390>
  462cfc:	mov	w0, #0x0                   	// #0
  462d00:	cmp	w0, #0x72
  462d04:	b.eq	462e38 <ferror@plt+0x604c8>  // b.none
  462d08:	cmp	w0, #0x72
  462d0c:	b.gt	462e44 <ferror@plt+0x604d4>
  462d10:	cmp	w0, #0x56
  462d14:	b.eq	462d44 <ferror@plt+0x603d4>  // b.none
  462d18:	cmp	w0, #0x56
  462d1c:	b.gt	462e44 <ferror@plt+0x604d4>
  462d20:	cmp	w0, #0x54
  462d24:	b.eq	462db4 <ferror@plt+0x60444>  // b.none
  462d28:	cmp	w0, #0x54
  462d2c:	b.gt	462e44 <ferror@plt+0x604d4>
  462d30:	cmp	w0, #0x41
  462d34:	b.eq	462d90 <ferror@plt+0x60420>  // b.none
  462d38:	cmp	w0, #0x52
  462d3c:	b.eq	462d64 <ferror@plt+0x603f4>  // b.none
  462d40:	b	462e44 <ferror@plt+0x604d4>
  462d44:	ldr	x0, [sp, #24]
  462d48:	bl	461820 <ferror@plt+0x5eeb0>
  462d4c:	mov	x3, #0x0                   	// #0
  462d50:	mov	x2, x0
  462d54:	mov	w1, #0x13                  	// #19
  462d58:	ldr	x0, [sp, #24]
  462d5c:	bl	460ea4 <ferror@plt+0x5e534>
  462d60:	b	462e50 <ferror@plt+0x604e0>
  462d64:	ldr	x0, [sp, #24]
  462d68:	bl	461820 <ferror@plt+0x5eeb0>
  462d6c:	str	x0, [sp, #56]
  462d70:	ldr	x0, [sp, #24]
  462d74:	bl	462120 <ferror@plt+0x5f7b0>
  462d78:	mov	x3, x0
  462d7c:	ldr	x2, [sp, #56]
  462d80:	mov	w1, #0x16                  	// #22
  462d84:	ldr	x0, [sp, #24]
  462d88:	bl	460ea4 <ferror@plt+0x5e534>
  462d8c:	b	462e50 <ferror@plt+0x604e0>
  462d90:	mov	w1, #0x0                   	// #0
  462d94:	ldr	x0, [sp, #24]
  462d98:	bl	461600 <ferror@plt+0x5ec90>
  462d9c:	mov	x3, #0x0                   	// #0
  462da0:	mov	x2, x0
  462da4:	mov	w1, #0x17                  	// #23
  462da8:	ldr	x0, [sp, #24]
  462dac:	bl	460ea4 <ferror@plt+0x5e534>
  462db0:	b	462e50 <ferror@plt+0x604e0>
  462db4:	ldr	x0, [sp, #24]
  462db8:	ldr	x0, [x0, #24]
  462dbc:	ldrb	w0, [x0]
  462dc0:	cmp	w0, #0x0
  462dc4:	b.eq	462de4 <ferror@plt+0x60474>  // b.none
  462dc8:	ldr	x0, [sp, #24]
  462dcc:	ldr	x0, [x0, #24]
  462dd0:	add	x2, x0, #0x1
  462dd4:	ldr	x1, [sp, #24]
  462dd8:	str	x2, [x1, #24]
  462ddc:	ldrb	w0, [x0]
  462de0:	b	462de8 <ferror@plt+0x60478>
  462de4:	mov	w0, #0x0                   	// #0
  462de8:	cmp	w0, #0x6e
  462dec:	b.ne	462e14 <ferror@plt+0x604a4>  // b.any
  462df0:	mov	w1, #0x0                   	// #0
  462df4:	ldr	x0, [sp, #24]
  462df8:	bl	461600 <ferror@plt+0x5ec90>
  462dfc:	mov	x3, #0x0                   	// #0
  462e00:	mov	x2, x0
  462e04:	mov	w1, #0x4a                  	// #74
  462e08:	ldr	x0, [sp, #24]
  462e0c:	bl	460ea4 <ferror@plt+0x5e534>
  462e10:	b	462e50 <ferror@plt+0x604e0>
  462e14:	mov	w1, #0x0                   	// #0
  462e18:	ldr	x0, [sp, #24]
  462e1c:	bl	461600 <ferror@plt+0x5ec90>
  462e20:	mov	x3, #0x0                   	// #0
  462e24:	mov	x2, x0
  462e28:	mov	w1, #0x49                  	// #73
  462e2c:	ldr	x0, [sp, #24]
  462e30:	bl	460ea4 <ferror@plt+0x5e534>
  462e34:	b	462e50 <ferror@plt+0x604e0>
  462e38:	ldr	x0, [sp, #24]
  462e3c:	bl	4625b0 <ferror@plt+0x5fc40>
  462e40:	b	462e50 <ferror@plt+0x604e0>
  462e44:	mov	x0, #0x0                   	// #0
  462e48:	b	462e50 <ferror@plt+0x604e0>
  462e4c:	mov	x0, #0x0                   	// #0
  462e50:	ldp	x29, x30, [sp], #64
  462e54:	ret
  462e58:	stp	x29, x30, [sp, #-32]!
  462e5c:	mov	x29, sp
  462e60:	str	x0, [sp, #24]
  462e64:	str	w1, [sp, #20]
  462e68:	ldr	w0, [sp, #20]
  462e6c:	cmp	w0, #0x0
  462e70:	b.ne	462eac <ferror@plt+0x6053c>  // b.any
  462e74:	ldr	x0, [sp, #24]
  462e78:	ldr	x0, [x0, #24]
  462e7c:	ldrb	w0, [x0]
  462e80:	cmp	w0, #0x0
  462e84:	b.eq	462ea4 <ferror@plt+0x60534>  // b.none
  462e88:	ldr	x0, [sp, #24]
  462e8c:	ldr	x0, [x0, #24]
  462e90:	add	x2, x0, #0x1
  462e94:	ldr	x1, [sp, #24]
  462e98:	str	x2, [x1, #24]
  462e9c:	ldrb	w0, [x0]
  462ea0:	b	462ea8 <ferror@plt+0x60538>
  462ea4:	mov	w0, #0x0                   	// #0
  462ea8:	str	w0, [sp, #20]
  462eac:	ldr	w0, [sp, #20]
  462eb0:	cmp	w0, #0x68
  462eb4:	b.ne	462ec4 <ferror@plt+0x60554>  // b.any
  462eb8:	ldr	x0, [sp, #24]
  462ebc:	bl	461ff8 <ferror@plt+0x5f688>
  462ec0:	b	462f30 <ferror@plt+0x605c0>
  462ec4:	ldr	w0, [sp, #20]
  462ec8:	cmp	w0, #0x76
  462ecc:	b.ne	462f28 <ferror@plt+0x605b8>  // b.any
  462ed0:	ldr	x0, [sp, #24]
  462ed4:	bl	461ff8 <ferror@plt+0x5f688>
  462ed8:	ldr	x0, [sp, #24]
  462edc:	ldr	x0, [x0, #24]
  462ee0:	ldrb	w0, [x0]
  462ee4:	cmp	w0, #0x5f
  462ee8:	b.ne	462f08 <ferror@plt+0x60598>  // b.any
  462eec:	ldr	x0, [sp, #24]
  462ef0:	ldr	x0, [x0, #24]
  462ef4:	add	x1, x0, #0x1
  462ef8:	ldr	x0, [sp, #24]
  462efc:	str	x1, [x0, #24]
  462f00:	mov	w0, #0x0                   	// #0
  462f04:	b	462f0c <ferror@plt+0x6059c>
  462f08:	mov	w0, #0x1                   	// #1
  462f0c:	cmp	w0, #0x0
  462f10:	b.eq	462f1c <ferror@plt+0x605ac>  // b.none
  462f14:	mov	w0, #0x0                   	// #0
  462f18:	b	462f78 <ferror@plt+0x60608>
  462f1c:	ldr	x0, [sp, #24]
  462f20:	bl	461ff8 <ferror@plt+0x5f688>
  462f24:	b	462f30 <ferror@plt+0x605c0>
  462f28:	mov	w0, #0x0                   	// #0
  462f2c:	b	462f78 <ferror@plt+0x60608>
  462f30:	ldr	x0, [sp, #24]
  462f34:	ldr	x0, [x0, #24]
  462f38:	ldrb	w0, [x0]
  462f3c:	cmp	w0, #0x5f
  462f40:	b.ne	462f60 <ferror@plt+0x605f0>  // b.any
  462f44:	ldr	x0, [sp, #24]
  462f48:	ldr	x0, [x0, #24]
  462f4c:	add	x1, x0, #0x1
  462f50:	ldr	x0, [sp, #24]
  462f54:	str	x1, [x0, #24]
  462f58:	mov	w0, #0x0                   	// #0
  462f5c:	b	462f64 <ferror@plt+0x605f4>
  462f60:	mov	w0, #0x1                   	// #1
  462f64:	cmp	w0, #0x0
  462f68:	b.eq	462f74 <ferror@plt+0x60604>  // b.none
  462f6c:	mov	w0, #0x0                   	// #0
  462f70:	b	462f78 <ferror@plt+0x60608>
  462f74:	mov	w0, #0x1                   	// #1
  462f78:	ldp	x29, x30, [sp], #32
  462f7c:	ret
  462f80:	stp	x29, x30, [sp, #-48]!
  462f84:	mov	x29, sp
  462f88:	str	x0, [sp, #24]
  462f8c:	ldr	x0, [sp, #24]
  462f90:	ldr	x0, [x0, #64]
  462f94:	cmp	x0, #0x0
  462f98:	b.eq	463008 <ferror@plt+0x60698>  // b.none
  462f9c:	ldr	x0, [sp, #24]
  462fa0:	ldr	x0, [x0, #64]
  462fa4:	ldr	w0, [x0]
  462fa8:	cmp	w0, #0x0
  462fac:	b.ne	462fd4 <ferror@plt+0x60664>  // b.any
  462fb0:	ldr	x0, [sp, #24]
  462fb4:	ldr	w1, [x0, #72]
  462fb8:	ldr	x0, [sp, #24]
  462fbc:	ldr	x0, [x0, #64]
  462fc0:	ldr	w0, [x0, #16]
  462fc4:	add	w1, w1, w0
  462fc8:	ldr	x0, [sp, #24]
  462fcc:	str	w1, [x0, #72]
  462fd0:	b	463008 <ferror@plt+0x60698>
  462fd4:	ldr	x0, [sp, #24]
  462fd8:	ldr	x0, [x0, #64]
  462fdc:	ldr	w0, [x0]
  462fe0:	cmp	w0, #0x18
  462fe4:	b.ne	463008 <ferror@plt+0x60698>  // b.any
  462fe8:	ldr	x0, [sp, #24]
  462fec:	ldr	w1, [x0, #72]
  462ff0:	ldr	x0, [sp, #24]
  462ff4:	ldr	x0, [x0, #64]
  462ff8:	ldr	w0, [x0, #16]
  462ffc:	add	w1, w1, w0
  463000:	ldr	x0, [sp, #24]
  463004:	str	w1, [x0, #72]
  463008:	ldr	x0, [sp, #24]
  46300c:	ldr	x0, [x0, #24]
  463010:	ldrb	w0, [x0]
  463014:	cmp	w0, #0x43
  463018:	b.eq	463028 <ferror@plt+0x606b8>  // b.none
  46301c:	cmp	w0, #0x44
  463020:	b.eq	46313c <ferror@plt+0x607cc>  // b.none
  463024:	b	463204 <ferror@plt+0x60894>
  463028:	str	wzr, [sp, #40]
  46302c:	ldr	x0, [sp, #24]
  463030:	ldr	x0, [x0, #24]
  463034:	add	x0, x0, #0x1
  463038:	ldrb	w0, [x0]
  46303c:	cmp	w0, #0x49
  463040:	b.ne	463060 <ferror@plt+0x606f0>  // b.any
  463044:	mov	w0, #0x1                   	// #1
  463048:	str	w0, [sp, #40]
  46304c:	ldr	x0, [sp, #24]
  463050:	ldr	x0, [x0, #24]
  463054:	add	x1, x0, #0x1
  463058:	ldr	x0, [sp, #24]
  46305c:	str	x1, [x0, #24]
  463060:	ldr	x0, [sp, #24]
  463064:	ldr	x0, [x0, #24]
  463068:	add	x0, x0, #0x1
  46306c:	ldrb	w0, [x0]
  463070:	cmp	w0, #0x35
  463074:	b.eq	4630e4 <ferror@plt+0x60774>  // b.none
  463078:	cmp	w0, #0x35
  46307c:	b.gt	4630f0 <ferror@plt+0x60780>
  463080:	cmp	w0, #0x34
  463084:	b.eq	4630d8 <ferror@plt+0x60768>  // b.none
  463088:	cmp	w0, #0x34
  46308c:	b.gt	4630f0 <ferror@plt+0x60780>
  463090:	cmp	w0, #0x33
  463094:	b.eq	4630cc <ferror@plt+0x6075c>  // b.none
  463098:	cmp	w0, #0x33
  46309c:	b.gt	4630f0 <ferror@plt+0x60780>
  4630a0:	cmp	w0, #0x31
  4630a4:	b.eq	4630b4 <ferror@plt+0x60744>  // b.none
  4630a8:	cmp	w0, #0x32
  4630ac:	b.eq	4630c0 <ferror@plt+0x60750>  // b.none
  4630b0:	b	4630f0 <ferror@plt+0x60780>
  4630b4:	mov	w0, #0x1                   	// #1
  4630b8:	str	w0, [sp, #44]
  4630bc:	b	4630f8 <ferror@plt+0x60788>
  4630c0:	mov	w0, #0x2                   	// #2
  4630c4:	str	w0, [sp, #44]
  4630c8:	b	4630f8 <ferror@plt+0x60788>
  4630cc:	mov	w0, #0x3                   	// #3
  4630d0:	str	w0, [sp, #44]
  4630d4:	b	4630f8 <ferror@plt+0x60788>
  4630d8:	mov	w0, #0x4                   	// #4
  4630dc:	str	w0, [sp, #44]
  4630e0:	b	4630f8 <ferror@plt+0x60788>
  4630e4:	mov	w0, #0x5                   	// #5
  4630e8:	str	w0, [sp, #44]
  4630ec:	b	4630f8 <ferror@plt+0x60788>
  4630f0:	mov	x0, #0x0                   	// #0
  4630f4:	b	463208 <ferror@plt+0x60898>
  4630f8:	ldr	x0, [sp, #24]
  4630fc:	ldr	x0, [x0, #24]
  463100:	add	x1, x0, #0x2
  463104:	ldr	x0, [sp, #24]
  463108:	str	x1, [x0, #24]
  46310c:	ldr	w0, [sp, #40]
  463110:	cmp	w0, #0x0
  463114:	b.eq	463120 <ferror@plt+0x607b0>  // b.none
  463118:	ldr	x0, [sp, #24]
  46311c:	bl	4632b4 <ferror@plt+0x60944>
  463120:	ldr	x0, [sp, #24]
  463124:	ldr	x0, [x0, #64]
  463128:	mov	x2, x0
  46312c:	ldr	w1, [sp, #44]
  463130:	ldr	x0, [sp, #24]
  463134:	bl	4611b8 <ferror@plt+0x5e848>
  463138:	b	463208 <ferror@plt+0x60898>
  46313c:	ldr	x0, [sp, #24]
  463140:	ldr	x0, [x0, #24]
  463144:	add	x0, x0, #0x1
  463148:	ldrb	w0, [x0]
  46314c:	cmp	w0, #0x35
  463150:	b.eq	4631c0 <ferror@plt+0x60850>  // b.none
  463154:	cmp	w0, #0x35
  463158:	b.gt	4631cc <ferror@plt+0x6085c>
  46315c:	cmp	w0, #0x34
  463160:	b.eq	4631b4 <ferror@plt+0x60844>  // b.none
  463164:	cmp	w0, #0x34
  463168:	b.gt	4631cc <ferror@plt+0x6085c>
  46316c:	cmp	w0, #0x32
  463170:	b.eq	4631a8 <ferror@plt+0x60838>  // b.none
  463174:	cmp	w0, #0x32
  463178:	b.gt	4631cc <ferror@plt+0x6085c>
  46317c:	cmp	w0, #0x30
  463180:	b.eq	463190 <ferror@plt+0x60820>  // b.none
  463184:	cmp	w0, #0x31
  463188:	b.eq	46319c <ferror@plt+0x6082c>  // b.none
  46318c:	b	4631cc <ferror@plt+0x6085c>
  463190:	mov	w0, #0x1                   	// #1
  463194:	str	w0, [sp, #36]
  463198:	b	4631d4 <ferror@plt+0x60864>
  46319c:	mov	w0, #0x2                   	// #2
  4631a0:	str	w0, [sp, #36]
  4631a4:	b	4631d4 <ferror@plt+0x60864>
  4631a8:	mov	w0, #0x3                   	// #3
  4631ac:	str	w0, [sp, #36]
  4631b0:	b	4631d4 <ferror@plt+0x60864>
  4631b4:	mov	w0, #0x4                   	// #4
  4631b8:	str	w0, [sp, #36]
  4631bc:	b	4631d4 <ferror@plt+0x60864>
  4631c0:	mov	w0, #0x5                   	// #5
  4631c4:	str	w0, [sp, #36]
  4631c8:	b	4631d4 <ferror@plt+0x60864>
  4631cc:	mov	x0, #0x0                   	// #0
  4631d0:	b	463208 <ferror@plt+0x60898>
  4631d4:	ldr	x0, [sp, #24]
  4631d8:	ldr	x0, [x0, #24]
  4631dc:	add	x1, x0, #0x2
  4631e0:	ldr	x0, [sp, #24]
  4631e4:	str	x1, [x0, #24]
  4631e8:	ldr	x0, [sp, #24]
  4631ec:	ldr	x0, [x0, #64]
  4631f0:	mov	x2, x0
  4631f4:	ldr	w1, [sp, #36]
  4631f8:	ldr	x0, [sp, #24]
  4631fc:	bl	461204 <ferror@plt+0x5e894>
  463200:	b	463208 <ferror@plt+0x60898>
  463204:	mov	x0, #0x0                   	// #0
  463208:	ldp	x29, x30, [sp], #48
  46320c:	ret
  463210:	sub	sp, sp, #0x20
  463214:	str	x0, [sp, #8]
  463218:	ldr	x0, [sp, #8]
  46321c:	ldr	x0, [x0, #24]
  463220:	ldrb	w0, [x0]
  463224:	strb	w0, [sp, #31]
  463228:	ldrb	w0, [sp, #31]
  46322c:	cmp	w0, #0x72
  463230:	b.eq	46324c <ferror@plt+0x608dc>  // b.none
  463234:	ldrb	w0, [sp, #31]
  463238:	cmp	w0, #0x56
  46323c:	b.eq	46324c <ferror@plt+0x608dc>  // b.none
  463240:	ldrb	w0, [sp, #31]
  463244:	cmp	w0, #0x4b
  463248:	b.ne	463254 <ferror@plt+0x608e4>  // b.any
  46324c:	mov	w0, #0x1                   	// #1
  463250:	b	4632ac <ferror@plt+0x6093c>
  463254:	ldrb	w0, [sp, #31]
  463258:	cmp	w0, #0x44
  46325c:	b.ne	4632a8 <ferror@plt+0x60938>  // b.any
  463260:	ldr	x0, [sp, #8]
  463264:	ldr	x0, [x0, #24]
  463268:	ldrb	w0, [x0, #1]
  46326c:	strb	w0, [sp, #31]
  463270:	ldrb	w0, [sp, #31]
  463274:	cmp	w0, #0x78
  463278:	b.eq	4632a0 <ferror@plt+0x60930>  // b.none
  46327c:	ldrb	w0, [sp, #31]
  463280:	cmp	w0, #0x6f
  463284:	b.eq	4632a0 <ferror@plt+0x60930>  // b.none
  463288:	ldrb	w0, [sp, #31]
  46328c:	cmp	w0, #0x4f
  463290:	b.eq	4632a0 <ferror@plt+0x60930>  // b.none
  463294:	ldrb	w0, [sp, #31]
  463298:	cmp	w0, #0x77
  46329c:	b.ne	4632a8 <ferror@plt+0x60938>  // b.any
  4632a0:	mov	w0, #0x1                   	// #1
  4632a4:	b	4632ac <ferror@plt+0x6093c>
  4632a8:	mov	w0, #0x0                   	// #0
  4632ac:	add	sp, sp, #0x20
  4632b0:	ret
  4632b4:	stp	x29, x30, [sp, #-128]!
  4632b8:	mov	x29, sp
  4632bc:	str	x19, [sp, #16]
  4632c0:	str	x0, [sp, #40]
  4632c4:	ldr	x0, [sp, #40]
  4632c8:	bl	463210 <ferror@plt+0x608a0>
  4632cc:	cmp	w0, #0x0
  4632d0:	b.eq	4633e0 <ferror@plt+0x60a70>  // b.none
  4632d4:	add	x0, sp, #0x50
  4632d8:	mov	w2, #0x0                   	// #0
  4632dc:	mov	x1, x0
  4632e0:	ldr	x0, [sp, #40]
  4632e4:	bl	463d9c <ferror@plt+0x6142c>
  4632e8:	str	x0, [sp, #96]
  4632ec:	ldr	x0, [sp, #96]
  4632f0:	cmp	x0, #0x0
  4632f4:	b.ne	463300 <ferror@plt+0x60990>  // b.any
  4632f8:	mov	x0, #0x0                   	// #0
  4632fc:	b	463d90 <ferror@plt+0x61420>
  463300:	ldr	x0, [sp, #40]
  463304:	ldr	x0, [x0, #24]
  463308:	ldrb	w0, [x0]
  46330c:	cmp	w0, #0x46
  463310:	b.ne	46332c <ferror@plt+0x609bc>  // b.any
  463314:	ldr	x0, [sp, #40]
  463318:	bl	464244 <ferror@plt+0x618d4>
  46331c:	mov	x1, x0
  463320:	ldr	x0, [sp, #96]
  463324:	str	x1, [x0]
  463328:	b	463340 <ferror@plt+0x609d0>
  46332c:	ldr	x0, [sp, #40]
  463330:	bl	4632b4 <ferror@plt+0x60944>
  463334:	mov	x1, x0
  463338:	ldr	x0, [sp, #96]
  46333c:	str	x1, [x0]
  463340:	ldr	x0, [sp, #96]
  463344:	ldr	x0, [x0]
  463348:	cmp	x0, #0x0
  46334c:	b.ne	463358 <ferror@plt+0x609e8>  // b.any
  463350:	mov	x0, #0x0                   	// #0
  463354:	b	463d90 <ferror@plt+0x61420>
  463358:	ldr	x0, [sp, #96]
  46335c:	ldr	x0, [x0]
  463360:	ldr	w0, [x0]
  463364:	cmp	w0, #0x20
  463368:	b.eq	463380 <ferror@plt+0x60a10>  // b.none
  46336c:	ldr	x0, [sp, #96]
  463370:	ldr	x0, [x0]
  463374:	ldr	w0, [x0]
  463378:	cmp	w0, #0x1f
  46337c:	b.ne	4633b8 <ferror@plt+0x60a48>  // b.any
  463380:	ldr	x0, [sp, #96]
  463384:	ldr	x0, [x0]
  463388:	ldr	x0, [x0, #8]
  46338c:	str	x0, [sp, #88]
  463390:	ldr	x0, [sp, #96]
  463394:	ldr	x0, [x0]
  463398:	ldr	x1, [sp, #80]
  46339c:	str	x1, [x0, #8]
  4633a0:	ldr	x0, [sp, #96]
  4633a4:	ldr	x0, [x0]
  4633a8:	str	x0, [sp, #80]
  4633ac:	ldr	x0, [sp, #96]
  4633b0:	ldr	x1, [sp, #88]
  4633b4:	str	x1, [x0]
  4633b8:	ldr	x0, [sp, #80]
  4633bc:	mov	x1, x0
  4633c0:	ldr	x0, [sp, #40]
  4633c4:	bl	4660bc <ferror@plt+0x6374c>
  4633c8:	cmp	w0, #0x0
  4633cc:	b.ne	4633d8 <ferror@plt+0x60a68>  // b.any
  4633d0:	mov	x0, #0x0                   	// #0
  4633d4:	b	463d90 <ferror@plt+0x61420>
  4633d8:	ldr	x0, [sp, #80]
  4633dc:	b	463d90 <ferror@plt+0x61420>
  4633e0:	mov	w0, #0x1                   	// #1
  4633e4:	str	w0, [sp, #124]
  4633e8:	ldr	x0, [sp, #40]
  4633ec:	ldr	x0, [x0, #24]
  4633f0:	ldrb	w0, [x0]
  4633f4:	strb	w0, [sp, #123]
  4633f8:	ldrb	w0, [sp, #123]
  4633fc:	sub	w0, w0, #0x30
  463400:	cmp	w0, #0x4a
  463404:	b.hi	463d4c <ferror@plt+0x613dc>  // b.pmore
  463408:	adrp	x1, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46340c:	add	x1, x1, #0x530
  463410:	ldr	w0, [x1, w0, uxtw #2]
  463414:	adr	x1, 463420 <ferror@plt+0x60ab0>
  463418:	add	x0, x1, w0, sxtw #2
  46341c:	br	x0
  463420:	ldrb	w0, [sp, #123]
  463424:	sub	w0, w0, #0x61
  463428:	sxtw	x0, w0
  46342c:	lsl	x1, x0, #5
  463430:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463434:	add	x0, x0, #0xd8
  463438:	add	x0, x1, x0
  46343c:	mov	x1, x0
  463440:	ldr	x0, [sp, #40]
  463444:	bl	461064 <ferror@plt+0x5e6f4>
  463448:	str	x0, [sp, #80]
  46344c:	ldr	x0, [sp, #40]
  463450:	ldr	w1, [x0, #72]
  463454:	ldr	x0, [sp, #80]
  463458:	ldr	x0, [x0, #8]
  46345c:	ldr	w0, [x0, #8]
  463460:	add	w1, w1, w0
  463464:	ldr	x0, [sp, #40]
  463468:	str	w1, [x0, #72]
  46346c:	str	wzr, [sp, #124]
  463470:	ldr	x0, [sp, #40]
  463474:	ldr	x0, [x0, #24]
  463478:	add	x1, x0, #0x1
  46347c:	ldr	x0, [sp, #40]
  463480:	str	x1, [x0, #24]
  463484:	b	463d60 <ferror@plt+0x613f0>
  463488:	ldr	x0, [sp, #40]
  46348c:	ldr	x0, [x0, #24]
  463490:	add	x1, x0, #0x1
  463494:	ldr	x0, [sp, #40]
  463498:	str	x1, [x0, #24]
  46349c:	ldr	x0, [sp, #40]
  4634a0:	bl	461fa4 <ferror@plt+0x5f634>
  4634a4:	mov	x3, #0x0                   	// #0
  4634a8:	mov	x2, x0
  4634ac:	mov	w1, #0x28                  	// #40
  4634b0:	ldr	x0, [sp, #40]
  4634b4:	bl	460ea4 <ferror@plt+0x5e534>
  4634b8:	str	x0, [sp, #80]
  4634bc:	b	463d60 <ferror@plt+0x613f0>
  4634c0:	ldr	x0, [sp, #40]
  4634c4:	bl	464244 <ferror@plt+0x618d4>
  4634c8:	str	x0, [sp, #80]
  4634cc:	b	463d60 <ferror@plt+0x613f0>
  4634d0:	ldr	x0, [sp, #40]
  4634d4:	bl	4645b4 <ferror@plt+0x61c44>
  4634d8:	str	x0, [sp, #80]
  4634dc:	b	463d60 <ferror@plt+0x613f0>
  4634e0:	ldr	x0, [sp, #40]
  4634e4:	bl	4645d0 <ferror@plt+0x61c60>
  4634e8:	str	x0, [sp, #80]
  4634ec:	b	463d60 <ferror@plt+0x613f0>
  4634f0:	ldr	x0, [sp, #40]
  4634f4:	bl	46483c <ferror@plt+0x61ecc>
  4634f8:	str	x0, [sp, #80]
  4634fc:	b	463d60 <ferror@plt+0x613f0>
  463500:	ldr	x0, [sp, #40]
  463504:	bl	464984 <ferror@plt+0x62014>
  463508:	str	x0, [sp, #80]
  46350c:	ldr	x0, [sp, #40]
  463510:	ldr	x0, [x0, #24]
  463514:	ldrb	w0, [x0]
  463518:	cmp	w0, #0x49
  46351c:	b.ne	463d54 <ferror@plt+0x613e4>  // b.any
  463520:	ldr	x0, [sp, #40]
  463524:	ldr	w0, [x0, #80]
  463528:	cmp	w0, #0x0
  46352c:	b.ne	463578 <ferror@plt+0x60c08>  // b.any
  463530:	ldr	x0, [sp, #80]
  463534:	mov	x1, x0
  463538:	ldr	x0, [sp, #40]
  46353c:	bl	4660bc <ferror@plt+0x6374c>
  463540:	cmp	w0, #0x0
  463544:	b.ne	463550 <ferror@plt+0x60be0>  // b.any
  463548:	mov	x0, #0x0                   	// #0
  46354c:	b	463d90 <ferror@plt+0x61420>
  463550:	ldr	x19, [sp, #80]
  463554:	ldr	x0, [sp, #40]
  463558:	bl	464a08 <ferror@plt+0x62098>
  46355c:	mov	x3, x0
  463560:	mov	x2, x19
  463564:	mov	w1, #0x4                   	// #4
  463568:	ldr	x0, [sp, #40]
  46356c:	bl	460ea4 <ferror@plt+0x5e534>
  463570:	str	x0, [sp, #80]
  463574:	b	463d54 <ferror@plt+0x613e4>
  463578:	add	x0, sp, #0x38
  46357c:	mov	x1, x0
  463580:	ldr	x0, [sp, #40]
  463584:	bl	4664fc <ferror@plt+0x63b8c>
  463588:	ldr	x0, [sp, #40]
  46358c:	bl	464a08 <ferror@plt+0x62098>
  463590:	str	x0, [sp, #112]
  463594:	ldr	x0, [sp, #40]
  463598:	ldr	x0, [x0, #24]
  46359c:	ldrb	w0, [x0]
  4635a0:	cmp	w0, #0x49
  4635a4:	b.ne	4635e8 <ferror@plt+0x60c78>  // b.any
  4635a8:	ldr	x0, [sp, #80]
  4635ac:	mov	x1, x0
  4635b0:	ldr	x0, [sp, #40]
  4635b4:	bl	4660bc <ferror@plt+0x6374c>
  4635b8:	cmp	w0, #0x0
  4635bc:	b.ne	4635c8 <ferror@plt+0x60c58>  // b.any
  4635c0:	mov	x0, #0x0                   	// #0
  4635c4:	b	463d90 <ferror@plt+0x61420>
  4635c8:	ldr	x0, [sp, #80]
  4635cc:	ldr	x3, [sp, #112]
  4635d0:	mov	x2, x0
  4635d4:	mov	w1, #0x4                   	// #4
  4635d8:	ldr	x0, [sp, #40]
  4635dc:	bl	460ea4 <ferror@plt+0x5e534>
  4635e0:	str	x0, [sp, #80]
  4635e4:	b	463d54 <ferror@plt+0x613e4>
  4635e8:	add	x0, sp, #0x38
  4635ec:	mov	x1, x0
  4635f0:	ldr	x0, [sp, #40]
  4635f4:	bl	466554 <ferror@plt+0x63be4>
  4635f8:	b	463d54 <ferror@plt+0x613e4>
  4635fc:	ldr	x0, [sp, #40]
  463600:	ldr	x0, [x0, #24]
  463604:	ldrb	w0, [x0, #1]
  463608:	strb	w0, [sp, #111]
  46360c:	ldrb	w0, [sp, #111]
  463610:	cmp	w0, #0x2f
  463614:	b.ls	463624 <ferror@plt+0x60cb4>  // b.plast
  463618:	ldrb	w0, [sp, #111]
  46361c:	cmp	w0, #0x39
  463620:	b.ls	463648 <ferror@plt+0x60cd8>  // b.plast
  463624:	ldrb	w0, [sp, #111]
  463628:	cmp	w0, #0x5f
  46362c:	b.eq	463648 <ferror@plt+0x60cd8>  // b.none
  463630:	ldrb	w0, [sp, #111]
  463634:	cmp	w0, #0x40
  463638:	b.ls	46369c <ferror@plt+0x60d2c>  // b.plast
  46363c:	ldrb	w0, [sp, #111]
  463640:	cmp	w0, #0x5a
  463644:	b.hi	46369c <ferror@plt+0x60d2c>  // b.pmore
  463648:	mov	w1, #0x0                   	// #0
  46364c:	ldr	x0, [sp, #40]
  463650:	bl	466140 <ferror@plt+0x637d0>
  463654:	str	x0, [sp, #80]
  463658:	ldr	x0, [sp, #40]
  46365c:	ldr	x0, [x0, #24]
  463660:	ldrb	w0, [x0]
  463664:	cmp	w0, #0x49
  463668:	b.ne	463694 <ferror@plt+0x60d24>  // b.any
  46366c:	ldr	x19, [sp, #80]
  463670:	ldr	x0, [sp, #40]
  463674:	bl	464a08 <ferror@plt+0x62098>
  463678:	mov	x3, x0
  46367c:	mov	x2, x19
  463680:	mov	w1, #0x4                   	// #4
  463684:	ldr	x0, [sp, #40]
  463688:	bl	460ea4 <ferror@plt+0x5e534>
  46368c:	str	x0, [sp, #80]
  463690:	b	4636cc <ferror@plt+0x60d5c>
  463694:	str	wzr, [sp, #124]
  463698:	b	4636cc <ferror@plt+0x60d5c>
  46369c:	ldr	x0, [sp, #40]
  4636a0:	bl	4645b4 <ferror@plt+0x61c44>
  4636a4:	str	x0, [sp, #80]
  4636a8:	ldr	x0, [sp, #80]
  4636ac:	cmp	x0, #0x0
  4636b0:	b.eq	463d5c <ferror@plt+0x613ec>  // b.none
  4636b4:	ldr	x0, [sp, #80]
  4636b8:	ldr	w0, [x0]
  4636bc:	cmp	w0, #0x18
  4636c0:	b.ne	463d5c <ferror@plt+0x613ec>  // b.any
  4636c4:	str	wzr, [sp, #124]
  4636c8:	b	463d5c <ferror@plt+0x613ec>
  4636cc:	b	463d5c <ferror@plt+0x613ec>
  4636d0:	ldr	x0, [sp, #40]
  4636d4:	ldr	x0, [x0, #24]
  4636d8:	add	x1, x0, #0x1
  4636dc:	ldr	x0, [sp, #40]
  4636e0:	str	x1, [x0, #24]
  4636e4:	ldr	x0, [sp, #40]
  4636e8:	bl	4632b4 <ferror@plt+0x60944>
  4636ec:	mov	x3, #0x0                   	// #0
  4636f0:	mov	x2, x0
  4636f4:	mov	w1, #0x24                  	// #36
  4636f8:	ldr	x0, [sp, #40]
  4636fc:	bl	460ea4 <ferror@plt+0x5e534>
  463700:	str	x0, [sp, #80]
  463704:	b	463d60 <ferror@plt+0x613f0>
  463708:	ldr	x0, [sp, #40]
  46370c:	ldr	x0, [x0, #24]
  463710:	add	x1, x0, #0x1
  463714:	ldr	x0, [sp, #40]
  463718:	str	x1, [x0, #24]
  46371c:	ldr	x0, [sp, #40]
  463720:	bl	4632b4 <ferror@plt+0x60944>
  463724:	mov	x3, #0x0                   	// #0
  463728:	mov	x2, x0
  46372c:	mov	w1, #0x22                  	// #34
  463730:	ldr	x0, [sp, #40]
  463734:	bl	460ea4 <ferror@plt+0x5e534>
  463738:	str	x0, [sp, #80]
  46373c:	b	463d60 <ferror@plt+0x613f0>
  463740:	ldr	x0, [sp, #40]
  463744:	ldr	x0, [x0, #24]
  463748:	add	x1, x0, #0x1
  46374c:	ldr	x0, [sp, #40]
  463750:	str	x1, [x0, #24]
  463754:	ldr	x0, [sp, #40]
  463758:	bl	4632b4 <ferror@plt+0x60944>
  46375c:	mov	x3, #0x0                   	// #0
  463760:	mov	x2, x0
  463764:	mov	w1, #0x23                  	// #35
  463768:	ldr	x0, [sp, #40]
  46376c:	bl	460ea4 <ferror@plt+0x5e534>
  463770:	str	x0, [sp, #80]
  463774:	b	463d60 <ferror@plt+0x613f0>
  463778:	ldr	x0, [sp, #40]
  46377c:	ldr	x0, [x0, #24]
  463780:	add	x1, x0, #0x1
  463784:	ldr	x0, [sp, #40]
  463788:	str	x1, [x0, #24]
  46378c:	ldr	x0, [sp, #40]
  463790:	bl	4632b4 <ferror@plt+0x60944>
  463794:	mov	x3, #0x0                   	// #0
  463798:	mov	x2, x0
  46379c:	mov	w1, #0x25                  	// #37
  4637a0:	ldr	x0, [sp, #40]
  4637a4:	bl	460ea4 <ferror@plt+0x5e534>
  4637a8:	str	x0, [sp, #80]
  4637ac:	b	463d60 <ferror@plt+0x613f0>
  4637b0:	ldr	x0, [sp, #40]
  4637b4:	ldr	x0, [x0, #24]
  4637b8:	add	x1, x0, #0x1
  4637bc:	ldr	x0, [sp, #40]
  4637c0:	str	x1, [x0, #24]
  4637c4:	ldr	x0, [sp, #40]
  4637c8:	bl	4632b4 <ferror@plt+0x60944>
  4637cc:	mov	x3, #0x0                   	// #0
  4637d0:	mov	x2, x0
  4637d4:	mov	w1, #0x26                  	// #38
  4637d8:	ldr	x0, [sp, #40]
  4637dc:	bl	460ea4 <ferror@plt+0x5e534>
  4637e0:	str	x0, [sp, #80]
  4637e4:	b	463d60 <ferror@plt+0x613f0>
  4637e8:	ldr	x0, [sp, #40]
  4637ec:	ldr	x0, [x0, #24]
  4637f0:	add	x1, x0, #0x1
  4637f4:	ldr	x0, [sp, #40]
  4637f8:	str	x1, [x0, #24]
  4637fc:	ldr	x0, [sp, #40]
  463800:	bl	461fa4 <ferror@plt+0x5f634>
  463804:	str	x0, [sp, #80]
  463808:	ldr	x0, [sp, #40]
  46380c:	ldr	x0, [x0, #24]
  463810:	ldrb	w0, [x0]
  463814:	cmp	w0, #0x49
  463818:	b.ne	463840 <ferror@plt+0x60ed0>  // b.any
  46381c:	ldr	x19, [sp, #80]
  463820:	ldr	x0, [sp, #40]
  463824:	bl	464a08 <ferror@plt+0x62098>
  463828:	mov	x3, x0
  46382c:	mov	x2, x19
  463830:	mov	w1, #0x4                   	// #4
  463834:	ldr	x0, [sp, #40]
  463838:	bl	460ea4 <ferror@plt+0x5e534>
  46383c:	str	x0, [sp, #80]
  463840:	ldr	x0, [sp, #40]
  463844:	bl	4632b4 <ferror@plt+0x60944>
  463848:	mov	x1, x0
  46384c:	ldr	x0, [sp, #80]
  463850:	mov	x3, x0
  463854:	mov	x2, x1
  463858:	mov	w1, #0x21                  	// #33
  46385c:	ldr	x0, [sp, #40]
  463860:	bl	460ea4 <ferror@plt+0x5e534>
  463864:	str	x0, [sp, #80]
  463868:	b	463d60 <ferror@plt+0x613f0>
  46386c:	str	wzr, [sp, #124]
  463870:	ldr	x0, [sp, #40]
  463874:	ldr	x0, [x0, #24]
  463878:	add	x1, x0, #0x1
  46387c:	ldr	x0, [sp, #40]
  463880:	str	x1, [x0, #24]
  463884:	ldr	x0, [sp, #40]
  463888:	ldr	x0, [x0, #24]
  46388c:	ldrb	w0, [x0]
  463890:	cmp	w0, #0x0
  463894:	b.eq	4638b4 <ferror@plt+0x60f44>  // b.none
  463898:	ldr	x0, [sp, #40]
  46389c:	ldr	x0, [x0, #24]
  4638a0:	add	x2, x0, #0x1
  4638a4:	ldr	x1, [sp, #40]
  4638a8:	str	x2, [x1, #24]
  4638ac:	ldrb	w0, [x0]
  4638b0:	b	4638b8 <ferror@plt+0x60f48>
  4638b4:	mov	w0, #0x0                   	// #0
  4638b8:	strb	w0, [sp, #123]
  4638bc:	ldrb	w0, [sp, #123]
  4638c0:	cmp	w0, #0x76
  4638c4:	b.eq	463cf0 <ferror@plt+0x61380>  // b.none
  4638c8:	cmp	w0, #0x76
  4638cc:	b.gt	463d40 <ferror@plt+0x613d0>
  4638d0:	cmp	w0, #0x75
  4638d4:	b.eq	463b54 <ferror@plt+0x611e4>  // b.none
  4638d8:	cmp	w0, #0x75
  4638dc:	b.gt	463d40 <ferror@plt+0x613d0>
  4638e0:	cmp	w0, #0x74
  4638e4:	b.eq	4639a0 <ferror@plt+0x61030>  // b.none
  4638e8:	cmp	w0, #0x74
  4638ec:	b.gt	463d40 <ferror@plt+0x613d0>
  4638f0:	cmp	w0, #0x73
  4638f4:	b.eq	463b8c <ferror@plt+0x6121c>  // b.none
  4638f8:	cmp	w0, #0x73
  4638fc:	b.gt	463d40 <ferror@plt+0x613d0>
  463900:	cmp	w0, #0x70
  463904:	b.eq	463a10 <ferror@plt+0x610a0>  // b.none
  463908:	cmp	w0, #0x70
  46390c:	b.gt	463d40 <ferror@plt+0x613d0>
  463910:	cmp	w0, #0x6e
  463914:	b.eq	463d08 <ferror@plt+0x61398>  // b.none
  463918:	cmp	w0, #0x6e
  46391c:	b.gt	463d40 <ferror@plt+0x613d0>
  463920:	cmp	w0, #0x69
  463924:	b.eq	463bc4 <ferror@plt+0x61254>  // b.none
  463928:	cmp	w0, #0x69
  46392c:	b.gt	463d40 <ferror@plt+0x613d0>
  463930:	cmp	w0, #0x68
  463934:	b.eq	463b1c <ferror@plt+0x611ac>  // b.none
  463938:	cmp	w0, #0x68
  46393c:	b.gt	463d40 <ferror@plt+0x613d0>
  463940:	cmp	w0, #0x66
  463944:	b.eq	463a74 <ferror@plt+0x61104>  // b.none
  463948:	cmp	w0, #0x66
  46394c:	b.gt	463d40 <ferror@plt+0x613d0>
  463950:	cmp	w0, #0x65
  463954:	b.eq	463ae4 <ferror@plt+0x61174>  // b.none
  463958:	cmp	w0, #0x65
  46395c:	b.gt	463d40 <ferror@plt+0x613d0>
  463960:	cmp	w0, #0x64
  463964:	b.eq	463aac <ferror@plt+0x6113c>  // b.none
  463968:	cmp	w0, #0x64
  46396c:	b.gt	463d40 <ferror@plt+0x613d0>
  463970:	cmp	w0, #0x63
  463974:	b.eq	463a58 <ferror@plt+0x610e8>  // b.none
  463978:	cmp	w0, #0x63
  46397c:	b.gt	463d40 <ferror@plt+0x613d0>
  463980:	cmp	w0, #0x61
  463984:	b.eq	463a3c <ferror@plt+0x610cc>  // b.none
  463988:	cmp	w0, #0x61
  46398c:	b.gt	463d40 <ferror@plt+0x613d0>
  463990:	cmp	w0, #0x46
  463994:	b.eq	463bfc <ferror@plt+0x6128c>  // b.none
  463998:	cmp	w0, #0x54
  46399c:	b.ne	463d40 <ferror@plt+0x613d0>  // b.any
  4639a0:	ldr	x0, [sp, #40]
  4639a4:	bl	465748 <ferror@plt+0x62dd8>
  4639a8:	mov	x3, #0x0                   	// #0
  4639ac:	mov	x2, x0
  4639b0:	mov	w1, #0x43                  	// #67
  4639b4:	ldr	x0, [sp, #40]
  4639b8:	bl	460ea4 <ferror@plt+0x5e534>
  4639bc:	str	x0, [sp, #80]
  4639c0:	ldr	x0, [sp, #80]
  4639c4:	cmp	x0, #0x0
  4639c8:	b.eq	463a04 <ferror@plt+0x61094>  // b.none
  4639cc:	ldr	x0, [sp, #40]
  4639d0:	ldr	x0, [x0, #24]
  4639d4:	ldrb	w0, [x0]
  4639d8:	cmp	w0, #0x0
  4639dc:	b.eq	463a00 <ferror@plt+0x61090>  // b.none
  4639e0:	ldr	x0, [sp, #40]
  4639e4:	ldr	x0, [x0, #24]
  4639e8:	add	x2, x0, #0x1
  4639ec:	ldr	x1, [sp, #40]
  4639f0:	str	x2, [x1, #24]
  4639f4:	ldrb	w0, [x0]
  4639f8:	cmp	w0, #0x45
  4639fc:	b.eq	463a04 <ferror@plt+0x61094>  // b.none
  463a00:	str	xzr, [sp, #80]
  463a04:	mov	w0, #0x1                   	// #1
  463a08:	str	w0, [sp, #124]
  463a0c:	b	463d48 <ferror@plt+0x613d8>
  463a10:	ldr	x0, [sp, #40]
  463a14:	bl	4632b4 <ferror@plt+0x60944>
  463a18:	mov	x3, #0x0                   	// #0
  463a1c:	mov	x2, x0
  463a20:	mov	w1, #0x4b                  	// #75
  463a24:	ldr	x0, [sp, #40]
  463a28:	bl	460ea4 <ferror@plt+0x5e534>
  463a2c:	str	x0, [sp, #80]
  463a30:	mov	w0, #0x1                   	// #1
  463a34:	str	w0, [sp, #124]
  463a38:	b	463d48 <ferror@plt+0x613d8>
  463a3c:	mov	w2, #0x4                   	// #4
  463a40:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463a44:	add	x1, x0, #0x518
  463a48:	ldr	x0, [sp, #40]
  463a4c:	bl	461018 <ferror@plt+0x5e6a8>
  463a50:	str	x0, [sp, #80]
  463a54:	b	463d48 <ferror@plt+0x613d8>
  463a58:	mov	w2, #0xe                   	// #14
  463a5c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463a60:	add	x1, x0, #0x520
  463a64:	ldr	x0, [sp, #40]
  463a68:	bl	461018 <ferror@plt+0x5e6a8>
  463a6c:	str	x0, [sp, #80]
  463a70:	b	463d48 <ferror@plt+0x613d8>
  463a74:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463a78:	add	x1, x0, #0x418
  463a7c:	ldr	x0, [sp, #40]
  463a80:	bl	461064 <ferror@plt+0x5e6f4>
  463a84:	str	x0, [sp, #80]
  463a88:	ldr	x0, [sp, #40]
  463a8c:	ldr	w1, [x0, #72]
  463a90:	ldr	x0, [sp, #80]
  463a94:	ldr	x0, [x0, #8]
  463a98:	ldr	w0, [x0, #8]
  463a9c:	add	w1, w1, w0
  463aa0:	ldr	x0, [sp, #40]
  463aa4:	str	w1, [x0, #72]
  463aa8:	b	463d48 <ferror@plt+0x613d8>
  463aac:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463ab0:	add	x1, x0, #0x438
  463ab4:	ldr	x0, [sp, #40]
  463ab8:	bl	461064 <ferror@plt+0x5e6f4>
  463abc:	str	x0, [sp, #80]
  463ac0:	ldr	x0, [sp, #40]
  463ac4:	ldr	w1, [x0, #72]
  463ac8:	ldr	x0, [sp, #80]
  463acc:	ldr	x0, [x0, #8]
  463ad0:	ldr	w0, [x0, #8]
  463ad4:	add	w1, w1, w0
  463ad8:	ldr	x0, [sp, #40]
  463adc:	str	w1, [x0, #72]
  463ae0:	b	463d48 <ferror@plt+0x613d8>
  463ae4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463ae8:	add	x1, x0, #0x458
  463aec:	ldr	x0, [sp, #40]
  463af0:	bl	461064 <ferror@plt+0x5e6f4>
  463af4:	str	x0, [sp, #80]
  463af8:	ldr	x0, [sp, #40]
  463afc:	ldr	w1, [x0, #72]
  463b00:	ldr	x0, [sp, #80]
  463b04:	ldr	x0, [x0, #8]
  463b08:	ldr	w0, [x0, #8]
  463b0c:	add	w1, w1, w0
  463b10:	ldr	x0, [sp, #40]
  463b14:	str	w1, [x0, #72]
  463b18:	b	463d48 <ferror@plt+0x613d8>
  463b1c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463b20:	add	x1, x0, #0x478
  463b24:	ldr	x0, [sp, #40]
  463b28:	bl	461064 <ferror@plt+0x5e6f4>
  463b2c:	str	x0, [sp, #80]
  463b30:	ldr	x0, [sp, #40]
  463b34:	ldr	w1, [x0, #72]
  463b38:	ldr	x0, [sp, #80]
  463b3c:	ldr	x0, [x0, #8]
  463b40:	ldr	w0, [x0, #8]
  463b44:	add	w1, w1, w0
  463b48:	ldr	x0, [sp, #40]
  463b4c:	str	w1, [x0, #72]
  463b50:	b	463d48 <ferror@plt+0x613d8>
  463b54:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463b58:	add	x1, x0, #0x498
  463b5c:	ldr	x0, [sp, #40]
  463b60:	bl	461064 <ferror@plt+0x5e6f4>
  463b64:	str	x0, [sp, #80]
  463b68:	ldr	x0, [sp, #40]
  463b6c:	ldr	w1, [x0, #72]
  463b70:	ldr	x0, [sp, #80]
  463b74:	ldr	x0, [x0, #8]
  463b78:	ldr	w0, [x0, #8]
  463b7c:	add	w1, w1, w0
  463b80:	ldr	x0, [sp, #40]
  463b84:	str	w1, [x0, #72]
  463b88:	b	463d48 <ferror@plt+0x613d8>
  463b8c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463b90:	add	x1, x0, #0x4b8
  463b94:	ldr	x0, [sp, #40]
  463b98:	bl	461064 <ferror@plt+0x5e6f4>
  463b9c:	str	x0, [sp, #80]
  463ba0:	ldr	x0, [sp, #40]
  463ba4:	ldr	w1, [x0, #72]
  463ba8:	ldr	x0, [sp, #80]
  463bac:	ldr	x0, [x0, #8]
  463bb0:	ldr	w0, [x0, #8]
  463bb4:	add	w1, w1, w0
  463bb8:	ldr	x0, [sp, #40]
  463bbc:	str	w1, [x0, #72]
  463bc0:	b	463d48 <ferror@plt+0x613d8>
  463bc4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463bc8:	add	x1, x0, #0x4d8
  463bcc:	ldr	x0, [sp, #40]
  463bd0:	bl	461064 <ferror@plt+0x5e6f4>
  463bd4:	str	x0, [sp, #80]
  463bd8:	ldr	x0, [sp, #40]
  463bdc:	ldr	w1, [x0, #72]
  463be0:	ldr	x0, [sp, #80]
  463be4:	ldr	x0, [x0, #8]
  463be8:	ldr	w0, [x0, #8]
  463bec:	add	w1, w1, w0
  463bf0:	ldr	x0, [sp, #40]
  463bf4:	str	w1, [x0, #72]
  463bf8:	b	463d48 <ferror@plt+0x613d8>
  463bfc:	ldr	x0, [sp, #40]
  463c00:	bl	460e28 <ferror@plt+0x5e4b8>
  463c04:	str	x0, [sp, #80]
  463c08:	ldr	x0, [sp, #80]
  463c0c:	mov	w1, #0x2c                  	// #44
  463c10:	str	w1, [x0]
  463c14:	ldr	x0, [sp, #40]
  463c18:	ldr	x0, [x0, #24]
  463c1c:	ldrb	w0, [x0]
  463c20:	cmp	w0, #0x2f
  463c24:	b.ls	463c44 <ferror@plt+0x612d4>  // b.plast
  463c28:	ldr	x0, [sp, #40]
  463c2c:	ldr	x0, [x0, #24]
  463c30:	ldrb	w0, [x0]
  463c34:	cmp	w0, #0x39
  463c38:	b.hi	463c44 <ferror@plt+0x612d4>  // b.pmore
  463c3c:	mov	w1, #0x1                   	// #1
  463c40:	b	463c48 <ferror@plt+0x612d8>
  463c44:	mov	w1, #0x0                   	// #0
  463c48:	ldr	x0, [sp, #80]
  463c4c:	sxth	w1, w1
  463c50:	strh	w1, [x0, #16]
  463c54:	ldrsh	w0, [x0, #16]
  463c58:	cmp	w0, #0x0
  463c5c:	b.eq	463c68 <ferror@plt+0x612f8>  // b.none
  463c60:	ldr	x0, [sp, #40]
  463c64:	bl	461ff8 <ferror@plt+0x5f688>
  463c68:	ldr	x19, [sp, #80]
  463c6c:	ldr	x0, [sp, #40]
  463c70:	bl	4632b4 <ferror@plt+0x60944>
  463c74:	str	x0, [x19, #8]
  463c78:	ldr	x0, [sp, #80]
  463c7c:	ldr	x0, [x0, #8]
  463c80:	cmp	x0, #0x0
  463c84:	b.ne	463c90 <ferror@plt+0x61320>  // b.any
  463c88:	mov	x0, #0x0                   	// #0
  463c8c:	b	463d90 <ferror@plt+0x61420>
  463c90:	ldr	x0, [sp, #40]
  463c94:	bl	461ff8 <ferror@plt+0x5f688>
  463c98:	ldr	x0, [sp, #40]
  463c9c:	ldr	x0, [x0, #24]
  463ca0:	ldrb	w0, [x0]
  463ca4:	cmp	w0, #0x0
  463ca8:	b.eq	463cc8 <ferror@plt+0x61358>  // b.none
  463cac:	ldr	x0, [sp, #40]
  463cb0:	ldr	x0, [x0, #24]
  463cb4:	add	x2, x0, #0x1
  463cb8:	ldr	x1, [sp, #40]
  463cbc:	str	x2, [x1, #24]
  463cc0:	ldrb	w0, [x0]
  463cc4:	b	463ccc <ferror@plt+0x6135c>
  463cc8:	mov	w0, #0x0                   	// #0
  463ccc:	strb	w0, [sp, #123]
  463cd0:	ldrb	w0, [sp, #123]
  463cd4:	cmp	w0, #0x73
  463cd8:	cset	w0, eq  // eq = none
  463cdc:	and	w1, w0, #0xff
  463ce0:	ldr	x0, [sp, #80]
  463ce4:	sxth	w1, w1
  463ce8:	strh	w1, [x0, #18]
  463cec:	b	463d48 <ferror@plt+0x613d8>
  463cf0:	ldr	x0, [sp, #40]
  463cf4:	bl	464768 <ferror@plt+0x61df8>
  463cf8:	str	x0, [sp, #80]
  463cfc:	mov	w0, #0x1                   	// #1
  463d00:	str	w0, [sp, #124]
  463d04:	b	463d48 <ferror@plt+0x613d8>
  463d08:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  463d0c:	add	x1, x0, #0x4f8
  463d10:	ldr	x0, [sp, #40]
  463d14:	bl	461064 <ferror@plt+0x5e6f4>
  463d18:	str	x0, [sp, #80]
  463d1c:	ldr	x0, [sp, #40]
  463d20:	ldr	w1, [x0, #72]
  463d24:	ldr	x0, [sp, #80]
  463d28:	ldr	x0, [x0, #8]
  463d2c:	ldr	w0, [x0, #8]
  463d30:	add	w1, w1, w0
  463d34:	ldr	x0, [sp, #40]
  463d38:	str	w1, [x0, #72]
  463d3c:	b	463d48 <ferror@plt+0x613d8>
  463d40:	mov	x0, #0x0                   	// #0
  463d44:	b	463d90 <ferror@plt+0x61420>
  463d48:	b	463d60 <ferror@plt+0x613f0>
  463d4c:	mov	x0, #0x0                   	// #0
  463d50:	b	463d90 <ferror@plt+0x61420>
  463d54:	nop
  463d58:	b	463d60 <ferror@plt+0x613f0>
  463d5c:	nop
  463d60:	ldr	w0, [sp, #124]
  463d64:	cmp	w0, #0x0
  463d68:	b.eq	463d8c <ferror@plt+0x6141c>  // b.none
  463d6c:	ldr	x0, [sp, #80]
  463d70:	mov	x1, x0
  463d74:	ldr	x0, [sp, #40]
  463d78:	bl	4660bc <ferror@plt+0x6374c>
  463d7c:	cmp	w0, #0x0
  463d80:	b.ne	463d8c <ferror@plt+0x6141c>  // b.any
  463d84:	mov	x0, #0x0                   	// #0
  463d88:	b	463d90 <ferror@plt+0x61420>
  463d8c:	ldr	x0, [sp, #80]
  463d90:	ldr	x19, [sp, #16]
  463d94:	ldp	x29, x30, [sp], #128
  463d98:	ret
  463d9c:	stp	x29, x30, [sp, #-80]!
  463da0:	mov	x29, sp
  463da4:	str	x0, [sp, #40]
  463da8:	str	x1, [sp, #32]
  463dac:	str	w2, [sp, #28]
  463db0:	ldr	x0, [sp, #32]
  463db4:	str	x0, [sp, #72]
  463db8:	ldr	x0, [sp, #40]
  463dbc:	ldr	x0, [x0, #24]
  463dc0:	ldrb	w0, [x0]
  463dc4:	strb	w0, [sp, #71]
  463dc8:	b	4640b4 <ferror@plt+0x61744>
  463dcc:	str	xzr, [sp, #56]
  463dd0:	ldr	x0, [sp, #40]
  463dd4:	ldr	x0, [x0, #24]
  463dd8:	add	x1, x0, #0x1
  463ddc:	ldr	x0, [sp, #40]
  463de0:	str	x1, [x0, #24]
  463de4:	ldrb	w0, [sp, #71]
  463de8:	cmp	w0, #0x72
  463dec:	b.ne	463e28 <ferror@plt+0x614b8>  // b.any
  463df0:	ldr	w0, [sp, #28]
  463df4:	cmp	w0, #0x0
  463df8:	b.eq	463e04 <ferror@plt+0x61494>  // b.none
  463dfc:	mov	w0, #0x1c                  	// #28
  463e00:	b	463e08 <ferror@plt+0x61498>
  463e04:	mov	w0, #0x19                  	// #25
  463e08:	str	w0, [sp, #64]
  463e0c:	ldr	x0, [sp, #40]
  463e10:	ldr	w0, [x0, #72]
  463e14:	add	w0, w0, #0x9
  463e18:	mov	w1, w0
  463e1c:	ldr	x0, [sp, #40]
  463e20:	str	w1, [x0, #72]
  463e24:	b	46405c <ferror@plt+0x616ec>
  463e28:	ldrb	w0, [sp, #71]
  463e2c:	cmp	w0, #0x56
  463e30:	b.ne	463e6c <ferror@plt+0x614fc>  // b.any
  463e34:	ldr	w0, [sp, #28]
  463e38:	cmp	w0, #0x0
  463e3c:	b.eq	463e48 <ferror@plt+0x614d8>  // b.none
  463e40:	mov	w0, #0x1d                  	// #29
  463e44:	b	463e4c <ferror@plt+0x614dc>
  463e48:	mov	w0, #0x1a                  	// #26
  463e4c:	str	w0, [sp, #64]
  463e50:	ldr	x0, [sp, #40]
  463e54:	ldr	w0, [x0, #72]
  463e58:	add	w0, w0, #0x9
  463e5c:	mov	w1, w0
  463e60:	ldr	x0, [sp, #40]
  463e64:	str	w1, [x0, #72]
  463e68:	b	46405c <ferror@plt+0x616ec>
  463e6c:	ldrb	w0, [sp, #71]
  463e70:	cmp	w0, #0x4b
  463e74:	b.ne	463eb0 <ferror@plt+0x61540>  // b.any
  463e78:	ldr	w0, [sp, #28]
  463e7c:	cmp	w0, #0x0
  463e80:	b.eq	463e8c <ferror@plt+0x6151c>  // b.none
  463e84:	mov	w0, #0x1e                  	// #30
  463e88:	b	463e90 <ferror@plt+0x61520>
  463e8c:	mov	w0, #0x1b                  	// #27
  463e90:	str	w0, [sp, #64]
  463e94:	ldr	x0, [sp, #40]
  463e98:	ldr	w0, [x0, #72]
  463e9c:	add	w0, w0, #0x6
  463ea0:	mov	w1, w0
  463ea4:	ldr	x0, [sp, #40]
  463ea8:	str	w1, [x0, #72]
  463eac:	b	46405c <ferror@plt+0x616ec>
  463eb0:	ldr	x0, [sp, #40]
  463eb4:	ldr	x0, [x0, #24]
  463eb8:	ldrb	w0, [x0]
  463ebc:	cmp	w0, #0x0
  463ec0:	b.eq	463ee0 <ferror@plt+0x61570>  // b.none
  463ec4:	ldr	x0, [sp, #40]
  463ec8:	ldr	x0, [x0, #24]
  463ecc:	add	x2, x0, #0x1
  463ed0:	ldr	x1, [sp, #40]
  463ed4:	str	x2, [x1, #24]
  463ed8:	ldrb	w0, [x0]
  463edc:	b	463ee4 <ferror@plt+0x61574>
  463ee0:	mov	w0, #0x0                   	// #0
  463ee4:	strb	w0, [sp, #71]
  463ee8:	ldrb	w0, [sp, #71]
  463eec:	cmp	w0, #0x78
  463ef0:	b.ne	463f18 <ferror@plt+0x615a8>  // b.any
  463ef4:	mov	w0, #0x4d                  	// #77
  463ef8:	str	w0, [sp, #64]
  463efc:	ldr	x0, [sp, #40]
  463f00:	ldr	w0, [x0, #72]
  463f04:	add	w0, w0, #0x11
  463f08:	mov	w1, w0
  463f0c:	ldr	x0, [sp, #40]
  463f10:	str	w1, [x0, #72]
  463f14:	b	46405c <ferror@plt+0x616ec>
  463f18:	ldrb	w0, [sp, #71]
  463f1c:	cmp	w0, #0x6f
  463f20:	b.eq	463f30 <ferror@plt+0x615c0>  // b.none
  463f24:	ldrb	w0, [sp, #71]
  463f28:	cmp	w0, #0x4f
  463f2c:	b.ne	463fc0 <ferror@plt+0x61650>  // b.any
  463f30:	mov	w0, #0x4f                  	// #79
  463f34:	str	w0, [sp, #64]
  463f38:	ldr	x0, [sp, #40]
  463f3c:	ldr	w0, [x0, #72]
  463f40:	add	w0, w0, #0x9
  463f44:	mov	w1, w0
  463f48:	ldr	x0, [sp, #40]
  463f4c:	str	w1, [x0, #72]
  463f50:	ldrb	w0, [sp, #71]
  463f54:	cmp	w0, #0x4f
  463f58:	b.ne	464058 <ferror@plt+0x616e8>  // b.any
  463f5c:	ldr	x0, [sp, #40]
  463f60:	bl	465748 <ferror@plt+0x62dd8>
  463f64:	str	x0, [sp, #56]
  463f68:	ldr	x0, [sp, #56]
  463f6c:	cmp	x0, #0x0
  463f70:	b.ne	463f7c <ferror@plt+0x6160c>  // b.any
  463f74:	mov	x0, #0x0                   	// #0
  463f78:	b	464174 <ferror@plt+0x61804>
  463f7c:	ldr	x0, [sp, #40]
  463f80:	ldr	x0, [x0, #24]
  463f84:	ldrb	w0, [x0]
  463f88:	cmp	w0, #0x45
  463f8c:	b.ne	463fac <ferror@plt+0x6163c>  // b.any
  463f90:	ldr	x0, [sp, #40]
  463f94:	ldr	x0, [x0, #24]
  463f98:	add	x1, x0, #0x1
  463f9c:	ldr	x0, [sp, #40]
  463fa0:	str	x1, [x0, #24]
  463fa4:	mov	w0, #0x0                   	// #0
  463fa8:	b	463fb0 <ferror@plt+0x61640>
  463fac:	mov	w0, #0x1                   	// #1
  463fb0:	cmp	w0, #0x0
  463fb4:	b.eq	464058 <ferror@plt+0x616e8>  // b.none
  463fb8:	mov	x0, #0x0                   	// #0
  463fbc:	b	464174 <ferror@plt+0x61804>
  463fc0:	ldrb	w0, [sp, #71]
  463fc4:	cmp	w0, #0x77
  463fc8:	b.ne	464050 <ferror@plt+0x616e0>  // b.any
  463fcc:	mov	w0, #0x50                  	// #80
  463fd0:	str	w0, [sp, #64]
  463fd4:	ldr	x0, [sp, #40]
  463fd8:	ldr	w0, [x0, #72]
  463fdc:	add	w0, w0, #0x6
  463fe0:	mov	w1, w0
  463fe4:	ldr	x0, [sp, #40]
  463fe8:	str	w1, [x0, #72]
  463fec:	ldr	x0, [sp, #40]
  463ff0:	bl	46438c <ferror@plt+0x61a1c>
  463ff4:	str	x0, [sp, #56]
  463ff8:	ldr	x0, [sp, #56]
  463ffc:	cmp	x0, #0x0
  464000:	b.ne	46400c <ferror@plt+0x6169c>  // b.any
  464004:	mov	x0, #0x0                   	// #0
  464008:	b	464174 <ferror@plt+0x61804>
  46400c:	ldr	x0, [sp, #40]
  464010:	ldr	x0, [x0, #24]
  464014:	ldrb	w0, [x0]
  464018:	cmp	w0, #0x45
  46401c:	b.ne	46403c <ferror@plt+0x616cc>  // b.any
  464020:	ldr	x0, [sp, #40]
  464024:	ldr	x0, [x0, #24]
  464028:	add	x1, x0, #0x1
  46402c:	ldr	x0, [sp, #40]
  464030:	str	x1, [x0, #24]
  464034:	mov	w0, #0x0                   	// #0
  464038:	b	464040 <ferror@plt+0x616d0>
  46403c:	mov	w0, #0x1                   	// #1
  464040:	cmp	w0, #0x0
  464044:	b.eq	46405c <ferror@plt+0x616ec>  // b.none
  464048:	mov	x0, #0x0                   	// #0
  46404c:	b	464174 <ferror@plt+0x61804>
  464050:	mov	x0, #0x0                   	// #0
  464054:	b	464174 <ferror@plt+0x61804>
  464058:	nop
  46405c:	ldr	x3, [sp, #56]
  464060:	mov	x2, #0x0                   	// #0
  464064:	ldr	w1, [sp, #64]
  464068:	ldr	x0, [sp, #40]
  46406c:	bl	460ea4 <ferror@plt+0x5e534>
  464070:	mov	x1, x0
  464074:	ldr	x0, [sp, #32]
  464078:	str	x1, [x0]
  46407c:	ldr	x0, [sp, #32]
  464080:	ldr	x0, [x0]
  464084:	cmp	x0, #0x0
  464088:	b.ne	464094 <ferror@plt+0x61724>  // b.any
  46408c:	mov	x0, #0x0                   	// #0
  464090:	b	464174 <ferror@plt+0x61804>
  464094:	ldr	x0, [sp, #32]
  464098:	ldr	x0, [x0]
  46409c:	add	x0, x0, #0x8
  4640a0:	str	x0, [sp, #32]
  4640a4:	ldr	x0, [sp, #40]
  4640a8:	ldr	x0, [x0, #24]
  4640ac:	ldrb	w0, [x0]
  4640b0:	strb	w0, [sp, #71]
  4640b4:	ldr	x0, [sp, #40]
  4640b8:	bl	463210 <ferror@plt+0x608a0>
  4640bc:	cmp	w0, #0x0
  4640c0:	b.ne	463dcc <ferror@plt+0x6145c>  // b.any
  4640c4:	ldr	w0, [sp, #28]
  4640c8:	cmp	w0, #0x0
  4640cc:	b.ne	464170 <ferror@plt+0x61800>  // b.any
  4640d0:	ldrb	w0, [sp, #71]
  4640d4:	cmp	w0, #0x46
  4640d8:	b.ne	464170 <ferror@plt+0x61800>  // b.any
  4640dc:	b	464160 <ferror@plt+0x617f0>
  4640e0:	ldr	x0, [sp, #72]
  4640e4:	ldr	x0, [x0]
  4640e8:	ldr	w0, [x0]
  4640ec:	cmp	w0, #0x1b
  4640f0:	b.eq	464138 <ferror@plt+0x617c8>  // b.none
  4640f4:	cmp	w0, #0x1b
  4640f8:	b.hi	46414c <ferror@plt+0x617dc>  // b.pmore
  4640fc:	cmp	w0, #0x19
  464100:	b.eq	464110 <ferror@plt+0x617a0>  // b.none
  464104:	cmp	w0, #0x1a
  464108:	b.eq	464124 <ferror@plt+0x617b4>  // b.none
  46410c:	b	46414c <ferror@plt+0x617dc>
  464110:	ldr	x0, [sp, #72]
  464114:	ldr	x0, [x0]
  464118:	mov	w1, #0x1c                  	// #28
  46411c:	str	w1, [x0]
  464120:	b	464150 <ferror@plt+0x617e0>
  464124:	ldr	x0, [sp, #72]
  464128:	ldr	x0, [x0]
  46412c:	mov	w1, #0x1d                  	// #29
  464130:	str	w1, [x0]
  464134:	b	464150 <ferror@plt+0x617e0>
  464138:	ldr	x0, [sp, #72]
  46413c:	ldr	x0, [x0]
  464140:	mov	w1, #0x1e                  	// #30
  464144:	str	w1, [x0]
  464148:	b	464150 <ferror@plt+0x617e0>
  46414c:	nop
  464150:	ldr	x0, [sp, #72]
  464154:	ldr	x0, [x0]
  464158:	add	x0, x0, #0x8
  46415c:	str	x0, [sp, #72]
  464160:	ldr	x1, [sp, #72]
  464164:	ldr	x0, [sp, #32]
  464168:	cmp	x1, x0
  46416c:	b.ne	4640e0 <ferror@plt+0x61770>  // b.any
  464170:	ldr	x0, [sp, #32]
  464174:	ldp	x29, x30, [sp], #80
  464178:	ret
  46417c:	stp	x29, x30, [sp, #-48]!
  464180:	mov	x29, sp
  464184:	str	x0, [sp, #24]
  464188:	str	x1, [sp, #16]
  46418c:	ldr	x0, [sp, #16]
  464190:	str	x0, [sp, #40]
  464194:	ldr	x0, [sp, #24]
  464198:	ldr	x0, [x0, #24]
  46419c:	ldrb	w0, [x0]
  4641a0:	strb	w0, [sp, #35]
  4641a4:	ldrb	w0, [sp, #35]
  4641a8:	cmp	w0, #0x52
  4641ac:	b.eq	4641bc <ferror@plt+0x6184c>  // b.none
  4641b0:	ldrb	w0, [sp, #35]
  4641b4:	cmp	w0, #0x4f
  4641b8:	b.ne	464238 <ferror@plt+0x618c8>  // b.any
  4641bc:	ldrb	w0, [sp, #35]
  4641c0:	cmp	w0, #0x52
  4641c4:	b.ne	4641ec <ferror@plt+0x6187c>  // b.any
  4641c8:	mov	w0, #0x1f                  	// #31
  4641cc:	str	w0, [sp, #36]
  4641d0:	ldr	x0, [sp, #24]
  4641d4:	ldr	w0, [x0, #72]
  4641d8:	add	w0, w0, #0x2
  4641dc:	mov	w1, w0
  4641e0:	ldr	x0, [sp, #24]
  4641e4:	str	w1, [x0, #72]
  4641e8:	b	46420c <ferror@plt+0x6189c>
  4641ec:	mov	w0, #0x20                  	// #32
  4641f0:	str	w0, [sp, #36]
  4641f4:	ldr	x0, [sp, #24]
  4641f8:	ldr	w0, [x0, #72]
  4641fc:	add	w0, w0, #0x3
  464200:	mov	w1, w0
  464204:	ldr	x0, [sp, #24]
  464208:	str	w1, [x0, #72]
  46420c:	ldr	x0, [sp, #24]
  464210:	ldr	x0, [x0, #24]
  464214:	add	x1, x0, #0x1
  464218:	ldr	x0, [sp, #24]
  46421c:	str	x1, [x0, #24]
  464220:	mov	x3, #0x0                   	// #0
  464224:	ldr	x2, [sp, #40]
  464228:	ldr	w1, [sp, #36]
  46422c:	ldr	x0, [sp, #24]
  464230:	bl	460ea4 <ferror@plt+0x5e534>
  464234:	str	x0, [sp, #40]
  464238:	ldr	x0, [sp, #40]
  46423c:	ldp	x29, x30, [sp], #48
  464240:	ret
  464244:	stp	x29, x30, [sp, #-48]!
  464248:	mov	x29, sp
  46424c:	str	x0, [sp, #24]
  464250:	str	xzr, [sp, #40]
  464254:	ldr	x0, [sp, #24]
  464258:	ldr	w0, [x0, #16]
  46425c:	and	w0, w0, #0x40000
  464260:	cmp	w0, #0x0
  464264:	b.ne	464294 <ferror@plt+0x61924>  // b.any
  464268:	ldr	x0, [sp, #24]
  46426c:	ldr	w0, [x0, #84]
  464270:	cmp	w0, #0x800
  464274:	b.ls	464280 <ferror@plt+0x61910>  // b.plast
  464278:	mov	x0, #0x0                   	// #0
  46427c:	b	464384 <ferror@plt+0x61a14>
  464280:	ldr	x0, [sp, #24]
  464284:	ldr	w0, [x0, #84]
  464288:	add	w1, w0, #0x1
  46428c:	ldr	x0, [sp, #24]
  464290:	str	w1, [x0, #84]
  464294:	ldr	x0, [sp, #24]
  464298:	ldr	x0, [x0, #24]
  46429c:	ldrb	w0, [x0]
  4642a0:	cmp	w0, #0x46
  4642a4:	b.ne	4642c4 <ferror@plt+0x61954>  // b.any
  4642a8:	ldr	x0, [sp, #24]
  4642ac:	ldr	x0, [x0, #24]
  4642b0:	add	x1, x0, #0x1
  4642b4:	ldr	x0, [sp, #24]
  4642b8:	str	x1, [x0, #24]
  4642bc:	mov	w0, #0x1                   	// #1
  4642c0:	b	4642c8 <ferror@plt+0x61958>
  4642c4:	mov	w0, #0x0                   	// #0
  4642c8:	cmp	w0, #0x0
  4642cc:	b.eq	464358 <ferror@plt+0x619e8>  // b.none
  4642d0:	ldr	x0, [sp, #24]
  4642d4:	ldr	x0, [x0, #24]
  4642d8:	ldrb	w0, [x0]
  4642dc:	cmp	w0, #0x59
  4642e0:	b.ne	4642f8 <ferror@plt+0x61988>  // b.any
  4642e4:	ldr	x0, [sp, #24]
  4642e8:	ldr	x0, [x0, #24]
  4642ec:	add	x1, x0, #0x1
  4642f0:	ldr	x0, [sp, #24]
  4642f4:	str	x1, [x0, #24]
  4642f8:	mov	w1, #0x1                   	// #1
  4642fc:	ldr	x0, [sp, #24]
  464300:	bl	464500 <ferror@plt+0x61b90>
  464304:	str	x0, [sp, #40]
  464308:	ldr	x1, [sp, #40]
  46430c:	ldr	x0, [sp, #24]
  464310:	bl	46417c <ferror@plt+0x6180c>
  464314:	str	x0, [sp, #40]
  464318:	ldr	x0, [sp, #24]
  46431c:	ldr	x0, [x0, #24]
  464320:	ldrb	w0, [x0]
  464324:	cmp	w0, #0x45
  464328:	b.ne	464348 <ferror@plt+0x619d8>  // b.any
  46432c:	ldr	x0, [sp, #24]
  464330:	ldr	x0, [x0, #24]
  464334:	add	x1, x0, #0x1
  464338:	ldr	x0, [sp, #24]
  46433c:	str	x1, [x0, #24]
  464340:	mov	w0, #0x0                   	// #0
  464344:	b	46434c <ferror@plt+0x619dc>
  464348:	mov	w0, #0x1                   	// #1
  46434c:	cmp	w0, #0x0
  464350:	b.eq	464358 <ferror@plt+0x619e8>  // b.none
  464354:	str	xzr, [sp, #40]
  464358:	ldr	x0, [sp, #24]
  46435c:	ldr	w0, [x0, #16]
  464360:	and	w0, w0, #0x40000
  464364:	cmp	w0, #0x0
  464368:	b.ne	464380 <ferror@plt+0x61a10>  // b.any
  46436c:	ldr	x0, [sp, #24]
  464370:	ldr	w0, [x0, #84]
  464374:	sub	w1, w0, #0x1
  464378:	ldr	x0, [sp, #24]
  46437c:	str	w1, [x0, #84]
  464380:	ldr	x0, [sp, #40]
  464384:	ldp	x29, x30, [sp], #48
  464388:	ret
  46438c:	stp	x29, x30, [sp, #-64]!
  464390:	mov	x29, sp
  464394:	str	x0, [sp, #24]
  464398:	str	xzr, [sp, #32]
  46439c:	add	x0, sp, #0x20
  4643a0:	str	x0, [sp, #56]
  4643a4:	ldr	x0, [sp, #24]
  4643a8:	ldr	x0, [x0, #24]
  4643ac:	ldrb	w0, [x0]
  4643b0:	strb	w0, [sp, #55]
  4643b4:	ldrb	w0, [sp, #55]
  4643b8:	cmp	w0, #0x0
  4643bc:	b.eq	464478 <ferror@plt+0x61b08>  // b.none
  4643c0:	ldrb	w0, [sp, #55]
  4643c4:	cmp	w0, #0x45
  4643c8:	b.eq	464478 <ferror@plt+0x61b08>  // b.none
  4643cc:	ldrb	w0, [sp, #55]
  4643d0:	cmp	w0, #0x2e
  4643d4:	b.eq	464478 <ferror@plt+0x61b08>  // b.none
  4643d8:	ldrb	w0, [sp, #55]
  4643dc:	cmp	w0, #0x52
  4643e0:	b.eq	4643f0 <ferror@plt+0x61a80>  // b.none
  4643e4:	ldrb	w0, [sp, #55]
  4643e8:	cmp	w0, #0x4f
  4643ec:	b.ne	464408 <ferror@plt+0x61a98>  // b.any
  4643f0:	ldr	x0, [sp, #24]
  4643f4:	ldr	x0, [x0, #24]
  4643f8:	add	x0, x0, #0x1
  4643fc:	ldrb	w0, [x0]
  464400:	cmp	w0, #0x45
  464404:	b.eq	464474 <ferror@plt+0x61b04>  // b.none
  464408:	ldr	x0, [sp, #24]
  46440c:	bl	4632b4 <ferror@plt+0x60944>
  464410:	str	x0, [sp, #40]
  464414:	ldr	x0, [sp, #40]
  464418:	cmp	x0, #0x0
  46441c:	b.ne	464428 <ferror@plt+0x61ab8>  // b.any
  464420:	mov	x0, #0x0                   	// #0
  464424:	b	4644f8 <ferror@plt+0x61b88>
  464428:	mov	x3, #0x0                   	// #0
  46442c:	ldr	x2, [sp, #40]
  464430:	mov	w1, #0x2e                  	// #46
  464434:	ldr	x0, [sp, #24]
  464438:	bl	460ea4 <ferror@plt+0x5e534>
  46443c:	mov	x1, x0
  464440:	ldr	x0, [sp, #56]
  464444:	str	x1, [x0]
  464448:	ldr	x0, [sp, #56]
  46444c:	ldr	x0, [x0]
  464450:	cmp	x0, #0x0
  464454:	b.ne	464460 <ferror@plt+0x61af0>  // b.any
  464458:	mov	x0, #0x0                   	// #0
  46445c:	b	4644f8 <ferror@plt+0x61b88>
  464460:	ldr	x0, [sp, #56]
  464464:	ldr	x0, [x0]
  464468:	add	x0, x0, #0x10
  46446c:	str	x0, [sp, #56]
  464470:	b	4643a4 <ferror@plt+0x61a34>
  464474:	nop
  464478:	ldr	x0, [sp, #32]
  46447c:	cmp	x0, #0x0
  464480:	b.ne	46448c <ferror@plt+0x61b1c>  // b.any
  464484:	mov	x0, #0x0                   	// #0
  464488:	b	4644f8 <ferror@plt+0x61b88>
  46448c:	ldr	x0, [sp, #32]
  464490:	ldr	x0, [x0, #16]
  464494:	cmp	x0, #0x0
  464498:	b.ne	4644f4 <ferror@plt+0x61b84>  // b.any
  46449c:	ldr	x0, [sp, #32]
  4644a0:	ldr	x0, [x0, #8]
  4644a4:	ldr	w0, [x0]
  4644a8:	cmp	w0, #0x27
  4644ac:	b.ne	4644f4 <ferror@plt+0x61b84>  // b.any
  4644b0:	ldr	x0, [sp, #32]
  4644b4:	ldr	x0, [x0, #8]
  4644b8:	ldr	x0, [x0, #8]
  4644bc:	ldr	w0, [x0, #28]
  4644c0:	cmp	w0, #0x9
  4644c4:	b.ne	4644f4 <ferror@plt+0x61b84>  // b.any
  4644c8:	ldr	x0, [sp, #24]
  4644cc:	ldr	w1, [x0, #72]
  4644d0:	ldr	x0, [sp, #32]
  4644d4:	ldr	x0, [x0, #8]
  4644d8:	ldr	x0, [x0, #8]
  4644dc:	ldr	w0, [x0, #8]
  4644e0:	sub	w1, w1, w0
  4644e4:	ldr	x0, [sp, #24]
  4644e8:	str	w1, [x0, #72]
  4644ec:	ldr	x0, [sp, #32]
  4644f0:	str	xzr, [x0, #8]
  4644f4:	ldr	x0, [sp, #32]
  4644f8:	ldp	x29, x30, [sp], #64
  4644fc:	ret
  464500:	stp	x29, x30, [sp, #-64]!
  464504:	mov	x29, sp
  464508:	str	x0, [sp, #24]
  46450c:	str	w1, [sp, #20]
  464510:	ldr	x0, [sp, #24]
  464514:	ldr	x0, [x0, #24]
  464518:	ldrb	w0, [x0]
  46451c:	strb	w0, [sp, #55]
  464520:	ldrb	w0, [sp, #55]
  464524:	cmp	w0, #0x4a
  464528:	b.ne	464548 <ferror@plt+0x61bd8>  // b.any
  46452c:	ldr	x0, [sp, #24]
  464530:	ldr	x0, [x0, #24]
  464534:	add	x1, x0, #0x1
  464538:	ldr	x0, [sp, #24]
  46453c:	str	x1, [x0, #24]
  464540:	mov	w0, #0x1                   	// #1
  464544:	str	w0, [sp, #20]
  464548:	ldr	w0, [sp, #20]
  46454c:	cmp	w0, #0x0
  464550:	b.eq	464574 <ferror@plt+0x61c04>  // b.none
  464554:	ldr	x0, [sp, #24]
  464558:	bl	4632b4 <ferror@plt+0x60944>
  46455c:	str	x0, [sp, #56]
  464560:	ldr	x0, [sp, #56]
  464564:	cmp	x0, #0x0
  464568:	b.ne	464578 <ferror@plt+0x61c08>  // b.any
  46456c:	mov	x0, #0x0                   	// #0
  464570:	b	4645ac <ferror@plt+0x61c3c>
  464574:	str	xzr, [sp, #56]
  464578:	ldr	x0, [sp, #24]
  46457c:	bl	46438c <ferror@plt+0x61a1c>
  464580:	str	x0, [sp, #40]
  464584:	ldr	x0, [sp, #40]
  464588:	cmp	x0, #0x0
  46458c:	b.ne	464598 <ferror@plt+0x61c28>  // b.any
  464590:	mov	x0, #0x0                   	// #0
  464594:	b	4645ac <ferror@plt+0x61c3c>
  464598:	ldr	x3, [sp, #40]
  46459c:	ldr	x2, [sp, #56]
  4645a0:	mov	w1, #0x29                  	// #41
  4645a4:	ldr	x0, [sp, #24]
  4645a8:	bl	460ea4 <ferror@plt+0x5e534>
  4645ac:	ldp	x29, x30, [sp], #64
  4645b0:	ret
  4645b4:	stp	x29, x30, [sp, #-32]!
  4645b8:	mov	x29, sp
  4645bc:	str	x0, [sp, #24]
  4645c0:	ldr	x0, [sp, #24]
  4645c4:	bl	461820 <ferror@plt+0x5eeb0>
  4645c8:	ldp	x29, x30, [sp], #32
  4645cc:	ret
  4645d0:	stp	x29, x30, [sp, #-64]!
  4645d4:	mov	x29, sp
  4645d8:	str	x0, [sp, #24]
  4645dc:	ldr	x0, [sp, #24]
  4645e0:	ldr	x0, [x0, #24]
  4645e4:	ldrb	w0, [x0]
  4645e8:	cmp	w0, #0x41
  4645ec:	b.ne	46460c <ferror@plt+0x61c9c>  // b.any
  4645f0:	ldr	x0, [sp, #24]
  4645f4:	ldr	x0, [x0, #24]
  4645f8:	add	x1, x0, #0x1
  4645fc:	ldr	x0, [sp, #24]
  464600:	str	x1, [x0, #24]
  464604:	mov	w0, #0x0                   	// #0
  464608:	b	464610 <ferror@plt+0x61ca0>
  46460c:	mov	w0, #0x1                   	// #1
  464610:	cmp	w0, #0x0
  464614:	b.eq	464620 <ferror@plt+0x61cb0>  // b.none
  464618:	mov	x0, #0x0                   	// #0
  46461c:	b	464760 <ferror@plt+0x61df0>
  464620:	ldr	x0, [sp, #24]
  464624:	ldr	x0, [x0, #24]
  464628:	ldrb	w0, [x0]
  46462c:	strb	w0, [sp, #55]
  464630:	ldrb	w0, [sp, #55]
  464634:	cmp	w0, #0x5f
  464638:	b.ne	464644 <ferror@plt+0x61cd4>  // b.any
  46463c:	str	xzr, [sp, #56]
  464640:	b	464700 <ferror@plt+0x61d90>
  464644:	ldrb	w0, [sp, #55]
  464648:	cmp	w0, #0x2f
  46464c:	b.ls	4646dc <ferror@plt+0x61d6c>  // b.plast
  464650:	ldrb	w0, [sp, #55]
  464654:	cmp	w0, #0x39
  464658:	b.hi	4646dc <ferror@plt+0x61d6c>  // b.pmore
  46465c:	ldr	x0, [sp, #24]
  464660:	ldr	x0, [x0, #24]
  464664:	str	x0, [sp, #40]
  464668:	ldr	x0, [sp, #24]
  46466c:	ldr	x0, [x0, #24]
  464670:	add	x1, x0, #0x1
  464674:	ldr	x0, [sp, #24]
  464678:	str	x1, [x0, #24]
  46467c:	ldr	x0, [sp, #24]
  464680:	ldr	x0, [x0, #24]
  464684:	ldrb	w0, [x0]
  464688:	strb	w0, [sp, #55]
  46468c:	ldrb	w0, [sp, #55]
  464690:	cmp	w0, #0x2f
  464694:	b.ls	4646a4 <ferror@plt+0x61d34>  // b.plast
  464698:	ldrb	w0, [sp, #55]
  46469c:	cmp	w0, #0x39
  4646a0:	b.ls	464668 <ferror@plt+0x61cf8>  // b.plast
  4646a4:	ldr	x0, [sp, #24]
  4646a8:	ldr	x1, [x0, #24]
  4646ac:	ldr	x0, [sp, #40]
  4646b0:	sub	x0, x1, x0
  4646b4:	mov	w2, w0
  4646b8:	ldr	x1, [sp, #40]
  4646bc:	ldr	x0, [sp, #24]
  4646c0:	bl	461018 <ferror@plt+0x5e6a8>
  4646c4:	str	x0, [sp, #56]
  4646c8:	ldr	x0, [sp, #56]
  4646cc:	cmp	x0, #0x0
  4646d0:	b.ne	4646fc <ferror@plt+0x61d8c>  // b.any
  4646d4:	mov	x0, #0x0                   	// #0
  4646d8:	b	464760 <ferror@plt+0x61df0>
  4646dc:	ldr	x0, [sp, #24]
  4646e0:	bl	465748 <ferror@plt+0x62dd8>
  4646e4:	str	x0, [sp, #56]
  4646e8:	ldr	x0, [sp, #56]
  4646ec:	cmp	x0, #0x0
  4646f0:	b.ne	464700 <ferror@plt+0x61d90>  // b.any
  4646f4:	mov	x0, #0x0                   	// #0
  4646f8:	b	464760 <ferror@plt+0x61df0>
  4646fc:	nop
  464700:	ldr	x0, [sp, #24]
  464704:	ldr	x0, [x0, #24]
  464708:	ldrb	w0, [x0]
  46470c:	cmp	w0, #0x5f
  464710:	b.ne	464730 <ferror@plt+0x61dc0>  // b.any
  464714:	ldr	x0, [sp, #24]
  464718:	ldr	x0, [x0, #24]
  46471c:	add	x1, x0, #0x1
  464720:	ldr	x0, [sp, #24]
  464724:	str	x1, [x0, #24]
  464728:	mov	w0, #0x0                   	// #0
  46472c:	b	464734 <ferror@plt+0x61dc4>
  464730:	mov	w0, #0x1                   	// #1
  464734:	cmp	w0, #0x0
  464738:	b.eq	464744 <ferror@plt+0x61dd4>  // b.none
  46473c:	mov	x0, #0x0                   	// #0
  464740:	b	464760 <ferror@plt+0x61df0>
  464744:	ldr	x0, [sp, #24]
  464748:	bl	4632b4 <ferror@plt+0x60944>
  46474c:	mov	x3, x0
  464750:	ldr	x2, [sp, #56]
  464754:	mov	w1, #0x2a                  	// #42
  464758:	ldr	x0, [sp, #24]
  46475c:	bl	460ea4 <ferror@plt+0x5e534>
  464760:	ldp	x29, x30, [sp], #64
  464764:	ret
  464768:	stp	x29, x30, [sp, #-48]!
  46476c:	mov	x29, sp
  464770:	str	x0, [sp, #24]
  464774:	ldr	x0, [sp, #24]
  464778:	ldr	x0, [x0, #24]
  46477c:	ldrb	w0, [x0]
  464780:	strb	w0, [sp, #39]
  464784:	ldrb	w0, [sp, #39]
  464788:	cmp	w0, #0x5f
  46478c:	b.ne	4647b4 <ferror@plt+0x61e44>  // b.any
  464790:	ldr	x0, [sp, #24]
  464794:	ldr	x0, [x0, #24]
  464798:	add	x1, x0, #0x1
  46479c:	ldr	x0, [sp, #24]
  4647a0:	str	x1, [x0, #24]
  4647a4:	ldr	x0, [sp, #24]
  4647a8:	bl	465748 <ferror@plt+0x62dd8>
  4647ac:	str	x0, [sp, #40]
  4647b0:	b	4647c0 <ferror@plt+0x61e50>
  4647b4:	ldr	x0, [sp, #24]
  4647b8:	bl	462120 <ferror@plt+0x5f7b0>
  4647bc:	str	x0, [sp, #40]
  4647c0:	ldr	x0, [sp, #40]
  4647c4:	cmp	x0, #0x0
  4647c8:	b.ne	4647d4 <ferror@plt+0x61e64>  // b.any
  4647cc:	mov	x0, #0x0                   	// #0
  4647d0:	b	464834 <ferror@plt+0x61ec4>
  4647d4:	ldr	x0, [sp, #24]
  4647d8:	ldr	x0, [x0, #24]
  4647dc:	ldrb	w0, [x0]
  4647e0:	cmp	w0, #0x5f
  4647e4:	b.ne	464804 <ferror@plt+0x61e94>  // b.any
  4647e8:	ldr	x0, [sp, #24]
  4647ec:	ldr	x0, [x0, #24]
  4647f0:	add	x1, x0, #0x1
  4647f4:	ldr	x0, [sp, #24]
  4647f8:	str	x1, [x0, #24]
  4647fc:	mov	w0, #0x0                   	// #0
  464800:	b	464808 <ferror@plt+0x61e98>
  464804:	mov	w0, #0x1                   	// #1
  464808:	cmp	w0, #0x0
  46480c:	b.eq	464818 <ferror@plt+0x61ea8>  // b.none
  464810:	mov	x0, #0x0                   	// #0
  464814:	b	464834 <ferror@plt+0x61ec4>
  464818:	ldr	x0, [sp, #24]
  46481c:	bl	4632b4 <ferror@plt+0x60944>
  464820:	mov	x3, x0
  464824:	ldr	x2, [sp, #40]
  464828:	mov	w1, #0x2d                  	// #45
  46482c:	ldr	x0, [sp, #24]
  464830:	bl	460ea4 <ferror@plt+0x5e534>
  464834:	ldp	x29, x30, [sp], #48
  464838:	ret
  46483c:	stp	x29, x30, [sp, #-48]!
  464840:	mov	x29, sp
  464844:	str	x0, [sp, #24]
  464848:	ldr	x0, [sp, #24]
  46484c:	ldr	x0, [x0, #24]
  464850:	ldrb	w0, [x0]
  464854:	cmp	w0, #0x4d
  464858:	b.ne	464878 <ferror@plt+0x61f08>  // b.any
  46485c:	ldr	x0, [sp, #24]
  464860:	ldr	x0, [x0, #24]
  464864:	add	x1, x0, #0x1
  464868:	ldr	x0, [sp, #24]
  46486c:	str	x1, [x0, #24]
  464870:	mov	w0, #0x0                   	// #0
  464874:	b	46487c <ferror@plt+0x61f0c>
  464878:	mov	w0, #0x1                   	// #1
  46487c:	cmp	w0, #0x0
  464880:	b.eq	46488c <ferror@plt+0x61f1c>  // b.none
  464884:	mov	x0, #0x0                   	// #0
  464888:	b	4648e0 <ferror@plt+0x61f70>
  46488c:	ldr	x0, [sp, #24]
  464890:	bl	4632b4 <ferror@plt+0x60944>
  464894:	str	x0, [sp, #40]
  464898:	ldr	x0, [sp, #40]
  46489c:	cmp	x0, #0x0
  4648a0:	b.ne	4648ac <ferror@plt+0x61f3c>  // b.any
  4648a4:	mov	x0, #0x0                   	// #0
  4648a8:	b	4648e0 <ferror@plt+0x61f70>
  4648ac:	ldr	x0, [sp, #24]
  4648b0:	bl	4632b4 <ferror@plt+0x60944>
  4648b4:	str	x0, [sp, #32]
  4648b8:	ldr	x0, [sp, #32]
  4648bc:	cmp	x0, #0x0
  4648c0:	b.ne	4648cc <ferror@plt+0x61f5c>  // b.any
  4648c4:	mov	x0, #0x0                   	// #0
  4648c8:	b	4648e0 <ferror@plt+0x61f70>
  4648cc:	ldr	x3, [sp, #32]
  4648d0:	ldr	x2, [sp, #40]
  4648d4:	mov	w1, #0x2b                  	// #43
  4648d8:	ldr	x0, [sp, #24]
  4648dc:	bl	460ea4 <ferror@plt+0x5e534>
  4648e0:	ldp	x29, x30, [sp], #48
  4648e4:	ret
  4648e8:	stp	x29, x30, [sp, #-48]!
  4648ec:	mov	x29, sp
  4648f0:	str	x0, [sp, #24]
  4648f4:	ldr	x0, [sp, #24]
  4648f8:	ldr	x0, [x0, #24]
  4648fc:	ldrb	w0, [x0]
  464900:	cmp	w0, #0x5f
  464904:	b.ne	464910 <ferror@plt+0x61fa0>  // b.any
  464908:	str	wzr, [sp, #44]
  46490c:	b	46493c <ferror@plt+0x61fcc>
  464910:	ldr	x0, [sp, #24]
  464914:	ldr	x0, [x0, #24]
  464918:	ldrb	w0, [x0]
  46491c:	cmp	w0, #0x6e
  464920:	b.ne	46492c <ferror@plt+0x61fbc>  // b.any
  464924:	mov	w0, #0xffffffff            	// #-1
  464928:	b	46497c <ferror@plt+0x6200c>
  46492c:	ldr	x0, [sp, #24]
  464930:	bl	461ff8 <ferror@plt+0x5f688>
  464934:	add	w0, w0, #0x1
  464938:	str	w0, [sp, #44]
  46493c:	ldr	w0, [sp, #44]
  464940:	cmp	w0, #0x0
  464944:	b.lt	464978 <ferror@plt+0x62008>  // b.tstop
  464948:	ldr	x0, [sp, #24]
  46494c:	ldr	x0, [x0, #24]
  464950:	ldrb	w0, [x0]
  464954:	cmp	w0, #0x5f
  464958:	b.ne	464978 <ferror@plt+0x62008>  // b.any
  46495c:	ldr	x0, [sp, #24]
  464960:	ldr	x0, [x0, #24]
  464964:	add	x1, x0, #0x1
  464968:	ldr	x0, [sp, #24]
  46496c:	str	x1, [x0, #24]
  464970:	ldr	w0, [sp, #44]
  464974:	b	46497c <ferror@plt+0x6200c>
  464978:	mov	w0, #0xffffffff            	// #-1
  46497c:	ldp	x29, x30, [sp], #48
  464980:	ret
  464984:	stp	x29, x30, [sp, #-48]!
  464988:	mov	x29, sp
  46498c:	str	x0, [sp, #24]
  464990:	ldr	x0, [sp, #24]
  464994:	ldr	x0, [x0, #24]
  464998:	ldrb	w0, [x0]
  46499c:	cmp	w0, #0x54
  4649a0:	b.ne	4649c0 <ferror@plt+0x62050>  // b.any
  4649a4:	ldr	x0, [sp, #24]
  4649a8:	ldr	x0, [x0, #24]
  4649ac:	add	x1, x0, #0x1
  4649b0:	ldr	x0, [sp, #24]
  4649b4:	str	x1, [x0, #24]
  4649b8:	mov	w0, #0x0                   	// #0
  4649bc:	b	4649c4 <ferror@plt+0x62054>
  4649c0:	mov	w0, #0x1                   	// #1
  4649c4:	cmp	w0, #0x0
  4649c8:	b.eq	4649d4 <ferror@plt+0x62064>  // b.none
  4649cc:	mov	x0, #0x0                   	// #0
  4649d0:	b	464a00 <ferror@plt+0x62090>
  4649d4:	ldr	x0, [sp, #24]
  4649d8:	bl	4648e8 <ferror@plt+0x61f78>
  4649dc:	str	w0, [sp, #44]
  4649e0:	ldr	w0, [sp, #44]
  4649e4:	cmp	w0, #0x0
  4649e8:	b.ge	4649f4 <ferror@plt+0x62084>  // b.tcont
  4649ec:	mov	x0, #0x0                   	// #0
  4649f0:	b	464a00 <ferror@plt+0x62090>
  4649f4:	ldr	w1, [sp, #44]
  4649f8:	ldr	x0, [sp, #24]
  4649fc:	bl	461250 <ferror@plt+0x5e8e0>
  464a00:	ldp	x29, x30, [sp], #48
  464a04:	ret
  464a08:	stp	x29, x30, [sp, #-32]!
  464a0c:	mov	x29, sp
  464a10:	str	x0, [sp, #24]
  464a14:	ldr	x0, [sp, #24]
  464a18:	ldr	x0, [x0, #24]
  464a1c:	ldrb	w0, [x0]
  464a20:	cmp	w0, #0x49
  464a24:	b.eq	464a44 <ferror@plt+0x620d4>  // b.none
  464a28:	ldr	x0, [sp, #24]
  464a2c:	ldr	x0, [x0, #24]
  464a30:	ldrb	w0, [x0]
  464a34:	cmp	w0, #0x4a
  464a38:	b.eq	464a44 <ferror@plt+0x620d4>  // b.none
  464a3c:	mov	x0, #0x0                   	// #0
  464a40:	b	464a60 <ferror@plt+0x620f0>
  464a44:	ldr	x0, [sp, #24]
  464a48:	ldr	x0, [x0, #24]
  464a4c:	add	x1, x0, #0x1
  464a50:	ldr	x0, [sp, #24]
  464a54:	str	x1, [x0, #24]
  464a58:	ldr	x0, [sp, #24]
  464a5c:	bl	464a68 <ferror@plt+0x620f8>
  464a60:	ldp	x29, x30, [sp], #32
  464a64:	ret
  464a68:	stp	x29, x30, [sp, #-64]!
  464a6c:	mov	x29, sp
  464a70:	str	x0, [sp, #24]
  464a74:	ldr	x0, [sp, #24]
  464a78:	ldr	x0, [x0, #64]
  464a7c:	str	x0, [sp, #48]
  464a80:	ldr	x0, [sp, #24]
  464a84:	ldr	x0, [x0, #24]
  464a88:	ldrb	w0, [x0]
  464a8c:	cmp	w0, #0x45
  464a90:	b.ne	464ac0 <ferror@plt+0x62150>  // b.any
  464a94:	ldr	x0, [sp, #24]
  464a98:	ldr	x0, [x0, #24]
  464a9c:	add	x1, x0, #0x1
  464aa0:	ldr	x0, [sp, #24]
  464aa4:	str	x1, [x0, #24]
  464aa8:	mov	x3, #0x0                   	// #0
  464aac:	mov	x2, #0x0                   	// #0
  464ab0:	mov	w1, #0x2f                  	// #47
  464ab4:	ldr	x0, [sp, #24]
  464ab8:	bl	460ea4 <ferror@plt+0x5e534>
  464abc:	b	464b70 <ferror@plt+0x62200>
  464ac0:	str	xzr, [sp, #32]
  464ac4:	add	x0, sp, #0x20
  464ac8:	str	x0, [sp, #56]
  464acc:	ldr	x0, [sp, #24]
  464ad0:	bl	464b78 <ferror@plt+0x62208>
  464ad4:	str	x0, [sp, #40]
  464ad8:	ldr	x0, [sp, #40]
  464adc:	cmp	x0, #0x0
  464ae0:	b.ne	464aec <ferror@plt+0x6217c>  // b.any
  464ae4:	mov	x0, #0x0                   	// #0
  464ae8:	b	464b70 <ferror@plt+0x62200>
  464aec:	mov	x3, #0x0                   	// #0
  464af0:	ldr	x2, [sp, #40]
  464af4:	mov	w1, #0x2f                  	// #47
  464af8:	ldr	x0, [sp, #24]
  464afc:	bl	460ea4 <ferror@plt+0x5e534>
  464b00:	mov	x1, x0
  464b04:	ldr	x0, [sp, #56]
  464b08:	str	x1, [x0]
  464b0c:	ldr	x0, [sp, #56]
  464b10:	ldr	x0, [x0]
  464b14:	cmp	x0, #0x0
  464b18:	b.ne	464b24 <ferror@plt+0x621b4>  // b.any
  464b1c:	mov	x0, #0x0                   	// #0
  464b20:	b	464b70 <ferror@plt+0x62200>
  464b24:	ldr	x0, [sp, #56]
  464b28:	ldr	x0, [x0]
  464b2c:	add	x0, x0, #0x10
  464b30:	str	x0, [sp, #56]
  464b34:	ldr	x0, [sp, #24]
  464b38:	ldr	x0, [x0, #24]
  464b3c:	ldrb	w0, [x0]
  464b40:	cmp	w0, #0x45
  464b44:	b.ne	464acc <ferror@plt+0x6215c>  // b.any
  464b48:	ldr	x0, [sp, #24]
  464b4c:	ldr	x0, [x0, #24]
  464b50:	add	x1, x0, #0x1
  464b54:	ldr	x0, [sp, #24]
  464b58:	str	x1, [x0, #24]
  464b5c:	nop
  464b60:	ldr	x0, [sp, #24]
  464b64:	ldr	x1, [sp, #48]
  464b68:	str	x1, [x0, #64]
  464b6c:	ldr	x0, [sp, #32]
  464b70:	ldp	x29, x30, [sp], #64
  464b74:	ret
  464b78:	stp	x29, x30, [sp, #-48]!
  464b7c:	mov	x29, sp
  464b80:	str	x0, [sp, #24]
  464b84:	ldr	x0, [sp, #24]
  464b88:	ldr	x0, [x0, #24]
  464b8c:	ldrb	w0, [x0]
  464b90:	cmp	w0, #0x58
  464b94:	b.eq	464bc0 <ferror@plt+0x62250>  // b.none
  464b98:	cmp	w0, #0x58
  464b9c:	b.gt	464c44 <ferror@plt+0x622d4>
  464ba0:	cmp	w0, #0x4a
  464ba4:	b.gt	464bb4 <ferror@plt+0x62244>
  464ba8:	cmp	w0, #0x49
  464bac:	b.ge	464c38 <ferror@plt+0x622c8>  // b.tcont
  464bb0:	b	464c44 <ferror@plt+0x622d4>
  464bb4:	cmp	w0, #0x4c
  464bb8:	b.eq	464c2c <ferror@plt+0x622bc>  // b.none
  464bbc:	b	464c44 <ferror@plt+0x622d4>
  464bc0:	ldr	x0, [sp, #24]
  464bc4:	ldr	x0, [x0, #24]
  464bc8:	add	x1, x0, #0x1
  464bcc:	ldr	x0, [sp, #24]
  464bd0:	str	x1, [x0, #24]
  464bd4:	ldr	x0, [sp, #24]
  464bd8:	bl	465748 <ferror@plt+0x62dd8>
  464bdc:	str	x0, [sp, #40]
  464be0:	ldr	x0, [sp, #24]
  464be4:	ldr	x0, [x0, #24]
  464be8:	ldrb	w0, [x0]
  464bec:	cmp	w0, #0x45
  464bf0:	b.ne	464c10 <ferror@plt+0x622a0>  // b.any
  464bf4:	ldr	x0, [sp, #24]
  464bf8:	ldr	x0, [x0, #24]
  464bfc:	add	x1, x0, #0x1
  464c00:	ldr	x0, [sp, #24]
  464c04:	str	x1, [x0, #24]
  464c08:	mov	w0, #0x0                   	// #0
  464c0c:	b	464c14 <ferror@plt+0x622a4>
  464c10:	mov	w0, #0x1                   	// #1
  464c14:	cmp	w0, #0x0
  464c18:	b.eq	464c24 <ferror@plt+0x622b4>  // b.none
  464c1c:	mov	x0, #0x0                   	// #0
  464c20:	b	464c4c <ferror@plt+0x622dc>
  464c24:	ldr	x0, [sp, #40]
  464c28:	b	464c4c <ferror@plt+0x622dc>
  464c2c:	ldr	x0, [sp, #24]
  464c30:	bl	465790 <ferror@plt+0x62e20>
  464c34:	b	464c4c <ferror@plt+0x622dc>
  464c38:	ldr	x0, [sp, #24]
  464c3c:	bl	464a08 <ferror@plt+0x62098>
  464c40:	b	464c4c <ferror@plt+0x622dc>
  464c44:	ldr	x0, [sp, #24]
  464c48:	bl	4632b4 <ferror@plt+0x60944>
  464c4c:	ldp	x29, x30, [sp], #48
  464c50:	ret
  464c54:	stp	x29, x30, [sp, #-64]!
  464c58:	mov	x29, sp
  464c5c:	str	x0, [sp, #24]
  464c60:	strb	w1, [sp, #23]
  464c64:	str	xzr, [sp, #40]
  464c68:	add	x0, sp, #0x28
  464c6c:	str	x0, [sp, #56]
  464c70:	ldr	x0, [sp, #24]
  464c74:	ldr	x0, [x0, #24]
  464c78:	ldrb	w0, [x0]
  464c7c:	ldrb	w1, [sp, #23]
  464c80:	cmp	w1, w0
  464c84:	b.ne	464cb4 <ferror@plt+0x62344>  // b.any
  464c88:	ldr	x0, [sp, #24]
  464c8c:	ldr	x0, [x0, #24]
  464c90:	add	x1, x0, #0x1
  464c94:	ldr	x0, [sp, #24]
  464c98:	str	x1, [x0, #24]
  464c9c:	mov	x3, #0x0                   	// #0
  464ca0:	mov	x2, #0x0                   	// #0
  464ca4:	mov	w1, #0x2e                  	// #46
  464ca8:	ldr	x0, [sp, #24]
  464cac:	bl	460ea4 <ferror@plt+0x5e534>
  464cb0:	b	464d50 <ferror@plt+0x623e0>
  464cb4:	ldr	x0, [sp, #24]
  464cb8:	bl	465748 <ferror@plt+0x62dd8>
  464cbc:	str	x0, [sp, #48]
  464cc0:	ldr	x0, [sp, #48]
  464cc4:	cmp	x0, #0x0
  464cc8:	b.ne	464cd4 <ferror@plt+0x62364>  // b.any
  464ccc:	mov	x0, #0x0                   	// #0
  464cd0:	b	464d50 <ferror@plt+0x623e0>
  464cd4:	mov	x3, #0x0                   	// #0
  464cd8:	ldr	x2, [sp, #48]
  464cdc:	mov	w1, #0x2e                  	// #46
  464ce0:	ldr	x0, [sp, #24]
  464ce4:	bl	460ea4 <ferror@plt+0x5e534>
  464ce8:	mov	x1, x0
  464cec:	ldr	x0, [sp, #56]
  464cf0:	str	x1, [x0]
  464cf4:	ldr	x0, [sp, #56]
  464cf8:	ldr	x0, [x0]
  464cfc:	cmp	x0, #0x0
  464d00:	b.ne	464d0c <ferror@plt+0x6239c>  // b.any
  464d04:	mov	x0, #0x0                   	// #0
  464d08:	b	464d50 <ferror@plt+0x623e0>
  464d0c:	ldr	x0, [sp, #56]
  464d10:	ldr	x0, [x0]
  464d14:	add	x0, x0, #0x10
  464d18:	str	x0, [sp, #56]
  464d1c:	ldr	x0, [sp, #24]
  464d20:	ldr	x0, [x0, #24]
  464d24:	ldrb	w0, [x0]
  464d28:	ldrb	w1, [sp, #23]
  464d2c:	cmp	w1, w0
  464d30:	b.ne	464cb4 <ferror@plt+0x62344>  // b.any
  464d34:	ldr	x0, [sp, #24]
  464d38:	ldr	x0, [x0, #24]
  464d3c:	add	x1, x0, #0x1
  464d40:	ldr	x0, [sp, #24]
  464d44:	str	x1, [x0, #24]
  464d48:	nop
  464d4c:	ldr	x0, [sp, #40]
  464d50:	ldp	x29, x30, [sp], #64
  464d54:	ret
  464d58:	sub	sp, sp, #0x20
  464d5c:	str	x0, [sp, #8]
  464d60:	ldr	x0, [sp, #8]
  464d64:	ldr	x0, [x0, #8]
  464d68:	ldr	x0, [x0]
  464d6c:	str	x0, [sp, #24]
  464d70:	ldr	x0, [sp, #24]
  464d74:	add	x0, x0, #0x1
  464d78:	ldrb	w0, [x0]
  464d7c:	cmp	w0, #0x63
  464d80:	b.ne	464dcc <ferror@plt+0x6245c>  // b.any
  464d84:	ldr	x0, [sp, #24]
  464d88:	ldrb	w0, [x0]
  464d8c:	cmp	w0, #0x73
  464d90:	b.eq	464dc4 <ferror@plt+0x62454>  // b.none
  464d94:	ldr	x0, [sp, #24]
  464d98:	ldrb	w0, [x0]
  464d9c:	cmp	w0, #0x64
  464da0:	b.eq	464dc4 <ferror@plt+0x62454>  // b.none
  464da4:	ldr	x0, [sp, #24]
  464da8:	ldrb	w0, [x0]
  464dac:	cmp	w0, #0x63
  464db0:	b.eq	464dc4 <ferror@plt+0x62454>  // b.none
  464db4:	ldr	x0, [sp, #24]
  464db8:	ldrb	w0, [x0]
  464dbc:	cmp	w0, #0x72
  464dc0:	b.ne	464dcc <ferror@plt+0x6245c>  // b.any
  464dc4:	mov	w0, #0x1                   	// #1
  464dc8:	b	464dd0 <ferror@plt+0x62460>
  464dcc:	mov	w0, #0x0                   	// #0
  464dd0:	add	sp, sp, #0x20
  464dd4:	ret
  464dd8:	stp	x29, x30, [sp, #-160]!
  464ddc:	mov	x29, sp
  464de0:	str	x0, [sp, #24]
  464de4:	ldr	x0, [sp, #24]
  464de8:	ldr	x0, [x0, #24]
  464dec:	ldrb	w0, [x0]
  464df0:	strb	w0, [sp, #71]
  464df4:	ldrb	w0, [sp, #71]
  464df8:	cmp	w0, #0x4c
  464dfc:	b.ne	464e0c <ferror@plt+0x6249c>  // b.any
  464e00:	ldr	x0, [sp, #24]
  464e04:	bl	465790 <ferror@plt+0x62e20>
  464e08:	b	465740 <ferror@plt+0x62dd0>
  464e0c:	ldrb	w0, [sp, #71]
  464e10:	cmp	w0, #0x54
  464e14:	b.ne	464e24 <ferror@plt+0x624b4>  // b.any
  464e18:	ldr	x0, [sp, #24]
  464e1c:	bl	464984 <ferror@plt+0x62014>
  464e20:	b	465740 <ferror@plt+0x62dd0>
  464e24:	ldrb	w0, [sp, #71]
  464e28:	cmp	w0, #0x73
  464e2c:	b.ne	464ed4 <ferror@plt+0x62564>  // b.any
  464e30:	ldr	x0, [sp, #24]
  464e34:	ldr	x0, [x0, #24]
  464e38:	add	x0, x0, #0x1
  464e3c:	ldrb	w0, [x0]
  464e40:	cmp	w0, #0x72
  464e44:	b.ne	464ed4 <ferror@plt+0x62564>  // b.any
  464e48:	ldr	x0, [sp, #24]
  464e4c:	ldr	x0, [x0, #24]
  464e50:	add	x1, x0, #0x2
  464e54:	ldr	x0, [sp, #24]
  464e58:	str	x1, [x0, #24]
  464e5c:	ldr	x0, [sp, #24]
  464e60:	bl	4632b4 <ferror@plt+0x60944>
  464e64:	str	x0, [sp, #56]
  464e68:	ldr	x0, [sp, #24]
  464e6c:	bl	461d60 <ferror@plt+0x5f3f0>
  464e70:	str	x0, [sp, #48]
  464e74:	ldr	x0, [sp, #24]
  464e78:	ldr	x0, [x0, #24]
  464e7c:	ldrb	w0, [x0]
  464e80:	cmp	w0, #0x49
  464e84:	b.eq	464ea0 <ferror@plt+0x62530>  // b.none
  464e88:	ldr	x3, [sp, #48]
  464e8c:	ldr	x2, [sp, #56]
  464e90:	mov	w1, #0x1                   	// #1
  464e94:	ldr	x0, [sp, #24]
  464e98:	bl	460ea4 <ferror@plt+0x5e534>
  464e9c:	b	465740 <ferror@plt+0x62dd0>
  464ea0:	ldr	x0, [sp, #24]
  464ea4:	bl	464a08 <ferror@plt+0x62098>
  464ea8:	mov	x3, x0
  464eac:	ldr	x2, [sp, #48]
  464eb0:	mov	w1, #0x4                   	// #4
  464eb4:	ldr	x0, [sp, #24]
  464eb8:	bl	460ea4 <ferror@plt+0x5e534>
  464ebc:	mov	x3, x0
  464ec0:	ldr	x2, [sp, #56]
  464ec4:	mov	w1, #0x1                   	// #1
  464ec8:	ldr	x0, [sp, #24]
  464ecc:	bl	460ea4 <ferror@plt+0x5e534>
  464ed0:	b	465740 <ferror@plt+0x62dd0>
  464ed4:	ldrb	w0, [sp, #71]
  464ed8:	cmp	w0, #0x73
  464edc:	b.ne	464f2c <ferror@plt+0x625bc>  // b.any
  464ee0:	ldr	x0, [sp, #24]
  464ee4:	ldr	x0, [x0, #24]
  464ee8:	add	x0, x0, #0x1
  464eec:	ldrb	w0, [x0]
  464ef0:	cmp	w0, #0x70
  464ef4:	b.ne	464f2c <ferror@plt+0x625bc>  // b.any
  464ef8:	ldr	x0, [sp, #24]
  464efc:	ldr	x0, [x0, #24]
  464f00:	add	x1, x0, #0x2
  464f04:	ldr	x0, [sp, #24]
  464f08:	str	x1, [x0, #24]
  464f0c:	ldr	x0, [sp, #24]
  464f10:	bl	464dd8 <ferror@plt+0x62468>
  464f14:	mov	x3, #0x0                   	// #0
  464f18:	mov	x2, x0
  464f1c:	mov	w1, #0x4b                  	// #75
  464f20:	ldr	x0, [sp, #24]
  464f24:	bl	460ea4 <ferror@plt+0x5e534>
  464f28:	b	465740 <ferror@plt+0x62dd0>
  464f2c:	ldrb	w0, [sp, #71]
  464f30:	cmp	w0, #0x66
  464f34:	b.ne	464fe0 <ferror@plt+0x62670>  // b.any
  464f38:	ldr	x0, [sp, #24]
  464f3c:	ldr	x0, [x0, #24]
  464f40:	add	x0, x0, #0x1
  464f44:	ldrb	w0, [x0]
  464f48:	cmp	w0, #0x70
  464f4c:	b.ne	464fe0 <ferror@plt+0x62670>  // b.any
  464f50:	ldr	x0, [sp, #24]
  464f54:	ldr	x0, [x0, #24]
  464f58:	add	x1, x0, #0x2
  464f5c:	ldr	x0, [sp, #24]
  464f60:	str	x1, [x0, #24]
  464f64:	ldr	x0, [sp, #24]
  464f68:	ldr	x0, [x0, #24]
  464f6c:	ldrb	w0, [x0]
  464f70:	cmp	w0, #0x54
  464f74:	b.ne	464f94 <ferror@plt+0x62624>  // b.any
  464f78:	ldr	x0, [sp, #24]
  464f7c:	ldr	x0, [x0, #24]
  464f80:	add	x1, x0, #0x1
  464f84:	ldr	x0, [sp, #24]
  464f88:	str	x1, [x0, #24]
  464f8c:	str	wzr, [sp, #156]
  464f90:	b	464fd0 <ferror@plt+0x62660>
  464f94:	ldr	x0, [sp, #24]
  464f98:	bl	4648e8 <ferror@plt+0x61f78>
  464f9c:	str	w0, [sp, #156]
  464fa0:	ldr	w1, [sp, #156]
  464fa4:	mov	w0, #0x7fffffff            	// #2147483647
  464fa8:	cmp	w1, w0
  464fac:	b.eq	464fbc <ferror@plt+0x6264c>  // b.none
  464fb0:	ldr	w0, [sp, #156]
  464fb4:	cmn	w0, #0x1
  464fb8:	b.ne	464fc4 <ferror@plt+0x62654>  // b.any
  464fbc:	mov	x0, #0x0                   	// #0
  464fc0:	b	465740 <ferror@plt+0x62dd0>
  464fc4:	ldr	w0, [sp, #156]
  464fc8:	add	w0, w0, #0x1
  464fcc:	str	w0, [sp, #156]
  464fd0:	ldr	w1, [sp, #156]
  464fd4:	ldr	x0, [sp, #24]
  464fd8:	bl	46129c <ferror@plt+0x5e92c>
  464fdc:	b	465740 <ferror@plt+0x62dd0>
  464fe0:	ldrb	w0, [sp, #71]
  464fe4:	cmp	w0, #0x2f
  464fe8:	b.ls	464ff8 <ferror@plt+0x62688>  // b.plast
  464fec:	ldrb	w0, [sp, #71]
  464ff0:	cmp	w0, #0x39
  464ff4:	b.ls	46501c <ferror@plt+0x626ac>  // b.plast
  464ff8:	ldrb	w0, [sp, #71]
  464ffc:	cmp	w0, #0x6f
  465000:	b.ne	465098 <ferror@plt+0x62728>  // b.any
  465004:	ldr	x0, [sp, #24]
  465008:	ldr	x0, [x0, #24]
  46500c:	add	x0, x0, #0x1
  465010:	ldrb	w0, [x0]
  465014:	cmp	w0, #0x6e
  465018:	b.ne	465098 <ferror@plt+0x62728>  // b.any
  46501c:	ldrb	w0, [sp, #71]
  465020:	cmp	w0, #0x6f
  465024:	b.ne	46503c <ferror@plt+0x626cc>  // b.any
  465028:	ldr	x0, [sp, #24]
  46502c:	ldr	x0, [x0, #24]
  465030:	add	x1, x0, #0x2
  465034:	ldr	x0, [sp, #24]
  465038:	str	x1, [x0, #24]
  46503c:	ldr	x0, [sp, #24]
  465040:	bl	461d60 <ferror@plt+0x5f3f0>
  465044:	str	x0, [sp, #32]
  465048:	ldr	x0, [sp, #32]
  46504c:	cmp	x0, #0x0
  465050:	b.ne	46505c <ferror@plt+0x626ec>  // b.any
  465054:	mov	x0, #0x0                   	// #0
  465058:	b	465740 <ferror@plt+0x62dd0>
  46505c:	ldr	x0, [sp, #24]
  465060:	ldr	x0, [x0, #24]
  465064:	ldrb	w0, [x0]
  465068:	cmp	w0, #0x49
  46506c:	b.ne	465090 <ferror@plt+0x62720>  // b.any
  465070:	ldr	x0, [sp, #24]
  465074:	bl	464a08 <ferror@plt+0x62098>
  465078:	mov	x3, x0
  46507c:	ldr	x2, [sp, #32]
  465080:	mov	w1, #0x4                   	// #4
  465084:	ldr	x0, [sp, #24]
  465088:	bl	460ea4 <ferror@plt+0x5e534>
  46508c:	b	465740 <ferror@plt+0x62dd0>
  465090:	ldr	x0, [sp, #32]
  465094:	b	465740 <ferror@plt+0x62dd0>
  465098:	ldrb	w0, [sp, #71]
  46509c:	cmp	w0, #0x69
  4650a0:	b.eq	4650b0 <ferror@plt+0x62740>  // b.none
  4650a4:	ldrb	w0, [sp, #71]
  4650a8:	cmp	w0, #0x74
  4650ac:	b.ne	46513c <ferror@plt+0x627cc>  // b.any
  4650b0:	ldr	x0, [sp, #24]
  4650b4:	ldr	x0, [x0, #24]
  4650b8:	add	x0, x0, #0x1
  4650bc:	ldrb	w0, [x0]
  4650c0:	cmp	w0, #0x6c
  4650c4:	b.ne	46513c <ferror@plt+0x627cc>  // b.any
  4650c8:	str	xzr, [sp, #144]
  4650cc:	ldr	x0, [sp, #24]
  4650d0:	ldr	x0, [x0, #24]
  4650d4:	add	x1, x0, #0x2
  4650d8:	ldr	x0, [sp, #24]
  4650dc:	str	x1, [x0, #24]
  4650e0:	ldrb	w0, [sp, #71]
  4650e4:	cmp	w0, #0x74
  4650e8:	b.ne	4650f8 <ferror@plt+0x62788>  // b.any
  4650ec:	ldr	x0, [sp, #24]
  4650f0:	bl	4632b4 <ferror@plt+0x60944>
  4650f4:	str	x0, [sp, #144]
  4650f8:	ldr	x0, [sp, #24]
  4650fc:	ldr	x0, [x0, #24]
  465100:	add	x0, x0, #0x1
  465104:	ldrb	w0, [x0]
  465108:	cmp	w0, #0x0
  46510c:	b.ne	465118 <ferror@plt+0x627a8>  // b.any
  465110:	mov	x0, #0x0                   	// #0
  465114:	b	465740 <ferror@plt+0x62dd0>
  465118:	mov	w1, #0x45                  	// #69
  46511c:	ldr	x0, [sp, #24]
  465120:	bl	464c54 <ferror@plt+0x622e4>
  465124:	mov	x3, x0
  465128:	ldr	x2, [sp, #144]
  46512c:	mov	w1, #0x31                  	// #49
  465130:	ldr	x0, [sp, #24]
  465134:	bl	460ea4 <ferror@plt+0x5e534>
  465138:	b	465740 <ferror@plt+0x62dd0>
  46513c:	str	xzr, [sp, #136]
  465140:	ldr	x0, [sp, #24]
  465144:	bl	4622d0 <ferror@plt+0x5f960>
  465148:	str	x0, [sp, #40]
  46514c:	ldr	x0, [sp, #40]
  465150:	cmp	x0, #0x0
  465154:	b.ne	465160 <ferror@plt+0x627f0>  // b.any
  465158:	mov	x0, #0x0                   	// #0
  46515c:	b	465740 <ferror@plt+0x62dd0>
  465160:	ldr	x0, [sp, #40]
  465164:	ldr	w0, [x0]
  465168:	cmp	w0, #0x32
  46516c:	b.ne	4651dc <ferror@plt+0x6286c>  // b.any
  465170:	ldr	x0, [sp, #40]
  465174:	ldr	x0, [x0, #8]
  465178:	ldr	x0, [x0]
  46517c:	str	x0, [sp, #136]
  465180:	ldr	x0, [sp, #24]
  465184:	ldr	w1, [x0, #72]
  465188:	ldr	x0, [sp, #40]
  46518c:	ldr	x0, [x0, #8]
  465190:	ldr	w0, [x0, #16]
  465194:	sub	w0, w0, #0x2
  465198:	add	w1, w1, w0
  46519c:	ldr	x0, [sp, #24]
  4651a0:	str	w1, [x0, #72]
  4651a4:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  4651a8:	add	x1, x0, #0x8a0
  4651ac:	ldr	x0, [sp, #136]
  4651b0:	bl	4026d0 <strcmp@plt>
  4651b4:	cmp	w0, #0x0
  4651b8:	b.ne	4651dc <ferror@plt+0x6286c>  // b.any
  4651bc:	ldr	x0, [sp, #24]
  4651c0:	bl	4632b4 <ferror@plt+0x60944>
  4651c4:	mov	x3, x0
  4651c8:	ldr	x2, [sp, #40]
  4651cc:	mov	w1, #0x37                  	// #55
  4651d0:	ldr	x0, [sp, #24]
  4651d4:	bl	460ea4 <ferror@plt+0x5e534>
  4651d8:	b	465740 <ferror@plt+0x62dd0>
  4651dc:	ldr	x0, [sp, #40]
  4651e0:	ldr	w0, [x0]
  4651e4:	cmp	w0, #0x34
  4651e8:	b.eq	465230 <ferror@plt+0x628c0>  // b.none
  4651ec:	cmp	w0, #0x34
  4651f0:	b.hi	465204 <ferror@plt+0x62894>  // b.pmore
  4651f4:	cmp	w0, #0x32
  4651f8:	b.eq	46520c <ferror@plt+0x6289c>  // b.none
  4651fc:	cmp	w0, #0x33
  465200:	b.eq	465220 <ferror@plt+0x628b0>  // b.none
  465204:	mov	x0, #0x0                   	// #0
  465208:	b	465740 <ferror@plt+0x62dd0>
  46520c:	ldr	x0, [sp, #40]
  465210:	ldr	x0, [x0, #8]
  465214:	ldr	w0, [x0, #20]
  465218:	str	w0, [sp, #132]
  46521c:	b	46523c <ferror@plt+0x628cc>
  465220:	ldr	x0, [sp, #40]
  465224:	ldr	w0, [x0, #8]
  465228:	str	w0, [sp, #132]
  46522c:	b	46523c <ferror@plt+0x628cc>
  465230:	mov	w0, #0x1                   	// #1
  465234:	str	w0, [sp, #132]
  465238:	nop
  46523c:	ldr	w0, [sp, #132]
  465240:	cmp	w0, #0x3
  465244:	b.eq	465524 <ferror@plt+0x62bb4>  // b.none
  465248:	ldr	w0, [sp, #132]
  46524c:	cmp	w0, #0x3
  465250:	b.gt	46573c <ferror@plt+0x62dcc>
  465254:	ldr	w0, [sp, #132]
  465258:	cmp	w0, #0x2
  46525c:	b.eq	4653ec <ferror@plt+0x62a7c>  // b.none
  465260:	ldr	w0, [sp, #132]
  465264:	cmp	w0, #0x2
  465268:	b.gt	46573c <ferror@plt+0x62dcc>
  46526c:	ldr	w0, [sp, #132]
  465270:	cmp	w0, #0x0
  465274:	b.eq	465288 <ferror@plt+0x62918>  // b.none
  465278:	ldr	w0, [sp, #132]
  46527c:	cmp	w0, #0x1
  465280:	b.eq	4652a0 <ferror@plt+0x62930>  // b.none
  465284:	b	46573c <ferror@plt+0x62dcc>
  465288:	mov	x3, #0x0                   	// #0
  46528c:	ldr	x2, [sp, #40]
  465290:	mov	w1, #0x36                  	// #54
  465294:	ldr	x0, [sp, #24]
  465298:	bl	460ea4 <ferror@plt+0x5e534>
  46529c:	b	465740 <ferror@plt+0x62dd0>
  4652a0:	str	wzr, [sp, #116]
  4652a4:	ldr	x0, [sp, #136]
  4652a8:	cmp	x0, #0x0
  4652ac:	b.eq	465324 <ferror@plt+0x629b4>  // b.none
  4652b0:	ldr	x0, [sp, #136]
  4652b4:	ldrb	w0, [x0]
  4652b8:	cmp	w0, #0x70
  4652bc:	b.eq	4652d0 <ferror@plt+0x62960>  // b.none
  4652c0:	ldr	x0, [sp, #136]
  4652c4:	ldrb	w0, [x0]
  4652c8:	cmp	w0, #0x6d
  4652cc:	b.ne	465324 <ferror@plt+0x629b4>  // b.any
  4652d0:	ldr	x0, [sp, #136]
  4652d4:	add	x0, x0, #0x1
  4652d8:	ldrb	w1, [x0]
  4652dc:	ldr	x0, [sp, #136]
  4652e0:	ldrb	w0, [x0]
  4652e4:	cmp	w1, w0
  4652e8:	b.ne	465324 <ferror@plt+0x629b4>  // b.any
  4652ec:	ldr	x0, [sp, #24]
  4652f0:	ldr	x0, [x0, #24]
  4652f4:	ldrb	w0, [x0]
  4652f8:	cmp	w0, #0x5f
  4652fc:	b.ne	46531c <ferror@plt+0x629ac>  // b.any
  465300:	ldr	x0, [sp, #24]
  465304:	ldr	x0, [x0, #24]
  465308:	add	x1, x0, #0x1
  46530c:	ldr	x0, [sp, #24]
  465310:	str	x1, [x0, #24]
  465314:	mov	w0, #0x0                   	// #0
  465318:	b	465320 <ferror@plt+0x629b0>
  46531c:	mov	w0, #0x1                   	// #1
  465320:	str	w0, [sp, #116]
  465324:	ldr	x0, [sp, #40]
  465328:	ldr	w0, [x0]
  46532c:	cmp	w0, #0x34
  465330:	b.ne	465370 <ferror@plt+0x62a00>  // b.any
  465334:	ldr	x0, [sp, #24]
  465338:	ldr	x0, [x0, #24]
  46533c:	ldrb	w0, [x0]
  465340:	cmp	w0, #0x5f
  465344:	b.ne	465370 <ferror@plt+0x62a00>  // b.any
  465348:	ldr	x0, [sp, #24]
  46534c:	ldr	x0, [x0, #24]
  465350:	add	x1, x0, #0x1
  465354:	ldr	x0, [sp, #24]
  465358:	str	x1, [x0, #24]
  46535c:	mov	w1, #0x45                  	// #69
  465360:	ldr	x0, [sp, #24]
  465364:	bl	464c54 <ferror@plt+0x622e4>
  465368:	str	x0, [sp, #120]
  46536c:	b	4653b0 <ferror@plt+0x62a40>
  465370:	ldr	x0, [sp, #136]
  465374:	cmp	x0, #0x0
  465378:	b.eq	4653a4 <ferror@plt+0x62a34>  // b.none
  46537c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  465380:	add	x1, x0, #0x868
  465384:	ldr	x0, [sp, #136]
  465388:	bl	4026d0 <strcmp@plt>
  46538c:	cmp	w0, #0x0
  465390:	b.ne	4653a4 <ferror@plt+0x62a34>  // b.any
  465394:	ldr	x0, [sp, #24]
  465398:	bl	464a68 <ferror@plt+0x620f8>
  46539c:	str	x0, [sp, #120]
  4653a0:	b	4653b0 <ferror@plt+0x62a40>
  4653a4:	ldr	x0, [sp, #24]
  4653a8:	bl	464dd8 <ferror@plt+0x62468>
  4653ac:	str	x0, [sp, #120]
  4653b0:	ldr	w0, [sp, #116]
  4653b4:	cmp	w0, #0x0
  4653b8:	b.eq	4653d4 <ferror@plt+0x62a64>  // b.none
  4653bc:	ldr	x3, [sp, #120]
  4653c0:	ldr	x2, [sp, #120]
  4653c4:	mov	w1, #0x39                  	// #57
  4653c8:	ldr	x0, [sp, #24]
  4653cc:	bl	460ea4 <ferror@plt+0x5e534>
  4653d0:	str	x0, [sp, #120]
  4653d4:	ldr	x3, [sp, #120]
  4653d8:	ldr	x2, [sp, #40]
  4653dc:	mov	w1, #0x37                  	// #55
  4653e0:	ldr	x0, [sp, #24]
  4653e4:	bl	460ea4 <ferror@plt+0x5e534>
  4653e8:	b	465740 <ferror@plt+0x62dd0>
  4653ec:	ldr	x0, [sp, #136]
  4653f0:	cmp	x0, #0x0
  4653f4:	b.ne	465400 <ferror@plt+0x62a90>  // b.any
  4653f8:	mov	x0, #0x0                   	// #0
  4653fc:	b	465740 <ferror@plt+0x62dd0>
  465400:	ldr	x0, [sp, #40]
  465404:	bl	464d58 <ferror@plt+0x623e8>
  465408:	cmp	w0, #0x0
  46540c:	b.eq	465420 <ferror@plt+0x62ab0>  // b.none
  465410:	ldr	x0, [sp, #24]
  465414:	bl	4632b4 <ferror@plt+0x60944>
  465418:	str	x0, [sp, #104]
  46541c:	b	46544c <ferror@plt+0x62adc>
  465420:	ldr	x0, [sp, #136]
  465424:	ldrb	w0, [x0]
  465428:	cmp	w0, #0x66
  46542c:	b.ne	465440 <ferror@plt+0x62ad0>  // b.any
  465430:	ldr	x0, [sp, #24]
  465434:	bl	4622d0 <ferror@plt+0x5f960>
  465438:	str	x0, [sp, #104]
  46543c:	b	46544c <ferror@plt+0x62adc>
  465440:	ldr	x0, [sp, #24]
  465444:	bl	464dd8 <ferror@plt+0x62468>
  465448:	str	x0, [sp, #104]
  46544c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  465450:	add	x1, x0, #0x538
  465454:	ldr	x0, [sp, #136]
  465458:	bl	4026d0 <strcmp@plt>
  46545c:	cmp	w0, #0x0
  465460:	b.ne	465478 <ferror@plt+0x62b08>  // b.any
  465464:	mov	w1, #0x45                  	// #69
  465468:	ldr	x0, [sp, #24]
  46546c:	bl	464c54 <ferror@plt+0x622e4>
  465470:	str	x0, [sp, #96]
  465474:	b	4654f8 <ferror@plt+0x62b88>
  465478:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  46547c:	add	x1, x0, #0x5d8
  465480:	ldr	x0, [sp, #136]
  465484:	bl	4026d0 <strcmp@plt>
  465488:	cmp	w0, #0x0
  46548c:	b.eq	4654a8 <ferror@plt+0x62b38>  // b.none
  465490:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  465494:	add	x1, x0, #0x7e8
  465498:	ldr	x0, [sp, #136]
  46549c:	bl	4026d0 <strcmp@plt>
  4654a0:	cmp	w0, #0x0
  4654a4:	b.ne	4654ec <ferror@plt+0x62b7c>  // b.any
  4654a8:	ldr	x0, [sp, #24]
  4654ac:	bl	461d60 <ferror@plt+0x5f3f0>
  4654b0:	str	x0, [sp, #96]
  4654b4:	ldr	x0, [sp, #24]
  4654b8:	ldr	x0, [x0, #24]
  4654bc:	ldrb	w0, [x0]
  4654c0:	cmp	w0, #0x49
  4654c4:	b.ne	4654f8 <ferror@plt+0x62b88>  // b.any
  4654c8:	ldr	x0, [sp, #24]
  4654cc:	bl	464a08 <ferror@plt+0x62098>
  4654d0:	mov	x3, x0
  4654d4:	ldr	x2, [sp, #96]
  4654d8:	mov	w1, #0x4                   	// #4
  4654dc:	ldr	x0, [sp, #24]
  4654e0:	bl	460ea4 <ferror@plt+0x5e534>
  4654e4:	str	x0, [sp, #96]
  4654e8:	b	4654f8 <ferror@plt+0x62b88>
  4654ec:	ldr	x0, [sp, #24]
  4654f0:	bl	464dd8 <ferror@plt+0x62468>
  4654f4:	str	x0, [sp, #96]
  4654f8:	ldr	x3, [sp, #96]
  4654fc:	ldr	x2, [sp, #104]
  465500:	mov	w1, #0x39                  	// #57
  465504:	ldr	x0, [sp, #24]
  465508:	bl	460ea4 <ferror@plt+0x5e534>
  46550c:	mov	x3, x0
  465510:	ldr	x2, [sp, #40]
  465514:	mov	w1, #0x38                  	// #56
  465518:	ldr	x0, [sp, #24]
  46551c:	bl	460ea4 <ferror@plt+0x5e534>
  465520:	b	465740 <ferror@plt+0x62dd0>
  465524:	ldr	x0, [sp, #136]
  465528:	cmp	x0, #0x0
  46552c:	b.ne	465538 <ferror@plt+0x62bc8>  // b.any
  465530:	mov	x0, #0x0                   	// #0
  465534:	b	465740 <ferror@plt+0x62dd0>
  465538:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  46553c:	add	x1, x0, #0x7f8
  465540:	ldr	x0, [sp, #136]
  465544:	bl	4026d0 <strcmp@plt>
  465548:	cmp	w0, #0x0
  46554c:	b.ne	465588 <ferror@plt+0x62c18>  // b.any
  465550:	ldr	x0, [sp, #24]
  465554:	bl	464dd8 <ferror@plt+0x62468>
  465558:	str	x0, [sp, #88]
  46555c:	ldr	x0, [sp, #24]
  465560:	bl	464dd8 <ferror@plt+0x62468>
  465564:	str	x0, [sp, #80]
  465568:	ldr	x0, [sp, #24]
  46556c:	bl	464dd8 <ferror@plt+0x62468>
  465570:	str	x0, [sp, #72]
  465574:	ldr	x0, [sp, #72]
  465578:	cmp	x0, #0x0
  46557c:	b.ne	4656fc <ferror@plt+0x62d8c>  // b.any
  465580:	mov	x0, #0x0                   	// #0
  465584:	b	465740 <ferror@plt+0x62dd0>
  465588:	ldr	x0, [sp, #136]
  46558c:	ldrb	w0, [x0]
  465590:	cmp	w0, #0x66
  465594:	b.ne	4655d0 <ferror@plt+0x62c60>  // b.any
  465598:	ldr	x0, [sp, #24]
  46559c:	bl	4622d0 <ferror@plt+0x5f960>
  4655a0:	str	x0, [sp, #88]
  4655a4:	ldr	x0, [sp, #24]
  4655a8:	bl	464dd8 <ferror@plt+0x62468>
  4655ac:	str	x0, [sp, #80]
  4655b0:	ldr	x0, [sp, #24]
  4655b4:	bl	464dd8 <ferror@plt+0x62468>
  4655b8:	str	x0, [sp, #72]
  4655bc:	ldr	x0, [sp, #72]
  4655c0:	cmp	x0, #0x0
  4655c4:	b.ne	4656fc <ferror@plt+0x62d8c>  // b.any
  4655c8:	mov	x0, #0x0                   	// #0
  4655cc:	b	465740 <ferror@plt+0x62dd0>
  4655d0:	ldr	x0, [sp, #136]
  4655d4:	ldrb	w0, [x0]
  4655d8:	cmp	w0, #0x6e
  4655dc:	b.ne	4656f4 <ferror@plt+0x62d84>  // b.any
  4655e0:	ldr	x0, [sp, #136]
  4655e4:	add	x0, x0, #0x1
  4655e8:	ldrb	w0, [x0]
  4655ec:	cmp	w0, #0x77
  4655f0:	b.eq	465610 <ferror@plt+0x62ca0>  // b.none
  4655f4:	ldr	x0, [sp, #136]
  4655f8:	add	x0, x0, #0x1
  4655fc:	ldrb	w0, [x0]
  465600:	cmp	w0, #0x61
  465604:	b.eq	465610 <ferror@plt+0x62ca0>  // b.none
  465608:	mov	x0, #0x0                   	// #0
  46560c:	b	465740 <ferror@plt+0x62dd0>
  465610:	mov	w1, #0x5f                  	// #95
  465614:	ldr	x0, [sp, #24]
  465618:	bl	464c54 <ferror@plt+0x622e4>
  46561c:	str	x0, [sp, #88]
  465620:	ldr	x0, [sp, #24]
  465624:	bl	4632b4 <ferror@plt+0x60944>
  465628:	str	x0, [sp, #80]
  46562c:	ldr	x0, [sp, #24]
  465630:	ldr	x0, [x0, #24]
  465634:	ldrb	w0, [x0]
  465638:	cmp	w0, #0x45
  46563c:	b.ne	46565c <ferror@plt+0x62cec>  // b.any
  465640:	ldr	x0, [sp, #24]
  465644:	ldr	x0, [x0, #24]
  465648:	add	x1, x0, #0x1
  46564c:	ldr	x0, [sp, #24]
  465650:	str	x1, [x0, #24]
  465654:	str	xzr, [sp, #72]
  465658:	b	4656fc <ferror@plt+0x62d8c>
  46565c:	ldr	x0, [sp, #24]
  465660:	ldr	x0, [x0, #24]
  465664:	ldrb	w0, [x0]
  465668:	cmp	w0, #0x70
  46566c:	b.ne	4656b0 <ferror@plt+0x62d40>  // b.any
  465670:	ldr	x0, [sp, #24]
  465674:	ldr	x0, [x0, #24]
  465678:	add	x0, x0, #0x1
  46567c:	ldrb	w0, [x0]
  465680:	cmp	w0, #0x69
  465684:	b.ne	4656b0 <ferror@plt+0x62d40>  // b.any
  465688:	ldr	x0, [sp, #24]
  46568c:	ldr	x0, [x0, #24]
  465690:	add	x1, x0, #0x2
  465694:	ldr	x0, [sp, #24]
  465698:	str	x1, [x0, #24]
  46569c:	mov	w1, #0x45                  	// #69
  4656a0:	ldr	x0, [sp, #24]
  4656a4:	bl	464c54 <ferror@plt+0x622e4>
  4656a8:	str	x0, [sp, #72]
  4656ac:	b	4656fc <ferror@plt+0x62d8c>
  4656b0:	ldr	x0, [sp, #24]
  4656b4:	ldr	x0, [x0, #24]
  4656b8:	ldrb	w0, [x0]
  4656bc:	cmp	w0, #0x69
  4656c0:	b.ne	4656ec <ferror@plt+0x62d7c>  // b.any
  4656c4:	ldr	x0, [sp, #24]
  4656c8:	ldr	x0, [x0, #24]
  4656cc:	add	x0, x0, #0x1
  4656d0:	ldrb	w0, [x0]
  4656d4:	cmp	w0, #0x6c
  4656d8:	b.ne	4656ec <ferror@plt+0x62d7c>  // b.any
  4656dc:	ldr	x0, [sp, #24]
  4656e0:	bl	464dd8 <ferror@plt+0x62468>
  4656e4:	str	x0, [sp, #72]
  4656e8:	b	4656fc <ferror@plt+0x62d8c>
  4656ec:	mov	x0, #0x0                   	// #0
  4656f0:	b	465740 <ferror@plt+0x62dd0>
  4656f4:	mov	x0, #0x0                   	// #0
  4656f8:	b	465740 <ferror@plt+0x62dd0>
  4656fc:	ldr	x3, [sp, #72]
  465700:	ldr	x2, [sp, #80]
  465704:	mov	w1, #0x3c                  	// #60
  465708:	ldr	x0, [sp, #24]
  46570c:	bl	460ea4 <ferror@plt+0x5e534>
  465710:	mov	x3, x0
  465714:	ldr	x2, [sp, #88]
  465718:	mov	w1, #0x3b                  	// #59
  46571c:	ldr	x0, [sp, #24]
  465720:	bl	460ea4 <ferror@plt+0x5e534>
  465724:	mov	x3, x0
  465728:	ldr	x2, [sp, #40]
  46572c:	mov	w1, #0x3a                  	// #58
  465730:	ldr	x0, [sp, #24]
  465734:	bl	460ea4 <ferror@plt+0x5e534>
  465738:	b	465740 <ferror@plt+0x62dd0>
  46573c:	mov	x0, #0x0                   	// #0
  465740:	ldp	x29, x30, [sp], #160
  465744:	ret
  465748:	stp	x29, x30, [sp, #-48]!
  46574c:	mov	x29, sp
  465750:	str	x0, [sp, #24]
  465754:	ldr	x0, [sp, #24]
  465758:	ldr	w0, [x0, #76]
  46575c:	str	w0, [sp, #44]
  465760:	ldr	x0, [sp, #24]
  465764:	mov	w1, #0x1                   	// #1
  465768:	str	w1, [x0, #76]
  46576c:	ldr	x0, [sp, #24]
  465770:	bl	464dd8 <ferror@plt+0x62468>
  465774:	str	x0, [sp, #32]
  465778:	ldr	x0, [sp, #24]
  46577c:	ldr	w1, [sp, #44]
  465780:	str	w1, [x0, #76]
  465784:	ldr	x0, [sp, #32]
  465788:	ldp	x29, x30, [sp], #48
  46578c:	ret
  465790:	stp	x29, x30, [sp, #-64]!
  465794:	mov	x29, sp
  465798:	str	x0, [sp, #24]
  46579c:	ldr	x0, [sp, #24]
  4657a0:	ldr	x0, [x0, #24]
  4657a4:	ldrb	w0, [x0]
  4657a8:	cmp	w0, #0x4c
  4657ac:	b.ne	4657cc <ferror@plt+0x62e5c>  // b.any
  4657b0:	ldr	x0, [sp, #24]
  4657b4:	ldr	x0, [x0, #24]
  4657b8:	add	x1, x0, #0x1
  4657bc:	ldr	x0, [sp, #24]
  4657c0:	str	x1, [x0, #24]
  4657c4:	mov	w0, #0x0                   	// #0
  4657c8:	b	4657d0 <ferror@plt+0x62e60>
  4657cc:	mov	w0, #0x1                   	// #1
  4657d0:	cmp	w0, #0x0
  4657d4:	b.eq	4657e0 <ferror@plt+0x62e70>  // b.none
  4657d8:	mov	x0, #0x0                   	// #0
  4657dc:	b	46598c <ferror@plt+0x6301c>
  4657e0:	ldr	x0, [sp, #24]
  4657e4:	ldr	x0, [x0, #24]
  4657e8:	ldrb	w0, [x0]
  4657ec:	cmp	w0, #0x5f
  4657f0:	b.eq	465808 <ferror@plt+0x62e98>  // b.none
  4657f4:	ldr	x0, [sp, #24]
  4657f8:	ldr	x0, [x0, #24]
  4657fc:	ldrb	w0, [x0]
  465800:	cmp	w0, #0x5a
  465804:	b.ne	46581c <ferror@plt+0x62eac>  // b.any
  465808:	mov	w1, #0x0                   	// #0
  46580c:	ldr	x0, [sp, #24]
  465810:	bl	461344 <ferror@plt+0x5e9d4>
  465814:	str	x0, [sp, #56]
  465818:	b	465944 <ferror@plt+0x62fd4>
  46581c:	ldr	x0, [sp, #24]
  465820:	bl	4632b4 <ferror@plt+0x60944>
  465824:	str	x0, [sp, #40]
  465828:	ldr	x0, [sp, #40]
  46582c:	cmp	x0, #0x0
  465830:	b.ne	46583c <ferror@plt+0x62ecc>  // b.any
  465834:	mov	x0, #0x0                   	// #0
  465838:	b	46598c <ferror@plt+0x6301c>
  46583c:	ldr	x0, [sp, #40]
  465840:	ldr	w0, [x0]
  465844:	cmp	w0, #0x27
  465848:	b.ne	465880 <ferror@plt+0x62f10>  // b.any
  46584c:	ldr	x0, [sp, #40]
  465850:	ldr	x0, [x0, #8]
  465854:	ldr	w0, [x0, #28]
  465858:	cmp	w0, #0x0
  46585c:	b.eq	465880 <ferror@plt+0x62f10>  // b.none
  465860:	ldr	x0, [sp, #24]
  465864:	ldr	w1, [x0, #72]
  465868:	ldr	x0, [sp, #40]
  46586c:	ldr	x0, [x0, #8]
  465870:	ldr	w0, [x0, #8]
  465874:	sub	w1, w1, w0
  465878:	ldr	x0, [sp, #24]
  46587c:	str	w1, [x0, #72]
  465880:	mov	w0, #0x3d                  	// #61
  465884:	str	w0, [sp, #52]
  465888:	ldr	x0, [sp, #24]
  46588c:	ldr	x0, [x0, #24]
  465890:	ldrb	w0, [x0]
  465894:	cmp	w0, #0x6e
  465898:	b.ne	4658b8 <ferror@plt+0x62f48>  // b.any
  46589c:	mov	w0, #0x3e                  	// #62
  4658a0:	str	w0, [sp, #52]
  4658a4:	ldr	x0, [sp, #24]
  4658a8:	ldr	x0, [x0, #24]
  4658ac:	add	x1, x0, #0x1
  4658b0:	ldr	x0, [sp, #24]
  4658b4:	str	x1, [x0, #24]
  4658b8:	ldr	x0, [sp, #24]
  4658bc:	ldr	x0, [x0, #24]
  4658c0:	str	x0, [sp, #32]
  4658c4:	b	4658f8 <ferror@plt+0x62f88>
  4658c8:	ldr	x0, [sp, #24]
  4658cc:	ldr	x0, [x0, #24]
  4658d0:	ldrb	w0, [x0]
  4658d4:	cmp	w0, #0x0
  4658d8:	b.ne	4658e4 <ferror@plt+0x62f74>  // b.any
  4658dc:	mov	x0, #0x0                   	// #0
  4658e0:	b	46598c <ferror@plt+0x6301c>
  4658e4:	ldr	x0, [sp, #24]
  4658e8:	ldr	x0, [x0, #24]
  4658ec:	add	x1, x0, #0x1
  4658f0:	ldr	x0, [sp, #24]
  4658f4:	str	x1, [x0, #24]
  4658f8:	ldr	x0, [sp, #24]
  4658fc:	ldr	x0, [x0, #24]
  465900:	ldrb	w0, [x0]
  465904:	cmp	w0, #0x45
  465908:	b.ne	4658c8 <ferror@plt+0x62f58>  // b.any
  46590c:	ldr	x0, [sp, #24]
  465910:	ldr	x1, [x0, #24]
  465914:	ldr	x0, [sp, #32]
  465918:	sub	x0, x1, x0
  46591c:	mov	w2, w0
  465920:	ldr	x1, [sp, #32]
  465924:	ldr	x0, [sp, #24]
  465928:	bl	461018 <ferror@plt+0x5e6a8>
  46592c:	mov	x3, x0
  465930:	ldr	x2, [sp, #40]
  465934:	ldr	w1, [sp, #52]
  465938:	ldr	x0, [sp, #24]
  46593c:	bl	460ea4 <ferror@plt+0x5e534>
  465940:	str	x0, [sp, #56]
  465944:	ldr	x0, [sp, #24]
  465948:	ldr	x0, [x0, #24]
  46594c:	ldrb	w0, [x0]
  465950:	cmp	w0, #0x45
  465954:	b.ne	465974 <ferror@plt+0x63004>  // b.any
  465958:	ldr	x0, [sp, #24]
  46595c:	ldr	x0, [x0, #24]
  465960:	add	x1, x0, #0x1
  465964:	ldr	x0, [sp, #24]
  465968:	str	x1, [x0, #24]
  46596c:	mov	w0, #0x0                   	// #0
  465970:	b	465978 <ferror@plt+0x63008>
  465974:	mov	w0, #0x1                   	// #1
  465978:	cmp	w0, #0x0
  46597c:	b.eq	465988 <ferror@plt+0x63018>  // b.none
  465980:	mov	x0, #0x0                   	// #0
  465984:	b	46598c <ferror@plt+0x6301c>
  465988:	ldr	x0, [sp, #56]
  46598c:	ldp	x29, x30, [sp], #64
  465990:	ret
  465994:	stp	x29, x30, [sp, #-64]!
  465998:	mov	x29, sp
  46599c:	str	x0, [sp, #24]
  4659a0:	ldr	x0, [sp, #24]
  4659a4:	ldr	x0, [x0, #24]
  4659a8:	ldrb	w0, [x0]
  4659ac:	cmp	w0, #0x5a
  4659b0:	b.ne	4659d0 <ferror@plt+0x63060>  // b.any
  4659b4:	ldr	x0, [sp, #24]
  4659b8:	ldr	x0, [x0, #24]
  4659bc:	add	x1, x0, #0x1
  4659c0:	ldr	x0, [sp, #24]
  4659c4:	str	x1, [x0, #24]
  4659c8:	mov	w0, #0x0                   	// #0
  4659cc:	b	4659d4 <ferror@plt+0x63064>
  4659d0:	mov	w0, #0x1                   	// #1
  4659d4:	cmp	w0, #0x0
  4659d8:	b.eq	4659e4 <ferror@plt+0x63074>  // b.none
  4659dc:	mov	x0, #0x0                   	// #0
  4659e0:	b	465bac <ferror@plt+0x6323c>
  4659e4:	mov	w1, #0x0                   	// #0
  4659e8:	ldr	x0, [sp, #24]
  4659ec:	bl	461600 <ferror@plt+0x5ec90>
  4659f0:	str	x0, [sp, #40]
  4659f4:	ldr	x0, [sp, #40]
  4659f8:	cmp	x0, #0x0
  4659fc:	b.ne	465a08 <ferror@plt+0x63098>  // b.any
  465a00:	mov	x0, #0x0                   	// #0
  465a04:	b	465bac <ferror@plt+0x6323c>
  465a08:	ldr	x0, [sp, #24]
  465a0c:	ldr	x0, [x0, #24]
  465a10:	ldrb	w0, [x0]
  465a14:	cmp	w0, #0x45
  465a18:	b.ne	465a38 <ferror@plt+0x630c8>  // b.any
  465a1c:	ldr	x0, [sp, #24]
  465a20:	ldr	x0, [x0, #24]
  465a24:	add	x1, x0, #0x1
  465a28:	ldr	x0, [sp, #24]
  465a2c:	str	x1, [x0, #24]
  465a30:	mov	w0, #0x0                   	// #0
  465a34:	b	465a3c <ferror@plt+0x630cc>
  465a38:	mov	w0, #0x1                   	// #1
  465a3c:	cmp	w0, #0x0
  465a40:	b.eq	465a4c <ferror@plt+0x630dc>  // b.none
  465a44:	mov	x0, #0x0                   	// #0
  465a48:	b	465bac <ferror@plt+0x6323c>
  465a4c:	ldr	x0, [sp, #24]
  465a50:	ldr	x0, [x0, #24]
  465a54:	ldrb	w0, [x0]
  465a58:	cmp	w0, #0x73
  465a5c:	b.ne	465aa8 <ferror@plt+0x63138>  // b.any
  465a60:	ldr	x0, [sp, #24]
  465a64:	ldr	x0, [x0, #24]
  465a68:	add	x1, x0, #0x1
  465a6c:	ldr	x0, [sp, #24]
  465a70:	str	x1, [x0, #24]
  465a74:	ldr	x0, [sp, #24]
  465a78:	bl	465bb4 <ferror@plt+0x63244>
  465a7c:	cmp	w0, #0x0
  465a80:	b.ne	465a8c <ferror@plt+0x6311c>  // b.any
  465a84:	mov	x0, #0x0                   	// #0
  465a88:	b	465bac <ferror@plt+0x6323c>
  465a8c:	mov	w2, #0xe                   	// #14
  465a90:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  465a94:	add	x1, x0, #0x660
  465a98:	ldr	x0, [sp, #24]
  465a9c:	bl	461018 <ferror@plt+0x5e6a8>
  465aa0:	str	x0, [sp, #56]
  465aa4:	b	465b68 <ferror@plt+0x631f8>
  465aa8:	mov	w0, #0xffffffff            	// #-1
  465aac:	str	w0, [sp, #52]
  465ab0:	ldr	x0, [sp, #24]
  465ab4:	ldr	x0, [x0, #24]
  465ab8:	ldrb	w0, [x0]
  465abc:	cmp	w0, #0x64
  465ac0:	b.ne	465af8 <ferror@plt+0x63188>  // b.any
  465ac4:	ldr	x0, [sp, #24]
  465ac8:	ldr	x0, [x0, #24]
  465acc:	add	x1, x0, #0x1
  465ad0:	ldr	x0, [sp, #24]
  465ad4:	str	x1, [x0, #24]
  465ad8:	ldr	x0, [sp, #24]
  465adc:	bl	4648e8 <ferror@plt+0x61f78>
  465ae0:	str	w0, [sp, #52]
  465ae4:	ldr	w0, [sp, #52]
  465ae8:	cmp	w0, #0x0
  465aec:	b.ge	465af8 <ferror@plt+0x63188>  // b.tcont
  465af0:	mov	x0, #0x0                   	// #0
  465af4:	b	465bac <ferror@plt+0x6323c>
  465af8:	ldr	x0, [sp, #24]
  465afc:	bl	461820 <ferror@plt+0x5eeb0>
  465b00:	str	x0, [sp, #56]
  465b04:	ldr	x0, [sp, #56]
  465b08:	cmp	x0, #0x0
  465b0c:	b.eq	465b48 <ferror@plt+0x631d8>  // b.none
  465b10:	ldr	x0, [sp, #56]
  465b14:	ldr	w0, [x0]
  465b18:	cmp	w0, #0x46
  465b1c:	b.eq	465b48 <ferror@plt+0x631d8>  // b.none
  465b20:	ldr	x0, [sp, #56]
  465b24:	ldr	w0, [x0]
  465b28:	cmp	w0, #0x48
  465b2c:	b.eq	465b48 <ferror@plt+0x631d8>  // b.none
  465b30:	ldr	x0, [sp, #24]
  465b34:	bl	465bb4 <ferror@plt+0x63244>
  465b38:	cmp	w0, #0x0
  465b3c:	b.ne	465b48 <ferror@plt+0x631d8>  // b.any
  465b40:	mov	x0, #0x0                   	// #0
  465b44:	b	465bac <ferror@plt+0x6323c>
  465b48:	ldr	w0, [sp, #52]
  465b4c:	cmp	w0, #0x0
  465b50:	b.lt	465b68 <ferror@plt+0x631f8>  // b.tstop
  465b54:	ldr	x2, [sp, #56]
  465b58:	ldr	w1, [sp, #52]
  465b5c:	ldr	x0, [sp, #24]
  465b60:	bl	46115c <ferror@plt+0x5e7ec>
  465b64:	str	x0, [sp, #56]
  465b68:	ldr	x0, [sp, #40]
  465b6c:	ldr	w0, [x0]
  465b70:	cmp	w0, #0x3
  465b74:	b.ne	465b98 <ferror@plt+0x63228>  // b.any
  465b78:	ldr	x0, [sp, #40]
  465b7c:	ldr	x0, [x0, #16]
  465b80:	ldr	w0, [x0]
  465b84:	cmp	w0, #0x29
  465b88:	b.ne	465b98 <ferror@plt+0x63228>  // b.any
  465b8c:	ldr	x0, [sp, #40]
  465b90:	ldr	x0, [x0, #16]
  465b94:	str	xzr, [x0, #8]
  465b98:	ldr	x3, [sp, #56]
  465b9c:	ldr	x2, [sp, #40]
  465ba0:	mov	w1, #0x2                   	// #2
  465ba4:	ldr	x0, [sp, #24]
  465ba8:	bl	460ea4 <ferror@plt+0x5e534>
  465bac:	ldp	x29, x30, [sp], #64
  465bb0:	ret
  465bb4:	stp	x29, x30, [sp, #-48]!
  465bb8:	mov	x29, sp
  465bbc:	str	x0, [sp, #24]
  465bc0:	mov	w0, #0x1                   	// #1
  465bc4:	str	w0, [sp, #44]
  465bc8:	ldr	x0, [sp, #24]
  465bcc:	ldr	x0, [x0, #24]
  465bd0:	ldrb	w0, [x0]
  465bd4:	cmp	w0, #0x5f
  465bd8:	b.eq	465be4 <ferror@plt+0x63274>  // b.none
  465bdc:	mov	w0, #0x1                   	// #1
  465be0:	b	465c9c <ferror@plt+0x6332c>
  465be4:	ldr	x0, [sp, #24]
  465be8:	ldr	x0, [x0, #24]
  465bec:	add	x1, x0, #0x1
  465bf0:	ldr	x0, [sp, #24]
  465bf4:	str	x1, [x0, #24]
  465bf8:	ldr	x0, [sp, #24]
  465bfc:	ldr	x0, [x0, #24]
  465c00:	ldrb	w0, [x0]
  465c04:	cmp	w0, #0x5f
  465c08:	b.ne	465c2c <ferror@plt+0x632bc>  // b.any
  465c0c:	ldr	w0, [sp, #44]
  465c10:	add	w0, w0, #0x1
  465c14:	str	w0, [sp, #44]
  465c18:	ldr	x0, [sp, #24]
  465c1c:	ldr	x0, [x0, #24]
  465c20:	add	x1, x0, #0x1
  465c24:	ldr	x0, [sp, #24]
  465c28:	str	x1, [x0, #24]
  465c2c:	ldr	x0, [sp, #24]
  465c30:	bl	461ff8 <ferror@plt+0x5f688>
  465c34:	str	w0, [sp, #40]
  465c38:	ldr	w0, [sp, #40]
  465c3c:	cmp	w0, #0x0
  465c40:	b.ge	465c4c <ferror@plt+0x632dc>  // b.tcont
  465c44:	mov	w0, #0x0                   	// #0
  465c48:	b	465c9c <ferror@plt+0x6332c>
  465c4c:	ldr	w0, [sp, #44]
  465c50:	cmp	w0, #0x1
  465c54:	b.le	465c98 <ferror@plt+0x63328>
  465c58:	ldr	w0, [sp, #40]
  465c5c:	cmp	w0, #0x9
  465c60:	b.le	465c98 <ferror@plt+0x63328>
  465c64:	ldr	x0, [sp, #24]
  465c68:	ldr	x0, [x0, #24]
  465c6c:	ldrb	w0, [x0]
  465c70:	cmp	w0, #0x5f
  465c74:	b.ne	465c90 <ferror@plt+0x63320>  // b.any
  465c78:	ldr	x0, [sp, #24]
  465c7c:	ldr	x0, [x0, #24]
  465c80:	add	x1, x0, #0x1
  465c84:	ldr	x0, [sp, #24]
  465c88:	str	x1, [x0, #24]
  465c8c:	b	465c98 <ferror@plt+0x63328>
  465c90:	mov	w0, #0x0                   	// #0
  465c94:	b	465c9c <ferror@plt+0x6332c>
  465c98:	mov	w0, #0x1                   	// #1
  465c9c:	ldp	x29, x30, [sp], #48
  465ca0:	ret
  465ca4:	stp	x29, x30, [sp, #-64]!
  465ca8:	mov	x29, sp
  465cac:	str	x0, [sp, #24]
  465cb0:	ldr	x0, [sp, #24]
  465cb4:	ldr	x0, [x0, #24]
  465cb8:	ldrb	w0, [x0]
  465cbc:	cmp	w0, #0x55
  465cc0:	b.ne	465ce0 <ferror@plt+0x63370>  // b.any
  465cc4:	ldr	x0, [sp, #24]
  465cc8:	ldr	x0, [x0, #24]
  465ccc:	add	x1, x0, #0x1
  465cd0:	ldr	x0, [sp, #24]
  465cd4:	str	x1, [x0, #24]
  465cd8:	mov	w0, #0x0                   	// #0
  465cdc:	b	465ce4 <ferror@plt+0x63374>
  465ce0:	mov	w0, #0x1                   	// #1
  465ce4:	cmp	w0, #0x0
  465ce8:	b.eq	465cf4 <ferror@plt+0x63384>  // b.none
  465cec:	mov	x0, #0x0                   	// #0
  465cf0:	b	465e18 <ferror@plt+0x634a8>
  465cf4:	ldr	x0, [sp, #24]
  465cf8:	ldr	x0, [x0, #24]
  465cfc:	ldrb	w0, [x0]
  465d00:	cmp	w0, #0x6c
  465d04:	b.ne	465d24 <ferror@plt+0x633b4>  // b.any
  465d08:	ldr	x0, [sp, #24]
  465d0c:	ldr	x0, [x0, #24]
  465d10:	add	x1, x0, #0x1
  465d14:	ldr	x0, [sp, #24]
  465d18:	str	x1, [x0, #24]
  465d1c:	mov	w0, #0x0                   	// #0
  465d20:	b	465d28 <ferror@plt+0x633b8>
  465d24:	mov	w0, #0x1                   	// #1
  465d28:	cmp	w0, #0x0
  465d2c:	b.eq	465d38 <ferror@plt+0x633c8>  // b.none
  465d30:	mov	x0, #0x0                   	// #0
  465d34:	b	465e18 <ferror@plt+0x634a8>
  465d38:	ldr	x0, [sp, #24]
  465d3c:	bl	46438c <ferror@plt+0x61a1c>
  465d40:	str	x0, [sp, #56]
  465d44:	ldr	x0, [sp, #56]
  465d48:	cmp	x0, #0x0
  465d4c:	b.ne	465d58 <ferror@plt+0x633e8>  // b.any
  465d50:	mov	x0, #0x0                   	// #0
  465d54:	b	465e18 <ferror@plt+0x634a8>
  465d58:	ldr	x0, [sp, #24]
  465d5c:	ldr	x0, [x0, #24]
  465d60:	ldrb	w0, [x0]
  465d64:	cmp	w0, #0x45
  465d68:	b.ne	465d88 <ferror@plt+0x63418>  // b.any
  465d6c:	ldr	x0, [sp, #24]
  465d70:	ldr	x0, [x0, #24]
  465d74:	add	x1, x0, #0x1
  465d78:	ldr	x0, [sp, #24]
  465d7c:	str	x1, [x0, #24]
  465d80:	mov	w0, #0x0                   	// #0
  465d84:	b	465d8c <ferror@plt+0x6341c>
  465d88:	mov	w0, #0x1                   	// #1
  465d8c:	cmp	w0, #0x0
  465d90:	b.eq	465d9c <ferror@plt+0x6342c>  // b.none
  465d94:	mov	x0, #0x0                   	// #0
  465d98:	b	465e18 <ferror@plt+0x634a8>
  465d9c:	ldr	x0, [sp, #24]
  465da0:	bl	4648e8 <ferror@plt+0x61f78>
  465da4:	str	w0, [sp, #52]
  465da8:	ldr	w0, [sp, #52]
  465dac:	cmp	w0, #0x0
  465db0:	b.ge	465dbc <ferror@plt+0x6344c>  // b.tcont
  465db4:	mov	x0, #0x0                   	// #0
  465db8:	b	465e18 <ferror@plt+0x634a8>
  465dbc:	ldr	x0, [sp, #24]
  465dc0:	bl	460e28 <ferror@plt+0x5e4b8>
  465dc4:	str	x0, [sp, #40]
  465dc8:	ldr	x0, [sp, #40]
  465dcc:	cmp	x0, #0x0
  465dd0:	b.eq	465df8 <ferror@plt+0x63488>  // b.none
  465dd4:	ldr	x0, [sp, #40]
  465dd8:	mov	w1, #0x46                  	// #70
  465ddc:	str	w1, [x0]
  465de0:	ldr	x0, [sp, #40]
  465de4:	ldr	x1, [sp, #56]
  465de8:	str	x1, [x0, #8]
  465dec:	ldr	x0, [sp, #40]
  465df0:	ldr	w1, [sp, #52]
  465df4:	str	w1, [x0, #16]
  465df8:	ldr	x1, [sp, #40]
  465dfc:	ldr	x0, [sp, #24]
  465e00:	bl	4660bc <ferror@plt+0x6374c>
  465e04:	cmp	w0, #0x0
  465e08:	b.ne	465e14 <ferror@plt+0x634a4>  // b.any
  465e0c:	mov	x0, #0x0                   	// #0
  465e10:	b	465e18 <ferror@plt+0x634a8>
  465e14:	ldr	x0, [sp, #40]
  465e18:	ldp	x29, x30, [sp], #64
  465e1c:	ret
  465e20:	stp	x29, x30, [sp, #-48]!
  465e24:	mov	x29, sp
  465e28:	str	x0, [sp, #24]
  465e2c:	ldr	x0, [sp, #24]
  465e30:	ldr	x0, [x0, #24]
  465e34:	ldrb	w0, [x0]
  465e38:	cmp	w0, #0x55
  465e3c:	b.ne	465e5c <ferror@plt+0x634ec>  // b.any
  465e40:	ldr	x0, [sp, #24]
  465e44:	ldr	x0, [x0, #24]
  465e48:	add	x1, x0, #0x1
  465e4c:	ldr	x0, [sp, #24]
  465e50:	str	x1, [x0, #24]
  465e54:	mov	w0, #0x0                   	// #0
  465e58:	b	465e60 <ferror@plt+0x634f0>
  465e5c:	mov	w0, #0x1                   	// #1
  465e60:	cmp	w0, #0x0
  465e64:	b.eq	465e70 <ferror@plt+0x63500>  // b.none
  465e68:	mov	x0, #0x0                   	// #0
  465e6c:	b	465f24 <ferror@plt+0x635b4>
  465e70:	ldr	x0, [sp, #24]
  465e74:	ldr	x0, [x0, #24]
  465e78:	ldrb	w0, [x0]
  465e7c:	cmp	w0, #0x74
  465e80:	b.ne	465ea0 <ferror@plt+0x63530>  // b.any
  465e84:	ldr	x0, [sp, #24]
  465e88:	ldr	x0, [x0, #24]
  465e8c:	add	x1, x0, #0x1
  465e90:	ldr	x0, [sp, #24]
  465e94:	str	x1, [x0, #24]
  465e98:	mov	w0, #0x0                   	// #0
  465e9c:	b	465ea4 <ferror@plt+0x63534>
  465ea0:	mov	w0, #0x1                   	// #1
  465ea4:	cmp	w0, #0x0
  465ea8:	b.eq	465eb4 <ferror@plt+0x63544>  // b.none
  465eac:	mov	x0, #0x0                   	// #0
  465eb0:	b	465f24 <ferror@plt+0x635b4>
  465eb4:	ldr	x0, [sp, #24]
  465eb8:	bl	4648e8 <ferror@plt+0x61f78>
  465ebc:	str	w0, [sp, #44]
  465ec0:	ldr	w0, [sp, #44]
  465ec4:	cmp	w0, #0x0
  465ec8:	b.ge	465ed4 <ferror@plt+0x63564>  // b.tcont
  465ecc:	mov	x0, #0x0                   	// #0
  465ed0:	b	465f24 <ferror@plt+0x635b4>
  465ed4:	ldr	x0, [sp, #24]
  465ed8:	bl	460e28 <ferror@plt+0x5e4b8>
  465edc:	str	x0, [sp, #32]
  465ee0:	ldr	x0, [sp, #32]
  465ee4:	cmp	x0, #0x0
  465ee8:	b.eq	465f04 <ferror@plt+0x63594>  // b.none
  465eec:	ldr	x0, [sp, #32]
  465ef0:	mov	w1, #0x48                  	// #72
  465ef4:	str	w1, [x0]
  465ef8:	ldrsw	x1, [sp, #44]
  465efc:	ldr	x0, [sp, #32]
  465f00:	str	x1, [x0, #8]
  465f04:	ldr	x1, [sp, #32]
  465f08:	ldr	x0, [sp, #24]
  465f0c:	bl	4660bc <ferror@plt+0x6374c>
  465f10:	cmp	w0, #0x0
  465f14:	b.ne	465f20 <ferror@plt+0x635b0>  // b.any
  465f18:	mov	x0, #0x0                   	// #0
  465f1c:	b	465f24 <ferror@plt+0x635b4>
  465f20:	ldr	x0, [sp, #32]
  465f24:	ldp	x29, x30, [sp], #48
  465f28:	ret
  465f2c:	stp	x29, x30, [sp, #-64]!
  465f30:	mov	x29, sp
  465f34:	str	x0, [sp, #24]
  465f38:	str	x1, [sp, #16]
  465f3c:	ldr	x0, [sp, #24]
  465f40:	ldr	x0, [x0, #24]
  465f44:	str	x0, [sp, #48]
  465f48:	ldr	x0, [sp, #48]
  465f4c:	str	x0, [sp, #56]
  465f50:	ldr	x0, [sp, #56]
  465f54:	ldrb	w0, [x0]
  465f58:	cmp	w0, #0x2e
  465f5c:	b.ne	466028 <ferror@plt+0x636b8>  // b.any
  465f60:	ldr	x0, [sp, #56]
  465f64:	add	x0, x0, #0x1
  465f68:	ldrb	w0, [x0]
  465f6c:	cmp	w0, #0x60
  465f70:	b.ls	465f88 <ferror@plt+0x63618>  // b.plast
  465f74:	ldr	x0, [sp, #56]
  465f78:	add	x0, x0, #0x1
  465f7c:	ldrb	w0, [x0]
  465f80:	cmp	w0, #0x7a
  465f84:	b.ls	465f9c <ferror@plt+0x6362c>  // b.plast
  465f88:	ldr	x0, [sp, #56]
  465f8c:	add	x0, x0, #0x1
  465f90:	ldrb	w0, [x0]
  465f94:	cmp	w0, #0x5f
  465f98:	b.ne	466028 <ferror@plt+0x636b8>  // b.any
  465f9c:	ldr	x0, [sp, #56]
  465fa0:	add	x0, x0, #0x2
  465fa4:	str	x0, [sp, #56]
  465fa8:	b	465fb8 <ferror@plt+0x63648>
  465fac:	ldr	x0, [sp, #56]
  465fb0:	add	x0, x0, #0x1
  465fb4:	str	x0, [sp, #56]
  465fb8:	ldr	x0, [sp, #56]
  465fbc:	ldrb	w0, [x0]
  465fc0:	cmp	w0, #0x60
  465fc4:	b.ls	465fd8 <ferror@plt+0x63668>  // b.plast
  465fc8:	ldr	x0, [sp, #56]
  465fcc:	ldrb	w0, [x0]
  465fd0:	cmp	w0, #0x7a
  465fd4:	b.ls	465fac <ferror@plt+0x6363c>  // b.plast
  465fd8:	ldr	x0, [sp, #56]
  465fdc:	ldrb	w0, [x0]
  465fe0:	cmp	w0, #0x5f
  465fe4:	b.eq	465fac <ferror@plt+0x6363c>  // b.none
  465fe8:	b	466028 <ferror@plt+0x636b8>
  465fec:	ldr	x0, [sp, #56]
  465ff0:	add	x0, x0, #0x2
  465ff4:	str	x0, [sp, #56]
  465ff8:	b	466008 <ferror@plt+0x63698>
  465ffc:	ldr	x0, [sp, #56]
  466000:	add	x0, x0, #0x1
  466004:	str	x0, [sp, #56]
  466008:	ldr	x0, [sp, #56]
  46600c:	ldrb	w0, [x0]
  466010:	cmp	w0, #0x2f
  466014:	b.ls	466028 <ferror@plt+0x636b8>  // b.plast
  466018:	ldr	x0, [sp, #56]
  46601c:	ldrb	w0, [x0]
  466020:	cmp	w0, #0x39
  466024:	b.ls	465ffc <ferror@plt+0x6368c>  // b.plast
  466028:	ldr	x0, [sp, #56]
  46602c:	ldrb	w0, [x0]
  466030:	cmp	w0, #0x2e
  466034:	b.ne	466060 <ferror@plt+0x636f0>  // b.any
  466038:	ldr	x0, [sp, #56]
  46603c:	add	x0, x0, #0x1
  466040:	ldrb	w0, [x0]
  466044:	cmp	w0, #0x2f
  466048:	b.ls	466060 <ferror@plt+0x636f0>  // b.plast
  46604c:	ldr	x0, [sp, #56]
  466050:	add	x0, x0, #0x1
  466054:	ldrb	w0, [x0]
  466058:	cmp	w0, #0x39
  46605c:	b.ls	465fec <ferror@plt+0x6367c>  // b.plast
  466060:	ldr	x0, [sp, #24]
  466064:	ldr	x0, [x0, #24]
  466068:	ldr	x2, [sp, #56]
  46606c:	ldr	x1, [sp, #48]
  466070:	sub	x1, x2, x1
  466074:	add	x1, x0, x1
  466078:	ldr	x0, [sp, #24]
  46607c:	str	x1, [x0, #24]
  466080:	ldr	x1, [sp, #56]
  466084:	ldr	x0, [sp, #48]
  466088:	sub	x0, x1, x0
  46608c:	mov	w2, w0
  466090:	ldr	x1, [sp, #48]
  466094:	ldr	x0, [sp, #24]
  466098:	bl	461018 <ferror@plt+0x5e6a8>
  46609c:	str	x0, [sp, #40]
  4660a0:	ldr	x3, [sp, #40]
  4660a4:	ldr	x2, [sp, #16]
  4660a8:	mov	w1, #0x4e                  	// #78
  4660ac:	ldr	x0, [sp, #24]
  4660b0:	bl	460ea4 <ferror@plt+0x5e534>
  4660b4:	ldp	x29, x30, [sp], #64
  4660b8:	ret
  4660bc:	sub	sp, sp, #0x10
  4660c0:	str	x0, [sp, #8]
  4660c4:	str	x1, [sp]
  4660c8:	ldr	x0, [sp]
  4660cc:	cmp	x0, #0x0
  4660d0:	b.ne	4660dc <ferror@plt+0x6376c>  // b.any
  4660d4:	mov	w0, #0x0                   	// #0
  4660d8:	b	466138 <ferror@plt+0x637c8>
  4660dc:	ldr	x0, [sp, #8]
  4660e0:	ldr	w1, [x0, #56]
  4660e4:	ldr	x0, [sp, #8]
  4660e8:	ldr	w0, [x0, #60]
  4660ec:	cmp	w1, w0
  4660f0:	b.lt	4660fc <ferror@plt+0x6378c>  // b.tstop
  4660f4:	mov	w0, #0x0                   	// #0
  4660f8:	b	466138 <ferror@plt+0x637c8>
  4660fc:	ldr	x0, [sp, #8]
  466100:	ldr	x1, [x0, #48]
  466104:	ldr	x0, [sp, #8]
  466108:	ldr	w0, [x0, #56]
  46610c:	sxtw	x0, w0
  466110:	lsl	x0, x0, #3
  466114:	add	x0, x1, x0
  466118:	ldr	x1, [sp]
  46611c:	str	x1, [x0]
  466120:	ldr	x0, [sp, #8]
  466124:	ldr	w0, [x0, #56]
  466128:	add	w1, w0, #0x1
  46612c:	ldr	x0, [sp, #8]
  466130:	str	w1, [x0, #56]
  466134:	mov	w0, #0x1                   	// #1
  466138:	add	sp, sp, #0x10
  46613c:	ret
  466140:	stp	x29, x30, [sp, #-96]!
  466144:	mov	x29, sp
  466148:	str	x0, [sp, #24]
  46614c:	str	w1, [sp, #20]
  466150:	ldr	x0, [sp, #24]
  466154:	ldr	x0, [x0, #24]
  466158:	ldrb	w0, [x0]
  46615c:	cmp	w0, #0x53
  466160:	b.ne	466180 <ferror@plt+0x63810>  // b.any
  466164:	ldr	x0, [sp, #24]
  466168:	ldr	x0, [x0, #24]
  46616c:	add	x1, x0, #0x1
  466170:	ldr	x0, [sp, #24]
  466174:	str	x1, [x0, #24]
  466178:	mov	w0, #0x0                   	// #0
  46617c:	b	466184 <ferror@plt+0x63814>
  466180:	mov	w0, #0x1                   	// #1
  466184:	cmp	w0, #0x0
  466188:	b.eq	466194 <ferror@plt+0x63824>  // b.none
  46618c:	mov	x0, #0x0                   	// #0
  466190:	b	4664f4 <ferror@plt+0x63b84>
  466194:	ldr	x0, [sp, #24]
  466198:	ldr	x0, [x0, #24]
  46619c:	ldrb	w0, [x0]
  4661a0:	cmp	w0, #0x0
  4661a4:	b.eq	4661c4 <ferror@plt+0x63854>  // b.none
  4661a8:	ldr	x0, [sp, #24]
  4661ac:	ldr	x0, [x0, #24]
  4661b0:	add	x2, x0, #0x1
  4661b4:	ldr	x1, [sp, #24]
  4661b8:	str	x2, [x1, #24]
  4661bc:	ldrb	w0, [x0]
  4661c0:	b	4661c8 <ferror@plt+0x63858>
  4661c4:	mov	w0, #0x0                   	// #0
  4661c8:	strb	w0, [sp, #95]
  4661cc:	ldrb	w0, [sp, #95]
  4661d0:	cmp	w0, #0x5f
  4661d4:	b.eq	466208 <ferror@plt+0x63898>  // b.none
  4661d8:	ldrb	w0, [sp, #95]
  4661dc:	cmp	w0, #0x2f
  4661e0:	b.ls	4661f0 <ferror@plt+0x63880>  // b.plast
  4661e4:	ldrb	w0, [sp, #95]
  4661e8:	cmp	w0, #0x39
  4661ec:	b.ls	466208 <ferror@plt+0x63898>  // b.plast
  4661f0:	ldrb	w0, [sp, #95]
  4661f4:	cmp	w0, #0x40
  4661f8:	b.ls	466354 <ferror@plt+0x639e4>  // b.plast
  4661fc:	ldrb	w0, [sp, #95]
  466200:	cmp	w0, #0x5a
  466204:	b.hi	466354 <ferror@plt+0x639e4>  // b.pmore
  466208:	str	wzr, [sp, #88]
  46620c:	ldrb	w0, [sp, #95]
  466210:	cmp	w0, #0x5f
  466214:	b.eq	466318 <ferror@plt+0x639a8>  // b.none
  466218:	ldrb	w0, [sp, #95]
  46621c:	cmp	w0, #0x2f
  466220:	b.ls	46625c <ferror@plt+0x638ec>  // b.plast
  466224:	ldrb	w0, [sp, #95]
  466228:	cmp	w0, #0x39
  46622c:	b.hi	46625c <ferror@plt+0x638ec>  // b.pmore
  466230:	ldr	w1, [sp, #88]
  466234:	mov	w0, w1
  466238:	lsl	w0, w0, #3
  46623c:	add	w0, w0, w1
  466240:	lsl	w0, w0, #2
  466244:	mov	w1, w0
  466248:	ldrb	w0, [sp, #95]
  46624c:	add	w0, w1, w0
  466250:	sub	w0, w0, #0x30
  466254:	str	w0, [sp, #84]
  466258:	b	4662a8 <ferror@plt+0x63938>
  46625c:	ldrb	w0, [sp, #95]
  466260:	cmp	w0, #0x40
  466264:	b.ls	4662a0 <ferror@plt+0x63930>  // b.plast
  466268:	ldrb	w0, [sp, #95]
  46626c:	cmp	w0, #0x5a
  466270:	b.hi	4662a0 <ferror@plt+0x63930>  // b.pmore
  466274:	ldr	w1, [sp, #88]
  466278:	mov	w0, w1
  46627c:	lsl	w0, w0, #3
  466280:	add	w0, w0, w1
  466284:	lsl	w0, w0, #2
  466288:	mov	w1, w0
  46628c:	ldrb	w0, [sp, #95]
  466290:	add	w0, w1, w0
  466294:	sub	w0, w0, #0x37
  466298:	str	w0, [sp, #84]
  46629c:	b	4662a8 <ferror@plt+0x63938>
  4662a0:	mov	x0, #0x0                   	// #0
  4662a4:	b	4664f4 <ferror@plt+0x63b84>
  4662a8:	ldr	w1, [sp, #84]
  4662ac:	ldr	w0, [sp, #88]
  4662b0:	cmp	w1, w0
  4662b4:	b.cs	4662c0 <ferror@plt+0x63950>  // b.hs, b.nlast
  4662b8:	mov	x0, #0x0                   	// #0
  4662bc:	b	4664f4 <ferror@plt+0x63b84>
  4662c0:	ldr	w0, [sp, #84]
  4662c4:	str	w0, [sp, #88]
  4662c8:	ldr	x0, [sp, #24]
  4662cc:	ldr	x0, [x0, #24]
  4662d0:	ldrb	w0, [x0]
  4662d4:	cmp	w0, #0x0
  4662d8:	b.eq	4662f8 <ferror@plt+0x63988>  // b.none
  4662dc:	ldr	x0, [sp, #24]
  4662e0:	ldr	x0, [x0, #24]
  4662e4:	add	x2, x0, #0x1
  4662e8:	ldr	x1, [sp, #24]
  4662ec:	str	x2, [x1, #24]
  4662f0:	ldrb	w0, [x0]
  4662f4:	b	4662fc <ferror@plt+0x6398c>
  4662f8:	mov	w0, #0x0                   	// #0
  4662fc:	strb	w0, [sp, #95]
  466300:	ldrb	w0, [sp, #95]
  466304:	cmp	w0, #0x5f
  466308:	b.ne	466218 <ferror@plt+0x638a8>  // b.any
  46630c:	ldr	w0, [sp, #88]
  466310:	add	w0, w0, #0x1
  466314:	str	w0, [sp, #88]
  466318:	ldr	x0, [sp, #24]
  46631c:	ldr	w0, [x0, #56]
  466320:	mov	w1, w0
  466324:	ldr	w0, [sp, #88]
  466328:	cmp	w0, w1
  46632c:	b.cc	466338 <ferror@plt+0x639c8>  // b.lo, b.ul, b.last
  466330:	mov	x0, #0x0                   	// #0
  466334:	b	4664f4 <ferror@plt+0x63b84>
  466338:	ldr	x0, [sp, #24]
  46633c:	ldr	x1, [x0, #48]
  466340:	ldr	w0, [sp, #88]
  466344:	lsl	x0, x0, #3
  466348:	add	x0, x1, x0
  46634c:	ldr	x0, [x0]
  466350:	b	4664f4 <ferror@plt+0x63b84>
  466354:	ldr	x0, [sp, #24]
  466358:	ldr	w0, [x0, #16]
  46635c:	and	w0, w0, #0x8
  466360:	cmp	w0, #0x0
  466364:	cset	w0, ne  // ne = any
  466368:	and	w0, w0, #0xff
  46636c:	str	w0, [sp, #80]
  466370:	ldr	w0, [sp, #80]
  466374:	cmp	w0, #0x0
  466378:	b.ne	4663b8 <ferror@plt+0x63a48>  // b.any
  46637c:	ldr	w0, [sp, #20]
  466380:	cmp	w0, #0x0
  466384:	b.eq	4663b8 <ferror@plt+0x63a48>  // b.none
  466388:	ldr	x0, [sp, #24]
  46638c:	ldr	x0, [x0, #24]
  466390:	ldrb	w0, [x0]
  466394:	strb	w0, [sp, #47]
  466398:	ldrb	w0, [sp, #47]
  46639c:	cmp	w0, #0x43
  4663a0:	b.eq	4663b0 <ferror@plt+0x63a40>  // b.none
  4663a4:	ldrb	w0, [sp, #47]
  4663a8:	cmp	w0, #0x44
  4663ac:	b.ne	4663b8 <ferror@plt+0x63a48>  // b.any
  4663b0:	mov	w0, #0x1                   	// #1
  4663b4:	str	w0, [sp, #80]
  4663b8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4663bc:	add	x0, x0, #0x9a0
  4663c0:	str	x0, [sp, #32]
  4663c4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4663c8:	add	x0, x0, #0x818
  4663cc:	str	x0, [sp, #72]
  4663d0:	b	4664e0 <ferror@plt+0x63b70>
  4663d4:	ldr	x0, [sp, #72]
  4663d8:	ldrb	w0, [x0]
  4663dc:	ldrb	w1, [sp, #95]
  4663e0:	cmp	w1, w0
  4663e4:	b.ne	4664d4 <ferror@plt+0x63b64>  // b.any
  4663e8:	ldr	x0, [sp, #72]
  4663ec:	ldr	x0, [x0, #40]
  4663f0:	cmp	x0, #0x0
  4663f4:	b.eq	466420 <ferror@plt+0x63ab0>  // b.none
  4663f8:	ldr	x0, [sp, #72]
  4663fc:	ldr	x1, [x0, #40]
  466400:	ldr	x0, [sp, #72]
  466404:	ldr	w0, [x0, #48]
  466408:	mov	w2, w0
  46640c:	ldr	x0, [sp, #24]
  466410:	bl	4612e8 <ferror@plt+0x5e978>
  466414:	mov	x1, x0
  466418:	ldr	x0, [sp, #24]
  46641c:	str	x1, [x0, #64]
  466420:	ldr	w0, [sp, #80]
  466424:	cmp	w0, #0x0
  466428:	b.eq	466448 <ferror@plt+0x63ad8>  // b.none
  46642c:	ldr	x0, [sp, #72]
  466430:	ldr	x0, [x0, #24]
  466434:	str	x0, [sp, #64]
  466438:	ldr	x0, [sp, #72]
  46643c:	ldr	w0, [x0, #32]
  466440:	str	w0, [sp, #60]
  466444:	b	466460 <ferror@plt+0x63af0>
  466448:	ldr	x0, [sp, #72]
  46644c:	ldr	x0, [x0, #8]
  466450:	str	x0, [sp, #64]
  466454:	ldr	x0, [sp, #72]
  466458:	ldr	w0, [x0, #16]
  46645c:	str	w0, [sp, #60]
  466460:	ldr	x0, [sp, #24]
  466464:	ldr	w1, [x0, #72]
  466468:	ldr	w0, [sp, #60]
  46646c:	add	w1, w1, w0
  466470:	ldr	x0, [sp, #24]
  466474:	str	w1, [x0, #72]
  466478:	ldr	w2, [sp, #60]
  46647c:	ldr	x1, [sp, #64]
  466480:	ldr	x0, [sp, #24]
  466484:	bl	4612e8 <ferror@plt+0x5e978>
  466488:	str	x0, [sp, #48]
  46648c:	ldr	x0, [sp, #24]
  466490:	ldr	x0, [x0, #24]
  466494:	ldrb	w0, [x0]
  466498:	cmp	w0, #0x42
  46649c:	b.ne	4664cc <ferror@plt+0x63b5c>  // b.any
  4664a0:	ldr	x1, [sp, #48]
  4664a4:	ldr	x0, [sp, #24]
  4664a8:	bl	461794 <ferror@plt+0x5ee24>
  4664ac:	str	x0, [sp, #48]
  4664b0:	ldr	x1, [sp, #48]
  4664b4:	ldr	x0, [sp, #24]
  4664b8:	bl	4660bc <ferror@plt+0x6374c>
  4664bc:	cmp	w0, #0x0
  4664c0:	b.ne	4664cc <ferror@plt+0x63b5c>  // b.any
  4664c4:	mov	x0, #0x0                   	// #0
  4664c8:	b	4664f4 <ferror@plt+0x63b84>
  4664cc:	ldr	x0, [sp, #48]
  4664d0:	b	4664f4 <ferror@plt+0x63b84>
  4664d4:	ldr	x0, [sp, #72]
  4664d8:	add	x0, x0, #0x38
  4664dc:	str	x0, [sp, #72]
  4664e0:	ldr	x1, [sp, #72]
  4664e4:	ldr	x0, [sp, #32]
  4664e8:	cmp	x1, x0
  4664ec:	b.cc	4663d4 <ferror@plt+0x63a64>  // b.lo, b.ul, b.last
  4664f0:	mov	x0, #0x0                   	// #0
  4664f4:	ldp	x29, x30, [sp], #96
  4664f8:	ret
  4664fc:	sub	sp, sp, #0x10
  466500:	str	x0, [sp, #8]
  466504:	str	x1, [sp]
  466508:	ldr	x0, [sp, #8]
  46650c:	ldr	x1, [x0, #24]
  466510:	ldr	x0, [sp]
  466514:	str	x1, [x0]
  466518:	ldr	x0, [sp, #8]
  46651c:	ldr	w1, [x0, #40]
  466520:	ldr	x0, [sp]
  466524:	str	w1, [x0, #8]
  466528:	ldr	x0, [sp, #8]
  46652c:	ldr	w1, [x0, #56]
  466530:	ldr	x0, [sp]
  466534:	str	w1, [x0, #12]
  466538:	ldr	x0, [sp, #8]
  46653c:	ldr	w1, [x0, #72]
  466540:	ldr	x0, [sp]
  466544:	str	w1, [x0, #16]
  466548:	nop
  46654c:	add	sp, sp, #0x10
  466550:	ret
  466554:	sub	sp, sp, #0x10
  466558:	str	x0, [sp, #8]
  46655c:	str	x1, [sp]
  466560:	ldr	x0, [sp]
  466564:	ldr	x1, [x0]
  466568:	ldr	x0, [sp, #8]
  46656c:	str	x1, [x0, #24]
  466570:	ldr	x0, [sp]
  466574:	ldr	w1, [x0, #8]
  466578:	ldr	x0, [sp, #8]
  46657c:	str	w1, [x0, #40]
  466580:	ldr	x0, [sp]
  466584:	ldr	w1, [x0, #12]
  466588:	ldr	x0, [sp, #8]
  46658c:	str	w1, [x0, #56]
  466590:	ldr	x0, [sp]
  466594:	ldr	w1, [x0, #16]
  466598:	ldr	x0, [sp, #8]
  46659c:	str	w1, [x0, #72]
  4665a0:	nop
  4665a4:	add	sp, sp, #0x10
  4665a8:	ret
  4665ac:	stp	x29, x30, [sp, #-32]!
  4665b0:	mov	x29, sp
  4665b4:	str	x0, [sp, #24]
  4665b8:	str	x1, [sp, #16]
  4665bc:	ldr	x0, [sp, #24]
  4665c0:	str	xzr, [x0]
  4665c4:	ldr	x0, [sp, #24]
  4665c8:	str	xzr, [x0, #8]
  4665cc:	ldr	x0, [sp, #24]
  4665d0:	str	xzr, [x0, #16]
  4665d4:	ldr	x0, [sp, #24]
  4665d8:	str	wzr, [x0, #24]
  4665dc:	ldr	x0, [sp, #16]
  4665e0:	cmp	x0, #0x0
  4665e4:	b.eq	4665f4 <ferror@plt+0x63c84>  // b.none
  4665e8:	ldr	x1, [sp, #16]
  4665ec:	ldr	x0, [sp, #24]
  4665f0:	bl	466600 <ferror@plt+0x63c90>
  4665f4:	nop
  4665f8:	ldp	x29, x30, [sp], #32
  4665fc:	ret
  466600:	stp	x29, x30, [sp, #-48]!
  466604:	mov	x29, sp
  466608:	str	x0, [sp, #24]
  46660c:	str	x1, [sp, #16]
  466610:	ldr	x0, [sp, #24]
  466614:	ldr	w0, [x0, #24]
  466618:	cmp	w0, #0x0
  46661c:	b.ne	4666d4 <ferror@plt+0x63d64>  // b.any
  466620:	ldr	x0, [sp, #24]
  466624:	ldr	x0, [x0, #16]
  466628:	cmp	x0, #0x0
  46662c:	b.eq	46663c <ferror@plt+0x63ccc>  // b.none
  466630:	ldr	x0, [sp, #24]
  466634:	ldr	x0, [x0, #16]
  466638:	b	466640 <ferror@plt+0x63cd0>
  46663c:	mov	x0, #0x2                   	// #2
  466640:	str	x0, [sp, #40]
  466644:	b	466654 <ferror@plt+0x63ce4>
  466648:	ldr	x0, [sp, #40]
  46664c:	lsl	x0, x0, #1
  466650:	str	x0, [sp, #40]
  466654:	ldr	x1, [sp, #40]
  466658:	ldr	x0, [sp, #16]
  46665c:	cmp	x1, x0
  466660:	b.cc	466648 <ferror@plt+0x63cd8>  // b.lo, b.ul, b.last
  466664:	ldr	x0, [sp, #24]
  466668:	ldr	x0, [x0]
  46666c:	ldr	x1, [sp, #40]
  466670:	bl	4025a0 <realloc@plt>
  466674:	str	x0, [sp, #32]
  466678:	ldr	x0, [sp, #32]
  46667c:	cmp	x0, #0x0
  466680:	b.ne	4666b8 <ferror@plt+0x63d48>  // b.any
  466684:	ldr	x0, [sp, #24]
  466688:	ldr	x0, [x0]
  46668c:	bl	402730 <free@plt>
  466690:	ldr	x0, [sp, #24]
  466694:	str	xzr, [x0]
  466698:	ldr	x0, [sp, #24]
  46669c:	str	xzr, [x0, #8]
  4666a0:	ldr	x0, [sp, #24]
  4666a4:	str	xzr, [x0, #16]
  4666a8:	ldr	x0, [sp, #24]
  4666ac:	mov	w1, #0x1                   	// #1
  4666b0:	str	w1, [x0, #24]
  4666b4:	b	4666d8 <ferror@plt+0x63d68>
  4666b8:	ldr	x0, [sp, #24]
  4666bc:	ldr	x1, [sp, #32]
  4666c0:	str	x1, [x0]
  4666c4:	ldr	x0, [sp, #24]
  4666c8:	ldr	x1, [sp, #40]
  4666cc:	str	x1, [x0, #16]
  4666d0:	b	4666d8 <ferror@plt+0x63d68>
  4666d4:	nop
  4666d8:	ldp	x29, x30, [sp], #48
  4666dc:	ret
  4666e0:	stp	x29, x30, [sp, #-64]!
  4666e4:	mov	x29, sp
  4666e8:	str	x0, [sp, #40]
  4666ec:	str	x1, [sp, #32]
  4666f0:	str	x2, [sp, #24]
  4666f4:	ldr	x0, [sp, #40]
  4666f8:	ldr	x1, [x0, #8]
  4666fc:	ldr	x0, [sp, #24]
  466700:	add	x0, x1, x0
  466704:	add	x0, x0, #0x1
  466708:	str	x0, [sp, #56]
  46670c:	ldr	x0, [sp, #40]
  466710:	ldr	x0, [x0, #16]
  466714:	ldr	x1, [sp, #56]
  466718:	cmp	x1, x0
  46671c:	b.ls	46672c <ferror@plt+0x63dbc>  // b.plast
  466720:	ldr	x1, [sp, #56]
  466724:	ldr	x0, [sp, #40]
  466728:	bl	466600 <ferror@plt+0x63c90>
  46672c:	ldr	x0, [sp, #40]
  466730:	ldr	w0, [x0, #24]
  466734:	cmp	w0, #0x0
  466738:	b.ne	466798 <ferror@plt+0x63e28>  // b.any
  46673c:	ldr	x0, [sp, #40]
  466740:	ldr	x1, [x0]
  466744:	ldr	x0, [sp, #40]
  466748:	ldr	x0, [x0, #8]
  46674c:	add	x0, x1, x0
  466750:	ldr	x2, [sp, #24]
  466754:	ldr	x1, [sp, #32]
  466758:	bl	4022e0 <memcpy@plt>
  46675c:	ldr	x0, [sp, #40]
  466760:	ldr	x1, [x0]
  466764:	ldr	x0, [sp, #40]
  466768:	ldr	x2, [x0, #8]
  46676c:	ldr	x0, [sp, #24]
  466770:	add	x0, x2, x0
  466774:	add	x0, x1, x0
  466778:	strb	wzr, [x0]
  46677c:	ldr	x0, [sp, #40]
  466780:	ldr	x1, [x0, #8]
  466784:	ldr	x0, [sp, #24]
  466788:	add	x1, x1, x0
  46678c:	ldr	x0, [sp, #40]
  466790:	str	x1, [x0, #8]
  466794:	b	46679c <ferror@plt+0x63e2c>
  466798:	nop
  46679c:	ldp	x29, x30, [sp], #64
  4667a0:	ret
  4667a4:	stp	x29, x30, [sp, #-64]!
  4667a8:	mov	x29, sp
  4667ac:	str	x0, [sp, #40]
  4667b0:	str	x1, [sp, #32]
  4667b4:	str	x2, [sp, #24]
  4667b8:	ldr	x0, [sp, #24]
  4667bc:	str	x0, [sp, #56]
  4667c0:	ldr	x2, [sp, #32]
  4667c4:	ldr	x1, [sp, #40]
  4667c8:	ldr	x0, [sp, #56]
  4667cc:	bl	4666e0 <ferror@plt+0x63d70>
  4667d0:	nop
  4667d4:	ldp	x29, x30, [sp], #64
  4667d8:	ret
  4667dc:	stp	x29, x30, [sp, #-32]!
  4667e0:	mov	x29, sp
  4667e4:	str	x0, [sp, #24]
  4667e8:	str	x1, [sp, #16]
  4667ec:	ldr	x0, [sp, #16]
  4667f0:	cmp	x0, #0x0
  4667f4:	b.eq	466958 <ferror@plt+0x63fe8>  // b.none
  4667f8:	ldr	x0, [sp, #16]
  4667fc:	ldr	w0, [x0]
  466800:	cmp	w0, #0x50
  466804:	b.hi	46696c <ferror@plt+0x63ffc>  // b.pmore
  466808:	adrp	x1, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46680c:	add	x1, x1, #0x9a0
  466810:	ldr	w0, [x1, w0, uxtw #2]
  466814:	adr	x1, 466820 <ferror@plt+0x63eb0>
  466818:	add	x0, x1, w0, sxtw #2
  46681c:	br	x0
  466820:	ldr	x0, [sp, #24]
  466824:	ldr	w0, [x0, #364]
  466828:	add	w1, w0, #0x1
  46682c:	ldr	x0, [sp, #24]
  466830:	str	w1, [x0, #364]
  466834:	b	466864 <ferror@plt+0x63ef4>
  466838:	ldr	x0, [sp, #16]
  46683c:	ldr	x0, [x0, #8]
  466840:	ldr	w0, [x0]
  466844:	cmp	w0, #0x5
  466848:	b.ne	466860 <ferror@plt+0x63ef0>  // b.any
  46684c:	ldr	x0, [sp, #24]
  466850:	ldr	w0, [x0, #348]
  466854:	add	w1, w0, #0x1
  466858:	ldr	x0, [sp, #24]
  46685c:	str	w1, [x0, #348]
  466860:	nop
  466864:	ldr	x0, [sp, #24]
  466868:	ldr	w0, [x0, #308]
  46686c:	cmp	w0, #0x800
  466870:	b.gt	466968 <ferror@plt+0x63ff8>
  466874:	ldr	x0, [sp, #24]
  466878:	ldr	w0, [x0, #308]
  46687c:	add	w1, w0, #0x1
  466880:	ldr	x0, [sp, #24]
  466884:	str	w1, [x0, #308]
  466888:	ldr	x0, [sp, #16]
  46688c:	ldr	x0, [x0, #8]
  466890:	mov	x1, x0
  466894:	ldr	x0, [sp, #24]
  466898:	bl	4667dc <ferror@plt+0x63e6c>
  46689c:	ldr	x0, [sp, #16]
  4668a0:	ldr	x0, [x0, #16]
  4668a4:	mov	x1, x0
  4668a8:	ldr	x0, [sp, #24]
  4668ac:	bl	4667dc <ferror@plt+0x63e6c>
  4668b0:	ldr	x0, [sp, #24]
  4668b4:	ldr	w0, [x0, #308]
  4668b8:	sub	w1, w0, #0x1
  4668bc:	ldr	x0, [sp, #24]
  4668c0:	str	w1, [x0, #308]
  4668c4:	b	46696c <ferror@plt+0x63ffc>
  4668c8:	ldr	x0, [sp, #16]
  4668cc:	ldr	x0, [x0, #16]
  4668d0:	mov	x1, x0
  4668d4:	ldr	x0, [sp, #24]
  4668d8:	bl	4667dc <ferror@plt+0x63e6c>
  4668dc:	b	46696c <ferror@plt+0x63ffc>
  4668e0:	ldr	x0, [sp, #16]
  4668e4:	ldr	x0, [x0, #16]
  4668e8:	mov	x1, x0
  4668ec:	ldr	x0, [sp, #24]
  4668f0:	bl	4667dc <ferror@plt+0x63e6c>
  4668f4:	b	46696c <ferror@plt+0x63ffc>
  4668f8:	ldr	x0, [sp, #16]
  4668fc:	ldr	x0, [x0, #16]
  466900:	mov	x1, x0
  466904:	ldr	x0, [sp, #24]
  466908:	bl	4667dc <ferror@plt+0x63e6c>
  46690c:	b	46696c <ferror@plt+0x63ffc>
  466910:	ldr	x0, [sp, #16]
  466914:	ldr	x0, [x0, #8]
  466918:	mov	x1, x0
  46691c:	ldr	x0, [sp, #24]
  466920:	bl	4667dc <ferror@plt+0x63e6c>
  466924:	b	46696c <ferror@plt+0x63ffc>
  466928:	ldr	x0, [sp, #16]
  46692c:	ldr	x0, [x0, #8]
  466930:	mov	x1, x0
  466934:	ldr	x0, [sp, #24]
  466938:	bl	4667dc <ferror@plt+0x63e6c>
  46693c:	b	46696c <ferror@plt+0x63ffc>
  466940:	ldr	x0, [sp, #16]
  466944:	ldr	x0, [x0, #8]
  466948:	mov	x1, x0
  46694c:	ldr	x0, [sp, #24]
  466950:	bl	4667dc <ferror@plt+0x63e6c>
  466954:	b	46696c <ferror@plt+0x63ffc>
  466958:	nop
  46695c:	b	46696c <ferror@plt+0x63ffc>
  466960:	nop
  466964:	b	46696c <ferror@plt+0x63ffc>
  466968:	nop
  46696c:	ldp	x29, x30, [sp], #32
  466970:	ret
  466974:	stp	x29, x30, [sp, #-48]!
  466978:	mov	x29, sp
  46697c:	str	x0, [sp, #40]
  466980:	str	x1, [sp, #32]
  466984:	str	x2, [sp, #24]
  466988:	str	x3, [sp, #16]
  46698c:	ldr	x0, [sp, #40]
  466990:	str	xzr, [x0, #256]
  466994:	ldr	x0, [sp, #40]
  466998:	strb	wzr, [x0, #264]
  46699c:	ldr	x0, [sp, #40]
  4669a0:	str	xzr, [x0, #288]
  4669a4:	ldr	x0, [sp, #40]
  4669a8:	str	xzr, [x0, #296]
  4669ac:	ldr	x0, [sp, #40]
  4669b0:	str	wzr, [x0, #316]
  4669b4:	ldr	x0, [sp, #40]
  4669b8:	str	xzr, [x0, #320]
  4669bc:	ldr	x0, [sp, #40]
  4669c0:	ldr	x1, [sp, #32]
  4669c4:	str	x1, [x0, #272]
  4669c8:	ldr	x0, [sp, #40]
  4669cc:	ldr	x1, [sp, #24]
  4669d0:	str	x1, [x0, #280]
  4669d4:	ldr	x0, [sp, #40]
  4669d8:	str	wzr, [x0, #304]
  4669dc:	ldr	x0, [sp, #40]
  4669e0:	str	wzr, [x0, #308]
  4669e4:	ldr	x0, [sp, #40]
  4669e8:	str	wzr, [x0, #312]
  4669ec:	ldr	x0, [sp, #40]
  4669f0:	str	xzr, [x0, #328]
  4669f4:	ldr	x0, [sp, #40]
  4669f8:	str	xzr, [x0, #336]
  4669fc:	ldr	x0, [sp, #40]
  466a00:	str	wzr, [x0, #344]
  466a04:	ldr	x0, [sp, #40]
  466a08:	str	wzr, [x0, #348]
  466a0c:	ldr	x0, [sp, #40]
  466a10:	str	xzr, [x0, #352]
  466a14:	ldr	x0, [sp, #40]
  466a18:	str	wzr, [x0, #360]
  466a1c:	ldr	x0, [sp, #40]
  466a20:	str	wzr, [x0, #364]
  466a24:	ldr	x1, [sp, #16]
  466a28:	ldr	x0, [sp, #40]
  466a2c:	bl	4667dc <ferror@plt+0x63e6c>
  466a30:	ldr	x0, [sp, #40]
  466a34:	ldr	w0, [x0, #308]
  466a38:	cmp	w0, #0x7ff
  466a3c:	b.gt	466a48 <ferror@plt+0x640d8>
  466a40:	ldr	x0, [sp, #40]
  466a44:	str	wzr, [x0, #308]
  466a48:	ldr	x0, [sp, #40]
  466a4c:	ldr	w1, [x0, #364]
  466a50:	ldr	x0, [sp, #40]
  466a54:	ldr	w0, [x0, #348]
  466a58:	mul	w1, w1, w0
  466a5c:	ldr	x0, [sp, #40]
  466a60:	str	w1, [x0, #364]
  466a64:	ldr	x0, [sp, #40]
  466a68:	str	xzr, [x0, #368]
  466a6c:	nop
  466a70:	ldp	x29, x30, [sp], #48
  466a74:	ret
  466a78:	sub	sp, sp, #0x10
  466a7c:	str	x0, [sp, #8]
  466a80:	ldr	x0, [sp, #8]
  466a84:	mov	w1, #0x1                   	// #1
  466a88:	str	w1, [x0, #304]
  466a8c:	nop
  466a90:	add	sp, sp, #0x10
  466a94:	ret
  466a98:	sub	sp, sp, #0x10
  466a9c:	str	x0, [sp, #8]
  466aa0:	ldr	x0, [sp, #8]
  466aa4:	ldr	w0, [x0, #304]
  466aa8:	cmp	w0, #0x0
  466aac:	cset	w0, ne  // ne = any
  466ab0:	and	w0, w0, #0xff
  466ab4:	add	sp, sp, #0x10
  466ab8:	ret
  466abc:	stp	x29, x30, [sp, #-32]!
  466ac0:	mov	x29, sp
  466ac4:	str	x0, [sp, #24]
  466ac8:	ldr	x0, [sp, #24]
  466acc:	ldr	x0, [x0, #256]
  466ad0:	ldr	x1, [sp, #24]
  466ad4:	strb	wzr, [x1, x0]
  466ad8:	ldr	x0, [sp, #24]
  466adc:	ldr	x3, [x0, #272]
  466ae0:	ldr	x4, [sp, #24]
  466ae4:	ldr	x0, [sp, #24]
  466ae8:	ldr	x1, [x0, #256]
  466aec:	ldr	x0, [sp, #24]
  466af0:	ldr	x0, [x0, #280]
  466af4:	mov	x2, x0
  466af8:	mov	x0, x4
  466afc:	blr	x3
  466b00:	ldr	x0, [sp, #24]
  466b04:	str	xzr, [x0, #256]
  466b08:	ldr	x0, [sp, #24]
  466b0c:	ldr	x0, [x0, #320]
  466b10:	add	x1, x0, #0x1
  466b14:	ldr	x0, [sp, #24]
  466b18:	str	x1, [x0, #320]
  466b1c:	nop
  466b20:	ldp	x29, x30, [sp], #32
  466b24:	ret
  466b28:	stp	x29, x30, [sp, #-32]!
  466b2c:	mov	x29, sp
  466b30:	str	x0, [sp, #24]
  466b34:	strb	w1, [sp, #23]
  466b38:	ldr	x0, [sp, #24]
  466b3c:	ldr	x0, [x0, #256]
  466b40:	cmp	x0, #0xff
  466b44:	b.ne	466b50 <ferror@plt+0x641e0>  // b.any
  466b48:	ldr	x0, [sp, #24]
  466b4c:	bl	466abc <ferror@plt+0x6414c>
  466b50:	ldr	x0, [sp, #24]
  466b54:	ldr	x0, [x0, #256]
  466b58:	add	x2, x0, #0x1
  466b5c:	ldr	x1, [sp, #24]
  466b60:	str	x2, [x1, #256]
  466b64:	ldr	x1, [sp, #24]
  466b68:	ldrb	w2, [sp, #23]
  466b6c:	strb	w2, [x1, x0]
  466b70:	ldr	x0, [sp, #24]
  466b74:	ldrb	w1, [sp, #23]
  466b78:	strb	w1, [x0, #264]
  466b7c:	nop
  466b80:	ldp	x29, x30, [sp], #32
  466b84:	ret
  466b88:	stp	x29, x30, [sp, #-64]!
  466b8c:	mov	x29, sp
  466b90:	str	x0, [sp, #40]
  466b94:	str	x1, [sp, #32]
  466b98:	str	x2, [sp, #24]
  466b9c:	str	xzr, [sp, #56]
  466ba0:	b	466bcc <ferror@plt+0x6425c>
  466ba4:	ldr	x1, [sp, #32]
  466ba8:	ldr	x0, [sp, #56]
  466bac:	add	x0, x1, x0
  466bb0:	ldrb	w0, [x0]
  466bb4:	mov	w1, w0
  466bb8:	ldr	x0, [sp, #40]
  466bbc:	bl	466b28 <ferror@plt+0x641b8>
  466bc0:	ldr	x0, [sp, #56]
  466bc4:	add	x0, x0, #0x1
  466bc8:	str	x0, [sp, #56]
  466bcc:	ldr	x1, [sp, #56]
  466bd0:	ldr	x0, [sp, #24]
  466bd4:	cmp	x1, x0
  466bd8:	b.cc	466ba4 <ferror@plt+0x64234>  // b.lo, b.ul, b.last
  466bdc:	nop
  466be0:	nop
  466be4:	ldp	x29, x30, [sp], #64
  466be8:	ret
  466bec:	stp	x29, x30, [sp, #-32]!
  466bf0:	mov	x29, sp
  466bf4:	str	x0, [sp, #24]
  466bf8:	str	x1, [sp, #16]
  466bfc:	ldr	x0, [sp, #16]
  466c00:	bl	402330 <strlen@plt>
  466c04:	mov	x2, x0
  466c08:	ldr	x1, [sp, #16]
  466c0c:	ldr	x0, [sp, #24]
  466c10:	bl	466b88 <ferror@plt+0x64218>
  466c14:	nop
  466c18:	ldp	x29, x30, [sp], #32
  466c1c:	ret
  466c20:	stp	x29, x30, [sp, #-64]!
  466c24:	mov	x29, sp
  466c28:	str	x0, [sp, #24]
  466c2c:	str	w1, [sp, #20]
  466c30:	add	x3, sp, #0x20
  466c34:	ldr	w2, [sp, #20]
  466c38:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  466c3c:	add	x1, x0, #0xae8
  466c40:	mov	x0, x3
  466c44:	bl	4023d0 <sprintf@plt>
  466c48:	add	x0, sp, #0x20
  466c4c:	mov	x1, x0
  466c50:	ldr	x0, [sp, #24]
  466c54:	bl	466bec <ferror@plt+0x6427c>
  466c58:	nop
  466c5c:	ldp	x29, x30, [sp], #64
  466c60:	ret
  466c64:	sub	sp, sp, #0x10
  466c68:	str	x0, [sp, #8]
  466c6c:	ldr	x0, [sp, #8]
  466c70:	ldrb	w0, [x0, #264]
  466c74:	add	sp, sp, #0x10
  466c78:	ret
  466c7c:	sub	sp, sp, #0x260
  466c80:	stp	x29, x30, [sp]
  466c84:	mov	x29, sp
  466c88:	stp	x19, x20, [sp, #16]
  466c8c:	stp	x21, x22, [sp, #32]
  466c90:	stp	x23, x24, [sp, #48]
  466c94:	stp	x25, x26, [sp, #64]
  466c98:	str	x27, [sp, #80]
  466c9c:	str	w0, [x29, #188]
  466ca0:	str	x1, [x29, #176]
  466ca4:	str	x2, [x29, #168]
  466ca8:	str	x3, [x29, #160]
  466cac:	add	x0, x29, #0xc8
  466cb0:	ldr	x3, [x29, #176]
  466cb4:	ldr	x2, [x29, #160]
  466cb8:	ldr	x1, [x29, #168]
  466cbc:	bl	466974 <ferror@plt+0x64004>
  466cc0:	mov	x0, sp
  466cc4:	mov	x19, x0
  466cc8:	ldr	w0, [x29, #548]
  466ccc:	mov	w1, #0x1                   	// #1
  466cd0:	cmp	w0, #0x0
  466cd4:	csel	w0, w0, w1, gt
  466cd8:	sxtw	x1, w0
  466cdc:	sub	x1, x1, #0x1
  466ce0:	str	x1, [x29, #600]
  466ce4:	sxtw	x1, w0
  466ce8:	str	x1, [x29, #144]
  466cec:	str	xzr, [x29, #152]
  466cf0:	ldp	x2, x3, [x29, #144]
  466cf4:	mov	x1, x2
  466cf8:	lsr	x1, x1, #57
  466cfc:	mov	x4, x3
  466d00:	lsl	x27, x4, #7
  466d04:	orr	x27, x1, x27
  466d08:	mov	x1, x2
  466d0c:	lsl	x26, x1, #7
  466d10:	sxtw	x1, w0
  466d14:	str	x1, [x29, #128]
  466d18:	str	xzr, [x29, #136]
  466d1c:	ldp	x2, x3, [x29, #128]
  466d20:	mov	x1, x2
  466d24:	lsr	x1, x1, #57
  466d28:	mov	x4, x3
  466d2c:	lsl	x25, x4, #7
  466d30:	orr	x25, x1, x25
  466d34:	mov	x1, x2
  466d38:	lsl	x24, x1, #7
  466d3c:	sxtw	x0, w0
  466d40:	lsl	x0, x0, #4
  466d44:	add	x0, x0, #0xf
  466d48:	lsr	x0, x0, #4
  466d4c:	lsl	x0, x0, #4
  466d50:	sub	sp, sp, x0
  466d54:	mov	x0, sp
  466d58:	add	x0, x0, #0x7
  466d5c:	lsr	x0, x0, #3
  466d60:	lsl	x0, x0, #3
  466d64:	str	x0, [x29, #592]
  466d68:	ldr	w0, [x29, #564]
  466d6c:	mov	w1, #0x1                   	// #1
  466d70:	cmp	w0, #0x0
  466d74:	csel	w0, w0, w1, gt
  466d78:	sxtw	x1, w0
  466d7c:	sub	x1, x1, #0x1
  466d80:	str	x1, [x29, #584]
  466d84:	sxtw	x1, w0
  466d88:	str	x1, [x29, #112]
  466d8c:	str	xzr, [x29, #120]
  466d90:	ldp	x2, x3, [x29, #112]
  466d94:	mov	x1, x2
  466d98:	lsr	x1, x1, #57
  466d9c:	mov	x4, x3
  466da0:	lsl	x23, x4, #7
  466da4:	orr	x23, x1, x23
  466da8:	mov	x1, x2
  466dac:	lsl	x22, x1, #7
  466db0:	sxtw	x1, w0
  466db4:	str	x1, [x29, #96]
  466db8:	str	xzr, [x29, #104]
  466dbc:	ldp	x2, x3, [x29, #96]
  466dc0:	mov	x1, x2
  466dc4:	lsr	x1, x1, #57
  466dc8:	mov	x4, x3
  466dcc:	lsl	x21, x4, #7
  466dd0:	orr	x21, x1, x21
  466dd4:	mov	x1, x2
  466dd8:	lsl	x20, x1, #7
  466ddc:	sxtw	x0, w0
  466de0:	lsl	x0, x0, #4
  466de4:	add	x0, x0, #0xf
  466de8:	lsr	x0, x0, #4
  466dec:	lsl	x0, x0, #4
  466df0:	sub	sp, sp, x0
  466df4:	mov	x0, sp
  466df8:	add	x0, x0, #0x7
  466dfc:	lsr	x0, x0, #3
  466e00:	lsl	x0, x0, #3
  466e04:	str	x0, [x29, #576]
  466e08:	ldr	x0, [x29, #592]
  466e0c:	str	x0, [x29, #536]
  466e10:	ldr	x0, [x29, #576]
  466e14:	str	x0, [x29, #552]
  466e18:	add	x0, x29, #0xc8
  466e1c:	ldr	x2, [x29, #176]
  466e20:	ldr	w1, [x29, #188]
  466e24:	bl	469958 <ferror@plt+0x66fe8>
  466e28:	mov	sp, x19
  466e2c:	add	x0, x29, #0xc8
  466e30:	bl	466abc <ferror@plt+0x6414c>
  466e34:	add	x0, x29, #0xc8
  466e38:	bl	466a98 <ferror@plt+0x64128>
  466e3c:	cmp	w0, #0x0
  466e40:	cset	w0, eq  // eq = none
  466e44:	and	w0, w0, #0xff
  466e48:	mov	sp, x29
  466e4c:	ldp	x19, x20, [sp, #16]
  466e50:	ldp	x21, x22, [sp, #32]
  466e54:	ldp	x23, x24, [sp, #48]
  466e58:	ldp	x25, x26, [sp, #64]
  466e5c:	ldr	x27, [sp, #80]
  466e60:	ldp	x29, x30, [sp]
  466e64:	add	sp, sp, #0x260
  466e68:	ret
  466e6c:	stp	x29, x30, [sp, #-80]!
  466e70:	mov	x29, sp
  466e74:	str	w0, [sp, #44]
  466e78:	str	x1, [sp, #32]
  466e7c:	str	w2, [sp, #40]
  466e80:	str	x3, [sp, #24]
  466e84:	ldrsw	x1, [sp, #40]
  466e88:	add	x0, sp, #0x30
  466e8c:	bl	4665ac <ferror@plt+0x63c3c>
  466e90:	add	x0, sp, #0x30
  466e94:	mov	x3, x0
  466e98:	adrp	x0, 466000 <ferror@plt+0x63690>
  466e9c:	add	x2, x0, #0x7a4
  466ea0:	ldr	x1, [sp, #32]
  466ea4:	ldr	w0, [sp, #44]
  466ea8:	bl	466c7c <ferror@plt+0x6430c>
  466eac:	cmp	w0, #0x0
  466eb0:	b.ne	466ecc <ferror@plt+0x6455c>  // b.any
  466eb4:	ldr	x0, [sp, #48]
  466eb8:	bl	402730 <free@plt>
  466ebc:	ldr	x0, [sp, #24]
  466ec0:	str	xzr, [x0]
  466ec4:	mov	x0, #0x0                   	// #0
  466ec8:	b	466ef0 <ferror@plt+0x64580>
  466ecc:	ldr	w0, [sp, #72]
  466ed0:	cmp	w0, #0x0
  466ed4:	b.ne	466ee0 <ferror@plt+0x64570>  // b.any
  466ed8:	ldr	x0, [sp, #64]
  466edc:	b	466ee4 <ferror@plt+0x64574>
  466ee0:	mov	x0, #0x1                   	// #1
  466ee4:	ldr	x1, [sp, #24]
  466ee8:	str	x0, [x1]
  466eec:	ldr	x0, [sp, #48]
  466ef0:	ldp	x29, x30, [sp], #80
  466ef4:	ret
  466ef8:	sub	sp, sp, #0x20
  466efc:	str	x0, [sp, #8]
  466f00:	str	w1, [sp, #4]
  466f04:	ldr	w0, [sp, #4]
  466f08:	cmp	w0, #0x0
  466f0c:	b.ge	466f18 <ferror@plt+0x645a8>  // b.tcont
  466f10:	ldr	x0, [sp, #8]
  466f14:	b	466f9c <ferror@plt+0x6462c>
  466f18:	ldr	x0, [sp, #8]
  466f1c:	str	x0, [sp, #24]
  466f20:	b	466f60 <ferror@plt+0x645f0>
  466f24:	ldr	x0, [sp, #24]
  466f28:	ldr	w0, [x0]
  466f2c:	cmp	w0, #0x2f
  466f30:	b.eq	466f3c <ferror@plt+0x645cc>  // b.none
  466f34:	mov	x0, #0x0                   	// #0
  466f38:	b	466f9c <ferror@plt+0x6462c>
  466f3c:	ldr	w0, [sp, #4]
  466f40:	cmp	w0, #0x0
  466f44:	b.le	466f70 <ferror@plt+0x64600>
  466f48:	ldr	w0, [sp, #4]
  466f4c:	sub	w0, w0, #0x1
  466f50:	str	w0, [sp, #4]
  466f54:	ldr	x0, [sp, #24]
  466f58:	ldr	x0, [x0, #16]
  466f5c:	str	x0, [sp, #24]
  466f60:	ldr	x0, [sp, #24]
  466f64:	cmp	x0, #0x0
  466f68:	b.ne	466f24 <ferror@plt+0x645b4>  // b.any
  466f6c:	b	466f74 <ferror@plt+0x64604>
  466f70:	nop
  466f74:	ldr	w0, [sp, #4]
  466f78:	cmp	w0, #0x0
  466f7c:	b.ne	466f8c <ferror@plt+0x6461c>  // b.any
  466f80:	ldr	x0, [sp, #24]
  466f84:	cmp	x0, #0x0
  466f88:	b.ne	466f94 <ferror@plt+0x64624>  // b.any
  466f8c:	mov	x0, #0x0                   	// #0
  466f90:	b	466f9c <ferror@plt+0x6462c>
  466f94:	ldr	x0, [sp, #24]
  466f98:	ldr	x0, [x0, #8]
  466f9c:	add	sp, sp, #0x20
  466fa0:	ret
  466fa4:	stp	x29, x30, [sp, #-32]!
  466fa8:	mov	x29, sp
  466fac:	str	x0, [sp, #24]
  466fb0:	str	x1, [sp, #16]
  466fb4:	ldr	x0, [sp, #24]
  466fb8:	ldr	x0, [x0, #288]
  466fbc:	cmp	x0, #0x0
  466fc0:	b.ne	466fd4 <ferror@plt+0x64664>  // b.any
  466fc4:	ldr	x0, [sp, #24]
  466fc8:	bl	466a78 <ferror@plt+0x64108>
  466fcc:	mov	x0, #0x0                   	// #0
  466fd0:	b	466ff8 <ferror@plt+0x64688>
  466fd4:	ldr	x0, [sp, #24]
  466fd8:	ldr	x0, [x0, #288]
  466fdc:	ldr	x0, [x0, #8]
  466fe0:	ldr	x2, [x0, #16]
  466fe4:	ldr	x0, [sp, #16]
  466fe8:	ldr	x0, [x0, #8]
  466fec:	mov	w1, w0
  466ff0:	mov	x0, x2
  466ff4:	bl	466ef8 <ferror@plt+0x64588>
  466ff8:	ldp	x29, x30, [sp], #32
  466ffc:	ret
  467000:	stp	x29, x30, [sp, #-48]!
  467004:	mov	x29, sp
  467008:	str	x0, [sp, #24]
  46700c:	str	x1, [sp, #16]
  467010:	ldr	x0, [sp, #16]
  467014:	cmp	x0, #0x0
  467018:	b.ne	467024 <ferror@plt+0x646b4>  // b.any
  46701c:	mov	x0, #0x0                   	// #0
  467020:	b	4671bc <ferror@plt+0x6484c>
  467024:	ldr	x0, [sp, #16]
  467028:	ldr	w0, [x0]
  46702c:	cmp	w0, #0x4c
  467030:	b.hi	46717c <ferror@plt+0x6480c>  // b.pmore
  467034:	cmp	w0, #0x18
  467038:	b.cs	467080 <ferror@plt+0x64710>  // b.hs, b.nlast
  46703c:	cmp	w0, #0x8
  467040:	b.eq	467164 <ferror@plt+0x647f4>  // b.none
  467044:	cmp	w0, #0x8
  467048:	b.hi	46717c <ferror@plt+0x6480c>  // b.pmore
  46704c:	cmp	w0, #0x7
  467050:	b.eq	46714c <ferror@plt+0x647dc>  // b.none
  467054:	cmp	w0, #0x7
  467058:	b.hi	46717c <ferror@plt+0x6480c>  // b.pmore
  46705c:	cmp	w0, #0x6
  467060:	b.eq	46712c <ferror@plt+0x647bc>  // b.none
  467064:	cmp	w0, #0x6
  467068:	b.hi	46717c <ferror@plt+0x6480c>  // b.pmore
  46706c:	cmp	w0, #0x0
  467070:	b.eq	46712c <ferror@plt+0x647bc>  // b.none
  467074:	cmp	w0, #0x5
  467078:	b.eq	4670e8 <ferror@plt+0x64778>  // b.none
  46707c:	b	46717c <ferror@plt+0x6480c>
  467080:	sub	w0, w0, #0x18
  467084:	mov	x1, #0x1                   	// #1
  467088:	lsl	x0, x1, x0
  46708c:	mov	x1, #0x8001                	// #32769
  467090:	movk	x1, #0x410, lsl #16
  467094:	movk	x1, #0xc600, lsl #32
  467098:	movk	x1, #0x11, lsl #48
  46709c:	and	x1, x0, x1
  4670a0:	cmp	x1, #0x0
  4670a4:	cset	w1, ne  // ne = any
  4670a8:	and	w1, w1, #0xff
  4670ac:	cmp	w1, #0x0
  4670b0:	b.ne	46712c <ferror@plt+0x647bc>  // b.any
  4670b4:	and	x1, x0, #0x8000000
  4670b8:	cmp	x1, #0x0
  4670bc:	cset	w1, ne  // ne = any
  4670c0:	and	w1, w1, #0xff
  4670c4:	cmp	w1, #0x0
  4670c8:	b.ne	467134 <ferror@plt+0x647c4>  // b.any
  4670cc:	and	x0, x0, #0x8000000000000
  4670d0:	cmp	x0, #0x0
  4670d4:	cset	w0, ne  // ne = any
  4670d8:	and	w0, w0, #0xff
  4670dc:	cmp	w0, #0x0
  4670e0:	b.ne	467124 <ferror@plt+0x647b4>  // b.any
  4670e4:	b	46717c <ferror@plt+0x6480c>
  4670e8:	ldr	x1, [sp, #16]
  4670ec:	ldr	x0, [sp, #24]
  4670f0:	bl	466fa4 <ferror@plt+0x64634>
  4670f4:	str	x0, [sp, #40]
  4670f8:	ldr	x0, [sp, #40]
  4670fc:	cmp	x0, #0x0
  467100:	b.eq	46711c <ferror@plt+0x647ac>  // b.none
  467104:	ldr	x0, [sp, #40]
  467108:	ldr	w0, [x0]
  46710c:	cmp	w0, #0x2f
  467110:	b.ne	46711c <ferror@plt+0x647ac>  // b.any
  467114:	ldr	x0, [sp, #40]
  467118:	b	4671bc <ferror@plt+0x6484c>
  46711c:	mov	x0, #0x0                   	// #0
  467120:	b	4671bc <ferror@plt+0x6484c>
  467124:	mov	x0, #0x0                   	// #0
  467128:	b	4671bc <ferror@plt+0x6484c>
  46712c:	mov	x0, #0x0                   	// #0
  467130:	b	4671bc <ferror@plt+0x6484c>
  467134:	ldr	x0, [sp, #16]
  467138:	ldr	x0, [x0, #16]
  46713c:	mov	x1, x0
  467140:	ldr	x0, [sp, #24]
  467144:	bl	467000 <ferror@plt+0x64690>
  467148:	b	4671bc <ferror@plt+0x6484c>
  46714c:	ldr	x0, [sp, #16]
  467150:	ldr	x0, [x0, #16]
  467154:	mov	x1, x0
  467158:	ldr	x0, [sp, #24]
  46715c:	bl	467000 <ferror@plt+0x64690>
  467160:	b	4671bc <ferror@plt+0x6484c>
  467164:	ldr	x0, [sp, #16]
  467168:	ldr	x0, [x0, #16]
  46716c:	mov	x1, x0
  467170:	ldr	x0, [sp, #24]
  467174:	bl	467000 <ferror@plt+0x64690>
  467178:	b	4671bc <ferror@plt+0x6484c>
  46717c:	ldr	x0, [sp, #16]
  467180:	ldr	x0, [x0, #8]
  467184:	mov	x1, x0
  467188:	ldr	x0, [sp, #24]
  46718c:	bl	467000 <ferror@plt+0x64690>
  467190:	str	x0, [sp, #40]
  467194:	ldr	x0, [sp, #40]
  467198:	cmp	x0, #0x0
  46719c:	b.eq	4671a8 <ferror@plt+0x64838>  // b.none
  4671a0:	ldr	x0, [sp, #40]
  4671a4:	b	4671bc <ferror@plt+0x6484c>
  4671a8:	ldr	x0, [sp, #16]
  4671ac:	ldr	x0, [x0, #16]
  4671b0:	mov	x1, x0
  4671b4:	ldr	x0, [sp, #24]
  4671b8:	bl	467000 <ferror@plt+0x64690>
  4671bc:	ldp	x29, x30, [sp], #48
  4671c0:	ret
  4671c4:	sub	sp, sp, #0x20
  4671c8:	str	x0, [sp, #8]
  4671cc:	str	wzr, [sp, #28]
  4671d0:	b	4671ec <ferror@plt+0x6487c>
  4671d4:	ldr	w0, [sp, #28]
  4671d8:	add	w0, w0, #0x1
  4671dc:	str	w0, [sp, #28]
  4671e0:	ldr	x0, [sp, #8]
  4671e4:	ldr	x0, [x0, #16]
  4671e8:	str	x0, [sp, #8]
  4671ec:	ldr	x0, [sp, #8]
  4671f0:	cmp	x0, #0x0
  4671f4:	b.eq	467218 <ferror@plt+0x648a8>  // b.none
  4671f8:	ldr	x0, [sp, #8]
  4671fc:	ldr	w0, [x0]
  467200:	cmp	w0, #0x2f
  467204:	b.ne	467218 <ferror@plt+0x648a8>  // b.any
  467208:	ldr	x0, [sp, #8]
  46720c:	ldr	x0, [x0, #8]
  467210:	cmp	x0, #0x0
  467214:	b.ne	4671d4 <ferror@plt+0x64864>  // b.any
  467218:	ldr	w0, [sp, #28]
  46721c:	add	sp, sp, #0x20
  467220:	ret
  467224:	stp	x29, x30, [sp, #-64]!
  467228:	mov	x29, sp
  46722c:	str	x0, [sp, #24]
  467230:	str	x1, [sp, #16]
  467234:	str	wzr, [sp, #60]
  467238:	b	4672b0 <ferror@plt+0x64940>
  46723c:	ldr	x0, [sp, #16]
  467240:	ldr	x0, [x0, #8]
  467244:	str	x0, [sp, #48]
  467248:	ldr	x0, [sp, #48]
  46724c:	cmp	x0, #0x0
  467250:	b.eq	4672d0 <ferror@plt+0x64960>  // b.none
  467254:	ldr	x0, [sp, #48]
  467258:	ldr	w0, [x0]
  46725c:	cmp	w0, #0x4b
  467260:	b.ne	467298 <ferror@plt+0x64928>  // b.any
  467264:	ldr	x0, [sp, #48]
  467268:	ldr	x0, [x0, #8]
  46726c:	mov	x1, x0
  467270:	ldr	x0, [sp, #24]
  467274:	bl	467000 <ferror@plt+0x64690>
  467278:	str	x0, [sp, #40]
  46727c:	ldr	x0, [sp, #40]
  467280:	bl	4671c4 <ferror@plt+0x64854>
  467284:	mov	w1, w0
  467288:	ldr	w0, [sp, #60]
  46728c:	add	w0, w0, w1
  467290:	str	w0, [sp, #60]
  467294:	b	4672a4 <ferror@plt+0x64934>
  467298:	ldr	w0, [sp, #60]
  46729c:	add	w0, w0, #0x1
  4672a0:	str	w0, [sp, #60]
  4672a4:	ldr	x0, [sp, #16]
  4672a8:	ldr	x0, [x0, #16]
  4672ac:	str	x0, [sp, #16]
  4672b0:	ldr	x0, [sp, #16]
  4672b4:	cmp	x0, #0x0
  4672b8:	b.eq	4672d4 <ferror@plt+0x64964>  // b.none
  4672bc:	ldr	x0, [sp, #16]
  4672c0:	ldr	w0, [x0]
  4672c4:	cmp	w0, #0x2f
  4672c8:	b.eq	46723c <ferror@plt+0x648cc>  // b.none
  4672cc:	b	4672d4 <ferror@plt+0x64964>
  4672d0:	nop
  4672d4:	ldr	w0, [sp, #60]
  4672d8:	ldp	x29, x30, [sp], #64
  4672dc:	ret
  4672e0:	stp	x29, x30, [sp, #-64]!
  4672e4:	mov	x29, sp
  4672e8:	str	x0, [sp, #40]
  4672ec:	str	w1, [sp, #36]
  4672f0:	str	x2, [sp, #24]
  4672f4:	str	wzr, [sp, #60]
  4672f8:	ldr	x0, [sp, #24]
  4672fc:	ldr	w0, [x0]
  467300:	cmp	w0, #0x0
  467304:	b.eq	467338 <ferror@plt+0x649c8>  // b.none
  467308:	ldr	x0, [sp, #24]
  46730c:	ldr	w0, [x0]
  467310:	cmp	w0, #0x1
  467314:	b.eq	467338 <ferror@plt+0x649c8>  // b.none
  467318:	ldr	x0, [sp, #24]
  46731c:	ldr	w0, [x0]
  467320:	cmp	w0, #0x31
  467324:	b.eq	467338 <ferror@plt+0x649c8>  // b.none
  467328:	ldr	x0, [sp, #24]
  46732c:	ldr	w0, [x0]
  467330:	cmp	w0, #0x6
  467334:	b.ne	467340 <ferror@plt+0x649d0>  // b.any
  467338:	mov	w0, #0x1                   	// #1
  46733c:	str	w0, [sp, #60]
  467340:	ldr	w0, [sp, #60]
  467344:	cmp	w0, #0x0
  467348:	b.ne	467358 <ferror@plt+0x649e8>  // b.any
  46734c:	mov	w1, #0x28                  	// #40
  467350:	ldr	x0, [sp, #40]
  467354:	bl	466b28 <ferror@plt+0x641b8>
  467358:	ldr	x2, [sp, #24]
  46735c:	ldr	w1, [sp, #36]
  467360:	ldr	x0, [sp, #40]
  467364:	bl	469958 <ferror@plt+0x66fe8>
  467368:	ldr	w0, [sp, #60]
  46736c:	cmp	w0, #0x0
  467370:	b.ne	467380 <ferror@plt+0x64a10>  // b.any
  467374:	mov	w1, #0x29                  	// #41
  467378:	ldr	x0, [sp, #40]
  46737c:	bl	466b28 <ferror@plt+0x641b8>
  467380:	nop
  467384:	ldp	x29, x30, [sp], #64
  467388:	ret
  46738c:	stp	x29, x30, [sp, #-64]!
  467390:	mov	x29, sp
  467394:	str	x0, [sp, #24]
  467398:	str	x1, [sp, #16]
  46739c:	ldr	x0, [sp, #24]
  4673a0:	ldr	w1, [x0, #344]
  4673a4:	ldr	x0, [sp, #24]
  4673a8:	ldr	w0, [x0, #348]
  4673ac:	cmp	w1, w0
  4673b0:	b.lt	4673c0 <ferror@plt+0x64a50>  // b.tstop
  4673b4:	ldr	x0, [sp, #24]
  4673b8:	bl	466a78 <ferror@plt+0x64108>
  4673bc:	b	4674b8 <ferror@plt+0x64b48>
  4673c0:	ldr	x0, [sp, #24]
  4673c4:	ldr	x1, [x0, #336]
  4673c8:	ldr	x0, [sp, #24]
  4673cc:	ldr	w0, [x0, #344]
  4673d0:	sxtw	x0, w0
  4673d4:	lsl	x0, x0, #4
  4673d8:	add	x0, x1, x0
  4673dc:	str	x0, [sp, #40]
  4673e0:	ldr	x0, [sp, #24]
  4673e4:	ldr	w0, [x0, #344]
  4673e8:	add	w1, w0, #0x1
  4673ec:	ldr	x0, [sp, #24]
  4673f0:	str	w1, [x0, #344]
  4673f4:	ldr	x0, [sp, #40]
  4673f8:	ldr	x1, [sp, #16]
  4673fc:	str	x1, [x0]
  467400:	ldr	x0, [sp, #40]
  467404:	add	x0, x0, #0x8
  467408:	str	x0, [sp, #48]
  46740c:	ldr	x0, [sp, #24]
  467410:	ldr	x0, [x0, #288]
  467414:	str	x0, [sp, #56]
  467418:	b	4674a4 <ferror@plt+0x64b34>
  46741c:	ldr	x0, [sp, #24]
  467420:	ldr	w1, [x0, #360]
  467424:	ldr	x0, [sp, #24]
  467428:	ldr	w0, [x0, #364]
  46742c:	cmp	w1, w0
  467430:	b.lt	467440 <ferror@plt+0x64ad0>  // b.tstop
  467434:	ldr	x0, [sp, #24]
  467438:	bl	466a78 <ferror@plt+0x64108>
  46743c:	b	4674b8 <ferror@plt+0x64b48>
  467440:	ldr	x0, [sp, #24]
  467444:	ldr	x1, [x0, #352]
  467448:	ldr	x0, [sp, #24]
  46744c:	ldr	w0, [x0, #360]
  467450:	sxtw	x0, w0
  467454:	lsl	x0, x0, #4
  467458:	add	x0, x1, x0
  46745c:	str	x0, [sp, #32]
  467460:	ldr	x0, [sp, #24]
  467464:	ldr	w0, [x0, #360]
  467468:	add	w1, w0, #0x1
  46746c:	ldr	x0, [sp, #24]
  467470:	str	w1, [x0, #360]
  467474:	ldr	x0, [sp, #56]
  467478:	ldr	x1, [x0, #8]
  46747c:	ldr	x0, [sp, #32]
  467480:	str	x1, [x0, #8]
  467484:	ldr	x0, [sp, #48]
  467488:	ldr	x1, [sp, #32]
  46748c:	str	x1, [x0]
  467490:	ldr	x0, [sp, #32]
  467494:	str	x0, [sp, #48]
  467498:	ldr	x0, [sp, #56]
  46749c:	ldr	x0, [x0]
  4674a0:	str	x0, [sp, #56]
  4674a4:	ldr	x0, [sp, #56]
  4674a8:	cmp	x0, #0x0
  4674ac:	b.ne	46741c <ferror@plt+0x64aac>  // b.any
  4674b0:	ldr	x0, [sp, #48]
  4674b4:	str	xzr, [x0]
  4674b8:	ldp	x29, x30, [sp], #64
  4674bc:	ret
  4674c0:	sub	sp, sp, #0x20
  4674c4:	str	x0, [sp, #8]
  4674c8:	str	x1, [sp]
  4674cc:	str	wzr, [sp, #28]
  4674d0:	b	46751c <ferror@plt+0x64bac>
  4674d4:	ldr	x0, [sp, #8]
  4674d8:	ldr	x1, [x0, #336]
  4674dc:	ldrsw	x0, [sp, #28]
  4674e0:	lsl	x0, x0, #4
  4674e4:	add	x0, x1, x0
  4674e8:	ldr	x0, [x0]
  4674ec:	ldr	x1, [sp]
  4674f0:	cmp	x1, x0
  4674f4:	b.ne	467510 <ferror@plt+0x64ba0>  // b.any
  4674f8:	ldr	x0, [sp, #8]
  4674fc:	ldr	x1, [x0, #336]
  467500:	ldrsw	x0, [sp, #28]
  467504:	lsl	x0, x0, #4
  467508:	add	x0, x1, x0
  46750c:	b	467534 <ferror@plt+0x64bc4>
  467510:	ldr	w0, [sp, #28]
  467514:	add	w0, w0, #0x1
  467518:	str	w0, [sp, #28]
  46751c:	ldr	x0, [sp, #8]
  467520:	ldr	w0, [x0, #344]
  467524:	ldr	w1, [sp, #28]
  467528:	cmp	w1, w0
  46752c:	b.lt	4674d4 <ferror@plt+0x64b64>  // b.tstop
  467530:	mov	x0, #0x0                   	// #0
  467534:	add	sp, sp, #0x20
  467538:	ret
  46753c:	stp	x29, x30, [sp, #-96]!
  467540:	mov	x29, sp
  467544:	str	x0, [sp, #40]
  467548:	str	w1, [sp, #36]
  46754c:	str	x2, [sp, #24]
  467550:	ldr	x0, [sp, #24]
  467554:	ldr	x0, [x0, #8]
  467558:	ldr	x0, [x0, #8]
  46755c:	ldr	x0, [x0]
  467560:	str	x0, [sp, #72]
  467564:	ldr	x0, [sp, #72]
  467568:	ldrb	w0, [x0]
  46756c:	cmp	w0, #0x66
  467570:	b.eq	46757c <ferror@plt+0x64c0c>  // b.none
  467574:	mov	w0, #0x0                   	// #0
  467578:	b	467720 <ferror@plt+0x64db0>
  46757c:	ldr	x0, [sp, #24]
  467580:	ldr	x0, [x0, #16]
  467584:	str	x0, [sp, #64]
  467588:	ldr	x0, [sp, #64]
  46758c:	ldr	x0, [x0, #8]
  467590:	str	x0, [sp, #56]
  467594:	ldr	x0, [sp, #64]
  467598:	ldr	x0, [x0, #16]
  46759c:	str	x0, [sp, #88]
  4675a0:	str	xzr, [sp, #80]
  4675a4:	ldr	x0, [sp, #88]
  4675a8:	ldr	w0, [x0]
  4675ac:	cmp	w0, #0x3c
  4675b0:	b.ne	4675cc <ferror@plt+0x64c5c>  // b.any
  4675b4:	ldr	x0, [sp, #88]
  4675b8:	ldr	x0, [x0, #16]
  4675bc:	str	x0, [sp, #80]
  4675c0:	ldr	x0, [sp, #88]
  4675c4:	ldr	x0, [x0, #8]
  4675c8:	str	x0, [sp, #88]
  4675cc:	ldr	x0, [sp, #40]
  4675d0:	ldr	w0, [x0, #316]
  4675d4:	str	w0, [sp, #52]
  4675d8:	ldr	x0, [sp, #40]
  4675dc:	mov	w1, #0xffffffff            	// #-1
  4675e0:	str	w1, [x0, #316]
  4675e4:	ldr	x0, [sp, #72]
  4675e8:	add	x0, x0, #0x1
  4675ec:	ldrb	w0, [x0]
  4675f0:	cmp	w0, #0x72
  4675f4:	b.eq	467664 <ferror@plt+0x64cf4>  // b.none
  4675f8:	cmp	w0, #0x72
  4675fc:	b.gt	467710 <ferror@plt+0x64da0>
  467600:	cmp	w0, #0x6c
  467604:	b.eq	467624 <ferror@plt+0x64cb4>  // b.none
  467608:	cmp	w0, #0x6c
  46760c:	b.gt	467710 <ferror@plt+0x64da0>
  467610:	cmp	w0, #0x4c
  467614:	b.eq	4676a4 <ferror@plt+0x64d34>  // b.none
  467618:	cmp	w0, #0x52
  46761c:	b.eq	4676a4 <ferror@plt+0x64d34>  // b.none
  467620:	b	467710 <ferror@plt+0x64da0>
  467624:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467628:	add	x1, x0, #0xaf0
  46762c:	ldr	x0, [sp, #40]
  467630:	bl	466bec <ferror@plt+0x6427c>
  467634:	ldr	x2, [sp, #56]
  467638:	ldr	w1, [sp, #36]
  46763c:	ldr	x0, [sp, #40]
  467640:	bl	46a514 <ferror@plt+0x67ba4>
  467644:	ldr	x2, [sp, #88]
  467648:	ldr	w1, [sp, #36]
  46764c:	ldr	x0, [sp, #40]
  467650:	bl	4672e0 <ferror@plt+0x64970>
  467654:	mov	w1, #0x29                  	// #41
  467658:	ldr	x0, [sp, #40]
  46765c:	bl	466b28 <ferror@plt+0x641b8>
  467660:	b	467710 <ferror@plt+0x64da0>
  467664:	mov	w1, #0x28                  	// #40
  467668:	ldr	x0, [sp, #40]
  46766c:	bl	466b28 <ferror@plt+0x641b8>
  467670:	ldr	x2, [sp, #88]
  467674:	ldr	w1, [sp, #36]
  467678:	ldr	x0, [sp, #40]
  46767c:	bl	4672e0 <ferror@plt+0x64970>
  467680:	ldr	x2, [sp, #56]
  467684:	ldr	w1, [sp, #36]
  467688:	ldr	x0, [sp, #40]
  46768c:	bl	46a514 <ferror@plt+0x67ba4>
  467690:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467694:	add	x1, x0, #0xaf8
  467698:	ldr	x0, [sp, #40]
  46769c:	bl	466bec <ferror@plt+0x6427c>
  4676a0:	b	467710 <ferror@plt+0x64da0>
  4676a4:	mov	w1, #0x28                  	// #40
  4676a8:	ldr	x0, [sp, #40]
  4676ac:	bl	466b28 <ferror@plt+0x641b8>
  4676b0:	ldr	x2, [sp, #88]
  4676b4:	ldr	w1, [sp, #36]
  4676b8:	ldr	x0, [sp, #40]
  4676bc:	bl	4672e0 <ferror@plt+0x64970>
  4676c0:	ldr	x2, [sp, #56]
  4676c4:	ldr	w1, [sp, #36]
  4676c8:	ldr	x0, [sp, #40]
  4676cc:	bl	46a514 <ferror@plt+0x67ba4>
  4676d0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  4676d4:	add	x1, x0, #0x630
  4676d8:	ldr	x0, [sp, #40]
  4676dc:	bl	466bec <ferror@plt+0x6427c>
  4676e0:	ldr	x2, [sp, #56]
  4676e4:	ldr	w1, [sp, #36]
  4676e8:	ldr	x0, [sp, #40]
  4676ec:	bl	46a514 <ferror@plt+0x67ba4>
  4676f0:	ldr	x2, [sp, #80]
  4676f4:	ldr	w1, [sp, #36]
  4676f8:	ldr	x0, [sp, #40]
  4676fc:	bl	4672e0 <ferror@plt+0x64970>
  467700:	mov	w1, #0x29                  	// #41
  467704:	ldr	x0, [sp, #40]
  467708:	bl	466b28 <ferror@plt+0x641b8>
  46770c:	nop
  467710:	ldr	x0, [sp, #40]
  467714:	ldr	w1, [sp, #52]
  467718:	str	w1, [x0, #316]
  46771c:	mov	w0, #0x1                   	// #1
  467720:	ldp	x29, x30, [sp], #96
  467724:	ret
  467728:	sub	sp, sp, #0x200
  46772c:	stp	x29, x30, [sp]
  467730:	mov	x29, sp
  467734:	str	x0, [sp, #40]
  467738:	str	w1, [sp, #36]
  46773c:	str	x2, [sp, #24]
  467740:	str	xzr, [sp, #504]
  467744:	str	wzr, [sp, #492]
  467748:	ldr	x0, [sp, #24]
  46774c:	cmp	x0, #0x0
  467750:	b.ne	467760 <ferror@plt+0x64df0>  // b.any
  467754:	ldr	x0, [sp, #40]
  467758:	bl	466a78 <ferror@plt+0x64108>
  46775c:	b	46994c <ferror@plt+0x66fdc>
  467760:	ldr	x0, [sp, #40]
  467764:	bl	466a98 <ferror@plt+0x64128>
  467768:	cmp	w0, #0x0
  46776c:	b.ne	4698f8 <ferror@plt+0x66f88>  // b.any
  467770:	ldr	x0, [sp, #24]
  467774:	ldr	w0, [x0]
  467778:	cmp	w0, #0x50
  46777c:	b.hi	4698ec <ferror@plt+0x66f7c>  // b.pmore
  467780:	adrp	x1, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467784:	add	x1, x1, #0xe1c
  467788:	ldr	w0, [x1, w0, uxtw #2]
  46778c:	adr	x1, 467798 <ferror@plt+0x64e28>
  467790:	add	x0, x1, w0, sxtw #2
  467794:	br	x0
  467798:	ldr	w0, [sp, #36]
  46779c:	and	w0, w0, #0x4
  4677a0:	cmp	w0, #0x0
  4677a4:	b.ne	4677cc <ferror@plt+0x64e5c>  // b.any
  4677a8:	ldr	x0, [sp, #24]
  4677ac:	ldr	x1, [x0, #8]
  4677b0:	ldr	x0, [sp, #24]
  4677b4:	ldr	w0, [x0, #16]
  4677b8:	sxtw	x0, w0
  4677bc:	mov	x2, x0
  4677c0:	ldr	x0, [sp, #40]
  4677c4:	bl	466b88 <ferror@plt+0x64218>
  4677c8:	b	46994c <ferror@plt+0x66fdc>
  4677cc:	ldr	x0, [sp, #24]
  4677d0:	ldr	x1, [x0, #8]
  4677d4:	ldr	x0, [sp, #24]
  4677d8:	ldr	w0, [x0, #16]
  4677dc:	mov	w2, w0
  4677e0:	ldr	x0, [sp, #40]
  4677e4:	bl	469a38 <ferror@plt+0x670c8>
  4677e8:	b	46994c <ferror@plt+0x66fdc>
  4677ec:	ldr	x0, [sp, #24]
  4677f0:	ldr	x0, [x0, #8]
  4677f4:	mov	x2, x0
  4677f8:	ldr	w1, [sp, #36]
  4677fc:	ldr	x0, [sp, #40]
  467800:	bl	469958 <ferror@plt+0x66fe8>
  467804:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467808:	add	x1, x0, #0xb00
  46780c:	ldr	x0, [sp, #40]
  467810:	bl	466bec <ferror@plt+0x6427c>
  467814:	ldr	x0, [sp, #24]
  467818:	ldr	x0, [x0, #16]
  46781c:	mov	x2, x0
  467820:	ldr	w1, [sp, #36]
  467824:	ldr	x0, [sp, #40]
  467828:	bl	469958 <ferror@plt+0x66fe8>
  46782c:	mov	w1, #0x5d                  	// #93
  467830:	ldr	x0, [sp, #40]
  467834:	bl	466b28 <ferror@plt+0x641b8>
  467838:	b	46994c <ferror@plt+0x66fdc>
  46783c:	ldr	x0, [sp, #24]
  467840:	ldr	x0, [x0, #8]
  467844:	mov	x2, x0
  467848:	ldr	w1, [sp, #36]
  46784c:	ldr	x0, [sp, #40]
  467850:	bl	469958 <ferror@plt+0x66fe8>
  467854:	ldr	w0, [sp, #36]
  467858:	and	w0, w0, #0x4
  46785c:	cmp	w0, #0x0
  467860:	b.ne	467878 <ferror@plt+0x64f08>  // b.any
  467864:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  467868:	add	x1, x0, #0x668
  46786c:	ldr	x0, [sp, #40]
  467870:	bl	466bec <ferror@plt+0x6427c>
  467874:	b	467884 <ferror@plt+0x64f14>
  467878:	mov	w1, #0x2e                  	// #46
  46787c:	ldr	x0, [sp, #40]
  467880:	bl	466b28 <ferror@plt+0x641b8>
  467884:	ldr	x0, [sp, #24]
  467888:	ldr	x0, [x0, #16]
  46788c:	str	x0, [sp, #480]
  467890:	ldr	x0, [sp, #480]
  467894:	ldr	w0, [x0]
  467898:	cmp	w0, #0x47
  46789c:	b.ne	4678e4 <ferror@plt+0x64f74>  // b.any
  4678a0:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4678a4:	add	x1, x0, #0xb08
  4678a8:	ldr	x0, [sp, #40]
  4678ac:	bl	466bec <ferror@plt+0x6427c>
  4678b0:	ldr	x0, [sp, #480]
  4678b4:	ldr	w0, [x0, #16]
  4678b8:	add	w0, w0, #0x1
  4678bc:	mov	w1, w0
  4678c0:	ldr	x0, [sp, #40]
  4678c4:	bl	466c20 <ferror@plt+0x642b0>
  4678c8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4678cc:	add	x1, x0, #0xb18
  4678d0:	ldr	x0, [sp, #40]
  4678d4:	bl	466bec <ferror@plt+0x6427c>
  4678d8:	ldr	x0, [sp, #480]
  4678dc:	ldr	x0, [x0, #8]
  4678e0:	str	x0, [sp, #480]
  4678e4:	ldr	x2, [sp, #480]
  4678e8:	ldr	w1, [sp, #36]
  4678ec:	ldr	x0, [sp, #40]
  4678f0:	bl	469958 <ferror@plt+0x66fe8>
  4678f4:	b	46994c <ferror@plt+0x66fdc>
  4678f8:	ldr	x0, [sp, #40]
  4678fc:	ldr	x0, [x0, #296]
  467900:	str	x0, [sp, #192]
  467904:	ldr	x0, [sp, #40]
  467908:	str	xzr, [x0, #296]
  46790c:	str	wzr, [sp, #468]
  467910:	ldr	x0, [sp, #24]
  467914:	ldr	x0, [x0, #8]
  467918:	str	x0, [sp, #472]
  46791c:	b	4679d0 <ferror@plt+0x65060>
  467920:	ldr	w0, [sp, #468]
  467924:	cmp	w0, #0x3
  467928:	b.ls	467938 <ferror@plt+0x64fc8>  // b.plast
  46792c:	ldr	x0, [sp, #40]
  467930:	bl	466a78 <ferror@plt+0x64108>
  467934:	b	46994c <ferror@plt+0x66fdc>
  467938:	ldr	x0, [sp, #40]
  46793c:	ldr	x2, [x0, #296]
  467940:	ldr	w0, [sp, #468]
  467944:	lsl	x0, x0, #5
  467948:	add	x1, sp, #0x30
  46794c:	str	x2, [x1, x0]
  467950:	add	x1, sp, #0x30
  467954:	ldr	w0, [sp, #468]
  467958:	lsl	x0, x0, #5
  46795c:	add	x1, x1, x0
  467960:	ldr	x0, [sp, #40]
  467964:	str	x1, [x0, #296]
  467968:	ldr	w0, [sp, #468]
  46796c:	lsl	x0, x0, #5
  467970:	add	x1, sp, #0x38
  467974:	ldr	x2, [sp, #472]
  467978:	str	x2, [x1, x0]
  46797c:	ldr	w0, [sp, #468]
  467980:	lsl	x0, x0, #5
  467984:	add	x1, sp, #0x40
  467988:	str	wzr, [x1, x0]
  46798c:	ldr	x0, [sp, #40]
  467990:	ldr	x2, [x0, #288]
  467994:	ldr	w0, [sp, #468]
  467998:	lsl	x0, x0, #5
  46799c:	add	x1, sp, #0x48
  4679a0:	str	x2, [x1, x0]
  4679a4:	ldr	w0, [sp, #468]
  4679a8:	add	w0, w0, #0x1
  4679ac:	str	w0, [sp, #468]
  4679b0:	ldr	x0, [sp, #472]
  4679b4:	ldr	w0, [x0]
  4679b8:	bl	460be0 <ferror@plt+0x5e270>
  4679bc:	cmp	w0, #0x0
  4679c0:	b.eq	4679e0 <ferror@plt+0x65070>  // b.none
  4679c4:	ldr	x0, [sp, #472]
  4679c8:	ldr	x0, [x0, #8]
  4679cc:	str	x0, [sp, #472]
  4679d0:	ldr	x0, [sp, #472]
  4679d4:	cmp	x0, #0x0
  4679d8:	b.ne	467920 <ferror@plt+0x64fb0>  // b.any
  4679dc:	b	4679e4 <ferror@plt+0x65074>
  4679e0:	nop
  4679e4:	ldr	x0, [sp, #472]
  4679e8:	cmp	x0, #0x0
  4679ec:	b.ne	4679fc <ferror@plt+0x6508c>  // b.any
  4679f0:	ldr	x0, [sp, #40]
  4679f4:	bl	466a78 <ferror@plt+0x64108>
  4679f8:	b	46994c <ferror@plt+0x66fdc>
  4679fc:	ldr	x0, [sp, #472]
  467a00:	ldr	w0, [x0]
  467a04:	cmp	w0, #0x2
  467a08:	b.ne	467b5c <ferror@plt+0x651ec>  // b.any
  467a0c:	ldr	x0, [sp, #472]
  467a10:	ldr	x0, [x0, #16]
  467a14:	str	x0, [sp, #472]
  467a18:	ldr	x0, [sp, #472]
  467a1c:	ldr	w0, [x0]
  467a20:	cmp	w0, #0x47
  467a24:	b.ne	467a34 <ferror@plt+0x650c4>  // b.any
  467a28:	ldr	x0, [sp, #472]
  467a2c:	ldr	x0, [x0, #8]
  467a30:	str	x0, [sp, #472]
  467a34:	ldr	x0, [sp, #472]
  467a38:	cmp	x0, #0x0
  467a3c:	b.ne	467b48 <ferror@plt+0x651d8>  // b.any
  467a40:	ldr	x0, [sp, #40]
  467a44:	bl	466a78 <ferror@plt+0x64108>
  467a48:	b	46994c <ferror@plt+0x66fdc>
  467a4c:	ldr	w0, [sp, #468]
  467a50:	cmp	w0, #0x3
  467a54:	b.ls	467a64 <ferror@plt+0x650f4>  // b.plast
  467a58:	ldr	x0, [sp, #40]
  467a5c:	bl	466a78 <ferror@plt+0x64108>
  467a60:	b	46994c <ferror@plt+0x66fdc>
  467a64:	ldr	w0, [sp, #468]
  467a68:	sub	w1, w0, #0x1
  467a6c:	ldr	w0, [sp, #468]
  467a70:	lsl	x2, x0, #5
  467a74:	add	x3, sp, #0x30
  467a78:	mov	w0, w1
  467a7c:	lsl	x0, x0, #5
  467a80:	add	x1, sp, #0x30
  467a84:	add	x2, x3, x2
  467a88:	add	x3, x1, x0
  467a8c:	ldp	x0, x1, [x3]
  467a90:	stp	x0, x1, [x2]
  467a94:	ldp	x0, x1, [x3, #16]
  467a98:	stp	x0, x1, [x2, #16]
  467a9c:	ldr	w0, [sp, #468]
  467aa0:	sub	w0, w0, #0x1
  467aa4:	add	x1, sp, #0x30
  467aa8:	mov	w0, w0
  467aac:	lsl	x0, x0, #5
  467ab0:	add	x2, x1, x0
  467ab4:	ldr	w0, [sp, #468]
  467ab8:	lsl	x0, x0, #5
  467abc:	add	x1, sp, #0x30
  467ac0:	str	x2, [x1, x0]
  467ac4:	add	x1, sp, #0x30
  467ac8:	ldr	w0, [sp, #468]
  467acc:	lsl	x0, x0, #5
  467ad0:	add	x1, x1, x0
  467ad4:	ldr	x0, [sp, #40]
  467ad8:	str	x1, [x0, #296]
  467adc:	ldr	w0, [sp, #468]
  467ae0:	sub	w0, w0, #0x1
  467ae4:	mov	w0, w0
  467ae8:	lsl	x0, x0, #5
  467aec:	add	x1, sp, #0x38
  467af0:	ldr	x2, [sp, #472]
  467af4:	str	x2, [x1, x0]
  467af8:	ldr	w0, [sp, #468]
  467afc:	sub	w0, w0, #0x1
  467b00:	mov	w0, w0
  467b04:	lsl	x0, x0, #5
  467b08:	add	x1, sp, #0x40
  467b0c:	str	wzr, [x1, x0]
  467b10:	ldr	w0, [sp, #468]
  467b14:	sub	w1, w0, #0x1
  467b18:	ldr	x0, [sp, #40]
  467b1c:	ldr	x2, [x0, #288]
  467b20:	mov	w0, w1
  467b24:	lsl	x0, x0, #5
  467b28:	add	x1, sp, #0x48
  467b2c:	str	x2, [x1, x0]
  467b30:	ldr	w0, [sp, #468]
  467b34:	add	w0, w0, #0x1
  467b38:	str	w0, [sp, #468]
  467b3c:	ldr	x0, [sp, #472]
  467b40:	ldr	x0, [x0, #8]
  467b44:	str	x0, [sp, #472]
  467b48:	ldr	x0, [sp, #472]
  467b4c:	ldr	w0, [x0]
  467b50:	bl	460be0 <ferror@plt+0x5e270>
  467b54:	cmp	w0, #0x0
  467b58:	b.ne	467a4c <ferror@plt+0x650dc>  // b.any
  467b5c:	ldr	x0, [sp, #472]
  467b60:	ldr	w0, [x0]
  467b64:	cmp	w0, #0x4
  467b68:	b.ne	467b8c <ferror@plt+0x6521c>  // b.any
  467b6c:	ldr	x0, [sp, #40]
  467b70:	ldr	x0, [x0, #288]
  467b74:	str	x0, [sp, #176]
  467b78:	ldr	x0, [sp, #40]
  467b7c:	add	x1, sp, #0xb0
  467b80:	str	x1, [x0, #288]
  467b84:	ldr	x0, [sp, #472]
  467b88:	str	x0, [sp, #184]
  467b8c:	ldr	x0, [sp, #24]
  467b90:	ldr	x0, [x0, #16]
  467b94:	mov	x2, x0
  467b98:	ldr	w1, [sp, #36]
  467b9c:	ldr	x0, [sp, #40]
  467ba0:	bl	469958 <ferror@plt+0x66fe8>
  467ba4:	ldr	x0, [sp, #472]
  467ba8:	ldr	w0, [x0]
  467bac:	cmp	w0, #0x4
  467bb0:	b.ne	467c14 <ferror@plt+0x652a4>  // b.any
  467bb4:	ldr	x1, [sp, #176]
  467bb8:	ldr	x0, [sp, #40]
  467bbc:	str	x1, [x0, #288]
  467bc0:	b	467c14 <ferror@plt+0x652a4>
  467bc4:	ldr	w0, [sp, #468]
  467bc8:	sub	w0, w0, #0x1
  467bcc:	str	w0, [sp, #468]
  467bd0:	ldr	w0, [sp, #468]
  467bd4:	lsl	x0, x0, #5
  467bd8:	add	x1, sp, #0x40
  467bdc:	ldr	w0, [x1, x0]
  467be0:	cmp	w0, #0x0
  467be4:	b.ne	467c14 <ferror@plt+0x652a4>  // b.any
  467be8:	mov	w1, #0x20                  	// #32
  467bec:	ldr	x0, [sp, #40]
  467bf0:	bl	466b28 <ferror@plt+0x641b8>
  467bf4:	ldr	w0, [sp, #468]
  467bf8:	lsl	x0, x0, #5
  467bfc:	add	x1, sp, #0x38
  467c00:	ldr	x0, [x1, x0]
  467c04:	mov	x2, x0
  467c08:	ldr	w1, [sp, #36]
  467c0c:	ldr	x0, [sp, #40]
  467c10:	bl	469ed4 <ferror@plt+0x67564>
  467c14:	ldr	w0, [sp, #468]
  467c18:	cmp	w0, #0x0
  467c1c:	b.ne	467bc4 <ferror@plt+0x65254>  // b.any
  467c20:	ldr	x0, [sp, #40]
  467c24:	ldr	x1, [sp, #192]
  467c28:	str	x1, [x0, #296]
  467c2c:	b	46994c <ferror@plt+0x66fdc>
  467c30:	ldr	x0, [sp, #40]
  467c34:	ldr	x0, [x0, #368]
  467c38:	str	x0, [sp, #216]
  467c3c:	ldr	x0, [sp, #40]
  467c40:	ldr	x1, [sp, #24]
  467c44:	str	x1, [x0, #368]
  467c48:	ldr	x0, [sp, #40]
  467c4c:	ldr	x0, [x0, #296]
  467c50:	str	x0, [sp, #208]
  467c54:	ldr	x0, [sp, #40]
  467c58:	str	xzr, [x0, #296]
  467c5c:	ldr	x0, [sp, #24]
  467c60:	ldr	x0, [x0, #8]
  467c64:	str	x0, [sp, #200]
  467c68:	ldr	w0, [sp, #36]
  467c6c:	and	w0, w0, #0x4
  467c70:	cmp	w0, #0x0
  467c74:	b.eq	467ce8 <ferror@plt+0x65378>  // b.none
  467c78:	ldr	x0, [sp, #200]
  467c7c:	ldr	w0, [x0]
  467c80:	cmp	w0, #0x0
  467c84:	b.ne	467ce8 <ferror@plt+0x65378>  // b.any
  467c88:	ldr	x0, [sp, #200]
  467c8c:	ldr	w0, [x0, #16]
  467c90:	cmp	w0, #0x6
  467c94:	b.ne	467ce8 <ferror@plt+0x65378>  // b.any
  467c98:	ldr	x0, [sp, #200]
  467c9c:	ldr	x3, [x0, #8]
  467ca0:	mov	x2, #0x6                   	// #6
  467ca4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467ca8:	add	x1, x0, #0xb20
  467cac:	mov	x0, x3
  467cb0:	bl	4024e0 <strncmp@plt>
  467cb4:	cmp	w0, #0x0
  467cb8:	b.ne	467ce8 <ferror@plt+0x65378>  // b.any
  467cbc:	ldr	x0, [sp, #24]
  467cc0:	ldr	x0, [x0, #16]
  467cc4:	mov	x2, x0
  467cc8:	ldr	w1, [sp, #36]
  467ccc:	ldr	x0, [sp, #40]
  467cd0:	bl	469958 <ferror@plt+0x66fe8>
  467cd4:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  467cd8:	add	x1, x0, #0x688
  467cdc:	ldr	x0, [sp, #40]
  467ce0:	bl	466bec <ferror@plt+0x6427c>
  467ce4:	b	467d68 <ferror@plt+0x653f8>
  467ce8:	ldr	x2, [sp, #200]
  467cec:	ldr	w1, [sp, #36]
  467cf0:	ldr	x0, [sp, #40]
  467cf4:	bl	469958 <ferror@plt+0x66fe8>
  467cf8:	ldr	x0, [sp, #40]
  467cfc:	bl	466c64 <ferror@plt+0x642f4>
  467d00:	and	w0, w0, #0xff
  467d04:	cmp	w0, #0x3c
  467d08:	b.ne	467d18 <ferror@plt+0x653a8>  // b.any
  467d0c:	mov	w1, #0x20                  	// #32
  467d10:	ldr	x0, [sp, #40]
  467d14:	bl	466b28 <ferror@plt+0x641b8>
  467d18:	mov	w1, #0x3c                  	// #60
  467d1c:	ldr	x0, [sp, #40]
  467d20:	bl	466b28 <ferror@plt+0x641b8>
  467d24:	ldr	x0, [sp, #24]
  467d28:	ldr	x0, [x0, #16]
  467d2c:	mov	x2, x0
  467d30:	ldr	w1, [sp, #36]
  467d34:	ldr	x0, [sp, #40]
  467d38:	bl	469958 <ferror@plt+0x66fe8>
  467d3c:	ldr	x0, [sp, #40]
  467d40:	bl	466c64 <ferror@plt+0x642f4>
  467d44:	and	w0, w0, #0xff
  467d48:	cmp	w0, #0x3e
  467d4c:	b.ne	467d5c <ferror@plt+0x653ec>  // b.any
  467d50:	mov	w1, #0x20                  	// #32
  467d54:	ldr	x0, [sp, #40]
  467d58:	bl	466b28 <ferror@plt+0x641b8>
  467d5c:	mov	w1, #0x3e                  	// #62
  467d60:	ldr	x0, [sp, #40]
  467d64:	bl	466b28 <ferror@plt+0x641b8>
  467d68:	ldr	x0, [sp, #40]
  467d6c:	ldr	x1, [sp, #208]
  467d70:	str	x1, [x0, #296]
  467d74:	ldr	x0, [sp, #40]
  467d78:	ldr	x1, [sp, #216]
  467d7c:	str	x1, [x0, #368]
  467d80:	b	46994c <ferror@plt+0x66fdc>
  467d84:	ldr	x0, [sp, #40]
  467d88:	ldr	w0, [x0, #312]
  467d8c:	cmp	w0, #0x0
  467d90:	b.eq	467dc4 <ferror@plt+0x65454>  // b.none
  467d94:	mov	x2, #0x5                   	// #5
  467d98:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467d9c:	add	x1, x0, #0xb28
  467da0:	ldr	x0, [sp, #40]
  467da4:	bl	466b88 <ferror@plt+0x64218>
  467da8:	ldr	x0, [sp, #24]
  467dac:	ldr	x0, [x0, #8]
  467db0:	add	w0, w0, #0x1
  467db4:	mov	w1, w0
  467db8:	ldr	x0, [sp, #40]
  467dbc:	bl	466c20 <ferror@plt+0x642b0>
  467dc0:	b	46994c <ferror@plt+0x66fdc>
  467dc4:	ldr	x1, [sp, #24]
  467dc8:	ldr	x0, [sp, #40]
  467dcc:	bl	466fa4 <ferror@plt+0x64634>
  467dd0:	str	x0, [sp, #456]
  467dd4:	ldr	x0, [sp, #456]
  467dd8:	cmp	x0, #0x0
  467ddc:	b.eq	467e08 <ferror@plt+0x65498>  // b.none
  467de0:	ldr	x0, [sp, #456]
  467de4:	ldr	w0, [x0]
  467de8:	cmp	w0, #0x2f
  467dec:	b.ne	467e08 <ferror@plt+0x65498>  // b.any
  467df0:	ldr	x0, [sp, #40]
  467df4:	ldr	w0, [x0, #316]
  467df8:	mov	w1, w0
  467dfc:	ldr	x0, [sp, #456]
  467e00:	bl	466ef8 <ferror@plt+0x64588>
  467e04:	str	x0, [sp, #456]
  467e08:	ldr	x0, [sp, #456]
  467e0c:	cmp	x0, #0x0
  467e10:	b.ne	467e20 <ferror@plt+0x654b0>  // b.any
  467e14:	ldr	x0, [sp, #40]
  467e18:	bl	466a78 <ferror@plt+0x64108>
  467e1c:	b	46994c <ferror@plt+0x66fdc>
  467e20:	ldr	x0, [sp, #40]
  467e24:	ldr	x0, [x0, #288]
  467e28:	str	x0, [sp, #224]
  467e2c:	ldr	x0, [sp, #224]
  467e30:	ldr	x1, [x0]
  467e34:	ldr	x0, [sp, #40]
  467e38:	str	x1, [x0, #288]
  467e3c:	ldr	x2, [sp, #456]
  467e40:	ldr	w1, [sp, #36]
  467e44:	ldr	x0, [sp, #40]
  467e48:	bl	469958 <ferror@plt+0x66fe8>
  467e4c:	ldr	x0, [sp, #40]
  467e50:	ldr	x1, [sp, #224]
  467e54:	str	x1, [x0, #288]
  467e58:	b	46994c <ferror@plt+0x66fdc>
  467e5c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467e60:	add	x1, x0, #0xb30
  467e64:	ldr	x0, [sp, #40]
  467e68:	bl	466bec <ferror@plt+0x6427c>
  467e6c:	ldr	x0, [sp, #24]
  467e70:	ldr	x0, [x0, #8]
  467e74:	mov	x2, x0
  467e78:	ldr	w1, [sp, #36]
  467e7c:	ldr	x0, [sp, #40]
  467e80:	bl	469958 <ferror@plt+0x66fe8>
  467e84:	b	46994c <ferror@plt+0x66fdc>
  467e88:	ldr	x0, [sp, #24]
  467e8c:	ldr	x0, [x0, #16]
  467e90:	mov	x2, x0
  467e94:	ldr	w1, [sp, #36]
  467e98:	ldr	x0, [sp, #40]
  467e9c:	bl	469958 <ferror@plt+0x66fe8>
  467ea0:	b	46994c <ferror@plt+0x66fdc>
  467ea4:	mov	w1, #0x7e                  	// #126
  467ea8:	ldr	x0, [sp, #40]
  467eac:	bl	466b28 <ferror@plt+0x641b8>
  467eb0:	ldr	x0, [sp, #24]
  467eb4:	ldr	x0, [x0, #16]
  467eb8:	mov	x2, x0
  467ebc:	ldr	w1, [sp, #36]
  467ec0:	ldr	x0, [sp, #40]
  467ec4:	bl	469958 <ferror@plt+0x66fe8>
  467ec8:	b	46994c <ferror@plt+0x66fdc>
  467ecc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467ed0:	add	x1, x0, #0xb50
  467ed4:	ldr	x0, [sp, #40]
  467ed8:	bl	466bec <ferror@plt+0x6427c>
  467edc:	ldr	x0, [sp, #24]
  467ee0:	ldr	x0, [x0, #8]
  467ee4:	mov	x2, x0
  467ee8:	ldr	w1, [sp, #36]
  467eec:	ldr	x0, [sp, #40]
  467ef0:	bl	469958 <ferror@plt+0x66fe8>
  467ef4:	b	46994c <ferror@plt+0x66fdc>
  467ef8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467efc:	add	x1, x0, #0xb60
  467f00:	ldr	x0, [sp, #40]
  467f04:	bl	466bec <ferror@plt+0x6427c>
  467f08:	ldr	x0, [sp, #24]
  467f0c:	ldr	x0, [x0, #8]
  467f10:	mov	x2, x0
  467f14:	ldr	w1, [sp, #36]
  467f18:	ldr	x0, [sp, #40]
  467f1c:	bl	469958 <ferror@plt+0x66fe8>
  467f20:	b	46994c <ferror@plt+0x66fdc>
  467f24:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467f28:	add	x1, x0, #0xb70
  467f2c:	ldr	x0, [sp, #40]
  467f30:	bl	466bec <ferror@plt+0x6427c>
  467f34:	ldr	x0, [sp, #24]
  467f38:	ldr	x0, [x0, #8]
  467f3c:	mov	x2, x0
  467f40:	ldr	w1, [sp, #36]
  467f44:	ldr	x0, [sp, #40]
  467f48:	bl	469958 <ferror@plt+0x66fe8>
  467f4c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467f50:	add	x1, x0, #0xb90
  467f54:	ldr	x0, [sp, #40]
  467f58:	bl	466bec <ferror@plt+0x6427c>
  467f5c:	ldr	x0, [sp, #24]
  467f60:	ldr	x0, [x0, #16]
  467f64:	mov	x2, x0
  467f68:	ldr	w1, [sp, #36]
  467f6c:	ldr	x0, [sp, #40]
  467f70:	bl	469958 <ferror@plt+0x66fe8>
  467f74:	b	46994c <ferror@plt+0x66fdc>
  467f78:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467f7c:	add	x1, x0, #0xb98
  467f80:	ldr	x0, [sp, #40]
  467f84:	bl	466bec <ferror@plt+0x6427c>
  467f88:	ldr	x0, [sp, #24]
  467f8c:	ldr	x0, [x0, #8]
  467f90:	mov	x2, x0
  467f94:	ldr	w1, [sp, #36]
  467f98:	ldr	x0, [sp, #40]
  467f9c:	bl	469958 <ferror@plt+0x66fe8>
  467fa0:	b	46994c <ferror@plt+0x66fdc>
  467fa4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467fa8:	add	x1, x0, #0xba8
  467fac:	ldr	x0, [sp, #40]
  467fb0:	bl	466bec <ferror@plt+0x6427c>
  467fb4:	ldr	x0, [sp, #24]
  467fb8:	ldr	x0, [x0, #8]
  467fbc:	mov	x2, x0
  467fc0:	ldr	w1, [sp, #36]
  467fc4:	ldr	x0, [sp, #40]
  467fc8:	bl	469958 <ferror@plt+0x66fe8>
  467fcc:	b	46994c <ferror@plt+0x66fdc>
  467fd0:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  467fd4:	add	x1, x0, #0xbc0
  467fd8:	ldr	x0, [sp, #40]
  467fdc:	bl	466bec <ferror@plt+0x6427c>
  467fe0:	ldr	x0, [sp, #24]
  467fe4:	ldr	x0, [x0, #8]
  467fe8:	mov	x2, x0
  467fec:	ldr	w1, [sp, #36]
  467ff0:	ldr	x0, [sp, #40]
  467ff4:	bl	469958 <ferror@plt+0x66fe8>
  467ff8:	b	46994c <ferror@plt+0x66fdc>
  467ffc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468000:	add	x1, x0, #0xbd8
  468004:	ldr	x0, [sp, #40]
  468008:	bl	466bec <ferror@plt+0x6427c>
  46800c:	ldr	x0, [sp, #24]
  468010:	ldr	x0, [x0, #8]
  468014:	mov	x2, x0
  468018:	ldr	w1, [sp, #36]
  46801c:	ldr	x0, [sp, #40]
  468020:	bl	469958 <ferror@plt+0x66fe8>
  468024:	b	46994c <ferror@plt+0x66fdc>
  468028:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46802c:	add	x1, x0, #0xbf0
  468030:	ldr	x0, [sp, #40]
  468034:	bl	466bec <ferror@plt+0x6427c>
  468038:	ldr	x0, [sp, #24]
  46803c:	ldr	x0, [x0, #8]
  468040:	mov	x2, x0
  468044:	ldr	w1, [sp, #36]
  468048:	ldr	x0, [sp, #40]
  46804c:	bl	469958 <ferror@plt+0x66fe8>
  468050:	b	46994c <ferror@plt+0x66fdc>
  468054:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468058:	add	x1, x0, #0xc08
  46805c:	ldr	x0, [sp, #40]
  468060:	bl	466bec <ferror@plt+0x6427c>
  468064:	ldr	x0, [sp, #24]
  468068:	ldr	x0, [x0, #8]
  46806c:	mov	x2, x0
  468070:	ldr	w1, [sp, #36]
  468074:	ldr	x0, [sp, #40]
  468078:	bl	469958 <ferror@plt+0x66fe8>
  46807c:	b	46994c <ferror@plt+0x66fdc>
  468080:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468084:	add	x1, x0, #0xc28
  468088:	ldr	x0, [sp, #40]
  46808c:	bl	466bec <ferror@plt+0x6427c>
  468090:	ldr	x0, [sp, #24]
  468094:	ldr	x0, [x0, #8]
  468098:	mov	x2, x0
  46809c:	ldr	w1, [sp, #36]
  4680a0:	ldr	x0, [sp, #40]
  4680a4:	bl	469958 <ferror@plt+0x66fe8>
  4680a8:	b	46994c <ferror@plt+0x66fdc>
  4680ac:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4680b0:	add	x1, x0, #0xc38
  4680b4:	ldr	x0, [sp, #40]
  4680b8:	bl	466bec <ferror@plt+0x6427c>
  4680bc:	ldr	x0, [sp, #24]
  4680c0:	ldr	x0, [x0, #8]
  4680c4:	mov	x2, x0
  4680c8:	ldr	w1, [sp, #36]
  4680cc:	ldr	x0, [sp, #40]
  4680d0:	bl	469958 <ferror@plt+0x66fe8>
  4680d4:	b	46994c <ferror@plt+0x66fdc>
  4680d8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4680dc:	add	x1, x0, #0xc50
  4680e0:	ldr	x0, [sp, #40]
  4680e4:	bl	466bec <ferror@plt+0x6427c>
  4680e8:	ldr	x0, [sp, #24]
  4680ec:	ldr	x0, [x0, #8]
  4680f0:	mov	x2, x0
  4680f4:	ldr	w1, [sp, #36]
  4680f8:	ldr	x0, [sp, #40]
  4680fc:	bl	469958 <ferror@plt+0x66fe8>
  468100:	b	46994c <ferror@plt+0x66fdc>
  468104:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468108:	add	x1, x0, #0xc68
  46810c:	ldr	x0, [sp, #40]
  468110:	bl	466bec <ferror@plt+0x6427c>
  468114:	ldr	x0, [sp, #24]
  468118:	ldr	x0, [x0, #8]
  46811c:	mov	x2, x0
  468120:	ldr	w1, [sp, #36]
  468124:	ldr	x0, [sp, #40]
  468128:	bl	469958 <ferror@plt+0x66fe8>
  46812c:	b	46994c <ferror@plt+0x66fdc>
  468130:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468134:	add	x1, x0, #0xc88
  468138:	ldr	x0, [sp, #40]
  46813c:	bl	466bec <ferror@plt+0x6427c>
  468140:	ldr	x0, [sp, #24]
  468144:	ldr	x0, [x0, #16]
  468148:	mov	x2, x0
  46814c:	ldr	w1, [sp, #36]
  468150:	ldr	x0, [sp, #40]
  468154:	bl	469958 <ferror@plt+0x66fe8>
  468158:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46815c:	add	x1, x0, #0xca0
  468160:	ldr	x0, [sp, #40]
  468164:	bl	466bec <ferror@plt+0x6427c>
  468168:	ldr	x0, [sp, #24]
  46816c:	ldr	x0, [x0, #8]
  468170:	mov	x2, x0
  468174:	ldr	w1, [sp, #36]
  468178:	ldr	x0, [sp, #40]
  46817c:	bl	469958 <ferror@plt+0x66fe8>
  468180:	b	46994c <ferror@plt+0x66fdc>
  468184:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468188:	add	x1, x0, #0xca8
  46818c:	ldr	x0, [sp, #40]
  468190:	bl	466bec <ferror@plt+0x6427c>
  468194:	ldr	x0, [sp, #24]
  468198:	ldr	x0, [x0, #8]
  46819c:	mov	x2, x0
  4681a0:	ldr	w1, [sp, #36]
  4681a4:	ldr	x0, [sp, #40]
  4681a8:	bl	469958 <ferror@plt+0x66fe8>
  4681ac:	b	46994c <ferror@plt+0x66fdc>
  4681b0:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4681b4:	add	x1, x0, #0xcc0
  4681b8:	ldr	x0, [sp, #40]
  4681bc:	bl	466bec <ferror@plt+0x6427c>
  4681c0:	ldr	x0, [sp, #24]
  4681c4:	ldr	x0, [x0, #8]
  4681c8:	mov	x2, x0
  4681cc:	ldr	w1, [sp, #36]
  4681d0:	ldr	x0, [sp, #40]
  4681d4:	bl	469958 <ferror@plt+0x66fe8>
  4681d8:	b	46994c <ferror@plt+0x66fdc>
  4681dc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4681e0:	add	x1, x0, #0xcd8
  4681e4:	ldr	x0, [sp, #40]
  4681e8:	bl	466bec <ferror@plt+0x6427c>
  4681ec:	ldr	x0, [sp, #24]
  4681f0:	ldr	x0, [x0, #8]
  4681f4:	mov	x2, x0
  4681f8:	ldr	w1, [sp, #36]
  4681fc:	ldr	x0, [sp, #40]
  468200:	bl	469958 <ferror@plt+0x66fe8>
  468204:	b	46994c <ferror@plt+0x66fdc>
  468208:	ldr	x0, [sp, #24]
  46820c:	ldr	x1, [x0, #8]
  468210:	ldr	x0, [sp, #24]
  468214:	ldr	w0, [x0, #16]
  468218:	sxtw	x0, w0
  46821c:	mov	x2, x0
  468220:	ldr	x0, [sp, #40]
  468224:	bl	466b88 <ferror@plt+0x64218>
  468228:	b	46994c <ferror@plt+0x66fdc>
  46822c:	ldr	x0, [sp, #40]
  468230:	ldr	x0, [x0, #296]
  468234:	str	x0, [sp, #448]
  468238:	b	4682cc <ferror@plt+0x6595c>
  46823c:	ldr	x0, [sp, #448]
  468240:	ldr	w0, [x0, #16]
  468244:	cmp	w0, #0x0
  468248:	b.ne	4682c0 <ferror@plt+0x65950>  // b.any
  46824c:	ldr	x0, [sp, #448]
  468250:	ldr	x0, [x0, #8]
  468254:	ldr	w0, [x0]
  468258:	cmp	w0, #0x19
  46825c:	b.eq	468288 <ferror@plt+0x65918>  // b.none
  468260:	ldr	x0, [sp, #448]
  468264:	ldr	x0, [x0, #8]
  468268:	ldr	w0, [x0]
  46826c:	cmp	w0, #0x1a
  468270:	b.eq	468288 <ferror@plt+0x65918>  // b.none
  468274:	ldr	x0, [sp, #448]
  468278:	ldr	x0, [x0, #8]
  46827c:	ldr	w0, [x0]
  468280:	cmp	w0, #0x1b
  468284:	b.ne	4682dc <ferror@plt+0x6596c>  // b.any
  468288:	ldr	x0, [sp, #448]
  46828c:	ldr	x0, [x0, #8]
  468290:	ldr	w1, [x0]
  468294:	ldr	x0, [sp, #24]
  468298:	ldr	w0, [x0]
  46829c:	cmp	w1, w0
  4682a0:	b.ne	4682c0 <ferror@plt+0x65950>  // b.any
  4682a4:	ldr	x0, [sp, #24]
  4682a8:	ldr	x0, [x0, #8]
  4682ac:	mov	x2, x0
  4682b0:	ldr	w1, [sp, #36]
  4682b4:	ldr	x0, [sp, #40]
  4682b8:	bl	469958 <ferror@plt+0x66fe8>
  4682bc:	b	46994c <ferror@plt+0x66fdc>
  4682c0:	ldr	x0, [sp, #448]
  4682c4:	ldr	x0, [x0]
  4682c8:	str	x0, [sp, #448]
  4682cc:	ldr	x0, [sp, #448]
  4682d0:	cmp	x0, #0x0
  4682d4:	b.ne	46823c <ferror@plt+0x658cc>  // b.any
  4682d8:	b	4684c4 <ferror@plt+0x65b54>
  4682dc:	nop
  4682e0:	b	4684c4 <ferror@plt+0x65b54>
  4682e4:	ldr	x0, [sp, #24]
  4682e8:	ldr	x0, [x0, #8]
  4682ec:	str	x0, [sp, #440]
  4682f0:	ldr	x0, [sp, #40]
  4682f4:	ldr	w0, [x0, #312]
  4682f8:	cmp	w0, #0x0
  4682fc:	b.ne	46846c <ferror@plt+0x65afc>  // b.any
  468300:	ldr	x0, [sp, #440]
  468304:	ldr	w0, [x0]
  468308:	cmp	w0, #0x5
  46830c:	b.ne	46846c <ferror@plt+0x65afc>  // b.any
  468310:	ldr	x1, [sp, #440]
  468314:	ldr	x0, [sp, #40]
  468318:	bl	4674c0 <ferror@plt+0x64b50>
  46831c:	str	x0, [sp, #240]
  468320:	ldr	x0, [sp, #240]
  468324:	cmp	x0, #0x0
  468328:	b.ne	46834c <ferror@plt+0x659dc>  // b.any
  46832c:	ldr	x1, [sp, #440]
  468330:	ldr	x0, [sp, #40]
  468334:	bl	46738c <ferror@plt+0x64a1c>
  468338:	ldr	x0, [sp, #40]
  46833c:	bl	466a98 <ferror@plt+0x64128>
  468340:	cmp	w0, #0x0
  468344:	b.eq	4683f0 <ferror@plt+0x65a80>  // b.none
  468348:	b	46994c <ferror@plt+0x66fdc>
  46834c:	str	wzr, [sp, #420]
  468350:	ldr	x0, [sp, #40]
  468354:	ldr	x0, [x0, #328]
  468358:	str	x0, [sp, #424]
  46835c:	b	4683b4 <ferror@plt+0x65a44>
  468360:	ldr	x0, [sp, #424]
  468364:	ldr	x0, [x0]
  468368:	ldr	x1, [sp, #440]
  46836c:	cmp	x1, x0
  468370:	b.eq	46839c <ferror@plt+0x65a2c>  // b.none
  468374:	ldr	x0, [sp, #424]
  468378:	ldr	x0, [x0]
  46837c:	ldr	x1, [sp, #24]
  468380:	cmp	x1, x0
  468384:	b.ne	4683a8 <ferror@plt+0x65a38>  // b.any
  468388:	ldr	x0, [sp, #40]
  46838c:	ldr	x0, [x0, #328]
  468390:	ldr	x1, [sp, #424]
  468394:	cmp	x1, x0
  468398:	b.eq	4683a8 <ferror@plt+0x65a38>  // b.none
  46839c:	mov	w0, #0x1                   	// #1
  4683a0:	str	w0, [sp, #420]
  4683a4:	b	4683c0 <ferror@plt+0x65a50>
  4683a8:	ldr	x0, [sp, #424]
  4683ac:	ldr	x0, [x0, #8]
  4683b0:	str	x0, [sp, #424]
  4683b4:	ldr	x0, [sp, #424]
  4683b8:	cmp	x0, #0x0
  4683bc:	b.ne	468360 <ferror@plt+0x659f0>  // b.any
  4683c0:	ldr	w0, [sp, #420]
  4683c4:	cmp	w0, #0x0
  4683c8:	b.ne	4683f0 <ferror@plt+0x65a80>  // b.any
  4683cc:	ldr	x0, [sp, #40]
  4683d0:	ldr	x0, [x0, #288]
  4683d4:	str	x0, [sp, #496]
  4683d8:	ldr	x0, [sp, #240]
  4683dc:	ldr	x1, [x0, #8]
  4683e0:	ldr	x0, [sp, #40]
  4683e4:	str	x1, [x0, #288]
  4683e8:	mov	w0, #0x1                   	// #1
  4683ec:	str	w0, [sp, #492]
  4683f0:	ldr	x1, [sp, #440]
  4683f4:	ldr	x0, [sp, #40]
  4683f8:	bl	466fa4 <ferror@plt+0x64634>
  4683fc:	str	x0, [sp, #432]
  468400:	ldr	x0, [sp, #432]
  468404:	cmp	x0, #0x0
  468408:	b.eq	468434 <ferror@plt+0x65ac4>  // b.none
  46840c:	ldr	x0, [sp, #432]
  468410:	ldr	w0, [x0]
  468414:	cmp	w0, #0x2f
  468418:	b.ne	468434 <ferror@plt+0x65ac4>  // b.any
  46841c:	ldr	x0, [sp, #40]
  468420:	ldr	w0, [x0, #316]
  468424:	mov	w1, w0
  468428:	ldr	x0, [sp, #432]
  46842c:	bl	466ef8 <ferror@plt+0x64588>
  468430:	str	x0, [sp, #432]
  468434:	ldr	x0, [sp, #432]
  468438:	cmp	x0, #0x0
  46843c:	b.ne	468464 <ferror@plt+0x65af4>  // b.any
  468440:	ldr	w0, [sp, #492]
  468444:	cmp	w0, #0x0
  468448:	b.eq	468458 <ferror@plt+0x65ae8>  // b.none
  46844c:	ldr	x0, [sp, #40]
  468450:	ldr	x1, [sp, #496]
  468454:	str	x1, [x0, #288]
  468458:	ldr	x0, [sp, #40]
  46845c:	bl	466a78 <ferror@plt+0x64108>
  468460:	b	46994c <ferror@plt+0x66fdc>
  468464:	ldr	x0, [sp, #432]
  468468:	str	x0, [sp, #440]
  46846c:	ldr	x0, [sp, #440]
  468470:	ldr	w0, [x0]
  468474:	cmp	w0, #0x23
  468478:	b.eq	468494 <ferror@plt+0x65b24>  // b.none
  46847c:	ldr	x0, [sp, #440]
  468480:	ldr	w1, [x0]
  468484:	ldr	x0, [sp, #24]
  468488:	ldr	w0, [x0]
  46848c:	cmp	w1, w0
  468490:	b.ne	4684a0 <ferror@plt+0x65b30>  // b.any
  468494:	ldr	x0, [sp, #440]
  468498:	str	x0, [sp, #24]
  46849c:	b	4684c4 <ferror@plt+0x65b54>
  4684a0:	ldr	x0, [sp, #440]
  4684a4:	ldr	w0, [x0]
  4684a8:	cmp	w0, #0x24
  4684ac:	b.ne	4684c0 <ferror@plt+0x65b50>  // b.any
  4684b0:	ldr	x0, [sp, #440]
  4684b4:	ldr	x0, [x0, #8]
  4684b8:	str	x0, [sp, #504]
  4684bc:	b	4684c4 <ferror@plt+0x65b54>
  4684c0:	nop
  4684c4:	ldr	x0, [sp, #40]
  4684c8:	ldr	x0, [x0, #296]
  4684cc:	str	x0, [sp, #48]
  4684d0:	ldr	x0, [sp, #40]
  4684d4:	add	x1, sp, #0x30
  4684d8:	str	x1, [x0, #296]
  4684dc:	ldr	x0, [sp, #24]
  4684e0:	str	x0, [sp, #56]
  4684e4:	str	wzr, [sp, #64]
  4684e8:	ldr	x0, [sp, #40]
  4684ec:	ldr	x0, [x0, #288]
  4684f0:	str	x0, [sp, #72]
  4684f4:	ldr	x0, [sp, #504]
  4684f8:	cmp	x0, #0x0
  4684fc:	b.ne	46850c <ferror@plt+0x65b9c>  // b.any
  468500:	ldr	x0, [sp, #24]
  468504:	ldr	x0, [x0, #8]
  468508:	str	x0, [sp, #504]
  46850c:	ldr	x2, [sp, #504]
  468510:	ldr	w1, [sp, #36]
  468514:	ldr	x0, [sp, #40]
  468518:	bl	469958 <ferror@plt+0x66fe8>
  46851c:	ldr	w0, [sp, #64]
  468520:	cmp	w0, #0x0
  468524:	b.ne	468538 <ferror@plt+0x65bc8>  // b.any
  468528:	ldr	x2, [sp, #24]
  46852c:	ldr	w1, [sp, #36]
  468530:	ldr	x0, [sp, #40]
  468534:	bl	469ed4 <ferror@plt+0x67564>
  468538:	ldr	x1, [sp, #48]
  46853c:	ldr	x0, [sp, #40]
  468540:	str	x1, [x0, #296]
  468544:	ldr	w0, [sp, #492]
  468548:	cmp	w0, #0x0
  46854c:	b.eq	469900 <ferror@plt+0x66f90>  // b.none
  468550:	ldr	x0, [sp, #40]
  468554:	ldr	x1, [sp, #496]
  468558:	str	x1, [x0, #288]
  46855c:	b	469900 <ferror@plt+0x66f90>
  468560:	ldr	w0, [sp, #36]
  468564:	and	w0, w0, #0x4
  468568:	cmp	w0, #0x0
  46856c:	b.ne	46859c <ferror@plt+0x65c2c>  // b.any
  468570:	ldr	x0, [sp, #24]
  468574:	ldr	x0, [x0, #8]
  468578:	ldr	x1, [x0]
  46857c:	ldr	x0, [sp, #24]
  468580:	ldr	x0, [x0, #8]
  468584:	ldr	w0, [x0, #8]
  468588:	sxtw	x0, w0
  46858c:	mov	x2, x0
  468590:	ldr	x0, [sp, #40]
  468594:	bl	466b88 <ferror@plt+0x64218>
  468598:	b	46994c <ferror@plt+0x66fdc>
  46859c:	ldr	x0, [sp, #24]
  4685a0:	ldr	x0, [x0, #8]
  4685a4:	ldr	x1, [x0, #16]
  4685a8:	ldr	x0, [sp, #24]
  4685ac:	ldr	x0, [x0, #8]
  4685b0:	ldr	w0, [x0, #24]
  4685b4:	sxtw	x0, w0
  4685b8:	mov	x2, x0
  4685bc:	ldr	x0, [sp, #40]
  4685c0:	bl	466b88 <ferror@plt+0x64218>
  4685c4:	b	46994c <ferror@plt+0x66fdc>
  4685c8:	ldr	x0, [sp, #24]
  4685cc:	ldr	x0, [x0, #8]
  4685d0:	mov	x2, x0
  4685d4:	ldr	w1, [sp, #36]
  4685d8:	ldr	x0, [sp, #40]
  4685dc:	bl	469958 <ferror@plt+0x66fe8>
  4685e0:	b	46994c <ferror@plt+0x66fdc>
  4685e4:	ldr	w0, [sp, #36]
  4685e8:	and	w0, w0, #0x20
  4685ec:	cmp	w0, #0x0
  4685f0:	b.eq	468614 <ferror@plt+0x65ca4>  // b.none
  4685f4:	ldr	w0, [sp, #36]
  4685f8:	and	w1, w0, #0xffffff9f
  4685fc:	ldr	x0, [sp, #40]
  468600:	ldr	x0, [x0, #296]
  468604:	mov	x3, x0
  468608:	ldr	x2, [sp, #24]
  46860c:	ldr	x0, [sp, #40]
  468610:	bl	46a188 <ferror@plt+0x67818>
  468614:	ldr	x0, [sp, #24]
  468618:	ldr	x0, [x0, #8]
  46861c:	cmp	x0, #0x0
  468620:	b.eq	468654 <ferror@plt+0x65ce4>  // b.none
  468624:	ldr	w0, [sp, #36]
  468628:	and	w0, w0, #0x20
  46862c:	cmp	w0, #0x0
  468630:	b.eq	468654 <ferror@plt+0x65ce4>  // b.none
  468634:	ldr	w0, [sp, #36]
  468638:	and	w1, w0, #0xffffff9f
  46863c:	ldr	x0, [sp, #24]
  468640:	ldr	x0, [x0, #8]
  468644:	mov	x2, x0
  468648:	ldr	x0, [sp, #40]
  46864c:	bl	469958 <ferror@plt+0x66fe8>
  468650:	b	4686f4 <ferror@plt+0x65d84>
  468654:	ldr	x0, [sp, #24]
  468658:	ldr	x0, [x0, #8]
  46865c:	cmp	x0, #0x0
  468660:	b.eq	4686f4 <ferror@plt+0x65d84>  // b.none
  468664:	ldr	w0, [sp, #36]
  468668:	and	w0, w0, #0x40
  46866c:	cmp	w0, #0x0
  468670:	b.ne	4686f4 <ferror@plt+0x65d84>  // b.any
  468674:	ldr	x0, [sp, #40]
  468678:	ldr	x0, [x0, #296]
  46867c:	str	x0, [sp, #48]
  468680:	ldr	x0, [sp, #40]
  468684:	add	x1, sp, #0x30
  468688:	str	x1, [x0, #296]
  46868c:	ldr	x0, [sp, #24]
  468690:	str	x0, [sp, #56]
  468694:	str	wzr, [sp, #64]
  468698:	ldr	x0, [sp, #40]
  46869c:	ldr	x0, [x0, #288]
  4686a0:	str	x0, [sp, #72]
  4686a4:	ldr	w0, [sp, #36]
  4686a8:	and	w1, w0, #0xffffff9f
  4686ac:	ldr	x0, [sp, #24]
  4686b0:	ldr	x0, [x0, #8]
  4686b4:	mov	x2, x0
  4686b8:	ldr	x0, [sp, #40]
  4686bc:	bl	469958 <ferror@plt+0x66fe8>
  4686c0:	ldr	x1, [sp, #48]
  4686c4:	ldr	x0, [sp, #40]
  4686c8:	str	x1, [x0, #296]
  4686cc:	ldr	w0, [sp, #64]
  4686d0:	cmp	w0, #0x0
  4686d4:	b.ne	469908 <ferror@plt+0x66f98>  // b.any
  4686d8:	ldr	w0, [sp, #36]
  4686dc:	and	w0, w0, #0x20
  4686e0:	cmp	w0, #0x0
  4686e4:	b.ne	4686f4 <ferror@plt+0x65d84>  // b.any
  4686e8:	mov	w1, #0x20                  	// #32
  4686ec:	ldr	x0, [sp, #40]
  4686f0:	bl	466b28 <ferror@plt+0x641b8>
  4686f4:	ldr	w0, [sp, #36]
  4686f8:	and	w0, w0, #0x20
  4686fc:	cmp	w0, #0x0
  468700:	b.ne	469910 <ferror@plt+0x66fa0>  // b.any
  468704:	ldr	w0, [sp, #36]
  468708:	and	w1, w0, #0xffffff9f
  46870c:	ldr	x0, [sp, #40]
  468710:	ldr	x0, [x0, #296]
  468714:	mov	x3, x0
  468718:	ldr	x2, [sp, #24]
  46871c:	ldr	x0, [sp, #40]
  468720:	bl	46a188 <ferror@plt+0x67818>
  468724:	b	469910 <ferror@plt+0x66fa0>
  468728:	ldr	x0, [sp, #40]
  46872c:	ldr	x0, [x0, #296]
  468730:	str	x0, [sp, #248]
  468734:	ldr	x0, [sp, #248]
  468738:	str	x0, [sp, #48]
  46873c:	ldr	x0, [sp, #40]
  468740:	add	x1, sp, #0x30
  468744:	str	x1, [x0, #296]
  468748:	ldr	x0, [sp, #24]
  46874c:	str	x0, [sp, #56]
  468750:	str	wzr, [sp, #64]
  468754:	ldr	x0, [sp, #40]
  468758:	ldr	x0, [x0, #288]
  46875c:	str	x0, [sp, #72]
  468760:	mov	w0, #0x1                   	// #1
  468764:	str	w0, [sp, #416]
  468768:	ldr	x0, [sp, #248]
  46876c:	str	x0, [sp, #408]
  468770:	b	468814 <ferror@plt+0x65ea4>
  468774:	ldr	x0, [sp, #408]
  468778:	ldr	w0, [x0, #16]
  46877c:	cmp	w0, #0x0
  468780:	b.ne	468808 <ferror@plt+0x65e98>  // b.any
  468784:	ldr	w0, [sp, #416]
  468788:	cmp	w0, #0x3
  46878c:	b.ls	46879c <ferror@plt+0x65e2c>  // b.plast
  468790:	ldr	x0, [sp, #40]
  468794:	bl	466a78 <ferror@plt+0x64108>
  468798:	b	46994c <ferror@plt+0x66fdc>
  46879c:	ldr	w0, [sp, #416]
  4687a0:	lsl	x0, x0, #5
  4687a4:	add	x1, sp, #0x30
  4687a8:	ldr	x3, [sp, #408]
  4687ac:	add	x2, x1, x0
  4687b0:	ldp	x0, x1, [x3]
  4687b4:	stp	x0, x1, [x2]
  4687b8:	ldp	x0, x1, [x3, #16]
  4687bc:	stp	x0, x1, [x2, #16]
  4687c0:	ldr	x0, [sp, #40]
  4687c4:	ldr	x2, [x0, #296]
  4687c8:	ldr	w0, [sp, #416]
  4687cc:	lsl	x0, x0, #5
  4687d0:	add	x1, sp, #0x30
  4687d4:	str	x2, [x1, x0]
  4687d8:	add	x1, sp, #0x30
  4687dc:	ldr	w0, [sp, #416]
  4687e0:	lsl	x0, x0, #5
  4687e4:	add	x1, x1, x0
  4687e8:	ldr	x0, [sp, #40]
  4687ec:	str	x1, [x0, #296]
  4687f0:	ldr	x0, [sp, #408]
  4687f4:	mov	w1, #0x1                   	// #1
  4687f8:	str	w1, [x0, #16]
  4687fc:	ldr	w0, [sp, #416]
  468800:	add	w0, w0, #0x1
  468804:	str	w0, [sp, #416]
  468808:	ldr	x0, [sp, #408]
  46880c:	ldr	x0, [x0]
  468810:	str	x0, [sp, #408]
  468814:	ldr	x0, [sp, #408]
  468818:	cmp	x0, #0x0
  46881c:	b.eq	46885c <ferror@plt+0x65eec>  // b.none
  468820:	ldr	x0, [sp, #408]
  468824:	ldr	x0, [x0, #8]
  468828:	ldr	w0, [x0]
  46882c:	cmp	w0, #0x19
  468830:	b.eq	468774 <ferror@plt+0x65e04>  // b.none
  468834:	ldr	x0, [sp, #408]
  468838:	ldr	x0, [x0, #8]
  46883c:	ldr	w0, [x0]
  468840:	cmp	w0, #0x1a
  468844:	b.eq	468774 <ferror@plt+0x65e04>  // b.none
  468848:	ldr	x0, [sp, #408]
  46884c:	ldr	x0, [x0, #8]
  468850:	ldr	w0, [x0]
  468854:	cmp	w0, #0x1b
  468858:	b.eq	468774 <ferror@plt+0x65e04>  // b.none
  46885c:	ldr	x0, [sp, #24]
  468860:	ldr	x0, [x0, #16]
  468864:	mov	x2, x0
  468868:	ldr	w1, [sp, #36]
  46886c:	ldr	x0, [sp, #40]
  468870:	bl	469958 <ferror@plt+0x66fe8>
  468874:	ldr	x0, [sp, #40]
  468878:	ldr	x1, [sp, #248]
  46887c:	str	x1, [x0, #296]
  468880:	ldr	w0, [sp, #64]
  468884:	cmp	w0, #0x0
  468888:	b.ne	469918 <ferror@plt+0x66fa8>  // b.any
  46888c:	b	4688bc <ferror@plt+0x65f4c>
  468890:	ldr	w0, [sp, #416]
  468894:	sub	w0, w0, #0x1
  468898:	str	w0, [sp, #416]
  46889c:	ldr	w0, [sp, #416]
  4688a0:	lsl	x0, x0, #5
  4688a4:	add	x1, sp, #0x38
  4688a8:	ldr	x0, [x1, x0]
  4688ac:	mov	x2, x0
  4688b0:	ldr	w1, [sp, #36]
  4688b4:	ldr	x0, [sp, #40]
  4688b8:	bl	469ed4 <ferror@plt+0x67564>
  4688bc:	ldr	w0, [sp, #416]
  4688c0:	cmp	w0, #0x1
  4688c4:	b.hi	468890 <ferror@plt+0x65f20>  // b.pmore
  4688c8:	ldr	x0, [sp, #40]
  4688cc:	ldr	x0, [x0, #296]
  4688d0:	mov	x3, x0
  4688d4:	ldr	x2, [sp, #24]
  4688d8:	ldr	w1, [sp, #36]
  4688dc:	ldr	x0, [sp, #40]
  4688e0:	bl	46a3d4 <ferror@plt+0x67a64>
  4688e4:	b	46994c <ferror@plt+0x66fdc>
  4688e8:	ldr	x0, [sp, #40]
  4688ec:	ldr	x0, [x0, #296]
  4688f0:	str	x0, [sp, #48]
  4688f4:	ldr	x0, [sp, #40]
  4688f8:	add	x1, sp, #0x30
  4688fc:	str	x1, [x0, #296]
  468900:	ldr	x0, [sp, #24]
  468904:	str	x0, [sp, #56]
  468908:	str	wzr, [sp, #64]
  46890c:	ldr	x0, [sp, #40]
  468910:	ldr	x0, [x0, #288]
  468914:	str	x0, [sp, #72]
  468918:	ldr	x0, [sp, #24]
  46891c:	ldr	x0, [x0, #16]
  468920:	mov	x2, x0
  468924:	ldr	w1, [sp, #36]
  468928:	ldr	x0, [sp, #40]
  46892c:	bl	469958 <ferror@plt+0x66fe8>
  468930:	ldr	w0, [sp, #64]
  468934:	cmp	w0, #0x0
  468938:	b.ne	46894c <ferror@plt+0x65fdc>  // b.any
  46893c:	ldr	x2, [sp, #24]
  468940:	ldr	w1, [sp, #36]
  468944:	ldr	x0, [sp, #40]
  468948:	bl	469ed4 <ferror@plt+0x67564>
  46894c:	ldr	x1, [sp, #48]
  468950:	ldr	x0, [sp, #40]
  468954:	str	x1, [x0, #296]
  468958:	b	46994c <ferror@plt+0x66fdc>
  46895c:	ldr	x0, [sp, #24]
  468960:	ldrsh	w0, [x0, #18]
  468964:	cmp	w0, #0x0
  468968:	b.eq	46897c <ferror@plt+0x6600c>  // b.none
  46896c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468970:	add	x1, x0, #0xcf8
  468974:	ldr	x0, [sp, #40]
  468978:	bl	466bec <ferror@plt+0x6427c>
  46897c:	ldr	x0, [sp, #24]
  468980:	ldr	x0, [x0, #8]
  468984:	ldr	x1, [x0, #8]
  468988:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46898c:	add	x0, x0, #0x1d8
  468990:	cmp	x1, x0
  468994:	b.eq	4689bc <ferror@plt+0x6604c>  // b.none
  468998:	ldr	x0, [sp, #24]
  46899c:	ldr	x0, [x0, #8]
  4689a0:	mov	x2, x0
  4689a4:	ldr	w1, [sp, #36]
  4689a8:	ldr	x0, [sp, #40]
  4689ac:	bl	469958 <ferror@plt+0x66fe8>
  4689b0:	mov	w1, #0x20                  	// #32
  4689b4:	ldr	x0, [sp, #40]
  4689b8:	bl	466b28 <ferror@plt+0x641b8>
  4689bc:	ldr	x0, [sp, #24]
  4689c0:	ldrsh	w0, [x0, #16]
  4689c4:	cmp	w0, #0x0
  4689c8:	b.eq	4689e0 <ferror@plt+0x66070>  // b.none
  4689cc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4689d0:	add	x1, x0, #0xd00
  4689d4:	ldr	x0, [sp, #40]
  4689d8:	bl	466bec <ferror@plt+0x6427c>
  4689dc:	b	46994c <ferror@plt+0x66fdc>
  4689e0:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4689e4:	add	x1, x0, #0xd08
  4689e8:	ldr	x0, [sp, #40]
  4689ec:	bl	466bec <ferror@plt+0x6427c>
  4689f0:	b	46994c <ferror@plt+0x66fdc>
  4689f4:	ldr	x0, [sp, #24]
  4689f8:	ldr	x0, [x0, #8]
  4689fc:	cmp	x0, #0x0
  468a00:	b.eq	468a1c <ferror@plt+0x660ac>  // b.none
  468a04:	ldr	x0, [sp, #24]
  468a08:	ldr	x0, [x0, #8]
  468a0c:	mov	x2, x0
  468a10:	ldr	w1, [sp, #36]
  468a14:	ldr	x0, [sp, #40]
  468a18:	bl	469958 <ferror@plt+0x66fe8>
  468a1c:	ldr	x0, [sp, #24]
  468a20:	ldr	x0, [x0, #16]
  468a24:	cmp	x0, #0x0
  468a28:	b.eq	469920 <ferror@plt+0x66fb0>  // b.none
  468a2c:	ldr	x0, [sp, #40]
  468a30:	ldr	x0, [x0, #256]
  468a34:	cmp	x0, #0xfd
  468a38:	b.ls	468a44 <ferror@plt+0x660d4>  // b.plast
  468a3c:	ldr	x0, [sp, #40]
  468a40:	bl	466abc <ferror@plt+0x6414c>
  468a44:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468a48:	add	x1, x0, #0xd10
  468a4c:	ldr	x0, [sp, #40]
  468a50:	bl	466bec <ferror@plt+0x6427c>
  468a54:	ldr	x0, [sp, #40]
  468a58:	ldr	x0, [x0, #256]
  468a5c:	str	x0, [sp, #264]
  468a60:	ldr	x0, [sp, #40]
  468a64:	ldr	x0, [x0, #320]
  468a68:	str	x0, [sp, #256]
  468a6c:	ldr	x0, [sp, #24]
  468a70:	ldr	x0, [x0, #16]
  468a74:	mov	x2, x0
  468a78:	ldr	w1, [sp, #36]
  468a7c:	ldr	x0, [sp, #40]
  468a80:	bl	469958 <ferror@plt+0x66fe8>
  468a84:	ldr	x0, [sp, #40]
  468a88:	ldr	x0, [x0, #320]
  468a8c:	ldr	x1, [sp, #256]
  468a90:	cmp	x1, x0
  468a94:	b.ne	469920 <ferror@plt+0x66fb0>  // b.any
  468a98:	ldr	x0, [sp, #40]
  468a9c:	ldr	x0, [x0, #256]
  468aa0:	ldr	x1, [sp, #264]
  468aa4:	cmp	x1, x0
  468aa8:	b.ne	469920 <ferror@plt+0x66fb0>  // b.any
  468aac:	ldr	x0, [sp, #40]
  468ab0:	ldr	x0, [x0, #256]
  468ab4:	sub	x1, x0, #0x2
  468ab8:	ldr	x0, [sp, #40]
  468abc:	str	x1, [x0, #256]
  468ac0:	b	469920 <ferror@plt+0x66fb0>
  468ac4:	ldr	x0, [sp, #24]
  468ac8:	ldr	x0, [x0, #8]
  468acc:	str	x0, [sp, #280]
  468ad0:	ldr	x0, [sp, #24]
  468ad4:	ldr	x0, [x0, #16]
  468ad8:	str	x0, [sp, #272]
  468adc:	ldr	x0, [sp, #280]
  468ae0:	cmp	x0, #0x0
  468ae4:	b.eq	468af8 <ferror@plt+0x66188>  // b.none
  468ae8:	ldr	x2, [sp, #280]
  468aec:	ldr	w1, [sp, #36]
  468af0:	ldr	x0, [sp, #40]
  468af4:	bl	469958 <ferror@plt+0x66fe8>
  468af8:	mov	w1, #0x7b                  	// #123
  468afc:	ldr	x0, [sp, #40]
  468b00:	bl	466b28 <ferror@plt+0x641b8>
  468b04:	ldr	x2, [sp, #272]
  468b08:	ldr	w1, [sp, #36]
  468b0c:	ldr	x0, [sp, #40]
  468b10:	bl	469958 <ferror@plt+0x66fe8>
  468b14:	mov	w1, #0x7d                  	// #125
  468b18:	ldr	x0, [sp, #40]
  468b1c:	bl	466b28 <ferror@plt+0x641b8>
  468b20:	b	46994c <ferror@plt+0x66fdc>
  468b24:	ldr	x0, [sp, #24]
  468b28:	ldr	x0, [x0, #8]
  468b2c:	str	x0, [sp, #288]
  468b30:	ldr	x0, [sp, #288]
  468b34:	ldr	w0, [x0, #16]
  468b38:	str	w0, [sp, #404]
  468b3c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468b40:	add	x1, x0, #0xd18
  468b44:	ldr	x0, [sp, #40]
  468b48:	bl	466bec <ferror@plt+0x6427c>
  468b4c:	ldr	x0, [sp, #288]
  468b50:	ldr	x0, [x0, #8]
  468b54:	ldrb	w0, [x0]
  468b58:	cmp	w0, #0x60
  468b5c:	b.ls	468b80 <ferror@plt+0x66210>  // b.plast
  468b60:	ldr	x0, [sp, #288]
  468b64:	ldr	x0, [x0, #8]
  468b68:	ldrb	w0, [x0]
  468b6c:	cmp	w0, #0x7a
  468b70:	b.hi	468b80 <ferror@plt+0x66210>  // b.pmore
  468b74:	mov	w1, #0x20                  	// #32
  468b78:	ldr	x0, [sp, #40]
  468b7c:	bl	466b28 <ferror@plt+0x641b8>
  468b80:	ldr	x0, [sp, #288]
  468b84:	ldr	x1, [x0, #8]
  468b88:	ldrsw	x0, [sp, #404]
  468b8c:	sub	x0, x0, #0x1
  468b90:	add	x0, x1, x0
  468b94:	ldrb	w0, [x0]
  468b98:	cmp	w0, #0x20
  468b9c:	b.ne	468bac <ferror@plt+0x6623c>  // b.any
  468ba0:	ldr	w0, [sp, #404]
  468ba4:	sub	w0, w0, #0x1
  468ba8:	str	w0, [sp, #404]
  468bac:	ldr	x0, [sp, #288]
  468bb0:	ldr	x0, [x0, #8]
  468bb4:	ldrsw	x1, [sp, #404]
  468bb8:	mov	x2, x1
  468bbc:	mov	x1, x0
  468bc0:	ldr	x0, [sp, #40]
  468bc4:	bl	466b88 <ferror@plt+0x64218>
  468bc8:	b	46994c <ferror@plt+0x66fdc>
  468bcc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468bd0:	add	x1, x0, #0xd28
  468bd4:	ldr	x0, [sp, #40]
  468bd8:	bl	466bec <ferror@plt+0x6427c>
  468bdc:	ldr	x0, [sp, #24]
  468be0:	ldr	x0, [x0, #16]
  468be4:	mov	x2, x0
  468be8:	ldr	w1, [sp, #36]
  468bec:	ldr	x0, [sp, #40]
  468bf0:	bl	469958 <ferror@plt+0x66fe8>
  468bf4:	b	46994c <ferror@plt+0x66fdc>
  468bf8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468bfc:	add	x1, x0, #0xd28
  468c00:	ldr	x0, [sp, #40]
  468c04:	bl	466bec <ferror@plt+0x6427c>
  468c08:	ldr	x2, [sp, #24]
  468c0c:	ldr	w1, [sp, #36]
  468c10:	ldr	x0, [sp, #40]
  468c14:	bl	46a5b8 <ferror@plt+0x67c48>
  468c18:	b	46994c <ferror@plt+0x66fdc>
  468c1c:	ldr	x0, [sp, #24]
  468c20:	ldr	x0, [x0, #8]
  468c24:	mov	x2, x0
  468c28:	ldr	w1, [sp, #36]
  468c2c:	ldr	x0, [sp, #40]
  468c30:	bl	46a514 <ferror@plt+0x67ba4>
  468c34:	b	46994c <ferror@plt+0x66fdc>
  468c38:	ldr	x0, [sp, #24]
  468c3c:	ldr	x0, [x0, #8]
  468c40:	str	x0, [sp, #312]
  468c44:	ldr	x0, [sp, #24]
  468c48:	ldr	x0, [x0, #16]
  468c4c:	str	x0, [sp, #392]
  468c50:	str	xzr, [sp, #384]
  468c54:	ldr	x0, [sp, #312]
  468c58:	ldr	w0, [x0]
  468c5c:	cmp	w0, #0x32
  468c60:	b.ne	468d10 <ferror@plt+0x663a0>  // b.any
  468c64:	ldr	x0, [sp, #312]
  468c68:	ldr	x0, [x0, #8]
  468c6c:	ldr	x0, [x0]
  468c70:	str	x0, [sp, #384]
  468c74:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  468c78:	add	x1, x0, #0x4e8
  468c7c:	ldr	x0, [sp, #384]
  468c80:	bl	4026d0 <strcmp@plt>
  468c84:	cmp	w0, #0x0
  468c88:	b.ne	468cd0 <ferror@plt+0x66360>  // b.any
  468c8c:	ldr	x0, [sp, #392]
  468c90:	ldr	w0, [x0]
  468c94:	cmp	w0, #0x3
  468c98:	b.ne	468cd0 <ferror@plt+0x66360>  // b.any
  468c9c:	ldr	x0, [sp, #392]
  468ca0:	ldr	x0, [x0, #8]
  468ca4:	ldr	w0, [x0]
  468ca8:	cmp	w0, #0x1
  468cac:	b.ne	468cd0 <ferror@plt+0x66360>  // b.any
  468cb0:	ldr	x0, [sp, #392]
  468cb4:	ldr	x0, [x0, #16]
  468cb8:	ldr	w0, [x0]
  468cbc:	cmp	w0, #0x29
  468cc0:	b.ne	468cd0 <ferror@plt+0x66360>  // b.any
  468cc4:	ldr	x0, [sp, #392]
  468cc8:	ldr	x0, [x0, #8]
  468ccc:	str	x0, [sp, #392]
  468cd0:	ldr	x0, [sp, #392]
  468cd4:	ldr	w0, [x0]
  468cd8:	cmp	w0, #0x39
  468cdc:	b.ne	468d10 <ferror@plt+0x663a0>  // b.any
  468ce0:	ldr	x0, [sp, #392]
  468ce4:	ldr	x0, [x0, #8]
  468ce8:	str	x0, [sp, #392]
  468cec:	ldr	x2, [sp, #392]
  468cf0:	ldr	w1, [sp, #36]
  468cf4:	ldr	x0, [sp, #40]
  468cf8:	bl	4672e0 <ferror@plt+0x64970>
  468cfc:	ldr	x2, [sp, #312]
  468d00:	ldr	w1, [sp, #36]
  468d04:	ldr	x0, [sp, #40]
  468d08:	bl	46a514 <ferror@plt+0x67ba4>
  468d0c:	b	46994c <ferror@plt+0x66fdc>
  468d10:	ldr	x0, [sp, #384]
  468d14:	cmp	x0, #0x0
  468d18:	b.eq	468d60 <ferror@plt+0x663f0>  // b.none
  468d1c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  468d20:	add	x1, x0, #0x880
  468d24:	ldr	x0, [sp, #384]
  468d28:	bl	4026d0 <strcmp@plt>
  468d2c:	cmp	w0, #0x0
  468d30:	b.ne	468d60 <ferror@plt+0x663f0>  // b.any
  468d34:	ldr	x1, [sp, #392]
  468d38:	ldr	x0, [sp, #40]
  468d3c:	bl	467000 <ferror@plt+0x64690>
  468d40:	str	x0, [sp, #304]
  468d44:	ldr	x0, [sp, #304]
  468d48:	bl	4671c4 <ferror@plt+0x64854>
  468d4c:	str	w0, [sp, #300]
  468d50:	ldr	w1, [sp, #300]
  468d54:	ldr	x0, [sp, #40]
  468d58:	bl	466c20 <ferror@plt+0x642b0>
  468d5c:	b	46994c <ferror@plt+0x66fdc>
  468d60:	ldr	x0, [sp, #384]
  468d64:	cmp	x0, #0x0
  468d68:	b.eq	468da4 <ferror@plt+0x66434>  // b.none
  468d6c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  468d70:	add	x1, x0, #0x868
  468d74:	ldr	x0, [sp, #384]
  468d78:	bl	4026d0 <strcmp@plt>
  468d7c:	cmp	w0, #0x0
  468d80:	b.ne	468da4 <ferror@plt+0x66434>  // b.any
  468d84:	ldr	x1, [sp, #392]
  468d88:	ldr	x0, [sp, #40]
  468d8c:	bl	467224 <ferror@plt+0x648b4>
  468d90:	str	w0, [sp, #296]
  468d94:	ldr	w1, [sp, #296]
  468d98:	ldr	x0, [sp, #40]
  468d9c:	bl	466c20 <ferror@plt+0x642b0>
  468da0:	b	46994c <ferror@plt+0x66fdc>
  468da4:	ldr	x0, [sp, #312]
  468da8:	ldr	w0, [x0]
  468dac:	cmp	w0, #0x34
  468db0:	b.eq	468dc8 <ferror@plt+0x66458>  // b.none
  468db4:	ldr	x2, [sp, #312]
  468db8:	ldr	w1, [sp, #36]
  468dbc:	ldr	x0, [sp, #40]
  468dc0:	bl	46a514 <ferror@plt+0x67ba4>
  468dc4:	b	468df0 <ferror@plt+0x66480>
  468dc8:	mov	w1, #0x28                  	// #40
  468dcc:	ldr	x0, [sp, #40]
  468dd0:	bl	466b28 <ferror@plt+0x641b8>
  468dd4:	ldr	x2, [sp, #312]
  468dd8:	ldr	w1, [sp, #36]
  468ddc:	ldr	x0, [sp, #40]
  468de0:	bl	46a580 <ferror@plt+0x67c10>
  468de4:	mov	w1, #0x29                  	// #41
  468de8:	ldr	x0, [sp, #40]
  468dec:	bl	466b28 <ferror@plt+0x641b8>
  468df0:	ldr	x0, [sp, #384]
  468df4:	cmp	x0, #0x0
  468df8:	b.eq	468e28 <ferror@plt+0x664b8>  // b.none
  468dfc:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  468e00:	add	x1, x0, #0x660
  468e04:	ldr	x0, [sp, #384]
  468e08:	bl	4026d0 <strcmp@plt>
  468e0c:	cmp	w0, #0x0
  468e10:	b.ne	468e28 <ferror@plt+0x664b8>  // b.any
  468e14:	ldr	x2, [sp, #392]
  468e18:	ldr	w1, [sp, #36]
  468e1c:	ldr	x0, [sp, #40]
  468e20:	bl	469958 <ferror@plt+0x66fe8>
  468e24:	b	468e8c <ferror@plt+0x6651c>
  468e28:	ldr	x0, [sp, #384]
  468e2c:	cmp	x0, #0x0
  468e30:	b.eq	468e78 <ferror@plt+0x66508>  // b.none
  468e34:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  468e38:	add	x1, x0, #0x8a0
  468e3c:	ldr	x0, [sp, #384]
  468e40:	bl	4026d0 <strcmp@plt>
  468e44:	cmp	w0, #0x0
  468e48:	b.ne	468e78 <ferror@plt+0x66508>  // b.any
  468e4c:	mov	w1, #0x28                  	// #40
  468e50:	ldr	x0, [sp, #40]
  468e54:	bl	466b28 <ferror@plt+0x641b8>
  468e58:	ldr	x2, [sp, #392]
  468e5c:	ldr	w1, [sp, #36]
  468e60:	ldr	x0, [sp, #40]
  468e64:	bl	469958 <ferror@plt+0x66fe8>
  468e68:	mov	w1, #0x29                  	// #41
  468e6c:	ldr	x0, [sp, #40]
  468e70:	bl	466b28 <ferror@plt+0x641b8>
  468e74:	b	468e8c <ferror@plt+0x6651c>
  468e78:	ldr	x2, [sp, #392]
  468e7c:	ldr	w1, [sp, #36]
  468e80:	ldr	x0, [sp, #40]
  468e84:	bl	4672e0 <ferror@plt+0x64970>
  468e88:	b	46994c <ferror@plt+0x66fdc>
  468e8c:	b	46994c <ferror@plt+0x66fdc>
  468e90:	ldr	x0, [sp, #24]
  468e94:	ldr	x0, [x0, #16]
  468e98:	ldr	w0, [x0]
  468e9c:	cmp	w0, #0x39
  468ea0:	b.eq	468eb0 <ferror@plt+0x66540>  // b.none
  468ea4:	ldr	x0, [sp, #40]
  468ea8:	bl	466a78 <ferror@plt+0x64108>
  468eac:	b	46994c <ferror@plt+0x66fdc>
  468eb0:	ldr	x0, [sp, #24]
  468eb4:	ldr	x0, [x0, #8]
  468eb8:	bl	464d58 <ferror@plt+0x623e8>
  468ebc:	cmp	w0, #0x0
  468ec0:	b.eq	468f40 <ferror@plt+0x665d0>  // b.none
  468ec4:	ldr	x0, [sp, #24]
  468ec8:	ldr	x0, [x0, #8]
  468ecc:	mov	x2, x0
  468ed0:	ldr	w1, [sp, #36]
  468ed4:	ldr	x0, [sp, #40]
  468ed8:	bl	46a514 <ferror@plt+0x67ba4>
  468edc:	mov	w1, #0x3c                  	// #60
  468ee0:	ldr	x0, [sp, #40]
  468ee4:	bl	466b28 <ferror@plt+0x641b8>
  468ee8:	ldr	x0, [sp, #24]
  468eec:	ldr	x0, [x0, #16]
  468ef0:	ldr	x0, [x0, #8]
  468ef4:	mov	x2, x0
  468ef8:	ldr	w1, [sp, #36]
  468efc:	ldr	x0, [sp, #40]
  468f00:	bl	469958 <ferror@plt+0x66fe8>
  468f04:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  468f08:	add	x1, x0, #0xd38
  468f0c:	ldr	x0, [sp, #40]
  468f10:	bl	466bec <ferror@plt+0x6427c>
  468f14:	ldr	x0, [sp, #24]
  468f18:	ldr	x0, [x0, #16]
  468f1c:	ldr	x0, [x0, #16]
  468f20:	mov	x2, x0
  468f24:	ldr	w1, [sp, #36]
  468f28:	ldr	x0, [sp, #40]
  468f2c:	bl	469958 <ferror@plt+0x66fe8>
  468f30:	mov	w1, #0x29                  	// #41
  468f34:	ldr	x0, [sp, #40]
  468f38:	bl	466b28 <ferror@plt+0x641b8>
  468f3c:	b	46994c <ferror@plt+0x66fdc>
  468f40:	ldr	x2, [sp, #24]
  468f44:	ldr	w1, [sp, #36]
  468f48:	ldr	x0, [sp, #40]
  468f4c:	bl	46753c <ferror@plt+0x64bcc>
  468f50:	cmp	w0, #0x0
  468f54:	b.ne	469928 <ferror@plt+0x66fb8>  // b.any
  468f58:	ldr	x0, [sp, #24]
  468f5c:	ldr	x0, [x0, #8]
  468f60:	ldr	w0, [x0]
  468f64:	cmp	w0, #0x32
  468f68:	b.ne	468fac <ferror@plt+0x6663c>  // b.any
  468f6c:	ldr	x0, [sp, #24]
  468f70:	ldr	x0, [x0, #8]
  468f74:	ldr	x0, [x0, #8]
  468f78:	ldr	w0, [x0, #16]
  468f7c:	cmp	w0, #0x1
  468f80:	b.ne	468fac <ferror@plt+0x6663c>  // b.any
  468f84:	ldr	x0, [sp, #24]
  468f88:	ldr	x0, [x0, #8]
  468f8c:	ldr	x0, [x0, #8]
  468f90:	ldr	x0, [x0, #8]
  468f94:	ldrb	w0, [x0]
  468f98:	cmp	w0, #0x3e
  468f9c:	b.ne	468fac <ferror@plt+0x6663c>  // b.any
  468fa0:	mov	w1, #0x28                  	// #40
  468fa4:	ldr	x0, [sp, #40]
  468fa8:	bl	466b28 <ferror@plt+0x641b8>
  468fac:	ldr	x0, [sp, #24]
  468fb0:	ldr	x0, [x0, #8]
  468fb4:	ldr	x0, [x0, #8]
  468fb8:	ldr	x2, [x0]
  468fbc:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  468fc0:	add	x1, x0, #0x538
  468fc4:	mov	x0, x2
  468fc8:	bl	4026d0 <strcmp@plt>
  468fcc:	cmp	w0, #0x0
  468fd0:	b.ne	469034 <ferror@plt+0x666c4>  // b.any
  468fd4:	ldr	x0, [sp, #24]
  468fd8:	ldr	x0, [x0, #16]
  468fdc:	ldr	x0, [x0, #8]
  468fe0:	ldr	w0, [x0]
  468fe4:	cmp	w0, #0x3
  468fe8:	b.ne	469034 <ferror@plt+0x666c4>  // b.any
  468fec:	ldr	x0, [sp, #24]
  468ff0:	ldr	x0, [x0, #16]
  468ff4:	ldr	x0, [x0, #8]
  468ff8:	str	x0, [sp, #320]
  468ffc:	ldr	x0, [sp, #320]
  469000:	ldr	x0, [x0, #16]
  469004:	ldr	w0, [x0]
  469008:	cmp	w0, #0x29
  46900c:	b.eq	469018 <ferror@plt+0x666a8>  // b.none
  469010:	ldr	x0, [sp, #40]
  469014:	bl	466a78 <ferror@plt+0x64108>
  469018:	ldr	x0, [sp, #320]
  46901c:	ldr	x0, [x0, #8]
  469020:	mov	x2, x0
  469024:	ldr	w1, [sp, #36]
  469028:	ldr	x0, [sp, #40]
  46902c:	bl	4672e0 <ferror@plt+0x64970>
  469030:	b	469050 <ferror@plt+0x666e0>
  469034:	ldr	x0, [sp, #24]
  469038:	ldr	x0, [x0, #16]
  46903c:	ldr	x0, [x0, #8]
  469040:	mov	x2, x0
  469044:	ldr	w1, [sp, #36]
  469048:	ldr	x0, [sp, #40]
  46904c:	bl	4672e0 <ferror@plt+0x64970>
  469050:	ldr	x0, [sp, #24]
  469054:	ldr	x0, [x0, #8]
  469058:	ldr	x0, [x0, #8]
  46905c:	ldr	x2, [x0]
  469060:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  469064:	add	x1, x0, #0x680
  469068:	mov	x0, x2
  46906c:	bl	4026d0 <strcmp@plt>
  469070:	cmp	w0, #0x0
  469074:	b.ne	4690b0 <ferror@plt+0x66740>  // b.any
  469078:	mov	w1, #0x5b                  	// #91
  46907c:	ldr	x0, [sp, #40]
  469080:	bl	466b28 <ferror@plt+0x641b8>
  469084:	ldr	x0, [sp, #24]
  469088:	ldr	x0, [x0, #16]
  46908c:	ldr	x0, [x0, #16]
  469090:	mov	x2, x0
  469094:	ldr	w1, [sp, #36]
  469098:	ldr	x0, [sp, #40]
  46909c:	bl	469958 <ferror@plt+0x66fe8>
  4690a0:	mov	w1, #0x5d                  	// #93
  4690a4:	ldr	x0, [sp, #40]
  4690a8:	bl	466b28 <ferror@plt+0x641b8>
  4690ac:	b	46910c <ferror@plt+0x6679c>
  4690b0:	ldr	x0, [sp, #24]
  4690b4:	ldr	x0, [x0, #8]
  4690b8:	ldr	x0, [x0, #8]
  4690bc:	ldr	x2, [x0]
  4690c0:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  4690c4:	add	x1, x0, #0x538
  4690c8:	mov	x0, x2
  4690cc:	bl	4026d0 <strcmp@plt>
  4690d0:	cmp	w0, #0x0
  4690d4:	b.eq	4690f0 <ferror@plt+0x66780>  // b.none
  4690d8:	ldr	x0, [sp, #24]
  4690dc:	ldr	x0, [x0, #8]
  4690e0:	mov	x2, x0
  4690e4:	ldr	w1, [sp, #36]
  4690e8:	ldr	x0, [sp, #40]
  4690ec:	bl	46a514 <ferror@plt+0x67ba4>
  4690f0:	ldr	x0, [sp, #24]
  4690f4:	ldr	x0, [x0, #16]
  4690f8:	ldr	x0, [x0, #16]
  4690fc:	mov	x2, x0
  469100:	ldr	w1, [sp, #36]
  469104:	ldr	x0, [sp, #40]
  469108:	bl	4672e0 <ferror@plt+0x64970>
  46910c:	ldr	x0, [sp, #24]
  469110:	ldr	x0, [x0, #8]
  469114:	ldr	w0, [x0]
  469118:	cmp	w0, #0x32
  46911c:	b.ne	469930 <ferror@plt+0x66fc0>  // b.any
  469120:	ldr	x0, [sp, #24]
  469124:	ldr	x0, [x0, #8]
  469128:	ldr	x0, [x0, #8]
  46912c:	ldr	w0, [x0, #16]
  469130:	cmp	w0, #0x1
  469134:	b.ne	469930 <ferror@plt+0x66fc0>  // b.any
  469138:	ldr	x0, [sp, #24]
  46913c:	ldr	x0, [x0, #8]
  469140:	ldr	x0, [x0, #8]
  469144:	ldr	x0, [x0, #8]
  469148:	ldrb	w0, [x0]
  46914c:	cmp	w0, #0x3e
  469150:	b.ne	469930 <ferror@plt+0x66fc0>  // b.any
  469154:	mov	w1, #0x29                  	// #41
  469158:	ldr	x0, [sp, #40]
  46915c:	bl	466b28 <ferror@plt+0x641b8>
  469160:	b	469930 <ferror@plt+0x66fc0>
  469164:	ldr	x0, [sp, #40]
  469168:	bl	466a78 <ferror@plt+0x64108>
  46916c:	b	46994c <ferror@plt+0x66fdc>
  469170:	ldr	x0, [sp, #24]
  469174:	ldr	x0, [x0, #16]
  469178:	ldr	w0, [x0]
  46917c:	cmp	w0, #0x3b
  469180:	b.ne	46919c <ferror@plt+0x6682c>  // b.any
  469184:	ldr	x0, [sp, #24]
  469188:	ldr	x0, [x0, #16]
  46918c:	ldr	x0, [x0, #16]
  469190:	ldr	w0, [x0]
  469194:	cmp	w0, #0x3c
  469198:	b.eq	4691a8 <ferror@plt+0x66838>  // b.none
  46919c:	ldr	x0, [sp, #40]
  4691a0:	bl	466a78 <ferror@plt+0x64108>
  4691a4:	b	46994c <ferror@plt+0x66fdc>
  4691a8:	ldr	x2, [sp, #24]
  4691ac:	ldr	w1, [sp, #36]
  4691b0:	ldr	x0, [sp, #40]
  4691b4:	bl	46753c <ferror@plt+0x64bcc>
  4691b8:	cmp	w0, #0x0
  4691bc:	b.ne	469938 <ferror@plt+0x66fc8>  // b.any
  4691c0:	ldr	x0, [sp, #24]
  4691c4:	ldr	x0, [x0, #8]
  4691c8:	str	x0, [sp, #352]
  4691cc:	ldr	x0, [sp, #24]
  4691d0:	ldr	x0, [x0, #16]
  4691d4:	ldr	x0, [x0, #8]
  4691d8:	str	x0, [sp, #344]
  4691dc:	ldr	x0, [sp, #24]
  4691e0:	ldr	x0, [x0, #16]
  4691e4:	ldr	x0, [x0, #16]
  4691e8:	ldr	x0, [x0, #8]
  4691ec:	str	x0, [sp, #336]
  4691f0:	ldr	x0, [sp, #24]
  4691f4:	ldr	x0, [x0, #16]
  4691f8:	ldr	x0, [x0, #16]
  4691fc:	ldr	x0, [x0, #16]
  469200:	str	x0, [sp, #328]
  469204:	ldr	x0, [sp, #352]
  469208:	ldr	x0, [x0, #8]
  46920c:	ldr	x2, [x0]
  469210:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  469214:	add	x1, x0, #0x7f8
  469218:	mov	x0, x2
  46921c:	bl	4026d0 <strcmp@plt>
  469220:	cmp	w0, #0x0
  469224:	b.ne	46927c <ferror@plt+0x6690c>  // b.any
  469228:	ldr	x2, [sp, #344]
  46922c:	ldr	w1, [sp, #36]
  469230:	ldr	x0, [sp, #40]
  469234:	bl	4672e0 <ferror@plt+0x64970>
  469238:	ldr	x2, [sp, #352]
  46923c:	ldr	w1, [sp, #36]
  469240:	ldr	x0, [sp, #40]
  469244:	bl	46a514 <ferror@plt+0x67ba4>
  469248:	ldr	x2, [sp, #336]
  46924c:	ldr	w1, [sp, #36]
  469250:	ldr	x0, [sp, #40]
  469254:	bl	4672e0 <ferror@plt+0x64970>
  469258:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46925c:	add	x1, x0, #0xd40
  469260:	ldr	x0, [sp, #40]
  469264:	bl	466bec <ferror@plt+0x6427c>
  469268:	ldr	x2, [sp, #328]
  46926c:	ldr	w1, [sp, #36]
  469270:	ldr	x0, [sp, #40]
  469274:	bl	4672e0 <ferror@plt+0x64970>
  469278:	b	469940 <ferror@plt+0x66fd0>
  46927c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469280:	add	x1, x0, #0xd48
  469284:	ldr	x0, [sp, #40]
  469288:	bl	466bec <ferror@plt+0x6427c>
  46928c:	ldr	x0, [sp, #344]
  469290:	ldr	x0, [x0, #8]
  469294:	cmp	x0, #0x0
  469298:	b.eq	4692b8 <ferror@plt+0x66948>  // b.none
  46929c:	ldr	x2, [sp, #344]
  4692a0:	ldr	w1, [sp, #36]
  4692a4:	ldr	x0, [sp, #40]
  4692a8:	bl	4672e0 <ferror@plt+0x64970>
  4692ac:	mov	w1, #0x20                  	// #32
  4692b0:	ldr	x0, [sp, #40]
  4692b4:	bl	466b28 <ferror@plt+0x641b8>
  4692b8:	ldr	x2, [sp, #336]
  4692bc:	ldr	w1, [sp, #36]
  4692c0:	ldr	x0, [sp, #40]
  4692c4:	bl	469958 <ferror@plt+0x66fe8>
  4692c8:	ldr	x0, [sp, #328]
  4692cc:	cmp	x0, #0x0
  4692d0:	b.eq	469940 <ferror@plt+0x66fd0>  // b.none
  4692d4:	ldr	x2, [sp, #328]
  4692d8:	ldr	w1, [sp, #36]
  4692dc:	ldr	x0, [sp, #40]
  4692e0:	bl	4672e0 <ferror@plt+0x64970>
  4692e4:	b	469940 <ferror@plt+0x66fd0>
  4692e8:	ldr	x0, [sp, #40]
  4692ec:	bl	466a78 <ferror@plt+0x64108>
  4692f0:	b	46994c <ferror@plt+0x66fdc>
  4692f4:	str	wzr, [sp, #380]
  4692f8:	ldr	x0, [sp, #24]
  4692fc:	ldr	x0, [x0, #8]
  469300:	ldr	w0, [x0]
  469304:	cmp	w0, #0x27
  469308:	b.ne	4694e8 <ferror@plt+0x66b78>  // b.any
  46930c:	ldr	x0, [sp, #24]
  469310:	ldr	x0, [x0, #8]
  469314:	ldr	x0, [x0, #8]
  469318:	ldr	w0, [x0, #28]
  46931c:	str	w0, [sp, #380]
  469320:	ldr	w0, [sp, #380]
  469324:	cmp	w0, #0x6
  469328:	b.hi	46933c <ferror@plt+0x669cc>  // b.pmore
  46932c:	ldr	w0, [sp, #380]
  469330:	cmp	w0, #0x0
  469334:	b.ne	46934c <ferror@plt+0x669dc>  // b.any
  469338:	b	4694f4 <ferror@plt+0x66b84>
  46933c:	ldr	w0, [sp, #380]
  469340:	cmp	w0, #0x7
  469344:	b.eq	46945c <ferror@plt+0x66aec>  // b.none
  469348:	b	4694f4 <ferror@plt+0x66b84>
  46934c:	ldr	x0, [sp, #24]
  469350:	ldr	x0, [x0, #16]
  469354:	ldr	w0, [x0]
  469358:	cmp	w0, #0x0
  46935c:	b.ne	4694f0 <ferror@plt+0x66b80>  // b.any
  469360:	ldr	x0, [sp, #24]
  469364:	ldr	w0, [x0]
  469368:	cmp	w0, #0x3e
  46936c:	b.ne	46937c <ferror@plt+0x66a0c>  // b.any
  469370:	mov	w1, #0x2d                  	// #45
  469374:	ldr	x0, [sp, #40]
  469378:	bl	466b28 <ferror@plt+0x641b8>
  46937c:	ldr	x0, [sp, #24]
  469380:	ldr	x0, [x0, #16]
  469384:	mov	x2, x0
  469388:	ldr	w1, [sp, #36]
  46938c:	ldr	x0, [sp, #40]
  469390:	bl	469958 <ferror@plt+0x66fe8>
  469394:	ldr	w0, [sp, #380]
  469398:	cmp	w0, #0x6
  46939c:	b.eq	469440 <ferror@plt+0x66ad0>  // b.none
  4693a0:	ldr	w0, [sp, #380]
  4693a4:	cmp	w0, #0x6
  4693a8:	b.hi	469454 <ferror@plt+0x66ae4>  // b.pmore
  4693ac:	ldr	w0, [sp, #380]
  4693b0:	cmp	w0, #0x5
  4693b4:	b.eq	46942c <ferror@plt+0x66abc>  // b.none
  4693b8:	ldr	w0, [sp, #380]
  4693bc:	cmp	w0, #0x5
  4693c0:	b.hi	469454 <ferror@plt+0x66ae4>  // b.pmore
  4693c4:	ldr	w0, [sp, #380]
  4693c8:	cmp	w0, #0x4
  4693cc:	b.eq	469418 <ferror@plt+0x66aa8>  // b.none
  4693d0:	ldr	w0, [sp, #380]
  4693d4:	cmp	w0, #0x4
  4693d8:	b.hi	469454 <ferror@plt+0x66ae4>  // b.pmore
  4693dc:	ldr	w0, [sp, #380]
  4693e0:	cmp	w0, #0x2
  4693e4:	b.eq	4693f8 <ferror@plt+0x66a88>  // b.none
  4693e8:	ldr	w0, [sp, #380]
  4693ec:	cmp	w0, #0x3
  4693f0:	b.eq	469408 <ferror@plt+0x66a98>  // b.none
  4693f4:	b	469454 <ferror@plt+0x66ae4>
  4693f8:	mov	w1, #0x75                  	// #117
  4693fc:	ldr	x0, [sp, #40]
  469400:	bl	466b28 <ferror@plt+0x641b8>
  469404:	b	469458 <ferror@plt+0x66ae8>
  469408:	mov	w1, #0x6c                  	// #108
  46940c:	ldr	x0, [sp, #40]
  469410:	bl	466b28 <ferror@plt+0x641b8>
  469414:	b	469458 <ferror@plt+0x66ae8>
  469418:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46941c:	add	x1, x0, #0xd50
  469420:	ldr	x0, [sp, #40]
  469424:	bl	466bec <ferror@plt+0x6427c>
  469428:	b	469458 <ferror@plt+0x66ae8>
  46942c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469430:	add	x1, x0, #0xd58
  469434:	ldr	x0, [sp, #40]
  469438:	bl	466bec <ferror@plt+0x6427c>
  46943c:	b	469458 <ferror@plt+0x66ae8>
  469440:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469444:	add	x1, x0, #0xd60
  469448:	ldr	x0, [sp, #40]
  46944c:	bl	466bec <ferror@plt+0x6427c>
  469450:	b	469458 <ferror@plt+0x66ae8>
  469454:	nop
  469458:	b	46994c <ferror@plt+0x66fdc>
  46945c:	ldr	x0, [sp, #24]
  469460:	ldr	x0, [x0, #16]
  469464:	ldr	w0, [x0]
  469468:	cmp	w0, #0x0
  46946c:	b.ne	4694e0 <ferror@plt+0x66b70>  // b.any
  469470:	ldr	x0, [sp, #24]
  469474:	ldr	x0, [x0, #16]
  469478:	ldr	w0, [x0, #16]
  46947c:	cmp	w0, #0x1
  469480:	b.ne	4694e0 <ferror@plt+0x66b70>  // b.any
  469484:	ldr	x0, [sp, #24]
  469488:	ldr	w0, [x0]
  46948c:	cmp	w0, #0x3d
  469490:	b.ne	4694e0 <ferror@plt+0x66b70>  // b.any
  469494:	ldr	x0, [sp, #24]
  469498:	ldr	x0, [x0, #16]
  46949c:	ldr	x0, [x0, #8]
  4694a0:	ldrb	w0, [x0]
  4694a4:	cmp	w0, #0x30
  4694a8:	b.eq	4694b8 <ferror@plt+0x66b48>  // b.none
  4694ac:	cmp	w0, #0x31
  4694b0:	b.eq	4694cc <ferror@plt+0x66b5c>  // b.none
  4694b4:	b	4694e4 <ferror@plt+0x66b74>
  4694b8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4694bc:	add	x1, x0, #0xd68
  4694c0:	ldr	x0, [sp, #40]
  4694c4:	bl	466bec <ferror@plt+0x6427c>
  4694c8:	b	46994c <ferror@plt+0x66fdc>
  4694cc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4694d0:	add	x1, x0, #0xd70
  4694d4:	ldr	x0, [sp, #40]
  4694d8:	bl	466bec <ferror@plt+0x6427c>
  4694dc:	b	46994c <ferror@plt+0x66fdc>
  4694e0:	nop
  4694e4:	b	4694f4 <ferror@plt+0x66b84>
  4694e8:	nop
  4694ec:	b	4694f4 <ferror@plt+0x66b84>
  4694f0:	nop
  4694f4:	mov	w1, #0x28                  	// #40
  4694f8:	ldr	x0, [sp, #40]
  4694fc:	bl	466b28 <ferror@plt+0x641b8>
  469500:	ldr	x0, [sp, #24]
  469504:	ldr	x0, [x0, #8]
  469508:	mov	x2, x0
  46950c:	ldr	w1, [sp, #36]
  469510:	ldr	x0, [sp, #40]
  469514:	bl	469958 <ferror@plt+0x66fe8>
  469518:	mov	w1, #0x29                  	// #41
  46951c:	ldr	x0, [sp, #40]
  469520:	bl	466b28 <ferror@plt+0x641b8>
  469524:	ldr	x0, [sp, #24]
  469528:	ldr	w0, [x0]
  46952c:	cmp	w0, #0x3e
  469530:	b.ne	469540 <ferror@plt+0x66bd0>  // b.any
  469534:	mov	w1, #0x2d                  	// #45
  469538:	ldr	x0, [sp, #40]
  46953c:	bl	466b28 <ferror@plt+0x641b8>
  469540:	ldr	w0, [sp, #380]
  469544:	cmp	w0, #0x8
  469548:	b.ne	469558 <ferror@plt+0x66be8>  // b.any
  46954c:	mov	w1, #0x5b                  	// #91
  469550:	ldr	x0, [sp, #40]
  469554:	bl	466b28 <ferror@plt+0x641b8>
  469558:	ldr	x0, [sp, #24]
  46955c:	ldr	x0, [x0, #16]
  469560:	mov	x2, x0
  469564:	ldr	w1, [sp, #36]
  469568:	ldr	x0, [sp, #40]
  46956c:	bl	469958 <ferror@plt+0x66fe8>
  469570:	ldr	w0, [sp, #380]
  469574:	cmp	w0, #0x8
  469578:	b.ne	469948 <ferror@plt+0x66fd8>  // b.any
  46957c:	mov	w1, #0x5d                  	// #93
  469580:	ldr	x0, [sp, #40]
  469584:	bl	466b28 <ferror@plt+0x641b8>
  469588:	b	469948 <ferror@plt+0x66fd8>
  46958c:	ldr	x0, [sp, #24]
  469590:	ldr	x0, [x0, #8]
  469594:	mov	w1, w0
  469598:	ldr	x0, [sp, #40]
  46959c:	bl	466c20 <ferror@plt+0x642b0>
  4695a0:	b	46994c <ferror@plt+0x66fdc>
  4695a4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4695a8:	add	x1, x0, #0xd78
  4695ac:	ldr	x0, [sp, #40]
  4695b0:	bl	466bec <ferror@plt+0x6427c>
  4695b4:	ldr	x0, [sp, #24]
  4695b8:	ldr	x0, [x0, #8]
  4695bc:	mov	x2, x0
  4695c0:	ldr	w1, [sp, #36]
  4695c4:	ldr	x0, [sp, #40]
  4695c8:	bl	469958 <ferror@plt+0x66fe8>
  4695cc:	b	46994c <ferror@plt+0x66fdc>
  4695d0:	ldr	x0, [sp, #24]
  4695d4:	ldr	x0, [x0, #8]
  4695d8:	mov	x2, x0
  4695dc:	ldr	w1, [sp, #36]
  4695e0:	ldr	x0, [sp, #40]
  4695e4:	bl	469958 <ferror@plt+0x66fe8>
  4695e8:	ldr	x0, [sp, #24]
  4695ec:	ldr	x0, [x0, #16]
  4695f0:	mov	x2, x0
  4695f4:	ldr	w1, [sp, #36]
  4695f8:	ldr	x0, [sp, #40]
  4695fc:	bl	469958 <ferror@plt+0x66fe8>
  469600:	b	46994c <ferror@plt+0x66fdc>
  469604:	ldr	x0, [sp, #24]
  469608:	ldr	w0, [x0, #8]
  46960c:	and	w0, w0, #0xff
  469610:	mov	w1, w0
  469614:	ldr	x0, [sp, #40]
  469618:	bl	466b28 <ferror@plt+0x641b8>
  46961c:	b	46994c <ferror@plt+0x66fdc>
  469620:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469624:	add	x1, x0, #0xd88
  469628:	ldr	x0, [sp, #40]
  46962c:	bl	466bec <ferror@plt+0x6427c>
  469630:	ldr	x0, [sp, #24]
  469634:	ldr	x0, [x0, #8]
  469638:	mov	x2, x0
  46963c:	ldr	w1, [sp, #36]
  469640:	ldr	x0, [sp, #40]
  469644:	bl	469958 <ferror@plt+0x66fe8>
  469648:	mov	w1, #0x29                  	// #41
  46964c:	ldr	x0, [sp, #40]
  469650:	bl	466b28 <ferror@plt+0x641b8>
  469654:	b	46994c <ferror@plt+0x66fdc>
  469658:	ldr	x0, [sp, #24]
  46965c:	ldr	x0, [x0, #8]
  469660:	mov	x1, x0
  469664:	ldr	x0, [sp, #40]
  469668:	bl	467000 <ferror@plt+0x64690>
  46966c:	str	x0, [sp, #368]
  469670:	ldr	x0, [sp, #368]
  469674:	cmp	x0, #0x0
  469678:	b.ne	4696a8 <ferror@plt+0x66d38>  // b.any
  46967c:	ldr	x0, [sp, #24]
  469680:	ldr	x0, [x0, #8]
  469684:	mov	x2, x0
  469688:	ldr	w1, [sp, #36]
  46968c:	ldr	x0, [sp, #40]
  469690:	bl	4672e0 <ferror@plt+0x64970>
  469694:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  469698:	add	x1, x0, #0x630
  46969c:	ldr	x0, [sp, #40]
  4696a0:	bl	466bec <ferror@plt+0x6427c>
  4696a4:	b	46994c <ferror@plt+0x66fdc>
  4696a8:	ldr	x0, [sp, #368]
  4696ac:	bl	4671c4 <ferror@plt+0x64854>
  4696b0:	str	w0, [sp, #364]
  4696b4:	ldr	x0, [sp, #24]
  4696b8:	ldr	x0, [x0, #8]
  4696bc:	str	x0, [sp, #24]
  4696c0:	str	wzr, [sp, #376]
  4696c4:	b	469714 <ferror@plt+0x66da4>
  4696c8:	ldr	x0, [sp, #40]
  4696cc:	ldr	w1, [sp, #376]
  4696d0:	str	w1, [x0, #316]
  4696d4:	ldr	x2, [sp, #24]
  4696d8:	ldr	w1, [sp, #36]
  4696dc:	ldr	x0, [sp, #40]
  4696e0:	bl	469958 <ferror@plt+0x66fe8>
  4696e4:	ldr	w0, [sp, #364]
  4696e8:	sub	w0, w0, #0x1
  4696ec:	ldr	w1, [sp, #376]
  4696f0:	cmp	w1, w0
  4696f4:	b.ge	469708 <ferror@plt+0x66d98>  // b.tcont
  4696f8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4696fc:	add	x1, x0, #0xd10
  469700:	ldr	x0, [sp, #40]
  469704:	bl	466bec <ferror@plt+0x6427c>
  469708:	ldr	w0, [sp, #376]
  46970c:	add	w0, w0, #0x1
  469710:	str	w0, [sp, #376]
  469714:	ldr	w1, [sp, #376]
  469718:	ldr	w0, [sp, #364]
  46971c:	cmp	w1, w0
  469720:	b.lt	4696c8 <ferror@plt+0x66d58>  // b.tstop
  469724:	b	46994c <ferror@plt+0x66fdc>
  469728:	ldr	x0, [sp, #24]
  46972c:	ldr	x0, [x0, #8]
  469730:	str	x0, [sp, #232]
  469734:	ldr	x0, [sp, #232]
  469738:	cmp	x0, #0x0
  46973c:	b.ne	469754 <ferror@plt+0x66de4>  // b.any
  469740:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469744:	add	x1, x0, #0xd98
  469748:	ldr	x0, [sp, #40]
  46974c:	bl	466bec <ferror@plt+0x6427c>
  469750:	b	46994c <ferror@plt+0x66fdc>
  469754:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469758:	add	x1, x0, #0xda0
  46975c:	ldr	x0, [sp, #40]
  469760:	bl	466bec <ferror@plt+0x6427c>
  469764:	ldr	x0, [sp, #232]
  469768:	mov	w1, w0
  46976c:	ldr	x0, [sp, #40]
  469770:	bl	466c20 <ferror@plt+0x642b0>
  469774:	mov	w1, #0x7d                  	// #125
  469778:	ldr	x0, [sp, #40]
  46977c:	bl	466b28 <ferror@plt+0x641b8>
  469780:	b	46994c <ferror@plt+0x66fdc>
  469784:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469788:	add	x1, x0, #0xda8
  46978c:	ldr	x0, [sp, #40]
  469790:	bl	466bec <ferror@plt+0x6427c>
  469794:	ldr	x0, [sp, #24]
  469798:	ldr	x0, [x0, #8]
  46979c:	mov	x2, x0
  4697a0:	ldr	w1, [sp, #36]
  4697a4:	ldr	x0, [sp, #40]
  4697a8:	bl	469958 <ferror@plt+0x66fe8>
  4697ac:	b	46994c <ferror@plt+0x66fdc>
  4697b0:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4697b4:	add	x1, x0, #0xdc8
  4697b8:	ldr	x0, [sp, #40]
  4697bc:	bl	466bec <ferror@plt+0x6427c>
  4697c0:	ldr	x0, [sp, #24]
  4697c4:	ldr	x0, [x0, #8]
  4697c8:	mov	x2, x0
  4697cc:	ldr	w1, [sp, #36]
  4697d0:	ldr	x0, [sp, #40]
  4697d4:	bl	469958 <ferror@plt+0x66fe8>
  4697d8:	b	46994c <ferror@plt+0x66fdc>
  4697dc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4697e0:	add	x1, x0, #0xde8
  4697e4:	ldr	x0, [sp, #40]
  4697e8:	bl	466bec <ferror@plt+0x6427c>
  4697ec:	ldr	x0, [sp, #40]
  4697f0:	ldr	w0, [x0, #312]
  4697f4:	add	w1, w0, #0x1
  4697f8:	ldr	x0, [sp, #40]
  4697fc:	str	w1, [x0, #312]
  469800:	ldr	x0, [sp, #24]
  469804:	ldr	x0, [x0, #8]
  469808:	mov	x2, x0
  46980c:	ldr	w1, [sp, #36]
  469810:	ldr	x0, [sp, #40]
  469814:	bl	469958 <ferror@plt+0x66fe8>
  469818:	ldr	x0, [sp, #40]
  46981c:	ldr	w0, [x0, #312]
  469820:	sub	w1, w0, #0x1
  469824:	ldr	x0, [sp, #40]
  469828:	str	w1, [x0, #312]
  46982c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469830:	add	x1, x0, #0xdf8
  469834:	ldr	x0, [sp, #40]
  469838:	bl	466bec <ferror@plt+0x6427c>
  46983c:	ldr	x0, [sp, #24]
  469840:	ldr	w0, [x0, #16]
  469844:	add	w0, w0, #0x1
  469848:	mov	w1, w0
  46984c:	ldr	x0, [sp, #40]
  469850:	bl	466c20 <ferror@plt+0x642b0>
  469854:	mov	w1, #0x7d                  	// #125
  469858:	ldr	x0, [sp, #40]
  46985c:	bl	466b28 <ferror@plt+0x641b8>
  469860:	b	46994c <ferror@plt+0x66fdc>
  469864:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469868:	add	x1, x0, #0xe00
  46986c:	ldr	x0, [sp, #40]
  469870:	bl	466bec <ferror@plt+0x6427c>
  469874:	ldr	x0, [sp, #24]
  469878:	ldr	x0, [x0, #8]
  46987c:	add	w0, w0, #0x1
  469880:	mov	w1, w0
  469884:	ldr	x0, [sp, #40]
  469888:	bl	466c20 <ferror@plt+0x642b0>
  46988c:	mov	w1, #0x7d                  	// #125
  469890:	ldr	x0, [sp, #40]
  469894:	bl	466b28 <ferror@plt+0x641b8>
  469898:	b	46994c <ferror@plt+0x66fdc>
  46989c:	ldr	x0, [sp, #24]
  4698a0:	ldr	x0, [x0, #8]
  4698a4:	mov	x2, x0
  4698a8:	ldr	w1, [sp, #36]
  4698ac:	ldr	x0, [sp, #40]
  4698b0:	bl	469958 <ferror@plt+0x66fe8>
  4698b4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  4698b8:	add	x1, x0, #0xe10
  4698bc:	ldr	x0, [sp, #40]
  4698c0:	bl	466bec <ferror@plt+0x6427c>
  4698c4:	ldr	x0, [sp, #24]
  4698c8:	ldr	x0, [x0, #16]
  4698cc:	mov	x2, x0
  4698d0:	ldr	w1, [sp, #36]
  4698d4:	ldr	x0, [sp, #40]
  4698d8:	bl	469958 <ferror@plt+0x66fe8>
  4698dc:	mov	w1, #0x5d                  	// #93
  4698e0:	ldr	x0, [sp, #40]
  4698e4:	bl	466b28 <ferror@plt+0x641b8>
  4698e8:	b	46994c <ferror@plt+0x66fdc>
  4698ec:	ldr	x0, [sp, #40]
  4698f0:	bl	466a78 <ferror@plt+0x64108>
  4698f4:	b	46994c <ferror@plt+0x66fdc>
  4698f8:	nop
  4698fc:	b	46994c <ferror@plt+0x66fdc>
  469900:	nop
  469904:	b	46994c <ferror@plt+0x66fdc>
  469908:	nop
  46990c:	b	46994c <ferror@plt+0x66fdc>
  469910:	nop
  469914:	b	46994c <ferror@plt+0x66fdc>
  469918:	nop
  46991c:	b	46994c <ferror@plt+0x66fdc>
  469920:	nop
  469924:	b	46994c <ferror@plt+0x66fdc>
  469928:	nop
  46992c:	b	46994c <ferror@plt+0x66fdc>
  469930:	nop
  469934:	b	46994c <ferror@plt+0x66fdc>
  469938:	nop
  46993c:	b	46994c <ferror@plt+0x66fdc>
  469940:	nop
  469944:	b	46994c <ferror@plt+0x66fdc>
  469948:	nop
  46994c:	ldp	x29, x30, [sp]
  469950:	add	sp, sp, #0x200
  469954:	ret
  469958:	stp	x29, x30, [sp, #-64]!
  46995c:	mov	x29, sp
  469960:	str	x0, [sp, #40]
  469964:	str	w1, [sp, #36]
  469968:	str	x2, [sp, #24]
  46996c:	ldr	x0, [sp, #24]
  469970:	cmp	x0, #0x0
  469974:	b.eq	469998 <ferror@plt+0x67028>  // b.none
  469978:	ldr	x0, [sp, #24]
  46997c:	ldr	w0, [x0, #4]
  469980:	cmp	w0, #0x1
  469984:	b.gt	469998 <ferror@plt+0x67028>
  469988:	ldr	x0, [sp, #40]
  46998c:	ldr	w0, [x0, #308]
  469990:	cmp	w0, #0x400
  469994:	b.le	4699a4 <ferror@plt+0x67034>
  469998:	ldr	x0, [sp, #40]
  46999c:	bl	466a78 <ferror@plt+0x64108>
  4699a0:	b	469a30 <ferror@plt+0x670c0>
  4699a4:	ldr	x0, [sp, #24]
  4699a8:	ldr	w0, [x0, #4]
  4699ac:	add	w1, w0, #0x1
  4699b0:	ldr	x0, [sp, #24]
  4699b4:	str	w1, [x0, #4]
  4699b8:	ldr	x0, [sp, #40]
  4699bc:	ldr	w0, [x0, #308]
  4699c0:	add	w1, w0, #0x1
  4699c4:	ldr	x0, [sp, #40]
  4699c8:	str	w1, [x0, #308]
  4699cc:	ldr	x0, [sp, #24]
  4699d0:	str	x0, [sp, #48]
  4699d4:	ldr	x0, [sp, #40]
  4699d8:	ldr	x0, [x0, #328]
  4699dc:	str	x0, [sp, #56]
  4699e0:	ldr	x0, [sp, #40]
  4699e4:	add	x1, sp, #0x30
  4699e8:	str	x1, [x0, #328]
  4699ec:	ldr	x2, [sp, #24]
  4699f0:	ldr	w1, [sp, #36]
  4699f4:	ldr	x0, [sp, #40]
  4699f8:	bl	467728 <ferror@plt+0x64db8>
  4699fc:	ldr	x1, [sp, #56]
  469a00:	ldr	x0, [sp, #40]
  469a04:	str	x1, [x0, #328]
  469a08:	ldr	x0, [sp, #24]
  469a0c:	ldr	w0, [x0, #4]
  469a10:	sub	w1, w0, #0x1
  469a14:	ldr	x0, [sp, #24]
  469a18:	str	w1, [x0, #4]
  469a1c:	ldr	x0, [sp, #40]
  469a20:	ldr	w0, [x0, #308]
  469a24:	sub	w1, w0, #0x1
  469a28:	ldr	x0, [sp, #40]
  469a2c:	str	w1, [x0, #308]
  469a30:	ldp	x29, x30, [sp], #64
  469a34:	ret
  469a38:	stp	x29, x30, [sp, #-96]!
  469a3c:	mov	x29, sp
  469a40:	str	x0, [sp, #40]
  469a44:	str	x1, [sp, #32]
  469a48:	str	w2, [sp, #28]
  469a4c:	ldrsw	x0, [sp, #28]
  469a50:	ldr	x1, [sp, #32]
  469a54:	add	x0, x1, x0
  469a58:	str	x0, [sp, #56]
  469a5c:	ldr	x0, [sp, #32]
  469a60:	str	x0, [sp, #88]
  469a64:	b	469bfc <ferror@plt+0x6728c>
  469a68:	ldr	x1, [sp, #56]
  469a6c:	ldr	x0, [sp, #88]
  469a70:	sub	x0, x1, x0
  469a74:	cmp	x0, #0x3
  469a78:	b.le	469bdc <ferror@plt+0x6726c>
  469a7c:	ldr	x0, [sp, #88]
  469a80:	ldrb	w0, [x0]
  469a84:	cmp	w0, #0x5f
  469a88:	b.ne	469bdc <ferror@plt+0x6726c>  // b.any
  469a8c:	ldr	x0, [sp, #88]
  469a90:	add	x0, x0, #0x1
  469a94:	ldrb	w0, [x0]
  469a98:	cmp	w0, #0x5f
  469a9c:	b.ne	469bdc <ferror@plt+0x6726c>  // b.any
  469aa0:	ldr	x0, [sp, #88]
  469aa4:	add	x0, x0, #0x2
  469aa8:	ldrb	w0, [x0]
  469aac:	cmp	w0, #0x55
  469ab0:	b.ne	469bdc <ferror@plt+0x6726c>  // b.any
  469ab4:	str	xzr, [sp, #80]
  469ab8:	ldr	x0, [sp, #88]
  469abc:	add	x0, x0, #0x3
  469ac0:	str	x0, [sp, #72]
  469ac4:	b	469b80 <ferror@plt+0x67210>
  469ac8:	ldr	x0, [sp, #72]
  469acc:	ldrb	w0, [x0]
  469ad0:	cmp	w0, #0x2f
  469ad4:	b.ls	469afc <ferror@plt+0x6718c>  // b.plast
  469ad8:	ldr	x0, [sp, #72]
  469adc:	ldrb	w0, [x0]
  469ae0:	cmp	w0, #0x39
  469ae4:	b.hi	469afc <ferror@plt+0x6718c>  // b.pmore
  469ae8:	ldr	x0, [sp, #72]
  469aec:	ldrb	w0, [x0]
  469af0:	sub	w0, w0, #0x30
  469af4:	str	w0, [sp, #68]
  469af8:	b	469b60 <ferror@plt+0x671f0>
  469afc:	ldr	x0, [sp, #72]
  469b00:	ldrb	w0, [x0]
  469b04:	cmp	w0, #0x40
  469b08:	b.ls	469b30 <ferror@plt+0x671c0>  // b.plast
  469b0c:	ldr	x0, [sp, #72]
  469b10:	ldrb	w0, [x0]
  469b14:	cmp	w0, #0x46
  469b18:	b.hi	469b30 <ferror@plt+0x671c0>  // b.pmore
  469b1c:	ldr	x0, [sp, #72]
  469b20:	ldrb	w0, [x0]
  469b24:	sub	w0, w0, #0x37
  469b28:	str	w0, [sp, #68]
  469b2c:	b	469b60 <ferror@plt+0x671f0>
  469b30:	ldr	x0, [sp, #72]
  469b34:	ldrb	w0, [x0]
  469b38:	cmp	w0, #0x60
  469b3c:	b.ls	469b90 <ferror@plt+0x67220>  // b.plast
  469b40:	ldr	x0, [sp, #72]
  469b44:	ldrb	w0, [x0]
  469b48:	cmp	w0, #0x66
  469b4c:	b.hi	469b90 <ferror@plt+0x67220>  // b.pmore
  469b50:	ldr	x0, [sp, #72]
  469b54:	ldrb	w0, [x0]
  469b58:	sub	w0, w0, #0x57
  469b5c:	str	w0, [sp, #68]
  469b60:	ldr	x0, [sp, #80]
  469b64:	lsl	x1, x0, #4
  469b68:	ldrsw	x0, [sp, #68]
  469b6c:	add	x0, x1, x0
  469b70:	str	x0, [sp, #80]
  469b74:	ldr	x0, [sp, #72]
  469b78:	add	x0, x0, #0x1
  469b7c:	str	x0, [sp, #72]
  469b80:	ldr	x1, [sp, #72]
  469b84:	ldr	x0, [sp, #56]
  469b88:	cmp	x1, x0
  469b8c:	b.cc	469ac8 <ferror@plt+0x67158>  // b.lo, b.ul, b.last
  469b90:	ldr	x1, [sp, #72]
  469b94:	ldr	x0, [sp, #56]
  469b98:	cmp	x1, x0
  469b9c:	b.cs	469bdc <ferror@plt+0x6726c>  // b.hs, b.nlast
  469ba0:	ldr	x0, [sp, #72]
  469ba4:	ldrb	w0, [x0]
  469ba8:	cmp	w0, #0x5f
  469bac:	b.ne	469bdc <ferror@plt+0x6726c>  // b.any
  469bb0:	ldr	x0, [sp, #80]
  469bb4:	cmp	x0, #0xff
  469bb8:	b.hi	469bdc <ferror@plt+0x6726c>  // b.pmore
  469bbc:	ldr	x0, [sp, #80]
  469bc0:	and	w0, w0, #0xff
  469bc4:	mov	w1, w0
  469bc8:	ldr	x0, [sp, #40]
  469bcc:	bl	466b28 <ferror@plt+0x641b8>
  469bd0:	ldr	x0, [sp, #72]
  469bd4:	str	x0, [sp, #88]
  469bd8:	b	469bf0 <ferror@plt+0x67280>
  469bdc:	ldr	x0, [sp, #88]
  469be0:	ldrb	w0, [x0]
  469be4:	mov	w1, w0
  469be8:	ldr	x0, [sp, #40]
  469bec:	bl	466b28 <ferror@plt+0x641b8>
  469bf0:	ldr	x0, [sp, #88]
  469bf4:	add	x0, x0, #0x1
  469bf8:	str	x0, [sp, #88]
  469bfc:	ldr	x1, [sp, #88]
  469c00:	ldr	x0, [sp, #56]
  469c04:	cmp	x1, x0
  469c08:	b.cc	469a68 <ferror@plt+0x670f8>  // b.lo, b.ul, b.last
  469c0c:	nop
  469c10:	nop
  469c14:	ldp	x29, x30, [sp], #96
  469c18:	ret
  469c1c:	stp	x29, x30, [sp, #-80]!
  469c20:	mov	x29, sp
  469c24:	str	x0, [sp, #40]
  469c28:	str	w1, [sp, #36]
  469c2c:	str	x2, [sp, #24]
  469c30:	str	w3, [sp, #32]
  469c34:	ldr	x0, [sp, #24]
  469c38:	cmp	x0, #0x0
  469c3c:	b.eq	469ec8 <ferror@plt+0x67558>  // b.none
  469c40:	ldr	x0, [sp, #40]
  469c44:	bl	466a98 <ferror@plt+0x64128>
  469c48:	cmp	w0, #0x0
  469c4c:	b.ne	469ec8 <ferror@plt+0x67558>  // b.any
  469c50:	ldr	x0, [sp, #24]
  469c54:	ldr	w0, [x0, #16]
  469c58:	cmp	w0, #0x0
  469c5c:	b.ne	469c84 <ferror@plt+0x67314>  // b.any
  469c60:	ldr	w0, [sp, #32]
  469c64:	cmp	w0, #0x0
  469c68:	b.ne	469ca4 <ferror@plt+0x67334>  // b.any
  469c6c:	ldr	x0, [sp, #24]
  469c70:	ldr	x0, [x0, #8]
  469c74:	ldr	w0, [x0]
  469c78:	bl	460be0 <ferror@plt+0x5e270>
  469c7c:	cmp	w0, #0x0
  469c80:	b.eq	469ca4 <ferror@plt+0x67334>  // b.none
  469c84:	ldr	x0, [sp, #24]
  469c88:	ldr	x0, [x0]
  469c8c:	ldr	w3, [sp, #32]
  469c90:	mov	x2, x0
  469c94:	ldr	w1, [sp, #36]
  469c98:	ldr	x0, [sp, #40]
  469c9c:	bl	469c1c <ferror@plt+0x672ac>
  469ca0:	b	469ecc <ferror@plt+0x6755c>
  469ca4:	ldr	x0, [sp, #24]
  469ca8:	mov	w1, #0x1                   	// #1
  469cac:	str	w1, [x0, #16]
  469cb0:	ldr	x0, [sp, #40]
  469cb4:	ldr	x0, [x0, #288]
  469cb8:	str	x0, [sp, #64]
  469cbc:	ldr	x0, [sp, #24]
  469cc0:	ldr	x1, [x0, #24]
  469cc4:	ldr	x0, [sp, #40]
  469cc8:	str	x1, [x0, #288]
  469ccc:	ldr	x0, [sp, #24]
  469cd0:	ldr	x0, [x0, #8]
  469cd4:	ldr	w0, [x0]
  469cd8:	cmp	w0, #0x29
  469cdc:	b.ne	469d14 <ferror@plt+0x673a4>  // b.any
  469ce0:	ldr	x0, [sp, #24]
  469ce4:	ldr	x1, [x0, #8]
  469ce8:	ldr	x0, [sp, #24]
  469cec:	ldr	x0, [x0]
  469cf0:	mov	x3, x0
  469cf4:	mov	x2, x1
  469cf8:	ldr	w1, [sp, #36]
  469cfc:	ldr	x0, [sp, #40]
  469d00:	bl	46a188 <ferror@plt+0x67818>
  469d04:	ldr	x0, [sp, #40]
  469d08:	ldr	x1, [sp, #64]
  469d0c:	str	x1, [x0, #288]
  469d10:	b	469ecc <ferror@plt+0x6755c>
  469d14:	ldr	x0, [sp, #24]
  469d18:	ldr	x0, [x0, #8]
  469d1c:	ldr	w0, [x0]
  469d20:	cmp	w0, #0x2a
  469d24:	b.ne	469d5c <ferror@plt+0x673ec>  // b.any
  469d28:	ldr	x0, [sp, #24]
  469d2c:	ldr	x1, [x0, #8]
  469d30:	ldr	x0, [sp, #24]
  469d34:	ldr	x0, [x0]
  469d38:	mov	x3, x0
  469d3c:	mov	x2, x1
  469d40:	ldr	w1, [sp, #36]
  469d44:	ldr	x0, [sp, #40]
  469d48:	bl	46a3d4 <ferror@plt+0x67a64>
  469d4c:	ldr	x0, [sp, #40]
  469d50:	ldr	x1, [sp, #64]
  469d54:	str	x1, [x0, #288]
  469d58:	b	469ecc <ferror@plt+0x6755c>
  469d5c:	ldr	x0, [sp, #24]
  469d60:	ldr	x0, [x0, #8]
  469d64:	ldr	w0, [x0]
  469d68:	cmp	w0, #0x2
  469d6c:	b.ne	469e84 <ferror@plt+0x67514>  // b.any
  469d70:	ldr	x0, [sp, #40]
  469d74:	ldr	x0, [x0, #296]
  469d78:	str	x0, [sp, #56]
  469d7c:	ldr	x0, [sp, #40]
  469d80:	str	xzr, [x0, #296]
  469d84:	ldr	x0, [sp, #24]
  469d88:	ldr	x0, [x0, #8]
  469d8c:	ldr	x0, [x0, #8]
  469d90:	mov	x2, x0
  469d94:	ldr	w1, [sp, #36]
  469d98:	ldr	x0, [sp, #40]
  469d9c:	bl	469958 <ferror@plt+0x66fe8>
  469da0:	ldr	x0, [sp, #40]
  469da4:	ldr	x1, [sp, #56]
  469da8:	str	x1, [x0, #296]
  469dac:	ldr	w0, [sp, #36]
  469db0:	and	w0, w0, #0x4
  469db4:	cmp	w0, #0x0
  469db8:	b.ne	469dd0 <ferror@plt+0x67460>  // b.any
  469dbc:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  469dc0:	add	x1, x0, #0x668
  469dc4:	ldr	x0, [sp, #40]
  469dc8:	bl	466bec <ferror@plt+0x6427c>
  469dcc:	b	469ddc <ferror@plt+0x6746c>
  469dd0:	mov	w1, #0x2e                  	// #46
  469dd4:	ldr	x0, [sp, #40]
  469dd8:	bl	466b28 <ferror@plt+0x641b8>
  469ddc:	ldr	x0, [sp, #24]
  469de0:	ldr	x0, [x0, #8]
  469de4:	ldr	x0, [x0, #16]
  469de8:	str	x0, [sp, #72]
  469dec:	ldr	x0, [sp, #72]
  469df0:	ldr	w0, [x0]
  469df4:	cmp	w0, #0x47
  469df8:	b.ne	469e50 <ferror@plt+0x674e0>  // b.any
  469dfc:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469e00:	add	x1, x0, #0xb08
  469e04:	ldr	x0, [sp, #40]
  469e08:	bl	466bec <ferror@plt+0x6427c>
  469e0c:	ldr	x0, [sp, #72]
  469e10:	ldr	w0, [x0, #16]
  469e14:	add	w0, w0, #0x1
  469e18:	mov	w1, w0
  469e1c:	ldr	x0, [sp, #40]
  469e20:	bl	466c20 <ferror@plt+0x642b0>
  469e24:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469e28:	add	x1, x0, #0xb18
  469e2c:	ldr	x0, [sp, #40]
  469e30:	bl	466bec <ferror@plt+0x6427c>
  469e34:	ldr	x0, [sp, #72]
  469e38:	ldr	x0, [x0, #8]
  469e3c:	str	x0, [sp, #72]
  469e40:	b	469e50 <ferror@plt+0x674e0>
  469e44:	ldr	x0, [sp, #72]
  469e48:	ldr	x0, [x0, #8]
  469e4c:	str	x0, [sp, #72]
  469e50:	ldr	x0, [sp, #72]
  469e54:	ldr	w0, [x0]
  469e58:	bl	460be0 <ferror@plt+0x5e270>
  469e5c:	cmp	w0, #0x0
  469e60:	b.ne	469e44 <ferror@plt+0x674d4>  // b.any
  469e64:	ldr	x2, [sp, #72]
  469e68:	ldr	w1, [sp, #36]
  469e6c:	ldr	x0, [sp, #40]
  469e70:	bl	469958 <ferror@plt+0x66fe8>
  469e74:	ldr	x0, [sp, #40]
  469e78:	ldr	x1, [sp, #64]
  469e7c:	str	x1, [x0, #288]
  469e80:	b	469ecc <ferror@plt+0x6755c>
  469e84:	ldr	x0, [sp, #24]
  469e88:	ldr	x0, [x0, #8]
  469e8c:	mov	x2, x0
  469e90:	ldr	w1, [sp, #36]
  469e94:	ldr	x0, [sp, #40]
  469e98:	bl	469ed4 <ferror@plt+0x67564>
  469e9c:	ldr	x0, [sp, #40]
  469ea0:	ldr	x1, [sp, #64]
  469ea4:	str	x1, [x0, #288]
  469ea8:	ldr	x0, [sp, #24]
  469eac:	ldr	x0, [x0]
  469eb0:	ldr	w3, [sp, #32]
  469eb4:	mov	x2, x0
  469eb8:	ldr	w1, [sp, #36]
  469ebc:	ldr	x0, [sp, #40]
  469ec0:	bl	469c1c <ferror@plt+0x672ac>
  469ec4:	b	469ecc <ferror@plt+0x6755c>
  469ec8:	nop
  469ecc:	ldp	x29, x30, [sp], #80
  469ed0:	ret
  469ed4:	stp	x29, x30, [sp, #-48]!
  469ed8:	mov	x29, sp
  469edc:	str	x0, [sp, #40]
  469ee0:	str	w1, [sp, #36]
  469ee4:	str	x2, [sp, #24]
  469ee8:	ldr	x0, [sp, #24]
  469eec:	ldr	w0, [x0]
  469ef0:	sub	w0, w0, #0x3
  469ef4:	cmp	w0, #0x4d
  469ef8:	b.hi	46a158 <ferror@plt+0x677e8>  // b.pmore
  469efc:	adrp	x1, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469f00:	add	x1, x1, #0xfec
  469f04:	ldr	w0, [x1, w0, uxtw #2]
  469f08:	adr	x1, 469f14 <ferror@plt+0x675a4>
  469f0c:	add	x0, x1, w0, sxtw #2
  469f10:	br	x0
  469f14:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469f18:	add	x1, x0, #0xf60
  469f1c:	ldr	x0, [sp, #40]
  469f20:	bl	466bec <ferror@plt+0x6427c>
  469f24:	b	46a180 <ferror@plt+0x67810>
  469f28:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469f2c:	add	x1, x0, #0xf70
  469f30:	ldr	x0, [sp, #40]
  469f34:	bl	466bec <ferror@plt+0x6427c>
  469f38:	b	46a180 <ferror@plt+0x67810>
  469f3c:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469f40:	add	x1, x0, #0xf80
  469f44:	ldr	x0, [sp, #40]
  469f48:	bl	466bec <ferror@plt+0x6427c>
  469f4c:	b	46a180 <ferror@plt+0x67810>
  469f50:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469f54:	add	x1, x0, #0xf88
  469f58:	ldr	x0, [sp, #40]
  469f5c:	bl	466bec <ferror@plt+0x6427c>
  469f60:	b	46a180 <ferror@plt+0x67810>
  469f64:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469f68:	add	x1, x0, #0xfa0
  469f6c:	ldr	x0, [sp, #40]
  469f70:	bl	466bec <ferror@plt+0x6427c>
  469f74:	ldr	x0, [sp, #24]
  469f78:	ldr	x0, [x0, #16]
  469f7c:	cmp	x0, #0x0
  469f80:	b.eq	46a16c <ferror@plt+0x677fc>  // b.none
  469f84:	mov	w1, #0x28                  	// #40
  469f88:	ldr	x0, [sp, #40]
  469f8c:	bl	466b28 <ferror@plt+0x641b8>
  469f90:	ldr	x0, [sp, #24]
  469f94:	ldr	x0, [x0, #16]
  469f98:	mov	x2, x0
  469f9c:	ldr	w1, [sp, #36]
  469fa0:	ldr	x0, [sp, #40]
  469fa4:	bl	469958 <ferror@plt+0x66fe8>
  469fa8:	mov	w1, #0x29                  	// #41
  469fac:	ldr	x0, [sp, #40]
  469fb0:	bl	466b28 <ferror@plt+0x641b8>
  469fb4:	b	46a16c <ferror@plt+0x677fc>
  469fb8:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  469fbc:	add	x1, x0, #0xfb0
  469fc0:	ldr	x0, [sp, #40]
  469fc4:	bl	466bec <ferror@plt+0x6427c>
  469fc8:	ldr	x0, [sp, #24]
  469fcc:	ldr	x0, [x0, #16]
  469fd0:	cmp	x0, #0x0
  469fd4:	b.eq	46a174 <ferror@plt+0x67804>  // b.none
  469fd8:	mov	w1, #0x28                  	// #40
  469fdc:	ldr	x0, [sp, #40]
  469fe0:	bl	466b28 <ferror@plt+0x641b8>
  469fe4:	ldr	x0, [sp, #24]
  469fe8:	ldr	x0, [x0, #16]
  469fec:	mov	x2, x0
  469ff0:	ldr	w1, [sp, #36]
  469ff4:	ldr	x0, [sp, #40]
  469ff8:	bl	469958 <ferror@plt+0x66fe8>
  469ffc:	mov	w1, #0x29                  	// #41
  46a000:	ldr	x0, [sp, #40]
  46a004:	bl	466b28 <ferror@plt+0x641b8>
  46a008:	b	46a174 <ferror@plt+0x67804>
  46a00c:	mov	w1, #0x20                  	// #32
  46a010:	ldr	x0, [sp, #40]
  46a014:	bl	466b28 <ferror@plt+0x641b8>
  46a018:	ldr	x0, [sp, #24]
  46a01c:	ldr	x0, [x0, #16]
  46a020:	mov	x2, x0
  46a024:	ldr	w1, [sp, #36]
  46a028:	ldr	x0, [sp, #40]
  46a02c:	bl	469958 <ferror@plt+0x66fe8>
  46a030:	b	46a180 <ferror@plt+0x67810>
  46a034:	ldr	w0, [sp, #36]
  46a038:	and	w0, w0, #0x4
  46a03c:	cmp	w0, #0x0
  46a040:	b.ne	46a17c <ferror@plt+0x6780c>  // b.any
  46a044:	mov	w1, #0x2a                  	// #42
  46a048:	ldr	x0, [sp, #40]
  46a04c:	bl	466b28 <ferror@plt+0x641b8>
  46a050:	b	46a17c <ferror@plt+0x6780c>
  46a054:	mov	w1, #0x20                  	// #32
  46a058:	ldr	x0, [sp, #40]
  46a05c:	bl	466b28 <ferror@plt+0x641b8>
  46a060:	mov	w1, #0x26                  	// #38
  46a064:	ldr	x0, [sp, #40]
  46a068:	bl	466b28 <ferror@plt+0x641b8>
  46a06c:	b	46a180 <ferror@plt+0x67810>
  46a070:	mov	w1, #0x20                  	// #32
  46a074:	ldr	x0, [sp, #40]
  46a078:	bl	466b28 <ferror@plt+0x641b8>
  46a07c:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  46a080:	add	x1, x0, #0x4e0
  46a084:	ldr	x0, [sp, #40]
  46a088:	bl	466bec <ferror@plt+0x6427c>
  46a08c:	b	46a180 <ferror@plt+0x67810>
  46a090:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46a094:	add	x1, x0, #0xfb8
  46a098:	ldr	x0, [sp, #40]
  46a09c:	bl	466bec <ferror@plt+0x6427c>
  46a0a0:	b	46a180 <ferror@plt+0x67810>
  46a0a4:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46a0a8:	add	x1, x0, #0xfc8
  46a0ac:	ldr	x0, [sp, #40]
  46a0b0:	bl	466bec <ferror@plt+0x6427c>
  46a0b4:	b	46a180 <ferror@plt+0x67810>
  46a0b8:	ldr	x0, [sp, #40]
  46a0bc:	bl	466c64 <ferror@plt+0x642f4>
  46a0c0:	and	w0, w0, #0xff
  46a0c4:	cmp	w0, #0x28
  46a0c8:	b.eq	46a0d8 <ferror@plt+0x67768>  // b.none
  46a0cc:	mov	w1, #0x20                  	// #32
  46a0d0:	ldr	x0, [sp, #40]
  46a0d4:	bl	466b28 <ferror@plt+0x641b8>
  46a0d8:	ldr	x0, [sp, #24]
  46a0dc:	ldr	x0, [x0, #8]
  46a0e0:	mov	x2, x0
  46a0e4:	ldr	w1, [sp, #36]
  46a0e8:	ldr	x0, [sp, #40]
  46a0ec:	bl	469958 <ferror@plt+0x66fe8>
  46a0f0:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46a0f4:	add	x1, x0, #0xfd8
  46a0f8:	ldr	x0, [sp, #40]
  46a0fc:	bl	466bec <ferror@plt+0x6427c>
  46a100:	b	46a180 <ferror@plt+0x67810>
  46a104:	ldr	x0, [sp, #24]
  46a108:	ldr	x0, [x0, #8]
  46a10c:	mov	x2, x0
  46a110:	ldr	w1, [sp, #36]
  46a114:	ldr	x0, [sp, #40]
  46a118:	bl	469958 <ferror@plt+0x66fe8>
  46a11c:	b	46a180 <ferror@plt+0x67810>
  46a120:	adrp	x0, 491000 <_obstack_memory_used@@Base+0x21a9c>
  46a124:	add	x1, x0, #0xfe0
  46a128:	ldr	x0, [sp, #40]
  46a12c:	bl	466bec <ferror@plt+0x6427c>
  46a130:	ldr	x0, [sp, #24]
  46a134:	ldr	x0, [x0, #8]
  46a138:	mov	x2, x0
  46a13c:	ldr	w1, [sp, #36]
  46a140:	ldr	x0, [sp, #40]
  46a144:	bl	469958 <ferror@plt+0x66fe8>
  46a148:	mov	w1, #0x29                  	// #41
  46a14c:	ldr	x0, [sp, #40]
  46a150:	bl	466b28 <ferror@plt+0x641b8>
  46a154:	b	46a180 <ferror@plt+0x67810>
  46a158:	ldr	x2, [sp, #24]
  46a15c:	ldr	w1, [sp, #36]
  46a160:	ldr	x0, [sp, #40]
  46a164:	bl	469958 <ferror@plt+0x66fe8>
  46a168:	b	46a180 <ferror@plt+0x67810>
  46a16c:	nop
  46a170:	b	46a180 <ferror@plt+0x67810>
  46a174:	nop
  46a178:	b	46a180 <ferror@plt+0x67810>
  46a17c:	nop
  46a180:	ldp	x29, x30, [sp], #48
  46a184:	ret
  46a188:	stp	x29, x30, [sp, #-80]!
  46a18c:	mov	x29, sp
  46a190:	str	x0, [sp, #40]
  46a194:	str	w1, [sp, #36]
  46a198:	str	x2, [sp, #24]
  46a19c:	str	x3, [sp, #16]
  46a1a0:	str	wzr, [sp, #76]
  46a1a4:	str	wzr, [sp, #72]
  46a1a8:	ldr	x0, [sp, #16]
  46a1ac:	str	x0, [sp, #64]
  46a1b0:	b	46a28c <ferror@plt+0x6791c>
  46a1b4:	ldr	x0, [sp, #64]
  46a1b8:	ldr	w0, [x0, #16]
  46a1bc:	cmp	w0, #0x0
  46a1c0:	b.ne	46a29c <ferror@plt+0x6792c>  // b.any
  46a1c4:	ldr	x0, [sp, #64]
  46a1c8:	ldr	x0, [x0, #8]
  46a1cc:	ldr	w0, [x0]
  46a1d0:	sub	w0, w0, #0x19
  46a1d4:	cmp	w0, #0x37
  46a1d8:	cset	w1, hi  // hi = pmore
  46a1dc:	and	w1, w1, #0xff
  46a1e0:	cmp	w1, #0x0
  46a1e4:	b.ne	46a268 <ferror@plt+0x678f8>  // b.any
  46a1e8:	mov	x1, #0x1                   	// #1
  46a1ec:	lsl	x0, x1, x0
  46a1f0:	mov	x1, #0xf8                  	// #248
  46a1f4:	movk	x1, #0xd0, lsl #48
  46a1f8:	and	x1, x0, x1
  46a1fc:	cmp	x1, #0x0
  46a200:	cset	w1, ne  // ne = any
  46a204:	and	w1, w1, #0xff
  46a208:	cmp	w1, #0x0
  46a20c:	b.ne	46a270 <ferror@plt+0x67900>  // b.any
  46a210:	mov	x1, #0x3107                	// #12551
  46a214:	movk	x1, #0x4, lsl #16
  46a218:	and	x1, x0, x1
  46a21c:	cmp	x1, #0x0
  46a220:	cset	w1, ne  // ne = any
  46a224:	and	w1, w1, #0xff
  46a228:	cmp	w1, #0x0
  46a22c:	b.ne	46a254 <ferror@plt+0x678e4>  // b.any
  46a230:	and	x0, x0, #0xe00
  46a234:	cmp	x0, #0x0
  46a238:	cset	w0, ne  // ne = any
  46a23c:	and	w0, w0, #0xff
  46a240:	cmp	w0, #0x0
  46a244:	b.eq	46a268 <ferror@plt+0x678f8>  // b.none
  46a248:	mov	w0, #0x1                   	// #1
  46a24c:	str	w0, [sp, #76]
  46a250:	b	46a274 <ferror@plt+0x67904>
  46a254:	mov	w0, #0x1                   	// #1
  46a258:	str	w0, [sp, #72]
  46a25c:	mov	w0, #0x1                   	// #1
  46a260:	str	w0, [sp, #76]
  46a264:	b	46a274 <ferror@plt+0x67904>
  46a268:	nop
  46a26c:	b	46a274 <ferror@plt+0x67904>
  46a270:	nop
  46a274:	ldr	w0, [sp, #76]
  46a278:	cmp	w0, #0x0
  46a27c:	b.ne	46a2a4 <ferror@plt+0x67934>  // b.any
  46a280:	ldr	x0, [sp, #64]
  46a284:	ldr	x0, [x0]
  46a288:	str	x0, [sp, #64]
  46a28c:	ldr	x0, [sp, #64]
  46a290:	cmp	x0, #0x0
  46a294:	b.ne	46a1b4 <ferror@plt+0x67844>  // b.any
  46a298:	b	46a2a8 <ferror@plt+0x67938>
  46a29c:	nop
  46a2a0:	b	46a2a8 <ferror@plt+0x67938>
  46a2a4:	nop
  46a2a8:	ldr	w0, [sp, #76]
  46a2ac:	cmp	w0, #0x0
  46a2b0:	b.eq	46a328 <ferror@plt+0x679b8>  // b.none
  46a2b4:	ldr	w0, [sp, #72]
  46a2b8:	cmp	w0, #0x0
  46a2bc:	b.ne	46a2f0 <ferror@plt+0x67980>  // b.any
  46a2c0:	ldr	x0, [sp, #40]
  46a2c4:	bl	466c64 <ferror@plt+0x642f4>
  46a2c8:	and	w0, w0, #0xff
  46a2cc:	cmp	w0, #0x28
  46a2d0:	b.eq	46a2f0 <ferror@plt+0x67980>  // b.none
  46a2d4:	ldr	x0, [sp, #40]
  46a2d8:	bl	466c64 <ferror@plt+0x642f4>
  46a2dc:	and	w0, w0, #0xff
  46a2e0:	cmp	w0, #0x2a
  46a2e4:	b.eq	46a2f0 <ferror@plt+0x67980>  // b.none
  46a2e8:	mov	w0, #0x1                   	// #1
  46a2ec:	str	w0, [sp, #72]
  46a2f0:	ldr	w0, [sp, #72]
  46a2f4:	cmp	w0, #0x0
  46a2f8:	b.eq	46a31c <ferror@plt+0x679ac>  // b.none
  46a2fc:	ldr	x0, [sp, #40]
  46a300:	bl	466c64 <ferror@plt+0x642f4>
  46a304:	and	w0, w0, #0xff
  46a308:	cmp	w0, #0x20
  46a30c:	b.eq	46a31c <ferror@plt+0x679ac>  // b.none
  46a310:	mov	w1, #0x20                  	// #32
  46a314:	ldr	x0, [sp, #40]
  46a318:	bl	466b28 <ferror@plt+0x641b8>
  46a31c:	mov	w1, #0x28                  	// #40
  46a320:	ldr	x0, [sp, #40]
  46a324:	bl	466b28 <ferror@plt+0x641b8>
  46a328:	ldr	x0, [sp, #40]
  46a32c:	ldr	x0, [x0, #296]
  46a330:	str	x0, [sp, #56]
  46a334:	ldr	x0, [sp, #40]
  46a338:	str	xzr, [x0, #296]
  46a33c:	mov	w3, #0x0                   	// #0
  46a340:	ldr	x2, [sp, #16]
  46a344:	ldr	w1, [sp, #36]
  46a348:	ldr	x0, [sp, #40]
  46a34c:	bl	469c1c <ferror@plt+0x672ac>
  46a350:	ldr	w0, [sp, #76]
  46a354:	cmp	w0, #0x0
  46a358:	b.eq	46a368 <ferror@plt+0x679f8>  // b.none
  46a35c:	mov	w1, #0x29                  	// #41
  46a360:	ldr	x0, [sp, #40]
  46a364:	bl	466b28 <ferror@plt+0x641b8>
  46a368:	mov	w1, #0x28                  	// #40
  46a36c:	ldr	x0, [sp, #40]
  46a370:	bl	466b28 <ferror@plt+0x641b8>
  46a374:	ldr	x0, [sp, #24]
  46a378:	ldr	x0, [x0, #16]
  46a37c:	cmp	x0, #0x0
  46a380:	b.eq	46a39c <ferror@plt+0x67a2c>  // b.none
  46a384:	ldr	x0, [sp, #24]
  46a388:	ldr	x0, [x0, #16]
  46a38c:	mov	x2, x0
  46a390:	ldr	w1, [sp, #36]
  46a394:	ldr	x0, [sp, #40]
  46a398:	bl	469958 <ferror@plt+0x66fe8>
  46a39c:	mov	w1, #0x29                  	// #41
  46a3a0:	ldr	x0, [sp, #40]
  46a3a4:	bl	466b28 <ferror@plt+0x641b8>
  46a3a8:	mov	w3, #0x1                   	// #1
  46a3ac:	ldr	x2, [sp, #16]
  46a3b0:	ldr	w1, [sp, #36]
  46a3b4:	ldr	x0, [sp, #40]
  46a3b8:	bl	469c1c <ferror@plt+0x672ac>
  46a3bc:	ldr	x0, [sp, #40]
  46a3c0:	ldr	x1, [sp, #56]
  46a3c4:	str	x1, [x0, #296]
  46a3c8:	nop
  46a3cc:	ldp	x29, x30, [sp], #80
  46a3d0:	ret
  46a3d4:	stp	x29, x30, [sp, #-64]!
  46a3d8:	mov	x29, sp
  46a3dc:	str	x0, [sp, #40]
  46a3e0:	str	w1, [sp, #36]
  46a3e4:	str	x2, [sp, #24]
  46a3e8:	str	x3, [sp, #16]
  46a3ec:	mov	w0, #0x1                   	// #1
  46a3f0:	str	w0, [sp, #60]
  46a3f4:	ldr	x0, [sp, #16]
  46a3f8:	cmp	x0, #0x0
  46a3fc:	b.eq	46a4b0 <ferror@plt+0x67b40>  // b.none
  46a400:	str	wzr, [sp, #56]
  46a404:	ldr	x0, [sp, #16]
  46a408:	str	x0, [sp, #48]
  46a40c:	b	46a45c <ferror@plt+0x67aec>
  46a410:	ldr	x0, [sp, #48]
  46a414:	ldr	w0, [x0, #16]
  46a418:	cmp	w0, #0x0
  46a41c:	b.ne	46a450 <ferror@plt+0x67ae0>  // b.any
  46a420:	ldr	x0, [sp, #48]
  46a424:	ldr	x0, [x0, #8]
  46a428:	ldr	w0, [x0]
  46a42c:	cmp	w0, #0x2a
  46a430:	b.ne	46a43c <ferror@plt+0x67acc>  // b.any
  46a434:	str	wzr, [sp, #60]
  46a438:	b	46a468 <ferror@plt+0x67af8>
  46a43c:	mov	w0, #0x1                   	// #1
  46a440:	str	w0, [sp, #56]
  46a444:	mov	w0, #0x1                   	// #1
  46a448:	str	w0, [sp, #60]
  46a44c:	b	46a468 <ferror@plt+0x67af8>
  46a450:	ldr	x0, [sp, #48]
  46a454:	ldr	x0, [x0]
  46a458:	str	x0, [sp, #48]
  46a45c:	ldr	x0, [sp, #48]
  46a460:	cmp	x0, #0x0
  46a464:	b.ne	46a410 <ferror@plt+0x67aa0>  // b.any
  46a468:	ldr	w0, [sp, #56]
  46a46c:	cmp	w0, #0x0
  46a470:	b.eq	46a484 <ferror@plt+0x67b14>  // b.none
  46a474:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46a478:	add	x1, x0, #0x128
  46a47c:	ldr	x0, [sp, #40]
  46a480:	bl	466bec <ferror@plt+0x6427c>
  46a484:	mov	w3, #0x0                   	// #0
  46a488:	ldr	x2, [sp, #16]
  46a48c:	ldr	w1, [sp, #36]
  46a490:	ldr	x0, [sp, #40]
  46a494:	bl	469c1c <ferror@plt+0x672ac>
  46a498:	ldr	w0, [sp, #56]
  46a49c:	cmp	w0, #0x0
  46a4a0:	b.eq	46a4b0 <ferror@plt+0x67b40>  // b.none
  46a4a4:	mov	w1, #0x29                  	// #41
  46a4a8:	ldr	x0, [sp, #40]
  46a4ac:	bl	466b28 <ferror@plt+0x641b8>
  46a4b0:	ldr	w0, [sp, #60]
  46a4b4:	cmp	w0, #0x0
  46a4b8:	b.eq	46a4c8 <ferror@plt+0x67b58>  // b.none
  46a4bc:	mov	w1, #0x20                  	// #32
  46a4c0:	ldr	x0, [sp, #40]
  46a4c4:	bl	466b28 <ferror@plt+0x641b8>
  46a4c8:	mov	w1, #0x5b                  	// #91
  46a4cc:	ldr	x0, [sp, #40]
  46a4d0:	bl	466b28 <ferror@plt+0x641b8>
  46a4d4:	ldr	x0, [sp, #24]
  46a4d8:	ldr	x0, [x0, #8]
  46a4dc:	cmp	x0, #0x0
  46a4e0:	b.eq	46a4fc <ferror@plt+0x67b8c>  // b.none
  46a4e4:	ldr	x0, [sp, #24]
  46a4e8:	ldr	x0, [x0, #8]
  46a4ec:	mov	x2, x0
  46a4f0:	ldr	w1, [sp, #36]
  46a4f4:	ldr	x0, [sp, #40]
  46a4f8:	bl	469958 <ferror@plt+0x66fe8>
  46a4fc:	mov	w1, #0x5d                  	// #93
  46a500:	ldr	x0, [sp, #40]
  46a504:	bl	466b28 <ferror@plt+0x641b8>
  46a508:	nop
  46a50c:	ldp	x29, x30, [sp], #64
  46a510:	ret
  46a514:	stp	x29, x30, [sp, #-48]!
  46a518:	mov	x29, sp
  46a51c:	str	x0, [sp, #40]
  46a520:	str	w1, [sp, #36]
  46a524:	str	x2, [sp, #24]
  46a528:	ldr	x0, [sp, #24]
  46a52c:	ldr	w0, [x0]
  46a530:	cmp	w0, #0x32
  46a534:	b.ne	46a564 <ferror@plt+0x67bf4>  // b.any
  46a538:	ldr	x0, [sp, #24]
  46a53c:	ldr	x0, [x0, #8]
  46a540:	ldr	x1, [x0, #8]
  46a544:	ldr	x0, [sp, #24]
  46a548:	ldr	x0, [x0, #8]
  46a54c:	ldr	w0, [x0, #16]
  46a550:	sxtw	x0, w0
  46a554:	mov	x2, x0
  46a558:	ldr	x0, [sp, #40]
  46a55c:	bl	466b88 <ferror@plt+0x64218>
  46a560:	b	46a574 <ferror@plt+0x67c04>
  46a564:	ldr	x2, [sp, #24]
  46a568:	ldr	w1, [sp, #36]
  46a56c:	ldr	x0, [sp, #40]
  46a570:	bl	469958 <ferror@plt+0x66fe8>
  46a574:	nop
  46a578:	ldp	x29, x30, [sp], #48
  46a57c:	ret
  46a580:	stp	x29, x30, [sp, #-48]!
  46a584:	mov	x29, sp
  46a588:	str	x0, [sp, #40]
  46a58c:	str	w1, [sp, #36]
  46a590:	str	x2, [sp, #24]
  46a594:	ldr	x0, [sp, #24]
  46a598:	ldr	x0, [x0, #8]
  46a59c:	mov	x2, x0
  46a5a0:	ldr	w1, [sp, #36]
  46a5a4:	ldr	x0, [sp, #40]
  46a5a8:	bl	469958 <ferror@plt+0x66fe8>
  46a5ac:	nop
  46a5b0:	ldp	x29, x30, [sp], #48
  46a5b4:	ret
  46a5b8:	stp	x29, x30, [sp, #-64]!
  46a5bc:	mov	x29, sp
  46a5c0:	str	x0, [sp, #40]
  46a5c4:	str	w1, [sp, #36]
  46a5c8:	str	x2, [sp, #24]
  46a5cc:	ldr	x0, [sp, #40]
  46a5d0:	ldr	x0, [x0, #368]
  46a5d4:	cmp	x0, #0x0
  46a5d8:	b.eq	46a600 <ferror@plt+0x67c90>  // b.none
  46a5dc:	ldr	x0, [sp, #40]
  46a5e0:	ldr	x0, [x0, #288]
  46a5e4:	str	x0, [sp, #48]
  46a5e8:	ldr	x0, [sp, #40]
  46a5ec:	add	x1, sp, #0x30
  46a5f0:	str	x1, [x0, #288]
  46a5f4:	ldr	x0, [sp, #40]
  46a5f8:	ldr	x0, [x0, #368]
  46a5fc:	str	x0, [sp, #56]
  46a600:	ldr	x0, [sp, #24]
  46a604:	ldr	x0, [x0, #8]
  46a608:	ldr	w0, [x0]
  46a60c:	cmp	w0, #0x4
  46a610:	b.eq	46a64c <ferror@plt+0x67cdc>  // b.none
  46a614:	ldr	x0, [sp, #24]
  46a618:	ldr	x0, [x0, #8]
  46a61c:	mov	x2, x0
  46a620:	ldr	w1, [sp, #36]
  46a624:	ldr	x0, [sp, #40]
  46a628:	bl	469958 <ferror@plt+0x66fe8>
  46a62c:	ldr	x0, [sp, #40]
  46a630:	ldr	x0, [x0, #368]
  46a634:	cmp	x0, #0x0
  46a638:	b.eq	46a6f8 <ferror@plt+0x67d88>  // b.none
  46a63c:	ldr	x1, [sp, #48]
  46a640:	ldr	x0, [sp, #40]
  46a644:	str	x1, [x0, #288]
  46a648:	b	46a6f8 <ferror@plt+0x67d88>
  46a64c:	ldr	x0, [sp, #24]
  46a650:	ldr	x0, [x0, #8]
  46a654:	ldr	x0, [x0, #8]
  46a658:	mov	x2, x0
  46a65c:	ldr	w1, [sp, #36]
  46a660:	ldr	x0, [sp, #40]
  46a664:	bl	469958 <ferror@plt+0x66fe8>
  46a668:	ldr	x0, [sp, #40]
  46a66c:	ldr	x0, [x0, #368]
  46a670:	cmp	x0, #0x0
  46a674:	b.eq	46a684 <ferror@plt+0x67d14>  // b.none
  46a678:	ldr	x1, [sp, #48]
  46a67c:	ldr	x0, [sp, #40]
  46a680:	str	x1, [x0, #288]
  46a684:	ldr	x0, [sp, #40]
  46a688:	bl	466c64 <ferror@plt+0x642f4>
  46a68c:	and	w0, w0, #0xff
  46a690:	cmp	w0, #0x3c
  46a694:	b.ne	46a6a4 <ferror@plt+0x67d34>  // b.any
  46a698:	mov	w1, #0x20                  	// #32
  46a69c:	ldr	x0, [sp, #40]
  46a6a0:	bl	466b28 <ferror@plt+0x641b8>
  46a6a4:	mov	w1, #0x3c                  	// #60
  46a6a8:	ldr	x0, [sp, #40]
  46a6ac:	bl	466b28 <ferror@plt+0x641b8>
  46a6b0:	ldr	x0, [sp, #24]
  46a6b4:	ldr	x0, [x0, #8]
  46a6b8:	ldr	x0, [x0, #16]
  46a6bc:	mov	x2, x0
  46a6c0:	ldr	w1, [sp, #36]
  46a6c4:	ldr	x0, [sp, #40]
  46a6c8:	bl	469958 <ferror@plt+0x66fe8>
  46a6cc:	ldr	x0, [sp, #40]
  46a6d0:	bl	466c64 <ferror@plt+0x642f4>
  46a6d4:	and	w0, w0, #0xff
  46a6d8:	cmp	w0, #0x3e
  46a6dc:	b.ne	46a6ec <ferror@plt+0x67d7c>  // b.any
  46a6e0:	mov	w1, #0x20                  	// #32
  46a6e4:	ldr	x0, [sp, #40]
  46a6e8:	bl	466b28 <ferror@plt+0x641b8>
  46a6ec:	mov	w1, #0x3e                  	// #62
  46a6f0:	ldr	x0, [sp, #40]
  46a6f4:	bl	466b28 <ferror@plt+0x641b8>
  46a6f8:	nop
  46a6fc:	ldp	x29, x30, [sp], #64
  46a700:	ret
  46a704:	sub	sp, sp, #0x20
  46a708:	str	x0, [sp, #24]
  46a70c:	str	w1, [sp, #20]
  46a710:	str	x2, [sp, #8]
  46a714:	str	x3, [sp]
  46a718:	ldr	x0, [sp]
  46a71c:	ldr	x1, [sp, #24]
  46a720:	str	x1, [x0]
  46a724:	ldr	x1, [sp, #24]
  46a728:	ldr	x0, [sp, #8]
  46a72c:	add	x1, x1, x0
  46a730:	ldr	x0, [sp]
  46a734:	str	x1, [x0, #8]
  46a738:	ldr	x0, [sp]
  46a73c:	ldr	w1, [sp, #20]
  46a740:	str	w1, [x0, #16]
  46a744:	ldr	x0, [sp]
  46a748:	ldr	x1, [sp, #24]
  46a74c:	str	x1, [x0, #24]
  46a750:	ldr	x0, [sp, #8]
  46a754:	lsl	w0, w0, #1
  46a758:	mov	w1, w0
  46a75c:	ldr	x0, [sp]
  46a760:	str	w1, [x0, #44]
  46a764:	ldr	x0, [sp]
  46a768:	str	wzr, [x0, #40]
  46a76c:	ldr	x0, [sp, #8]
  46a770:	mov	w1, w0
  46a774:	ldr	x0, [sp]
  46a778:	str	w1, [x0, #60]
  46a77c:	ldr	x0, [sp]
  46a780:	str	wzr, [x0, #56]
  46a784:	ldr	x0, [sp]
  46a788:	str	xzr, [x0, #64]
  46a78c:	ldr	x0, [sp]
  46a790:	str	wzr, [x0, #72]
  46a794:	ldr	x0, [sp]
  46a798:	str	wzr, [x0, #76]
  46a79c:	ldr	x0, [sp]
  46a7a0:	str	wzr, [x0, #80]
  46a7a4:	ldr	x0, [sp]
  46a7a8:	str	wzr, [x0, #84]
  46a7ac:	nop
  46a7b0:	add	sp, sp, #0x20
  46a7b4:	ret
  46a7b8:	stp	x29, x30, [sp, #-400]!
  46a7bc:	mov	x29, sp
  46a7c0:	stp	x19, x20, [sp, #16]
  46a7c4:	stp	x21, x22, [sp, #32]
  46a7c8:	stp	x23, x24, [sp, #48]
  46a7cc:	stp	x25, x26, [sp, #64]
  46a7d0:	stp	x27, x28, [sp, #80]
  46a7d4:	str	x0, [x29, #248]
  46a7d8:	str	w1, [x29, #244]
  46a7dc:	str	x2, [x29, #232]
  46a7e0:	str	x3, [x29, #224]
  46a7e4:	ldr	x0, [x29, #248]
  46a7e8:	ldrb	w0, [x0]
  46a7ec:	cmp	w0, #0x5f
  46a7f0:	b.ne	46a814 <ferror@plt+0x67ea4>  // b.any
  46a7f4:	ldr	x0, [x29, #248]
  46a7f8:	add	x0, x0, #0x1
  46a7fc:	ldrb	w0, [x0]
  46a800:	cmp	w0, #0x5a
  46a804:	b.ne	46a814 <ferror@plt+0x67ea4>  // b.any
  46a808:	mov	w0, #0x1                   	// #1
  46a80c:	str	w0, [x29, #388]
  46a810:	b	46a8ec <ferror@plt+0x67f7c>
  46a814:	mov	x2, #0x8                   	// #8
  46a818:	adrp	x0, 490000 <_obstack_memory_used@@Base+0x20a9c>
  46a81c:	add	x1, x0, #0x490
  46a820:	ldr	x0, [x29, #248]
  46a824:	bl	4024e0 <strncmp@plt>
  46a828:	cmp	w0, #0x0
  46a82c:	b.ne	46a8d0 <ferror@plt+0x67f60>  // b.any
  46a830:	ldr	x0, [x29, #248]
  46a834:	add	x0, x0, #0x8
  46a838:	ldrb	w0, [x0]
  46a83c:	cmp	w0, #0x2e
  46a840:	b.eq	46a86c <ferror@plt+0x67efc>  // b.none
  46a844:	ldr	x0, [x29, #248]
  46a848:	add	x0, x0, #0x8
  46a84c:	ldrb	w0, [x0]
  46a850:	cmp	w0, #0x5f
  46a854:	b.eq	46a86c <ferror@plt+0x67efc>  // b.none
  46a858:	ldr	x0, [x29, #248]
  46a85c:	add	x0, x0, #0x8
  46a860:	ldrb	w0, [x0]
  46a864:	cmp	w0, #0x24
  46a868:	b.ne	46a8d0 <ferror@plt+0x67f60>  // b.any
  46a86c:	ldr	x0, [x29, #248]
  46a870:	add	x0, x0, #0x9
  46a874:	ldrb	w0, [x0]
  46a878:	cmp	w0, #0x44
  46a87c:	b.eq	46a894 <ferror@plt+0x67f24>  // b.none
  46a880:	ldr	x0, [x29, #248]
  46a884:	add	x0, x0, #0x9
  46a888:	ldrb	w0, [x0]
  46a88c:	cmp	w0, #0x49
  46a890:	b.ne	46a8d0 <ferror@plt+0x67f60>  // b.any
  46a894:	ldr	x0, [x29, #248]
  46a898:	add	x0, x0, #0xa
  46a89c:	ldrb	w0, [x0]
  46a8a0:	cmp	w0, #0x5f
  46a8a4:	b.ne	46a8d0 <ferror@plt+0x67f60>  // b.any
  46a8a8:	ldr	x0, [x29, #248]
  46a8ac:	add	x0, x0, #0x9
  46a8b0:	ldrb	w0, [x0]
  46a8b4:	cmp	w0, #0x49
  46a8b8:	b.ne	46a8c4 <ferror@plt+0x67f54>  // b.any
  46a8bc:	mov	w0, #0x2                   	// #2
  46a8c0:	b	46a8c8 <ferror@plt+0x67f58>
  46a8c4:	mov	w0, #0x3                   	// #3
  46a8c8:	str	w0, [x29, #388]
  46a8cc:	b	46a8ec <ferror@plt+0x67f7c>
  46a8d0:	ldr	w0, [x29, #244]
  46a8d4:	and	w0, w0, #0x10
  46a8d8:	cmp	w0, #0x0
  46a8dc:	b.ne	46a8e8 <ferror@plt+0x67f78>  // b.any
  46a8e0:	mov	w0, #0x0                   	// #0
  46a8e4:	b	46ac44 <ferror@plt+0x682d4>
  46a8e8:	str	wzr, [x29, #388]
  46a8ec:	ldr	x0, [x29, #248]
  46a8f0:	bl	402330 <strlen@plt>
  46a8f4:	mov	x1, x0
  46a8f8:	add	x0, x29, #0x100
  46a8fc:	mov	x3, x0
  46a900:	mov	x2, x1
  46a904:	ldr	w1, [x29, #244]
  46a908:	ldr	x0, [x29, #248]
  46a90c:	bl	46a704 <ferror@plt+0x67d94>
  46a910:	ldr	w0, [x29, #244]
  46a914:	and	w0, w0, #0x40000
  46a918:	cmp	w0, #0x0
  46a91c:	b.ne	46a934 <ferror@plt+0x67fc4>  // b.any
  46a920:	ldr	w0, [x29, #300]
  46a924:	cmp	w0, #0x800
  46a928:	b.ls	46a934 <ferror@plt+0x67fc4>  // b.plast
  46a92c:	mov	w0, #0x0                   	// #0
  46a930:	b	46ac44 <ferror@plt+0x682d4>
  46a934:	mov	x0, sp
  46a938:	mov	x28, x0
  46a93c:	ldr	w2, [x29, #300]
  46a940:	sxtw	x0, w2
  46a944:	sub	x0, x0, #0x1
  46a948:	str	x0, [x29, #376]
  46a94c:	sxtw	x0, w2
  46a950:	str	x0, [x29, #176]
  46a954:	str	xzr, [x29, #184]
  46a958:	ldp	x4, x5, [x29, #176]
  46a95c:	mov	x0, x4
  46a960:	mov	x1, x5
  46a964:	lsr	x3, x0, #63
  46a968:	lsl	x27, x1, #1
  46a96c:	orr	x27, x3, x27
  46a970:	lsl	x26, x0, #1
  46a974:	mov	x0, x26
  46a978:	mov	x1, x27
  46a97c:	mov	x3, x4
  46a980:	adds	x3, x0, x3
  46a984:	mov	x4, x5
  46a988:	adc	x0, x1, x4
  46a98c:	str	x3, [x29, #112]
  46a990:	str	x0, [x29, #120]
  46a994:	ldp	x4, x5, [x29, #112]
  46a998:	mov	x0, x4
  46a99c:	lsr	x0, x0, #58
  46a9a0:	mov	x1, x5
  46a9a4:	lsl	x25, x1, #6
  46a9a8:	orr	x25, x0, x25
  46a9ac:	mov	x0, x4
  46a9b0:	lsl	x24, x0, #6
  46a9b4:	sxtw	x1, w2
  46a9b8:	mov	x0, x1
  46a9bc:	lsl	x0, x0, #1
  46a9c0:	add	x0, x0, x1
  46a9c4:	lsl	x0, x0, #3
  46a9c8:	sxtw	x0, w2
  46a9cc:	str	x0, [x29, #160]
  46a9d0:	str	xzr, [x29, #168]
  46a9d4:	ldp	x4, x5, [x29, #160]
  46a9d8:	mov	x0, x4
  46a9dc:	mov	x1, x5
  46a9e0:	lsr	x3, x0, #63
  46a9e4:	lsl	x23, x1, #1
  46a9e8:	orr	x23, x3, x23
  46a9ec:	lsl	x22, x0, #1
  46a9f0:	mov	x0, x22
  46a9f4:	mov	x1, x23
  46a9f8:	mov	x3, x4
  46a9fc:	adds	x3, x0, x3
  46aa00:	mov	x4, x5
  46aa04:	adc	x0, x1, x4
  46aa08:	str	x3, [x29, #96]
  46aa0c:	str	x0, [x29, #104]
  46aa10:	ldp	x4, x5, [x29, #96]
  46aa14:	mov	x0, x4
  46aa18:	lsr	x0, x0, #58
  46aa1c:	mov	x1, x5
  46aa20:	lsl	x21, x1, #6
  46aa24:	orr	x21, x0, x21
  46aa28:	mov	x0, x4
  46aa2c:	lsl	x20, x0, #6
  46aa30:	sxtw	x1, w2
  46aa34:	mov	x0, x1
  46aa38:	lsl	x0, x0, #1
  46aa3c:	add	x0, x0, x1
  46aa40:	lsl	x0, x0, #3
  46aa44:	add	x0, x0, #0xf
  46aa48:	lsr	x0, x0, #4
  46aa4c:	lsl	x0, x0, #4
  46aa50:	sub	sp, sp, x0
  46aa54:	mov	x0, sp
  46aa58:	add	x0, x0, #0x7
  46aa5c:	lsr	x0, x0, #3
  46aa60:	lsl	x0, x0, #3
  46aa64:	str	x0, [x29, #368]
  46aa68:	ldr	w0, [x29, #316]
  46aa6c:	sxtw	x1, w0
  46aa70:	sub	x1, x1, #0x1
  46aa74:	str	x1, [x29, #360]
  46aa78:	sxtw	x1, w0
  46aa7c:	str	x1, [x29, #144]
  46aa80:	str	xzr, [x29, #152]
  46aa84:	ldp	x2, x3, [x29, #144]
  46aa88:	mov	x1, x2
  46aa8c:	lsr	x1, x1, #58
  46aa90:	mov	x4, x3
  46aa94:	lsl	x4, x4, #6
  46aa98:	str	x4, [x29, #216]
  46aa9c:	ldr	x4, [x29, #216]
  46aaa0:	orr	x1, x1, x4
  46aaa4:	str	x1, [x29, #216]
  46aaa8:	mov	x1, x2
  46aaac:	lsl	x1, x1, #6
  46aab0:	str	x1, [x29, #208]
  46aab4:	sxtw	x1, w0
  46aab8:	str	x1, [x29, #128]
  46aabc:	str	xzr, [x29, #136]
  46aac0:	ldp	x2, x3, [x29, #128]
  46aac4:	mov	x1, x2
  46aac8:	lsr	x1, x1, #58
  46aacc:	mov	x4, x3
  46aad0:	lsl	x4, x4, #6
  46aad4:	str	x4, [x29, #200]
  46aad8:	ldr	x4, [x29, #200]
  46aadc:	orr	x1, x1, x4
  46aae0:	str	x1, [x29, #200]
  46aae4:	mov	x1, x2
  46aae8:	lsl	x1, x1, #6
  46aaec:	str	x1, [x29, #192]
  46aaf0:	sxtw	x0, w0
  46aaf4:	lsl	x0, x0, #3
  46aaf8:	add	x0, x0, #0xf
  46aafc:	lsr	x0, x0, #4
  46ab00:	lsl	x0, x0, #4
  46ab04:	sub	sp, sp, x0
  46ab08:	mov	x0, sp
  46ab0c:	add	x0, x0, #0x7
  46ab10:	lsr	x0, x0, #3
  46ab14:	lsl	x0, x0, #3
  46ab18:	str	x0, [x29, #352]
  46ab1c:	ldr	x0, [x29, #368]
  46ab20:	str	x0, [x29, #288]
  46ab24:	ldr	x0, [x29, #352]
  46ab28:	str	x0, [x29, #304]
  46ab2c:	ldr	w0, [x29, #388]
  46ab30:	cmp	w0, #0x3
  46ab34:	b.hi	46abe8 <ferror@plt+0x68278>  // b.pmore
  46ab38:	ldr	w0, [x29, #388]
  46ab3c:	cmp	w0, #0x2
  46ab40:	b.cs	46ab84 <ferror@plt+0x68214>  // b.hs, b.nlast
  46ab44:	ldr	w0, [x29, #388]
  46ab48:	cmp	w0, #0x0
  46ab4c:	b.eq	46ab60 <ferror@plt+0x681f0>  // b.none
  46ab50:	ldr	w0, [x29, #388]
  46ab54:	cmp	w0, #0x1
  46ab58:	b.eq	46ab70 <ferror@plt+0x68200>  // b.none
  46ab5c:	b	46abe8 <ferror@plt+0x68278>
  46ab60:	add	x0, x29, #0x100
  46ab64:	bl	4632b4 <ferror@plt+0x60944>
  46ab68:	str	x0, [x29, #392]
  46ab6c:	b	46abec <ferror@plt+0x6827c>
  46ab70:	add	x0, x29, #0x100
  46ab74:	mov	w1, #0x1                   	// #1
  46ab78:	bl	461344 <ferror@plt+0x5e9d4>
  46ab7c:	str	x0, [x29, #392]
  46ab80:	b	46abec <ferror@plt+0x6827c>
  46ab84:	ldr	x0, [x29, #280]
  46ab88:	add	x0, x0, #0xb
  46ab8c:	str	x0, [x29, #280]
  46ab90:	ldr	w0, [x29, #388]
  46ab94:	cmp	w0, #0x2
  46ab98:	b.ne	46aba4 <ferror@plt+0x68234>  // b.any
  46ab9c:	mov	w19, #0x44                  	// #68
  46aba0:	b	46aba8 <ferror@plt+0x68238>
  46aba4:	mov	w19, #0x45                  	// #69
  46aba8:	ldr	x1, [x29, #280]
  46abac:	add	x0, x29, #0x100
  46abb0:	bl	460f98 <ferror@plt+0x5e628>
  46abb4:	mov	x1, x0
  46abb8:	add	x0, x29, #0x100
  46abbc:	mov	x3, #0x0                   	// #0
  46abc0:	mov	x2, x1
  46abc4:	mov	w1, w19
  46abc8:	bl	460ea4 <ferror@plt+0x5e534>
  46abcc:	str	x0, [x29, #392]
  46abd0:	ldr	x19, [x29, #280]
  46abd4:	ldr	x0, [x29, #280]
  46abd8:	bl	402330 <strlen@plt>
  46abdc:	add	x0, x19, x0
  46abe0:	str	x0, [x29, #280]
  46abe4:	b	46abec <ferror@plt+0x6827c>
  46abe8:	bl	402650 <abort@plt>
  46abec:	ldr	w0, [x29, #244]
  46abf0:	and	w0, w0, #0x1
  46abf4:	cmp	w0, #0x0
  46abf8:	b.eq	46ac10 <ferror@plt+0x682a0>  // b.none
  46abfc:	ldr	x0, [x29, #280]
  46ac00:	ldrb	w0, [x0]
  46ac04:	cmp	w0, #0x0
  46ac08:	b.eq	46ac10 <ferror@plt+0x682a0>  // b.none
  46ac0c:	str	xzr, [x29, #392]
  46ac10:	ldr	x0, [x29, #392]
  46ac14:	cmp	x0, #0x0
  46ac18:	b.eq	46ac34 <ferror@plt+0x682c4>  // b.none
  46ac1c:	ldr	x3, [x29, #224]
  46ac20:	ldr	x2, [x29, #232]
  46ac24:	ldr	x1, [x29, #392]
  46ac28:	ldr	w0, [x29, #244]
  46ac2c:	bl	466c7c <ferror@plt+0x6430c>
  46ac30:	b	46ac38 <ferror@plt+0x682c8>
  46ac34:	mov	w0, #0x0                   	// #0
  46ac38:	str	w0, [x29, #348]
  46ac3c:	mov	sp, x28
  46ac40:	ldr	w0, [x29, #348]
  46ac44:	mov	sp, x29
  46ac48:	ldp	x19, x20, [sp, #16]
  46ac4c:	ldp	x21, x22, [sp, #32]
  46ac50:	ldp	x23, x24, [sp, #48]
  46ac54:	ldp	x25, x26, [sp, #64]
  46ac58:	ldp	x27, x28, [sp, #80]
  46ac5c:	ldp	x29, x30, [sp], #400
  46ac60:	ret
  46ac64:	stp	x29, x30, [sp, #-96]!
  46ac68:	mov	x29, sp
  46ac6c:	str	x0, [sp, #40]
  46ac70:	str	w1, [sp, #36]
  46ac74:	str	x2, [sp, #24]
  46ac78:	add	x0, sp, #0x38
  46ac7c:	mov	x1, #0x0                   	// #0
  46ac80:	bl	4665ac <ferror@plt+0x63c3c>
  46ac84:	add	x0, sp, #0x38
  46ac88:	mov	x3, x0
  46ac8c:	adrp	x0, 466000 <ferror@plt+0x63690>
  46ac90:	add	x2, x0, #0x7a4
  46ac94:	ldr	w1, [sp, #36]
  46ac98:	ldr	x0, [sp, #40]
  46ac9c:	bl	46a7b8 <ferror@plt+0x67e48>
  46aca0:	str	w0, [sp, #92]
  46aca4:	ldr	w0, [sp, #92]
  46aca8:	cmp	w0, #0x0
  46acac:	b.ne	46acc8 <ferror@plt+0x68358>  // b.any
  46acb0:	ldr	x0, [sp, #56]
  46acb4:	bl	402730 <free@plt>
  46acb8:	ldr	x0, [sp, #24]
  46acbc:	str	xzr, [x0]
  46acc0:	mov	x0, #0x0                   	// #0
  46acc4:	b	46acec <ferror@plt+0x6837c>
  46acc8:	ldr	w0, [sp, #80]
  46accc:	cmp	w0, #0x0
  46acd0:	b.ne	46acdc <ferror@plt+0x6836c>  // b.any
  46acd4:	ldr	x0, [sp, #72]
  46acd8:	b	46ace0 <ferror@plt+0x68370>
  46acdc:	mov	x0, #0x1                   	// #1
  46ace0:	ldr	x1, [sp, #24]
  46ace4:	str	x0, [x1]
  46ace8:	ldr	x0, [sp, #56]
  46acec:	ldp	x29, x30, [sp], #96
  46acf0:	ret
  46acf4:	stp	x29, x30, [sp, #-48]!
  46acf8:	mov	x29, sp
  46acfc:	str	x0, [sp, #24]
  46ad00:	str	w1, [sp, #20]
  46ad04:	add	x0, sp, #0x28
  46ad08:	mov	x2, x0
  46ad0c:	ldr	w1, [sp, #20]
  46ad10:	ldr	x0, [sp, #24]
  46ad14:	bl	46ac64 <ferror@plt+0x682f4>
  46ad18:	ldp	x29, x30, [sp], #48
  46ad1c:	ret
  46ad20:	stp	x29, x30, [sp, #-48]!
  46ad24:	mov	x29, sp
  46ad28:	str	x0, [sp, #40]
  46ad2c:	str	w1, [sp, #36]
  46ad30:	str	x2, [sp, #24]
  46ad34:	str	x3, [sp, #16]
  46ad38:	ldr	x3, [sp, #16]
  46ad3c:	ldr	x2, [sp, #24]
  46ad40:	ldr	w1, [sp, #36]
  46ad44:	ldr	x0, [sp, #40]
  46ad48:	bl	46a7b8 <ferror@plt+0x67e48>
  46ad4c:	ldp	x29, x30, [sp], #48
  46ad50:	ret
  46ad54:	stp	x29, x30, [sp, #-48]!
  46ad58:	mov	x29, sp
  46ad5c:	str	x0, [sp, #24]
  46ad60:	add	x0, sp, #0x28
  46ad64:	mov	x2, x0
  46ad68:	mov	w1, #0x25                  	// #37
  46ad6c:	ldr	x0, [sp, #24]
  46ad70:	bl	46ac64 <ferror@plt+0x682f4>
  46ad74:	ldp	x29, x30, [sp], #48
  46ad78:	ret
  46ad7c:	stp	x29, x30, [sp, #-48]!
  46ad80:	mov	x29, sp
  46ad84:	str	x0, [sp, #40]
  46ad88:	str	x1, [sp, #32]
  46ad8c:	str	x2, [sp, #24]
  46ad90:	ldr	x3, [sp, #24]
  46ad94:	ldr	x2, [sp, #32]
  46ad98:	mov	w1, #0x25                  	// #37
  46ad9c:	ldr	x0, [sp, #40]
  46ada0:	bl	46a7b8 <ferror@plt+0x67e48>
  46ada4:	ldp	x29, x30, [sp], #48
  46ada8:	ret
  46adac:	stp	x29, x30, [sp, #-400]!
  46adb0:	mov	x29, sp
  46adb4:	stp	x19, x20, [sp, #16]
  46adb8:	stp	x21, x22, [sp, #32]
  46adbc:	stp	x23, x24, [sp, #48]
  46adc0:	stp	x25, x26, [sp, #64]
  46adc4:	str	x27, [sp, #80]
  46adc8:	str	x0, [x29, #248]
  46adcc:	str	x1, [x29, #240]
  46add0:	str	x2, [x29, #232]
  46add4:	ldr	x0, [x29, #240]
  46add8:	str	wzr, [x0]
  46addc:	ldr	x0, [x29, #232]
  46ade0:	str	wzr, [x0]
  46ade4:	ldr	x0, [x29, #248]
  46ade8:	bl	402330 <strlen@plt>
  46adec:	mov	x1, x0
  46adf0:	add	x0, x29, #0x108
  46adf4:	mov	x3, x0
  46adf8:	mov	x2, x1
  46adfc:	mov	w1, #0x4000                	// #16384
  46ae00:	ldr	x0, [x29, #248]
  46ae04:	bl	46a704 <ferror@plt+0x67d94>
  46ae08:	mov	x0, sp
  46ae0c:	mov	x19, x0
  46ae10:	ldr	w2, [x29, #308]
  46ae14:	sxtw	x0, w2
  46ae18:	sub	x0, x0, #0x1
  46ae1c:	str	x0, [x29, #376]
  46ae20:	sxtw	x0, w2
  46ae24:	str	x0, [x29, #176]
  46ae28:	str	xzr, [x29, #184]
  46ae2c:	ldp	x4, x5, [x29, #176]
  46ae30:	mov	x0, x4
  46ae34:	mov	x1, x5
  46ae38:	lsr	x3, x0, #63
  46ae3c:	lsl	x27, x1, #1
  46ae40:	orr	x27, x3, x27
  46ae44:	lsl	x26, x0, #1
  46ae48:	mov	x0, x26
  46ae4c:	mov	x1, x27
  46ae50:	mov	x3, x4
  46ae54:	adds	x3, x0, x3
  46ae58:	mov	x4, x5
  46ae5c:	adc	x0, x1, x4
  46ae60:	str	x3, [x29, #112]
  46ae64:	str	x0, [x29, #120]
  46ae68:	ldp	x4, x5, [x29, #112]
  46ae6c:	mov	x0, x4
  46ae70:	lsr	x0, x0, #58
  46ae74:	mov	x1, x5
  46ae78:	lsl	x25, x1, #6
  46ae7c:	orr	x25, x0, x25
  46ae80:	mov	x0, x4
  46ae84:	lsl	x24, x0, #6
  46ae88:	sxtw	x1, w2
  46ae8c:	mov	x0, x1
  46ae90:	lsl	x0, x0, #1
  46ae94:	add	x0, x0, x1
  46ae98:	lsl	x0, x0, #3
  46ae9c:	sxtw	x0, w2
  46aea0:	str	x0, [x29, #160]
  46aea4:	str	xzr, [x29, #168]
  46aea8:	ldp	x4, x5, [x29, #160]
  46aeac:	mov	x0, x4
  46aeb0:	mov	x1, x5
  46aeb4:	lsr	x3, x0, #63
  46aeb8:	lsl	x23, x1, #1
  46aebc:	orr	x23, x3, x23
  46aec0:	lsl	x22, x0, #1
  46aec4:	mov	x0, x22
  46aec8:	mov	x1, x23
  46aecc:	mov	x3, x4
  46aed0:	adds	x3, x0, x3
  46aed4:	mov	x4, x5
  46aed8:	adc	x0, x1, x4
  46aedc:	str	x3, [x29, #96]
  46aee0:	str	x0, [x29, #104]
  46aee4:	ldp	x4, x5, [x29, #96]
  46aee8:	mov	x0, x4
  46aeec:	lsr	x0, x0, #58
  46aef0:	mov	x1, x5
  46aef4:	lsl	x21, x1, #6
  46aef8:	orr	x21, x0, x21
  46aefc:	mov	x0, x4
  46af00:	lsl	x20, x0, #6
  46af04:	sxtw	x1, w2
  46af08:	mov	x0, x1
  46af0c:	lsl	x0, x0, #1
  46af10:	add	x0, x0, x1
  46af14:	lsl	x0, x0, #3
  46af18:	add	x0, x0, #0xf
  46af1c:	lsr	x0, x0, #4
  46af20:	lsl	x0, x0, #4
  46af24:	sub	sp, sp, x0
  46af28:	mov	x0, sp
  46af2c:	add	x0, x0, #0x7
  46af30:	lsr	x0, x0, #3
  46af34:	lsl	x0, x0, #3
  46af38:	str	x0, [x29, #368]
  46af3c:	ldr	w0, [x29, #324]
  46af40:	sxtw	x1, w0
  46af44:	sub	x1, x1, #0x1
  46af48:	str	x1, [x29, #360]
  46af4c:	sxtw	x1, w0
  46af50:	str	x1, [x29, #144]
  46af54:	str	xzr, [x29, #152]
  46af58:	ldp	x2, x3, [x29, #144]
  46af5c:	mov	x1, x2
  46af60:	lsr	x1, x1, #58
  46af64:	mov	x4, x3
  46af68:	lsl	x4, x4, #6
  46af6c:	str	x4, [x29, #216]
  46af70:	ldr	x4, [x29, #216]
  46af74:	orr	x1, x1, x4
  46af78:	str	x1, [x29, #216]
  46af7c:	mov	x1, x2
  46af80:	lsl	x1, x1, #6
  46af84:	str	x1, [x29, #208]
  46af88:	sxtw	x1, w0
  46af8c:	str	x1, [x29, #128]
  46af90:	str	xzr, [x29, #136]
  46af94:	ldp	x2, x3, [x29, #128]
  46af98:	mov	x1, x2
  46af9c:	lsr	x1, x1, #58
  46afa0:	mov	x4, x3
  46afa4:	lsl	x4, x4, #6
  46afa8:	str	x4, [x29, #200]
  46afac:	ldr	x4, [x29, #200]
  46afb0:	orr	x1, x1, x4
  46afb4:	str	x1, [x29, #200]
  46afb8:	mov	x1, x2
  46afbc:	lsl	x1, x1, #6
  46afc0:	str	x1, [x29, #192]
  46afc4:	sxtw	x0, w0
  46afc8:	lsl	x0, x0, #3
  46afcc:	add	x0, x0, #0xf
  46afd0:	lsr	x0, x0, #4
  46afd4:	lsl	x0, x0, #4
  46afd8:	sub	sp, sp, x0
  46afdc:	mov	x0, sp
  46afe0:	add	x0, x0, #0x7
  46afe4:	lsr	x0, x0, #3
  46afe8:	lsl	x0, x0, #3
  46afec:	str	x0, [x29, #352]
  46aff0:	ldr	x0, [x29, #368]
  46aff4:	str	x0, [x29, #296]
  46aff8:	ldr	x0, [x29, #352]
  46affc:	str	x0, [x29, #312]
  46b000:	add	x0, x29, #0x108
  46b004:	mov	w1, #0x1                   	// #1
  46b008:	bl	461344 <ferror@plt+0x5e9d4>
  46b00c:	str	x0, [x29, #384]
  46b010:	str	wzr, [x29, #396]
  46b014:	b	46b0c8 <ferror@plt+0x68758>
  46b018:	ldr	x0, [x29, #384]
  46b01c:	ldr	w0, [x0]
  46b020:	cmp	w0, #0x8
  46b024:	b.eq	46b0a8 <ferror@plt+0x68738>  // b.none
  46b028:	cmp	w0, #0x8
  46b02c:	b.hi	46b060 <ferror@plt+0x686f0>  // b.pmore
  46b030:	cmp	w0, #0x7
  46b034:	b.eq	46b088 <ferror@plt+0x68718>  // b.none
  46b038:	cmp	w0, #0x7
  46b03c:	b.hi	46b060 <ferror@plt+0x686f0>  // b.pmore
  46b040:	cmp	w0, #0x2
  46b044:	b.hi	46b054 <ferror@plt+0x686e4>  // b.pmore
  46b048:	cmp	w0, #0x0
  46b04c:	b.ne	46b078 <ferror@plt+0x68708>  // b.any
  46b050:	b	46b060 <ferror@plt+0x686f0>
  46b054:	sub	w0, w0, #0x3
  46b058:	cmp	w0, #0x1
  46b05c:	b.ls	46b068 <ferror@plt+0x686f8>  // b.plast
  46b060:	str	xzr, [x29, #384]
  46b064:	b	46b0c8 <ferror@plt+0x68758>
  46b068:	ldr	x0, [x29, #384]
  46b06c:	ldr	x0, [x0, #8]
  46b070:	str	x0, [x29, #384]
  46b074:	b	46b0c8 <ferror@plt+0x68758>
  46b078:	ldr	x0, [x29, #384]
  46b07c:	ldr	x0, [x0, #16]
  46b080:	str	x0, [x29, #384]
  46b084:	b	46b0c8 <ferror@plt+0x68758>
  46b088:	ldr	x0, [x29, #384]
  46b08c:	ldr	w1, [x0, #8]
  46b090:	ldr	x0, [x29, #240]
  46b094:	str	w1, [x0]
  46b098:	mov	w0, #0x1                   	// #1
  46b09c:	str	w0, [x29, #396]
  46b0a0:	str	xzr, [x29, #384]
  46b0a4:	b	46b0c8 <ferror@plt+0x68758>
  46b0a8:	ldr	x0, [x29, #384]
  46b0ac:	ldr	w1, [x0, #8]
  46b0b0:	ldr	x0, [x29, #232]
  46b0b4:	str	w1, [x0]
  46b0b8:	mov	w0, #0x1                   	// #1
  46b0bc:	str	w0, [x29, #396]
  46b0c0:	str	xzr, [x29, #384]
  46b0c4:	nop
  46b0c8:	ldr	x0, [x29, #384]
  46b0cc:	cmp	x0, #0x0
  46b0d0:	b.ne	46b018 <ferror@plt+0x686a8>  // b.any
  46b0d4:	mov	sp, x19
  46b0d8:	ldr	w0, [x29, #396]
  46b0dc:	mov	sp, x29
  46b0e0:	ldp	x19, x20, [sp, #16]
  46b0e4:	ldp	x21, x22, [sp, #32]
  46b0e8:	ldp	x23, x24, [sp, #48]
  46b0ec:	ldp	x25, x26, [sp, #64]
  46b0f0:	ldr	x27, [sp, #80]
  46b0f4:	ldp	x29, x30, [sp], #400
  46b0f8:	ret
  46b0fc:	stp	x29, x30, [sp, #-48]!
  46b100:	mov	x29, sp
  46b104:	str	x0, [sp, #24]
  46b108:	add	x1, sp, #0x28
  46b10c:	add	x0, sp, #0x2c
  46b110:	mov	x2, x1
  46b114:	mov	x1, x0
  46b118:	ldr	x0, [sp, #24]
  46b11c:	bl	46adac <ferror@plt+0x6843c>
  46b120:	cmp	w0, #0x0
  46b124:	b.ne	46b130 <ferror@plt+0x687c0>  // b.any
  46b128:	mov	w0, #0x0                   	// #0
  46b12c:	b	46b134 <ferror@plt+0x687c4>
  46b130:	ldr	w0, [sp, #44]
  46b134:	ldp	x29, x30, [sp], #48
  46b138:	ret
  46b13c:	stp	x29, x30, [sp, #-48]!
  46b140:	mov	x29, sp
  46b144:	str	x0, [sp, #24]
  46b148:	add	x1, sp, #0x28
  46b14c:	add	x0, sp, #0x2c
  46b150:	mov	x2, x1
  46b154:	mov	x1, x0
  46b158:	ldr	x0, [sp, #24]
  46b15c:	bl	46adac <ferror@plt+0x6843c>
  46b160:	cmp	w0, #0x0
  46b164:	b.ne	46b170 <ferror@plt+0x68800>  // b.any
  46b168:	mov	w0, #0x0                   	// #0
  46b16c:	b	46b174 <ferror@plt+0x68804>
  46b170:	ldr	w0, [sp, #40]
  46b174:	ldp	x29, x30, [sp], #48
  46b178:	ret
  46b17c:	sub	sp, sp, #0x10
  46b180:	str	x0, [sp, #8]
  46b184:	ldr	x0, [sp, #8]
  46b188:	mov	w1, #0x2301                	// #8961
  46b18c:	movk	w1, #0x6745, lsl #16
  46b190:	str	w1, [x0]
  46b194:	ldr	x0, [sp, #8]
  46b198:	mov	w1, #0xab89                	// #43913
  46b19c:	movk	w1, #0xefcd, lsl #16
  46b1a0:	str	w1, [x0, #4]
  46b1a4:	ldr	x0, [sp, #8]
  46b1a8:	mov	w1, #0xdcfe                	// #56574
  46b1ac:	movk	w1, #0x98ba, lsl #16
  46b1b0:	str	w1, [x0, #8]
  46b1b4:	ldr	x0, [sp, #8]
  46b1b8:	mov	w1, #0x5476                	// #21622
  46b1bc:	movk	w1, #0x1032, lsl #16
  46b1c0:	str	w1, [x0, #12]
  46b1c4:	ldr	x0, [sp, #8]
  46b1c8:	str	wzr, [x0, #20]
  46b1cc:	ldr	x0, [sp, #8]
  46b1d0:	ldr	w1, [x0, #20]
  46b1d4:	ldr	x0, [sp, #8]
  46b1d8:	str	w1, [x0, #16]
  46b1dc:	ldr	x0, [sp, #8]
  46b1e0:	str	wzr, [x0, #24]
  46b1e4:	nop
  46b1e8:	add	sp, sp, #0x10
  46b1ec:	ret
  46b1f0:	sub	sp, sp, #0x20
  46b1f4:	str	x0, [sp, #8]
  46b1f8:	str	x1, [sp]
  46b1fc:	ldr	x0, [sp, #8]
  46b200:	ldr	w0, [x0]
  46b204:	str	w0, [sp, #16]
  46b208:	ldr	x0, [sp, #8]
  46b20c:	ldr	w0, [x0, #4]
  46b210:	str	w0, [sp, #20]
  46b214:	ldr	x0, [sp, #8]
  46b218:	ldr	w0, [x0, #8]
  46b21c:	str	w0, [sp, #24]
  46b220:	ldr	x0, [sp, #8]
  46b224:	ldr	w0, [x0, #12]
  46b228:	str	w0, [sp, #28]
  46b22c:	ldp	x0, x1, [sp, #16]
  46b230:	ldr	x2, [sp]
  46b234:	stp	x0, x1, [x2]
  46b238:	ldr	x0, [sp]
  46b23c:	add	sp, sp, #0x20
  46b240:	ret
  46b244:	stp	x29, x30, [sp, #-64]!
  46b248:	mov	x29, sp
  46b24c:	str	x0, [sp, #24]
  46b250:	str	x1, [sp, #16]
  46b254:	ldr	x0, [sp, #24]
  46b258:	ldr	w0, [x0, #24]
  46b25c:	str	w0, [sp, #60]
  46b260:	ldr	x0, [sp, #24]
  46b264:	ldr	w1, [x0, #16]
  46b268:	ldr	w0, [sp, #60]
  46b26c:	add	w1, w1, w0
  46b270:	ldr	x0, [sp, #24]
  46b274:	str	w1, [x0, #16]
  46b278:	ldr	x0, [sp, #24]
  46b27c:	ldr	w0, [x0, #16]
  46b280:	ldr	w1, [sp, #60]
  46b284:	cmp	w1, w0
  46b288:	b.ls	46b2a0 <ferror@plt+0x68930>  // b.plast
  46b28c:	ldr	x0, [sp, #24]
  46b290:	ldr	w0, [x0, #20]
  46b294:	add	w1, w0, #0x1
  46b298:	ldr	x0, [sp, #24]
  46b29c:	str	w1, [x0, #20]
  46b2a0:	ldr	w0, [sp, #60]
  46b2a4:	cmp	w0, #0x37
  46b2a8:	b.ls	46b2c0 <ferror@plt+0x68950>  // b.plast
  46b2ac:	mov	w1, #0x78                  	// #120
  46b2b0:	ldr	w0, [sp, #60]
  46b2b4:	sub	w0, w1, w0
  46b2b8:	mov	w0, w0
  46b2bc:	b	46b2d0 <ferror@plt+0x68960>
  46b2c0:	mov	w1, #0x38                  	// #56
  46b2c4:	ldr	w0, [sp, #60]
  46b2c8:	sub	w0, w1, w0
  46b2cc:	mov	w0, w0
  46b2d0:	str	x0, [sp, #48]
  46b2d4:	ldr	w0, [sp, #60]
  46b2d8:	add	x0, x0, #0x10
  46b2dc:	ldr	x1, [sp, #24]
  46b2e0:	add	x0, x1, x0
  46b2e4:	add	x3, x0, #0xc
  46b2e8:	ldr	x2, [sp, #48]
  46b2ec:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46b2f0:	add	x1, x0, #0x130
  46b2f4:	mov	x0, x3
  46b2f8:	bl	4022e0 <memcpy@plt>
  46b2fc:	ldr	x0, [sp, #24]
  46b300:	ldr	w0, [x0, #16]
  46b304:	lsl	w0, w0, #3
  46b308:	str	w0, [sp, #44]
  46b30c:	ldr	w1, [sp, #60]
  46b310:	ldr	x0, [sp, #48]
  46b314:	add	x0, x1, x0
  46b318:	add	x0, x0, #0x10
  46b31c:	ldr	x1, [sp, #24]
  46b320:	add	x0, x1, x0
  46b324:	add	x0, x0, #0xc
  46b328:	ldr	w1, [sp, #44]
  46b32c:	str	w1, [x0]
  46b330:	ldr	x0, [sp, #24]
  46b334:	ldr	w0, [x0, #20]
  46b338:	lsl	w1, w0, #3
  46b33c:	ldr	x0, [sp, #24]
  46b340:	ldr	w0, [x0, #16]
  46b344:	lsr	w0, w0, #29
  46b348:	orr	w0, w1, w0
  46b34c:	str	w0, [sp, #44]
  46b350:	ldr	w1, [sp, #60]
  46b354:	ldr	x0, [sp, #48]
  46b358:	add	x0, x1, x0
  46b35c:	add	x0, x0, #0x4
  46b360:	add	x0, x0, #0x10
  46b364:	ldr	x1, [sp, #24]
  46b368:	add	x0, x1, x0
  46b36c:	add	x0, x0, #0xc
  46b370:	ldr	w1, [sp, #44]
  46b374:	str	w1, [x0]
  46b378:	ldr	x0, [sp, #24]
  46b37c:	add	x3, x0, #0x1c
  46b380:	ldr	w1, [sp, #60]
  46b384:	ldr	x0, [sp, #48]
  46b388:	add	x0, x1, x0
  46b38c:	add	x0, x0, #0x8
  46b390:	ldr	x2, [sp, #24]
  46b394:	mov	x1, x0
  46b398:	mov	x0, x3
  46b39c:	bl	46b740 <ferror@plt+0x68dd0>
  46b3a0:	ldr	x1, [sp, #16]
  46b3a4:	ldr	x0, [sp, #24]
  46b3a8:	bl	46b1f0 <ferror@plt+0x68880>
  46b3ac:	ldp	x29, x30, [sp], #64
  46b3b0:	ret
  46b3b4:	mov	x12, #0x1120                	// #4384
  46b3b8:	sub	sp, sp, x12
  46b3bc:	stp	x29, x30, [sp]
  46b3c0:	mov	x29, sp
  46b3c4:	str	x0, [sp, #24]
  46b3c8:	str	x1, [sp, #16]
  46b3cc:	add	x0, sp, #0x1, lsl #12
  46b3d0:	add	x0, x0, #0x70
  46b3d4:	bl	46b17c <ferror@plt+0x6880c>
  46b3d8:	str	xzr, [sp, #4376]
  46b3dc:	add	x1, sp, #0x28
  46b3e0:	ldr	x0, [sp, #4376]
  46b3e4:	add	x4, x1, x0
  46b3e8:	mov	x1, #0x1000                	// #4096
  46b3ec:	ldr	x0, [sp, #4376]
  46b3f0:	sub	x0, x1, x0
  46b3f4:	ldr	x3, [sp, #24]
  46b3f8:	mov	x2, x0
  46b3fc:	mov	x1, #0x1                   	// #1
  46b400:	mov	x0, x4
  46b404:	bl	402700 <fread@plt>
  46b408:	str	x0, [sp, #4368]
  46b40c:	ldr	x1, [sp, #4376]
  46b410:	ldr	x0, [sp, #4368]
  46b414:	add	x0, x1, x0
  46b418:	str	x0, [sp, #4376]
  46b41c:	ldr	x0, [sp, #4376]
  46b420:	cmp	x0, #0xfff
  46b424:	b.hi	46b434 <ferror@plt+0x68ac4>  // b.pmore
  46b428:	ldr	x0, [sp, #4368]
  46b42c:	cmp	x0, #0x0
  46b430:	b.ne	46b3dc <ferror@plt+0x68a6c>  // b.any
  46b434:	ldr	x0, [sp, #4368]
  46b438:	cmp	x0, #0x0
  46b43c:	b.ne	46b458 <ferror@plt+0x68ae8>  // b.any
  46b440:	ldr	x0, [sp, #24]
  46b444:	bl	402970 <ferror@plt>
  46b448:	cmp	w0, #0x0
  46b44c:	b.eq	46b458 <ferror@plt+0x68ae8>  // b.none
  46b450:	mov	w0, #0x1                   	// #1
  46b454:	b	46b4bc <ferror@plt+0x68b4c>
  46b458:	ldr	x0, [sp, #4368]
  46b45c:	cmp	x0, #0x0
  46b460:	b.eq	46b480 <ferror@plt+0x68b10>  // b.none
  46b464:	add	x1, sp, #0x1, lsl #12
  46b468:	add	x1, x1, #0x70
  46b46c:	add	x0, sp, #0x28
  46b470:	mov	x2, x1
  46b474:	mov	x1, #0x1000                	// #4096
  46b478:	bl	46b740 <ferror@plt+0x68dd0>
  46b47c:	b	46b3d8 <ferror@plt+0x68a68>
  46b480:	nop
  46b484:	ldr	x0, [sp, #4376]
  46b488:	cmp	x0, #0x0
  46b48c:	b.eq	46b4a8 <ferror@plt+0x68b38>  // b.none
  46b490:	add	x1, sp, #0x1, lsl #12
  46b494:	add	x1, x1, #0x70
  46b498:	add	x0, sp, #0x28
  46b49c:	mov	x2, x1
  46b4a0:	ldr	x1, [sp, #4376]
  46b4a4:	bl	46b510 <ferror@plt+0x68ba0>
  46b4a8:	add	x0, sp, #0x1, lsl #12
  46b4ac:	add	x0, x0, #0x70
  46b4b0:	ldr	x1, [sp, #16]
  46b4b4:	bl	46b244 <ferror@plt+0x688d4>
  46b4b8:	mov	w0, #0x0                   	// #0
  46b4bc:	ldp	x29, x30, [sp]
  46b4c0:	mov	x12, #0x1120                	// #4384
  46b4c4:	add	sp, sp, x12
  46b4c8:	ret
  46b4cc:	stp	x29, x30, [sp, #-208]!
  46b4d0:	mov	x29, sp
  46b4d4:	str	x0, [sp, #40]
  46b4d8:	str	x1, [sp, #32]
  46b4dc:	str	x2, [sp, #24]
  46b4e0:	add	x0, sp, #0x30
  46b4e4:	bl	46b17c <ferror@plt+0x6880c>
  46b4e8:	add	x0, sp, #0x30
  46b4ec:	mov	x2, x0
  46b4f0:	ldr	x1, [sp, #32]
  46b4f4:	ldr	x0, [sp, #40]
  46b4f8:	bl	46b510 <ferror@plt+0x68ba0>
  46b4fc:	add	x0, sp, #0x30
  46b500:	ldr	x1, [sp, #24]
  46b504:	bl	46b244 <ferror@plt+0x688d4>
  46b508:	ldp	x29, x30, [sp], #208
  46b50c:	ret
  46b510:	stp	x29, x30, [sp, #-64]!
  46b514:	mov	x29, sp
  46b518:	str	x0, [sp, #40]
  46b51c:	str	x1, [sp, #32]
  46b520:	str	x2, [sp, #24]
  46b524:	ldr	x0, [sp, #24]
  46b528:	ldr	w0, [x0, #24]
  46b52c:	cmp	w0, #0x0
  46b530:	b.eq	46b65c <ferror@plt+0x68cec>  // b.none
  46b534:	ldr	x0, [sp, #24]
  46b538:	ldr	w0, [x0, #24]
  46b53c:	mov	w0, w0
  46b540:	str	x0, [sp, #56]
  46b544:	mov	x1, #0x80                  	// #128
  46b548:	ldr	x0, [sp, #56]
  46b54c:	sub	x0, x1, x0
  46b550:	ldr	x2, [sp, #32]
  46b554:	ldr	x1, [sp, #32]
  46b558:	cmp	x2, x0
  46b55c:	csel	x0, x1, x0, ls  // ls = plast
  46b560:	str	x0, [sp, #48]
  46b564:	ldr	x0, [sp, #56]
  46b568:	add	x0, x0, #0x10
  46b56c:	ldr	x1, [sp, #24]
  46b570:	add	x0, x1, x0
  46b574:	add	x0, x0, #0xc
  46b578:	ldr	x2, [sp, #48]
  46b57c:	ldr	x1, [sp, #40]
  46b580:	bl	4022e0 <memcpy@plt>
  46b584:	ldr	x0, [sp, #24]
  46b588:	ldr	w0, [x0, #24]
  46b58c:	ldr	x1, [sp, #48]
  46b590:	add	w1, w0, w1
  46b594:	ldr	x0, [sp, #24]
  46b598:	str	w1, [x0, #24]
  46b59c:	ldr	x1, [sp, #56]
  46b5a0:	ldr	x0, [sp, #48]
  46b5a4:	add	x0, x1, x0
  46b5a8:	cmp	x0, #0x40
  46b5ac:	b.ls	46b63c <ferror@plt+0x68ccc>  // b.plast
  46b5b0:	ldr	x0, [sp, #24]
  46b5b4:	add	x3, x0, #0x1c
  46b5b8:	ldr	x1, [sp, #56]
  46b5bc:	ldr	x0, [sp, #48]
  46b5c0:	add	x0, x1, x0
  46b5c4:	and	x0, x0, #0xffffffffffffffc0
  46b5c8:	ldr	x2, [sp, #24]
  46b5cc:	mov	x1, x0
  46b5d0:	mov	x0, x3
  46b5d4:	bl	46b740 <ferror@plt+0x68dd0>
  46b5d8:	ldr	x0, [sp, #24]
  46b5dc:	add	x3, x0, #0x1c
  46b5e0:	ldr	x1, [sp, #56]
  46b5e4:	ldr	x0, [sp, #48]
  46b5e8:	add	x0, x1, x0
  46b5ec:	and	x0, x0, #0xffffffffffffffc0
  46b5f0:	add	x0, x0, #0x10
  46b5f4:	ldr	x1, [sp, #24]
  46b5f8:	add	x0, x1, x0
  46b5fc:	add	x4, x0, #0xc
  46b600:	ldr	x1, [sp, #56]
  46b604:	ldr	x0, [sp, #48]
  46b608:	add	x0, x1, x0
  46b60c:	and	x0, x0, #0x3f
  46b610:	mov	x2, x0
  46b614:	mov	x1, x4
  46b618:	mov	x0, x3
  46b61c:	bl	4022e0 <memcpy@plt>
  46b620:	ldr	x0, [sp, #56]
  46b624:	mov	w1, w0
  46b628:	ldr	x0, [sp, #48]
  46b62c:	add	w0, w1, w0
  46b630:	and	w1, w0, #0x3f
  46b634:	ldr	x0, [sp, #24]
  46b638:	str	w1, [x0, #24]
  46b63c:	ldr	x1, [sp, #40]
  46b640:	ldr	x0, [sp, #48]
  46b644:	add	x0, x1, x0
  46b648:	str	x0, [sp, #40]
  46b64c:	ldr	x1, [sp, #32]
  46b650:	ldr	x0, [sp, #48]
  46b654:	sub	x0, x1, x0
  46b658:	str	x0, [sp, #32]
  46b65c:	ldr	x0, [sp, #32]
  46b660:	cmp	x0, #0x40
  46b664:	b.ls	46b704 <ferror@plt+0x68d94>  // b.plast
  46b668:	ldr	x0, [sp, #40]
  46b66c:	and	x0, x0, #0x3
  46b670:	cmp	x0, #0x0
  46b674:	b.eq	46b6cc <ferror@plt+0x68d5c>  // b.none
  46b678:	b	46b6bc <ferror@plt+0x68d4c>
  46b67c:	ldr	x0, [sp, #24]
  46b680:	add	x0, x0, #0x1c
  46b684:	mov	x2, #0x40                  	// #64
  46b688:	ldr	x1, [sp, #40]
  46b68c:	bl	4022e0 <memcpy@plt>
  46b690:	ldr	x0, [sp, #24]
  46b694:	add	x0, x0, #0x1c
  46b698:	ldr	x2, [sp, #24]
  46b69c:	mov	x1, #0x40                  	// #64
  46b6a0:	bl	46b740 <ferror@plt+0x68dd0>
  46b6a4:	ldr	x0, [sp, #40]
  46b6a8:	add	x0, x0, #0x40
  46b6ac:	str	x0, [sp, #40]
  46b6b0:	ldr	x0, [sp, #32]
  46b6b4:	sub	x0, x0, #0x40
  46b6b8:	str	x0, [sp, #32]
  46b6bc:	ldr	x0, [sp, #32]
  46b6c0:	cmp	x0, #0x40
  46b6c4:	b.hi	46b67c <ferror@plt+0x68d0c>  // b.pmore
  46b6c8:	b	46b704 <ferror@plt+0x68d94>
  46b6cc:	ldr	x0, [sp, #32]
  46b6d0:	and	x0, x0, #0xffffffffffffffc0
  46b6d4:	ldr	x2, [sp, #24]
  46b6d8:	mov	x1, x0
  46b6dc:	ldr	x0, [sp, #40]
  46b6e0:	bl	46b740 <ferror@plt+0x68dd0>
  46b6e4:	ldr	x0, [sp, #32]
  46b6e8:	and	x0, x0, #0xffffffffffffffc0
  46b6ec:	ldr	x1, [sp, #40]
  46b6f0:	add	x0, x1, x0
  46b6f4:	str	x0, [sp, #40]
  46b6f8:	ldr	x0, [sp, #32]
  46b6fc:	and	x0, x0, #0x3f
  46b700:	str	x0, [sp, #32]
  46b704:	ldr	x0, [sp, #32]
  46b708:	cmp	x0, #0x0
  46b70c:	b.eq	46b734 <ferror@plt+0x68dc4>  // b.none
  46b710:	ldr	x0, [sp, #24]
  46b714:	add	x0, x0, #0x1c
  46b718:	ldr	x2, [sp, #32]
  46b71c:	ldr	x1, [sp, #40]
  46b720:	bl	4022e0 <memcpy@plt>
  46b724:	ldr	x0, [sp, #32]
  46b728:	mov	w1, w0
  46b72c:	ldr	x0, [sp, #24]
  46b730:	str	w1, [x0, #24]
  46b734:	nop
  46b738:	ldp	x29, x30, [sp], #64
  46b73c:	ret
  46b740:	sub	sp, sp, #0xa0
  46b744:	str	x0, [sp, #24]
  46b748:	str	x1, [sp, #16]
  46b74c:	str	x2, [sp, #8]
  46b750:	ldr	x0, [sp, #24]
  46b754:	str	x0, [sp, #152]
  46b758:	ldr	x0, [sp, #16]
  46b75c:	lsr	x0, x0, #2
  46b760:	str	x0, [sp, #128]
  46b764:	ldr	x0, [sp, #128]
  46b768:	lsl	x0, x0, #2
  46b76c:	ldr	x1, [sp, #152]
  46b770:	add	x0, x1, x0
  46b774:	str	x0, [sp, #120]
  46b778:	ldr	x0, [sp, #8]
  46b77c:	ldr	w0, [x0]
  46b780:	str	w0, [sp, #148]
  46b784:	ldr	x0, [sp, #8]
  46b788:	ldr	w0, [x0, #4]
  46b78c:	str	w0, [sp, #144]
  46b790:	ldr	x0, [sp, #8]
  46b794:	ldr	w0, [x0, #8]
  46b798:	str	w0, [sp, #140]
  46b79c:	ldr	x0, [sp, #8]
  46b7a0:	ldr	w0, [x0, #12]
  46b7a4:	str	w0, [sp, #136]
  46b7a8:	ldr	x0, [sp, #8]
  46b7ac:	ldr	w0, [x0, #16]
  46b7b0:	ldr	x1, [sp, #16]
  46b7b4:	add	w1, w0, w1
  46b7b8:	ldr	x0, [sp, #8]
  46b7bc:	str	w1, [x0, #16]
  46b7c0:	ldr	x0, [sp, #8]
  46b7c4:	ldr	w1, [x0, #20]
  46b7c8:	ldr	x0, [sp, #16]
  46b7cc:	lsr	x0, x0, #32
  46b7d0:	mov	w3, w0
  46b7d4:	ldr	x0, [sp, #8]
  46b7d8:	ldr	w0, [x0, #16]
  46b7dc:	mov	w0, w0
  46b7e0:	ldr	x2, [sp, #16]
  46b7e4:	cmp	x2, x0
  46b7e8:	cset	w0, hi  // hi = pmore
  46b7ec:	and	w0, w0, #0xff
  46b7f0:	add	w0, w3, w0
  46b7f4:	add	w1, w1, w0
  46b7f8:	ldr	x0, [sp, #8]
  46b7fc:	str	w1, [x0, #20]
  46b800:	b	46cfe8 <ferror@plt+0x6a678>
  46b804:	add	x0, sp, #0x20
  46b808:	str	x0, [sp, #112]
  46b80c:	ldr	w0, [sp, #148]
  46b810:	str	w0, [sp, #108]
  46b814:	ldr	w0, [sp, #144]
  46b818:	str	w0, [sp, #104]
  46b81c:	ldr	w0, [sp, #140]
  46b820:	str	w0, [sp, #100]
  46b824:	ldr	w0, [sp, #136]
  46b828:	str	w0, [sp, #96]
  46b82c:	ldr	w1, [sp, #140]
  46b830:	ldr	w0, [sp, #136]
  46b834:	eor	w1, w1, w0
  46b838:	ldr	w0, [sp, #144]
  46b83c:	and	w1, w1, w0
  46b840:	ldr	w0, [sp, #136]
  46b844:	eor	w1, w1, w0
  46b848:	ldr	x0, [sp, #112]
  46b84c:	add	x2, x0, #0x4
  46b850:	str	x2, [sp, #112]
  46b854:	ldr	x2, [sp, #152]
  46b858:	ldr	w2, [x2]
  46b85c:	str	w2, [x0]
  46b860:	ldr	w0, [x0]
  46b864:	add	w1, w1, w0
  46b868:	mov	w0, #0xa478                	// #42104
  46b86c:	movk	w0, #0xd76a, lsl #16
  46b870:	add	w0, w1, w0
  46b874:	ldr	w1, [sp, #148]
  46b878:	add	w0, w1, w0
  46b87c:	str	w0, [sp, #148]
  46b880:	ldr	x0, [sp, #152]
  46b884:	add	x0, x0, #0x4
  46b888:	str	x0, [sp, #152]
  46b88c:	ldr	w0, [sp, #148]
  46b890:	ror	w0, w0, #25
  46b894:	str	w0, [sp, #148]
  46b898:	ldr	w1, [sp, #148]
  46b89c:	ldr	w0, [sp, #144]
  46b8a0:	add	w0, w1, w0
  46b8a4:	str	w0, [sp, #148]
  46b8a8:	ldr	w1, [sp, #144]
  46b8ac:	ldr	w0, [sp, #140]
  46b8b0:	eor	w1, w1, w0
  46b8b4:	ldr	w0, [sp, #148]
  46b8b8:	and	w1, w1, w0
  46b8bc:	ldr	w0, [sp, #140]
  46b8c0:	eor	w1, w1, w0
  46b8c4:	ldr	x0, [sp, #112]
  46b8c8:	add	x2, x0, #0x4
  46b8cc:	str	x2, [sp, #112]
  46b8d0:	ldr	x2, [sp, #152]
  46b8d4:	ldr	w2, [x2]
  46b8d8:	str	w2, [x0]
  46b8dc:	ldr	w0, [x0]
  46b8e0:	add	w1, w1, w0
  46b8e4:	mov	w0, #0xb756                	// #46934
  46b8e8:	movk	w0, #0xe8c7, lsl #16
  46b8ec:	add	w0, w1, w0
  46b8f0:	ldr	w1, [sp, #136]
  46b8f4:	add	w0, w1, w0
  46b8f8:	str	w0, [sp, #136]
  46b8fc:	ldr	x0, [sp, #152]
  46b900:	add	x0, x0, #0x4
  46b904:	str	x0, [sp, #152]
  46b908:	ldr	w0, [sp, #136]
  46b90c:	ror	w0, w0, #20
  46b910:	str	w0, [sp, #136]
  46b914:	ldr	w1, [sp, #136]
  46b918:	ldr	w0, [sp, #148]
  46b91c:	add	w0, w1, w0
  46b920:	str	w0, [sp, #136]
  46b924:	ldr	w1, [sp, #148]
  46b928:	ldr	w0, [sp, #144]
  46b92c:	eor	w1, w1, w0
  46b930:	ldr	w0, [sp, #136]
  46b934:	and	w1, w1, w0
  46b938:	ldr	w0, [sp, #144]
  46b93c:	eor	w1, w1, w0
  46b940:	ldr	x0, [sp, #112]
  46b944:	add	x2, x0, #0x4
  46b948:	str	x2, [sp, #112]
  46b94c:	ldr	x2, [sp, #152]
  46b950:	ldr	w2, [x2]
  46b954:	str	w2, [x0]
  46b958:	ldr	w0, [x0]
  46b95c:	add	w1, w1, w0
  46b960:	mov	w0, #0x70db                	// #28891
  46b964:	movk	w0, #0x2420, lsl #16
  46b968:	add	w0, w1, w0
  46b96c:	ldr	w1, [sp, #140]
  46b970:	add	w0, w1, w0
  46b974:	str	w0, [sp, #140]
  46b978:	ldr	x0, [sp, #152]
  46b97c:	add	x0, x0, #0x4
  46b980:	str	x0, [sp, #152]
  46b984:	ldr	w0, [sp, #140]
  46b988:	ror	w0, w0, #15
  46b98c:	str	w0, [sp, #140]
  46b990:	ldr	w1, [sp, #140]
  46b994:	ldr	w0, [sp, #136]
  46b998:	add	w0, w1, w0
  46b99c:	str	w0, [sp, #140]
  46b9a0:	ldr	w1, [sp, #136]
  46b9a4:	ldr	w0, [sp, #148]
  46b9a8:	eor	w1, w1, w0
  46b9ac:	ldr	w0, [sp, #140]
  46b9b0:	and	w1, w1, w0
  46b9b4:	ldr	w0, [sp, #148]
  46b9b8:	eor	w1, w1, w0
  46b9bc:	ldr	x0, [sp, #112]
  46b9c0:	add	x2, x0, #0x4
  46b9c4:	str	x2, [sp, #112]
  46b9c8:	ldr	x2, [sp, #152]
  46b9cc:	ldr	w2, [x2]
  46b9d0:	str	w2, [x0]
  46b9d4:	ldr	w0, [x0]
  46b9d8:	add	w1, w1, w0
  46b9dc:	mov	w0, #0xceee                	// #52974
  46b9e0:	movk	w0, #0xc1bd, lsl #16
  46b9e4:	add	w0, w1, w0
  46b9e8:	ldr	w1, [sp, #144]
  46b9ec:	add	w0, w1, w0
  46b9f0:	str	w0, [sp, #144]
  46b9f4:	ldr	x0, [sp, #152]
  46b9f8:	add	x0, x0, #0x4
  46b9fc:	str	x0, [sp, #152]
  46ba00:	ldr	w0, [sp, #144]
  46ba04:	ror	w0, w0, #10
  46ba08:	str	w0, [sp, #144]
  46ba0c:	ldr	w1, [sp, #144]
  46ba10:	ldr	w0, [sp, #140]
  46ba14:	add	w0, w1, w0
  46ba18:	str	w0, [sp, #144]
  46ba1c:	ldr	w1, [sp, #140]
  46ba20:	ldr	w0, [sp, #136]
  46ba24:	eor	w1, w1, w0
  46ba28:	ldr	w0, [sp, #144]
  46ba2c:	and	w1, w1, w0
  46ba30:	ldr	w0, [sp, #136]
  46ba34:	eor	w1, w1, w0
  46ba38:	ldr	x0, [sp, #112]
  46ba3c:	add	x2, x0, #0x4
  46ba40:	str	x2, [sp, #112]
  46ba44:	ldr	x2, [sp, #152]
  46ba48:	ldr	w2, [x2]
  46ba4c:	str	w2, [x0]
  46ba50:	ldr	w0, [x0]
  46ba54:	add	w1, w1, w0
  46ba58:	mov	w0, #0xfaf                 	// #4015
  46ba5c:	movk	w0, #0xf57c, lsl #16
  46ba60:	add	w0, w1, w0
  46ba64:	ldr	w1, [sp, #148]
  46ba68:	add	w0, w1, w0
  46ba6c:	str	w0, [sp, #148]
  46ba70:	ldr	x0, [sp, #152]
  46ba74:	add	x0, x0, #0x4
  46ba78:	str	x0, [sp, #152]
  46ba7c:	ldr	w0, [sp, #148]
  46ba80:	ror	w0, w0, #25
  46ba84:	str	w0, [sp, #148]
  46ba88:	ldr	w1, [sp, #148]
  46ba8c:	ldr	w0, [sp, #144]
  46ba90:	add	w0, w1, w0
  46ba94:	str	w0, [sp, #148]
  46ba98:	ldr	w1, [sp, #144]
  46ba9c:	ldr	w0, [sp, #140]
  46baa0:	eor	w1, w1, w0
  46baa4:	ldr	w0, [sp, #148]
  46baa8:	and	w1, w1, w0
  46baac:	ldr	w0, [sp, #140]
  46bab0:	eor	w1, w1, w0
  46bab4:	ldr	x0, [sp, #112]
  46bab8:	add	x2, x0, #0x4
  46babc:	str	x2, [sp, #112]
  46bac0:	ldr	x2, [sp, #152]
  46bac4:	ldr	w2, [x2]
  46bac8:	str	w2, [x0]
  46bacc:	ldr	w0, [x0]
  46bad0:	add	w1, w1, w0
  46bad4:	mov	w0, #0xc62a                	// #50730
  46bad8:	movk	w0, #0x4787, lsl #16
  46badc:	add	w0, w1, w0
  46bae0:	ldr	w1, [sp, #136]
  46bae4:	add	w0, w1, w0
  46bae8:	str	w0, [sp, #136]
  46baec:	ldr	x0, [sp, #152]
  46baf0:	add	x0, x0, #0x4
  46baf4:	str	x0, [sp, #152]
  46baf8:	ldr	w0, [sp, #136]
  46bafc:	ror	w0, w0, #20
  46bb00:	str	w0, [sp, #136]
  46bb04:	ldr	w1, [sp, #136]
  46bb08:	ldr	w0, [sp, #148]
  46bb0c:	add	w0, w1, w0
  46bb10:	str	w0, [sp, #136]
  46bb14:	ldr	w1, [sp, #148]
  46bb18:	ldr	w0, [sp, #144]
  46bb1c:	eor	w1, w1, w0
  46bb20:	ldr	w0, [sp, #136]
  46bb24:	and	w1, w1, w0
  46bb28:	ldr	w0, [sp, #144]
  46bb2c:	eor	w1, w1, w0
  46bb30:	ldr	x0, [sp, #112]
  46bb34:	add	x2, x0, #0x4
  46bb38:	str	x2, [sp, #112]
  46bb3c:	ldr	x2, [sp, #152]
  46bb40:	ldr	w2, [x2]
  46bb44:	str	w2, [x0]
  46bb48:	ldr	w0, [x0]
  46bb4c:	add	w1, w1, w0
  46bb50:	mov	w0, #0x4613                	// #17939
  46bb54:	movk	w0, #0xa830, lsl #16
  46bb58:	add	w0, w1, w0
  46bb5c:	ldr	w1, [sp, #140]
  46bb60:	add	w0, w1, w0
  46bb64:	str	w0, [sp, #140]
  46bb68:	ldr	x0, [sp, #152]
  46bb6c:	add	x0, x0, #0x4
  46bb70:	str	x0, [sp, #152]
  46bb74:	ldr	w0, [sp, #140]
  46bb78:	ror	w0, w0, #15
  46bb7c:	str	w0, [sp, #140]
  46bb80:	ldr	w1, [sp, #140]
  46bb84:	ldr	w0, [sp, #136]
  46bb88:	add	w0, w1, w0
  46bb8c:	str	w0, [sp, #140]
  46bb90:	ldr	w1, [sp, #136]
  46bb94:	ldr	w0, [sp, #148]
  46bb98:	eor	w1, w1, w0
  46bb9c:	ldr	w0, [sp, #140]
  46bba0:	and	w1, w1, w0
  46bba4:	ldr	w0, [sp, #148]
  46bba8:	eor	w1, w1, w0
  46bbac:	ldr	x0, [sp, #112]
  46bbb0:	add	x2, x0, #0x4
  46bbb4:	str	x2, [sp, #112]
  46bbb8:	ldr	x2, [sp, #152]
  46bbbc:	ldr	w2, [x2]
  46bbc0:	str	w2, [x0]
  46bbc4:	ldr	w0, [x0]
  46bbc8:	add	w1, w1, w0
  46bbcc:	mov	w0, #0x9501                	// #38145
  46bbd0:	movk	w0, #0xfd46, lsl #16
  46bbd4:	add	w0, w1, w0
  46bbd8:	ldr	w1, [sp, #144]
  46bbdc:	add	w0, w1, w0
  46bbe0:	str	w0, [sp, #144]
  46bbe4:	ldr	x0, [sp, #152]
  46bbe8:	add	x0, x0, #0x4
  46bbec:	str	x0, [sp, #152]
  46bbf0:	ldr	w0, [sp, #144]
  46bbf4:	ror	w0, w0, #10
  46bbf8:	str	w0, [sp, #144]
  46bbfc:	ldr	w1, [sp, #144]
  46bc00:	ldr	w0, [sp, #140]
  46bc04:	add	w0, w1, w0
  46bc08:	str	w0, [sp, #144]
  46bc0c:	ldr	w1, [sp, #140]
  46bc10:	ldr	w0, [sp, #136]
  46bc14:	eor	w1, w1, w0
  46bc18:	ldr	w0, [sp, #144]
  46bc1c:	and	w1, w1, w0
  46bc20:	ldr	w0, [sp, #136]
  46bc24:	eor	w1, w1, w0
  46bc28:	ldr	x0, [sp, #112]
  46bc2c:	add	x2, x0, #0x4
  46bc30:	str	x2, [sp, #112]
  46bc34:	ldr	x2, [sp, #152]
  46bc38:	ldr	w2, [x2]
  46bc3c:	str	w2, [x0]
  46bc40:	ldr	w0, [x0]
  46bc44:	add	w1, w1, w0
  46bc48:	mov	w0, #0x98d8                	// #39128
  46bc4c:	movk	w0, #0x6980, lsl #16
  46bc50:	add	w0, w1, w0
  46bc54:	ldr	w1, [sp, #148]
  46bc58:	add	w0, w1, w0
  46bc5c:	str	w0, [sp, #148]
  46bc60:	ldr	x0, [sp, #152]
  46bc64:	add	x0, x0, #0x4
  46bc68:	str	x0, [sp, #152]
  46bc6c:	ldr	w0, [sp, #148]
  46bc70:	ror	w0, w0, #25
  46bc74:	str	w0, [sp, #148]
  46bc78:	ldr	w1, [sp, #148]
  46bc7c:	ldr	w0, [sp, #144]
  46bc80:	add	w0, w1, w0
  46bc84:	str	w0, [sp, #148]
  46bc88:	ldr	w1, [sp, #144]
  46bc8c:	ldr	w0, [sp, #140]
  46bc90:	eor	w1, w1, w0
  46bc94:	ldr	w0, [sp, #148]
  46bc98:	and	w1, w1, w0
  46bc9c:	ldr	w0, [sp, #140]
  46bca0:	eor	w1, w1, w0
  46bca4:	ldr	x0, [sp, #112]
  46bca8:	add	x2, x0, #0x4
  46bcac:	str	x2, [sp, #112]
  46bcb0:	ldr	x2, [sp, #152]
  46bcb4:	ldr	w2, [x2]
  46bcb8:	str	w2, [x0]
  46bcbc:	ldr	w0, [x0]
  46bcc0:	add	w1, w1, w0
  46bcc4:	mov	w0, #0xf7af                	// #63407
  46bcc8:	movk	w0, #0x8b44, lsl #16
  46bccc:	add	w0, w1, w0
  46bcd0:	ldr	w1, [sp, #136]
  46bcd4:	add	w0, w1, w0
  46bcd8:	str	w0, [sp, #136]
  46bcdc:	ldr	x0, [sp, #152]
  46bce0:	add	x0, x0, #0x4
  46bce4:	str	x0, [sp, #152]
  46bce8:	ldr	w0, [sp, #136]
  46bcec:	ror	w0, w0, #20
  46bcf0:	str	w0, [sp, #136]
  46bcf4:	ldr	w1, [sp, #136]
  46bcf8:	ldr	w0, [sp, #148]
  46bcfc:	add	w0, w1, w0
  46bd00:	str	w0, [sp, #136]
  46bd04:	ldr	w1, [sp, #148]
  46bd08:	ldr	w0, [sp, #144]
  46bd0c:	eor	w1, w1, w0
  46bd10:	ldr	w0, [sp, #136]
  46bd14:	and	w1, w1, w0
  46bd18:	ldr	w0, [sp, #144]
  46bd1c:	eor	w1, w1, w0
  46bd20:	ldr	x0, [sp, #112]
  46bd24:	add	x2, x0, #0x4
  46bd28:	str	x2, [sp, #112]
  46bd2c:	ldr	x2, [sp, #152]
  46bd30:	ldr	w2, [x2]
  46bd34:	str	w2, [x0]
  46bd38:	ldr	w0, [x0]
  46bd3c:	add	w1, w1, w0
  46bd40:	mov	w0, #0xffff5bb1            	// #-42063
  46bd44:	add	w0, w1, w0
  46bd48:	ldr	w1, [sp, #140]
  46bd4c:	add	w0, w1, w0
  46bd50:	str	w0, [sp, #140]
  46bd54:	ldr	x0, [sp, #152]
  46bd58:	add	x0, x0, #0x4
  46bd5c:	str	x0, [sp, #152]
  46bd60:	ldr	w0, [sp, #140]
  46bd64:	ror	w0, w0, #15
  46bd68:	str	w0, [sp, #140]
  46bd6c:	ldr	w1, [sp, #140]
  46bd70:	ldr	w0, [sp, #136]
  46bd74:	add	w0, w1, w0
  46bd78:	str	w0, [sp, #140]
  46bd7c:	ldr	w1, [sp, #136]
  46bd80:	ldr	w0, [sp, #148]
  46bd84:	eor	w1, w1, w0
  46bd88:	ldr	w0, [sp, #140]
  46bd8c:	and	w1, w1, w0
  46bd90:	ldr	w0, [sp, #148]
  46bd94:	eor	w1, w1, w0
  46bd98:	ldr	x0, [sp, #112]
  46bd9c:	add	x2, x0, #0x4
  46bda0:	str	x2, [sp, #112]
  46bda4:	ldr	x2, [sp, #152]
  46bda8:	ldr	w2, [x2]
  46bdac:	str	w2, [x0]
  46bdb0:	ldr	w0, [x0]
  46bdb4:	add	w1, w1, w0
  46bdb8:	mov	w0, #0xd7be                	// #55230
  46bdbc:	movk	w0, #0x895c, lsl #16
  46bdc0:	add	w0, w1, w0
  46bdc4:	ldr	w1, [sp, #144]
  46bdc8:	add	w0, w1, w0
  46bdcc:	str	w0, [sp, #144]
  46bdd0:	ldr	x0, [sp, #152]
  46bdd4:	add	x0, x0, #0x4
  46bdd8:	str	x0, [sp, #152]
  46bddc:	ldr	w0, [sp, #144]
  46bde0:	ror	w0, w0, #10
  46bde4:	str	w0, [sp, #144]
  46bde8:	ldr	w1, [sp, #144]
  46bdec:	ldr	w0, [sp, #140]
  46bdf0:	add	w0, w1, w0
  46bdf4:	str	w0, [sp, #144]
  46bdf8:	ldr	w1, [sp, #140]
  46bdfc:	ldr	w0, [sp, #136]
  46be00:	eor	w1, w1, w0
  46be04:	ldr	w0, [sp, #144]
  46be08:	and	w1, w1, w0
  46be0c:	ldr	w0, [sp, #136]
  46be10:	eor	w1, w1, w0
  46be14:	ldr	x0, [sp, #112]
  46be18:	add	x2, x0, #0x4
  46be1c:	str	x2, [sp, #112]
  46be20:	ldr	x2, [sp, #152]
  46be24:	ldr	w2, [x2]
  46be28:	str	w2, [x0]
  46be2c:	ldr	w0, [x0]
  46be30:	add	w1, w1, w0
  46be34:	mov	w0, #0x1122                	// #4386
  46be38:	movk	w0, #0x6b90, lsl #16
  46be3c:	add	w0, w1, w0
  46be40:	ldr	w1, [sp, #148]
  46be44:	add	w0, w1, w0
  46be48:	str	w0, [sp, #148]
  46be4c:	ldr	x0, [sp, #152]
  46be50:	add	x0, x0, #0x4
  46be54:	str	x0, [sp, #152]
  46be58:	ldr	w0, [sp, #148]
  46be5c:	ror	w0, w0, #25
  46be60:	str	w0, [sp, #148]
  46be64:	ldr	w1, [sp, #148]
  46be68:	ldr	w0, [sp, #144]
  46be6c:	add	w0, w1, w0
  46be70:	str	w0, [sp, #148]
  46be74:	ldr	w1, [sp, #144]
  46be78:	ldr	w0, [sp, #140]
  46be7c:	eor	w1, w1, w0
  46be80:	ldr	w0, [sp, #148]
  46be84:	and	w1, w1, w0
  46be88:	ldr	w0, [sp, #140]
  46be8c:	eor	w1, w1, w0
  46be90:	ldr	x0, [sp, #112]
  46be94:	add	x2, x0, #0x4
  46be98:	str	x2, [sp, #112]
  46be9c:	ldr	x2, [sp, #152]
  46bea0:	ldr	w2, [x2]
  46bea4:	str	w2, [x0]
  46bea8:	ldr	w0, [x0]
  46beac:	add	w1, w1, w0
  46beb0:	mov	w0, #0x7193                	// #29075
  46beb4:	movk	w0, #0xfd98, lsl #16
  46beb8:	add	w0, w1, w0
  46bebc:	ldr	w1, [sp, #136]
  46bec0:	add	w0, w1, w0
  46bec4:	str	w0, [sp, #136]
  46bec8:	ldr	x0, [sp, #152]
  46becc:	add	x0, x0, #0x4
  46bed0:	str	x0, [sp, #152]
  46bed4:	ldr	w0, [sp, #136]
  46bed8:	ror	w0, w0, #20
  46bedc:	str	w0, [sp, #136]
  46bee0:	ldr	w1, [sp, #136]
  46bee4:	ldr	w0, [sp, #148]
  46bee8:	add	w0, w1, w0
  46beec:	str	w0, [sp, #136]
  46bef0:	ldr	w1, [sp, #148]
  46bef4:	ldr	w0, [sp, #144]
  46bef8:	eor	w1, w1, w0
  46befc:	ldr	w0, [sp, #136]
  46bf00:	and	w1, w1, w0
  46bf04:	ldr	w0, [sp, #144]
  46bf08:	eor	w1, w1, w0
  46bf0c:	ldr	x0, [sp, #112]
  46bf10:	add	x2, x0, #0x4
  46bf14:	str	x2, [sp, #112]
  46bf18:	ldr	x2, [sp, #152]
  46bf1c:	ldr	w2, [x2]
  46bf20:	str	w2, [x0]
  46bf24:	ldr	w0, [x0]
  46bf28:	add	w1, w1, w0
  46bf2c:	mov	w0, #0x438e                	// #17294
  46bf30:	movk	w0, #0xa679, lsl #16
  46bf34:	add	w0, w1, w0
  46bf38:	ldr	w1, [sp, #140]
  46bf3c:	add	w0, w1, w0
  46bf40:	str	w0, [sp, #140]
  46bf44:	ldr	x0, [sp, #152]
  46bf48:	add	x0, x0, #0x4
  46bf4c:	str	x0, [sp, #152]
  46bf50:	ldr	w0, [sp, #140]
  46bf54:	ror	w0, w0, #15
  46bf58:	str	w0, [sp, #140]
  46bf5c:	ldr	w1, [sp, #140]
  46bf60:	ldr	w0, [sp, #136]
  46bf64:	add	w0, w1, w0
  46bf68:	str	w0, [sp, #140]
  46bf6c:	ldr	w1, [sp, #136]
  46bf70:	ldr	w0, [sp, #148]
  46bf74:	eor	w1, w1, w0
  46bf78:	ldr	w0, [sp, #140]
  46bf7c:	and	w1, w1, w0
  46bf80:	ldr	w0, [sp, #148]
  46bf84:	eor	w1, w1, w0
  46bf88:	ldr	x0, [sp, #112]
  46bf8c:	add	x2, x0, #0x4
  46bf90:	str	x2, [sp, #112]
  46bf94:	ldr	x2, [sp, #152]
  46bf98:	ldr	w2, [x2]
  46bf9c:	str	w2, [x0]
  46bfa0:	ldr	w0, [x0]
  46bfa4:	add	w1, w1, w0
  46bfa8:	mov	w0, #0x821                 	// #2081
  46bfac:	movk	w0, #0x49b4, lsl #16
  46bfb0:	add	w0, w1, w0
  46bfb4:	ldr	w1, [sp, #144]
  46bfb8:	add	w0, w1, w0
  46bfbc:	str	w0, [sp, #144]
  46bfc0:	ldr	x0, [sp, #152]
  46bfc4:	add	x0, x0, #0x4
  46bfc8:	str	x0, [sp, #152]
  46bfcc:	ldr	w0, [sp, #144]
  46bfd0:	ror	w0, w0, #10
  46bfd4:	str	w0, [sp, #144]
  46bfd8:	ldr	w1, [sp, #144]
  46bfdc:	ldr	w0, [sp, #140]
  46bfe0:	add	w0, w1, w0
  46bfe4:	str	w0, [sp, #144]
  46bfe8:	ldr	w1, [sp, #144]
  46bfec:	ldr	w0, [sp, #140]
  46bff0:	eor	w1, w1, w0
  46bff4:	ldr	w0, [sp, #136]
  46bff8:	and	w1, w1, w0
  46bffc:	ldr	w0, [sp, #140]
  46c000:	eor	w1, w1, w0
  46c004:	ldr	w0, [sp, #36]
  46c008:	add	w1, w1, w0
  46c00c:	ldr	w0, [sp, #148]
  46c010:	add	w1, w1, w0
  46c014:	mov	w0, #0x2562                	// #9570
  46c018:	movk	w0, #0xf61e, lsl #16
  46c01c:	add	w0, w1, w0
  46c020:	str	w0, [sp, #148]
  46c024:	ldr	w0, [sp, #148]
  46c028:	ror	w0, w0, #27
  46c02c:	str	w0, [sp, #148]
  46c030:	ldr	w1, [sp, #148]
  46c034:	ldr	w0, [sp, #144]
  46c038:	add	w0, w1, w0
  46c03c:	str	w0, [sp, #148]
  46c040:	ldr	w1, [sp, #148]
  46c044:	ldr	w0, [sp, #144]
  46c048:	eor	w1, w1, w0
  46c04c:	ldr	w0, [sp, #140]
  46c050:	and	w1, w1, w0
  46c054:	ldr	w0, [sp, #144]
  46c058:	eor	w1, w1, w0
  46c05c:	ldr	w0, [sp, #56]
  46c060:	add	w1, w1, w0
  46c064:	ldr	w0, [sp, #136]
  46c068:	add	w1, w1, w0
  46c06c:	mov	w0, #0xb340                	// #45888
  46c070:	movk	w0, #0xc040, lsl #16
  46c074:	add	w0, w1, w0
  46c078:	str	w0, [sp, #136]
  46c07c:	ldr	w0, [sp, #136]
  46c080:	ror	w0, w0, #23
  46c084:	str	w0, [sp, #136]
  46c088:	ldr	w1, [sp, #136]
  46c08c:	ldr	w0, [sp, #148]
  46c090:	add	w0, w1, w0
  46c094:	str	w0, [sp, #136]
  46c098:	ldr	w1, [sp, #136]
  46c09c:	ldr	w0, [sp, #148]
  46c0a0:	eor	w1, w1, w0
  46c0a4:	ldr	w0, [sp, #144]
  46c0a8:	and	w1, w1, w0
  46c0ac:	ldr	w0, [sp, #148]
  46c0b0:	eor	w1, w1, w0
  46c0b4:	ldr	w0, [sp, #76]
  46c0b8:	add	w1, w1, w0
  46c0bc:	ldr	w0, [sp, #140]
  46c0c0:	add	w1, w1, w0
  46c0c4:	mov	w0, #0x5a51                	// #23121
  46c0c8:	movk	w0, #0x265e, lsl #16
  46c0cc:	add	w0, w1, w0
  46c0d0:	str	w0, [sp, #140]
  46c0d4:	ldr	w0, [sp, #140]
  46c0d8:	ror	w0, w0, #18
  46c0dc:	str	w0, [sp, #140]
  46c0e0:	ldr	w1, [sp, #140]
  46c0e4:	ldr	w0, [sp, #136]
  46c0e8:	add	w0, w1, w0
  46c0ec:	str	w0, [sp, #140]
  46c0f0:	ldr	w1, [sp, #140]
  46c0f4:	ldr	w0, [sp, #136]
  46c0f8:	eor	w1, w1, w0
  46c0fc:	ldr	w0, [sp, #148]
  46c100:	and	w1, w1, w0
  46c104:	ldr	w0, [sp, #136]
  46c108:	eor	w1, w1, w0
  46c10c:	ldr	w0, [sp, #32]
  46c110:	add	w1, w1, w0
  46c114:	ldr	w0, [sp, #144]
  46c118:	add	w1, w1, w0
  46c11c:	mov	w0, #0xc7aa                	// #51114
  46c120:	movk	w0, #0xe9b6, lsl #16
  46c124:	add	w0, w1, w0
  46c128:	str	w0, [sp, #144]
  46c12c:	ldr	w0, [sp, #144]
  46c130:	ror	w0, w0, #12
  46c134:	str	w0, [sp, #144]
  46c138:	ldr	w1, [sp, #144]
  46c13c:	ldr	w0, [sp, #140]
  46c140:	add	w0, w1, w0
  46c144:	str	w0, [sp, #144]
  46c148:	ldr	w1, [sp, #144]
  46c14c:	ldr	w0, [sp, #140]
  46c150:	eor	w1, w1, w0
  46c154:	ldr	w0, [sp, #136]
  46c158:	and	w1, w1, w0
  46c15c:	ldr	w0, [sp, #140]
  46c160:	eor	w1, w1, w0
  46c164:	ldr	w0, [sp, #52]
  46c168:	add	w1, w1, w0
  46c16c:	ldr	w0, [sp, #148]
  46c170:	add	w1, w1, w0
  46c174:	mov	w0, #0x105d                	// #4189
  46c178:	movk	w0, #0xd62f, lsl #16
  46c17c:	add	w0, w1, w0
  46c180:	str	w0, [sp, #148]
  46c184:	ldr	w0, [sp, #148]
  46c188:	ror	w0, w0, #27
  46c18c:	str	w0, [sp, #148]
  46c190:	ldr	w1, [sp, #148]
  46c194:	ldr	w0, [sp, #144]
  46c198:	add	w0, w1, w0
  46c19c:	str	w0, [sp, #148]
  46c1a0:	ldr	w1, [sp, #148]
  46c1a4:	ldr	w0, [sp, #144]
  46c1a8:	eor	w1, w1, w0
  46c1ac:	ldr	w0, [sp, #140]
  46c1b0:	and	w1, w1, w0
  46c1b4:	ldr	w0, [sp, #144]
  46c1b8:	eor	w1, w1, w0
  46c1bc:	ldr	w0, [sp, #72]
  46c1c0:	add	w1, w1, w0
  46c1c4:	ldr	w0, [sp, #136]
  46c1c8:	add	w1, w1, w0
  46c1cc:	mov	w0, #0x1453                	// #5203
  46c1d0:	movk	w0, #0x244, lsl #16
  46c1d4:	add	w0, w1, w0
  46c1d8:	str	w0, [sp, #136]
  46c1dc:	ldr	w0, [sp, #136]
  46c1e0:	ror	w0, w0, #23
  46c1e4:	str	w0, [sp, #136]
  46c1e8:	ldr	w1, [sp, #136]
  46c1ec:	ldr	w0, [sp, #148]
  46c1f0:	add	w0, w1, w0
  46c1f4:	str	w0, [sp, #136]
  46c1f8:	ldr	w1, [sp, #136]
  46c1fc:	ldr	w0, [sp, #148]
  46c200:	eor	w1, w1, w0
  46c204:	ldr	w0, [sp, #144]
  46c208:	and	w1, w1, w0
  46c20c:	ldr	w0, [sp, #148]
  46c210:	eor	w1, w1, w0
  46c214:	ldr	w0, [sp, #92]
  46c218:	add	w1, w1, w0
  46c21c:	ldr	w0, [sp, #140]
  46c220:	add	w1, w1, w0
  46c224:	mov	w0, #0xe681                	// #59009
  46c228:	movk	w0, #0xd8a1, lsl #16
  46c22c:	add	w0, w1, w0
  46c230:	str	w0, [sp, #140]
  46c234:	ldr	w0, [sp, #140]
  46c238:	ror	w0, w0, #18
  46c23c:	str	w0, [sp, #140]
  46c240:	ldr	w1, [sp, #140]
  46c244:	ldr	w0, [sp, #136]
  46c248:	add	w0, w1, w0
  46c24c:	str	w0, [sp, #140]
  46c250:	ldr	w1, [sp, #140]
  46c254:	ldr	w0, [sp, #136]
  46c258:	eor	w1, w1, w0
  46c25c:	ldr	w0, [sp, #148]
  46c260:	and	w1, w1, w0
  46c264:	ldr	w0, [sp, #136]
  46c268:	eor	w1, w1, w0
  46c26c:	ldr	w0, [sp, #48]
  46c270:	add	w1, w1, w0
  46c274:	ldr	w0, [sp, #144]
  46c278:	add	w1, w1, w0
  46c27c:	mov	w0, #0xfbc8                	// #64456
  46c280:	movk	w0, #0xe7d3, lsl #16
  46c284:	add	w0, w1, w0
  46c288:	str	w0, [sp, #144]
  46c28c:	ldr	w0, [sp, #144]
  46c290:	ror	w0, w0, #12
  46c294:	str	w0, [sp, #144]
  46c298:	ldr	w1, [sp, #144]
  46c29c:	ldr	w0, [sp, #140]
  46c2a0:	add	w0, w1, w0
  46c2a4:	str	w0, [sp, #144]
  46c2a8:	ldr	w1, [sp, #144]
  46c2ac:	ldr	w0, [sp, #140]
  46c2b0:	eor	w1, w1, w0
  46c2b4:	ldr	w0, [sp, #136]
  46c2b8:	and	w1, w1, w0
  46c2bc:	ldr	w0, [sp, #140]
  46c2c0:	eor	w1, w1, w0
  46c2c4:	ldr	w0, [sp, #68]
  46c2c8:	add	w1, w1, w0
  46c2cc:	ldr	w0, [sp, #148]
  46c2d0:	add	w1, w1, w0
  46c2d4:	mov	w0, #0xcde6                	// #52710
  46c2d8:	movk	w0, #0x21e1, lsl #16
  46c2dc:	add	w0, w1, w0
  46c2e0:	str	w0, [sp, #148]
  46c2e4:	ldr	w0, [sp, #148]
  46c2e8:	ror	w0, w0, #27
  46c2ec:	str	w0, [sp, #148]
  46c2f0:	ldr	w1, [sp, #148]
  46c2f4:	ldr	w0, [sp, #144]
  46c2f8:	add	w0, w1, w0
  46c2fc:	str	w0, [sp, #148]
  46c300:	ldr	w1, [sp, #148]
  46c304:	ldr	w0, [sp, #144]
  46c308:	eor	w1, w1, w0
  46c30c:	ldr	w0, [sp, #140]
  46c310:	and	w1, w1, w0
  46c314:	ldr	w0, [sp, #144]
  46c318:	eor	w1, w1, w0
  46c31c:	ldr	w0, [sp, #88]
  46c320:	add	w1, w1, w0
  46c324:	ldr	w0, [sp, #136]
  46c328:	add	w1, w1, w0
  46c32c:	mov	w0, #0x7d6                 	// #2006
  46c330:	movk	w0, #0xc337, lsl #16
  46c334:	add	w0, w1, w0
  46c338:	str	w0, [sp, #136]
  46c33c:	ldr	w0, [sp, #136]
  46c340:	ror	w0, w0, #23
  46c344:	str	w0, [sp, #136]
  46c348:	ldr	w1, [sp, #136]
  46c34c:	ldr	w0, [sp, #148]
  46c350:	add	w0, w1, w0
  46c354:	str	w0, [sp, #136]
  46c358:	ldr	w1, [sp, #136]
  46c35c:	ldr	w0, [sp, #148]
  46c360:	eor	w1, w1, w0
  46c364:	ldr	w0, [sp, #144]
  46c368:	and	w1, w1, w0
  46c36c:	ldr	w0, [sp, #148]
  46c370:	eor	w1, w1, w0
  46c374:	ldr	w0, [sp, #44]
  46c378:	add	w1, w1, w0
  46c37c:	ldr	w0, [sp, #140]
  46c380:	add	w1, w1, w0
  46c384:	mov	w0, #0xd87                 	// #3463
  46c388:	movk	w0, #0xf4d5, lsl #16
  46c38c:	add	w0, w1, w0
  46c390:	str	w0, [sp, #140]
  46c394:	ldr	w0, [sp, #140]
  46c398:	ror	w0, w0, #18
  46c39c:	str	w0, [sp, #140]
  46c3a0:	ldr	w1, [sp, #140]
  46c3a4:	ldr	w0, [sp, #136]
  46c3a8:	add	w0, w1, w0
  46c3ac:	str	w0, [sp, #140]
  46c3b0:	ldr	w1, [sp, #140]
  46c3b4:	ldr	w0, [sp, #136]
  46c3b8:	eor	w1, w1, w0
  46c3bc:	ldr	w0, [sp, #148]
  46c3c0:	and	w1, w1, w0
  46c3c4:	ldr	w0, [sp, #136]
  46c3c8:	eor	w1, w1, w0
  46c3cc:	ldr	w0, [sp, #64]
  46c3d0:	add	w1, w1, w0
  46c3d4:	ldr	w0, [sp, #144]
  46c3d8:	add	w1, w1, w0
  46c3dc:	mov	w0, #0x14ed                	// #5357
  46c3e0:	movk	w0, #0x455a, lsl #16
  46c3e4:	add	w0, w1, w0
  46c3e8:	str	w0, [sp, #144]
  46c3ec:	ldr	w0, [sp, #144]
  46c3f0:	ror	w0, w0, #12
  46c3f4:	str	w0, [sp, #144]
  46c3f8:	ldr	w1, [sp, #144]
  46c3fc:	ldr	w0, [sp, #140]
  46c400:	add	w0, w1, w0
  46c404:	str	w0, [sp, #144]
  46c408:	ldr	w1, [sp, #144]
  46c40c:	ldr	w0, [sp, #140]
  46c410:	eor	w1, w1, w0
  46c414:	ldr	w0, [sp, #136]
  46c418:	and	w1, w1, w0
  46c41c:	ldr	w0, [sp, #140]
  46c420:	eor	w1, w1, w0
  46c424:	ldr	w0, [sp, #84]
  46c428:	add	w1, w1, w0
  46c42c:	ldr	w0, [sp, #148]
  46c430:	add	w1, w1, w0
  46c434:	mov	w0, #0xe905                	// #59653
  46c438:	movk	w0, #0xa9e3, lsl #16
  46c43c:	add	w0, w1, w0
  46c440:	str	w0, [sp, #148]
  46c444:	ldr	w0, [sp, #148]
  46c448:	ror	w0, w0, #27
  46c44c:	str	w0, [sp, #148]
  46c450:	ldr	w1, [sp, #148]
  46c454:	ldr	w0, [sp, #144]
  46c458:	add	w0, w1, w0
  46c45c:	str	w0, [sp, #148]
  46c460:	ldr	w1, [sp, #148]
  46c464:	ldr	w0, [sp, #144]
  46c468:	eor	w1, w1, w0
  46c46c:	ldr	w0, [sp, #140]
  46c470:	and	w1, w1, w0
  46c474:	ldr	w0, [sp, #144]
  46c478:	eor	w1, w1, w0
  46c47c:	ldr	w0, [sp, #40]
  46c480:	add	w1, w1, w0
  46c484:	ldr	w0, [sp, #136]
  46c488:	add	w1, w1, w0
  46c48c:	mov	w0, #0xa3f8                	// #41976
  46c490:	movk	w0, #0xfcef, lsl #16
  46c494:	add	w0, w1, w0
  46c498:	str	w0, [sp, #136]
  46c49c:	ldr	w0, [sp, #136]
  46c4a0:	ror	w0, w0, #23
  46c4a4:	str	w0, [sp, #136]
  46c4a8:	ldr	w1, [sp, #136]
  46c4ac:	ldr	w0, [sp, #148]
  46c4b0:	add	w0, w1, w0
  46c4b4:	str	w0, [sp, #136]
  46c4b8:	ldr	w1, [sp, #136]
  46c4bc:	ldr	w0, [sp, #148]
  46c4c0:	eor	w1, w1, w0
  46c4c4:	ldr	w0, [sp, #144]
  46c4c8:	and	w1, w1, w0
  46c4cc:	ldr	w0, [sp, #148]
  46c4d0:	eor	w1, w1, w0
  46c4d4:	ldr	w0, [sp, #60]
  46c4d8:	add	w1, w1, w0
  46c4dc:	ldr	w0, [sp, #140]
  46c4e0:	add	w1, w1, w0
  46c4e4:	mov	w0, #0x2d9                 	// #729
  46c4e8:	movk	w0, #0x676f, lsl #16
  46c4ec:	add	w0, w1, w0
  46c4f0:	str	w0, [sp, #140]
  46c4f4:	ldr	w0, [sp, #140]
  46c4f8:	ror	w0, w0, #18
  46c4fc:	str	w0, [sp, #140]
  46c500:	ldr	w1, [sp, #140]
  46c504:	ldr	w0, [sp, #136]
  46c508:	add	w0, w1, w0
  46c50c:	str	w0, [sp, #140]
  46c510:	ldr	w1, [sp, #140]
  46c514:	ldr	w0, [sp, #136]
  46c518:	eor	w1, w1, w0
  46c51c:	ldr	w0, [sp, #148]
  46c520:	and	w1, w1, w0
  46c524:	ldr	w0, [sp, #136]
  46c528:	eor	w1, w1, w0
  46c52c:	ldr	w0, [sp, #80]
  46c530:	add	w1, w1, w0
  46c534:	ldr	w0, [sp, #144]
  46c538:	add	w1, w1, w0
  46c53c:	mov	w0, #0x4c8a                	// #19594
  46c540:	movk	w0, #0x8d2a, lsl #16
  46c544:	add	w0, w1, w0
  46c548:	str	w0, [sp, #144]
  46c54c:	ldr	w0, [sp, #144]
  46c550:	ror	w0, w0, #12
  46c554:	str	w0, [sp, #144]
  46c558:	ldr	w1, [sp, #144]
  46c55c:	ldr	w0, [sp, #140]
  46c560:	add	w0, w1, w0
  46c564:	str	w0, [sp, #144]
  46c568:	ldr	w1, [sp, #144]
  46c56c:	ldr	w0, [sp, #140]
  46c570:	eor	w1, w1, w0
  46c574:	ldr	w0, [sp, #136]
  46c578:	eor	w1, w1, w0
  46c57c:	ldr	w0, [sp, #52]
  46c580:	add	w1, w1, w0
  46c584:	ldr	w0, [sp, #148]
  46c588:	add	w1, w1, w0
  46c58c:	mov	w0, #0x3942                	// #14658
  46c590:	movk	w0, #0xfffa, lsl #16
  46c594:	add	w0, w1, w0
  46c598:	str	w0, [sp, #148]
  46c59c:	ldr	w0, [sp, #148]
  46c5a0:	ror	w0, w0, #28
  46c5a4:	str	w0, [sp, #148]
  46c5a8:	ldr	w1, [sp, #148]
  46c5ac:	ldr	w0, [sp, #144]
  46c5b0:	add	w0, w1, w0
  46c5b4:	str	w0, [sp, #148]
  46c5b8:	ldr	w1, [sp, #148]
  46c5bc:	ldr	w0, [sp, #144]
  46c5c0:	eor	w1, w1, w0
  46c5c4:	ldr	w0, [sp, #140]
  46c5c8:	eor	w1, w1, w0
  46c5cc:	ldr	w0, [sp, #64]
  46c5d0:	add	w1, w1, w0
  46c5d4:	ldr	w0, [sp, #136]
  46c5d8:	add	w1, w1, w0
  46c5dc:	mov	w0, #0xf681                	// #63105
  46c5e0:	movk	w0, #0x8771, lsl #16
  46c5e4:	add	w0, w1, w0
  46c5e8:	str	w0, [sp, #136]
  46c5ec:	ldr	w0, [sp, #136]
  46c5f0:	ror	w0, w0, #21
  46c5f4:	str	w0, [sp, #136]
  46c5f8:	ldr	w1, [sp, #136]
  46c5fc:	ldr	w0, [sp, #148]
  46c600:	add	w0, w1, w0
  46c604:	str	w0, [sp, #136]
  46c608:	ldr	w1, [sp, #136]
  46c60c:	ldr	w0, [sp, #148]
  46c610:	eor	w1, w1, w0
  46c614:	ldr	w0, [sp, #144]
  46c618:	eor	w1, w1, w0
  46c61c:	ldr	w0, [sp, #76]
  46c620:	add	w1, w1, w0
  46c624:	ldr	w0, [sp, #140]
  46c628:	add	w1, w1, w0
  46c62c:	mov	w0, #0x6122                	// #24866
  46c630:	movk	w0, #0x6d9d, lsl #16
  46c634:	add	w0, w1, w0
  46c638:	str	w0, [sp, #140]
  46c63c:	ldr	w0, [sp, #140]
  46c640:	ror	w0, w0, #16
  46c644:	str	w0, [sp, #140]
  46c648:	ldr	w1, [sp, #140]
  46c64c:	ldr	w0, [sp, #136]
  46c650:	add	w0, w1, w0
  46c654:	str	w0, [sp, #140]
  46c658:	ldr	w1, [sp, #140]
  46c65c:	ldr	w0, [sp, #136]
  46c660:	eor	w1, w1, w0
  46c664:	ldr	w0, [sp, #148]
  46c668:	eor	w1, w1, w0
  46c66c:	ldr	w0, [sp, #88]
  46c670:	add	w1, w1, w0
  46c674:	ldr	w0, [sp, #144]
  46c678:	add	w1, w1, w0
  46c67c:	mov	w0, #0x380c                	// #14348
  46c680:	movk	w0, #0xfde5, lsl #16
  46c684:	add	w0, w1, w0
  46c688:	str	w0, [sp, #144]
  46c68c:	ldr	w0, [sp, #144]
  46c690:	ror	w0, w0, #9
  46c694:	str	w0, [sp, #144]
  46c698:	ldr	w1, [sp, #144]
  46c69c:	ldr	w0, [sp, #140]
  46c6a0:	add	w0, w1, w0
  46c6a4:	str	w0, [sp, #144]
  46c6a8:	ldr	w1, [sp, #144]
  46c6ac:	ldr	w0, [sp, #140]
  46c6b0:	eor	w1, w1, w0
  46c6b4:	ldr	w0, [sp, #136]
  46c6b8:	eor	w1, w1, w0
  46c6bc:	ldr	w0, [sp, #36]
  46c6c0:	add	w1, w1, w0
  46c6c4:	ldr	w0, [sp, #148]
  46c6c8:	add	w1, w1, w0
  46c6cc:	mov	w0, #0xea44                	// #59972
  46c6d0:	movk	w0, #0xa4be, lsl #16
  46c6d4:	add	w0, w1, w0
  46c6d8:	str	w0, [sp, #148]
  46c6dc:	ldr	w0, [sp, #148]
  46c6e0:	ror	w0, w0, #28
  46c6e4:	str	w0, [sp, #148]
  46c6e8:	ldr	w1, [sp, #148]
  46c6ec:	ldr	w0, [sp, #144]
  46c6f0:	add	w0, w1, w0
  46c6f4:	str	w0, [sp, #148]
  46c6f8:	ldr	w1, [sp, #148]
  46c6fc:	ldr	w0, [sp, #144]
  46c700:	eor	w1, w1, w0
  46c704:	ldr	w0, [sp, #140]
  46c708:	eor	w1, w1, w0
  46c70c:	ldr	w0, [sp, #48]
  46c710:	add	w1, w1, w0
  46c714:	ldr	w0, [sp, #136]
  46c718:	add	w1, w1, w0
  46c71c:	mov	w0, #0xcfa9                	// #53161
  46c720:	movk	w0, #0x4bde, lsl #16
  46c724:	add	w0, w1, w0
  46c728:	str	w0, [sp, #136]
  46c72c:	ldr	w0, [sp, #136]
  46c730:	ror	w0, w0, #21
  46c734:	str	w0, [sp, #136]
  46c738:	ldr	w1, [sp, #136]
  46c73c:	ldr	w0, [sp, #148]
  46c740:	add	w0, w1, w0
  46c744:	str	w0, [sp, #136]
  46c748:	ldr	w1, [sp, #136]
  46c74c:	ldr	w0, [sp, #148]
  46c750:	eor	w1, w1, w0
  46c754:	ldr	w0, [sp, #144]
  46c758:	eor	w1, w1, w0
  46c75c:	ldr	w0, [sp, #60]
  46c760:	add	w1, w1, w0
  46c764:	ldr	w0, [sp, #140]
  46c768:	add	w1, w1, w0
  46c76c:	mov	w0, #0x4b60                	// #19296
  46c770:	movk	w0, #0xf6bb, lsl #16
  46c774:	add	w0, w1, w0
  46c778:	str	w0, [sp, #140]
  46c77c:	ldr	w0, [sp, #140]
  46c780:	ror	w0, w0, #16
  46c784:	str	w0, [sp, #140]
  46c788:	ldr	w1, [sp, #140]
  46c78c:	ldr	w0, [sp, #136]
  46c790:	add	w0, w1, w0
  46c794:	str	w0, [sp, #140]
  46c798:	ldr	w1, [sp, #140]
  46c79c:	ldr	w0, [sp, #136]
  46c7a0:	eor	w1, w1, w0
  46c7a4:	ldr	w0, [sp, #148]
  46c7a8:	eor	w1, w1, w0
  46c7ac:	ldr	w0, [sp, #72]
  46c7b0:	add	w1, w1, w0
  46c7b4:	ldr	w0, [sp, #144]
  46c7b8:	add	w1, w1, w0
  46c7bc:	mov	w0, #0xbc70                	// #48240
  46c7c0:	movk	w0, #0xbebf, lsl #16
  46c7c4:	add	w0, w1, w0
  46c7c8:	str	w0, [sp, #144]
  46c7cc:	ldr	w0, [sp, #144]
  46c7d0:	ror	w0, w0, #9
  46c7d4:	str	w0, [sp, #144]
  46c7d8:	ldr	w1, [sp, #144]
  46c7dc:	ldr	w0, [sp, #140]
  46c7e0:	add	w0, w1, w0
  46c7e4:	str	w0, [sp, #144]
  46c7e8:	ldr	w1, [sp, #144]
  46c7ec:	ldr	w0, [sp, #140]
  46c7f0:	eor	w1, w1, w0
  46c7f4:	ldr	w0, [sp, #136]
  46c7f8:	eor	w1, w1, w0
  46c7fc:	ldr	w0, [sp, #84]
  46c800:	add	w1, w1, w0
  46c804:	ldr	w0, [sp, #148]
  46c808:	add	w1, w1, w0
  46c80c:	mov	w0, #0x7ec6                	// #32454
  46c810:	movk	w0, #0x289b, lsl #16
  46c814:	add	w0, w1, w0
  46c818:	str	w0, [sp, #148]
  46c81c:	ldr	w0, [sp, #148]
  46c820:	ror	w0, w0, #28
  46c824:	str	w0, [sp, #148]
  46c828:	ldr	w1, [sp, #148]
  46c82c:	ldr	w0, [sp, #144]
  46c830:	add	w0, w1, w0
  46c834:	str	w0, [sp, #148]
  46c838:	ldr	w1, [sp, #148]
  46c83c:	ldr	w0, [sp, #144]
  46c840:	eor	w1, w1, w0
  46c844:	ldr	w0, [sp, #140]
  46c848:	eor	w1, w1, w0
  46c84c:	ldr	w0, [sp, #32]
  46c850:	add	w1, w1, w0
  46c854:	ldr	w0, [sp, #136]
  46c858:	add	w1, w1, w0
  46c85c:	mov	w0, #0x27fa                	// #10234
  46c860:	movk	w0, #0xeaa1, lsl #16
  46c864:	add	w0, w1, w0
  46c868:	str	w0, [sp, #136]
  46c86c:	ldr	w0, [sp, #136]
  46c870:	ror	w0, w0, #21
  46c874:	str	w0, [sp, #136]
  46c878:	ldr	w1, [sp, #136]
  46c87c:	ldr	w0, [sp, #148]
  46c880:	add	w0, w1, w0
  46c884:	str	w0, [sp, #136]
  46c888:	ldr	w1, [sp, #136]
  46c88c:	ldr	w0, [sp, #148]
  46c890:	eor	w1, w1, w0
  46c894:	ldr	w0, [sp, #144]
  46c898:	eor	w1, w1, w0
  46c89c:	ldr	w0, [sp, #44]
  46c8a0:	add	w1, w1, w0
  46c8a4:	ldr	w0, [sp, #140]
  46c8a8:	add	w1, w1, w0
  46c8ac:	mov	w0, #0x3085                	// #12421
  46c8b0:	movk	w0, #0xd4ef, lsl #16
  46c8b4:	add	w0, w1, w0
  46c8b8:	str	w0, [sp, #140]
  46c8bc:	ldr	w0, [sp, #140]
  46c8c0:	ror	w0, w0, #16
  46c8c4:	str	w0, [sp, #140]
  46c8c8:	ldr	w1, [sp, #140]
  46c8cc:	ldr	w0, [sp, #136]
  46c8d0:	add	w0, w1, w0
  46c8d4:	str	w0, [sp, #140]
  46c8d8:	ldr	w1, [sp, #140]
  46c8dc:	ldr	w0, [sp, #136]
  46c8e0:	eor	w1, w1, w0
  46c8e4:	ldr	w0, [sp, #148]
  46c8e8:	eor	w1, w1, w0
  46c8ec:	ldr	w0, [sp, #56]
  46c8f0:	add	w1, w1, w0
  46c8f4:	ldr	w0, [sp, #144]
  46c8f8:	add	w1, w1, w0
  46c8fc:	mov	w0, #0x1d05                	// #7429
  46c900:	movk	w0, #0x488, lsl #16
  46c904:	add	w0, w1, w0
  46c908:	str	w0, [sp, #144]
  46c90c:	ldr	w0, [sp, #144]
  46c910:	ror	w0, w0, #9
  46c914:	str	w0, [sp, #144]
  46c918:	ldr	w1, [sp, #144]
  46c91c:	ldr	w0, [sp, #140]
  46c920:	add	w0, w1, w0
  46c924:	str	w0, [sp, #144]
  46c928:	ldr	w1, [sp, #144]
  46c92c:	ldr	w0, [sp, #140]
  46c930:	eor	w1, w1, w0
  46c934:	ldr	w0, [sp, #136]
  46c938:	eor	w1, w1, w0
  46c93c:	ldr	w0, [sp, #68]
  46c940:	add	w1, w1, w0
  46c944:	ldr	w0, [sp, #148]
  46c948:	add	w1, w1, w0
  46c94c:	mov	w0, #0xd039                	// #53305
  46c950:	movk	w0, #0xd9d4, lsl #16
  46c954:	add	w0, w1, w0
  46c958:	str	w0, [sp, #148]
  46c95c:	ldr	w0, [sp, #148]
  46c960:	ror	w0, w0, #28
  46c964:	str	w0, [sp, #148]
  46c968:	ldr	w1, [sp, #148]
  46c96c:	ldr	w0, [sp, #144]
  46c970:	add	w0, w1, w0
  46c974:	str	w0, [sp, #148]
  46c978:	ldr	w1, [sp, #148]
  46c97c:	ldr	w0, [sp, #144]
  46c980:	eor	w1, w1, w0
  46c984:	ldr	w0, [sp, #140]
  46c988:	eor	w1, w1, w0
  46c98c:	ldr	w0, [sp, #80]
  46c990:	add	w1, w1, w0
  46c994:	ldr	w0, [sp, #136]
  46c998:	add	w1, w1, w0
  46c99c:	mov	w0, #0x99e5                	// #39397
  46c9a0:	movk	w0, #0xe6db, lsl #16
  46c9a4:	add	w0, w1, w0
  46c9a8:	str	w0, [sp, #136]
  46c9ac:	ldr	w0, [sp, #136]
  46c9b0:	ror	w0, w0, #21
  46c9b4:	str	w0, [sp, #136]
  46c9b8:	ldr	w1, [sp, #136]
  46c9bc:	ldr	w0, [sp, #148]
  46c9c0:	add	w0, w1, w0
  46c9c4:	str	w0, [sp, #136]
  46c9c8:	ldr	w1, [sp, #136]
  46c9cc:	ldr	w0, [sp, #148]
  46c9d0:	eor	w1, w1, w0
  46c9d4:	ldr	w0, [sp, #144]
  46c9d8:	eor	w1, w1, w0
  46c9dc:	ldr	w0, [sp, #92]
  46c9e0:	add	w1, w1, w0
  46c9e4:	ldr	w0, [sp, #140]
  46c9e8:	add	w1, w1, w0
  46c9ec:	mov	w0, #0x7cf8                	// #31992
  46c9f0:	movk	w0, #0x1fa2, lsl #16
  46c9f4:	add	w0, w1, w0
  46c9f8:	str	w0, [sp, #140]
  46c9fc:	ldr	w0, [sp, #140]
  46ca00:	ror	w0, w0, #16
  46ca04:	str	w0, [sp, #140]
  46ca08:	ldr	w1, [sp, #140]
  46ca0c:	ldr	w0, [sp, #136]
  46ca10:	add	w0, w1, w0
  46ca14:	str	w0, [sp, #140]
  46ca18:	ldr	w1, [sp, #140]
  46ca1c:	ldr	w0, [sp, #136]
  46ca20:	eor	w1, w1, w0
  46ca24:	ldr	w0, [sp, #148]
  46ca28:	eor	w1, w1, w0
  46ca2c:	ldr	w0, [sp, #40]
  46ca30:	add	w1, w1, w0
  46ca34:	ldr	w0, [sp, #144]
  46ca38:	add	w1, w1, w0
  46ca3c:	mov	w0, #0x5665                	// #22117
  46ca40:	movk	w0, #0xc4ac, lsl #16
  46ca44:	add	w0, w1, w0
  46ca48:	str	w0, [sp, #144]
  46ca4c:	ldr	w0, [sp, #144]
  46ca50:	ror	w0, w0, #9
  46ca54:	str	w0, [sp, #144]
  46ca58:	ldr	w1, [sp, #144]
  46ca5c:	ldr	w0, [sp, #140]
  46ca60:	add	w0, w1, w0
  46ca64:	str	w0, [sp, #144]
  46ca68:	ldr	w0, [sp, #136]
  46ca6c:	mvn	w1, w0
  46ca70:	ldr	w0, [sp, #144]
  46ca74:	orr	w1, w1, w0
  46ca78:	ldr	w0, [sp, #140]
  46ca7c:	eor	w1, w1, w0
  46ca80:	ldr	w0, [sp, #32]
  46ca84:	add	w1, w1, w0
  46ca88:	ldr	w0, [sp, #148]
  46ca8c:	add	w1, w1, w0
  46ca90:	mov	w0, #0x2244                	// #8772
  46ca94:	movk	w0, #0xf429, lsl #16
  46ca98:	add	w0, w1, w0
  46ca9c:	str	w0, [sp, #148]
  46caa0:	ldr	w0, [sp, #148]
  46caa4:	ror	w0, w0, #26
  46caa8:	str	w0, [sp, #148]
  46caac:	ldr	w1, [sp, #148]
  46cab0:	ldr	w0, [sp, #144]
  46cab4:	add	w0, w1, w0
  46cab8:	str	w0, [sp, #148]
  46cabc:	ldr	w0, [sp, #140]
  46cac0:	mvn	w1, w0
  46cac4:	ldr	w0, [sp, #148]
  46cac8:	orr	w1, w1, w0
  46cacc:	ldr	w0, [sp, #144]
  46cad0:	eor	w1, w1, w0
  46cad4:	ldr	w0, [sp, #60]
  46cad8:	add	w1, w1, w0
  46cadc:	ldr	w0, [sp, #136]
  46cae0:	add	w1, w1, w0
  46cae4:	mov	w0, #0xff97                	// #65431
  46cae8:	movk	w0, #0x432a, lsl #16
  46caec:	add	w0, w1, w0
  46caf0:	str	w0, [sp, #136]
  46caf4:	ldr	w0, [sp, #136]
  46caf8:	ror	w0, w0, #22
  46cafc:	str	w0, [sp, #136]
  46cb00:	ldr	w1, [sp, #136]
  46cb04:	ldr	w0, [sp, #148]
  46cb08:	add	w0, w1, w0
  46cb0c:	str	w0, [sp, #136]
  46cb10:	ldr	w0, [sp, #144]
  46cb14:	mvn	w1, w0
  46cb18:	ldr	w0, [sp, #136]
  46cb1c:	orr	w1, w1, w0
  46cb20:	ldr	w0, [sp, #148]
  46cb24:	eor	w1, w1, w0
  46cb28:	ldr	w0, [sp, #88]
  46cb2c:	add	w1, w1, w0
  46cb30:	ldr	w0, [sp, #140]
  46cb34:	add	w1, w1, w0
  46cb38:	mov	w0, #0x23a7                	// #9127
  46cb3c:	movk	w0, #0xab94, lsl #16
  46cb40:	add	w0, w1, w0
  46cb44:	str	w0, [sp, #140]
  46cb48:	ldr	w0, [sp, #140]
  46cb4c:	ror	w0, w0, #17
  46cb50:	str	w0, [sp, #140]
  46cb54:	ldr	w1, [sp, #140]
  46cb58:	ldr	w0, [sp, #136]
  46cb5c:	add	w0, w1, w0
  46cb60:	str	w0, [sp, #140]
  46cb64:	ldr	w0, [sp, #148]
  46cb68:	mvn	w1, w0
  46cb6c:	ldr	w0, [sp, #140]
  46cb70:	orr	w1, w1, w0
  46cb74:	ldr	w0, [sp, #136]
  46cb78:	eor	w1, w1, w0
  46cb7c:	ldr	w0, [sp, #52]
  46cb80:	add	w1, w1, w0
  46cb84:	ldr	w0, [sp, #144]
  46cb88:	add	w1, w1, w0
  46cb8c:	mov	w0, #0xa039                	// #41017
  46cb90:	movk	w0, #0xfc93, lsl #16
  46cb94:	add	w0, w1, w0
  46cb98:	str	w0, [sp, #144]
  46cb9c:	ldr	w0, [sp, #144]
  46cba0:	ror	w0, w0, #11
  46cba4:	str	w0, [sp, #144]
  46cba8:	ldr	w1, [sp, #144]
  46cbac:	ldr	w0, [sp, #140]
  46cbb0:	add	w0, w1, w0
  46cbb4:	str	w0, [sp, #144]
  46cbb8:	ldr	w0, [sp, #136]
  46cbbc:	mvn	w1, w0
  46cbc0:	ldr	w0, [sp, #144]
  46cbc4:	orr	w1, w1, w0
  46cbc8:	ldr	w0, [sp, #140]
  46cbcc:	eor	w1, w1, w0
  46cbd0:	ldr	w0, [sp, #80]
  46cbd4:	add	w1, w1, w0
  46cbd8:	ldr	w0, [sp, #148]
  46cbdc:	add	w1, w1, w0
  46cbe0:	mov	w0, #0x59c3                	// #22979
  46cbe4:	movk	w0, #0x655b, lsl #16
  46cbe8:	add	w0, w1, w0
  46cbec:	str	w0, [sp, #148]
  46cbf0:	ldr	w0, [sp, #148]
  46cbf4:	ror	w0, w0, #26
  46cbf8:	str	w0, [sp, #148]
  46cbfc:	ldr	w1, [sp, #148]
  46cc00:	ldr	w0, [sp, #144]
  46cc04:	add	w0, w1, w0
  46cc08:	str	w0, [sp, #148]
  46cc0c:	ldr	w0, [sp, #140]
  46cc10:	mvn	w1, w0
  46cc14:	ldr	w0, [sp, #148]
  46cc18:	orr	w1, w1, w0
  46cc1c:	ldr	w0, [sp, #144]
  46cc20:	eor	w1, w1, w0
  46cc24:	ldr	w0, [sp, #44]
  46cc28:	add	w1, w1, w0
  46cc2c:	ldr	w0, [sp, #136]
  46cc30:	add	w1, w1, w0
  46cc34:	mov	w0, #0xcc92                	// #52370
  46cc38:	movk	w0, #0x8f0c, lsl #16
  46cc3c:	add	w0, w1, w0
  46cc40:	str	w0, [sp, #136]
  46cc44:	ldr	w0, [sp, #136]
  46cc48:	ror	w0, w0, #22
  46cc4c:	str	w0, [sp, #136]
  46cc50:	ldr	w1, [sp, #136]
  46cc54:	ldr	w0, [sp, #148]
  46cc58:	add	w0, w1, w0
  46cc5c:	str	w0, [sp, #136]
  46cc60:	ldr	w0, [sp, #144]
  46cc64:	mvn	w1, w0
  46cc68:	ldr	w0, [sp, #136]
  46cc6c:	orr	w1, w1, w0
  46cc70:	ldr	w0, [sp, #148]
  46cc74:	eor	w1, w1, w0
  46cc78:	ldr	w0, [sp, #72]
  46cc7c:	add	w1, w1, w0
  46cc80:	ldr	w0, [sp, #140]
  46cc84:	add	w1, w1, w0
  46cc88:	mov	w0, #0xf47d                	// #62589
  46cc8c:	movk	w0, #0xffef, lsl #16
  46cc90:	add	w0, w1, w0
  46cc94:	str	w0, [sp, #140]
  46cc98:	ldr	w0, [sp, #140]
  46cc9c:	ror	w0, w0, #17
  46cca0:	str	w0, [sp, #140]
  46cca4:	ldr	w1, [sp, #140]
  46cca8:	ldr	w0, [sp, #136]
  46ccac:	add	w0, w1, w0
  46ccb0:	str	w0, [sp, #140]
  46ccb4:	ldr	w0, [sp, #148]
  46ccb8:	mvn	w1, w0
  46ccbc:	ldr	w0, [sp, #140]
  46ccc0:	orr	w1, w1, w0
  46ccc4:	ldr	w0, [sp, #136]
  46ccc8:	eor	w1, w1, w0
  46cccc:	ldr	w0, [sp, #36]
  46ccd0:	add	w1, w1, w0
  46ccd4:	ldr	w0, [sp, #144]
  46ccd8:	add	w1, w1, w0
  46ccdc:	mov	w0, #0x5dd1                	// #24017
  46cce0:	movk	w0, #0x8584, lsl #16
  46cce4:	add	w0, w1, w0
  46cce8:	str	w0, [sp, #144]
  46ccec:	ldr	w0, [sp, #144]
  46ccf0:	ror	w0, w0, #11
  46ccf4:	str	w0, [sp, #144]
  46ccf8:	ldr	w1, [sp, #144]
  46ccfc:	ldr	w0, [sp, #140]
  46cd00:	add	w0, w1, w0
  46cd04:	str	w0, [sp, #144]
  46cd08:	ldr	w0, [sp, #136]
  46cd0c:	mvn	w1, w0
  46cd10:	ldr	w0, [sp, #144]
  46cd14:	orr	w1, w1, w0
  46cd18:	ldr	w0, [sp, #140]
  46cd1c:	eor	w1, w1, w0
  46cd20:	ldr	w0, [sp, #64]
  46cd24:	add	w1, w1, w0
  46cd28:	ldr	w0, [sp, #148]
  46cd2c:	add	w1, w1, w0
  46cd30:	mov	w0, #0x7e4f                	// #32335
  46cd34:	movk	w0, #0x6fa8, lsl #16
  46cd38:	add	w0, w1, w0
  46cd3c:	str	w0, [sp, #148]
  46cd40:	ldr	w0, [sp, #148]
  46cd44:	ror	w0, w0, #26
  46cd48:	str	w0, [sp, #148]
  46cd4c:	ldr	w1, [sp, #148]
  46cd50:	ldr	w0, [sp, #144]
  46cd54:	add	w0, w1, w0
  46cd58:	str	w0, [sp, #148]
  46cd5c:	ldr	w0, [sp, #140]
  46cd60:	mvn	w1, w0
  46cd64:	ldr	w0, [sp, #148]
  46cd68:	orr	w1, w1, w0
  46cd6c:	ldr	w0, [sp, #144]
  46cd70:	eor	w1, w1, w0
  46cd74:	ldr	w0, [sp, #92]
  46cd78:	add	w1, w1, w0
  46cd7c:	ldr	w0, [sp, #136]
  46cd80:	add	w1, w1, w0
  46cd84:	mov	w0, #0xe6e0                	// #59104
  46cd88:	movk	w0, #0xfe2c, lsl #16
  46cd8c:	add	w0, w1, w0
  46cd90:	str	w0, [sp, #136]
  46cd94:	ldr	w0, [sp, #136]
  46cd98:	ror	w0, w0, #22
  46cd9c:	str	w0, [sp, #136]
  46cda0:	ldr	w1, [sp, #136]
  46cda4:	ldr	w0, [sp, #148]
  46cda8:	add	w0, w1, w0
  46cdac:	str	w0, [sp, #136]
  46cdb0:	ldr	w0, [sp, #144]
  46cdb4:	mvn	w1, w0
  46cdb8:	ldr	w0, [sp, #136]
  46cdbc:	orr	w1, w1, w0
  46cdc0:	ldr	w0, [sp, #148]
  46cdc4:	eor	w1, w1, w0
  46cdc8:	ldr	w0, [sp, #56]
  46cdcc:	add	w1, w1, w0
  46cdd0:	ldr	w0, [sp, #140]
  46cdd4:	add	w1, w1, w0
  46cdd8:	mov	w0, #0x4314                	// #17172
  46cddc:	movk	w0, #0xa301, lsl #16
  46cde0:	add	w0, w1, w0
  46cde4:	str	w0, [sp, #140]
  46cde8:	ldr	w0, [sp, #140]
  46cdec:	ror	w0, w0, #17
  46cdf0:	str	w0, [sp, #140]
  46cdf4:	ldr	w1, [sp, #140]
  46cdf8:	ldr	w0, [sp, #136]
  46cdfc:	add	w0, w1, w0
  46ce00:	str	w0, [sp, #140]
  46ce04:	ldr	w0, [sp, #148]
  46ce08:	mvn	w1, w0
  46ce0c:	ldr	w0, [sp, #140]
  46ce10:	orr	w1, w1, w0
  46ce14:	ldr	w0, [sp, #136]
  46ce18:	eor	w1, w1, w0
  46ce1c:	ldr	w0, [sp, #84]
  46ce20:	add	w1, w1, w0
  46ce24:	ldr	w0, [sp, #144]
  46ce28:	add	w1, w1, w0
  46ce2c:	mov	w0, #0x11a1                	// #4513
  46ce30:	movk	w0, #0x4e08, lsl #16
  46ce34:	add	w0, w1, w0
  46ce38:	str	w0, [sp, #144]
  46ce3c:	ldr	w0, [sp, #144]
  46ce40:	ror	w0, w0, #11
  46ce44:	str	w0, [sp, #144]
  46ce48:	ldr	w1, [sp, #144]
  46ce4c:	ldr	w0, [sp, #140]
  46ce50:	add	w0, w1, w0
  46ce54:	str	w0, [sp, #144]
  46ce58:	ldr	w0, [sp, #136]
  46ce5c:	mvn	w1, w0
  46ce60:	ldr	w0, [sp, #144]
  46ce64:	orr	w1, w1, w0
  46ce68:	ldr	w0, [sp, #140]
  46ce6c:	eor	w1, w1, w0
  46ce70:	ldr	w0, [sp, #48]
  46ce74:	add	w1, w1, w0
  46ce78:	ldr	w0, [sp, #148]
  46ce7c:	add	w1, w1, w0
  46ce80:	mov	w0, #0x7e82                	// #32386
  46ce84:	movk	w0, #0xf753, lsl #16
  46ce88:	add	w0, w1, w0
  46ce8c:	str	w0, [sp, #148]
  46ce90:	ldr	w0, [sp, #148]
  46ce94:	ror	w0, w0, #26
  46ce98:	str	w0, [sp, #148]
  46ce9c:	ldr	w1, [sp, #148]
  46cea0:	ldr	w0, [sp, #144]
  46cea4:	add	w0, w1, w0
  46cea8:	str	w0, [sp, #148]
  46ceac:	ldr	w0, [sp, #140]
  46ceb0:	mvn	w1, w0
  46ceb4:	ldr	w0, [sp, #148]
  46ceb8:	orr	w1, w1, w0
  46cebc:	ldr	w0, [sp, #144]
  46cec0:	eor	w1, w1, w0
  46cec4:	ldr	w0, [sp, #76]
  46cec8:	add	w1, w1, w0
  46cecc:	ldr	w0, [sp, #136]
  46ced0:	add	w1, w1, w0
  46ced4:	mov	w0, #0xf235                	// #62005
  46ced8:	movk	w0, #0xbd3a, lsl #16
  46cedc:	add	w0, w1, w0
  46cee0:	str	w0, [sp, #136]
  46cee4:	ldr	w0, [sp, #136]
  46cee8:	ror	w0, w0, #22
  46ceec:	str	w0, [sp, #136]
  46cef0:	ldr	w1, [sp, #136]
  46cef4:	ldr	w0, [sp, #148]
  46cef8:	add	w0, w1, w0
  46cefc:	str	w0, [sp, #136]
  46cf00:	ldr	w0, [sp, #144]
  46cf04:	mvn	w1, w0
  46cf08:	ldr	w0, [sp, #136]
  46cf0c:	orr	w1, w1, w0
  46cf10:	ldr	w0, [sp, #148]
  46cf14:	eor	w1, w1, w0
  46cf18:	ldr	w0, [sp, #40]
  46cf1c:	add	w1, w1, w0
  46cf20:	ldr	w0, [sp, #140]
  46cf24:	add	w1, w1, w0
  46cf28:	mov	w0, #0xd2bb                	// #53947
  46cf2c:	movk	w0, #0x2ad7, lsl #16
  46cf30:	add	w0, w1, w0
  46cf34:	str	w0, [sp, #140]
  46cf38:	ldr	w0, [sp, #140]
  46cf3c:	ror	w0, w0, #17
  46cf40:	str	w0, [sp, #140]
  46cf44:	ldr	w1, [sp, #140]
  46cf48:	ldr	w0, [sp, #136]
  46cf4c:	add	w0, w1, w0
  46cf50:	str	w0, [sp, #140]
  46cf54:	ldr	w0, [sp, #148]
  46cf58:	mvn	w1, w0
  46cf5c:	ldr	w0, [sp, #140]
  46cf60:	orr	w1, w1, w0
  46cf64:	ldr	w0, [sp, #136]
  46cf68:	eor	w1, w1, w0
  46cf6c:	ldr	w0, [sp, #68]
  46cf70:	add	w1, w1, w0
  46cf74:	ldr	w0, [sp, #144]
  46cf78:	add	w1, w1, w0
  46cf7c:	mov	w0, #0xd391                	// #54161
  46cf80:	movk	w0, #0xeb86, lsl #16
  46cf84:	add	w0, w1, w0
  46cf88:	str	w0, [sp, #144]
  46cf8c:	ldr	w0, [sp, #144]
  46cf90:	ror	w0, w0, #11
  46cf94:	str	w0, [sp, #144]
  46cf98:	ldr	w1, [sp, #144]
  46cf9c:	ldr	w0, [sp, #140]
  46cfa0:	add	w0, w1, w0
  46cfa4:	str	w0, [sp, #144]
  46cfa8:	ldr	w1, [sp, #148]
  46cfac:	ldr	w0, [sp, #108]
  46cfb0:	add	w0, w1, w0
  46cfb4:	str	w0, [sp, #148]
  46cfb8:	ldr	w1, [sp, #144]
  46cfbc:	ldr	w0, [sp, #104]
  46cfc0:	add	w0, w1, w0
  46cfc4:	str	w0, [sp, #144]
  46cfc8:	ldr	w1, [sp, #140]
  46cfcc:	ldr	w0, [sp, #100]
  46cfd0:	add	w0, w1, w0
  46cfd4:	str	w0, [sp, #140]
  46cfd8:	ldr	w1, [sp, #136]
  46cfdc:	ldr	w0, [sp, #96]
  46cfe0:	add	w0, w1, w0
  46cfe4:	str	w0, [sp, #136]
  46cfe8:	ldr	x1, [sp, #152]
  46cfec:	ldr	x0, [sp, #120]
  46cff0:	cmp	x1, x0
  46cff4:	b.cc	46b804 <ferror@plt+0x68e94>  // b.lo, b.ul, b.last
  46cff8:	ldr	x0, [sp, #8]
  46cffc:	ldr	w1, [sp, #148]
  46d000:	str	w1, [x0]
  46d004:	ldr	x0, [sp, #8]
  46d008:	ldr	w1, [sp, #144]
  46d00c:	str	w1, [x0, #4]
  46d010:	ldr	x0, [sp, #8]
  46d014:	ldr	w1, [sp, #140]
  46d018:	str	w1, [x0, #8]
  46d01c:	ldr	x0, [sp, #8]
  46d020:	ldr	w1, [sp, #136]
  46d024:	str	w1, [x0, #12]
  46d028:	nop
  46d02c:	add	sp, sp, #0xa0
  46d030:	ret
  46d034:	stp	x29, x30, [sp, #-32]!
  46d038:	mov	x29, sp
  46d03c:	str	x0, [sp, #24]
  46d040:	str	x1, [sp, #16]
  46d044:	ldr	x1, [sp, #16]
  46d048:	ldr	x0, [sp, #24]
  46d04c:	bl	4026d0 <strcmp@plt>
  46d050:	ldp	x29, x30, [sp], #32
  46d054:	ret
  46d058:	stp	x29, x30, [sp, #-48]!
  46d05c:	mov	x29, sp
  46d060:	str	x0, [sp, #40]
  46d064:	str	x1, [sp, #32]
  46d068:	str	x2, [sp, #24]
  46d06c:	ldr	x2, [sp, #24]
  46d070:	ldr	x1, [sp, #32]
  46d074:	ldr	x0, [sp, #40]
  46d078:	bl	4024e0 <strncmp@plt>
  46d07c:	ldp	x29, x30, [sp], #48
  46d080:	ret
  46d084:	sub	sp, sp, #0x20
  46d088:	str	x0, [sp, #8]
  46d08c:	ldr	x0, [sp, #8]
  46d090:	str	x0, [sp, #24]
  46d094:	str	wzr, [sp, #20]
  46d098:	b	46d0e4 <ferror@plt+0x6a774>
  46d09c:	ldrb	w0, [sp, #19]
  46d0a0:	cmp	w0, #0x5c
  46d0a4:	b.ne	46d0b0 <ferror@plt+0x6a740>  // b.any
  46d0a8:	mov	w0, #0x2f                  	// #47
  46d0ac:	strb	w0, [sp, #19]
  46d0b0:	ldrb	w2, [sp, #19]
  46d0b4:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d0b8:	add	x1, x0, #0x698
  46d0bc:	sxtw	x0, w2
  46d0c0:	ldrb	w0, [x1, x0]
  46d0c4:	strb	w0, [sp, #19]
  46d0c8:	ldr	w1, [sp, #20]
  46d0cc:	mov	w0, #0x43                  	// #67
  46d0d0:	mul	w1, w1, w0
  46d0d4:	ldrb	w0, [sp, #19]
  46d0d8:	add	w0, w1, w0
  46d0dc:	sub	w0, w0, #0x71
  46d0e0:	str	w0, [sp, #20]
  46d0e4:	ldr	x0, [sp, #24]
  46d0e8:	add	x1, x0, #0x1
  46d0ec:	str	x1, [sp, #24]
  46d0f0:	ldrb	w0, [x0]
  46d0f4:	strb	w0, [sp, #19]
  46d0f8:	ldrb	w0, [sp, #19]
  46d0fc:	cmp	w0, #0x0
  46d100:	b.ne	46d09c <ferror@plt+0x6a72c>  // b.any
  46d104:	ldr	w0, [sp, #20]
  46d108:	add	sp, sp, #0x20
  46d10c:	ret
  46d110:	stp	x29, x30, [sp, #-32]!
  46d114:	mov	x29, sp
  46d118:	str	x0, [sp, #24]
  46d11c:	str	x1, [sp, #16]
  46d120:	ldr	x1, [sp, #16]
  46d124:	ldr	x0, [sp, #24]
  46d128:	bl	46d034 <ferror@plt+0x6a6c4>
  46d12c:	cmp	w0, #0x0
  46d130:	cset	w0, eq  // eq = none
  46d134:	and	w0, w0, #0xff
  46d138:	ldp	x29, x30, [sp], #32
  46d13c:	ret
  46d140:	stp	x29, x30, [sp, #-64]!
  46d144:	mov	x29, sp
  46d148:	str	x0, [sp, #24]
  46d14c:	str	x1, [sp, #16]
  46d150:	ldr	x0, [sp, #24]
  46d154:	bl	46eec4 <ferror@plt+0x6c554>
  46d158:	str	x0, [sp, #56]
  46d15c:	ldr	x0, [sp, #16]
  46d160:	bl	46eec4 <ferror@plt+0x6c554>
  46d164:	str	x0, [sp, #48]
  46d168:	ldr	x1, [sp, #48]
  46d16c:	ldr	x0, [sp, #56]
  46d170:	bl	46d110 <ferror@plt+0x6a7a0>
  46d174:	str	w0, [sp, #44]
  46d178:	ldr	x0, [sp, #56]
  46d17c:	bl	402730 <free@plt>
  46d180:	ldr	x0, [sp, #48]
  46d184:	bl	402730 <free@plt>
  46d188:	ldr	w0, [sp, #44]
  46d18c:	ldp	x29, x30, [sp], #64
  46d190:	ret
  46d194:	stp	x29, x30, [sp, #-32]!
  46d198:	mov	x29, sp
  46d19c:	str	x0, [sp, #24]
  46d1a0:	ldr	x0, [sp, #24]
  46d1a4:	cmp	x0, #0x0
  46d1a8:	b.eq	46d1b8 <ferror@plt+0x6a848>  // b.none
  46d1ac:	mov	w1, #0x2                   	// #2
  46d1b0:	ldr	x0, [sp, #24]
  46d1b4:	bl	402880 <__fsetlocking@plt>
  46d1b8:	nop
  46d1bc:	ldp	x29, x30, [sp], #32
  46d1c0:	ret
  46d1c4:	stp	x29, x30, [sp, #-32]!
  46d1c8:	mov	x29, sp
  46d1cc:	str	x0, [sp, #24]
  46d1d0:	ldr	x0, [sp, #24]
  46d1d4:	bl	46d194 <ferror@plt+0x6a824>
  46d1d8:	nop
  46d1dc:	ldp	x29, x30, [sp], #32
  46d1e0:	ret
  46d1e4:	stp	x29, x30, [sp, #-16]!
  46d1e8:	mov	x29, sp
  46d1ec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46d1f0:	add	x0, x0, #0x7c0
  46d1f4:	ldr	x0, [x0]
  46d1f8:	bl	46d194 <ferror@plt+0x6a824>
  46d1fc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46d200:	add	x0, x0, #0x7b8
  46d204:	ldr	x0, [x0]
  46d208:	bl	46d194 <ferror@plt+0x6a824>
  46d20c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46d210:	add	x0, x0, #0x7a8
  46d214:	ldr	x0, [x0]
  46d218:	bl	46d194 <ferror@plt+0x6a824>
  46d21c:	nop
  46d220:	ldp	x29, x30, [sp], #16
  46d224:	ret
  46d228:	stp	x29, x30, [sp, #-48]!
  46d22c:	mov	x29, sp
  46d230:	str	x0, [sp, #24]
  46d234:	str	x1, [sp, #16]
  46d238:	ldr	x1, [sp, #16]
  46d23c:	ldr	x0, [sp, #24]
  46d240:	bl	402490 <fopen@plt>
  46d244:	str	x0, [sp, #40]
  46d248:	ldr	x0, [sp, #40]
  46d24c:	bl	46d194 <ferror@plt+0x6a824>
  46d250:	ldr	x0, [sp, #40]
  46d254:	ldp	x29, x30, [sp], #48
  46d258:	ret
  46d25c:	stp	x29, x30, [sp, #-48]!
  46d260:	mov	x29, sp
  46d264:	str	w0, [sp, #28]
  46d268:	str	x1, [sp, #16]
  46d26c:	ldr	x1, [sp, #16]
  46d270:	ldr	w0, [sp, #28]
  46d274:	bl	402540 <fdopen@plt>
  46d278:	str	x0, [sp, #40]
  46d27c:	ldr	x0, [sp, #40]
  46d280:	bl	46d194 <ferror@plt+0x6a824>
  46d284:	ldr	x0, [sp, #40]
  46d288:	ldp	x29, x30, [sp], #48
  46d28c:	ret
  46d290:	stp	x29, x30, [sp, #-64]!
  46d294:	mov	x29, sp
  46d298:	str	x0, [sp, #40]
  46d29c:	str	x1, [sp, #32]
  46d2a0:	str	x2, [sp, #24]
  46d2a4:	ldr	x2, [sp, #24]
  46d2a8:	ldr	x1, [sp, #32]
  46d2ac:	ldr	x0, [sp, #40]
  46d2b0:	bl	402750 <freopen@plt>
  46d2b4:	str	x0, [sp, #56]
  46d2b8:	ldr	x0, [sp, #56]
  46d2bc:	bl	46d194 <ferror@plt+0x6a824>
  46d2c0:	ldr	x0, [sp, #56]
  46d2c4:	ldp	x29, x30, [sp], #64
  46d2c8:	ret
  46d2cc:	stp	x29, x30, [sp, #-48]!
  46d2d0:	mov	x29, sp
  46d2d4:	str	x0, [sp, #24]
  46d2d8:	str	wzr, [sp, #44]
  46d2dc:	mov	w0, #0x1e                  	// #30
  46d2e0:	str	w0, [sp, #40]
  46d2e4:	b	46d344 <ferror@plt+0x6a9d4>
  46d2e8:	ldr	w1, [sp, #40]
  46d2ec:	ldr	w0, [sp, #44]
  46d2f0:	sub	w0, w1, w0
  46d2f4:	lsr	w0, w0, #1
  46d2f8:	ldr	w1, [sp, #44]
  46d2fc:	add	w0, w1, w0
  46d300:	str	w0, [sp, #36]
  46d304:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d308:	add	x1, x0, #0x170
  46d30c:	ldr	w0, [sp, #36]
  46d310:	lsl	x0, x0, #4
  46d314:	add	x0, x1, x0
  46d318:	ldr	w0, [x0]
  46d31c:	mov	w0, w0
  46d320:	ldr	x1, [sp, #24]
  46d324:	cmp	x1, x0
  46d328:	b.ls	46d33c <ferror@plt+0x6a9cc>  // b.plast
  46d32c:	ldr	w0, [sp, #36]
  46d330:	add	w0, w0, #0x1
  46d334:	str	w0, [sp, #44]
  46d338:	b	46d344 <ferror@plt+0x6a9d4>
  46d33c:	ldr	w0, [sp, #36]
  46d340:	str	w0, [sp, #40]
  46d344:	ldr	w1, [sp, #44]
  46d348:	ldr	w0, [sp, #40]
  46d34c:	cmp	w1, w0
  46d350:	b.ne	46d2e8 <ferror@plt+0x6a978>  // b.any
  46d354:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d358:	add	x1, x0, #0x170
  46d35c:	ldr	w0, [sp, #44]
  46d360:	lsl	x0, x0, #4
  46d364:	add	x0, x1, x0
  46d368:	ldr	w0, [x0]
  46d36c:	mov	w0, w0
  46d370:	ldr	x1, [sp, #24]
  46d374:	cmp	x1, x0
  46d378:	b.ls	46d3a0 <ferror@plt+0x6aa30>  // b.plast
  46d37c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46d380:	add	x0, x0, #0x7a8
  46d384:	ldr	x3, [x0]
  46d388:	ldr	x2, [sp, #24]
  46d38c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d390:	add	x1, x0, #0x350
  46d394:	mov	x0, x3
  46d398:	bl	402940 <fprintf@plt>
  46d39c:	bl	402650 <abort@plt>
  46d3a0:	ldr	w0, [sp, #44]
  46d3a4:	ldp	x29, x30, [sp], #48
  46d3a8:	ret
  46d3ac:	sub	sp, sp, #0x10
  46d3b0:	str	x0, [sp, #8]
  46d3b4:	str	x1, [sp]
  46d3b8:	ldr	x1, [sp, #8]
  46d3bc:	ldr	x0, [sp]
  46d3c0:	cmp	x1, x0
  46d3c4:	cset	w0, eq  // eq = none
  46d3c8:	and	w0, w0, #0xff
  46d3cc:	add	sp, sp, #0x10
  46d3d0:	ret
  46d3d4:	sub	sp, sp, #0x10
  46d3d8:	str	x0, [sp, #8]
  46d3dc:	ldr	x0, [sp, #8]
  46d3e0:	ldr	x0, [x0, #32]
  46d3e4:	add	sp, sp, #0x10
  46d3e8:	ret
  46d3ec:	sub	sp, sp, #0x10
  46d3f0:	str	x0, [sp, #8]
  46d3f4:	ldr	x0, [sp, #8]
  46d3f8:	ldr	x1, [x0, #40]
  46d3fc:	ldr	x0, [sp, #8]
  46d400:	ldr	x0, [x0, #48]
  46d404:	sub	x0, x1, x0
  46d408:	add	sp, sp, #0x10
  46d40c:	ret
  46d410:	sub	sp, sp, #0x30
  46d414:	str	w0, [sp, #12]
  46d418:	str	w1, [sp, #8]
  46d41c:	str	w2, [sp, #4]
  46d420:	str	w3, [sp]
  46d424:	ldr	w1, [sp, #12]
  46d428:	ldr	w0, [sp, #4]
  46d42c:	mul	x0, x1, x0
  46d430:	lsr	x0, x0, #32
  46d434:	str	w0, [sp, #44]
  46d438:	ldr	w1, [sp, #12]
  46d43c:	ldr	w0, [sp, #44]
  46d440:	sub	w0, w1, w0
  46d444:	str	w0, [sp, #40]
  46d448:	ldr	w0, [sp, #40]
  46d44c:	lsr	w0, w0, #1
  46d450:	str	w0, [sp, #36]
  46d454:	ldr	w1, [sp, #44]
  46d458:	ldr	w0, [sp, #36]
  46d45c:	add	w0, w1, w0
  46d460:	str	w0, [sp, #32]
  46d464:	ldr	w0, [sp]
  46d468:	ldr	w1, [sp, #32]
  46d46c:	lsr	w0, w1, w0
  46d470:	str	w0, [sp, #28]
  46d474:	ldr	w1, [sp, #28]
  46d478:	ldr	w0, [sp, #8]
  46d47c:	mul	w0, w1, w0
  46d480:	ldr	w1, [sp, #12]
  46d484:	sub	w0, w1, w0
  46d488:	str	w0, [sp, #24]
  46d48c:	ldr	w0, [sp, #24]
  46d490:	add	sp, sp, #0x30
  46d494:	ret
  46d498:	stp	x29, x30, [sp, #-48]!
  46d49c:	mov	x29, sp
  46d4a0:	str	w0, [sp, #28]
  46d4a4:	str	x1, [sp, #16]
  46d4a8:	ldr	x0, [sp, #16]
  46d4ac:	ldr	w0, [x0, #104]
  46d4b0:	mov	w0, w0
  46d4b4:	lsl	x1, x0, #4
  46d4b8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d4bc:	add	x0, x0, #0x170
  46d4c0:	add	x0, x1, x0
  46d4c4:	str	x0, [sp, #40]
  46d4c8:	ldr	x0, [sp, #40]
  46d4cc:	ldr	w1, [x0]
  46d4d0:	ldr	x0, [sp, #40]
  46d4d4:	ldr	w2, [x0, #4]
  46d4d8:	ldr	x0, [sp, #40]
  46d4dc:	ldr	w0, [x0, #12]
  46d4e0:	mov	w3, w0
  46d4e4:	ldr	w0, [sp, #28]
  46d4e8:	bl	46d410 <ferror@plt+0x6aaa0>
  46d4ec:	ldp	x29, x30, [sp], #48
  46d4f0:	ret
  46d4f4:	stp	x29, x30, [sp, #-48]!
  46d4f8:	mov	x29, sp
  46d4fc:	str	w0, [sp, #28]
  46d500:	str	x1, [sp, #16]
  46d504:	ldr	x0, [sp, #16]
  46d508:	ldr	w0, [x0, #104]
  46d50c:	mov	w0, w0
  46d510:	lsl	x1, x0, #4
  46d514:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d518:	add	x0, x0, #0x170
  46d51c:	add	x0, x1, x0
  46d520:	str	x0, [sp, #40]
  46d524:	ldr	x0, [sp, #40]
  46d528:	ldr	w0, [x0]
  46d52c:	sub	w1, w0, #0x2
  46d530:	ldr	x0, [sp, #40]
  46d534:	ldr	w2, [x0, #8]
  46d538:	ldr	x0, [sp, #40]
  46d53c:	ldr	w0, [x0, #12]
  46d540:	mov	w3, w0
  46d544:	ldr	w0, [sp, #28]
  46d548:	bl	46d410 <ferror@plt+0x6aaa0>
  46d54c:	add	w0, w0, #0x1
  46d550:	ldp	x29, x30, [sp], #48
  46d554:	ret
  46d558:	stp	x29, x30, [sp, #-64]!
  46d55c:	mov	x29, sp
  46d560:	str	x0, [sp, #56]
  46d564:	str	x1, [sp, #48]
  46d568:	str	x2, [sp, #40]
  46d56c:	str	x3, [sp, #32]
  46d570:	str	x4, [sp, #24]
  46d574:	str	x5, [sp, #16]
  46d578:	ldr	x6, [sp, #16]
  46d57c:	ldr	x5, [sp, #24]
  46d580:	ldr	x4, [sp, #24]
  46d584:	ldr	x3, [sp, #32]
  46d588:	ldr	x2, [sp, #40]
  46d58c:	ldr	x1, [sp, #48]
  46d590:	ldr	x0, [sp, #56]
  46d594:	bl	46d6dc <ferror@plt+0x6ad6c>
  46d598:	ldp	x29, x30, [sp], #64
  46d59c:	ret
  46d5a0:	stp	x29, x30, [sp, #-96]!
  46d5a4:	mov	x29, sp
  46d5a8:	str	x0, [sp, #72]
  46d5ac:	str	x1, [sp, #64]
  46d5b0:	str	x2, [sp, #56]
  46d5b4:	str	x3, [sp, #48]
  46d5b8:	str	x4, [sp, #40]
  46d5bc:	str	x5, [sp, #32]
  46d5c0:	str	x6, [sp, #24]
  46d5c4:	ldr	x0, [sp, #72]
  46d5c8:	bl	46d2cc <ferror@plt+0x6a95c>
  46d5cc:	str	w0, [sp, #92]
  46d5d0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d5d4:	add	x1, x0, #0x170
  46d5d8:	ldr	w0, [sp, #92]
  46d5dc:	lsl	x0, x0, #4
  46d5e0:	add	x0, x1, x0
  46d5e4:	ldr	w0, [x0]
  46d5e8:	mov	w0, w0
  46d5ec:	str	x0, [sp, #72]
  46d5f0:	ldr	x3, [sp, #32]
  46d5f4:	mov	x2, #0x70                  	// #112
  46d5f8:	mov	x1, #0x1                   	// #1
  46d5fc:	ldr	x0, [sp, #40]
  46d600:	blr	x3
  46d604:	str	x0, [sp, #80]
  46d608:	ldr	x0, [sp, #80]
  46d60c:	cmp	x0, #0x0
  46d610:	b.ne	46d61c <ferror@plt+0x6acac>  // b.any
  46d614:	mov	x0, #0x0                   	// #0
  46d618:	b	46d6d4 <ferror@plt+0x6ad64>
  46d61c:	ldr	x3, [sp, #32]
  46d620:	mov	x2, #0x8                   	// #8
  46d624:	ldr	x1, [sp, #72]
  46d628:	ldr	x0, [sp, #40]
  46d62c:	blr	x3
  46d630:	mov	x1, x0
  46d634:	ldr	x0, [sp, #80]
  46d638:	str	x1, [x0, #24]
  46d63c:	ldr	x0, [sp, #80]
  46d640:	ldr	x0, [x0, #24]
  46d644:	cmp	x0, #0x0
  46d648:	b.ne	46d670 <ferror@plt+0x6ad00>  // b.any
  46d64c:	ldr	x0, [sp, #24]
  46d650:	cmp	x0, #0x0
  46d654:	b.eq	46d668 <ferror@plt+0x6acf8>  // b.none
  46d658:	ldr	x2, [sp, #24]
  46d65c:	ldr	x1, [sp, #80]
  46d660:	ldr	x0, [sp, #40]
  46d664:	blr	x2
  46d668:	mov	x0, #0x0                   	// #0
  46d66c:	b	46d6d4 <ferror@plt+0x6ad64>
  46d670:	ldr	x0, [sp, #80]
  46d674:	ldr	x1, [sp, #72]
  46d678:	str	x1, [x0, #32]
  46d67c:	ldr	x0, [sp, #80]
  46d680:	ldr	w1, [sp, #92]
  46d684:	str	w1, [x0, #104]
  46d688:	ldr	x0, [sp, #80]
  46d68c:	ldr	x1, [sp, #64]
  46d690:	str	x1, [x0]
  46d694:	ldr	x0, [sp, #80]
  46d698:	ldr	x1, [sp, #56]
  46d69c:	str	x1, [x0, #8]
  46d6a0:	ldr	x0, [sp, #80]
  46d6a4:	ldr	x1, [sp, #48]
  46d6a8:	str	x1, [x0, #16]
  46d6ac:	ldr	x0, [sp, #80]
  46d6b0:	ldr	x1, [sp, #40]
  46d6b4:	str	x1, [x0, #80]
  46d6b8:	ldr	x0, [sp, #80]
  46d6bc:	ldr	x1, [sp, #32]
  46d6c0:	str	x1, [x0, #88]
  46d6c4:	ldr	x0, [sp, #80]
  46d6c8:	ldr	x1, [sp, #24]
  46d6cc:	str	x1, [x0, #96]
  46d6d0:	ldr	x0, [sp, #80]
  46d6d4:	ldp	x29, x30, [sp], #96
  46d6d8:	ret
  46d6dc:	stp	x29, x30, [sp, #-96]!
  46d6e0:	mov	x29, sp
  46d6e4:	str	x0, [sp, #72]
  46d6e8:	str	x1, [sp, #64]
  46d6ec:	str	x2, [sp, #56]
  46d6f0:	str	x3, [sp, #48]
  46d6f4:	str	x4, [sp, #40]
  46d6f8:	str	x5, [sp, #32]
  46d6fc:	str	x6, [sp, #24]
  46d700:	ldr	x0, [sp, #72]
  46d704:	bl	46d2cc <ferror@plt+0x6a95c>
  46d708:	str	w0, [sp, #92]
  46d70c:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46d710:	add	x1, x0, #0x170
  46d714:	ldr	w0, [sp, #92]
  46d718:	lsl	x0, x0, #4
  46d71c:	add	x0, x1, x0
  46d720:	ldr	w0, [x0]
  46d724:	mov	w0, w0
  46d728:	str	x0, [sp, #72]
  46d72c:	ldr	x2, [sp, #40]
  46d730:	mov	x1, #0x70                  	// #112
  46d734:	mov	x0, #0x1                   	// #1
  46d738:	blr	x2
  46d73c:	str	x0, [sp, #80]
  46d740:	ldr	x0, [sp, #80]
  46d744:	cmp	x0, #0x0
  46d748:	b.ne	46d754 <ferror@plt+0x6ade4>  // b.any
  46d74c:	mov	x0, #0x0                   	// #0
  46d750:	b	46d7f8 <ferror@plt+0x6ae88>
  46d754:	ldr	x2, [sp, #32]
  46d758:	mov	x1, #0x8                   	// #8
  46d75c:	ldr	x0, [sp, #72]
  46d760:	blr	x2
  46d764:	mov	x1, x0
  46d768:	ldr	x0, [sp, #80]
  46d76c:	str	x1, [x0, #24]
  46d770:	ldr	x0, [sp, #80]
  46d774:	ldr	x0, [x0, #24]
  46d778:	cmp	x0, #0x0
  46d77c:	b.ne	46d7a0 <ferror@plt+0x6ae30>  // b.any
  46d780:	ldr	x0, [sp, #24]
  46d784:	cmp	x0, #0x0
  46d788:	b.eq	46d798 <ferror@plt+0x6ae28>  // b.none
  46d78c:	ldr	x1, [sp, #24]
  46d790:	ldr	x0, [sp, #80]
  46d794:	blr	x1
  46d798:	mov	x0, #0x0                   	// #0
  46d79c:	b	46d7f8 <ferror@plt+0x6ae88>
  46d7a0:	ldr	x0, [sp, #80]
  46d7a4:	ldr	x1, [sp, #72]
  46d7a8:	str	x1, [x0, #32]
  46d7ac:	ldr	x0, [sp, #80]
  46d7b0:	ldr	w1, [sp, #92]
  46d7b4:	str	w1, [x0, #104]
  46d7b8:	ldr	x0, [sp, #80]
  46d7bc:	ldr	x1, [sp, #64]
  46d7c0:	str	x1, [x0]
  46d7c4:	ldr	x0, [sp, #80]
  46d7c8:	ldr	x1, [sp, #56]
  46d7cc:	str	x1, [x0, #8]
  46d7d0:	ldr	x0, [sp, #80]
  46d7d4:	ldr	x1, [sp, #48]
  46d7d8:	str	x1, [x0, #16]
  46d7dc:	ldr	x0, [sp, #80]
  46d7e0:	ldr	x1, [sp, #32]
  46d7e4:	str	x1, [x0, #64]
  46d7e8:	ldr	x0, [sp, #80]
  46d7ec:	ldr	x1, [sp, #24]
  46d7f0:	str	x1, [x0, #72]
  46d7f4:	ldr	x0, [sp, #80]
  46d7f8:	ldp	x29, x30, [sp], #96
  46d7fc:	ret
  46d800:	sub	sp, sp, #0x40
  46d804:	str	x0, [sp, #56]
  46d808:	str	x1, [sp, #48]
  46d80c:	str	x2, [sp, #40]
  46d810:	str	x3, [sp, #32]
  46d814:	str	x4, [sp, #24]
  46d818:	str	x5, [sp, #16]
  46d81c:	str	x6, [sp, #8]
  46d820:	ldr	x0, [sp, #56]
  46d824:	ldr	x1, [sp, #48]
  46d828:	str	x1, [x0]
  46d82c:	ldr	x0, [sp, #56]
  46d830:	ldr	x1, [sp, #40]
  46d834:	str	x1, [x0, #8]
  46d838:	ldr	x0, [sp, #56]
  46d83c:	ldr	x1, [sp, #32]
  46d840:	str	x1, [x0, #16]
  46d844:	ldr	x0, [sp, #56]
  46d848:	ldr	x1, [sp, #24]
  46d84c:	str	x1, [x0, #80]
  46d850:	ldr	x0, [sp, #56]
  46d854:	ldr	x1, [sp, #16]
  46d858:	str	x1, [x0, #88]
  46d85c:	ldr	x0, [sp, #56]
  46d860:	ldr	x1, [sp, #8]
  46d864:	str	x1, [x0, #96]
  46d868:	nop
  46d86c:	add	sp, sp, #0x40
  46d870:	ret
  46d874:	stp	x29, x30, [sp, #-48]!
  46d878:	mov	x29, sp
  46d87c:	str	x0, [sp, #40]
  46d880:	str	x1, [sp, #32]
  46d884:	str	x2, [sp, #24]
  46d888:	str	x3, [sp, #16]
  46d88c:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  46d890:	add	x5, x0, #0x730
  46d894:	adrp	x0, 46f000 <ferror@plt+0x6c690>
  46d898:	add	x4, x0, #0x764
  46d89c:	ldr	x3, [sp, #16]
  46d8a0:	ldr	x2, [sp, #24]
  46d8a4:	ldr	x1, [sp, #32]
  46d8a8:	ldr	x0, [sp, #40]
  46d8ac:	bl	46d558 <ferror@plt+0x6abe8>
  46d8b0:	ldp	x29, x30, [sp], #48
  46d8b4:	ret
  46d8b8:	stp	x29, x30, [sp, #-48]!
  46d8bc:	mov	x29, sp
  46d8c0:	str	x0, [sp, #40]
  46d8c4:	str	x1, [sp, #32]
  46d8c8:	str	x2, [sp, #24]
  46d8cc:	str	x3, [sp, #16]
  46d8d0:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  46d8d4:	add	x5, x0, #0x730
  46d8d8:	adrp	x0, 402000 <memcpy@plt-0x2e0>
  46d8dc:	add	x4, x0, #0x550
  46d8e0:	ldr	x3, [sp, #16]
  46d8e4:	ldr	x2, [sp, #24]
  46d8e8:	ldr	x1, [sp, #32]
  46d8ec:	ldr	x0, [sp, #40]
  46d8f0:	bl	46d558 <ferror@plt+0x6abe8>
  46d8f4:	ldp	x29, x30, [sp], #48
  46d8f8:	ret
  46d8fc:	stp	x29, x30, [sp, #-64]!
  46d900:	mov	x29, sp
  46d904:	str	x0, [sp, #24]
  46d908:	ldr	x0, [sp, #24]
  46d90c:	ldr	x0, [x0, #32]
  46d910:	str	x0, [sp, #48]
  46d914:	ldr	x0, [sp, #24]
  46d918:	ldr	x0, [x0, #24]
  46d91c:	str	x0, [sp, #40]
  46d920:	ldr	x0, [sp, #24]
  46d924:	ldr	x0, [x0, #16]
  46d928:	cmp	x0, #0x0
  46d92c:	b.eq	46d9b0 <ferror@plt+0x6b040>  // b.none
  46d930:	ldr	x0, [sp, #48]
  46d934:	sub	w0, w0, #0x1
  46d938:	str	w0, [sp, #60]
  46d93c:	b	46d9a4 <ferror@plt+0x6b034>
  46d940:	ldrsw	x0, [sp, #60]
  46d944:	lsl	x0, x0, #3
  46d948:	ldr	x1, [sp, #40]
  46d94c:	add	x0, x1, x0
  46d950:	ldr	x0, [x0]
  46d954:	cmp	x0, #0x0
  46d958:	b.eq	46d998 <ferror@plt+0x6b028>  // b.none
  46d95c:	ldrsw	x0, [sp, #60]
  46d960:	lsl	x0, x0, #3
  46d964:	ldr	x1, [sp, #40]
  46d968:	add	x0, x1, x0
  46d96c:	ldr	x0, [x0]
  46d970:	cmp	x0, #0x1
  46d974:	b.eq	46d998 <ferror@plt+0x6b028>  // b.none
  46d978:	ldr	x0, [sp, #24]
  46d97c:	ldr	x1, [x0, #16]
  46d980:	ldrsw	x0, [sp, #60]
  46d984:	lsl	x0, x0, #3
  46d988:	ldr	x2, [sp, #40]
  46d98c:	add	x0, x2, x0
  46d990:	ldr	x0, [x0]
  46d994:	blr	x1
  46d998:	ldr	w0, [sp, #60]
  46d99c:	sub	w0, w0, #0x1
  46d9a0:	str	w0, [sp, #60]
  46d9a4:	ldr	w0, [sp, #60]
  46d9a8:	cmp	w0, #0x0
  46d9ac:	b.ge	46d940 <ferror@plt+0x6afd0>  // b.tcont
  46d9b0:	ldr	x0, [sp, #24]
  46d9b4:	ldr	x0, [x0, #72]
  46d9b8:	cmp	x0, #0x0
  46d9bc:	b.eq	46d9e4 <ferror@plt+0x6b074>  // b.none
  46d9c0:	ldr	x0, [sp, #24]
  46d9c4:	ldr	x1, [x0, #72]
  46d9c8:	ldr	x0, [sp, #40]
  46d9cc:	blr	x1
  46d9d0:	ldr	x0, [sp, #24]
  46d9d4:	ldr	x1, [x0, #72]
  46d9d8:	ldr	x0, [sp, #24]
  46d9dc:	blr	x1
  46d9e0:	b	46da24 <ferror@plt+0x6b0b4>
  46d9e4:	ldr	x0, [sp, #24]
  46d9e8:	ldr	x0, [x0, #96]
  46d9ec:	cmp	x0, #0x0
  46d9f0:	b.eq	46da24 <ferror@plt+0x6b0b4>  // b.none
  46d9f4:	ldr	x0, [sp, #24]
  46d9f8:	ldr	x2, [x0, #96]
  46d9fc:	ldr	x0, [sp, #24]
  46da00:	ldr	x0, [x0, #80]
  46da04:	ldr	x1, [sp, #40]
  46da08:	blr	x2
  46da0c:	ldr	x0, [sp, #24]
  46da10:	ldr	x2, [x0, #96]
  46da14:	ldr	x0, [sp, #24]
  46da18:	ldr	x0, [x0, #80]
  46da1c:	ldr	x1, [sp, #24]
  46da20:	blr	x2
  46da24:	nop
  46da28:	ldp	x29, x30, [sp], #64
  46da2c:	ret
  46da30:	stp	x29, x30, [sp, #-64]!
  46da34:	mov	x29, sp
  46da38:	str	x0, [sp, #24]
  46da3c:	ldr	x0, [sp, #24]
  46da40:	ldr	x0, [x0, #32]
  46da44:	str	x0, [sp, #48]
  46da48:	ldr	x0, [sp, #24]
  46da4c:	ldr	x0, [x0, #24]
  46da50:	str	x0, [sp, #40]
  46da54:	ldr	x0, [sp, #24]
  46da58:	ldr	x0, [x0, #16]
  46da5c:	cmp	x0, #0x0
  46da60:	b.eq	46dae4 <ferror@plt+0x6b174>  // b.none
  46da64:	ldr	x0, [sp, #48]
  46da68:	sub	w0, w0, #0x1
  46da6c:	str	w0, [sp, #60]
  46da70:	b	46dad8 <ferror@plt+0x6b168>
  46da74:	ldrsw	x0, [sp, #60]
  46da78:	lsl	x0, x0, #3
  46da7c:	ldr	x1, [sp, #40]
  46da80:	add	x0, x1, x0
  46da84:	ldr	x0, [x0]
  46da88:	cmp	x0, #0x0
  46da8c:	b.eq	46dacc <ferror@plt+0x6b15c>  // b.none
  46da90:	ldrsw	x0, [sp, #60]
  46da94:	lsl	x0, x0, #3
  46da98:	ldr	x1, [sp, #40]
  46da9c:	add	x0, x1, x0
  46daa0:	ldr	x0, [x0]
  46daa4:	cmp	x0, #0x1
  46daa8:	b.eq	46dacc <ferror@plt+0x6b15c>  // b.none
  46daac:	ldr	x0, [sp, #24]
  46dab0:	ldr	x1, [x0, #16]
  46dab4:	ldrsw	x0, [sp, #60]
  46dab8:	lsl	x0, x0, #3
  46dabc:	ldr	x2, [sp, #40]
  46dac0:	add	x0, x2, x0
  46dac4:	ldr	x0, [x0]
  46dac8:	blr	x1
  46dacc:	ldr	w0, [sp, #60]
  46dad0:	sub	w0, w0, #0x1
  46dad4:	str	w0, [sp, #60]
  46dad8:	ldr	w0, [sp, #60]
  46dadc:	cmp	w0, #0x0
  46dae0:	b.ge	46da74 <ferror@plt+0x6b104>  // b.tcont
  46dae4:	ldr	x0, [sp, #48]
  46dae8:	cmp	x0, #0x20, lsl #12
  46daec:	b.ls	46dbec <ferror@plt+0x6b27c>  // b.plast
  46daf0:	mov	x0, #0x80                  	// #128
  46daf4:	bl	46d2cc <ferror@plt+0x6a95c>
  46daf8:	str	w0, [sp, #36]
  46dafc:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46db00:	add	x1, x0, #0x170
  46db04:	ldrsw	x0, [sp, #36]
  46db08:	lsl	x0, x0, #4
  46db0c:	add	x0, x1, x0
  46db10:	ldr	w0, [x0]
  46db14:	str	w0, [sp, #32]
  46db18:	ldr	x0, [sp, #24]
  46db1c:	ldr	x0, [x0, #72]
  46db20:	cmp	x0, #0x0
  46db24:	b.eq	46db40 <ferror@plt+0x6b1d0>  // b.none
  46db28:	ldr	x0, [sp, #24]
  46db2c:	ldr	x1, [x0, #72]
  46db30:	ldr	x0, [sp, #24]
  46db34:	ldr	x0, [x0, #24]
  46db38:	blr	x1
  46db3c:	b	46db74 <ferror@plt+0x6b204>
  46db40:	ldr	x0, [sp, #24]
  46db44:	ldr	x0, [x0, #96]
  46db48:	cmp	x0, #0x0
  46db4c:	b.eq	46db74 <ferror@plt+0x6b204>  // b.none
  46db50:	ldr	x0, [sp, #24]
  46db54:	ldr	x2, [x0, #96]
  46db58:	ldr	x0, [sp, #24]
  46db5c:	ldr	x3, [x0, #80]
  46db60:	ldr	x0, [sp, #24]
  46db64:	ldr	x0, [x0, #24]
  46db68:	mov	x1, x0
  46db6c:	mov	x0, x3
  46db70:	blr	x2
  46db74:	ldr	x0, [sp, #24]
  46db78:	ldr	x0, [x0, #88]
  46db7c:	cmp	x0, #0x0
  46db80:	b.eq	46dbb0 <ferror@plt+0x6b240>  // b.none
  46db84:	ldr	x0, [sp, #24]
  46db88:	ldr	x3, [x0, #88]
  46db8c:	ldr	x0, [sp, #24]
  46db90:	ldr	x0, [x0, #80]
  46db94:	ldrsw	x1, [sp, #32]
  46db98:	mov	x2, #0x8                   	// #8
  46db9c:	blr	x3
  46dba0:	mov	x1, x0
  46dba4:	ldr	x0, [sp, #24]
  46dba8:	str	x1, [x0, #24]
  46dbac:	b	46dbd0 <ferror@plt+0x6b260>
  46dbb0:	ldr	x0, [sp, #24]
  46dbb4:	ldr	x2, [x0, #64]
  46dbb8:	ldrsw	x0, [sp, #32]
  46dbbc:	mov	x1, #0x8                   	// #8
  46dbc0:	blr	x2
  46dbc4:	mov	x1, x0
  46dbc8:	ldr	x0, [sp, #24]
  46dbcc:	str	x1, [x0, #24]
  46dbd0:	ldrsw	x1, [sp, #32]
  46dbd4:	ldr	x0, [sp, #24]
  46dbd8:	str	x1, [x0, #32]
  46dbdc:	ldr	w1, [sp, #36]
  46dbe0:	ldr	x0, [sp, #24]
  46dbe4:	str	w1, [x0, #104]
  46dbe8:	b	46dc04 <ferror@plt+0x6b294>
  46dbec:	ldr	x0, [sp, #48]
  46dbf0:	lsl	x0, x0, #3
  46dbf4:	mov	x2, x0
  46dbf8:	mov	w1, #0x0                   	// #0
  46dbfc:	ldr	x0, [sp, #40]
  46dc00:	bl	402530 <memset@plt>
  46dc04:	ldr	x0, [sp, #24]
  46dc08:	str	xzr, [x0, #48]
  46dc0c:	ldr	x0, [sp, #24]
  46dc10:	str	xzr, [x0, #40]
  46dc14:	nop
  46dc18:	ldp	x29, x30, [sp], #64
  46dc1c:	ret
  46dc20:	stp	x29, x30, [sp, #-64]!
  46dc24:	mov	x29, sp
  46dc28:	str	x0, [sp, #24]
  46dc2c:	str	w1, [sp, #20]
  46dc30:	ldr	x1, [sp, #24]
  46dc34:	ldr	w0, [sp, #20]
  46dc38:	bl	46d498 <ferror@plt+0x6ab28>
  46dc3c:	str	w0, [sp, #60]
  46dc40:	ldr	x0, [sp, #24]
  46dc44:	ldr	x0, [x0, #32]
  46dc48:	str	x0, [sp, #48]
  46dc4c:	ldr	x0, [sp, #24]
  46dc50:	ldr	x1, [x0, #24]
  46dc54:	ldr	w0, [sp, #60]
  46dc58:	lsl	x0, x0, #3
  46dc5c:	add	x0, x1, x0
  46dc60:	str	x0, [sp, #40]
  46dc64:	ldr	x0, [sp, #40]
  46dc68:	ldr	x0, [x0]
  46dc6c:	cmp	x0, #0x0
  46dc70:	b.ne	46dc7c <ferror@plt+0x6b30c>  // b.any
  46dc74:	ldr	x0, [sp, #40]
  46dc78:	b	46dd18 <ferror@plt+0x6b3a8>
  46dc7c:	ldr	x0, [sp, #40]
  46dc80:	ldr	x0, [x0]
  46dc84:	cmp	x0, #0x1
  46dc88:	b.ne	46dc90 <ferror@plt+0x6b320>  // b.any
  46dc8c:	bl	402650 <abort@plt>
  46dc90:	ldr	x1, [sp, #24]
  46dc94:	ldr	w0, [sp, #20]
  46dc98:	bl	46d4f4 <ferror@plt+0x6ab84>
  46dc9c:	str	w0, [sp, #36]
  46dca0:	ldr	w1, [sp, #60]
  46dca4:	ldr	w0, [sp, #36]
  46dca8:	add	w0, w1, w0
  46dcac:	str	w0, [sp, #60]
  46dcb0:	ldr	w0, [sp, #60]
  46dcb4:	ldr	x1, [sp, #48]
  46dcb8:	cmp	x1, x0
  46dcbc:	b.hi	46dcd4 <ferror@plt+0x6b364>  // b.pmore
  46dcc0:	ldr	x0, [sp, #48]
  46dcc4:	mov	w1, w0
  46dcc8:	ldr	w0, [sp, #60]
  46dccc:	sub	w0, w0, w1
  46dcd0:	str	w0, [sp, #60]
  46dcd4:	ldr	x0, [sp, #24]
  46dcd8:	ldr	x1, [x0, #24]
  46dcdc:	ldr	w0, [sp, #60]
  46dce0:	lsl	x0, x0, #3
  46dce4:	add	x0, x1, x0
  46dce8:	str	x0, [sp, #40]
  46dcec:	ldr	x0, [sp, #40]
  46dcf0:	ldr	x0, [x0]
  46dcf4:	cmp	x0, #0x0
  46dcf8:	b.ne	46dd04 <ferror@plt+0x6b394>  // b.any
  46dcfc:	ldr	x0, [sp, #40]
  46dd00:	b	46dd18 <ferror@plt+0x6b3a8>
  46dd04:	ldr	x0, [sp, #40]
  46dd08:	ldr	x0, [x0]
  46dd0c:	cmp	x0, #0x1
  46dd10:	b.ne	46dca0 <ferror@plt+0x6b330>  // b.any
  46dd14:	bl	402650 <abort@plt>
  46dd18:	ldp	x29, x30, [sp], #64
  46dd1c:	ret
  46dd20:	stp	x29, x30, [sp, #-128]!
  46dd24:	mov	x29, sp
  46dd28:	str	x0, [sp, #24]
  46dd2c:	ldr	x0, [sp, #24]
  46dd30:	ldr	x0, [x0, #24]
  46dd34:	str	x0, [sp, #88]
  46dd38:	ldr	x0, [sp, #24]
  46dd3c:	ldr	w0, [x0, #104]
  46dd40:	str	w0, [sp, #84]
  46dd44:	ldr	x0, [sp, #24]
  46dd48:	ldr	x0, [x0, #32]
  46dd4c:	str	x0, [sp, #72]
  46dd50:	ldr	x0, [sp, #72]
  46dd54:	lsl	x0, x0, #3
  46dd58:	ldr	x1, [sp, #88]
  46dd5c:	add	x0, x1, x0
  46dd60:	str	x0, [sp, #64]
  46dd64:	ldr	x0, [sp, #24]
  46dd68:	ldr	x1, [x0, #40]
  46dd6c:	ldr	x0, [sp, #24]
  46dd70:	ldr	x0, [x0, #48]
  46dd74:	sub	x0, x1, x0
  46dd78:	str	x0, [sp, #56]
  46dd7c:	ldr	x0, [sp, #56]
  46dd80:	lsl	x0, x0, #1
  46dd84:	ldr	x1, [sp, #72]
  46dd88:	cmp	x1, x0
  46dd8c:	b.cc	46ddb0 <ferror@plt+0x6b440>  // b.lo, b.ul, b.last
  46dd90:	ldr	x0, [sp, #56]
  46dd94:	lsl	x0, x0, #3
  46dd98:	ldr	x1, [sp, #72]
  46dd9c:	cmp	x1, x0
  46dda0:	b.ls	46dde4 <ferror@plt+0x6b474>  // b.plast
  46dda4:	ldr	x0, [sp, #72]
  46dda8:	cmp	x0, #0x20
  46ddac:	b.ls	46dde4 <ferror@plt+0x6b474>  // b.plast
  46ddb0:	ldr	x0, [sp, #56]
  46ddb4:	lsl	x0, x0, #1
  46ddb8:	bl	46d2cc <ferror@plt+0x6a95c>
  46ddbc:	str	w0, [sp, #100]
  46ddc0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46ddc4:	add	x1, x0, #0x170
  46ddc8:	ldr	w0, [sp, #100]
  46ddcc:	lsl	x0, x0, #4
  46ddd0:	add	x0, x1, x0
  46ddd4:	ldr	w0, [x0]
  46ddd8:	mov	w0, w0
  46dddc:	str	x0, [sp, #104]
  46dde0:	b	46ddf4 <ferror@plt+0x6b484>
  46dde4:	ldr	w0, [sp, #84]
  46dde8:	str	w0, [sp, #100]
  46ddec:	ldr	x0, [sp, #72]
  46ddf0:	str	x0, [sp, #104]
  46ddf4:	ldr	x0, [sp, #24]
  46ddf8:	ldr	x0, [x0, #88]
  46ddfc:	cmp	x0, #0x0
  46de00:	b.eq	46de28 <ferror@plt+0x6b4b8>  // b.none
  46de04:	ldr	x0, [sp, #24]
  46de08:	ldr	x3, [x0, #88]
  46de0c:	ldr	x0, [sp, #24]
  46de10:	ldr	x0, [x0, #80]
  46de14:	mov	x2, #0x8                   	// #8
  46de18:	ldr	x1, [sp, #104]
  46de1c:	blr	x3
  46de20:	str	x0, [sp, #112]
  46de24:	b	46de40 <ferror@plt+0x6b4d0>
  46de28:	ldr	x0, [sp, #24]
  46de2c:	ldr	x2, [x0, #64]
  46de30:	mov	x1, #0x8                   	// #8
  46de34:	ldr	x0, [sp, #104]
  46de38:	blr	x2
  46de3c:	str	x0, [sp, #112]
  46de40:	ldr	x0, [sp, #112]
  46de44:	cmp	x0, #0x0
  46de48:	b.ne	46de54 <ferror@plt+0x6b4e4>  // b.any
  46de4c:	mov	w0, #0x0                   	// #0
  46de50:	b	46df60 <ferror@plt+0x6b5f0>
  46de54:	ldr	x0, [sp, #24]
  46de58:	ldr	x1, [sp, #112]
  46de5c:	str	x1, [x0, #24]
  46de60:	ldr	x0, [sp, #24]
  46de64:	ldr	x1, [sp, #104]
  46de68:	str	x1, [x0, #32]
  46de6c:	ldr	x0, [sp, #24]
  46de70:	ldr	w1, [sp, #100]
  46de74:	str	w1, [x0, #104]
  46de78:	ldr	x0, [sp, #24]
  46de7c:	ldr	x1, [x0, #40]
  46de80:	ldr	x0, [sp, #24]
  46de84:	ldr	x0, [x0, #48]
  46de88:	sub	x1, x1, x0
  46de8c:	ldr	x0, [sp, #24]
  46de90:	str	x1, [x0, #40]
  46de94:	ldr	x0, [sp, #24]
  46de98:	str	xzr, [x0, #48]
  46de9c:	ldr	x0, [sp, #88]
  46dea0:	str	x0, [sp, #120]
  46dea4:	ldr	x0, [sp, #120]
  46dea8:	ldr	x0, [x0]
  46deac:	str	x0, [sp, #48]
  46deb0:	ldr	x0, [sp, #48]
  46deb4:	cmp	x0, #0x0
  46deb8:	b.eq	46def4 <ferror@plt+0x6b584>  // b.none
  46debc:	ldr	x0, [sp, #48]
  46dec0:	cmp	x0, #0x1
  46dec4:	b.eq	46def4 <ferror@plt+0x6b584>  // b.none
  46dec8:	ldr	x0, [sp, #24]
  46decc:	ldr	x1, [x0]
  46ded0:	ldr	x0, [sp, #48]
  46ded4:	blr	x1
  46ded8:	mov	w1, w0
  46dedc:	ldr	x0, [sp, #24]
  46dee0:	bl	46dc20 <ferror@plt+0x6b2b0>
  46dee4:	str	x0, [sp, #40]
  46dee8:	ldr	x0, [sp, #40]
  46deec:	ldr	x1, [sp, #48]
  46def0:	str	x1, [x0]
  46def4:	ldr	x0, [sp, #120]
  46def8:	add	x0, x0, #0x8
  46defc:	str	x0, [sp, #120]
  46df00:	ldr	x1, [sp, #120]
  46df04:	ldr	x0, [sp, #64]
  46df08:	cmp	x1, x0
  46df0c:	b.cc	46dea4 <ferror@plt+0x6b534>  // b.lo, b.ul, b.last
  46df10:	ldr	x0, [sp, #24]
  46df14:	ldr	x0, [x0, #72]
  46df18:	cmp	x0, #0x0
  46df1c:	b.eq	46df34 <ferror@plt+0x6b5c4>  // b.none
  46df20:	ldr	x0, [sp, #24]
  46df24:	ldr	x1, [x0, #72]
  46df28:	ldr	x0, [sp, #88]
  46df2c:	blr	x1
  46df30:	b	46df5c <ferror@plt+0x6b5ec>
  46df34:	ldr	x0, [sp, #24]
  46df38:	ldr	x0, [x0, #96]
  46df3c:	cmp	x0, #0x0
  46df40:	b.eq	46df5c <ferror@plt+0x6b5ec>  // b.none
  46df44:	ldr	x0, [sp, #24]
  46df48:	ldr	x2, [x0, #96]
  46df4c:	ldr	x0, [sp, #24]
  46df50:	ldr	x0, [x0, #80]
  46df54:	ldr	x1, [sp, #88]
  46df58:	blr	x2
  46df5c:	mov	w0, #0x1                   	// #1
  46df60:	ldp	x29, x30, [sp], #128
  46df64:	ret
  46df68:	stp	x29, x30, [sp, #-80]!
  46df6c:	mov	x29, sp
  46df70:	str	x0, [sp, #40]
  46df74:	str	x1, [sp, #32]
  46df78:	str	w2, [sp, #28]
  46df7c:	ldr	x0, [sp, #40]
  46df80:	ldr	w0, [x0, #56]
  46df84:	add	w1, w0, #0x1
  46df88:	ldr	x0, [sp, #40]
  46df8c:	str	w1, [x0, #56]
  46df90:	ldr	x0, [sp, #40]
  46df94:	ldr	x0, [x0, #32]
  46df98:	str	x0, [sp, #64]
  46df9c:	ldr	x1, [sp, #40]
  46dfa0:	ldr	w0, [sp, #28]
  46dfa4:	bl	46d498 <ferror@plt+0x6ab28>
  46dfa8:	str	w0, [sp, #76]
  46dfac:	ldr	x0, [sp, #40]
  46dfb0:	ldr	x1, [x0, #24]
  46dfb4:	ldr	w0, [sp, #76]
  46dfb8:	lsl	x0, x0, #3
  46dfbc:	add	x0, x1, x0
  46dfc0:	ldr	x0, [x0]
  46dfc4:	str	x0, [sp, #56]
  46dfc8:	ldr	x0, [sp, #56]
  46dfcc:	cmp	x0, #0x0
  46dfd0:	b.eq	46dffc <ferror@plt+0x6b68c>  // b.none
  46dfd4:	ldr	x0, [sp, #56]
  46dfd8:	cmp	x0, #0x1
  46dfdc:	b.eq	46e004 <ferror@plt+0x6b694>  // b.none
  46dfe0:	ldr	x0, [sp, #40]
  46dfe4:	ldr	x2, [x0, #8]
  46dfe8:	ldr	x1, [sp, #32]
  46dfec:	ldr	x0, [sp, #56]
  46dff0:	blr	x2
  46dff4:	cmp	w0, #0x0
  46dff8:	b.eq	46e004 <ferror@plt+0x6b694>  // b.none
  46dffc:	ldr	x0, [sp, #56]
  46e000:	b	46e0b0 <ferror@plt+0x6b740>
  46e004:	ldr	x1, [sp, #40]
  46e008:	ldr	w0, [sp, #28]
  46e00c:	bl	46d4f4 <ferror@plt+0x6ab84>
  46e010:	str	w0, [sp, #52]
  46e014:	ldr	x0, [sp, #40]
  46e018:	ldr	w0, [x0, #60]
  46e01c:	add	w1, w0, #0x1
  46e020:	ldr	x0, [sp, #40]
  46e024:	str	w1, [x0, #60]
  46e028:	ldr	w1, [sp, #76]
  46e02c:	ldr	w0, [sp, #52]
  46e030:	add	w0, w1, w0
  46e034:	str	w0, [sp, #76]
  46e038:	ldr	w0, [sp, #76]
  46e03c:	ldr	x1, [sp, #64]
  46e040:	cmp	x1, x0
  46e044:	b.hi	46e05c <ferror@plt+0x6b6ec>  // b.pmore
  46e048:	ldr	x0, [sp, #64]
  46e04c:	mov	w1, w0
  46e050:	ldr	w0, [sp, #76]
  46e054:	sub	w0, w0, w1
  46e058:	str	w0, [sp, #76]
  46e05c:	ldr	x0, [sp, #40]
  46e060:	ldr	x1, [x0, #24]
  46e064:	ldr	w0, [sp, #76]
  46e068:	lsl	x0, x0, #3
  46e06c:	add	x0, x1, x0
  46e070:	ldr	x0, [x0]
  46e074:	str	x0, [sp, #56]
  46e078:	ldr	x0, [sp, #56]
  46e07c:	cmp	x0, #0x0
  46e080:	b.eq	46e0ac <ferror@plt+0x6b73c>  // b.none
  46e084:	ldr	x0, [sp, #56]
  46e088:	cmp	x0, #0x1
  46e08c:	b.eq	46e014 <ferror@plt+0x6b6a4>  // b.none
  46e090:	ldr	x0, [sp, #40]
  46e094:	ldr	x2, [x0, #8]
  46e098:	ldr	x1, [sp, #32]
  46e09c:	ldr	x0, [sp, #56]
  46e0a0:	blr	x2
  46e0a4:	cmp	w0, #0x0
  46e0a8:	b.eq	46e014 <ferror@plt+0x6b6a4>  // b.none
  46e0ac:	ldr	x0, [sp, #56]
  46e0b0:	ldp	x29, x30, [sp], #80
  46e0b4:	ret
  46e0b8:	stp	x29, x30, [sp, #-32]!
  46e0bc:	mov	x29, sp
  46e0c0:	str	x0, [sp, #24]
  46e0c4:	str	x1, [sp, #16]
  46e0c8:	ldr	x0, [sp, #24]
  46e0cc:	ldr	x1, [x0]
  46e0d0:	ldr	x0, [sp, #16]
  46e0d4:	blr	x1
  46e0d8:	mov	w2, w0
  46e0dc:	ldr	x1, [sp, #16]
  46e0e0:	ldr	x0, [sp, #24]
  46e0e4:	bl	46df68 <ferror@plt+0x6b5f8>
  46e0e8:	ldp	x29, x30, [sp], #32
  46e0ec:	ret
  46e0f0:	stp	x29, x30, [sp, #-96]!
  46e0f4:	mov	x29, sp
  46e0f8:	str	x0, [sp, #40]
  46e0fc:	str	x1, [sp, #32]
  46e100:	str	w2, [sp, #28]
  46e104:	str	w3, [sp, #24]
  46e108:	ldr	x0, [sp, #40]
  46e10c:	ldr	x0, [x0, #32]
  46e110:	str	x0, [sp, #72]
  46e114:	ldr	w0, [sp, #24]
  46e118:	cmp	w0, #0x1
  46e11c:	b.ne	46e168 <ferror@plt+0x6b7f8>  // b.any
  46e120:	ldr	x1, [sp, #72]
  46e124:	mov	x0, x1
  46e128:	lsl	x0, x0, #1
  46e12c:	add	x1, x0, x1
  46e130:	ldr	x0, [sp, #40]
  46e134:	ldr	x0, [x0, #40]
  46e138:	lsl	x0, x0, #2
  46e13c:	cmp	x1, x0
  46e140:	b.hi	46e168 <ferror@plt+0x6b7f8>  // b.pmore
  46e144:	ldr	x0, [sp, #40]
  46e148:	bl	46dd20 <ferror@plt+0x6b3b0>
  46e14c:	cmp	w0, #0x0
  46e150:	b.ne	46e15c <ferror@plt+0x6b7ec>  // b.any
  46e154:	mov	x0, #0x0                   	// #0
  46e158:	b	46e374 <ferror@plt+0x6ba04>
  46e15c:	ldr	x0, [sp, #40]
  46e160:	ldr	x0, [x0, #32]
  46e164:	str	x0, [sp, #72]
  46e168:	ldr	x1, [sp, #40]
  46e16c:	ldr	w0, [sp, #28]
  46e170:	bl	46d498 <ferror@plt+0x6ab28>
  46e174:	str	w0, [sp, #84]
  46e178:	ldr	x0, [sp, #40]
  46e17c:	ldr	w0, [x0, #56]
  46e180:	add	w1, w0, #0x1
  46e184:	ldr	x0, [sp, #40]
  46e188:	str	w1, [x0, #56]
  46e18c:	str	xzr, [sp, #88]
  46e190:	ldr	x0, [sp, #40]
  46e194:	ldr	x1, [x0, #24]
  46e198:	ldr	w0, [sp, #84]
  46e19c:	lsl	x0, x0, #3
  46e1a0:	add	x0, x1, x0
  46e1a4:	ldr	x0, [x0]
  46e1a8:	str	x0, [sp, #64]
  46e1ac:	ldr	x0, [sp, #64]
  46e1b0:	cmp	x0, #0x0
  46e1b4:	b.eq	46e2fc <ferror@plt+0x6b98c>  // b.none
  46e1b8:	ldr	x0, [sp, #64]
  46e1bc:	cmp	x0, #0x1
  46e1c0:	b.ne	46e1e0 <ferror@plt+0x6b870>  // b.any
  46e1c4:	ldr	x0, [sp, #40]
  46e1c8:	ldr	x1, [x0, #24]
  46e1cc:	ldr	w0, [sp, #84]
  46e1d0:	lsl	x0, x0, #3
  46e1d4:	add	x0, x1, x0
  46e1d8:	str	x0, [sp, #88]
  46e1dc:	b	46e214 <ferror@plt+0x6b8a4>
  46e1e0:	ldr	x0, [sp, #40]
  46e1e4:	ldr	x2, [x0, #8]
  46e1e8:	ldr	x1, [sp, #32]
  46e1ec:	ldr	x0, [sp, #64]
  46e1f0:	blr	x2
  46e1f4:	cmp	w0, #0x0
  46e1f8:	b.eq	46e214 <ferror@plt+0x6b8a4>  // b.none
  46e1fc:	ldr	x0, [sp, #40]
  46e200:	ldr	x1, [x0, #24]
  46e204:	ldr	w0, [sp, #84]
  46e208:	lsl	x0, x0, #3
  46e20c:	add	x0, x1, x0
  46e210:	b	46e374 <ferror@plt+0x6ba04>
  46e214:	ldr	x1, [sp, #40]
  46e218:	ldr	w0, [sp, #28]
  46e21c:	bl	46d4f4 <ferror@plt+0x6ab84>
  46e220:	str	w0, [sp, #60]
  46e224:	ldr	x0, [sp, #40]
  46e228:	ldr	w0, [x0, #60]
  46e22c:	add	w1, w0, #0x1
  46e230:	ldr	x0, [sp, #40]
  46e234:	str	w1, [x0, #60]
  46e238:	ldr	w1, [sp, #84]
  46e23c:	ldr	w0, [sp, #60]
  46e240:	add	w0, w1, w0
  46e244:	str	w0, [sp, #84]
  46e248:	ldr	w0, [sp, #84]
  46e24c:	ldr	x1, [sp, #72]
  46e250:	cmp	x1, x0
  46e254:	b.hi	46e26c <ferror@plt+0x6b8fc>  // b.pmore
  46e258:	ldr	x0, [sp, #72]
  46e25c:	mov	w1, w0
  46e260:	ldr	w0, [sp, #84]
  46e264:	sub	w0, w0, w1
  46e268:	str	w0, [sp, #84]
  46e26c:	ldr	x0, [sp, #40]
  46e270:	ldr	x1, [x0, #24]
  46e274:	ldr	w0, [sp, #84]
  46e278:	lsl	x0, x0, #3
  46e27c:	add	x0, x1, x0
  46e280:	ldr	x0, [x0]
  46e284:	str	x0, [sp, #64]
  46e288:	ldr	x0, [sp, #64]
  46e28c:	cmp	x0, #0x0
  46e290:	b.eq	46e304 <ferror@plt+0x6b994>  // b.none
  46e294:	ldr	x0, [sp, #64]
  46e298:	cmp	x0, #0x1
  46e29c:	b.ne	46e2c8 <ferror@plt+0x6b958>  // b.any
  46e2a0:	ldr	x0, [sp, #88]
  46e2a4:	cmp	x0, #0x0
  46e2a8:	b.ne	46e224 <ferror@plt+0x6b8b4>  // b.any
  46e2ac:	ldr	x0, [sp, #40]
  46e2b0:	ldr	x1, [x0, #24]
  46e2b4:	ldr	w0, [sp, #84]
  46e2b8:	lsl	x0, x0, #3
  46e2bc:	add	x0, x1, x0
  46e2c0:	str	x0, [sp, #88]
  46e2c4:	b	46e224 <ferror@plt+0x6b8b4>
  46e2c8:	ldr	x0, [sp, #40]
  46e2cc:	ldr	x2, [x0, #8]
  46e2d0:	ldr	x1, [sp, #32]
  46e2d4:	ldr	x0, [sp, #64]
  46e2d8:	blr	x2
  46e2dc:	cmp	w0, #0x0
  46e2e0:	b.eq	46e224 <ferror@plt+0x6b8b4>  // b.none
  46e2e4:	ldr	x0, [sp, #40]
  46e2e8:	ldr	x1, [x0, #24]
  46e2ec:	ldr	w0, [sp, #84]
  46e2f0:	lsl	x0, x0, #3
  46e2f4:	add	x0, x1, x0
  46e2f8:	b	46e374 <ferror@plt+0x6ba04>
  46e2fc:	nop
  46e300:	b	46e308 <ferror@plt+0x6b998>
  46e304:	nop
  46e308:	ldr	w0, [sp, #24]
  46e30c:	cmp	w0, #0x0
  46e310:	b.ne	46e31c <ferror@plt+0x6b9ac>  // b.any
  46e314:	mov	x0, #0x0                   	// #0
  46e318:	b	46e374 <ferror@plt+0x6ba04>
  46e31c:	ldr	x0, [sp, #88]
  46e320:	cmp	x0, #0x0
  46e324:	b.eq	46e34c <ferror@plt+0x6b9dc>  // b.none
  46e328:	ldr	x0, [sp, #40]
  46e32c:	ldr	x0, [x0, #48]
  46e330:	sub	x1, x0, #0x1
  46e334:	ldr	x0, [sp, #40]
  46e338:	str	x1, [x0, #48]
  46e33c:	ldr	x0, [sp, #88]
  46e340:	str	xzr, [x0]
  46e344:	ldr	x0, [sp, #88]
  46e348:	b	46e374 <ferror@plt+0x6ba04>
  46e34c:	ldr	x0, [sp, #40]
  46e350:	ldr	x0, [x0, #40]
  46e354:	add	x1, x0, #0x1
  46e358:	ldr	x0, [sp, #40]
  46e35c:	str	x1, [x0, #40]
  46e360:	ldr	x0, [sp, #40]
  46e364:	ldr	x1, [x0, #24]
  46e368:	ldr	w0, [sp, #84]
  46e36c:	lsl	x0, x0, #3
  46e370:	add	x0, x1, x0
  46e374:	ldp	x29, x30, [sp], #96
  46e378:	ret
  46e37c:	stp	x29, x30, [sp, #-48]!
  46e380:	mov	x29, sp
  46e384:	str	x0, [sp, #40]
  46e388:	str	x1, [sp, #32]
  46e38c:	str	w2, [sp, #28]
  46e390:	ldr	x0, [sp, #40]
  46e394:	ldr	x1, [x0]
  46e398:	ldr	x0, [sp, #32]
  46e39c:	blr	x1
  46e3a0:	ldr	w3, [sp, #28]
  46e3a4:	mov	w2, w0
  46e3a8:	ldr	x1, [sp, #32]
  46e3ac:	ldr	x0, [sp, #40]
  46e3b0:	bl	46e0f0 <ferror@plt+0x6b780>
  46e3b4:	ldp	x29, x30, [sp], #48
  46e3b8:	ret
  46e3bc:	stp	x29, x30, [sp, #-32]!
  46e3c0:	mov	x29, sp
  46e3c4:	str	x0, [sp, #24]
  46e3c8:	str	x1, [sp, #16]
  46e3cc:	ldr	x0, [sp, #24]
  46e3d0:	ldr	x1, [x0]
  46e3d4:	ldr	x0, [sp, #16]
  46e3d8:	blr	x1
  46e3dc:	mov	w2, w0
  46e3e0:	ldr	x1, [sp, #16]
  46e3e4:	ldr	x0, [sp, #24]
  46e3e8:	bl	46e3f8 <ferror@plt+0x6ba88>
  46e3ec:	nop
  46e3f0:	ldp	x29, x30, [sp], #32
  46e3f4:	ret
  46e3f8:	stp	x29, x30, [sp, #-64]!
  46e3fc:	mov	x29, sp
  46e400:	str	x0, [sp, #40]
  46e404:	str	x1, [sp, #32]
  46e408:	str	w2, [sp, #28]
  46e40c:	mov	w3, #0x0                   	// #0
  46e410:	ldr	w2, [sp, #28]
  46e414:	ldr	x1, [sp, #32]
  46e418:	ldr	x0, [sp, #40]
  46e41c:	bl	46e0f0 <ferror@plt+0x6b780>
  46e420:	str	x0, [sp, #56]
  46e424:	ldr	x0, [sp, #56]
  46e428:	cmp	x0, #0x0
  46e42c:	b.eq	46e478 <ferror@plt+0x6bb08>  // b.none
  46e430:	ldr	x0, [sp, #40]
  46e434:	ldr	x0, [x0, #16]
  46e438:	cmp	x0, #0x0
  46e43c:	b.eq	46e454 <ferror@plt+0x6bae4>  // b.none
  46e440:	ldr	x0, [sp, #40]
  46e444:	ldr	x1, [x0, #16]
  46e448:	ldr	x0, [sp, #56]
  46e44c:	ldr	x0, [x0]
  46e450:	blr	x1
  46e454:	ldr	x0, [sp, #56]
  46e458:	mov	x1, #0x1                   	// #1
  46e45c:	str	x1, [x0]
  46e460:	ldr	x0, [sp, #40]
  46e464:	ldr	x0, [x0, #48]
  46e468:	add	x1, x0, #0x1
  46e46c:	ldr	x0, [sp, #40]
  46e470:	str	x1, [x0, #48]
  46e474:	b	46e47c <ferror@plt+0x6bb0c>
  46e478:	nop
  46e47c:	ldp	x29, x30, [sp], #64
  46e480:	ret
  46e484:	stp	x29, x30, [sp, #-32]!
  46e488:	mov	x29, sp
  46e48c:	str	x0, [sp, #24]
  46e490:	str	x1, [sp, #16]
  46e494:	ldr	x0, [sp, #24]
  46e498:	ldr	x0, [x0, #24]
  46e49c:	ldr	x1, [sp, #16]
  46e4a0:	cmp	x1, x0
  46e4a4:	b.cc	46e4ec <ferror@plt+0x6bb7c>  // b.lo, b.ul, b.last
  46e4a8:	ldr	x0, [sp, #24]
  46e4ac:	ldr	x1, [x0, #24]
  46e4b0:	ldr	x0, [sp, #24]
  46e4b4:	ldr	x0, [x0, #32]
  46e4b8:	lsl	x0, x0, #3
  46e4bc:	add	x0, x1, x0
  46e4c0:	ldr	x1, [sp, #16]
  46e4c4:	cmp	x1, x0
  46e4c8:	b.cs	46e4ec <ferror@plt+0x6bb7c>  // b.hs, b.nlast
  46e4cc:	ldr	x0, [sp, #16]
  46e4d0:	ldr	x0, [x0]
  46e4d4:	cmp	x0, #0x0
  46e4d8:	b.eq	46e4ec <ferror@plt+0x6bb7c>  // b.none
  46e4dc:	ldr	x0, [sp, #16]
  46e4e0:	ldr	x0, [x0]
  46e4e4:	cmp	x0, #0x1
  46e4e8:	b.ne	46e4f0 <ferror@plt+0x6bb80>  // b.any
  46e4ec:	bl	402650 <abort@plt>
  46e4f0:	ldr	x0, [sp, #24]
  46e4f4:	ldr	x0, [x0, #16]
  46e4f8:	cmp	x0, #0x0
  46e4fc:	b.eq	46e514 <ferror@plt+0x6bba4>  // b.none
  46e500:	ldr	x0, [sp, #24]
  46e504:	ldr	x1, [x0, #16]
  46e508:	ldr	x0, [sp, #16]
  46e50c:	ldr	x0, [x0]
  46e510:	blr	x1
  46e514:	ldr	x0, [sp, #16]
  46e518:	mov	x1, #0x1                   	// #1
  46e51c:	str	x1, [x0]
  46e520:	ldr	x0, [sp, #24]
  46e524:	ldr	x0, [x0, #48]
  46e528:	add	x1, x0, #0x1
  46e52c:	ldr	x0, [sp, #24]
  46e530:	str	x1, [x0, #48]
  46e534:	nop
  46e538:	ldp	x29, x30, [sp], #32
  46e53c:	ret
  46e540:	stp	x29, x30, [sp, #-80]!
  46e544:	mov	x29, sp
  46e548:	str	x0, [sp, #40]
  46e54c:	str	x1, [sp, #32]
  46e550:	str	x2, [sp, #24]
  46e554:	ldr	x0, [sp, #40]
  46e558:	ldr	x0, [x0, #24]
  46e55c:	str	x0, [sp, #72]
  46e560:	ldr	x0, [sp, #40]
  46e564:	ldr	x0, [x0, #32]
  46e568:	lsl	x0, x0, #3
  46e56c:	ldr	x1, [sp, #72]
  46e570:	add	x0, x1, x0
  46e574:	str	x0, [sp, #64]
  46e578:	ldr	x0, [sp, #72]
  46e57c:	ldr	x0, [x0]
  46e580:	str	x0, [sp, #56]
  46e584:	ldr	x0, [sp, #56]
  46e588:	cmp	x0, #0x0
  46e58c:	b.eq	46e5b4 <ferror@plt+0x6bc44>  // b.none
  46e590:	ldr	x0, [sp, #56]
  46e594:	cmp	x0, #0x1
  46e598:	b.eq	46e5b4 <ferror@plt+0x6bc44>  // b.none
  46e59c:	ldr	x2, [sp, #32]
  46e5a0:	ldr	x1, [sp, #24]
  46e5a4:	ldr	x0, [sp, #72]
  46e5a8:	blr	x2
  46e5ac:	cmp	w0, #0x0
  46e5b0:	b.eq	46e5d4 <ferror@plt+0x6bc64>  // b.none
  46e5b4:	ldr	x0, [sp, #72]
  46e5b8:	add	x0, x0, #0x8
  46e5bc:	str	x0, [sp, #72]
  46e5c0:	ldr	x1, [sp, #72]
  46e5c4:	ldr	x0, [sp, #64]
  46e5c8:	cmp	x1, x0
  46e5cc:	b.cc	46e578 <ferror@plt+0x6bc08>  // b.lo, b.ul, b.last
  46e5d0:	b	46e5d8 <ferror@plt+0x6bc68>
  46e5d4:	nop
  46e5d8:	nop
  46e5dc:	ldp	x29, x30, [sp], #80
  46e5e0:	ret
  46e5e4:	stp	x29, x30, [sp, #-64]!
  46e5e8:	mov	x29, sp
  46e5ec:	str	x0, [sp, #40]
  46e5f0:	str	x1, [sp, #32]
  46e5f4:	str	x2, [sp, #24]
  46e5f8:	ldr	x0, [sp, #40]
  46e5fc:	ldr	x0, [x0, #32]
  46e600:	str	x0, [sp, #56]
  46e604:	ldr	x0, [sp, #40]
  46e608:	ldr	x1, [x0, #40]
  46e60c:	ldr	x0, [sp, #40]
  46e610:	ldr	x0, [x0, #48]
  46e614:	sub	x0, x1, x0
  46e618:	lsl	x0, x0, #3
  46e61c:	ldr	x1, [sp, #56]
  46e620:	cmp	x1, x0
  46e624:	b.ls	46e63c <ferror@plt+0x6bccc>  // b.plast
  46e628:	ldr	x0, [sp, #56]
  46e62c:	cmp	x0, #0x20
  46e630:	b.ls	46e63c <ferror@plt+0x6bccc>  // b.plast
  46e634:	ldr	x0, [sp, #40]
  46e638:	bl	46dd20 <ferror@plt+0x6b3b0>
  46e63c:	ldr	x2, [sp, #24]
  46e640:	ldr	x1, [sp, #32]
  46e644:	ldr	x0, [sp, #40]
  46e648:	bl	46e540 <ferror@plt+0x6bbd0>
  46e64c:	nop
  46e650:	ldp	x29, x30, [sp], #64
  46e654:	ret
  46e658:	sub	sp, sp, #0x10
  46e65c:	str	x0, [sp, #8]
  46e660:	ldr	x0, [sp, #8]
  46e664:	ldr	w0, [x0, #56]
  46e668:	cmp	w0, #0x0
  46e66c:	b.ne	46e678 <ferror@plt+0x6bd08>  // b.any
  46e670:	movi	d0, #0x0
  46e674:	b	46e694 <ferror@plt+0x6bd24>
  46e678:	ldr	x0, [sp, #8]
  46e67c:	ldr	w0, [x0, #60]
  46e680:	ucvtf	d1, w0
  46e684:	ldr	x0, [sp, #8]
  46e688:	ldr	w0, [x0, #56]
  46e68c:	ucvtf	d0, w0
  46e690:	fdiv	d0, d1, d0
  46e694:	add	sp, sp, #0x10
  46e698:	ret
  46e69c:	sub	sp, sp, #0x20
  46e6a0:	str	x0, [sp, #8]
  46e6a4:	ldr	x0, [sp, #8]
  46e6a8:	str	x0, [sp, #24]
  46e6ac:	str	wzr, [sp, #20]
  46e6b0:	b	46e6d0 <ferror@plt+0x6bd60>
  46e6b4:	ldr	w1, [sp, #20]
  46e6b8:	mov	w0, #0x43                  	// #67
  46e6bc:	mul	w1, w1, w0
  46e6c0:	ldrb	w0, [sp, #19]
  46e6c4:	add	w0, w1, w0
  46e6c8:	sub	w0, w0, #0x71
  46e6cc:	str	w0, [sp, #20]
  46e6d0:	ldr	x0, [sp, #24]
  46e6d4:	add	x1, x0, #0x1
  46e6d8:	str	x1, [sp, #24]
  46e6dc:	ldrb	w0, [x0]
  46e6e0:	strb	w0, [sp, #19]
  46e6e4:	ldrb	w0, [sp, #19]
  46e6e8:	cmp	w0, #0x0
  46e6ec:	b.ne	46e6b4 <ferror@plt+0x6bd44>  // b.any
  46e6f0:	ldr	w0, [sp, #20]
  46e6f4:	add	sp, sp, #0x20
  46e6f8:	ret
  46e6fc:	stp	x19, x20, [sp, #-64]!
  46e700:	stp	x21, x22, [sp, #16]
  46e704:	str	x23, [sp, #32]
  46e708:	str	x0, [sp, #56]
  46e70c:	mov	x3, x1
  46e710:	mov	w0, w2
  46e714:	ldr	x22, [sp, #56]
  46e718:	mov	w23, w3
  46e71c:	mov	w19, #0x79b9                	// #31161
  46e720:	movk	w19, #0x9e37, lsl #16
  46e724:	mov	w21, w19
  46e728:	mov	w20, w0
  46e72c:	mov	x0, x22
  46e730:	and	x0, x0, #0x3
  46e734:	cmp	x0, #0x0
  46e738:	b.ne	46e958 <ferror@plt+0x6bfe8>  // b.any
  46e73c:	b	46e7f8 <ferror@plt+0x6be88>
  46e740:	ldr	w0, [x22]
  46e744:	add	w21, w21, w0
  46e748:	add	x0, x22, #0x4
  46e74c:	ldr	w0, [x0]
  46e750:	add	w19, w19, w0
  46e754:	add	x0, x22, #0x8
  46e758:	ldr	w0, [x0]
  46e75c:	add	w20, w20, w0
  46e760:	sub	w21, w21, w19
  46e764:	sub	w21, w21, w20
  46e768:	lsr	w0, w20, #13
  46e76c:	eor	w21, w21, w0
  46e770:	sub	w19, w19, w20
  46e774:	sub	w19, w19, w21
  46e778:	lsl	w0, w21, #8
  46e77c:	eor	w19, w19, w0
  46e780:	sub	w20, w20, w21
  46e784:	sub	w20, w20, w19
  46e788:	lsr	w0, w19, #13
  46e78c:	eor	w20, w20, w0
  46e790:	sub	w21, w21, w19
  46e794:	sub	w21, w21, w20
  46e798:	lsr	w0, w20, #12
  46e79c:	eor	w21, w21, w0
  46e7a0:	sub	w19, w19, w20
  46e7a4:	sub	w19, w19, w21
  46e7a8:	lsl	w0, w21, #16
  46e7ac:	eor	w19, w19, w0
  46e7b0:	sub	w20, w20, w21
  46e7b4:	sub	w20, w20, w19
  46e7b8:	lsr	w0, w19, #5
  46e7bc:	eor	w20, w20, w0
  46e7c0:	sub	w21, w21, w19
  46e7c4:	sub	w21, w21, w20
  46e7c8:	lsr	w0, w20, #3
  46e7cc:	eor	w21, w21, w0
  46e7d0:	sub	w19, w19, w20
  46e7d4:	sub	w19, w19, w21
  46e7d8:	lsl	w0, w21, #10
  46e7dc:	eor	w19, w19, w0
  46e7e0:	sub	w20, w20, w21
  46e7e4:	sub	w20, w20, w19
  46e7e8:	lsr	w0, w19, #15
  46e7ec:	eor	w20, w20, w0
  46e7f0:	add	x22, x22, #0xc
  46e7f4:	sub	w23, w23, #0xc
  46e7f8:	cmp	w23, #0xb
  46e7fc:	b.hi	46e740 <ferror@plt+0x6bdd0>  // b.pmore
  46e800:	b	46e960 <ferror@plt+0x6bff0>
  46e804:	ldrb	w0, [x22]
  46e808:	mov	w1, w0
  46e80c:	add	x0, x22, #0x1
  46e810:	ldrb	w0, [x0]
  46e814:	lsl	w0, w0, #8
  46e818:	add	w1, w1, w0
  46e81c:	add	x0, x22, #0x2
  46e820:	ldrb	w0, [x0]
  46e824:	lsl	w0, w0, #16
  46e828:	add	w1, w1, w0
  46e82c:	add	x0, x22, #0x3
  46e830:	ldrb	w0, [x0]
  46e834:	lsl	w0, w0, #24
  46e838:	add	w0, w1, w0
  46e83c:	add	w21, w21, w0
  46e840:	add	x0, x22, #0x4
  46e844:	ldrb	w0, [x0]
  46e848:	mov	w1, w0
  46e84c:	add	x0, x22, #0x5
  46e850:	ldrb	w0, [x0]
  46e854:	lsl	w0, w0, #8
  46e858:	add	w1, w1, w0
  46e85c:	add	x0, x22, #0x6
  46e860:	ldrb	w0, [x0]
  46e864:	lsl	w0, w0, #16
  46e868:	add	w1, w1, w0
  46e86c:	add	x0, x22, #0x7
  46e870:	ldrb	w0, [x0]
  46e874:	lsl	w0, w0, #24
  46e878:	add	w0, w1, w0
  46e87c:	add	w19, w19, w0
  46e880:	add	x0, x22, #0x8
  46e884:	ldrb	w0, [x0]
  46e888:	mov	w1, w0
  46e88c:	add	x0, x22, #0x9
  46e890:	ldrb	w0, [x0]
  46e894:	lsl	w0, w0, #8
  46e898:	add	w1, w1, w0
  46e89c:	add	x0, x22, #0xa
  46e8a0:	ldrb	w0, [x0]
  46e8a4:	lsl	w0, w0, #16
  46e8a8:	add	w1, w1, w0
  46e8ac:	add	x0, x22, #0xb
  46e8b0:	ldrb	w0, [x0]
  46e8b4:	lsl	w0, w0, #24
  46e8b8:	add	w0, w1, w0
  46e8bc:	add	w20, w20, w0
  46e8c0:	sub	w21, w21, w19
  46e8c4:	sub	w21, w21, w20
  46e8c8:	lsr	w0, w20, #13
  46e8cc:	eor	w21, w21, w0
  46e8d0:	sub	w19, w19, w20
  46e8d4:	sub	w19, w19, w21
  46e8d8:	lsl	w0, w21, #8
  46e8dc:	eor	w19, w19, w0
  46e8e0:	sub	w20, w20, w21
  46e8e4:	sub	w20, w20, w19
  46e8e8:	lsr	w0, w19, #13
  46e8ec:	eor	w20, w20, w0
  46e8f0:	sub	w21, w21, w19
  46e8f4:	sub	w21, w21, w20
  46e8f8:	lsr	w0, w20, #12
  46e8fc:	eor	w21, w21, w0
  46e900:	sub	w19, w19, w20
  46e904:	sub	w19, w19, w21
  46e908:	lsl	w0, w21, #16
  46e90c:	eor	w19, w19, w0
  46e910:	sub	w20, w20, w21
  46e914:	sub	w20, w20, w19
  46e918:	lsr	w0, w19, #5
  46e91c:	eor	w20, w20, w0
  46e920:	sub	w21, w21, w19
  46e924:	sub	w21, w21, w20
  46e928:	lsr	w0, w20, #3
  46e92c:	eor	w21, w21, w0
  46e930:	sub	w19, w19, w20
  46e934:	sub	w19, w19, w21
  46e938:	lsl	w0, w21, #10
  46e93c:	eor	w19, w19, w0
  46e940:	sub	w20, w20, w21
  46e944:	sub	w20, w20, w19
  46e948:	lsr	w0, w19, #15
  46e94c:	eor	w20, w20, w0
  46e950:	add	x22, x22, #0xc
  46e954:	sub	w23, w23, #0xc
  46e958:	cmp	w23, #0xb
  46e95c:	b.hi	46e804 <ferror@plt+0x6be94>  // b.pmore
  46e960:	mov	w0, w3
  46e964:	add	w20, w20, w0
  46e968:	cmp	w23, #0xb
  46e96c:	b.eq	46ea0c <ferror@plt+0x6c09c>  // b.none
  46e970:	cmp	w23, #0xb
  46e974:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e978:	cmp	w23, #0xa
  46e97c:	b.eq	46ea1c <ferror@plt+0x6c0ac>  // b.none
  46e980:	cmp	w23, #0xa
  46e984:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e988:	cmp	w23, #0x9
  46e98c:	b.eq	46ea2c <ferror@plt+0x6c0bc>  // b.none
  46e990:	cmp	w23, #0x9
  46e994:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e998:	cmp	w23, #0x8
  46e99c:	b.eq	46ea3c <ferror@plt+0x6c0cc>  // b.none
  46e9a0:	cmp	w23, #0x8
  46e9a4:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e9a8:	cmp	w23, #0x7
  46e9ac:	b.eq	46ea4c <ferror@plt+0x6c0dc>  // b.none
  46e9b0:	cmp	w23, #0x7
  46e9b4:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e9b8:	cmp	w23, #0x6
  46e9bc:	b.eq	46ea5c <ferror@plt+0x6c0ec>  // b.none
  46e9c0:	cmp	w23, #0x6
  46e9c4:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e9c8:	cmp	w23, #0x5
  46e9cc:	b.eq	46ea6c <ferror@plt+0x6c0fc>  // b.none
  46e9d0:	cmp	w23, #0x5
  46e9d4:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e9d8:	cmp	w23, #0x4
  46e9dc:	b.eq	46ea78 <ferror@plt+0x6c108>  // b.none
  46e9e0:	cmp	w23, #0x4
  46e9e4:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e9e8:	cmp	w23, #0x3
  46e9ec:	b.eq	46ea88 <ferror@plt+0x6c118>  // b.none
  46e9f0:	cmp	w23, #0x3
  46e9f4:	b.hi	46eab0 <ferror@plt+0x6c140>  // b.pmore
  46e9f8:	cmp	w23, #0x1
  46e9fc:	b.eq	46eaa8 <ferror@plt+0x6c138>  // b.none
  46ea00:	cmp	w23, #0x2
  46ea04:	b.eq	46ea98 <ferror@plt+0x6c128>  // b.none
  46ea08:	b	46eab0 <ferror@plt+0x6c140>
  46ea0c:	add	x0, x22, #0xa
  46ea10:	ldrb	w0, [x0]
  46ea14:	lsl	w0, w0, #24
  46ea18:	add	w20, w20, w0
  46ea1c:	add	x0, x22, #0x9
  46ea20:	ldrb	w0, [x0]
  46ea24:	lsl	w0, w0, #16
  46ea28:	add	w20, w20, w0
  46ea2c:	add	x0, x22, #0x8
  46ea30:	ldrb	w0, [x0]
  46ea34:	lsl	w0, w0, #8
  46ea38:	add	w20, w20, w0
  46ea3c:	add	x0, x22, #0x7
  46ea40:	ldrb	w0, [x0]
  46ea44:	lsl	w0, w0, #24
  46ea48:	add	w19, w19, w0
  46ea4c:	add	x0, x22, #0x6
  46ea50:	ldrb	w0, [x0]
  46ea54:	lsl	w0, w0, #16
  46ea58:	add	w19, w19, w0
  46ea5c:	add	x0, x22, #0x5
  46ea60:	ldrb	w0, [x0]
  46ea64:	lsl	w0, w0, #8
  46ea68:	add	w19, w19, w0
  46ea6c:	add	x0, x22, #0x4
  46ea70:	ldrb	w0, [x0]
  46ea74:	add	w19, w19, w0
  46ea78:	add	x0, x22, #0x3
  46ea7c:	ldrb	w0, [x0]
  46ea80:	lsl	w0, w0, #24
  46ea84:	add	w21, w21, w0
  46ea88:	add	x0, x22, #0x2
  46ea8c:	ldrb	w0, [x0]
  46ea90:	lsl	w0, w0, #16
  46ea94:	add	w21, w21, w0
  46ea98:	add	x0, x22, #0x1
  46ea9c:	ldrb	w0, [x0]
  46eaa0:	lsl	w0, w0, #8
  46eaa4:	add	w21, w21, w0
  46eaa8:	ldrb	w0, [x22]
  46eaac:	add	w21, w21, w0
  46eab0:	sub	w21, w21, w19
  46eab4:	sub	w21, w21, w20
  46eab8:	lsr	w0, w20, #13
  46eabc:	eor	w21, w21, w0
  46eac0:	sub	w19, w19, w20
  46eac4:	sub	w19, w19, w21
  46eac8:	lsl	w0, w21, #8
  46eacc:	eor	w19, w19, w0
  46ead0:	sub	w20, w20, w21
  46ead4:	sub	w20, w20, w19
  46ead8:	lsr	w0, w19, #13
  46eadc:	eor	w20, w20, w0
  46eae0:	sub	w21, w21, w19
  46eae4:	sub	w21, w21, w20
  46eae8:	lsr	w0, w20, #12
  46eaec:	eor	w21, w21, w0
  46eaf0:	sub	w19, w19, w20
  46eaf4:	sub	w19, w19, w21
  46eaf8:	lsl	w0, w21, #16
  46eafc:	eor	w19, w19, w0
  46eb00:	sub	w20, w20, w21
  46eb04:	sub	w20, w20, w19
  46eb08:	lsr	w0, w19, #5
  46eb0c:	eor	w20, w20, w0
  46eb10:	sub	w21, w21, w19
  46eb14:	sub	w21, w21, w20
  46eb18:	lsr	w0, w20, #3
  46eb1c:	eor	w21, w21, w0
  46eb20:	sub	w19, w19, w20
  46eb24:	sub	w19, w19, w21
  46eb28:	lsl	w0, w21, #10
  46eb2c:	eor	w19, w19, w0
  46eb30:	sub	w20, w20, w21
  46eb34:	sub	w20, w20, w19
  46eb38:	lsr	w0, w19, #15
  46eb3c:	eor	w20, w20, w0
  46eb40:	mov	w0, w20
  46eb44:	ldp	x21, x22, [sp, #16]
  46eb48:	ldr	x23, [sp, #32]
  46eb4c:	ldp	x19, x20, [sp], #64
  46eb50:	ret
  46eb54:	sub	sp, sp, #0x30
  46eb58:	str	x0, [sp, #8]
  46eb5c:	ldr	x0, [sp, #8]
  46eb60:	str	x0, [sp, #40]
  46eb64:	mov	w0, #0x79b9                	// #31161
  46eb68:	movk	w0, #0x9e37, lsl #16
  46eb6c:	str	w0, [sp, #36]
  46eb70:	ldr	w0, [sp, #36]
  46eb74:	str	w0, [sp, #32]
  46eb78:	ldr	x0, [sp, #40]
  46eb7c:	asr	x0, x0, #32
  46eb80:	mov	w1, w0
  46eb84:	ldr	w0, [sp, #32]
  46eb88:	add	w0, w0, w1
  46eb8c:	str	w0, [sp, #32]
  46eb90:	ldr	x0, [sp, #40]
  46eb94:	mov	w1, w0
  46eb98:	ldr	w0, [sp, #36]
  46eb9c:	add	w0, w0, w1
  46eba0:	str	w0, [sp, #36]
  46eba4:	mov	w0, #0x5234                	// #21044
  46eba8:	movk	w0, #0x4213, lsl #16
  46ebac:	str	w0, [sp, #28]
  46ebb0:	ldr	w1, [sp, #32]
  46ebb4:	ldr	w0, [sp, #36]
  46ebb8:	sub	w0, w1, w0
  46ebbc:	str	w0, [sp, #32]
  46ebc0:	ldr	w1, [sp, #32]
  46ebc4:	ldr	w0, [sp, #28]
  46ebc8:	sub	w0, w1, w0
  46ebcc:	str	w0, [sp, #32]
  46ebd0:	ldr	w0, [sp, #28]
  46ebd4:	lsr	w0, w0, #13
  46ebd8:	ldr	w1, [sp, #32]
  46ebdc:	eor	w0, w1, w0
  46ebe0:	str	w0, [sp, #32]
  46ebe4:	ldr	w1, [sp, #36]
  46ebe8:	ldr	w0, [sp, #28]
  46ebec:	sub	w0, w1, w0
  46ebf0:	str	w0, [sp, #36]
  46ebf4:	ldr	w1, [sp, #36]
  46ebf8:	ldr	w0, [sp, #32]
  46ebfc:	sub	w0, w1, w0
  46ec00:	str	w0, [sp, #36]
  46ec04:	ldr	w0, [sp, #32]
  46ec08:	lsl	w0, w0, #8
  46ec0c:	ldr	w1, [sp, #36]
  46ec10:	eor	w0, w1, w0
  46ec14:	str	w0, [sp, #36]
  46ec18:	ldr	w1, [sp, #28]
  46ec1c:	ldr	w0, [sp, #32]
  46ec20:	sub	w0, w1, w0
  46ec24:	str	w0, [sp, #28]
  46ec28:	ldr	w1, [sp, #28]
  46ec2c:	ldr	w0, [sp, #36]
  46ec30:	sub	w0, w1, w0
  46ec34:	str	w0, [sp, #28]
  46ec38:	ldr	w0, [sp, #36]
  46ec3c:	lsr	w0, w0, #13
  46ec40:	ldr	w1, [sp, #28]
  46ec44:	eor	w0, w1, w0
  46ec48:	str	w0, [sp, #28]
  46ec4c:	ldr	w1, [sp, #32]
  46ec50:	ldr	w0, [sp, #36]
  46ec54:	sub	w0, w1, w0
  46ec58:	str	w0, [sp, #32]
  46ec5c:	ldr	w1, [sp, #32]
  46ec60:	ldr	w0, [sp, #28]
  46ec64:	sub	w0, w1, w0
  46ec68:	str	w0, [sp, #32]
  46ec6c:	ldr	w0, [sp, #28]
  46ec70:	lsr	w0, w0, #12
  46ec74:	ldr	w1, [sp, #32]
  46ec78:	eor	w0, w1, w0
  46ec7c:	str	w0, [sp, #32]
  46ec80:	ldr	w1, [sp, #36]
  46ec84:	ldr	w0, [sp, #28]
  46ec88:	sub	w0, w1, w0
  46ec8c:	str	w0, [sp, #36]
  46ec90:	ldr	w1, [sp, #36]
  46ec94:	ldr	w0, [sp, #32]
  46ec98:	sub	w0, w1, w0
  46ec9c:	str	w0, [sp, #36]
  46eca0:	ldr	w0, [sp, #32]
  46eca4:	lsl	w0, w0, #16
  46eca8:	ldr	w1, [sp, #36]
  46ecac:	eor	w0, w1, w0
  46ecb0:	str	w0, [sp, #36]
  46ecb4:	ldr	w1, [sp, #28]
  46ecb8:	ldr	w0, [sp, #32]
  46ecbc:	sub	w0, w1, w0
  46ecc0:	str	w0, [sp, #28]
  46ecc4:	ldr	w1, [sp, #28]
  46ecc8:	ldr	w0, [sp, #36]
  46eccc:	sub	w0, w1, w0
  46ecd0:	str	w0, [sp, #28]
  46ecd4:	ldr	w0, [sp, #36]
  46ecd8:	lsr	w0, w0, #5
  46ecdc:	ldr	w1, [sp, #28]
  46ece0:	eor	w0, w1, w0
  46ece4:	str	w0, [sp, #28]
  46ece8:	ldr	w1, [sp, #32]
  46ecec:	ldr	w0, [sp, #36]
  46ecf0:	sub	w0, w1, w0
  46ecf4:	str	w0, [sp, #32]
  46ecf8:	ldr	w1, [sp, #32]
  46ecfc:	ldr	w0, [sp, #28]
  46ed00:	sub	w0, w1, w0
  46ed04:	str	w0, [sp, #32]
  46ed08:	ldr	w0, [sp, #28]
  46ed0c:	lsr	w0, w0, #3
  46ed10:	ldr	w1, [sp, #32]
  46ed14:	eor	w0, w1, w0
  46ed18:	str	w0, [sp, #32]
  46ed1c:	ldr	w1, [sp, #36]
  46ed20:	ldr	w0, [sp, #28]
  46ed24:	sub	w0, w1, w0
  46ed28:	str	w0, [sp, #36]
  46ed2c:	ldr	w1, [sp, #36]
  46ed30:	ldr	w0, [sp, #32]
  46ed34:	sub	w0, w1, w0
  46ed38:	str	w0, [sp, #36]
  46ed3c:	ldr	w0, [sp, #32]
  46ed40:	lsl	w0, w0, #10
  46ed44:	ldr	w1, [sp, #36]
  46ed48:	eor	w0, w1, w0
  46ed4c:	str	w0, [sp, #36]
  46ed50:	ldr	w1, [sp, #28]
  46ed54:	ldr	w0, [sp, #32]
  46ed58:	sub	w0, w1, w0
  46ed5c:	str	w0, [sp, #28]
  46ed60:	ldr	w1, [sp, #28]
  46ed64:	ldr	w0, [sp, #36]
  46ed68:	sub	w0, w1, w0
  46ed6c:	str	w0, [sp, #28]
  46ed70:	ldr	w0, [sp, #36]
  46ed74:	lsr	w0, w0, #15
  46ed78:	ldr	w1, [sp, #28]
  46ed7c:	eor	w0, w1, w0
  46ed80:	str	w0, [sp, #28]
  46ed84:	ldr	w0, [sp, #28]
  46ed88:	add	sp, sp, #0x30
  46ed8c:	ret
  46ed90:	nop
  46ed94:	ret
  46ed98:	sub	sp, sp, #0x20
  46ed9c:	str	x0, [sp, #8]
  46eda0:	ldr	x0, [sp, #8]
  46eda4:	str	x0, [sp, #24]
  46eda8:	b	46edd4 <ferror@plt+0x6c464>
  46edac:	ldr	x0, [sp, #8]
  46edb0:	ldrb	w0, [x0]
  46edb4:	cmp	w0, #0x2f
  46edb8:	b.ne	46edc8 <ferror@plt+0x6c458>  // b.any
  46edbc:	ldr	x0, [sp, #8]
  46edc0:	add	x0, x0, #0x1
  46edc4:	str	x0, [sp, #24]
  46edc8:	ldr	x0, [sp, #8]
  46edcc:	add	x0, x0, #0x1
  46edd0:	str	x0, [sp, #8]
  46edd4:	ldr	x0, [sp, #8]
  46edd8:	ldrb	w0, [x0]
  46eddc:	cmp	w0, #0x0
  46ede0:	b.ne	46edac <ferror@plt+0x6c43c>  // b.any
  46ede4:	ldr	x0, [sp, #24]
  46ede8:	add	sp, sp, #0x20
  46edec:	ret
  46edf0:	sub	sp, sp, #0x20
  46edf4:	str	x0, [sp, #8]
  46edf8:	ldr	x0, [sp, #8]
  46edfc:	ldrb	w0, [x0]
  46ee00:	mov	w1, w0
  46ee04:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46ee08:	add	x0, x0, #0x498
  46ee0c:	sxtw	x1, w1
  46ee10:	ldrh	w0, [x0, x1, lsl #1]
  46ee14:	mov	w1, w0
  46ee18:	mov	w0, #0x88                  	// #136
  46ee1c:	and	w0, w1, w0
  46ee20:	cmp	w0, #0x0
  46ee24:	b.eq	46ee48 <ferror@plt+0x6c4d8>  // b.none
  46ee28:	ldr	x0, [sp, #8]
  46ee2c:	add	x0, x0, #0x1
  46ee30:	ldrb	w0, [x0]
  46ee34:	cmp	w0, #0x3a
  46ee38:	b.ne	46ee48 <ferror@plt+0x6c4d8>  // b.any
  46ee3c:	ldr	x0, [sp, #8]
  46ee40:	add	x0, x0, #0x2
  46ee44:	str	x0, [sp, #8]
  46ee48:	ldr	x0, [sp, #8]
  46ee4c:	str	x0, [sp, #24]
  46ee50:	b	46ee8c <ferror@plt+0x6c51c>
  46ee54:	ldr	x0, [sp, #8]
  46ee58:	ldrb	w0, [x0]
  46ee5c:	cmp	w0, #0x2f
  46ee60:	b.eq	46ee74 <ferror@plt+0x6c504>  // b.none
  46ee64:	ldr	x0, [sp, #8]
  46ee68:	ldrb	w0, [x0]
  46ee6c:	cmp	w0, #0x5c
  46ee70:	b.ne	46ee80 <ferror@plt+0x6c510>  // b.any
  46ee74:	ldr	x0, [sp, #8]
  46ee78:	add	x0, x0, #0x1
  46ee7c:	str	x0, [sp, #24]
  46ee80:	ldr	x0, [sp, #8]
  46ee84:	add	x0, x0, #0x1
  46ee88:	str	x0, [sp, #8]
  46ee8c:	ldr	x0, [sp, #8]
  46ee90:	ldrb	w0, [x0]
  46ee94:	cmp	w0, #0x0
  46ee98:	b.ne	46ee54 <ferror@plt+0x6c4e4>  // b.any
  46ee9c:	ldr	x0, [sp, #24]
  46eea0:	add	sp, sp, #0x20
  46eea4:	ret
  46eea8:	stp	x29, x30, [sp, #-32]!
  46eeac:	mov	x29, sp
  46eeb0:	str	x0, [sp, #24]
  46eeb4:	ldr	x0, [sp, #24]
  46eeb8:	bl	46ed98 <ferror@plt+0x6c428>
  46eebc:	ldp	x29, x30, [sp], #32
  46eec0:	ret
  46eec4:	mov	x12, #0x1030                	// #4144
  46eec8:	sub	sp, sp, x12
  46eecc:	stp	x29, x30, [sp]
  46eed0:	mov	x29, sp
  46eed4:	str	x0, [sp, #24]
  46eed8:	add	x0, sp, #0x28
  46eedc:	mov	x1, x0
  46eee0:	ldr	x0, [sp, #24]
  46eee4:	bl	402860 <realpath@plt>
  46eee8:	str	x0, [sp, #4136]
  46eeec:	ldr	x0, [sp, #4136]
  46eef0:	cmp	x0, #0x0
  46eef4:	b.ne	46ef00 <ferror@plt+0x6c590>  // b.any
  46eef8:	ldr	x0, [sp, #24]
  46eefc:	str	x0, [sp, #4136]
  46ef00:	ldr	x0, [sp, #4136]
  46ef04:	bl	4025c0 <strdup@plt>
  46ef08:	ldp	x29, x30, [sp]
  46ef0c:	mov	x12, #0x1030                	// #4144
  46ef10:	add	sp, sp, x12
  46ef14:	ret
  46ef18:	stp	x29, x30, [sp, #-32]!
  46ef1c:	mov	x29, sp
  46ef20:	str	x0, [sp, #24]
  46ef24:	str	x1, [sp, #16]
  46ef28:	ldr	x0, [sp, #24]
  46ef2c:	ldrb	w0, [x0, #80]
  46ef30:	and	w0, w0, #0x1
  46ef34:	and	w0, w0, #0xff
  46ef38:	cmp	w0, #0x0
  46ef3c:	b.eq	46ef5c <ferror@plt+0x6c5ec>  // b.none
  46ef40:	ldr	x0, [sp, #24]
  46ef44:	ldr	x2, [x0, #56]
  46ef48:	ldr	x0, [sp, #24]
  46ef4c:	ldr	x0, [x0, #72]
  46ef50:	ldr	x1, [sp, #16]
  46ef54:	blr	x2
  46ef58:	b	46ef6c <ferror@plt+0x6c5fc>
  46ef5c:	ldr	x0, [sp, #24]
  46ef60:	ldr	x1, [x0, #56]
  46ef64:	ldr	x0, [sp, #16]
  46ef68:	blr	x1
  46ef6c:	ldp	x29, x30, [sp], #32
  46ef70:	ret
  46ef74:	stp	x29, x30, [sp, #-32]!
  46ef78:	mov	x29, sp
  46ef7c:	str	x0, [sp, #24]
  46ef80:	str	x1, [sp, #16]
  46ef84:	ldr	x0, [sp, #24]
  46ef88:	ldrb	w0, [x0, #80]
  46ef8c:	and	w0, w0, #0x1
  46ef90:	and	w0, w0, #0xff
  46ef94:	cmp	w0, #0x0
  46ef98:	b.eq	46efb8 <ferror@plt+0x6c648>  // b.none
  46ef9c:	ldr	x0, [sp, #24]
  46efa0:	ldr	x2, [x0, #64]
  46efa4:	ldr	x0, [sp, #24]
  46efa8:	ldr	x0, [x0, #72]
  46efac:	ldr	x1, [sp, #16]
  46efb0:	blr	x2
  46efb4:	b	46efc8 <ferror@plt+0x6c658>
  46efb8:	ldr	x0, [sp, #24]
  46efbc:	ldr	x1, [x0, #64]
  46efc0:	ldr	x0, [sp, #16]
  46efc4:	blr	x1
  46efc8:	nop
  46efcc:	ldp	x29, x30, [sp], #32
  46efd0:	ret
  46efd4:	stp	x29, x30, [sp, #-64]!
  46efd8:	mov	x29, sp
  46efdc:	str	x0, [sp, #40]
  46efe0:	str	x1, [sp, #32]
  46efe4:	str	x2, [sp, #24]
  46efe8:	ldr	x0, [sp, #24]
  46efec:	cmp	x0, #0x0
  46eff0:	b.ne	46effc <ferror@plt+0x6c68c>  // b.any
  46eff4:	mov	x0, #0x10                  	// #16
  46eff8:	str	x0, [sp, #24]
  46effc:	ldr	x0, [sp, #32]
  46f000:	cmp	x0, #0x0
  46f004:	b.ne	46f024 <ferror@plt+0x6c6b4>  // b.any
  46f008:	mov	w0, #0x20                  	// #32
  46f00c:	str	w0, [sp, #60]
  46f010:	mov	w1, #0x1000                	// #4096
  46f014:	ldr	w0, [sp, #60]
  46f018:	sub	w0, w1, w0
  46f01c:	sxtw	x0, w0
  46f020:	str	x0, [sp, #32]
  46f024:	ldr	x0, [sp, #40]
  46f028:	ldr	x1, [sp, #32]
  46f02c:	str	x1, [x0]
  46f030:	ldr	x0, [sp, #24]
  46f034:	sub	x1, x0, #0x1
  46f038:	ldr	x0, [sp, #40]
  46f03c:	str	x1, [x0, #48]
  46f040:	ldr	x0, [sp, #40]
  46f044:	ldr	x0, [x0]
  46f048:	mov	x1, x0
  46f04c:	ldr	x0, [sp, #40]
  46f050:	bl	46ef18 <ferror@plt+0x6c5a8>
  46f054:	str	x0, [sp, #48]
  46f058:	ldr	x0, [sp, #48]
  46f05c:	cmp	x0, #0x0
  46f060:	b.ne	46f074 <ferror@plt+0x6c704>  // b.any
  46f064:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f068:	add	x0, x0, #0x770
  46f06c:	ldr	x0, [x0]
  46f070:	blr	x0
  46f074:	ldr	x0, [sp, #40]
  46f078:	ldr	x1, [sp, #48]
  46f07c:	str	x1, [x0, #8]
  46f080:	ldr	x0, [sp, #48]
  46f084:	add	x0, x0, #0x10
  46f088:	mov	x1, x0
  46f08c:	ldr	x0, [sp, #24]
  46f090:	add	x0, x1, x0
  46f094:	sub	x1, x0, #0x1
  46f098:	ldr	x0, [sp, #24]
  46f09c:	neg	x0, x0
  46f0a0:	and	x0, x1, x0
  46f0a4:	mov	x1, x0
  46f0a8:	ldr	x0, [sp, #40]
  46f0ac:	str	x1, [x0, #16]
  46f0b0:	ldr	x0, [sp, #40]
  46f0b4:	ldr	x1, [x0, #16]
  46f0b8:	ldr	x0, [sp, #40]
  46f0bc:	str	x1, [x0, #24]
  46f0c0:	ldr	x0, [sp, #40]
  46f0c4:	ldr	x0, [x0]
  46f0c8:	ldr	x1, [sp, #48]
  46f0cc:	add	x1, x1, x0
  46f0d0:	ldr	x0, [sp, #48]
  46f0d4:	str	x1, [x0]
  46f0d8:	ldr	x0, [sp, #48]
  46f0dc:	ldr	x1, [x0]
  46f0e0:	ldr	x0, [sp, #40]
  46f0e4:	str	x1, [x0, #32]
  46f0e8:	ldr	x0, [sp, #48]
  46f0ec:	str	xzr, [x0, #8]
  46f0f0:	ldr	x0, [sp, #40]
  46f0f4:	ldrb	w1, [x0, #80]
  46f0f8:	and	w1, w1, #0xfffffffd
  46f0fc:	strb	w1, [x0, #80]
  46f100:	ldr	x0, [sp, #40]
  46f104:	ldrb	w1, [x0, #80]
  46f108:	and	w1, w1, #0xfffffffb
  46f10c:	strb	w1, [x0, #80]
  46f110:	mov	w0, #0x1                   	// #1
  46f114:	ldp	x29, x30, [sp], #64
  46f118:	ret

000000000046f11c <_obstack_begin@@Base>:
  46f11c:	stp	x29, x30, [sp, #-64]!
  46f120:	mov	x29, sp
  46f124:	str	x0, [sp, #56]
  46f128:	str	x1, [sp, #48]
  46f12c:	str	x2, [sp, #40]
  46f130:	str	x3, [sp, #32]
  46f134:	str	x4, [sp, #24]
  46f138:	ldr	x0, [sp, #56]
  46f13c:	ldr	x1, [sp, #32]
  46f140:	str	x1, [x0, #56]
  46f144:	ldr	x0, [sp, #56]
  46f148:	ldr	x1, [sp, #24]
  46f14c:	str	x1, [x0, #64]
  46f150:	ldr	x0, [sp, #56]
  46f154:	ldrb	w1, [x0, #80]
  46f158:	and	w1, w1, #0xfffffffe
  46f15c:	strb	w1, [x0, #80]
  46f160:	ldr	x2, [sp, #40]
  46f164:	ldr	x1, [sp, #48]
  46f168:	ldr	x0, [sp, #56]
  46f16c:	bl	46efd4 <ferror@plt+0x6c664>
  46f170:	ldp	x29, x30, [sp], #64
  46f174:	ret

000000000046f178 <_obstack_begin_1@@Base>:
  46f178:	stp	x29, x30, [sp, #-64]!
  46f17c:	mov	x29, sp
  46f180:	str	x0, [sp, #56]
  46f184:	str	x1, [sp, #48]
  46f188:	str	x2, [sp, #40]
  46f18c:	str	x3, [sp, #32]
  46f190:	str	x4, [sp, #24]
  46f194:	str	x5, [sp, #16]
  46f198:	ldr	x0, [sp, #56]
  46f19c:	ldr	x1, [sp, #32]
  46f1a0:	str	x1, [x0, #56]
  46f1a4:	ldr	x0, [sp, #56]
  46f1a8:	ldr	x1, [sp, #24]
  46f1ac:	str	x1, [x0, #64]
  46f1b0:	ldr	x0, [sp, #56]
  46f1b4:	ldr	x1, [sp, #16]
  46f1b8:	str	x1, [x0, #72]
  46f1bc:	ldr	x0, [sp, #56]
  46f1c0:	ldrb	w1, [x0, #80]
  46f1c4:	orr	w1, w1, #0x1
  46f1c8:	strb	w1, [x0, #80]
  46f1cc:	ldr	x2, [sp, #40]
  46f1d0:	ldr	x1, [sp, #48]
  46f1d4:	ldr	x0, [sp, #56]
  46f1d8:	bl	46efd4 <ferror@plt+0x6c664>
  46f1dc:	ldp	x29, x30, [sp], #64
  46f1e0:	ret

000000000046f1e4 <_obstack_newchunk@@Base>:
  46f1e4:	stp	x29, x30, [sp, #-96]!
  46f1e8:	mov	x29, sp
  46f1ec:	str	x0, [sp, #24]
  46f1f0:	str	x1, [sp, #16]
  46f1f4:	ldr	x0, [sp, #24]
  46f1f8:	ldr	x0, [x0, #8]
  46f1fc:	str	x0, [sp, #72]
  46f200:	str	xzr, [sp, #88]
  46f204:	ldr	x0, [sp, #24]
  46f208:	ldr	x1, [x0, #24]
  46f20c:	ldr	x0, [sp, #24]
  46f210:	ldr	x0, [x0, #16]
  46f214:	sub	x0, x1, x0
  46f218:	str	x0, [sp, #64]
  46f21c:	ldr	x1, [sp, #64]
  46f220:	ldr	x0, [sp, #16]
  46f224:	add	x0, x1, x0
  46f228:	str	x0, [sp, #56]
  46f22c:	ldr	x0, [sp, #24]
  46f230:	ldr	x0, [x0, #48]
  46f234:	ldr	x1, [sp, #56]
  46f238:	add	x0, x1, x0
  46f23c:	str	x0, [sp, #48]
  46f240:	ldr	x0, [sp, #64]
  46f244:	lsr	x1, x0, #3
  46f248:	ldr	x0, [sp, #48]
  46f24c:	add	x0, x1, x0
  46f250:	add	x0, x0, #0x64
  46f254:	str	x0, [sp, #80]
  46f258:	ldr	x1, [sp, #80]
  46f25c:	ldr	x0, [sp, #48]
  46f260:	cmp	x1, x0
  46f264:	b.cs	46f270 <_obstack_newchunk@@Base+0x8c>  // b.hs, b.nlast
  46f268:	ldr	x0, [sp, #48]
  46f26c:	str	x0, [sp, #80]
  46f270:	ldr	x0, [sp, #24]
  46f274:	ldr	x0, [x0]
  46f278:	ldr	x1, [sp, #80]
  46f27c:	cmp	x1, x0
  46f280:	b.cs	46f290 <_obstack_newchunk@@Base+0xac>  // b.hs, b.nlast
  46f284:	ldr	x0, [sp, #24]
  46f288:	ldr	x0, [x0]
  46f28c:	str	x0, [sp, #80]
  46f290:	ldr	x1, [sp, #64]
  46f294:	ldr	x0, [sp, #56]
  46f298:	cmp	x1, x0
  46f29c:	b.hi	46f2c0 <_obstack_newchunk@@Base+0xdc>  // b.pmore
  46f2a0:	ldr	x1, [sp, #56]
  46f2a4:	ldr	x0, [sp, #48]
  46f2a8:	cmp	x1, x0
  46f2ac:	b.hi	46f2c0 <_obstack_newchunk@@Base+0xdc>  // b.pmore
  46f2b0:	ldr	x1, [sp, #80]
  46f2b4:	ldr	x0, [sp, #24]
  46f2b8:	bl	46ef18 <ferror@plt+0x6c5a8>
  46f2bc:	str	x0, [sp, #88]
  46f2c0:	ldr	x0, [sp, #88]
  46f2c4:	cmp	x0, #0x0
  46f2c8:	b.ne	46f2dc <_obstack_newchunk@@Base+0xf8>  // b.any
  46f2cc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f2d0:	add	x0, x0, #0x770
  46f2d4:	ldr	x0, [x0]
  46f2d8:	blr	x0
  46f2dc:	ldr	x0, [sp, #24]
  46f2e0:	ldr	x1, [sp, #88]
  46f2e4:	str	x1, [x0, #8]
  46f2e8:	ldr	x0, [sp, #88]
  46f2ec:	ldr	x1, [sp, #72]
  46f2f0:	str	x1, [x0, #8]
  46f2f4:	ldr	x1, [sp, #88]
  46f2f8:	ldr	x0, [sp, #80]
  46f2fc:	add	x1, x1, x0
  46f300:	ldr	x0, [sp, #24]
  46f304:	str	x1, [x0, #32]
  46f308:	ldr	x0, [sp, #24]
  46f30c:	ldr	x1, [x0, #32]
  46f310:	ldr	x0, [sp, #88]
  46f314:	str	x1, [x0]
  46f318:	ldr	x0, [sp, #88]
  46f31c:	add	x0, x0, #0x10
  46f320:	mov	x1, x0
  46f324:	ldr	x0, [sp, #24]
  46f328:	ldr	x0, [x0, #48]
  46f32c:	add	x1, x1, x0
  46f330:	ldr	x0, [sp, #24]
  46f334:	ldr	x0, [x0, #48]
  46f338:	mvn	x0, x0
  46f33c:	and	x0, x1, x0
  46f340:	str	x0, [sp, #40]
  46f344:	ldr	x0, [sp, #24]
  46f348:	ldr	x0, [x0, #16]
  46f34c:	ldr	x2, [sp, #64]
  46f350:	mov	x1, x0
  46f354:	ldr	x0, [sp, #40]
  46f358:	bl	4022e0 <memcpy@plt>
  46f35c:	ldr	x0, [sp, #24]
  46f360:	ldrb	w0, [x0, #80]
  46f364:	and	w0, w0, #0x2
  46f368:	and	w0, w0, #0xff
  46f36c:	cmp	w0, #0x0
  46f370:	b.ne	46f3c8 <_obstack_newchunk@@Base+0x1e4>  // b.any
  46f374:	ldr	x0, [sp, #24]
  46f378:	ldr	x0, [x0, #16]
  46f37c:	ldr	x1, [sp, #72]
  46f380:	add	x1, x1, #0x10
  46f384:	mov	x2, x1
  46f388:	ldr	x1, [sp, #24]
  46f38c:	ldr	x1, [x1, #48]
  46f390:	add	x2, x2, x1
  46f394:	ldr	x1, [sp, #24]
  46f398:	ldr	x1, [x1, #48]
  46f39c:	mvn	x1, x1
  46f3a0:	and	x1, x2, x1
  46f3a4:	cmp	x0, x1
  46f3a8:	b.ne	46f3c8 <_obstack_newchunk@@Base+0x1e4>  // b.any
  46f3ac:	ldr	x0, [sp, #72]
  46f3b0:	ldr	x1, [x0, #8]
  46f3b4:	ldr	x0, [sp, #88]
  46f3b8:	str	x1, [x0, #8]
  46f3bc:	ldr	x1, [sp, #72]
  46f3c0:	ldr	x0, [sp, #24]
  46f3c4:	bl	46ef74 <ferror@plt+0x6c604>
  46f3c8:	ldr	x0, [sp, #24]
  46f3cc:	ldr	x1, [sp, #40]
  46f3d0:	str	x1, [x0, #16]
  46f3d4:	ldr	x0, [sp, #24]
  46f3d8:	ldr	x1, [x0, #16]
  46f3dc:	ldr	x0, [sp, #64]
  46f3e0:	add	x1, x1, x0
  46f3e4:	ldr	x0, [sp, #24]
  46f3e8:	str	x1, [x0, #24]
  46f3ec:	ldr	x0, [sp, #24]
  46f3f0:	ldrb	w1, [x0, #80]
  46f3f4:	and	w1, w1, #0xfffffffd
  46f3f8:	strb	w1, [x0, #80]
  46f3fc:	nop
  46f400:	ldp	x29, x30, [sp], #96
  46f404:	ret

000000000046f408 <_obstack_allocated_p@@Base>:
  46f408:	sub	sp, sp, #0x20
  46f40c:	str	x0, [sp, #8]
  46f410:	str	x1, [sp]
  46f414:	ldr	x0, [sp, #8]
  46f418:	ldr	x0, [x0, #8]
  46f41c:	str	x0, [sp, #24]
  46f420:	b	46f438 <_obstack_allocated_p@@Base+0x30>
  46f424:	ldr	x0, [sp, #24]
  46f428:	ldr	x0, [x0, #8]
  46f42c:	str	x0, [sp, #16]
  46f430:	ldr	x0, [sp, #16]
  46f434:	str	x0, [sp, #24]
  46f438:	ldr	x0, [sp, #24]
  46f43c:	cmp	x0, #0x0
  46f440:	b.eq	46f468 <_obstack_allocated_p@@Base+0x60>  // b.none
  46f444:	ldr	x1, [sp, #24]
  46f448:	ldr	x0, [sp]
  46f44c:	cmp	x1, x0
  46f450:	b.cs	46f424 <_obstack_allocated_p@@Base+0x1c>  // b.hs, b.nlast
  46f454:	ldr	x0, [sp, #24]
  46f458:	ldr	x0, [x0]
  46f45c:	ldr	x1, [sp]
  46f460:	cmp	x1, x0
  46f464:	b.hi	46f424 <_obstack_allocated_p@@Base+0x1c>  // b.pmore
  46f468:	ldr	x0, [sp, #24]
  46f46c:	cmp	x0, #0x0
  46f470:	cset	w0, ne  // ne = any
  46f474:	and	w0, w0, #0xff
  46f478:	add	sp, sp, #0x20
  46f47c:	ret

000000000046f480 <_obstack_free@@Base>:
  46f480:	stp	x29, x30, [sp, #-48]!
  46f484:	mov	x29, sp
  46f488:	str	x0, [sp, #24]
  46f48c:	str	x1, [sp, #16]
  46f490:	ldr	x0, [sp, #24]
  46f494:	ldr	x0, [x0, #8]
  46f498:	str	x0, [sp, #40]
  46f49c:	b	46f4d0 <_obstack_free@@Base+0x50>
  46f4a0:	ldr	x0, [sp, #40]
  46f4a4:	ldr	x0, [x0, #8]
  46f4a8:	str	x0, [sp, #32]
  46f4ac:	ldr	x1, [sp, #40]
  46f4b0:	ldr	x0, [sp, #24]
  46f4b4:	bl	46ef74 <ferror@plt+0x6c604>
  46f4b8:	ldr	x0, [sp, #32]
  46f4bc:	str	x0, [sp, #40]
  46f4c0:	ldr	x0, [sp, #24]
  46f4c4:	ldrb	w1, [x0, #80]
  46f4c8:	orr	w1, w1, #0x2
  46f4cc:	strb	w1, [x0, #80]
  46f4d0:	ldr	x0, [sp, #40]
  46f4d4:	cmp	x0, #0x0
  46f4d8:	b.eq	46f500 <_obstack_free@@Base+0x80>  // b.none
  46f4dc:	ldr	x1, [sp, #40]
  46f4e0:	ldr	x0, [sp, #16]
  46f4e4:	cmp	x1, x0
  46f4e8:	b.cs	46f4a0 <_obstack_free@@Base+0x20>  // b.hs, b.nlast
  46f4ec:	ldr	x0, [sp, #40]
  46f4f0:	ldr	x0, [x0]
  46f4f4:	ldr	x1, [sp, #16]
  46f4f8:	cmp	x1, x0
  46f4fc:	b.hi	46f4a0 <_obstack_free@@Base+0x20>  // b.pmore
  46f500:	ldr	x0, [sp, #40]
  46f504:	cmp	x0, #0x0
  46f508:	b.eq	46f548 <_obstack_free@@Base+0xc8>  // b.none
  46f50c:	ldr	x0, [sp, #24]
  46f510:	ldr	x1, [sp, #16]
  46f514:	str	x1, [x0, #24]
  46f518:	ldr	x0, [sp, #24]
  46f51c:	ldr	x1, [x0, #24]
  46f520:	ldr	x0, [sp, #24]
  46f524:	str	x1, [x0, #16]
  46f528:	ldr	x0, [sp, #40]
  46f52c:	ldr	x1, [x0]
  46f530:	ldr	x0, [sp, #24]
  46f534:	str	x1, [x0, #32]
  46f538:	ldr	x0, [sp, #24]
  46f53c:	ldr	x1, [sp, #40]
  46f540:	str	x1, [x0, #8]
  46f544:	b	46f558 <_obstack_free@@Base+0xd8>
  46f548:	ldr	x0, [sp, #16]
  46f54c:	cmp	x0, #0x0
  46f550:	b.eq	46f558 <_obstack_free@@Base+0xd8>  // b.none
  46f554:	bl	402650 <abort@plt>
  46f558:	nop
  46f55c:	ldp	x29, x30, [sp], #48
  46f560:	ret

000000000046f564 <_obstack_memory_used@@Base>:
  46f564:	sub	sp, sp, #0x20
  46f568:	str	x0, [sp, #8]
  46f56c:	str	xzr, [sp, #16]
  46f570:	ldr	x0, [sp, #8]
  46f574:	ldr	x0, [x0, #8]
  46f578:	str	x0, [sp, #24]
  46f57c:	b	46f5ac <_obstack_memory_used@@Base+0x48>
  46f580:	ldr	x0, [sp, #24]
  46f584:	ldr	x1, [x0]
  46f588:	ldr	x0, [sp, #24]
  46f58c:	sub	x0, x1, x0
  46f590:	mov	x1, x0
  46f594:	ldr	x0, [sp, #16]
  46f598:	add	x0, x0, x1
  46f59c:	str	x0, [sp, #16]
  46f5a0:	ldr	x0, [sp, #24]
  46f5a4:	ldr	x0, [x0, #8]
  46f5a8:	str	x0, [sp, #24]
  46f5ac:	ldr	x0, [sp, #24]
  46f5b0:	cmp	x0, #0x0
  46f5b4:	b.ne	46f580 <_obstack_memory_used@@Base+0x1c>  // b.any
  46f5b8:	ldr	x0, [sp, #16]
  46f5bc:	add	sp, sp, #0x20
  46f5c0:	ret
  46f5c4:	stp	x29, x30, [sp, #-16]!
  46f5c8:	mov	x29, sp
  46f5cc:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f5d0:	add	x0, x0, #0x7a8
  46f5d4:	ldr	x3, [x0]
  46f5d8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46f5dc:	add	x2, x0, #0x478
  46f5e0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46f5e4:	add	x1, x0, #0x490
  46f5e8:	mov	x0, x3
  46f5ec:	bl	402940 <fprintf@plt>
  46f5f0:	mov	w0, #0x1                   	// #1
  46f5f4:	bl	402360 <exit@plt>
  46f5f8:	stp	x29, x30, [sp, #-32]!
  46f5fc:	mov	x29, sp
  46f600:	str	x0, [sp, #24]
  46f604:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f608:	add	x0, x0, #0x778
  46f60c:	ldr	x1, [sp, #24]
  46f610:	str	x1, [x0]
  46f614:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f618:	add	x0, x0, #0xb20
  46f61c:	ldr	x0, [x0]
  46f620:	cmp	x0, #0x0
  46f624:	b.ne	46f640 <_obstack_memory_used@@Base+0xdc>  // b.any
  46f628:	mov	x0, #0x0                   	// #0
  46f62c:	bl	402370 <sbrk@plt>
  46f630:	mov	x1, x0
  46f634:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f638:	add	x0, x0, #0xb20
  46f63c:	str	x1, [x0]
  46f640:	nop
  46f644:	ldp	x29, x30, [sp], #32
  46f648:	ret
  46f64c:	stp	x29, x30, [sp, #-48]!
  46f650:	mov	x29, sp
  46f654:	str	x0, [sp, #24]
  46f658:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f65c:	add	x0, x0, #0xb20
  46f660:	ldr	x0, [x0]
  46f664:	cmp	x0, #0x0
  46f668:	b.eq	46f690 <_obstack_memory_used@@Base+0x12c>  // b.none
  46f66c:	mov	x0, #0x0                   	// #0
  46f670:	bl	402370 <sbrk@plt>
  46f674:	mov	x1, x0
  46f678:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f67c:	add	x0, x0, #0xb20
  46f680:	ldr	x0, [x0]
  46f684:	sub	x0, x1, x0
  46f688:	str	x0, [sp, #40]
  46f68c:	b	46f6ac <_obstack_memory_used@@Base+0x148>
  46f690:	mov	x0, #0x0                   	// #0
  46f694:	bl	402370 <sbrk@plt>
  46f698:	mov	x1, x0
  46f69c:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f6a0:	add	x0, x0, #0x7c8
  46f6a4:	sub	x0, x1, x0
  46f6a8:	str	x0, [sp, #40]
  46f6ac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f6b0:	add	x0, x0, #0x7a8
  46f6b4:	ldr	x6, [x0]
  46f6b8:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f6bc:	add	x0, x0, #0x778
  46f6c0:	ldr	x1, [x0]
  46f6c4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f6c8:	add	x0, x0, #0x778
  46f6cc:	ldr	x0, [x0]
  46f6d0:	ldrb	w0, [x0]
  46f6d4:	cmp	w0, #0x0
  46f6d8:	b.eq	46f6e8 <_obstack_memory_used@@Base+0x184>  // b.none
  46f6dc:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46f6e0:	add	x0, x0, #0x8a0
  46f6e4:	b	46f6f0 <_obstack_memory_used@@Base+0x18c>
  46f6e8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46f6ec:	add	x0, x0, #0x898
  46f6f0:	ldr	x5, [sp, #40]
  46f6f4:	ldr	x4, [sp, #24]
  46f6f8:	mov	x3, x0
  46f6fc:	mov	x2, x1
  46f700:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46f704:	add	x1, x0, #0x8a8
  46f708:	mov	x0, x6
  46f70c:	bl	402940 <fprintf@plt>
  46f710:	mov	w0, #0x1                   	// #1
  46f714:	bl	46fee0 <_obstack_memory_used@@Base+0x97c>
  46f718:	stp	x29, x30, [sp, #-48]!
  46f71c:	mov	x29, sp
  46f720:	str	x0, [sp, #24]
  46f724:	ldr	x0, [sp, #24]
  46f728:	cmp	x0, #0x0
  46f72c:	b.ne	46f738 <_obstack_memory_used@@Base+0x1d4>  // b.any
  46f730:	mov	x0, #0x1                   	// #1
  46f734:	str	x0, [sp, #24]
  46f738:	ldr	x0, [sp, #24]
  46f73c:	bl	4024b0 <malloc@plt>
  46f740:	str	x0, [sp, #40]
  46f744:	ldr	x0, [sp, #40]
  46f748:	cmp	x0, #0x0
  46f74c:	b.ne	46f758 <_obstack_memory_used@@Base+0x1f4>  // b.any
  46f750:	ldr	x0, [sp, #24]
  46f754:	bl	46f64c <_obstack_memory_used@@Base+0xe8>
  46f758:	ldr	x0, [sp, #40]
  46f75c:	ldp	x29, x30, [sp], #48
  46f760:	ret
  46f764:	stp	x29, x30, [sp, #-48]!
  46f768:	mov	x29, sp
  46f76c:	str	x0, [sp, #24]
  46f770:	str	x1, [sp, #16]
  46f774:	ldr	x0, [sp, #24]
  46f778:	cmp	x0, #0x0
  46f77c:	b.eq	46f78c <_obstack_memory_used@@Base+0x228>  // b.none
  46f780:	ldr	x0, [sp, #16]
  46f784:	cmp	x0, #0x0
  46f788:	b.ne	46f79c <_obstack_memory_used@@Base+0x238>  // b.any
  46f78c:	mov	x0, #0x1                   	// #1
  46f790:	str	x0, [sp, #16]
  46f794:	ldr	x0, [sp, #16]
  46f798:	str	x0, [sp, #24]
  46f79c:	ldr	x1, [sp, #16]
  46f7a0:	ldr	x0, [sp, #24]
  46f7a4:	bl	402550 <calloc@plt>
  46f7a8:	str	x0, [sp, #40]
  46f7ac:	ldr	x0, [sp, #40]
  46f7b0:	cmp	x0, #0x0
  46f7b4:	b.ne	46f7c8 <_obstack_memory_used@@Base+0x264>  // b.any
  46f7b8:	ldr	x1, [sp, #24]
  46f7bc:	ldr	x0, [sp, #16]
  46f7c0:	mul	x0, x1, x0
  46f7c4:	bl	46f64c <_obstack_memory_used@@Base+0xe8>
  46f7c8:	ldr	x0, [sp, #40]
  46f7cc:	ldp	x29, x30, [sp], #48
  46f7d0:	ret
  46f7d4:	stp	x29, x30, [sp, #-48]!
  46f7d8:	mov	x29, sp
  46f7dc:	str	x0, [sp, #24]
  46f7e0:	str	x1, [sp, #16]
  46f7e4:	ldr	x0, [sp, #16]
  46f7e8:	cmp	x0, #0x0
  46f7ec:	b.ne	46f7f8 <_obstack_memory_used@@Base+0x294>  // b.any
  46f7f0:	mov	x0, #0x1                   	// #1
  46f7f4:	str	x0, [sp, #16]
  46f7f8:	ldr	x0, [sp, #24]
  46f7fc:	cmp	x0, #0x0
  46f800:	b.ne	46f814 <_obstack_memory_used@@Base+0x2b0>  // b.any
  46f804:	ldr	x0, [sp, #16]
  46f808:	bl	4024b0 <malloc@plt>
  46f80c:	str	x0, [sp, #40]
  46f810:	b	46f824 <_obstack_memory_used@@Base+0x2c0>
  46f814:	ldr	x1, [sp, #16]
  46f818:	ldr	x0, [sp, #24]
  46f81c:	bl	4025a0 <realloc@plt>
  46f820:	str	x0, [sp, #40]
  46f824:	ldr	x0, [sp, #40]
  46f828:	cmp	x0, #0x0
  46f82c:	b.ne	46f838 <_obstack_memory_used@@Base+0x2d4>  // b.any
  46f830:	ldr	x0, [sp, #16]
  46f834:	bl	46f64c <_obstack_memory_used@@Base+0xe8>
  46f838:	ldr	x0, [sp, #40]
  46f83c:	ldp	x29, x30, [sp], #48
  46f840:	ret
  46f844:	stp	x29, x30, [sp, #-64]!
  46f848:	mov	x29, sp
  46f84c:	str	x0, [sp, #40]
  46f850:	str	x1, [sp, #32]
  46f854:	str	x2, [sp, #24]
  46f858:	ldr	x0, [sp, #24]
  46f85c:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  46f860:	str	x0, [sp, #56]
  46f864:	ldr	x1, [sp, #24]
  46f868:	ldr	x0, [sp, #32]
  46f86c:	cmp	x1, x0
  46f870:	b.ls	46f89c <_obstack_memory_used@@Base+0x338>  // b.plast
  46f874:	ldr	x1, [sp, #56]
  46f878:	ldr	x0, [sp, #32]
  46f87c:	add	x3, x1, x0
  46f880:	ldr	x1, [sp, #24]
  46f884:	ldr	x0, [sp, #32]
  46f888:	sub	x0, x1, x0
  46f88c:	mov	x2, x0
  46f890:	mov	w1, #0x0                   	// #0
  46f894:	mov	x0, x3
  46f898:	bl	402530 <memset@plt>
  46f89c:	ldr	x2, [sp, #32]
  46f8a0:	ldr	x1, [sp, #40]
  46f8a4:	ldr	x0, [sp, #56]
  46f8a8:	bl	4022e0 <memcpy@plt>
  46f8ac:	ldp	x29, x30, [sp], #64
  46f8b0:	ret
  46f8b4:	stp	x29, x30, [sp, #-48]!
  46f8b8:	mov	x29, sp
  46f8bc:	stp	x19, x20, [sp, #16]
  46f8c0:	str	x0, [sp, #40]
  46f8c4:	ldr	x0, [sp, #40]
  46f8c8:	bl	402330 <strlen@plt>
  46f8cc:	add	x19, x0, #0x1
  46f8d0:	mov	x0, x19
  46f8d4:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  46f8d8:	mov	x20, x0
  46f8dc:	mov	x2, x19
  46f8e0:	ldr	x1, [sp, #40]
  46f8e4:	mov	x0, x20
  46f8e8:	bl	4022e0 <memcpy@plt>
  46f8ec:	ldp	x19, x20, [sp, #16]
  46f8f0:	ldp	x29, x30, [sp], #48
  46f8f4:	ret
  46f8f8:	stp	x29, x30, [sp, #-48]!
  46f8fc:	mov	x29, sp
  46f900:	str	w0, [sp, #28]
  46f904:	ldr	w0, [sp, #28]
  46f908:	bl	4025f0 <strerror@plt>
  46f90c:	str	x0, [sp, #40]
  46f910:	ldr	x0, [sp, #40]
  46f914:	cmp	x0, #0x0
  46f918:	b.ne	46f940 <_obstack_memory_used@@Base+0x3dc>  // b.any
  46f91c:	ldr	w2, [sp, #28]
  46f920:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46f924:	add	x1, x0, #0x8f0
  46f928:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f92c:	add	x0, x0, #0xb28
  46f930:	bl	4023d0 <sprintf@plt>
  46f934:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46f938:	add	x0, x0, #0xb28
  46f93c:	str	x0, [sp, #40]
  46f940:	ldr	x0, [sp, #40]
  46f944:	ldp	x29, x30, [sp], #48
  46f948:	ret
  46f94c:	stp	x29, x30, [sp, #-48]!
  46f950:	mov	x29, sp
  46f954:	str	x0, [sp, #24]
  46f958:	str	x1, [sp, #16]
  46f95c:	ldr	x1, [sp, #16]
  46f960:	ldr	x0, [sp, #24]
  46f964:	bl	402380 <strnlen@plt>
  46f968:	str	x0, [sp, #40]
  46f96c:	ldr	x0, [sp, #40]
  46f970:	add	x0, x0, #0x1
  46f974:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  46f978:	str	x0, [sp, #32]
  46f97c:	ldr	x1, [sp, #32]
  46f980:	ldr	x0, [sp, #40]
  46f984:	add	x0, x1, x0
  46f988:	strb	wzr, [x0]
  46f98c:	ldr	x2, [sp, #40]
  46f990:	ldr	x1, [sp, #24]
  46f994:	ldr	x0, [sp, #32]
  46f998:	bl	4022e0 <memcpy@plt>
  46f99c:	ldp	x29, x30, [sp], #48
  46f9a0:	ret
  46f9a4:	stp	x29, x30, [sp, #-96]!
  46f9a8:	mov	x29, sp
  46f9ac:	str	x19, [sp, #16]
  46f9b0:	str	x0, [sp, #72]
  46f9b4:	mov	x19, x1
  46f9b8:	add	x2, sp, #0x20
  46f9bc:	mov	x3, x19
  46f9c0:	ldp	x0, x1, [x3]
  46f9c4:	stp	x0, x1, [x2]
  46f9c8:	ldp	x0, x1, [x3, #16]
  46f9cc:	stp	x0, x1, [x2, #16]
  46f9d0:	add	x0, sp, #0x20
  46f9d4:	mov	x1, x0
  46f9d8:	ldr	x0, [sp, #72]
  46f9dc:	bl	46fa2c <_obstack_memory_used@@Base+0x4c8>
  46f9e0:	str	w0, [sp, #92]
  46f9e4:	ldrsw	x0, [sp, #92]
  46f9e8:	bl	46f718 <_obstack_memory_used@@Base+0x1b4>
  46f9ec:	str	x0, [sp, #80]
  46f9f0:	add	x2, sp, #0x20
  46f9f4:	mov	x3, x19
  46f9f8:	ldp	x0, x1, [x3]
  46f9fc:	stp	x0, x1, [x2]
  46fa00:	ldp	x0, x1, [x3, #16]
  46fa04:	stp	x0, x1, [x2, #16]
  46fa08:	add	x0, sp, #0x20
  46fa0c:	mov	x2, x0
  46fa10:	ldr	x1, [sp, #72]
  46fa14:	ldr	x0, [sp, #80]
  46fa18:	bl	4027d0 <vsprintf@plt>
  46fa1c:	ldr	x0, [sp, #80]
  46fa20:	ldr	x19, [sp, #16]
  46fa24:	ldp	x29, x30, [sp], #96
  46fa28:	ret
  46fa2c:	stp	x29, x30, [sp, #-96]!
  46fa30:	mov	x29, sp
  46fa34:	str	x19, [sp, #16]
  46fa38:	str	x0, [sp, #40]
  46fa3c:	mov	x19, x1
  46fa40:	ldr	x0, [sp, #40]
  46fa44:	str	x0, [sp, #80]
  46fa48:	ldr	x0, [sp, #40]
  46fa4c:	bl	402330 <strlen@plt>
  46fa50:	add	w0, w0, #0x1
  46fa54:	str	w0, [sp, #92]
  46fa58:	add	x2, sp, #0x30
  46fa5c:	mov	x3, x19
  46fa60:	ldp	x0, x1, [x3]
  46fa64:	stp	x0, x1, [x2]
  46fa68:	ldp	x0, x1, [x3, #16]
  46fa6c:	stp	x0, x1, [x2, #16]
  46fa70:	b	46fec0 <_obstack_memory_used@@Base+0x95c>
  46fa74:	ldr	x0, [sp, #80]
  46fa78:	add	x1, x0, #0x1
  46fa7c:	str	x1, [sp, #80]
  46fa80:	ldrb	w0, [x0]
  46fa84:	cmp	w0, #0x25
  46fa88:	b.ne	46fec0 <_obstack_memory_used@@Base+0x95c>  // b.any
  46fa8c:	b	46fa9c <_obstack_memory_used@@Base+0x538>
  46fa90:	ldr	x0, [sp, #80]
  46fa94:	add	x0, x0, #0x1
  46fa98:	str	x0, [sp, #80]
  46fa9c:	ldr	x0, [sp, #80]
  46faa0:	ldrb	w0, [x0]
  46faa4:	mov	w1, w0
  46faa8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46faac:	add	x0, x0, #0x908
  46fab0:	bl	402760 <strchr@plt>
  46fab4:	cmp	x0, #0x0
  46fab8:	b.ne	46fa90 <_obstack_memory_used@@Base+0x52c>  // b.any
  46fabc:	ldr	x0, [sp, #80]
  46fac0:	ldrb	w0, [x0]
  46fac4:	cmp	w0, #0x2a
  46fac8:	b.ne	46fb44 <_obstack_memory_used@@Base+0x5e0>  // b.any
  46facc:	ldr	x0, [sp, #80]
  46fad0:	add	x0, x0, #0x1
  46fad4:	str	x0, [sp, #80]
  46fad8:	ldr	w1, [sp, #72]
  46fadc:	ldr	x0, [sp, #48]
  46fae0:	cmp	w1, #0x0
  46fae4:	b.lt	46faf8 <_obstack_memory_used@@Base+0x594>  // b.tstop
  46fae8:	add	x1, x0, #0xb
  46faec:	and	x1, x1, #0xfffffffffffffff8
  46faf0:	str	x1, [sp, #48]
  46faf4:	b	46fb28 <_obstack_memory_used@@Base+0x5c4>
  46faf8:	add	w2, w1, #0x8
  46fafc:	str	w2, [sp, #72]
  46fb00:	ldr	w2, [sp, #72]
  46fb04:	cmp	w2, #0x0
  46fb08:	b.le	46fb1c <_obstack_memory_used@@Base+0x5b8>
  46fb0c:	add	x1, x0, #0xb
  46fb10:	and	x1, x1, #0xfffffffffffffff8
  46fb14:	str	x1, [sp, #48]
  46fb18:	b	46fb28 <_obstack_memory_used@@Base+0x5c4>
  46fb1c:	ldr	x2, [sp, #56]
  46fb20:	sxtw	x0, w1
  46fb24:	add	x0, x2, x0
  46fb28:	ldr	w0, [x0]
  46fb2c:	cmp	w0, #0x0
  46fb30:	cneg	w0, w0, lt  // lt = tstop
  46fb34:	ldr	w1, [sp, #92]
  46fb38:	add	w0, w1, w0
  46fb3c:	str	w0, [sp, #92]
  46fb40:	b	46fb64 <_obstack_memory_used@@Base+0x600>
  46fb44:	ldr	x0, [sp, #80]
  46fb48:	add	x1, sp, #0x50
  46fb4c:	mov	w2, #0xa                   	// #10
  46fb50:	bl	402320 <strtoul@plt>
  46fb54:	mov	w1, w0
  46fb58:	ldr	w0, [sp, #92]
  46fb5c:	add	w0, w1, w0
  46fb60:	str	w0, [sp, #92]
  46fb64:	ldr	x0, [sp, #80]
  46fb68:	ldrb	w0, [x0]
  46fb6c:	cmp	w0, #0x2e
  46fb70:	b.ne	46fc38 <_obstack_memory_used@@Base+0x6d4>  // b.any
  46fb74:	ldr	x0, [sp, #80]
  46fb78:	add	x0, x0, #0x1
  46fb7c:	str	x0, [sp, #80]
  46fb80:	ldr	x0, [sp, #80]
  46fb84:	ldrb	w0, [x0]
  46fb88:	cmp	w0, #0x2a
  46fb8c:	b.ne	46fc08 <_obstack_memory_used@@Base+0x6a4>  // b.any
  46fb90:	ldr	x0, [sp, #80]
  46fb94:	add	x0, x0, #0x1
  46fb98:	str	x0, [sp, #80]
  46fb9c:	ldr	w1, [sp, #72]
  46fba0:	ldr	x0, [sp, #48]
  46fba4:	cmp	w1, #0x0
  46fba8:	b.lt	46fbbc <_obstack_memory_used@@Base+0x658>  // b.tstop
  46fbac:	add	x1, x0, #0xb
  46fbb0:	and	x1, x1, #0xfffffffffffffff8
  46fbb4:	str	x1, [sp, #48]
  46fbb8:	b	46fbec <_obstack_memory_used@@Base+0x688>
  46fbbc:	add	w2, w1, #0x8
  46fbc0:	str	w2, [sp, #72]
  46fbc4:	ldr	w2, [sp, #72]
  46fbc8:	cmp	w2, #0x0
  46fbcc:	b.le	46fbe0 <_obstack_memory_used@@Base+0x67c>
  46fbd0:	add	x1, x0, #0xb
  46fbd4:	and	x1, x1, #0xfffffffffffffff8
  46fbd8:	str	x1, [sp, #48]
  46fbdc:	b	46fbec <_obstack_memory_used@@Base+0x688>
  46fbe0:	ldr	x2, [sp, #56]
  46fbe4:	sxtw	x0, w1
  46fbe8:	add	x0, x2, x0
  46fbec:	ldr	w0, [x0]
  46fbf0:	cmp	w0, #0x0
  46fbf4:	cneg	w0, w0, lt  // lt = tstop
  46fbf8:	ldr	w1, [sp, #92]
  46fbfc:	add	w0, w1, w0
  46fc00:	str	w0, [sp, #92]
  46fc04:	b	46fc38 <_obstack_memory_used@@Base+0x6d4>
  46fc08:	ldr	x0, [sp, #80]
  46fc0c:	add	x1, sp, #0x50
  46fc10:	mov	w2, #0xa                   	// #10
  46fc14:	bl	402320 <strtoul@plt>
  46fc18:	mov	w1, w0
  46fc1c:	ldr	w0, [sp, #92]
  46fc20:	add	w0, w1, w0
  46fc24:	str	w0, [sp, #92]
  46fc28:	b	46fc38 <_obstack_memory_used@@Base+0x6d4>
  46fc2c:	ldr	x0, [sp, #80]
  46fc30:	add	x0, x0, #0x1
  46fc34:	str	x0, [sp, #80]
  46fc38:	ldr	x0, [sp, #80]
  46fc3c:	ldrb	w0, [x0]
  46fc40:	mov	w1, w0
  46fc44:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  46fc48:	add	x0, x0, #0x910
  46fc4c:	bl	402760 <strchr@plt>
  46fc50:	cmp	x0, #0x0
  46fc54:	b.ne	46fc2c <_obstack_memory_used@@Base+0x6c8>  // b.any
  46fc58:	ldr	w0, [sp, #92]
  46fc5c:	add	w0, w0, #0x1e
  46fc60:	str	w0, [sp, #92]
  46fc64:	ldr	x0, [sp, #80]
  46fc68:	ldrb	w0, [x0]
  46fc6c:	cmp	w0, #0x67
  46fc70:	b.gt	46fd2c <_obstack_memory_used@@Base+0x7c8>
  46fc74:	cmp	w0, #0x45
  46fc78:	b.ge	46fce0 <_obstack_memory_used@@Base+0x77c>  // b.tcont
  46fc7c:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fc80:	sub	w0, w0, #0x69
  46fc84:	mov	x1, #0x1                   	// #1
  46fc88:	lsl	x0, x1, x0
  46fc8c:	mov	x1, #0x9041                	// #36929
  46fc90:	and	x1, x0, x1
  46fc94:	cmp	x1, #0x0
  46fc98:	cset	w1, ne  // ne = any
  46fc9c:	and	w1, w1, #0xff
  46fca0:	cmp	w1, #0x0
  46fca4:	b.ne	46fd40 <_obstack_memory_used@@Base+0x7dc>  // b.any
  46fca8:	mov	x1, #0xa0                  	// #160
  46fcac:	and	x1, x0, x1
  46fcb0:	cmp	x1, #0x0
  46fcb4:	cset	w1, ne  // ne = any
  46fcb8:	and	w1, w1, #0xff
  46fcbc:	cmp	w1, #0x0
  46fcc0:	b.ne	46fe60 <_obstack_memory_used@@Base+0x8fc>  // b.any
  46fcc4:	and	x0, x0, #0x400
  46fcc8:	cmp	x0, #0x0
  46fccc:	cset	w0, ne  // ne = any
  46fcd0:	and	w0, w0, #0xff
  46fcd4:	cmp	w0, #0x0
  46fcd8:	b.ne	46fdf4 <_obstack_memory_used@@Base+0x890>  // b.any
  46fcdc:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fce0:	sub	w0, w0, #0x45
  46fce4:	mov	x1, #0x1                   	// #1
  46fce8:	lsl	x0, x1, x0
  46fcec:	mov	x1, #0x5                   	// #5
  46fcf0:	movk	x1, #0x7, lsl #32
  46fcf4:	and	x1, x0, x1
  46fcf8:	cmp	x1, #0x0
  46fcfc:	cset	w1, ne  // ne = any
  46fd00:	and	w1, w1, #0xff
  46fd04:	cmp	w1, #0x0
  46fd08:	b.ne	46fd94 <_obstack_memory_used@@Base+0x830>  // b.any
  46fd0c:	mov	x1, #0xc0080000            	// #3221749760
  46fd10:	and	x0, x0, x1
  46fd14:	cmp	x0, #0x0
  46fd18:	cset	w0, ne  // ne = any
  46fd1c:	and	w0, w0, #0xff
  46fd20:	cmp	w0, #0x0
  46fd24:	b.ne	46fd40 <_obstack_memory_used@@Base+0x7dc>  // b.any
  46fd28:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fd2c:	cmp	w0, #0x78
  46fd30:	b.gt	46feb4 <_obstack_memory_used@@Base+0x950>
  46fd34:	cmp	w0, #0x69
  46fd38:	b.ge	46fc80 <_obstack_memory_used@@Base+0x71c>  // b.tcont
  46fd3c:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fd40:	ldr	w1, [sp, #72]
  46fd44:	ldr	x0, [sp, #48]
  46fd48:	cmp	w1, #0x0
  46fd4c:	b.lt	46fd60 <_obstack_memory_used@@Base+0x7fc>  // b.tstop
  46fd50:	add	x0, x0, #0xb
  46fd54:	and	x0, x0, #0xfffffffffffffff8
  46fd58:	str	x0, [sp, #48]
  46fd5c:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fd60:	add	w2, w1, #0x8
  46fd64:	str	w2, [sp, #72]
  46fd68:	ldr	w2, [sp, #72]
  46fd6c:	cmp	w2, #0x0
  46fd70:	b.le	46fd84 <_obstack_memory_used@@Base+0x820>
  46fd74:	add	x0, x0, #0xb
  46fd78:	and	x0, x0, #0xfffffffffffffff8
  46fd7c:	str	x0, [sp, #48]
  46fd80:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fd84:	ldr	x2, [sp, #56]
  46fd88:	sxtw	x0, w1
  46fd8c:	add	x0, x2, x0
  46fd90:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fd94:	ldr	w1, [sp, #76]
  46fd98:	ldr	x0, [sp, #48]
  46fd9c:	cmp	w1, #0x0
  46fda0:	b.lt	46fdb4 <_obstack_memory_used@@Base+0x850>  // b.tstop
  46fda4:	add	x0, x0, #0xf
  46fda8:	and	x0, x0, #0xfffffffffffffff8
  46fdac:	str	x0, [sp, #48]
  46fdb0:	b	46fde4 <_obstack_memory_used@@Base+0x880>
  46fdb4:	add	w2, w1, #0x10
  46fdb8:	str	w2, [sp, #76]
  46fdbc:	ldr	w2, [sp, #76]
  46fdc0:	cmp	w2, #0x0
  46fdc4:	b.le	46fdd8 <_obstack_memory_used@@Base+0x874>
  46fdc8:	add	x0, x0, #0xf
  46fdcc:	and	x0, x0, #0xfffffffffffffff8
  46fdd0:	str	x0, [sp, #48]
  46fdd4:	b	46fde4 <_obstack_memory_used@@Base+0x880>
  46fdd8:	ldr	x2, [sp, #64]
  46fddc:	sxtw	x0, w1
  46fde0:	add	x0, x2, x0
  46fde4:	ldr	w0, [sp, #92]
  46fde8:	add	w0, w0, #0x133
  46fdec:	str	w0, [sp, #92]
  46fdf0:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fdf4:	ldr	w1, [sp, #72]
  46fdf8:	ldr	x0, [sp, #48]
  46fdfc:	cmp	w1, #0x0
  46fe00:	b.lt	46fe14 <_obstack_memory_used@@Base+0x8b0>  // b.tstop
  46fe04:	add	x1, x0, #0xf
  46fe08:	and	x1, x1, #0xfffffffffffffff8
  46fe0c:	str	x1, [sp, #48]
  46fe10:	b	46fe44 <_obstack_memory_used@@Base+0x8e0>
  46fe14:	add	w2, w1, #0x8
  46fe18:	str	w2, [sp, #72]
  46fe1c:	ldr	w2, [sp, #72]
  46fe20:	cmp	w2, #0x0
  46fe24:	b.le	46fe38 <_obstack_memory_used@@Base+0x8d4>
  46fe28:	add	x1, x0, #0xf
  46fe2c:	and	x1, x1, #0xfffffffffffffff8
  46fe30:	str	x1, [sp, #48]
  46fe34:	b	46fe44 <_obstack_memory_used@@Base+0x8e0>
  46fe38:	ldr	x2, [sp, #56]
  46fe3c:	sxtw	x0, w1
  46fe40:	add	x0, x2, x0
  46fe44:	ldr	x0, [x0]
  46fe48:	bl	402330 <strlen@plt>
  46fe4c:	mov	w1, w0
  46fe50:	ldr	w0, [sp, #92]
  46fe54:	add	w0, w1, w0
  46fe58:	str	w0, [sp, #92]
  46fe5c:	b	46feb4 <_obstack_memory_used@@Base+0x950>
  46fe60:	ldr	w1, [sp, #72]
  46fe64:	ldr	x0, [sp, #48]
  46fe68:	cmp	w1, #0x0
  46fe6c:	b.lt	46fe80 <_obstack_memory_used@@Base+0x91c>  // b.tstop
  46fe70:	add	x0, x0, #0xf
  46fe74:	and	x0, x0, #0xfffffffffffffff8
  46fe78:	str	x0, [sp, #48]
  46fe7c:	b	46feb0 <_obstack_memory_used@@Base+0x94c>
  46fe80:	add	w2, w1, #0x8
  46fe84:	str	w2, [sp, #72]
  46fe88:	ldr	w2, [sp, #72]
  46fe8c:	cmp	w2, #0x0
  46fe90:	b.le	46fea4 <_obstack_memory_used@@Base+0x940>
  46fe94:	add	x0, x0, #0xf
  46fe98:	and	x0, x0, #0xfffffffffffffff8
  46fe9c:	str	x0, [sp, #48]
  46fea0:	b	46feb0 <_obstack_memory_used@@Base+0x94c>
  46fea4:	ldr	x2, [sp, #56]
  46fea8:	sxtw	x0, w1
  46feac:	add	x0, x2, x0
  46feb0:	nop
  46feb4:	ldr	x0, [sp, #80]
  46feb8:	add	x0, x0, #0x1
  46febc:	str	x0, [sp, #80]
  46fec0:	ldr	x0, [sp, #80]
  46fec4:	ldrb	w0, [x0]
  46fec8:	cmp	w0, #0x0
  46fecc:	b.ne	46fa74 <_obstack_memory_used@@Base+0x510>  // b.any
  46fed0:	ldr	w0, [sp, #92]
  46fed4:	ldr	x19, [sp, #16]
  46fed8:	ldp	x29, x30, [sp], #96
  46fedc:	ret
  46fee0:	stp	x29, x30, [sp, #-32]!
  46fee4:	mov	x29, sp
  46fee8:	str	w0, [sp, #28]
  46feec:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46fef0:	add	x0, x0, #0xdf8
  46fef4:	ldr	x0, [x0]
  46fef8:	cmp	x0, #0x0
  46fefc:	b.eq	46ff10 <_obstack_memory_used@@Base+0x9ac>  // b.none
  46ff00:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  46ff04:	add	x0, x0, #0xdf8
  46ff08:	ldr	x0, [x0]
  46ff0c:	blr	x0
  46ff10:	ldr	w0, [sp, #28]
  46ff14:	bl	402360 <exit@plt>
  46ff18:	b	4707d0 <_obstack_memory_used@@Base+0x126c>
  46ff1c:	nop
  46ff20:	b	4707d8 <_obstack_memory_used@@Base+0x1274>
  46ff24:	nop
  46ff28:	stp	x29, x30, [sp, #-64]!
  46ff2c:	mov	x29, sp
  46ff30:	str	x23, [sp, #48]
  46ff34:	mov	x23, x0
  46ff38:	ldarb	w0, [x0]
  46ff3c:	tst	w0, #0xff
  46ff40:	b.ne	46ff9c <_obstack_memory_used@@Base+0xa38>  // b.any
  46ff44:	adrp	x0, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  46ff48:	ldr	x0, [x0, #3880]
  46ff4c:	cbz	x0, 46ffac <_obstack_memory_used@@Base+0xa48>
  46ff50:	stp	x19, x20, [sp, #16]
  46ff54:	mov	w19, #0x100                 	// #256
  46ff58:	mov	w20, #0x1                   	// #1
  46ff5c:	stp	x21, x22, [sp, #32]
  46ff60:	mov	w21, w19
  46ff64:	ldaxr	w0, [x23]
  46ff68:	cbnz	w0, 46ff74 <_obstack_memory_used@@Base+0xa10>
  46ff6c:	stlxr	w1, w19, [x23]
  46ff70:	cbnz	w1, 46ff64 <_obstack_memory_used@@Base+0xa00>
  46ff74:	cmp	w0, #0x0
  46ff78:	b.ne	46ffd4 <_obstack_memory_used@@Base+0xa70>  // b.any
  46ff7c:	mov	w0, #0x1                   	// #1
  46ff80:	ldp	x19, x20, [sp, #16]
  46ff84:	ldp	x21, x22, [sp, #32]
  46ff88:	ldr	x23, [sp, #48]
  46ff8c:	ldp	x29, x30, [sp], #64
  46ff90:	ret
  46ff94:	ldp	x19, x20, [sp, #16]
  46ff98:	ldp	x21, x22, [sp, #32]
  46ff9c:	mov	w0, #0x0                   	// #0
  46ffa0:	ldr	x23, [sp, #48]
  46ffa4:	ldp	x29, x30, [sp], #64
  46ffa8:	ret
  46ffac:	ldrb	w0, [x23]
  46ffb0:	cbnz	w0, 46ff9c <_obstack_memory_used@@Base+0xa38>
  46ffb4:	ldrb	w0, [x23, #1]
  46ffb8:	cbnz	w0, 47004c <_obstack_memory_used@@Base+0xae8>
  46ffbc:	mov	w2, #0x1                   	// #1
  46ffc0:	strb	w2, [x23, #1]
  46ffc4:	mov	w0, #0x1                   	// #1
  46ffc8:	ldr	x23, [sp, #48]
  46ffcc:	ldp	x29, x30, [sp], #64
  46ffd0:	ret
  46ffd4:	orr	w22, w19, #0x10000
  46ffd8:	mov	w3, w0
  46ffdc:	cmp	w20, w3
  46ffe0:	b.eq	46ff94 <_obstack_memory_used@@Base+0xa30>  // b.none
  46ffe4:	cmp	w19, w3
  46ffe8:	b.ne	470008 <_obstack_memory_used@@Base+0xaa4>  // b.any
  46ffec:	mov	w3, w22
  46fff0:	ldaxr	w2, [x23]
  46fff4:	cmp	w2, w0
  46fff8:	b.ne	470004 <_obstack_memory_used@@Base+0xaa0>  // b.any
  46fffc:	stlxr	w1, w22, [x23]
  470000:	cbnz	w1, 46fff0 <_obstack_memory_used@@Base+0xa8c>
  470004:	b.ne	47003c <_obstack_memory_used@@Base+0xad8>  // b.any
  470008:	mov	x1, x23
  47000c:	mov	w4, #0x0                   	// #0
  470010:	mov	w2, #0x0                   	// #0
  470014:	mov	x0, #0x62                  	// #98
  470018:	bl	402910 <syscall@plt>
  47001c:	ldaxr	w0, [x23]
  470020:	cbnz	w0, 47002c <_obstack_memory_used@@Base+0xac8>
  470024:	stlxr	w1, w21, [x23]
  470028:	cbnz	w1, 47001c <_obstack_memory_used@@Base+0xab8>
  47002c:	cmp	w0, #0x0
  470030:	mov	w3, w0
  470034:	b.eq	46ff7c <_obstack_memory_used@@Base+0xa18>  // b.none
  470038:	b	46ffdc <_obstack_memory_used@@Base+0xa78>
  47003c:	cmp	w20, w2
  470040:	b.eq	46ff94 <_obstack_memory_used@@Base+0xa30>  // b.none
  470044:	cbnz	w2, 470008 <_obstack_memory_used@@Base+0xaa4>
  470048:	b	47001c <_obstack_memory_used@@Base+0xab8>
  47004c:	mov	x0, #0x8                   	// #8
  470050:	stp	x19, x20, [sp, #16]
  470054:	stp	x21, x22, [sp, #32]
  470058:	bl	470b48 <_obstack_memory_used@@Base+0x15e4>
  47005c:	mov	x19, x0
  470060:	bl	470140 <_obstack_memory_used@@Base+0xbdc>
  470064:	adrp	x2, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470068:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47006c:	mov	x0, x19
  470070:	ldr	x2, [x2, #4016]
  470074:	ldr	x1, [x1, #3896]
  470078:	bl	471960 <_obstack_memory_used@@Base+0x23fc>
  47007c:	nop
  470080:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470084:	ldr	x1, [x1, #3880]
  470088:	cbnz	x1, 470094 <_obstack_memory_used@@Base+0xb30>
  47008c:	strb	wzr, [x0, #1]
  470090:	ret
  470094:	ldaxr	w1, [x0]
  470098:	stlxr	w2, wzr, [x0]
  47009c:	cbnz	w2, 470094 <_obstack_memory_used@@Base+0xb30>
  4700a0:	tbz	w1, #16, 470090 <_obstack_memory_used@@Base+0xb2c>
  4700a4:	mov	x1, x0
  4700a8:	mov	w3, #0x7fffffff            	// #2147483647
  4700ac:	mov	w2, #0x1                   	// #1
  4700b0:	mov	x0, #0x62                  	// #98
  4700b4:	b	402910 <syscall@plt>
  4700b8:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4700bc:	ldr	x1, [x1, #3880]
  4700c0:	cbz	x1, 4700dc <_obstack_memory_used@@Base+0xb78>
  4700c4:	mov	w2, #0x1                   	// #1
  4700c8:	ldaxr	w1, [x0]
  4700cc:	stlxr	w3, w2, [x0]
  4700d0:	cbnz	w3, 4700c8 <_obstack_memory_used@@Base+0xb64>
  4700d4:	tbnz	w1, #16, 4700ec <_obstack_memory_used@@Base+0xb88>
  4700d8:	ret
  4700dc:	strb	wzr, [x0, #1]
  4700e0:	mov	w1, #0x1                   	// #1
  4700e4:	stlrb	w1, [x0]
  4700e8:	ret
  4700ec:	mov	x1, x0
  4700f0:	mov	w3, #0x7fffffff            	// #2147483647
  4700f4:	mov	x0, #0x62                  	// #98
  4700f8:	b	402910 <syscall@plt>
  4700fc:	nop
  470100:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470104:	ldr	x1, [x1, #4056]
  470108:	add	x1, x1, #0x10
  47010c:	str	x1, [x0]
  470110:	b	470c80 <_obstack_memory_used@@Base+0x171c>
  470114:	nop
  470118:	stp	x29, x30, [sp, #-32]!
  47011c:	mov	x29, sp
  470120:	str	x19, [sp, #16]
  470124:	mov	x19, x0
  470128:	bl	470100 <_obstack_memory_used@@Base+0xb9c>
  47012c:	mov	x0, x19
  470130:	mov	x1, #0x8                   	// #8
  470134:	ldr	x19, [sp, #16]
  470138:	ldp	x29, x30, [sp], #32
  47013c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470140:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470144:	ldr	x1, [x1, #4056]
  470148:	add	x1, x1, #0x10
  47014c:	str	x1, [x0]
  470150:	ret
  470154:	nop
  470158:	stp	x29, x30, [sp, #-32]!
  47015c:	cmp	x0, #0x0
  470160:	mov	x29, sp
  470164:	str	x19, [sp, #16]
  470168:	csinc	x19, x0, xzr, ne  // ne = any
  47016c:	mov	x0, x19
  470170:	bl	4024b0 <malloc@plt>
  470174:	cbz	x0, 470184 <_obstack_memory_used@@Base+0xc20>
  470178:	ldr	x19, [sp, #16]
  47017c:	ldp	x29, x30, [sp], #32
  470180:	ret
  470184:	bl	471a50 <_obstack_memory_used@@Base+0x24ec>
  470188:	cbz	x0, 470194 <_obstack_memory_used@@Base+0xc30>
  47018c:	blr	x0
  470190:	b	47016c <_obstack_memory_used@@Base+0xc08>
  470194:	mov	x0, #0x8                   	// #8
  470198:	bl	470b48 <_obstack_memory_used@@Base+0x15e4>
  47019c:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4701a0:	adrp	x2, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4701a4:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4701a8:	ldr	x3, [x3, #3992]
  4701ac:	ldr	x2, [x2, #3920]
  4701b0:	add	x3, x3, #0x10
  4701b4:	ldr	x1, [x1, #3904]
  4701b8:	str	x3, [x0]
  4701bc:	bl	471960 <_obstack_memory_used@@Base+0x23fc>
  4701c0:	b	470158 <_obstack_memory_used@@Base+0xbf4>
  4701c4:	nop
  4701c8:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4701cc:	ldr	x1, [x1, #4008]
  4701d0:	add	x1, x1, #0x10
  4701d4:	str	x1, [x0]
  4701d8:	b	470590 <_obstack_memory_used@@Base+0x102c>
  4701dc:	nop
  4701e0:	stp	x29, x30, [sp, #-32]!
  4701e4:	mov	x29, sp
  4701e8:	str	x19, [sp, #16]
  4701ec:	mov	x19, x0
  4701f0:	bl	4701c8 <_obstack_memory_used@@Base+0xc64>
  4701f4:	mov	x0, x19
  4701f8:	mov	x1, #0x18                  	// #24
  4701fc:	ldr	x19, [sp, #16]
  470200:	ldp	x29, x30, [sp], #32
  470204:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470208:	stp	x29, x30, [sp, #-64]!
  47020c:	cmp	x4, x2
  470210:	mov	x29, sp
  470214:	stp	x19, x20, [sp, #16]
  470218:	mov	x19, x0
  47021c:	mov	x20, x1
  470220:	b.eq	470244 <_obstack_memory_used@@Base+0xce0>  // b.none
  470224:	ldr	x0, [x19, #16]
  470228:	mov	x1, x20
  47022c:	ldp	x19, x20, [sp, #16]
  470230:	ldr	x5, [x0]
  470234:	ldr	x5, [x5, #64]
  470238:	ldp	x29, x30, [sp], #64
  47023c:	mov	x16, x5
  470240:	br	x16
  470244:	ldr	x1, [x3, #8]
  470248:	ldr	x0, [x0, #8]
  47024c:	cmp	x0, x1
  470250:	b.eq	470278 <_obstack_memory_used@@Base+0xd14>  // b.none
  470254:	ldrb	w5, [x0]
  470258:	cmp	w5, #0x2a
  47025c:	b.eq	470224 <_obstack_memory_used@@Base+0xcc0>  // b.none
  470260:	stp	x2, x3, [sp, #40]
  470264:	str	x4, [sp, #56]
  470268:	bl	4026d0 <strcmp@plt>
  47026c:	ldp	x2, x3, [sp, #40]
  470270:	ldr	x4, [sp, #56]
  470274:	cbnz	w0, 470224 <_obstack_memory_used@@Base+0xcc0>
  470278:	mov	w0, #0x6                   	// #6
  47027c:	ldp	x19, x20, [sp, #16]
  470280:	ldp	x29, x30, [sp], #64
  470284:	ret
  470288:	stp	x29, x30, [sp, #-96]!
  47028c:	mov	x29, sp
  470290:	stp	x21, x22, [sp, #32]
  470294:	mov	x22, x3
  470298:	mov	x21, x1
  47029c:	stp	x25, x26, [sp, #64]
  4702a0:	mov	w26, w2
  4702a4:	ldr	x25, [x0, #8]
  4702a8:	stp	x19, x20, [sp, #16]
  4702ac:	mov	x19, x4
  4702b0:	ldr	x3, [x3, #8]
  4702b4:	stp	x23, x24, [sp, #48]
  4702b8:	mov	x20, x7
  4702bc:	mov	x23, x6
  4702c0:	cmp	x25, x3
  4702c4:	b.eq	4702f4 <_obstack_memory_used@@Base+0xd90>  // b.none
  4702c8:	stp	x27, x28, [sp, #80]
  4702cc:	mov	x24, x5
  4702d0:	mov	x27, x0
  4702d4:	ldrb	w28, [x25]
  4702d8:	cmp	w28, #0x2a
  4702dc:	b.eq	470330 <_obstack_memory_used@@Base+0xdcc>  // b.none
  4702e0:	mov	x1, x3
  4702e4:	mov	x0, x25
  4702e8:	bl	4026d0 <strcmp@plt>
  4702ec:	cbnz	w0, 470330 <_obstack_memory_used@@Base+0xdcc>
  4702f0:	ldp	x27, x28, [sp, #80]
  4702f4:	str	x19, [x20]
  4702f8:	str	w26, [x20, #8]
  4702fc:	tbnz	x21, #63, 470380 <_obstack_memory_used@@Base+0xe1c>
  470300:	add	x1, x19, x21
  470304:	mov	w2, #0x6                   	// #6
  470308:	cmp	x23, x1
  47030c:	mov	w0, #0x0                   	// #0
  470310:	csinc	w2, w2, wzr, eq  // eq = none
  470314:	str	w2, [x20, #16]
  470318:	ldp	x19, x20, [sp, #16]
  47031c:	ldp	x21, x22, [sp, #32]
  470320:	ldp	x23, x24, [sp, #48]
  470324:	ldp	x25, x26, [sp, #64]
  470328:	ldp	x29, x30, [sp], #96
  47032c:	ret
  470330:	cmp	x19, x23
  470334:	b.eq	470398 <_obstack_memory_used@@Base+0xe34>  // b.none
  470338:	ldr	x0, [x27, #16]
  47033c:	mov	x7, x20
  470340:	mov	x6, x23
  470344:	mov	x5, x24
  470348:	mov	x4, x19
  47034c:	mov	x3, x22
  470350:	ldr	x8, [x0]
  470354:	mov	w2, w26
  470358:	mov	x1, x21
  47035c:	ldp	x19, x20, [sp, #16]
  470360:	ldp	x21, x22, [sp, #32]
  470364:	ldp	x23, x24, [sp, #48]
  470368:	ldp	x25, x26, [sp, #64]
  47036c:	ldp	x27, x28, [sp, #80]
  470370:	ldp	x29, x30, [sp], #96
  470374:	ldr	x8, [x8, #56]
  470378:	mov	x16, x8
  47037c:	br	x16
  470380:	cmn	x21, #0x2
  470384:	mov	w0, #0x0                   	// #0
  470388:	b.ne	470318 <_obstack_memory_used@@Base+0xdb4>  // b.any
  47038c:	mov	w1, #0x1                   	// #1
  470390:	str	w1, [x20, #16]
  470394:	b	470318 <_obstack_memory_used@@Base+0xdb4>
  470398:	ldr	x1, [x24, #8]
  47039c:	cmp	x25, x1
  4703a0:	b.eq	4703b8 <_obstack_memory_used@@Base+0xe54>  // b.none
  4703a4:	cmp	w28, #0x2a
  4703a8:	b.eq	470338 <_obstack_memory_used@@Base+0xdd4>  // b.none
  4703ac:	mov	x0, x25
  4703b0:	bl	4026d0 <strcmp@plt>
  4703b4:	cbnz	w0, 470338 <_obstack_memory_used@@Base+0xdd4>
  4703b8:	mov	w0, #0x0                   	// #0
  4703bc:	ldp	x27, x28, [sp, #80]
  4703c0:	str	w26, [x20, #12]
  4703c4:	b	470318 <_obstack_memory_used@@Base+0xdb4>
  4703c8:	stp	x29, x30, [sp, #-48]!
  4703cc:	mov	x29, sp
  4703d0:	stp	x19, x20, [sp, #16]
  4703d4:	mov	x19, x1
  4703d8:	mov	x20, x2
  4703dc:	stp	x21, x22, [sp, #32]
  4703e0:	mov	x22, x0
  4703e4:	mov	x21, x3
  4703e8:	bl	4706b0 <_obstack_memory_used@@Base+0x114c>
  4703ec:	tst	w0, #0xff
  4703f0:	b.ne	470420 <_obstack_memory_used@@Base+0xebc>  // b.any
  4703f4:	ldr	x0, [x22, #16]
  4703f8:	mov	x3, x21
  4703fc:	mov	x2, x20
  470400:	mov	x1, x19
  470404:	ldp	x19, x20, [sp, #16]
  470408:	ldr	x4, [x0]
  47040c:	ldp	x21, x22, [sp, #32]
  470410:	ldp	x29, x30, [sp], #48
  470414:	ldr	x4, [x4, #48]
  470418:	mov	x16, x4
  47041c:	br	x16
  470420:	ldp	x19, x20, [sp, #16]
  470424:	ldp	x21, x22, [sp, #32]
  470428:	ldp	x29, x30, [sp], #48
  47042c:	ret
  470430:	ret
  470434:	nop
  470438:	mov	w0, #0x0                   	// #0
  47043c:	ret
  470440:	mov	w0, #0x0                   	// #0
  470444:	ret
  470448:	stp	x29, x30, [sp, #-32]!
  47044c:	mov	x29, sp
  470450:	str	x19, [sp, #16]
  470454:	mov	x19, x0
  470458:	bl	470430 <_obstack_memory_used@@Base+0xecc>
  47045c:	mov	x0, x19
  470460:	mov	x1, #0x10                  	// #16
  470464:	ldr	x19, [sp, #16]
  470468:	ldp	x29, x30, [sp], #32
  47046c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470470:	ldr	x2, [x0, #8]
  470474:	ldr	x1, [x1, #8]
  470478:	cmp	x2, x1
  47047c:	b.eq	4704b4 <_obstack_memory_used@@Base+0xf50>  // b.none
  470480:	ldrb	w3, [x2]
  470484:	mov	w0, #0x0                   	// #0
  470488:	cmp	w3, #0x2a
  47048c:	b.eq	4704b0 <_obstack_memory_used@@Base+0xf4c>  // b.none
  470490:	stp	x29, x30, [sp, #-16]!
  470494:	mov	x0, x2
  470498:	mov	x29, sp
  47049c:	bl	4026d0 <strcmp@plt>
  4704a0:	cmp	w0, #0x0
  4704a4:	cset	w0, eq  // eq = none
  4704a8:	ldp	x29, x30, [sp], #16
  4704ac:	ret
  4704b0:	ret
  4704b4:	mov	w0, #0x1                   	// #1
  4704b8:	ret
  4704bc:	nop
  4704c0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4704c4:	add	x0, x0, #0x978
  4704c8:	ret
  4704cc:	nop
  4704d0:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4704d4:	ldr	x1, [x1, #3992]
  4704d8:	add	x1, x1, #0x10
  4704dc:	str	x1, [x0]
  4704e0:	b	470c80 <_obstack_memory_used@@Base+0x171c>
  4704e4:	nop
  4704e8:	stp	x29, x30, [sp, #-32]!
  4704ec:	mov	x29, sp
  4704f0:	str	x19, [sp, #16]
  4704f4:	mov	x19, x0
  4704f8:	bl	4704d0 <_obstack_memory_used@@Base+0xf6c>
  4704fc:	mov	x0, x19
  470500:	mov	x1, #0x8                   	// #8
  470504:	ldr	x19, [sp, #16]
  470508:	ldp	x29, x30, [sp], #32
  47050c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470510:	stp	x29, x30, [sp, #-64]!
  470514:	mov	x29, sp
  470518:	ldr	x4, [x0]
  47051c:	str	xzr, [sp, #40]
  470520:	str	xzr, [sp, #56]
  470524:	add	x3, sp, #0x28
  470528:	ldr	x4, [x4, #48]
  47052c:	str	x19, [sp, #16]
  470530:	mov	x19, x2
  470534:	mov	x2, #0x1000000000          	// #68719476736
  470538:	str	x2, [sp, #48]
  47053c:	ldr	x2, [x19]
  470540:	blr	x4
  470544:	ldr	w0, [sp, #48]
  470548:	and	w0, w0, #0x6
  47054c:	cmp	w0, #0x6
  470550:	b.ne	47056c <_obstack_memory_used@@Base+0x1008>  // b.any
  470554:	ldr	x1, [sp, #40]
  470558:	str	x1, [x19]
  47055c:	mov	w0, #0x1                   	// #1
  470560:	ldr	x19, [sp, #16]
  470564:	ldp	x29, x30, [sp], #64
  470568:	ret
  47056c:	mov	w0, #0x0                   	// #0
  470570:	ldr	x19, [sp, #16]
  470574:	ldp	x29, x30, [sp], #64
  470578:	ret
  47057c:	nop
  470580:	cmp	x4, x2
  470584:	mov	w0, #0x6                   	// #6
  470588:	csinc	w0, w0, wzr, eq  // eq = none
  47058c:	ret
  470590:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470594:	ldr	x1, [x1, #4048]
  470598:	add	x1, x1, #0x10
  47059c:	str	x1, [x0]
  4705a0:	b	470430 <_obstack_memory_used@@Base+0xecc>
  4705a4:	nop
  4705a8:	stp	x29, x30, [sp, #-32]!
  4705ac:	mov	x29, sp
  4705b0:	str	x19, [sp, #16]
  4705b4:	mov	x19, x0
  4705b8:	bl	470590 <_obstack_memory_used@@Base+0x102c>
  4705bc:	mov	x0, x19
  4705c0:	mov	x1, #0x10                  	// #16
  4705c4:	ldr	x19, [sp, #16]
  4705c8:	ldp	x29, x30, [sp], #32
  4705cc:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  4705d0:	stp	x29, x30, [sp, #-64]!
  4705d4:	cmp	x4, x6
  4705d8:	mov	x29, sp
  4705dc:	stp	x19, x20, [sp, #16]
  4705e0:	mov	x20, x4
  4705e4:	mov	x19, x7
  4705e8:	stp	x21, x22, [sp, #32]
  4705ec:	mov	w21, w2
  4705f0:	ldr	x22, [x0, #8]
  4705f4:	str	x23, [sp, #48]
  4705f8:	mov	x23, x3
  4705fc:	b.eq	47064c <_obstack_memory_used@@Base+0x10e8>  // b.none
  470600:	ldr	x1, [x3, #8]
  470604:	cmp	x1, x22
  470608:	b.eq	470624 <_obstack_memory_used@@Base+0x10c0>  // b.none
  47060c:	ldrb	w0, [x22]
  470610:	cmp	w0, #0x2a
  470614:	b.eq	470634 <_obstack_memory_used@@Base+0x10d0>  // b.none
  470618:	mov	x0, x22
  47061c:	bl	4026d0 <strcmp@plt>
  470620:	cbnz	w0, 470634 <_obstack_memory_used@@Base+0x10d0>
  470624:	mov	w0, #0x1                   	// #1
  470628:	str	x20, [x19]
  47062c:	str	w21, [x19, #8]
  470630:	str	w0, [x19, #16]
  470634:	mov	w0, #0x0                   	// #0
  470638:	ldp	x19, x20, [sp, #16]
  47063c:	ldp	x21, x22, [sp, #32]
  470640:	ldr	x23, [sp, #48]
  470644:	ldp	x29, x30, [sp], #64
  470648:	ret
  47064c:	ldr	x1, [x5, #8]
  470650:	cmp	x1, x22
  470654:	b.eq	470690 <_obstack_memory_used@@Base+0x112c>  // b.none
  470658:	ldrb	w0, [x22]
  47065c:	cmp	w0, #0x2a
  470660:	b.eq	470680 <_obstack_memory_used@@Base+0x111c>  // b.none
  470664:	mov	x0, x22
  470668:	bl	4026d0 <strcmp@plt>
  47066c:	cbz	w0, 470690 <_obstack_memory_used@@Base+0x112c>
  470670:	ldr	x1, [x23, #8]
  470674:	cmp	x22, x1
  470678:	b.ne	470618 <_obstack_memory_used@@Base+0x10b4>  // b.any
  47067c:	b	470624 <_obstack_memory_used@@Base+0x10c0>
  470680:	ldr	x0, [x3, #8]
  470684:	cmp	x0, x22
  470688:	b.ne	470634 <_obstack_memory_used@@Base+0x10d0>  // b.any
  47068c:	b	470624 <_obstack_memory_used@@Base+0x10c0>
  470690:	str	w21, [x19, #12]
  470694:	mov	w0, #0x0                   	// #0
  470698:	ldp	x19, x20, [sp, #16]
  47069c:	ldp	x21, x22, [sp, #32]
  4706a0:	ldr	x23, [sp, #48]
  4706a4:	ldp	x29, x30, [sp], #64
  4706a8:	ret
  4706ac:	nop
  4706b0:	stp	x29, x30, [sp, #-48]!
  4706b4:	mov	x29, sp
  4706b8:	ldr	x0, [x0, #8]
  4706bc:	stp	x19, x20, [sp, #16]
  4706c0:	mov	x20, x2
  4706c4:	ldr	x1, [x1, #8]
  4706c8:	str	x21, [sp, #32]
  4706cc:	mov	x19, x3
  4706d0:	cmp	x0, x1
  4706d4:	b.eq	4706f0 <_obstack_memory_used@@Base+0x118c>  // b.none
  4706d8:	ldrb	w2, [x0]
  4706dc:	mov	w21, #0x0                   	// #0
  4706e0:	cmp	w2, #0x2a
  4706e4:	b.eq	470708 <_obstack_memory_used@@Base+0x11a4>  // b.none
  4706e8:	bl	4026d0 <strcmp@plt>
  4706ec:	cbnz	w0, 470708 <_obstack_memory_used@@Base+0x11a4>
  4706f0:	mov	x0, #0x10                  	// #16
  4706f4:	mov	w1, #0x6                   	// #6
  4706f8:	mov	w21, #0x1                   	// #1
  4706fc:	str	x20, [x19]
  470700:	str	w1, [x19, #8]
  470704:	str	x0, [x19, #16]
  470708:	mov	w0, w21
  47070c:	ldp	x19, x20, [sp, #16]
  470710:	ldr	x21, [sp, #32]
  470714:	ldp	x29, x30, [sp], #48
  470718:	ret
  47071c:	nop
  470720:	stp	x29, x30, [sp, #-48]!
  470724:	mov	x29, sp
  470728:	stp	x19, x20, [sp, #16]
  47072c:	mov	x20, x0
  470730:	mov	x19, x1
  470734:	ldr	x0, [x0, #8]
  470738:	ldr	x1, [x1, #8]
  47073c:	cmp	x0, x1
  470740:	b.eq	4707a8 <_obstack_memory_used@@Base+0x1244>  // b.none
  470744:	stp	x21, x22, [sp, #32]
  470748:	mov	x22, x2
  47074c:	mov	w21, w3
  470750:	ldrb	w2, [x0]
  470754:	cmp	w2, #0x2a
  470758:	b.eq	470778 <_obstack_memory_used@@Base+0x1214>  // b.none
  47075c:	bl	4026d0 <strcmp@plt>
  470760:	cbnz	w0, 470778 <_obstack_memory_used@@Base+0x1214>
  470764:	mov	w0, #0x1                   	// #1
  470768:	ldp	x19, x20, [sp, #16]
  47076c:	ldp	x21, x22, [sp, #32]
  470770:	ldp	x29, x30, [sp], #48
  470774:	ret
  470778:	cmp	w21, #0x3
  47077c:	b.hi	4707b8 <_obstack_memory_used@@Base+0x1254>  // b.pmore
  470780:	ldr	x3, [x19]
  470784:	mov	x2, x22
  470788:	mov	x1, x20
  47078c:	mov	x0, x19
  470790:	ldp	x19, x20, [sp, #16]
  470794:	ldp	x21, x22, [sp, #32]
  470798:	ldp	x29, x30, [sp], #48
  47079c:	ldr	x3, [x3, #40]
  4707a0:	mov	x16, x3
  4707a4:	br	x16
  4707a8:	mov	w0, #0x1                   	// #1
  4707ac:	ldp	x19, x20, [sp, #16]
  4707b0:	ldp	x29, x30, [sp], #48
  4707b4:	ret
  4707b8:	mov	w0, #0x0                   	// #0
  4707bc:	ldp	x19, x20, [sp, #16]
  4707c0:	ldp	x21, x22, [sp, #32]
  4707c4:	ldp	x29, x30, [sp], #48
  4707c8:	ret
  4707cc:	nop
  4707d0:	b	402730 <free@plt>
  4707d4:	nop
  4707d8:	b	4707d0 <_obstack_memory_used@@Base+0x126c>
  4707dc:	nop
  4707e0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4707e4:	add	x0, x0, #0x9c0
  4707e8:	ret
  4707ec:	nop
  4707f0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4707f4:	add	x0, x0, #0x9e8
  4707f8:	ret
  4707fc:	nop
  470800:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470804:	ldr	x1, [x1, #4000]
  470808:	add	x1, x1, #0x10
  47080c:	str	x1, [x0]
  470810:	b	470c80 <_obstack_memory_used@@Base+0x171c>
  470814:	nop
  470818:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47081c:	ldr	x1, [x1, #3984]
  470820:	add	x1, x1, #0x10
  470824:	str	x1, [x0]
  470828:	b	470c80 <_obstack_memory_used@@Base+0x171c>
  47082c:	nop
  470830:	stp	x29, x30, [sp, #-32]!
  470834:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470838:	mov	x29, sp
  47083c:	ldr	x1, [x1, #4000]
  470840:	str	x19, [sp, #16]
  470844:	mov	x19, x0
  470848:	add	x1, x1, #0x10
  47084c:	str	x1, [x0]
  470850:	bl	470c80 <_obstack_memory_used@@Base+0x171c>
  470854:	mov	x0, x19
  470858:	mov	x1, #0x8                   	// #8
  47085c:	ldr	x19, [sp, #16]
  470860:	ldp	x29, x30, [sp], #32
  470864:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470868:	stp	x29, x30, [sp, #-32]!
  47086c:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470870:	mov	x29, sp
  470874:	ldr	x1, [x1, #3984]
  470878:	str	x19, [sp, #16]
  47087c:	mov	x19, x0
  470880:	add	x1, x1, #0x10
  470884:	str	x1, [x0]
  470888:	bl	470c80 <_obstack_memory_used@@Base+0x171c>
  47088c:	mov	x0, x19
  470890:	mov	x1, #0x8                   	// #8
  470894:	ldr	x19, [sp, #16]
  470898:	ldp	x29, x30, [sp], #32
  47089c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  4708a0:	stp	x29, x30, [sp, #-48]!
  4708a4:	mov	x29, sp
  4708a8:	stp	x19, x20, [sp, #16]
  4708ac:	adrp	x20, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4708b0:	mov	x19, x0
  4708b4:	ldr	x0, [x20, #3880]
  4708b8:	str	x21, [sp, #32]
  4708bc:	adrp	x21, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  4708c0:	cbz	x0, 4708d0 <_obstack_memory_used@@Base+0x136c>
  4708c4:	add	x0, x21, #0xb58
  4708c8:	bl	402900 <pthread_mutex_lock@plt>
  4708cc:	cbnz	w0, 4709c8 <_obstack_memory_used@@Base+0x1464>
  4708d0:	add	x0, x21, #0xb58
  4708d4:	sub	x5, x19, #0x10
  4708d8:	ldr	x1, [x0, #48]
  4708dc:	cbz	x1, 470958 <_obstack_memory_used@@Base+0x13f4>
  4708e0:	ldur	x6, [x19, #-16]
  4708e4:	add	x4, x5, x6
  4708e8:	cmp	x1, x4
  4708ec:	b.hi	470958 <_obstack_memory_used@@Base+0x13f4>  // b.pmore
  4708f0:	ldr	x2, [x1, #8]
  4708f4:	b.eq	4709ac <_obstack_memory_used@@Base+0x1448>  // b.none
  4708f8:	add	x0, x0, #0x30
  4708fc:	cbnz	x2, 470918 <_obstack_memory_used@@Base+0x13b4>
  470900:	b	470934 <_obstack_memory_used@@Base+0x13d0>
  470904:	ldr	x3, [x2, #8]
  470908:	add	x0, x1, #0x8
  47090c:	cbz	x3, 470994 <_obstack_memory_used@@Base+0x1430>
  470910:	mov	x1, x2
  470914:	mov	x2, x3
  470918:	cmp	x4, x2
  47091c:	b.cc	470904 <_obstack_memory_used@@Base+0x13a0>  // b.lo, b.ul, b.last
  470920:	b.ne	4709c0 <_obstack_memory_used@@Base+0x145c>  // b.any
  470924:	ldp	x2, x3, [x4]
  470928:	str	x3, [x1, #8]
  47092c:	ldr	x1, [x0]
  470930:	add	x6, x6, x2
  470934:	ldr	x2, [x1]
  470938:	add	x3, x1, x2
  47093c:	cmp	x5, x3
  470940:	b.eq	470988 <_obstack_memory_used@@Base+0x1424>  // b.none
  470944:	ldr	x1, [x1, #8]
  470948:	stp	x6, x1, [x19, #-16]
  47094c:	ldr	x0, [x0]
  470950:	str	x5, [x0, #8]
  470954:	b	470964 <_obstack_memory_used@@Base+0x1400>
  470958:	add	x0, x21, #0xb58
  47095c:	stur	x1, [x19, #-8]
  470960:	str	x5, [x0, #48]
  470964:	ldr	x20, [x20, #3880]
  470968:	cbz	x20, 470978 <_obstack_memory_used@@Base+0x1414>
  47096c:	add	x0, x21, #0xb58
  470970:	bl	402920 <pthread_mutex_unlock@plt>
  470974:	cbnz	w0, 4709cc <_obstack_memory_used@@Base+0x1468>
  470978:	ldp	x19, x20, [sp, #16]
  47097c:	ldr	x21, [sp, #32]
  470980:	ldp	x29, x30, [sp], #48
  470984:	ret
  470988:	add	x6, x2, x6
  47098c:	str	x6, [x1]
  470990:	b	470964 <_obstack_memory_used@@Base+0x1400>
  470994:	ldr	x1, [x1, #8]
  470998:	ldr	x2, [x1]
  47099c:	add	x3, x1, x2
  4709a0:	cmp	x5, x3
  4709a4:	b.ne	470944 <_obstack_memory_used@@Base+0x13e0>  // b.any
  4709a8:	b	470988 <_obstack_memory_used@@Base+0x1424>
  4709ac:	ldr	x1, [x1]
  4709b0:	add	x6, x1, x6
  4709b4:	stp	x6, x2, [x19, #-16]
  4709b8:	str	x5, [x0, #48]
  4709bc:	b	470964 <_obstack_memory_used@@Base+0x1400>
  4709c0:	ldr	x1, [x0]
  4709c4:	b	470934 <_obstack_memory_used@@Base+0x13d0>
  4709c8:	bl	402980 <ferror@plt+0x10>
  4709cc:	mov	x0, #0x8                   	// #8
  4709d0:	bl	470b48 <_obstack_memory_used@@Base+0x15e4>
  4709d4:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4709d8:	adrp	x2, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4709dc:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4709e0:	ldr	x3, [x3, #3984]
  4709e4:	ldr	x2, [x2, #4064]
  4709e8:	add	x3, x3, #0x10
  4709ec:	ldr	x1, [x1, #4040]
  4709f0:	str	x3, [x0]
  4709f4:	bl	471960 <_obstack_memory_used@@Base+0x23fc>
  4709f8:	cmn	x1, #0x1
  4709fc:	b.ne	470a04 <_obstack_memory_used@@Base+0x14a0>  // b.any
  470a00:	bl	471700 <_obstack_memory_used@@Base+0x219c>
  470a04:	bl	47e460 <_obstack_memory_used@@Base+0xeefc>
  470a08:	stp	x29, x30, [sp, #-48]!
  470a0c:	mov	x29, sp
  470a10:	stp	x19, x20, [sp, #16]
  470a14:	adrp	x20, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470a18:	mov	x19, x0
  470a1c:	ldr	x0, [x20, #3880]
  470a20:	str	x21, [sp, #32]
  470a24:	adrp	x21, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  470a28:	cbz	x0, 470a38 <_obstack_memory_used@@Base+0x14d4>
  470a2c:	add	x0, x21, #0xb58
  470a30:	bl	402900 <pthread_mutex_lock@plt>
  470a34:	cbnz	w0, 470ad4 <_obstack_memory_used@@Base+0x1570>
  470a38:	add	x3, x21, #0xb58
  470a3c:	adds	x0, x19, #0x10
  470a40:	mov	x19, #0x10                  	// #16
  470a44:	csel	x0, x0, x19, cc  // cc = lo, ul, last
  470a48:	add	x0, x0, #0xf
  470a4c:	ldr	x19, [x3, #48]
  470a50:	and	x0, x0, #0xfffffffffffffff0
  470a54:	cbz	x19, 470aa0 <_obstack_memory_used@@Base+0x153c>
  470a58:	add	x3, x3, #0x30
  470a5c:	b	470a68 <_obstack_memory_used@@Base+0x1504>
  470a60:	add	x3, x2, #0x8
  470a64:	cbz	x19, 470aa0 <_obstack_memory_used@@Base+0x153c>
  470a68:	mov	x2, x19
  470a6c:	ldp	x1, x19, [x19]
  470a70:	cmp	x0, x1
  470a74:	b.hi	470a60 <_obstack_memory_used@@Base+0x14fc>  // b.pmore
  470a78:	sub	x1, x1, x0
  470a7c:	cmp	x1, #0xf
  470a80:	b.ls	470ac8 <_obstack_memory_used@@Base+0x1564>  // b.plast
  470a84:	add	x4, x2, x0
  470a88:	str	x19, [x4, #8]
  470a8c:	str	x1, [x2, x0]
  470a90:	ldr	x2, [x3]
  470a94:	add	x19, x2, #0x10
  470a98:	str	x0, [x2]
  470a9c:	str	x4, [x3]
  470aa0:	ldr	x20, [x20, #3880]
  470aa4:	cbz	x20, 470ab4 <_obstack_memory_used@@Base+0x1550>
  470aa8:	add	x0, x21, #0xb58
  470aac:	bl	402920 <pthread_mutex_unlock@plt>
  470ab0:	cbnz	w0, 470ad8 <_obstack_memory_used@@Base+0x1574>
  470ab4:	mov	x0, x19
  470ab8:	ldp	x19, x20, [sp, #16]
  470abc:	ldr	x21, [sp, #32]
  470ac0:	ldp	x29, x30, [sp], #48
  470ac4:	ret
  470ac8:	str	x19, [x3]
  470acc:	add	x19, x2, #0x10
  470ad0:	b	470aa0 <_obstack_memory_used@@Base+0x153c>
  470ad4:	bl	402980 <ferror@plt+0x10>
  470ad8:	mov	x0, #0x8                   	// #8
  470adc:	bl	470b48 <_obstack_memory_used@@Base+0x15e4>
  470ae0:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470ae4:	adrp	x2, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470ae8:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470aec:	ldr	x3, [x3, #3984]
  470af0:	ldr	x2, [x2, #4064]
  470af4:	add	x3, x3, #0x10
  470af8:	ldr	x1, [x1, #4040]
  470afc:	str	x3, [x0]
  470b00:	bl	471960 <_obstack_memory_used@@Base+0x23fc>
  470b04:	cmn	x1, #0x1
  470b08:	b.ne	470b10 <_obstack_memory_used@@Base+0x15ac>  // b.any
  470b0c:	bl	471700 <_obstack_memory_used@@Base+0x219c>
  470b10:	bl	47e460 <_obstack_memory_used@@Base+0xeefc>
  470b14:	nop
  470b18:	stp	x29, x30, [sp, #-32]!
  470b1c:	mov	x29, sp
  470b20:	str	x19, [sp, #16]
  470b24:	adrp	x19, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  470b28:	add	x19, x19, #0xb58
  470b2c:	ldr	x0, [x19, #56]
  470b30:	cbz	x0, 470b3c <_obstack_memory_used@@Base+0x15d8>
  470b34:	bl	402730 <free@plt>
  470b38:	str	xzr, [x19, #56]
  470b3c:	ldr	x19, [sp, #16]
  470b40:	ldp	x29, x30, [sp], #32
  470b44:	ret
  470b48:	stp	x29, x30, [sp, #-32]!
  470b4c:	mov	x29, sp
  470b50:	str	x19, [sp, #16]
  470b54:	add	x19, x0, #0x80
  470b58:	mov	x0, x19
  470b5c:	bl	4024b0 <malloc@plt>
  470b60:	mov	x1, x0
  470b64:	cbz	x0, 470b98 <_obstack_memory_used@@Base+0x1634>
  470b68:	stp	xzr, xzr, [x1]
  470b6c:	add	x0, x1, #0x80
  470b70:	stp	xzr, xzr, [x1, #16]
  470b74:	stp	xzr, xzr, [x1, #32]
  470b78:	stp	xzr, xzr, [x1, #48]
  470b7c:	stp	xzr, xzr, [x1, #64]
  470b80:	stp	xzr, xzr, [x1, #80]
  470b84:	stp	xzr, xzr, [x1, #96]
  470b88:	stp	xzr, xzr, [x1, #112]
  470b8c:	ldr	x19, [sp, #16]
  470b90:	ldp	x29, x30, [sp], #32
  470b94:	ret
  470b98:	mov	x0, x19
  470b9c:	bl	470a08 <_obstack_memory_used@@Base+0x14a4>
  470ba0:	mov	x1, x0
  470ba4:	cbnz	x0, 470b68 <_obstack_memory_used@@Base+0x1604>
  470ba8:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  470bac:	nop
  470bb0:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  470bb4:	add	x1, x1, #0xb58
  470bb8:	sub	x0, x0, #0x80
  470bbc:	ldr	x2, [x1, #56]
  470bc0:	cmp	x0, x2
  470bc4:	b.ls	470bec <_obstack_memory_used@@Base+0x1688>  // b.plast
  470bc8:	ldr	x1, [x1, #64]
  470bcc:	add	x2, x2, x1
  470bd0:	cmp	x0, x2
  470bd4:	b.cs	470bec <_obstack_memory_used@@Base+0x1688>  // b.hs, b.nlast
  470bd8:	stp	x29, x30, [sp, #-16]!
  470bdc:	mov	x29, sp
  470be0:	bl	4708a0 <_obstack_memory_used@@Base+0x133c>
  470be4:	ldp	x29, x30, [sp], #16
  470be8:	ret
  470bec:	b	402730 <free@plt>
  470bf0:	stp	x29, x30, [sp, #-16]!
  470bf4:	mov	x0, #0x70                  	// #112
  470bf8:	mov	x29, sp
  470bfc:	bl	4024b0 <malloc@plt>
  470c00:	cbz	x0, 470c28 <_obstack_memory_used@@Base+0x16c4>
  470c04:	stp	xzr, xzr, [x0]
  470c08:	stp	xzr, xzr, [x0, #16]
  470c0c:	stp	xzr, xzr, [x0, #32]
  470c10:	stp	xzr, xzr, [x0, #48]
  470c14:	stp	xzr, xzr, [x0, #64]
  470c18:	stp	xzr, xzr, [x0, #80]
  470c1c:	stp	xzr, xzr, [x0, #96]
  470c20:	ldp	x29, x30, [sp], #16
  470c24:	ret
  470c28:	mov	x0, #0x70                  	// #112
  470c2c:	bl	470a08 <_obstack_memory_used@@Base+0x14a4>
  470c30:	cbnz	x0, 470c04 <_obstack_memory_used@@Base+0x16a0>
  470c34:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  470c38:	adrp	x2, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  470c3c:	add	x2, x2, #0xb58
  470c40:	mov	x1, x0
  470c44:	ldr	x3, [x2, #56]
  470c48:	cmp	x0, x3
  470c4c:	b.ls	470c74 <_obstack_memory_used@@Base+0x1710>  // b.plast
  470c50:	ldr	x2, [x2, #64]
  470c54:	add	x3, x3, x2
  470c58:	cmp	x0, x3
  470c5c:	b.cs	470c74 <_obstack_memory_used@@Base+0x1710>  // b.hs, b.nlast
  470c60:	stp	x29, x30, [sp, #-16]!
  470c64:	mov	x29, sp
  470c68:	bl	4708a0 <_obstack_memory_used@@Base+0x133c>
  470c6c:	ldp	x29, x30, [sp], #16
  470c70:	ret
  470c74:	mov	x0, x1
  470c78:	b	402730 <free@plt>
  470c7c:	nop
  470c80:	ret
  470c84:	nop
  470c88:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  470c8c:	ldr	x1, [x1, #3944]
  470c90:	add	x1, x1, #0x10
  470c94:	str	x1, [x0]
  470c98:	b	470c80 <_obstack_memory_used@@Base+0x171c>
  470c9c:	nop
  470ca0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  470ca4:	add	x0, x0, #0xa68
  470ca8:	ret
  470cac:	nop
  470cb0:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  470cb4:	add	x0, x0, #0xa78
  470cb8:	ret
  470cbc:	nop
  470cc0:	stp	x29, x30, [sp, #-32]!
  470cc4:	mov	x29, sp
  470cc8:	str	x19, [sp, #16]
  470ccc:	mov	x19, x0
  470cd0:	bl	470c80 <_obstack_memory_used@@Base+0x171c>
  470cd4:	mov	x0, x19
  470cd8:	mov	x1, #0x8                   	// #8
  470cdc:	ldr	x19, [sp, #16]
  470ce0:	ldp	x29, x30, [sp], #32
  470ce4:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470ce8:	stp	x29, x30, [sp, #-32]!
  470cec:	mov	x29, sp
  470cf0:	str	x19, [sp, #16]
  470cf4:	mov	x19, x0
  470cf8:	bl	470c88 <_obstack_memory_used@@Base+0x1724>
  470cfc:	mov	x0, x19
  470d00:	mov	x1, #0x8                   	// #8
  470d04:	ldr	x19, [sp, #16]
  470d08:	ldp	x29, x30, [sp], #32
  470d0c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470d10:	ret
  470d14:	nop
  470d18:	stp	x29, x30, [sp, #-32]!
  470d1c:	mov	x29, sp
  470d20:	str	x19, [sp, #16]
  470d24:	mov	x19, x0
  470d28:	bl	470d10 <_obstack_memory_used@@Base+0x17ac>
  470d2c:	mov	x0, x19
  470d30:	mov	x1, #0x8                   	// #8
  470d34:	ldr	x19, [sp, #16]
  470d38:	ldp	x29, x30, [sp], #32
  470d3c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470d40:	ret
  470d44:	nop
  470d48:	stp	x29, x30, [sp, #-32]!
  470d4c:	mov	x29, sp
  470d50:	str	x19, [sp, #16]
  470d54:	mov	x19, x0
  470d58:	bl	470d40 <_obstack_memory_used@@Base+0x17dc>
  470d5c:	mov	x0, x19
  470d60:	mov	x1, #0x8                   	// #8
  470d64:	ldr	x19, [sp, #16]
  470d68:	ldp	x29, x30, [sp], #32
  470d6c:	b	46ff18 <_obstack_memory_used@@Base+0x9b4>
  470d70:	ret
  470d74:	nop
  470d78:	b	470ca0 <_obstack_memory_used@@Base+0x173c>
  470d7c:	nop
  470d80:	ret
  470d84:	nop
  470d88:	b	470cb0 <_obstack_memory_used@@Base+0x174c>
  470d8c:	nop
  470d90:	stp	x29, x30, [sp, #-64]!
  470d94:	mov	x29, sp
  470d98:	stp	x19, x20, [sp, #16]
  470d9c:	mov	x19, x1
  470da0:	mov	x20, x0
  470da4:	mov	x0, x1
  470da8:	ldr	x1, [x1]
  470dac:	ldr	x1, [x1, #16]
  470db0:	str	x21, [sp, #32]
  470db4:	mov	x21, x2
  470db8:	ldr	x2, [x2]
  470dbc:	str	x2, [sp, #56]
  470dc0:	blr	x1
  470dc4:	tst	w0, #0xff
  470dc8:	b.eq	470dd8 <_obstack_memory_used@@Base+0x1874>  // b.none
  470dcc:	ldr	x0, [sp, #56]
  470dd0:	ldr	x0, [x0]
  470dd4:	str	x0, [sp, #56]
  470dd8:	ldr	x4, [x20]
  470ddc:	mov	x1, x19
  470de0:	mov	x0, x20
  470de4:	add	x2, sp, #0x38
  470de8:	mov	w3, #0x1                   	// #1
  470dec:	ldr	x4, [x4, #32]
  470df0:	blr	x4
  470df4:	tst	w0, #0xff
  470df8:	b.eq	470e04 <_obstack_memory_used@@Base+0x18a0>  // b.none
  470dfc:	ldr	x1, [sp, #56]
  470e00:	str	x1, [x21]
  470e04:	ldp	x19, x20, [sp, #16]
  470e08:	ldr	x21, [sp, #32]
  470e0c:	ldp	x29, x30, [sp], #64
  470e10:	ret
  470e14:	nop
  470e18:	and	w5, w0, #0xff
  470e1c:	cmp	w5, #0x50
  470e20:	b.eq	470f38 <_obstack_memory_used@@Base+0x19d4>  // b.none
  470e24:	and	w4, w5, #0xf
  470e28:	cmp	w4, #0x4
  470e2c:	b.eq	470e48 <_obstack_memory_used@@Base+0x18e4>  // b.none
  470e30:	b.ls	470e5c <_obstack_memory_used@@Base+0x18f8>  // b.plast
  470e34:	cmp	w4, #0xb
  470e38:	b.eq	470f5c <_obstack_memory_used@@Base+0x19f8>  // b.none
  470e3c:	b.ls	470eb8 <_obstack_memory_used@@Base+0x1954>  // b.plast
  470e40:	cmp	w4, #0xc
  470e44:	b.ne	470f6c <_obstack_memory_used@@Base+0x1a08>  // b.any
  470e48:	mov	x0, x2
  470e4c:	ldr	x4, [x0], #8
  470e50:	cbnz	x4, 470f18 <_obstack_memory_used@@Base+0x19b4>
  470e54:	str	x4, [x3]
  470e58:	ret
  470e5c:	cmp	w4, #0x2
  470e60:	b.eq	470f4c <_obstack_memory_used@@Base+0x19e8>  // b.none
  470e64:	b.ls	470e80 <_obstack_memory_used@@Base+0x191c>  // b.plast
  470e68:	cmp	w4, #0x3
  470e6c:	b.ne	470f6c <_obstack_memory_used@@Base+0x1a08>  // b.any
  470e70:	mov	x0, x2
  470e74:	ldr	w4, [x0], #4
  470e78:	cbz	x4, 470e54 <_obstack_memory_used@@Base+0x18f0>
  470e7c:	b	470f18 <_obstack_memory_used@@Base+0x19b4>
  470e80:	cbz	w4, 470e48 <_obstack_memory_used@@Base+0x18e4>
  470e84:	cmp	w4, #0x1
  470e88:	b.ne	470f6c <_obstack_memory_used@@Base+0x1a08>  // b.any
  470e8c:	mov	x0, x2
  470e90:	mov	x4, #0x0                   	// #0
  470e94:	mov	w7, #0x0                   	// #0
  470e98:	ldrb	w8, [x0], #1
  470e9c:	and	x6, x8, #0x7f
  470ea0:	lsl	x6, x6, x7
  470ea4:	add	w7, w7, #0x7
  470ea8:	orr	x4, x4, x6
  470eac:	tbnz	w8, #7, 470e98 <_obstack_memory_used@@Base+0x1934>
  470eb0:	cbz	x4, 470e54 <_obstack_memory_used@@Base+0x18f0>
  470eb4:	b	470f18 <_obstack_memory_used@@Base+0x19b4>
  470eb8:	cmp	w4, #0x9
  470ebc:	b.eq	470ed8 <_obstack_memory_used@@Base+0x1974>  // b.none
  470ec0:	cmp	w4, #0xa
  470ec4:	b.ne	470f6c <_obstack_memory_used@@Base+0x1a08>  // b.any
  470ec8:	mov	x0, x2
  470ecc:	ldrsh	x4, [x0], #2
  470ed0:	cbz	x4, 470e54 <_obstack_memory_used@@Base+0x18f0>
  470ed4:	b	470f18 <_obstack_memory_used@@Base+0x19b4>
  470ed8:	mov	x0, x2
  470edc:	mov	x4, #0x0                   	// #0
  470ee0:	mov	w7, #0x0                   	// #0
  470ee4:	ldrb	w8, [x0], #1
  470ee8:	and	x6, x8, #0x7f
  470eec:	lsl	x6, x6, x7
  470ef0:	add	w7, w7, #0x7
  470ef4:	orr	x4, x4, x6
  470ef8:	tbnz	w8, #7, 470ee4 <_obstack_memory_used@@Base+0x1980>
  470efc:	cmp	w7, #0x3f
  470f00:	b.hi	470e50 <_obstack_memory_used@@Base+0x18ec>  // b.pmore
  470f04:	tbz	w8, #6, 470e50 <_obstack_memory_used@@Base+0x18ec>
  470f08:	mov	x6, #0xffffffffffffffff    	// #-1
  470f0c:	lsl	x7, x6, x7
  470f10:	orr	x4, x4, x7
  470f14:	nop
  470f18:	and	w6, w5, #0x70
  470f1c:	cmp	w6, #0x10
  470f20:	csel	x1, x2, x1, eq  // eq = none
  470f24:	add	x4, x4, x1
  470f28:	tbz	w5, #7, 470e54 <_obstack_memory_used@@Base+0x18f0>
  470f2c:	ldr	x4, [x4]
  470f30:	str	x4, [x3]
  470f34:	ret
  470f38:	add	x0, x2, #0x7
  470f3c:	and	x0, x0, #0xfffffffffffffff8
  470f40:	ldr	x4, [x0], #8
  470f44:	str	x4, [x3]
  470f48:	ret
  470f4c:	mov	x0, x2
  470f50:	ldrh	w4, [x0], #2
  470f54:	cbz	x4, 470e54 <_obstack_memory_used@@Base+0x18f0>
  470f58:	b	470f18 <_obstack_memory_used@@Base+0x19b4>
  470f5c:	mov	x0, x2
  470f60:	ldrsw	x4, [x0], #4
  470f64:	cbz	x4, 470e54 <_obstack_memory_used@@Base+0x18f0>
  470f68:	b	470f18 <_obstack_memory_used@@Base+0x19b4>
  470f6c:	stp	x29, x30, [sp, #-16]!
  470f70:	mov	x29, sp
  470f74:	bl	402650 <abort@plt>
  470f78:	stp	x29, x30, [sp, #-32]!
  470f7c:	mov	x3, x0
  470f80:	mov	x29, sp
  470f84:	ldrb	w0, [x0, #40]
  470f88:	cmp	w0, #0xff
  470f8c:	b.eq	471018 <_obstack_memory_used@@Base+0x1ab4>  // b.none
  470f90:	and	w4, w0, #0x7
  470f94:	cmp	w4, #0x2
  470f98:	b.eq	470ff8 <_obstack_memory_used@@Base+0x1a94>  // b.none
  470f9c:	b.ls	470fc8 <_obstack_memory_used@@Base+0x1a64>  // b.plast
  470fa0:	cmp	w4, #0x3
  470fa4:	neg	x2, x1, lsl #2
  470fa8:	b.ne	470fec <_obstack_memory_used@@Base+0x1a88>  // b.any
  470fac:	ldp	x1, x4, [x3, #16]
  470fb0:	add	x3, sp, #0x18
  470fb4:	add	x2, x4, x2
  470fb8:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  470fbc:	ldr	x0, [sp, #24]
  470fc0:	ldp	x29, x30, [sp], #32
  470fc4:	ret
  470fc8:	cbnz	w4, 470ff4 <_obstack_memory_used@@Base+0x1a90>
  470fcc:	neg	x2, x1, lsl #3
  470fd0:	ldp	x1, x4, [x3, #16]
  470fd4:	add	x3, sp, #0x18
  470fd8:	add	x2, x4, x2
  470fdc:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  470fe0:	ldr	x0, [sp, #24]
  470fe4:	ldp	x29, x30, [sp], #32
  470fe8:	ret
  470fec:	cmp	w4, #0x4
  470ff0:	b.eq	470fcc <_obstack_memory_used@@Base+0x1a68>  // b.none
  470ff4:	bl	402650 <abort@plt>
  470ff8:	neg	x2, x1, lsl #1
  470ffc:	ldp	x1, x4, [x3, #16]
  471000:	add	x3, sp, #0x18
  471004:	add	x2, x4, x2
  471008:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  47100c:	ldr	x0, [sp, #24]
  471010:	ldp	x29, x30, [sp], #32
  471014:	ret
  471018:	ldp	x1, x4, [x3, #16]
  47101c:	mov	x2, #0x0                   	// #0
  471020:	add	x3, sp, #0x18
  471024:	add	x2, x4, x2
  471028:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  47102c:	ldr	x0, [sp, #24]
  471030:	ldp	x29, x30, [sp], #32
  471034:	ret
  471038:	stp	x29, x30, [sp, #-64]!
  47103c:	mov	x29, sp
  471040:	stp	x21, x22, [sp, #32]
  471044:	mov	x22, x0
  471048:	mvn	x0, x3
  47104c:	stp	x19, x20, [sp, #16]
  471050:	add	x21, sp, #0x38
  471054:	mov	x20, x1
  471058:	ldr	x19, [x22, #24]
  47105c:	str	x2, [sp, #56]
  471060:	add	x19, x19, x0
  471064:	nop
  471068:	mov	x1, #0x0                   	// #0
  47106c:	mov	w3, #0x0                   	// #0
  471070:	ldrb	w4, [x19], #1
  471074:	and	x2, x4, #0x7f
  471078:	lsl	x2, x2, x3
  47107c:	add	w3, w3, #0x7
  471080:	orr	x1, x1, x2
  471084:	tbnz	w4, #7, 471070 <_obstack_memory_used@@Base+0x1b0c>
  471088:	cbz	x1, 4710b8 <_obstack_memory_used@@Base+0x1b54>
  47108c:	mov	x0, x22
  471090:	bl	470f78 <_obstack_memory_used@@Base+0x1a14>
  471094:	mov	x2, x21
  471098:	mov	x1, x20
  47109c:	bl	470d90 <_obstack_memory_used@@Base+0x182c>
  4710a0:	ands	w0, w0, #0xff
  4710a4:	b.eq	471068 <_obstack_memory_used@@Base+0x1b04>  // b.none
  4710a8:	ldp	x19, x20, [sp, #16]
  4710ac:	ldp	x21, x22, [sp, #32]
  4710b0:	ldp	x29, x30, [sp], #64
  4710b4:	ret
  4710b8:	mov	w0, #0x0                   	// #0
  4710bc:	ldp	x19, x20, [sp, #16]
  4710c0:	ldp	x21, x22, [sp, #32]
  4710c4:	ldp	x29, x30, [sp], #64
  4710c8:	ret
  4710cc:	nop
  4710d0:	and	w3, w0, #0xff
  4710d4:	cmp	w3, #0xff
  4710d8:	b.eq	471128 <_obstack_memory_used@@Base+0x1bc4>  // b.none
  4710dc:	and	w2, w3, #0x70
  4710e0:	mov	x0, x1
  4710e4:	cmp	w2, #0x30
  4710e8:	b.eq	471130 <_obstack_memory_used@@Base+0x1bcc>  // b.none
  4710ec:	b.hi	4710fc <_obstack_memory_used@@Base+0x1b98>  // b.pmore
  4710f0:	cmp	w2, #0x20
  4710f4:	b.ne	471108 <_obstack_memory_used@@Base+0x1ba4>  // b.any
  4710f8:	b	47e0b0 <_obstack_memory_used@@Base+0xeb4c>
  4710fc:	cmp	w2, #0x40
  471100:	b.ne	471120 <_obstack_memory_used@@Base+0x1bbc>  // b.any
  471104:	b	47e078 <_obstack_memory_used@@Base+0xeb14>
  471108:	b.hi	471114 <_obstack_memory_used@@Base+0x1bb0>  // b.pmore
  47110c:	tst	w3, #0x60
  471110:	b.eq	471128 <_obstack_memory_used@@Base+0x1bc4>  // b.none
  471114:	stp	x29, x30, [sp, #-16]!
  471118:	mov	x29, sp
  47111c:	bl	402650 <abort@plt>
  471120:	cmp	w2, #0x50
  471124:	b.ne	471114 <_obstack_memory_used@@Base+0x1bb0>  // b.any
  471128:	mov	x0, #0x0                   	// #0
  47112c:	ret
  471130:	b	47e0a8 <_obstack_memory_used@@Base+0xeb44>
  471134:	nop
  471138:	stp	x29, x30, [sp, #-48]!
  47113c:	mov	x29, sp
  471140:	stp	x19, x20, [sp, #16]
  471144:	mov	x19, x1
  471148:	mov	x20, x2
  47114c:	stp	x21, x22, [sp, #32]
  471150:	mov	x1, #0x0                   	// #0
  471154:	mov	x21, x0
  471158:	cbz	x0, 471164 <_obstack_memory_used@@Base+0x1c00>
  47115c:	bl	47e078 <_obstack_memory_used@@Base+0xeb14>
  471160:	mov	x1, x0
  471164:	str	x1, [x20]
  471168:	ldrb	w22, [x19], #1
  47116c:	cmp	w22, #0xff
  471170:	b.ne	4711f8 <_obstack_memory_used@@Base+0x1c94>  // b.any
  471174:	mov	x0, x19
  471178:	str	x1, [x20, #8]
  47117c:	ldrb	w1, [x0], #1
  471180:	strb	w1, [x20, #40]
  471184:	cmp	w1, #0xff
  471188:	b.eq	471230 <_obstack_memory_used@@Base+0x1ccc>  // b.none
  47118c:	mov	x5, #0x0                   	// #0
  471190:	mov	w3, #0x0                   	// #0
  471194:	nop
  471198:	ldrb	w4, [x0], #1
  47119c:	and	x1, x4, #0x7f
  4711a0:	lsl	x1, x1, x3
  4711a4:	add	w3, w3, #0x7
  4711a8:	orr	x5, x5, x1
  4711ac:	tbnz	w4, #7, 471198 <_obstack_memory_used@@Base+0x1c34>
  4711b0:	add	x5, x0, x5
  4711b4:	str	x5, [x20, #24]
  4711b8:	ldrb	w1, [x0], #1
  4711bc:	mov	x5, #0x0                   	// #0
  4711c0:	mov	w3, #0x0                   	// #0
  4711c4:	strb	w1, [x20, #41]
  4711c8:	ldrb	w4, [x0], #1
  4711cc:	and	x1, x4, #0x7f
  4711d0:	lsl	x1, x1, x3
  4711d4:	add	w3, w3, #0x7
  4711d8:	orr	x5, x5, x1
  4711dc:	tbnz	w4, #7, 4711c8 <_obstack_memory_used@@Base+0x1c64>
  4711e0:	add	x5, x0, x5
  4711e4:	ldp	x21, x22, [sp, #32]
  4711e8:	str	x5, [x20, #32]
  4711ec:	ldp	x19, x20, [sp, #16]
  4711f0:	ldp	x29, x30, [sp], #48
  4711f4:	ret
  4711f8:	mov	x1, x21
  4711fc:	mov	w0, w22
  471200:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  471204:	mov	x1, x0
  471208:	mov	x2, x19
  47120c:	mov	w0, w22
  471210:	add	x3, x20, #0x8
  471214:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  471218:	mov	x19, x0
  47121c:	mov	x0, x19
  471220:	ldrb	w1, [x0], #1
  471224:	strb	w1, [x20, #40]
  471228:	cmp	w1, #0xff
  47122c:	b.ne	47118c <_obstack_memory_used@@Base+0x1c28>  // b.any
  471230:	str	xzr, [x20, #24]
  471234:	b	4711b8 <_obstack_memory_used@@Base+0x1c54>
  471238:	stp	x29, x30, [sp, #-240]!
  47123c:	cmp	w0, #0x1
  471240:	mov	x29, sp
  471244:	str	wzr, [sp, #156]
  471248:	str	xzr, [sp, #160]
  47124c:	b.ne	4712b0 <_obstack_memory_used@@Base+0x1d4c>  // b.any
  471250:	stp	x19, x20, [sp, #16]
  471254:	mov	x20, #0xd500                	// #54528
  471258:	movk	x20, #0xbcd4, lsl #16
  47125c:	movk	x20, #0xaabc, lsl #32
  471260:	stp	x21, x22, [sp, #32]
  471264:	movk	x20, #0xb8b1, lsl #48
  471268:	add	x0, x2, x20
  47126c:	stp	x23, x24, [sp, #48]
  471270:	cmp	x0, #0x1
  471274:	stp	x25, x26, [sp, #64]
  471278:	mov	w22, w1
  47127c:	mov	x21, x3
  471280:	stp	x27, x28, [sp, #80]
  471284:	mov	x19, x4
  471288:	str	x0, [sp, #104]
  47128c:	cset	w0, ls  // ls = plast
  471290:	str	w0, [sp, #128]
  471294:	cmp	w1, #0x6
  471298:	csel	w27, w0, wzr, eq  // eq = none
  47129c:	cbz	w27, 4712bc <_obstack_memory_used@@Base+0x1d58>
  4712a0:	ldur	x26, [x3, #-16]
  4712a4:	cbnz	x26, 471430 <_obstack_memory_used@@Base+0x1ecc>
  4712a8:	mov	x0, x21
  4712ac:	bl	471aa0 <_obstack_memory_used@@Base+0x253c>
  4712b0:	mov	w0, #0x3                   	// #3
  4712b4:	ldp	x29, x30, [sp], #240
  4712b8:	ret
  4712bc:	mov	x0, x4
  4712c0:	bl	47e070 <_obstack_memory_used@@Base+0xeb0c>
  4712c4:	str	x0, [sp, #112]
  4712c8:	cbz	x0, 471494 <_obstack_memory_used@@Base+0x1f30>
  4712cc:	ldr	x1, [sp, #112]
  4712d0:	add	x0, sp, #0xc0
  4712d4:	mov	x2, x0
  4712d8:	str	x0, [sp, #120]
  4712dc:	mov	x0, x19
  4712e0:	bl	471138 <_obstack_memory_used@@Base+0x1bd4>
  4712e4:	mov	x20, x0
  4712e8:	ldrb	w0, [sp, #232]
  4712ec:	mov	x1, x19
  4712f0:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  4712f4:	mov	x3, x0
  4712f8:	add	x1, sp, #0x9c
  4712fc:	mov	x0, x19
  471300:	str	x3, [sp, #208]
  471304:	bl	47e050 <_obstack_memory_used@@Base+0xeaec>
  471308:	ldr	w3, [sp, #156]
  47130c:	ldr	x1, [sp, #224]
  471310:	cmp	w3, #0x0
  471314:	cset	x3, eq  // eq = none
  471318:	sub	x23, x0, x3
  47131c:	cmp	x20, x1
  471320:	b.cs	4713f8 <_obstack_memory_used@@Base+0x1e94>  // b.hs, b.nlast
  471324:	add	x26, sp, #0xa8
  471328:	add	x25, sp, #0xb0
  47132c:	add	x24, sp, #0xb8
  471330:	ldrb	w28, [sp, #233]
  471334:	mov	x1, #0x0                   	// #0
  471338:	mov	w0, w28
  47133c:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  471340:	mov	x2, x20
  471344:	mov	x3, x26
  471348:	mov	x1, x0
  47134c:	mov	w0, w28
  471350:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  471354:	ldrb	w20, [sp, #233]
  471358:	mov	x28, x0
  47135c:	mov	x1, #0x0                   	// #0
  471360:	mov	w0, w20
  471364:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  471368:	mov	x2, x28
  47136c:	mov	x3, x25
  471370:	mov	x1, x0
  471374:	mov	w0, w20
  471378:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  47137c:	ldrb	w20, [sp, #233]
  471380:	mov	x28, x0
  471384:	mov	x1, #0x0                   	// #0
  471388:	mov	w0, w20
  47138c:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  471390:	mov	x3, x24
  471394:	mov	x1, x0
  471398:	mov	x2, x28
  47139c:	mov	w0, w20
  4713a0:	bl	470e18 <_obstack_memory_used@@Base+0x18b4>
  4713a4:	mov	x20, x0
  4713a8:	mov	w3, #0x0                   	// #0
  4713ac:	mov	x0, #0x0                   	// #0
  4713b0:	ldrb	w4, [x20], #1
  4713b4:	and	x1, x4, #0x7f
  4713b8:	lsl	x1, x1, x3
  4713bc:	add	w3, w3, #0x7
  4713c0:	orr	x0, x0, x1
  4713c4:	tbnz	w4, #7, 4713b0 <_obstack_memory_used@@Base+0x1e4c>
  4713c8:	ldr	x3, [sp, #168]
  4713cc:	ldr	x1, [sp, #192]
  4713d0:	add	x1, x1, x3
  4713d4:	cmp	x1, x23
  4713d8:	b.hi	4713f8 <_obstack_memory_used@@Base+0x1e94>  // b.pmore
  4713dc:	ldr	x3, [sp, #176]
  4713e0:	add	x1, x1, x3
  4713e4:	cmp	x1, x23
  4713e8:	b.hi	471474 <_obstack_memory_used@@Base+0x1f10>  // b.pmore
  4713ec:	ldr	x0, [sp, #224]
  4713f0:	cmp	x0, x20
  4713f4:	b.hi	471330 <_obstack_memory_used@@Base+0x1dcc>  // b.pmore
  4713f8:	tbz	w22, #0, 4714b4 <_obstack_memory_used@@Base+0x1f50>
  4713fc:	mov	w24, #0x0                   	// #0
  471400:	mov	x26, #0x0                   	// #0
  471404:	mov	x23, #0x0                   	// #0
  471408:	ldr	x0, [sp, #104]
  47140c:	cmp	x0, #0x1
  471410:	mov	w0, #0x6                   	// #6
  471414:	b.hi	471498 <_obstack_memory_used@@Base+0x1f34>  // b.pmore
  471418:	ldr	x2, [sp, #112]
  47141c:	stur	w24, [x21, #-36]
  471420:	ldr	x1, [sp, #160]
  471424:	stp	x23, x2, [x21, #-32]
  471428:	stp	x26, x1, [x21, #-16]
  47142c:	b	471498 <_obstack_memory_used@@Base+0x1f34>
  471430:	ldur	w24, [x3, #-36]
  471434:	ldur	x0, [x3, #-24]
  471438:	str	x0, [sp, #112]
  47143c:	tbnz	w24, #31, 4714c8 <_obstack_memory_used@@Base+0x1f64>
  471440:	mov	x2, x21
  471444:	mov	x0, x19
  471448:	mov	w1, #0x0                   	// #0
  47144c:	bl	47dff0 <_obstack_memory_used@@Base+0xea8c>
  471450:	sxtw	x2, w24
  471454:	mov	x0, x19
  471458:	mov	w1, #0x1                   	// #1
  47145c:	bl	47dff0 <_obstack_memory_used@@Base+0xea8c>
  471460:	mov	x0, x19
  471464:	mov	x1, x26
  471468:	bl	47e068 <_obstack_memory_used@@Base+0xeb04>
  47146c:	mov	w0, #0x7                   	// #7
  471470:	b	471498 <_obstack_memory_used@@Base+0x1f34>
  471474:	ldr	x26, [sp, #184]
  471478:	cbz	x26, 471494 <_obstack_memory_used@@Base+0x1f30>
  47147c:	ldr	x1, [sp, #200]
  471480:	add	x26, x26, x1
  471484:	cbnz	x0, 471500 <_obstack_memory_used@@Base+0x1f9c>
  471488:	cbz	x26, 471494 <_obstack_memory_used@@Base+0x1f30>
  47148c:	and	w24, w22, #0x1
  471490:	tbz	w22, #0, 471440 <_obstack_memory_used@@Base+0x1edc>
  471494:	mov	w0, #0x8                   	// #8
  471498:	ldp	x19, x20, [sp, #16]
  47149c:	ldp	x21, x22, [sp, #32]
  4714a0:	ldp	x23, x24, [sp, #48]
  4714a4:	ldp	x25, x26, [sp, #64]
  4714a8:	ldp	x27, x28, [sp, #80]
  4714ac:	ldp	x29, x30, [sp], #240
  4714b0:	ret
  4714b4:	tbnz	w22, #3, 4714c4 <_obstack_memory_used@@Base+0x1f60>
  4714b8:	ldr	x0, [sp, #104]
  4714bc:	cmp	x0, #0x1
  4714c0:	b.ls	4712a8 <_obstack_memory_used@@Base+0x1d44>  // b.plast
  4714c4:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  4714c8:	ldr	x1, [sp, #112]
  4714cc:	add	x2, sp, #0xc0
  4714d0:	mov	x0, x19
  4714d4:	bl	471138 <_obstack_memory_used@@Base+0x1bd4>
  4714d8:	ldrb	w0, [sp, #232]
  4714dc:	mov	x1, x19
  4714e0:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  4714e4:	mov	x2, x0
  4714e8:	ldrb	w0, [sp, #232]
  4714ec:	mov	x1, x19
  4714f0:	str	x2, [sp, #208]
  4714f4:	bl	4710d0 <_obstack_memory_used@@Base+0x1b6c>
  4714f8:	stur	x0, [x21, #-16]
  4714fc:	b	471440 <_obstack_memory_used@@Base+0x1edc>
  471500:	ldr	x4, [sp, #224]
  471504:	sub	x0, x0, #0x1
  471508:	add	x23, x4, x0
  47150c:	cbz	x26, 471494 <_obstack_memory_used@@Base+0x1f30>
  471510:	cbz	x23, 47148c <_obstack_memory_used@@Base+0x1f28>
  471514:	and	w0, w22, #0x8
  471518:	str	w0, [sp, #132]
  47151c:	tbnz	w22, #3, 4716cc <_obstack_memory_used@@Base+0x2168>
  471520:	ldr	x0, [sp, #104]
  471524:	adrp	x6, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  471528:	cmp	x0, #0x1
  47152c:	ldr	x6, [x6, #3976]
  471530:	b.ls	4716d8 <_obstack_memory_used@@Base+0x2174>  // b.plast
  471534:	add	x28, sp, #0xa0
  471538:	mov	x5, #0x1                   	// #1
  47153c:	nop
  471540:	mov	x25, x23
  471544:	mov	x24, #0x0                   	// #0
  471548:	mov	w1, #0x0                   	// #0
  47154c:	nop
  471550:	ldrb	w2, [x25], #1
  471554:	and	x0, x2, #0x7f
  471558:	lsl	x0, x0, x1
  47155c:	add	w1, w1, #0x7
  471560:	orr	x24, x24, x0
  471564:	tbnz	w2, #7, 471550 <_obstack_memory_used@@Base+0x1fec>
  471568:	cmp	w1, #0x3f
  47156c:	b.hi	471584 <_obstack_memory_used@@Base+0x2020>  // b.pmore
  471570:	lsl	x0, x5, x1
  471574:	neg	x0, x0
  471578:	orr	x0, x24, x0
  47157c:	tst	x2, #0x40
  471580:	csel	x24, x0, x24, ne  // ne = any
  471584:	mov	x8, x25
  471588:	mov	x20, #0x0                   	// #0
  47158c:	mov	w1, #0x0                   	// #0
  471590:	ldrb	w2, [x8], #1
  471594:	and	x0, x2, #0x7f
  471598:	lsl	x0, x0, x1
  47159c:	add	w1, w1, #0x7
  4715a0:	orr	x20, x20, x0
  4715a4:	tbnz	w2, #7, 471590 <_obstack_memory_used@@Base+0x202c>
  4715a8:	cmp	w1, #0x3f
  4715ac:	b.hi	4715c4 <_obstack_memory_used@@Base+0x2060>  // b.pmore
  4715b0:	lsl	x0, x5, x1
  4715b4:	neg	x0, x0
  4715b8:	orr	x0, x20, x0
  4715bc:	tst	x2, #0x40
  4715c0:	csel	x20, x0, x20, ne  // ne = any
  4715c4:	cmp	x24, #0x0
  4715c8:	cbz	x24, 47168c <_obstack_memory_used@@Base+0x2128>
  4715cc:	b.gt	471630 <_obstack_memory_used@@Base+0x20cc>
  4715d0:	ldr	w0, [sp, #132]
  4715d4:	cmp	w0, #0x0
  4715d8:	ldr	w0, [sp, #128]
  4715dc:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4715e0:	ccmp	x6, #0x0, #0x4, ne  // ne = any
  4715e4:	b.ne	471694 <_obstack_memory_used@@Base+0x2130>  // b.any
  4715e8:	ldr	x0, [sp, #216]
  4715ec:	mvn	x8, x24
  4715f0:	mov	x9, #0x0                   	// #0
  4715f4:	mov	w1, #0x0                   	// #0
  4715f8:	add	x8, x0, x8
  4715fc:	nop
  471600:	ldrb	w2, [x8], #1
  471604:	and	x0, x2, #0x7f
  471608:	lsl	x0, x0, x1
  47160c:	add	w1, w1, #0x7
  471610:	orr	x9, x9, x0
  471614:	tbnz	w2, #7, 471600 <_obstack_memory_used@@Base+0x209c>
  471618:	cmp	x9, #0x0
  47161c:	cset	w0, eq  // eq = none
  471620:	cbnz	w0, 47166c <_obstack_memory_used@@Base+0x2108>
  471624:	cbz	x20, 4716c4 <_obstack_memory_used@@Base+0x2160>
  471628:	add	x23, x25, x20
  47162c:	b	471540 <_obstack_memory_used@@Base+0x1fdc>
  471630:	ldr	x0, [sp, #120]
  471634:	mov	x1, x24
  471638:	str	x6, [sp, #136]
  47163c:	bl	470f78 <_obstack_memory_used@@Base+0x1a14>
  471640:	cbz	x0, 47166c <_obstack_memory_used@@Base+0x2108>
  471644:	ldr	x6, [sp, #136]
  471648:	mov	x5, #0x1                   	// #1
  47164c:	cbz	x6, 471624 <_obstack_memory_used@@Base+0x20c0>
  471650:	mov	x1, x6
  471654:	mov	x2, x28
  471658:	bl	470d90 <_obstack_memory_used@@Base+0x182c>
  47165c:	tst	w0, #0xff
  471660:	mov	x5, #0x1                   	// #1
  471664:	ldr	x6, [sp, #136]
  471668:	b.eq	471624 <_obstack_memory_used@@Base+0x20c0>  // b.none
  47166c:	tbnz	w22, #0, 471408 <_obstack_memory_used@@Base+0x1ea4>
  471670:	ldr	w0, [sp, #132]
  471674:	cbnz	w0, 471684 <_obstack_memory_used@@Base+0x2120>
  471678:	ldr	x0, [sp, #104]
  47167c:	cmp	x0, #0x1
  471680:	b.ls	47143c <_obstack_memory_used@@Base+0x1ed8>  // b.plast
  471684:	tbz	w24, #31, 471440 <_obstack_memory_used@@Base+0x1edc>
  471688:	bl	471888 <_obstack_memory_used@@Base+0x2324>
  47168c:	mov	w27, #0x1                   	// #1
  471690:	b	471624 <_obstack_memory_used@@Base+0x20c0>
  471694:	ldr	x0, [sp, #120]
  471698:	mov	x1, x6
  47169c:	ldr	x2, [sp, #160]
  4716a0:	mov	x3, x24
  4716a4:	str	x6, [sp, #136]
  4716a8:	bl	471038 <_obstack_memory_used@@Base+0x1ad4>
  4716ac:	and	w0, w0, #0xff
  4716b0:	eor	w0, w0, #0x1
  4716b4:	mov	x5, #0x1                   	// #1
  4716b8:	ldr	x6, [sp, #136]
  4716bc:	cbz	w0, 471624 <_obstack_memory_used@@Base+0x20c0>
  4716c0:	b	47166c <_obstack_memory_used@@Base+0x2108>
  4716c4:	cbnz	w27, 47148c <_obstack_memory_used@@Base+0x1f28>
  4716c8:	b	471494 <_obstack_memory_used@@Base+0x1f30>
  4716cc:	adrp	x6, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4716d0:	ldr	x6, [x6, #3952]
  4716d4:	b	471534 <_obstack_memory_used@@Base+0x1fd0>
  4716d8:	mov	x0, x21
  4716dc:	ldr	x1, [x0], #32
  4716e0:	tbz	w1, #0, 4716e8 <_obstack_memory_used@@Base+0x2184>
  4716e4:	ldur	x0, [x21, #-80]
  4716e8:	ldur	x6, [x0, #-112]
  4716ec:	str	x0, [sp, #160]
  4716f0:	b	471534 <_obstack_memory_used@@Base+0x1fd0>
  4716f4:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  4716f8:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  4716fc:	nop
  471700:	stp	x29, x30, [sp, #-112]!
  471704:	mov	x29, sp
  471708:	stp	x19, x20, [sp, #16]
  47170c:	mov	x19, x0
  471710:	stp	x21, x22, [sp, #32]
  471714:	str	x23, [sp, #48]
  471718:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  47171c:	ldp	x0, x21, [x19, #-64]
  471720:	ldur	x1, [x19, #-16]
  471724:	str	x1, [sp, #80]
  471728:	ldur	w20, [x19, #-36]
  47172c:	ldur	x19, [x19, #-24]
  471730:	bl	471848 <_obstack_memory_used@@Base+0x22e4>
  471734:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  471738:	bl	471c60 <_obstack_memory_used@@Base+0x26fc>
  47173c:	ldr	x22, [x0]
  471740:	ldr	x0, [x22, #80]
  471744:	tbz	w0, #0, 4717c8 <_obstack_memory_used@@Base+0x2264>
  471748:	ldr	x22, [x22]
  47174c:	add	x23, sp, #0x40
  471750:	mov	x1, x19
  471754:	mov	x2, x23
  471758:	mov	x0, #0x0                   	// #0
  47175c:	bl	471138 <_obstack_memory_used@@Base+0x1bd4>
  471760:	ldur	x1, [x22, #-112]
  471764:	sxtw	x20, w20
  471768:	mov	x3, x20
  47176c:	mov	x2, x22
  471770:	mov	x0, x23
  471774:	bl	471038 <_obstack_memory_used@@Base+0x1ad4>
  471778:	tst	w0, #0xff
  47177c:	b.ne	4717e4 <_obstack_memory_used@@Base+0x2280>  // b.any
  471780:	adrp	x19, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  471784:	mov	x3, x20
  471788:	mov	x0, x23
  47178c:	mov	x2, #0x0                   	// #0
  471790:	ldr	x1, [x19, #4024]
  471794:	bl	471038 <_obstack_memory_used@@Base+0x1ad4>
  471798:	tst	w0, #0xff
  47179c:	b.eq	4717e8 <_obstack_memory_used@@Base+0x2284>  // b.none
  4717a0:	mov	x0, #0x8                   	// #8
  4717a4:	bl	470b48 <_obstack_memory_used@@Base+0x15e4>
  4717a8:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4717ac:	adrp	x2, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4717b0:	ldr	x1, [x19, #4024]
  4717b4:	ldr	x3, [x3, #3944]
  4717b8:	ldr	x2, [x2, #3936]
  4717bc:	add	x3, x3, #0x10
  4717c0:	str	x3, [x0]
  4717c4:	bl	471960 <_obstack_memory_used@@Base+0x23fc>
  4717c8:	add	x22, x22, #0x70
  4717cc:	b	47174c <_obstack_memory_used@@Base+0x21e8>
  4717d0:	mov	x19, x0
  4717d4:	bl	471b90 <_obstack_memory_used@@Base+0x262c>
  4717d8:	bl	471b90 <_obstack_memory_used@@Base+0x262c>
  4717dc:	mov	x0, x19
  4717e0:	bl	47e460 <_obstack_memory_used@@Base+0xeefc>
  4717e4:	bl	4719c0 <_obstack_memory_used@@Base+0x245c>
  4717e8:	mov	x0, x21
  4717ec:	bl	4717f0 <_obstack_memory_used@@Base+0x228c>
  4717f0:	stp	x29, x30, [sp, #-16]!
  4717f4:	mov	x29, sp
  4717f8:	blr	x0
  4717fc:	bl	402650 <abort@plt>
  471800:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  471804:	bl	402650 <abort@plt>
  471808:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47180c:	mov	x2, x0
  471810:	ldr	x1, [x1, #3888]
  471814:	ldaxr	x0, [x1]
  471818:	stlxr	w3, x2, [x1]
  47181c:	cbnz	w3, 471814 <_obstack_memory_used@@Base+0x22b0>
  471820:	ret
  471824:	nop
  471828:	adrp	x0, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47182c:	ldr	x0, [x0, #3888]
  471830:	ldar	x0, [x0]
  471834:	ret
  471838:	stp	x29, x30, [sp, #-16]!
  47183c:	mov	x29, sp
  471840:	bl	471828 <_obstack_memory_used@@Base+0x22c4>
  471844:	bl	4717f0 <_obstack_memory_used@@Base+0x228c>
  471848:	stp	x29, x30, [sp, #-16]!
  47184c:	mov	x29, sp
  471850:	blr	x0
  471854:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471858:	adrp	x1, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47185c:	mov	x2, x0
  471860:	ldr	x1, [x1, #3968]
  471864:	ldaxr	x0, [x1]
  471868:	stlxr	w3, x2, [x1]
  47186c:	cbnz	w3, 471864 <_obstack_memory_used@@Base+0x2300>
  471870:	ret
  471874:	nop
  471878:	adrp	x0, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47187c:	ldr	x0, [x0, #3968]
  471880:	ldar	x0, [x0]
  471884:	ret
  471888:	stp	x29, x30, [sp, #-16]!
  47188c:	mov	x29, sp
  471890:	bl	471878 <_obstack_memory_used@@Base+0x2314>
  471894:	bl	471848 <_obstack_memory_used@@Base+0x22e4>
  471898:	stp	x29, x30, [sp, #-32]!
  47189c:	cmp	w0, #0x1
  4718a0:	mov	x29, sp
  4718a4:	b.hi	4718f0 <_obstack_memory_used@@Base+0x238c>  // b.pmore
  4718a8:	sub	x0, x1, #0x60
  4718ac:	ldaxr	w2, [x0]
  4718b0:	sub	w2, w2, #0x1
  4718b4:	stlxr	w3, w2, [x0]
  4718b8:	cbnz	w3, 4718ac <_obstack_memory_used@@Base+0x2348>
  4718bc:	cbnz	w2, 4718e8 <_obstack_memory_used@@Base+0x2384>
  4718c0:	ldur	x2, [x1, #-72]
  4718c4:	str	x19, [sp, #16]
  4718c8:	add	x19, x1, #0x20
  4718cc:	cbz	x2, 4718d8 <_obstack_memory_used@@Base+0x2374>
  4718d0:	mov	x0, x19
  4718d4:	blr	x2
  4718d8:	mov	x0, x19
  4718dc:	ldr	x19, [sp, #16]
  4718e0:	ldp	x29, x30, [sp], #32
  4718e4:	b	470bb0 <_obstack_memory_used@@Base+0x164c>
  4718e8:	ldp	x29, x30, [sp], #32
  4718ec:	ret
  4718f0:	ldur	x0, [x1, #-56]
  4718f4:	str	x19, [sp, #16]
  4718f8:	bl	4717f0 <_obstack_memory_used@@Base+0x228c>
  4718fc:	nop
  471900:	stp	x29, x30, [sp, #-32]!
  471904:	mov	x29, sp
  471908:	stp	x19, x20, [sp, #16]
  47190c:	mov	x19, x0
  471910:	sub	x20, x0, #0x80
  471914:	stur	wzr, [x0, #-128]
  471918:	stp	x1, x2, [x0, #-112]
  47191c:	bl	471878 <_obstack_memory_used@@Base+0x2314>
  471920:	stur	x0, [x19, #-96]
  471924:	bl	471828 <_obstack_memory_used@@Base+0x22c4>
  471928:	mov	x3, x0
  47192c:	mov	x2, #0x2b00                	// #11008
  471930:	adrp	x1, 471000 <_obstack_memory_used@@Base+0x1a9c>
  471934:	movk	x2, #0x432b, lsl #16
  471938:	add	x1, x1, #0x898
  47193c:	movk	x2, #0x5543, lsl #32
  471940:	stur	x3, [x19, #-88]
  471944:	movk	x2, #0x474e, lsl #48
  471948:	stp	x2, x1, [x19, #-32]
  47194c:	mov	x0, x20
  471950:	ldp	x19, x20, [sp, #16]
  471954:	ldp	x29, x30, [sp], #32
  471958:	ret
  47195c:	nop
  471960:	stp	x29, x30, [sp, #-48]!
  471964:	mov	x29, sp
  471968:	stp	x19, x20, [sp, #16]
  47196c:	mov	x19, x0
  471970:	mov	x20, x1
  471974:	str	x21, [sp, #32]
  471978:	mov	x21, x2
  47197c:	bl	471c88 <_obstack_memory_used@@Base+0x2724>
  471980:	mov	x3, x0
  471984:	mov	x2, x21
  471988:	mov	x1, x20
  47198c:	mov	x0, x19
  471990:	ldr	w4, [x3, #8]
  471994:	add	w4, w4, #0x1
  471998:	str	w4, [x3, #8]
  47199c:	bl	471900 <_obstack_memory_used@@Base+0x239c>
  4719a0:	mov	x19, x0
  4719a4:	mov	w0, #0x1                   	// #1
  4719a8:	str	w0, [x19], #96
  4719ac:	mov	x0, x19
  4719b0:	bl	47e1d0 <_obstack_memory_used@@Base+0xec6c>
  4719b4:	mov	x0, x19
  4719b8:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  4719bc:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  4719c0:	stp	x29, x30, [sp, #-32]!
  4719c4:	mov	x29, sp
  4719c8:	str	x19, [sp, #16]
  4719cc:	bl	471c88 <_obstack_memory_used@@Base+0x2724>
  4719d0:	ldr	w2, [x0, #8]
  4719d4:	ldr	x1, [x0]
  4719d8:	add	w2, w2, #0x1
  4719dc:	str	w2, [x0, #8]
  4719e0:	cbz	x1, 471a1c <_obstack_memory_used@@Base+0x24b8>
  4719e4:	mov	x3, #0xd500                	// #54528
  4719e8:	ldr	x2, [x1, #80]
  4719ec:	movk	x3, #0xbcd4, lsl #16
  4719f0:	movk	x3, #0xaabc, lsl #32
  4719f4:	movk	x3, #0xb8b1, lsl #48
  4719f8:	add	x2, x2, x3
  4719fc:	cmp	x2, #0x1
  471a00:	b.ls	471a20 <_obstack_memory_used@@Base+0x24bc>  // b.plast
  471a04:	str	xzr, [x0]
  471a08:	add	x19, x1, #0x50
  471a0c:	mov	x0, x19
  471a10:	bl	47e570 <_obstack_memory_used@@Base+0xf00c>
  471a14:	mov	x0, x19
  471a18:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  471a1c:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471a20:	ldr	w0, [x1, #40]
  471a24:	neg	w0, w0
  471a28:	str	w0, [x1, #40]
  471a2c:	b	471a08 <_obstack_memory_used@@Base+0x24a4>
  471a30:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  471a34:	mov	x2, x0
  471a38:	add	x1, x1, #0xba0
  471a3c:	ldaxr	x0, [x1]
  471a40:	stlxr	w3, x2, [x1]
  471a44:	cbnz	w3, 471a3c <_obstack_memory_used@@Base+0x24d8>
  471a48:	ret
  471a4c:	nop
  471a50:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  471a54:	add	x0, x0, #0xba0
  471a58:	ldar	x0, [x0]
  471a5c:	ret
  471a60:	stp	x29, x30, [sp, #-16]!
  471a64:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471a68:	add	x1, x1, #0xb08
  471a6c:	mov	x2, #0x1b                  	// #27
  471a70:	mov	x29, sp
  471a74:	mov	w0, #0x2                   	// #2
  471a78:	bl	402630 <write@plt>
  471a7c:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471a80:	stp	x29, x30, [sp, #-16]!
  471a84:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471a88:	add	x1, x1, #0xb28
  471a8c:	mov	x2, #0x1e                  	// #30
  471a90:	mov	x29, sp
  471a94:	mov	w0, #0x2                   	// #2
  471a98:	bl	402630 <write@plt>
  471a9c:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471aa0:	stp	x29, x30, [sp, #-32]!
  471aa4:	mov	x29, sp
  471aa8:	str	x19, [sp, #16]
  471aac:	cbz	x0, 471ad8 <_obstack_memory_used@@Base+0x2574>
  471ab0:	mov	x19, x0
  471ab4:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  471ab8:	mov	x1, #0xd500                	// #54528
  471abc:	movk	x1, #0xbcd4, lsl #16
  471ac0:	ldr	x0, [x19]
  471ac4:	movk	x1, #0xaabc, lsl #32
  471ac8:	movk	x1, #0xb8b1, lsl #48
  471acc:	add	x0, x0, x1
  471ad0:	cmp	x0, #0x1
  471ad4:	b.ls	471adc <_obstack_memory_used@@Base+0x2578>  // b.plast
  471ad8:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471adc:	ldur	x0, [x19, #-56]
  471ae0:	bl	4717f0 <_obstack_memory_used@@Base+0x228c>
  471ae4:	nop
  471ae8:	ldur	x0, [x0, #-8]
  471aec:	ret
  471af0:	stp	x29, x30, [sp, #-32]!
  471af4:	mov	x29, sp
  471af8:	str	x19, [sp, #16]
  471afc:	mov	x19, x0
  471b00:	bl	471c88 <_obstack_memory_used@@Base+0x2724>
  471b04:	mov	x1, x0
  471b08:	mov	x2, x19
  471b0c:	mov	x4, #0xd500                	// #54528
  471b10:	movk	x4, #0xbcd4, lsl #16
  471b14:	movk	x4, #0xaabc, lsl #32
  471b18:	ldr	x3, [x2], #-80
  471b1c:	movk	x4, #0xb8b1, lsl #48
  471b20:	ldr	x0, [x0]
  471b24:	add	x3, x3, x4
  471b28:	cmp	x3, #0x1
  471b2c:	b.ls	471b44 <_obstack_memory_used@@Base+0x25e0>  // b.plast
  471b30:	cbnz	x0, 471b88 <_obstack_memory_used@@Base+0x2624>
  471b34:	str	x2, [x1]
  471b38:	ldr	x19, [sp, #16]
  471b3c:	ldp	x29, x30, [sp], #32
  471b40:	ret
  471b44:	ldur	w3, [x19, #-40]
  471b48:	mov	w5, #0x1                   	// #1
  471b4c:	ldr	w4, [x1, #8]
  471b50:	cmp	w3, #0x0
  471b54:	sub	w5, w5, w3
  471b58:	csinc	w3, w5, w3, lt  // lt = tstop
  471b5c:	stur	w3, [x19, #-40]
  471b60:	sub	w3, w4, #0x1
  471b64:	str	w3, [x1, #8]
  471b68:	cmp	x0, x2
  471b6c:	b.eq	471b78 <_obstack_memory_used@@Base+0x2614>  // b.none
  471b70:	stur	x0, [x19, #-48]
  471b74:	str	x2, [x1]
  471b78:	ldur	x0, [x19, #-8]
  471b7c:	ldr	x19, [sp, #16]
  471b80:	ldp	x29, x30, [sp], #32
  471b84:	ret
  471b88:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471b8c:	nop
  471b90:	stp	x29, x30, [sp, #-16]!
  471b94:	mov	x29, sp
  471b98:	bl	471c60 <_obstack_memory_used@@Base+0x26fc>
  471b9c:	ldr	x1, [x0]
  471ba0:	cbz	x1, 471be0 <_obstack_memory_used@@Base+0x267c>
  471ba4:	mov	x3, #0xd500                	// #54528
  471ba8:	ldr	x2, [x1, #80]
  471bac:	movk	x3, #0xbcd4, lsl #16
  471bb0:	movk	x3, #0xaabc, lsl #32
  471bb4:	movk	x3, #0xb8b1, lsl #48
  471bb8:	add	x2, x2, x3
  471bbc:	cmp	x2, #0x1
  471bc0:	b.hi	471c00 <_obstack_memory_used@@Base+0x269c>  // b.pmore
  471bc4:	ldr	w2, [x1, #40]
  471bc8:	tbnz	w2, #31, 471be8 <_obstack_memory_used@@Base+0x2684>
  471bcc:	subs	w2, w2, #0x1
  471bd0:	b.eq	471c10 <_obstack_memory_used@@Base+0x26ac>  // b.none
  471bd4:	cmn	w2, #0x1
  471bd8:	b.eq	471c24 <_obstack_memory_used@@Base+0x26c0>  // b.none
  471bdc:	str	w2, [x1, #40]
  471be0:	ldp	x29, x30, [sp], #16
  471be4:	ret
  471be8:	adds	w2, w2, #0x1
  471bec:	b.ne	471bdc <_obstack_memory_used@@Base+0x2678>  // b.any
  471bf0:	ldr	x3, [x1, #32]
  471bf4:	str	x3, [x0]
  471bf8:	str	w2, [x1, #40]
  471bfc:	b	471be0 <_obstack_memory_used@@Base+0x267c>
  471c00:	str	xzr, [x0]
  471c04:	add	x0, x1, #0x50
  471c08:	ldp	x29, x30, [sp], #16
  471c0c:	b	47e678 <_obstack_memory_used@@Base+0xf114>
  471c10:	ldr	x2, [x1, #32]
  471c14:	str	x2, [x0]
  471c18:	add	x0, x1, #0x50
  471c1c:	ldp	x29, x30, [sp], #16
  471c20:	b	47e678 <_obstack_memory_used@@Base+0xf114>
  471c24:	bl	471838 <_obstack_memory_used@@Base+0x22d4>
  471c28:	stp	x29, x30, [sp, #-16]!
  471c2c:	mov	x29, sp
  471c30:	bl	471c88 <_obstack_memory_used@@Base+0x2724>
  471c34:	ldr	w0, [x0, #8]
  471c38:	ldp	x29, x30, [sp], #16
  471c3c:	cmp	w0, #0x0
  471c40:	cset	w0, ne  // ne = any
  471c44:	ret
  471c48:	stp	x29, x30, [sp, #-16]!
  471c4c:	mov	x29, sp
  471c50:	bl	471c88 <_obstack_memory_used@@Base+0x2724>
  471c54:	ldr	w0, [x0, #8]
  471c58:	ldp	x29, x30, [sp], #16
  471c5c:	ret
  471c60:	stp	x29, x30, [sp, #-16]!
  471c64:	mrs	x1, tpidr_el0
  471c68:	movz	x0, #0x0, lsl #16
  471c6c:	movk	x0, #0x10
  471c70:	nop
  471c74:	nop
  471c78:	mov	x29, sp
  471c7c:	add	x0, x1, x0
  471c80:	ldp	x29, x30, [sp], #16
  471c84:	ret
  471c88:	stp	x29, x30, [sp, #-16]!
  471c8c:	mrs	x1, tpidr_el0
  471c90:	movz	x0, #0x0, lsl #16
  471c94:	movk	x0, #0x10
  471c98:	nop
  471c9c:	nop
  471ca0:	mov	x29, sp
  471ca4:	add	x0, x1, x0
  471ca8:	ldp	x29, x30, [sp], #16
  471cac:	ret
  471cb0:	stp	x29, x30, [sp, #-64]!
  471cb4:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  471cb8:	mov	x29, sp
  471cbc:	ldrb	w1, [x0, #2984]
  471cc0:	cbnz	w1, 471da8 <_obstack_memory_used@@Base+0x2844>
  471cc4:	mov	w1, #0x1                   	// #1
  471cc8:	strb	w1, [x0, #2984]
  471ccc:	bl	47bde8 <_obstack_memory_used@@Base+0xc884>
  471cd0:	cbz	x0, 471d7c <_obstack_memory_used@@Base+0x2818>
  471cd4:	stp	x19, x20, [sp, #16]
  471cd8:	mov	w4, #0xffffffff            	// #-1
  471cdc:	add	x3, sp, #0x3c
  471ce0:	ldr	x19, [x0, #8]
  471ce4:	stp	x21, x22, [sp, #32]
  471ce8:	adrp	x21, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  471cec:	mov	x2, #0x0                   	// #0
  471cf0:	mov	x1, #0x0                   	// #0
  471cf4:	ldrb	w0, [x19]
  471cf8:	str	w4, [sp, #60]
  471cfc:	cmp	w0, #0x2a
  471d00:	cinc	x19, x19, eq  // eq = none
  471d04:	mov	x0, x19
  471d08:	bl	47bc20 <_obstack_memory_used@@Base+0xc6bc>
  471d0c:	mov	x20, x0
  471d10:	ldr	x22, [x21, #3912]
  471d14:	mov	x1, #0x1                   	// #1
  471d18:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471d1c:	mov	x2, #0x30                  	// #48
  471d20:	add	x0, x0, #0xb68
  471d24:	ldr	x3, [x22]
  471d28:	bl	402770 <fwrite@plt>
  471d2c:	ldr	w0, [sp, #60]
  471d30:	ldr	x1, [x22]
  471d34:	cbz	w0, 471d70 <_obstack_memory_used@@Base+0x280c>
  471d38:	mov	x0, x19
  471d3c:	bl	402340 <fputs@plt>
  471d40:	ldr	x3, [x21, #3912]
  471d44:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471d48:	mov	x2, #0x2                   	// #2
  471d4c:	add	x0, x0, #0xba0
  471d50:	mov	x1, #0x1                   	// #1
  471d54:	ldr	x3, [x3]
  471d58:	bl	402770 <fwrite@plt>
  471d5c:	ldr	w0, [sp, #60]
  471d60:	cbnz	w0, 471d6c <_obstack_memory_used@@Base+0x2808>
  471d64:	mov	x0, x20
  471d68:	bl	402730 <free@plt>
  471d6c:	bl	4719c0 <_obstack_memory_used@@Base+0x245c>
  471d70:	mov	x0, x20
  471d74:	bl	402340 <fputs@plt>
  471d78:	b	471d40 <_obstack_memory_used@@Base+0x27dc>
  471d7c:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  471d80:	mov	x2, #0x2d                  	// #45
  471d84:	mov	x1, #0x1                   	// #1
  471d88:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471d8c:	ldr	x3, [x3, #3912]
  471d90:	add	x0, x0, #0xba8
  471d94:	ldr	x3, [x3]
  471d98:	bl	402770 <fwrite@plt>
  471d9c:	stp	x19, x20, [sp, #16]
  471da0:	stp	x21, x22, [sp, #32]
  471da4:	bl	402650 <abort@plt>
  471da8:	adrp	x3, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  471dac:	mov	x2, #0x1d                  	// #29
  471db0:	mov	x1, #0x1                   	// #1
  471db4:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471db8:	ldr	x3, [x3, #3912]
  471dbc:	add	x0, x0, #0xb48
  471dc0:	stp	x19, x20, [sp, #16]
  471dc4:	ldr	x3, [x3]
  471dc8:	stp	x21, x22, [sp, #32]
  471dcc:	bl	402770 <fwrite@plt>
  471dd0:	bl	402650 <abort@plt>
  471dd4:	mov	x19, x1
  471dd8:	cmp	x1, #0x1
  471ddc:	b.ne	471e38 <_obstack_memory_used@@Base+0x28d4>  // b.any
  471de0:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  471de4:	ldr	x1, [x0]
  471de8:	ldr	x1, [x1, #16]
  471dec:	blr	x1
  471df0:	mov	x20, x0
  471df4:	ldr	x3, [x21, #3912]
  471df8:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471dfc:	mov	x1, x19
  471e00:	add	x0, x0, #0xbd8
  471e04:	mov	x2, #0xb                   	// #11
  471e08:	ldr	x3, [x3]
  471e0c:	bl	402770 <fwrite@plt>
  471e10:	ldr	x1, [x21, #3912]
  471e14:	mov	x0, x20
  471e18:	ldr	x1, [x1]
  471e1c:	bl	402340 <fputs@plt>
  471e20:	ldr	x21, [x21, #3912]
  471e24:	mov	w0, #0xa                   	// #10
  471e28:	ldr	x1, [x21]
  471e2c:	bl	402400 <fputc@plt>
  471e30:	bl	471b90 <_obstack_memory_used@@Base+0x262c>
  471e34:	bl	402650 <abort@plt>
  471e38:	bl	471af0 <_obstack_memory_used@@Base+0x258c>
  471e3c:	bl	471b90 <_obstack_memory_used@@Base+0x262c>
  471e40:	bl	402650 <abort@plt>
  471e44:	mov	x19, x0
  471e48:	bl	471b90 <_obstack_memory_used@@Base+0x262c>
  471e4c:	mov	x0, x19
  471e50:	bl	47e460 <_obstack_memory_used@@Base+0xeefc>
  471e54:	nop
  471e58:	sub	w5, w1, #0x1
  471e5c:	mov	x4, x0
  471e60:	cmp	w5, #0x4f
  471e64:	b.ls	471e70 <_obstack_memory_used@@Base+0x290c>  // b.plast
  471e68:	mov	x0, #0x0                   	// #0
  471e6c:	ret
  471e70:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471e74:	add	x0, x0, #0xbe4
  471e78:	ldrb	w0, [x0, w5, uxtw]
  471e7c:	adr	x5, 471e88 <_obstack_memory_used@@Base+0x2924>
  471e80:	add	x0, x5, w0, sxtb #2
  471e84:	br	x0
  471e88:	cbz	x3, 471e68 <_obstack_memory_used@@Base+0x2904>
  471e8c:	ldp	w0, w5, [x4, #40]
  471e90:	cmp	w0, w5
  471e94:	b.ge	471e68 <_obstack_memory_used@@Base+0x2904>  // b.tcont
  471e98:	mov	w5, #0x18                  	// #24
  471e9c:	add	w7, w0, #0x1
  471ea0:	ldr	x6, [x4, #32]
  471ea4:	smull	x5, w0, w5
  471ea8:	add	x0, x6, x5
  471eac:	str	wzr, [x0, #4]
  471eb0:	str	w7, [x4, #40]
  471eb4:	str	w1, [x6, x5]
  471eb8:	stp	x2, x3, [x0, #8]
  471ebc:	ret
  471ec0:	cbnz	x2, 471e8c <_obstack_memory_used@@Base+0x2928>
  471ec4:	mov	x0, #0x0                   	// #0
  471ec8:	b	471e6c <_obstack_memory_used@@Base+0x2908>
  471ecc:	cmp	x2, #0x0
  471ed0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  471ed4:	b.ne	471e8c <_obstack_memory_used@@Base+0x2928>  // b.any
  471ed8:	mov	x0, #0x0                   	// #0
  471edc:	b	471e6c <_obstack_memory_used@@Base+0x2908>
  471ee0:	ldr	x3, [x0, #24]
  471ee4:	mov	x2, x1
  471ee8:	mov	w4, #0x4f                  	// #79
  471eec:	ldrb	w1, [x3]
  471ef0:	cmp	w1, #0x52
  471ef4:	ccmp	w1, w4, #0x4, ne  // ne = any
  471ef8:	b.ne	471f24 <_obstack_memory_used@@Base+0x29c0>  // b.any
  471efc:	ldr	w5, [x0, #72]
  471f00:	cmp	w1, #0x52
  471f04:	mov	w1, #0x20                  	// #32
  471f08:	add	w4, w5, #0x3
  471f0c:	b.eq	471f2c <_obstack_memory_used@@Base+0x29c8>  // b.none
  471f10:	add	x3, x3, #0x1
  471f14:	str	x3, [x0, #24]
  471f18:	str	w4, [x0, #72]
  471f1c:	mov	x3, #0x0                   	// #0
  471f20:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  471f24:	mov	x0, x2
  471f28:	ret
  471f2c:	add	w4, w5, #0x2
  471f30:	add	x3, x3, #0x1
  471f34:	str	x3, [x0, #24]
  471f38:	mov	w1, #0x1f                  	// #31
  471f3c:	str	w4, [x0, #72]
  471f40:	mov	x3, #0x0                   	// #0
  471f44:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  471f48:	cbz	x1, 472028 <_obstack_memory_used@@Base+0x2ac4>
  471f4c:	stp	x29, x30, [sp, #-32]!
  471f50:	mov	x29, sp
  471f54:	stp	x19, x20, [sp, #16]
  471f58:	mov	x20, x0
  471f5c:	mov	x19, x1
  471f60:	adrp	x0, 492000 <_obstack_memory_used@@Base+0x22a9c>
  471f64:	add	x0, x0, #0xc34
  471f68:	ldr	w1, [x19]
  471f6c:	sub	w1, w1, #0x1
  471f70:	cmp	w1, #0x4f
  471f74:	b.ls	471f84 <_obstack_memory_used@@Base+0x2a20>  // b.plast
  471f78:	ldp	x19, x20, [sp, #16]
  471f7c:	ldp	x29, x30, [sp], #32
  471f80:	ret
  471f84:	ldrb	w1, [x0, w1, uxtw]
  471f88:	adr	x2, 471f94 <_obstack_memory_used@@Base+0x2a30>
  471f8c:	add	x1, x2, w1, sxtb #2
  471f90:	br	x1
  471f94:	ldr	x0, [x19, #8]
  471f98:	ldr	w0, [x0]
  471f9c:	cmp	w0, #0x5
  471fa0:	b.ne	471fb0 <_obstack_memory_used@@Base+0x2a4c>  // b.any
  471fa4:	ldr	w0, [x20, #348]
  471fa8:	add	w0, w0, #0x1
  471fac:	str	w0, [x20, #348]
  471fb0:	ldr	w0, [x20, #308]
  471fb4:	cmp	w0, #0x800
  471fb8:	b.gt	471f78 <_obstack_memory_used@@Base+0x2a14>
  471fbc:	ldr	x1, [x19, #8]
  471fc0:	add	w0, w0, #0x1
  471fc4:	str	w0, [x20, #308]
  471fc8:	mov	x0, x20
  471fcc:	bl	471f48 <_obstack_memory_used@@Base+0x29e4>
  471fd0:	ldr	x1, [x19, #16]
  471fd4:	mov	x0, x20
  471fd8:	bl	471f48 <_obstack_memory_used@@Base+0x29e4>
  471fdc:	ldr	w0, [x20, #308]
  471fe0:	sub	w0, w0, #0x1
  471fe4:	str	w0, [x20, #308]
  471fe8:	ldp	x19, x20, [sp, #16]
  471fec:	ldp	x29, x30, [sp], #32
  471ff0:	ret
  471ff4:	ldr	x19, [x19, #8]
  471ff8:	cbnz	x19, 471f68 <_obstack_memory_used@@Base+0x2a04>
  471ffc:	b	471f78 <_obstack_memory_used@@Base+0x2a14>
  472000:	ldr	x19, [x19, #16]
  472004:	cbnz	x19, 471f68 <_obstack_memory_used@@Base+0x2a04>
  472008:	b	471f78 <_obstack_memory_used@@Base+0x2a14>
  47200c:	ldr	w0, [x20, #364]
  472010:	add	w0, w0, #0x1
  472014:	str	w0, [x20, #364]
  472018:	ldr	w0, [x20, #308]
  47201c:	cmp	w0, #0x800
  472020:	b.gt	471f78 <_obstack_memory_used@@Base+0x2a14>
  472024:	b	471fbc <_obstack_memory_used@@Base+0x2a58>
  472028:	ret
  47202c:	nop
  472030:	cbz	x2, 4720d0 <_obstack_memory_used@@Base+0x2b6c>
  472034:	stp	x29, x30, [sp, #-48]!
  472038:	mov	x29, sp
  47203c:	stp	x19, x20, [sp, #16]
  472040:	mov	x20, x1
  472044:	mov	x19, x0
  472048:	stp	x21, x22, [sp, #32]
  47204c:	add	x22, x1, x2
  472050:	ldr	x1, [x0, #256]
  472054:	b	472078 <_obstack_memory_used@@Base+0x2b14>
  472058:	mov	x0, x1
  47205c:	add	x1, x1, #0x1
  472060:	str	x1, [x19, #256]
  472064:	add	x20, x20, #0x1
  472068:	cmp	x20, x22
  47206c:	strb	w21, [x19, x0]
  472070:	strb	w21, [x19, #264]
  472074:	b.eq	4720c0 <_obstack_memory_used@@Base+0x2b5c>  // b.none
  472078:	ldrb	w21, [x20]
  47207c:	cmp	x1, #0xff
  472080:	b.ne	472058 <_obstack_memory_used@@Base+0x2af4>  // b.any
  472084:	ldp	x3, x2, [x19, #272]
  472088:	strb	wzr, [x19, #255]
  47208c:	mov	x0, x19
  472090:	add	x20, x20, #0x1
  472094:	blr	x3
  472098:	ldr	x2, [x19, #320]
  47209c:	mov	x0, #0x0                   	// #0
  4720a0:	mov	x1, #0x1                   	// #1
  4720a4:	str	x1, [x19, #256]
  4720a8:	add	x2, x2, x1
  4720ac:	str	x2, [x19, #320]
  4720b0:	strb	w21, [x19, x0]
  4720b4:	cmp	x20, x22
  4720b8:	strb	w21, [x19, #264]
  4720bc:	b.ne	472078 <_obstack_memory_used@@Base+0x2b14>  // b.any
  4720c0:	ldp	x19, x20, [sp, #16]
  4720c4:	ldp	x21, x22, [sp, #32]
  4720c8:	ldp	x29, x30, [sp], #48
  4720cc:	ret
  4720d0:	ret
  4720d4:	nop
  4720d8:	ldr	x3, [x0]
  4720dc:	mov	x6, x0
  4720e0:	ldrb	w4, [x3]
  4720e4:	cmp	w4, #0x6e
  4720e8:	b.eq	472174 <_obstack_memory_used@@Base+0x2c10>  // b.none
  4720ec:	sub	w0, w4, #0x30
  4720f0:	and	w0, w0, #0xff
  4720f4:	cmp	w0, #0x9
  4720f8:	b.hi	47219c <_obstack_memory_used@@Base+0x2c38>  // b.pmore
  4720fc:	mov	w9, #0x0                   	// #0
  472100:	mov	w8, #0xcccd                	// #52429
  472104:	add	x3, x3, #0x1
  472108:	mov	w0, #0x0                   	// #0
  47210c:	mov	w7, #0x7fffffff            	// #2147483647
  472110:	movk	w8, #0xcccc, lsl #16
  472114:	b	472128 <_obstack_memory_used@@Base+0x2bc4>
  472118:	umull	x1, w1, w8
  47211c:	lsr	x1, x1, #35
  472120:	cmp	w1, w0
  472124:	b.lt	47216c <_obstack_memory_used@@Base+0x2c08>  // b.tstop
  472128:	str	x3, [x6]
  47212c:	add	w0, w0, w0, lsl #2
  472130:	add	x3, x3, #0x1
  472134:	ldurb	w1, [x3, #-1]
  472138:	add	w5, w4, w0, lsl #1
  47213c:	sub	w0, w5, #0x30
  472140:	sub	w2, w1, #0x30
  472144:	mov	w4, w1
  472148:	sub	w1, w7, w2
  47214c:	and	w2, w2, #0xff
  472150:	cmp	w2, #0x9
  472154:	b.ls	472118 <_obstack_memory_used@@Base+0x2bb4>  // b.plast
  472158:	cmp	w9, #0x0
  47215c:	mov	w1, #0x30                  	// #48
  472160:	sub	w5, w1, w5
  472164:	csel	w0, w5, w0, ne  // ne = any
  472168:	ret
  47216c:	mov	w0, #0xffffffff            	// #-1
  472170:	ret
  472174:	add	x1, x3, #0x1
  472178:	str	x1, [x0]
  47217c:	ldrb	w4, [x3, #1]
  472180:	sub	w0, w4, #0x30
  472184:	and	w0, w0, #0xff
  472188:	cmp	w0, #0x9
  47218c:	b.hi	47219c <_obstack_memory_used@@Base+0x2c38>  // b.pmore
  472190:	mov	x3, x1
  472194:	mov	w9, #0x1                   	// #1
  472198:	b	472100 <_obstack_memory_used@@Base+0x2b9c>
  47219c:	mov	w0, #0x0                   	// #0
  4721a0:	ret
  4721a4:	nop
  4721a8:	mov	x1, x0
  4721ac:	ldr	w0, [x0, #40]
  4721b0:	ldr	w2, [x1, #44]
  4721b4:	cmp	w0, w2
  4721b8:	b.ge	472204 <_obstack_memory_used@@Base+0x2ca0>  // b.tcont
  4721bc:	stp	x29, x30, [sp, #-16]!
  4721c0:	mov	w2, #0x18                  	// #24
  4721c4:	add	w5, w0, #0x1
  4721c8:	mov	x29, sp
  4721cc:	ldr	x3, [x1, #32]
  4721d0:	smull	x2, w0, w2
  4721d4:	mov	w4, #0x42                  	// #66
  4721d8:	add	x0, x1, #0x18
  4721dc:	add	x10, x3, x2
  4721e0:	str	wzr, [x10, #4]
  4721e4:	str	w5, [x1, #40]
  4721e8:	str	w4, [x3, x2]
  4721ec:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4721f0:	sxtw	x0, w0
  4721f4:	str	x0, [x10, #8]
  4721f8:	mov	x0, x10
  4721fc:	ldp	x29, x30, [sp], #16
  472200:	ret
  472204:	mov	x10, #0x0                   	// #0
  472208:	mov	x0, x10
  47220c:	ret
  472210:	ldr	x1, [x0, #24]
  472214:	mov	x10, x0
  472218:	ldrb	w0, [x1]
  47221c:	cmp	w0, #0x5f
  472220:	b.eq	472264 <_obstack_memory_used@@Base+0x2d00>  // b.none
  472224:	cmp	w0, #0x6e
  472228:	b.eq	47227c <_obstack_memory_used@@Base+0x2d18>  // b.none
  47222c:	stp	x29, x30, [sp, #-16]!
  472230:	add	x0, x10, #0x18
  472234:	mov	x29, sp
  472238:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  47223c:	adds	w0, w0, #0x1
  472240:	b.mi	472274 <_obstack_memory_used@@Base+0x2d10>  // b.first
  472244:	ldr	x1, [x10, #24]
  472248:	ldrb	w2, [x1]
  47224c:	cmp	w2, #0x5f
  472250:	b.ne	472274 <_obstack_memory_used@@Base+0x2d10>  // b.any
  472254:	add	x1, x1, #0x1
  472258:	str	x1, [x10, #24]
  47225c:	ldp	x29, x30, [sp], #16
  472260:	ret
  472264:	add	x1, x1, #0x1
  472268:	mov	w0, #0x0                   	// #0
  47226c:	str	x1, [x10, #24]
  472270:	ret
  472274:	mov	w0, #0xffffffff            	// #-1
  472278:	b	47225c <_obstack_memory_used@@Base+0x2cf8>
  47227c:	mov	w0, #0xffffffff            	// #-1
  472280:	ret
  472284:	nop
  472288:	ldr	x1, [x0, #24]
  47228c:	ldrb	w2, [x1]
  472290:	cmp	w2, #0x54
  472294:	b.ne	472300 <_obstack_memory_used@@Base+0x2d9c>  // b.any
  472298:	stp	x29, x30, [sp, #-16]!
  47229c:	add	x1, x1, #0x1
  4722a0:	mov	x11, x0
  4722a4:	mov	x29, sp
  4722a8:	str	x1, [x0, #24]
  4722ac:	bl	472210 <_obstack_memory_used@@Base+0x2cac>
  4722b0:	tbnz	w0, #31, 4722f4 <_obstack_memory_used@@Base+0x2d90>
  4722b4:	ldp	w1, w2, [x11, #40]
  4722b8:	cmp	w1, w2
  4722bc:	b.ge	4722f4 <_obstack_memory_used@@Base+0x2d90>  // b.tcont
  4722c0:	mov	w2, #0x18                  	// #24
  4722c4:	add	w5, w1, #0x1
  4722c8:	ldr	x3, [x11, #32]
  4722cc:	smull	x2, w1, w2
  4722d0:	sxtw	x1, w0
  4722d4:	mov	w4, #0x5                   	// #5
  4722d8:	add	x0, x3, x2
  4722dc:	str	wzr, [x0, #4]
  4722e0:	str	w5, [x11, #40]
  4722e4:	str	w4, [x3, x2]
  4722e8:	str	x1, [x0, #8]
  4722ec:	ldp	x29, x30, [sp], #16
  4722f0:	ret
  4722f4:	mov	x0, #0x0                   	// #0
  4722f8:	ldp	x29, x30, [sp], #16
  4722fc:	ret
  472300:	mov	x0, #0x0                   	// #0
  472304:	ret
  472308:	mov	x10, x0
  47230c:	stp	x29, x30, [sp, #-16]!
  472310:	add	x0, x0, #0x18
  472314:	mov	x29, sp
  472318:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  47231c:	cmp	w0, #0x0
  472320:	b.le	472418 <_obstack_memory_used@@Base+0x2eb4>
  472324:	mov	w1, w0
  472328:	sxtw	x3, w0
  47232c:	ldr	x0, [x10, #8]
  472330:	ldr	x2, [x10, #24]
  472334:	sub	x0, x0, x2
  472338:	cmp	x0, w1, sxtw
  47233c:	b.lt	472410 <_obstack_memory_used@@Base+0x2eac>  // b.tstop
  472340:	ldr	w0, [x10, #16]
  472344:	add	x3, x2, x3
  472348:	str	x3, [x10, #24]
  47234c:	tbz	w0, #2, 47235c <_obstack_memory_used@@Base+0x2df8>
  472350:	ldrb	w0, [x2, w1, sxtw]
  472354:	cmp	w0, #0x24
  472358:	b.eq	472424 <_obstack_memory_used@@Base+0x2ec0>  // b.none
  47235c:	ldp	w0, w3, [x10, #40]
  472360:	cmp	w1, #0x9
  472364:	b.gt	4723a0 <_obstack_memory_used@@Base+0x2e3c>
  472368:	cmp	w3, w0
  47236c:	b.le	472410 <_obstack_memory_used@@Base+0x2eac>
  472370:	ldr	x4, [x10, #32]
  472374:	mov	w5, #0x18                  	// #24
  472378:	add	w3, w0, #0x1
  47237c:	smaddl	x0, w0, w5, x4
  472380:	str	wzr, [x0, #4]
  472384:	str	w3, [x10, #40]
  472388:	cbz	x2, 472410 <_obstack_memory_used@@Base+0x2eac>
  47238c:	stp	xzr, x2, [x0]
  472390:	str	w1, [x0, #16]
  472394:	str	x0, [x10, #64]
  472398:	ldp	x29, x30, [sp], #16
  47239c:	ret
  4723a0:	mov	x4, #0x475f                	// #18271
  4723a4:	ldr	x5, [x2]
  4723a8:	movk	x4, #0x4f4c, lsl #16
  4723ac:	movk	x4, #0x4142, lsl #32
  4723b0:	movk	x4, #0x5f4c, lsl #48
  4723b4:	cmp	x5, x4
  4723b8:	b.ne	4723e4 <_obstack_memory_used@@Base+0x2e80>  // b.any
  4723bc:	ldrb	w4, [x2, #8]
  4723c0:	mov	w6, #0x5f                  	// #95
  4723c4:	mov	w5, #0x24                  	// #36
  4723c8:	cmp	w4, #0x2e
  4723cc:	ccmp	w4, w6, #0x4, ne  // ne = any
  4723d0:	ccmp	w4, w5, #0x4, ne  // ne = any
  4723d4:	b.ne	4723e4 <_obstack_memory_used@@Base+0x2e80>  // b.any
  4723d8:	ldrb	w4, [x2, #9]
  4723dc:	cmp	w4, #0x4e
  4723e0:	b.eq	47243c <_obstack_memory_used@@Base+0x2ed8>  // b.none
  4723e4:	cmp	w3, w0
  4723e8:	b.le	472410 <_obstack_memory_used@@Base+0x2eac>
  4723ec:	ldr	x4, [x10, #32]
  4723f0:	mov	w5, #0x18                  	// #24
  4723f4:	add	w3, w0, #0x1
  4723f8:	smaddl	x0, w0, w5, x4
  4723fc:	str	wzr, [x0, #4]
  472400:	str	w3, [x10, #40]
  472404:	stp	xzr, x2, [x0]
  472408:	str	w1, [x0, #16]
  47240c:	b	472394 <_obstack_memory_used@@Base+0x2e30>
  472410:	mov	x0, #0x0                   	// #0
  472414:	b	472394 <_obstack_memory_used@@Base+0x2e30>
  472418:	mov	x0, #0x0                   	// #0
  47241c:	ldp	x29, x30, [sp], #16
  472420:	ret
  472424:	add	x3, x3, #0x1
  472428:	str	x3, [x10, #24]
  47242c:	cmp	w1, #0x9
  472430:	ldp	w0, w3, [x10, #40]
  472434:	b.le	472368 <_obstack_memory_used@@Base+0x2e04>
  472438:	b	4723a0 <_obstack_memory_used@@Base+0x2e3c>
  47243c:	ldr	w2, [x10, #72]
  472440:	cmp	w3, w0
  472444:	add	w2, w2, #0x16
  472448:	sub	w1, w2, w1
  47244c:	str	w1, [x10, #72]
  472450:	b.le	472410 <_obstack_memory_used@@Base+0x2eac>
  472454:	mov	w1, #0x18                  	// #24
  472458:	add	w2, w0, #0x1
  47245c:	ldr	x3, [x10, #32]
  472460:	smull	x1, w0, w1
  472464:	str	w2, [x10, #40]
  472468:	mov	w4, #0x15                  	// #21
  47246c:	add	x0, x3, x1
  472470:	adrp	x2, 492000 <_obstack_memory_used@@Base+0x22a9c>
  472474:	add	x2, x2, #0xe60
  472478:	str	xzr, [x3, x1]
  47247c:	str	x2, [x0, #8]
  472480:	str	w4, [x0, #16]
  472484:	b	472394 <_obstack_memory_used@@Base+0x2e30>
  472488:	ldr	x3, [x0, #24]
  47248c:	mov	x11, x0
  472490:	ldr	x13, [x0, #64]
  472494:	mov	x12, x1
  472498:	ldrb	w0, [x3]
  47249c:	cmp	w0, #0x42
  4724a0:	b.ne	4724f8 <_obstack_memory_used@@Base+0x2f94>  // b.any
  4724a4:	stp	x29, x30, [sp, #-16]!
  4724a8:	mov	x29, sp
  4724ac:	nop
  4724b0:	add	x3, x3, #0x1
  4724b4:	str	x3, [x11, #24]
  4724b8:	mov	x0, x11
  4724bc:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  4724c0:	mov	x3, x0
  4724c4:	mov	x2, x12
  4724c8:	mov	x0, x11
  4724cc:	mov	w1, #0x4c                  	// #76
  4724d0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4724d4:	ldr	x3, [x11, #24]
  4724d8:	mov	x12, x0
  4724dc:	ldrb	w0, [x3]
  4724e0:	cmp	w0, #0x42
  4724e4:	b.eq	4724b0 <_obstack_memory_used@@Base+0x2f4c>  // b.none
  4724e8:	str	x13, [x11, #64]
  4724ec:	mov	x0, x12
  4724f0:	ldp	x29, x30, [sp], #16
  4724f4:	ret
  4724f8:	mov	x0, x1
  4724fc:	str	x13, [x11, #64]
  472500:	ret
  472504:	nop
  472508:	mov	x14, x0
  47250c:	ldr	x0, [x0, #24]
  472510:	ldrb	w2, [x0]
  472514:	cmp	w2, #0x53
  472518:	b.ne	472588 <_obstack_memory_used@@Base+0x3024>  // b.any
  47251c:	add	x2, x0, #0x1
  472520:	str	x2, [x14, #24]
  472524:	ldrb	w2, [x0, #1]
  472528:	cbnz	w2, 472590 <_obstack_memory_used@@Base+0x302c>
  47252c:	ldr	w0, [x14, #16]
  472530:	and	w1, w1, #0x1
  472534:	ands	w3, w0, #0x8
  472538:	ubfx	x4, x0, #3, #1
  47253c:	csel	w1, w1, wzr, eq  // eq = none
  472540:	cbz	w1, 47255c <_obstack_memory_used@@Base+0x2ff8>
  472544:	ldr	x0, [x14, #24]
  472548:	ldrb	w0, [x0]
  47254c:	sub	w0, w0, #0x43
  472550:	and	w0, w0, #0xff
  472554:	cmp	w0, #0x1
  472558:	csinc	w4, w4, wzr, hi  // hi = pmore
  47255c:	adrp	x0, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  472560:	add	x0, x0, #0xdf0
  472564:	add	x3, x0, #0x188
  472568:	mov	w1, #0x74                  	// #116
  47256c:	b	472574 <_obstack_memory_used@@Base+0x3010>
  472570:	ldrb	w1, [x0]
  472574:	cmp	w1, w2
  472578:	b.eq	472664 <_obstack_memory_used@@Base+0x3100>  // b.none
  47257c:	add	x0, x0, #0x38
  472580:	cmp	x0, x3
  472584:	b.ne	472570 <_obstack_memory_used@@Base+0x300c>  // b.any
  472588:	mov	x0, #0x0                   	// #0
  47258c:	ret
  472590:	add	x2, x0, #0x2
  472594:	str	x2, [x14, #24]
  472598:	ldrb	w2, [x0, #1]
  47259c:	sub	w5, w2, #0x30
  4725a0:	cmp	w2, #0x5f
  4725a4:	and	w0, w5, #0xff
  4725a8:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  4725ac:	b.hi	4725d4 <_obstack_memory_used@@Base+0x3070>  // b.pmore
  4725b0:	cmp	w2, #0x5f
  4725b4:	mov	w1, #0x0                   	// #0
  4725b8:	b.ne	4725e8 <_obstack_memory_used@@Base+0x3084>  // b.any
  4725bc:	ldr	w0, [x14, #56]
  4725c0:	cmp	w0, w1
  4725c4:	b.ls	472588 <_obstack_memory_used@@Base+0x3024>  // b.plast
  4725c8:	ldr	x0, [x14, #48]
  4725cc:	ldr	x0, [x0, w1, uxtw #3]
  4725d0:	ret
  4725d4:	sub	w0, w2, #0x41
  4725d8:	and	w0, w0, #0xff
  4725dc:	cmp	w0, #0x19
  4725e0:	b.hi	47252c <_obstack_memory_used@@Base+0x2fc8>  // b.pmore
  4725e4:	nop
  4725e8:	mov	w3, #0x0                   	// #0
  4725ec:	nop
  4725f0:	add	w1, w3, w3, lsl #3
  4725f4:	sub	w6, w2, #0x41
  4725f8:	mov	w4, w1
  4725fc:	and	w5, w5, #0xff
  472600:	add	w1, w2, w1, lsl #2
  472604:	and	w6, w6, #0xff
  472608:	sub	w1, w1, #0x37
  47260c:	add	w2, w2, w4, lsl #2
  472610:	cmp	w5, #0x9
  472614:	b.hi	472658 <_obstack_memory_used@@Base+0x30f4>  // b.pmore
  472618:	sub	w1, w2, #0x30
  47261c:	cmp	w3, w1
  472620:	b.hi	472588 <_obstack_memory_used@@Base+0x3024>  // b.pmore
  472624:	ldr	x4, [x14, #24]
  472628:	mov	w3, w1
  47262c:	add	x0, x4, #0x1
  472630:	ldrb	w2, [x4]
  472634:	cbz	w2, 472648 <_obstack_memory_used@@Base+0x30e4>
  472638:	str	x0, [x14, #24]
  47263c:	ldrb	w2, [x4]
  472640:	cmp	w2, #0x5f
  472644:	b.eq	472650 <_obstack_memory_used@@Base+0x30ec>  // b.none
  472648:	sub	w5, w2, #0x30
  47264c:	b	4725f0 <_obstack_memory_used@@Base+0x308c>
  472650:	add	w1, w1, #0x1
  472654:	b	4725bc <_obstack_memory_used@@Base+0x3058>
  472658:	cmp	w6, #0x19
  47265c:	b.ls	47261c <_obstack_memory_used@@Base+0x30b8>  // b.plast
  472660:	b	472588 <_obstack_memory_used@@Base+0x3024>
  472664:	ldr	x5, [x0, #40]
  472668:	ldp	w1, w3, [x14, #40]
  47266c:	cbz	x5, 4726a8 <_obstack_memory_used@@Base+0x3144>
  472670:	ldr	w9, [x0, #48]
  472674:	cmp	w3, w1
  472678:	b.le	472760 <_obstack_memory_used@@Base+0x31fc>
  47267c:	mov	w8, #0x18                  	// #24
  472680:	ldr	x7, [x14, #32]
  472684:	smull	x6, w1, w8
  472688:	add	w1, w1, #0x1
  47268c:	add	x2, x7, x6
  472690:	str	wzr, [x2, #4]
  472694:	str	w1, [x14, #40]
  472698:	str	w8, [x7, x6]
  47269c:	str	x5, [x2, #8]
  4726a0:	str	w9, [x2, #16]
  4726a4:	str	x2, [x14, #64]
  4726a8:	cbz	w4, 472704 <_obstack_memory_used@@Base+0x31a0>
  4726ac:	ldr	w2, [x0, #32]
  4726b0:	ldr	x5, [x0, #24]
  4726b4:	cmp	w1, w3
  4726b8:	ldr	w0, [x14, #72]
  4726bc:	add	w0, w0, w2
  4726c0:	str	w0, [x14, #72]
  4726c4:	b.ge	472758 <_obstack_memory_used@@Base+0x31f4>  // b.tcont
  4726c8:	mov	w4, #0x18                  	// #24
  4726cc:	add	w6, w1, #0x1
  4726d0:	ldr	x3, [x14, #32]
  4726d4:	smull	x1, w1, w4
  4726d8:	add	x0, x3, x1
  4726dc:	str	wzr, [x0, #4]
  4726e0:	str	w6, [x14, #40]
  4726e4:	str	w4, [x3, x1]
  4726e8:	str	x5, [x0, #8]
  4726ec:	str	w2, [x0, #16]
  4726f0:	ldr	x1, [x14, #24]
  4726f4:	ldrb	w1, [x1]
  4726f8:	cmp	w1, #0x42
  4726fc:	b.eq	472710 <_obstack_memory_used@@Base+0x31ac>  // b.none
  472700:	ret
  472704:	ldr	w2, [x0, #16]
  472708:	ldr	x5, [x0, #8]
  47270c:	b	4726b4 <_obstack_memory_used@@Base+0x3150>
  472710:	stp	x29, x30, [sp, #-16]!
  472714:	mov	x1, x0
  472718:	mov	x0, x14
  47271c:	mov	x29, sp
  472720:	bl	472488 <_obstack_memory_used@@Base+0x2f24>
  472724:	cbz	x0, 47274c <_obstack_memory_used@@Base+0x31e8>
  472728:	ldp	w1, w2, [x14, #56]
  47272c:	cmp	w1, w2
  472730:	b.ge	47274c <_obstack_memory_used@@Base+0x31e8>  // b.tcont
  472734:	ldr	x3, [x14, #48]
  472738:	add	w2, w1, #0x1
  47273c:	str	x0, [x3, w1, sxtw #3]
  472740:	str	w2, [x14, #56]
  472744:	ldp	x29, x30, [sp], #16
  472748:	ret
  47274c:	mov	x0, #0x0                   	// #0
  472750:	ldp	x29, x30, [sp], #16
  472754:	ret
  472758:	mov	x0, #0x0                   	// #0
  47275c:	b	4726f0 <_obstack_memory_used@@Base+0x318c>
  472760:	mov	x2, #0x0                   	// #0
  472764:	str	x2, [x14, #64]
  472768:	b	4726a8 <_obstack_memory_used@@Base+0x3144>
  47276c:	nop
  472770:	mov	x10, x0
  472774:	cbnz	w1, 472790 <_obstack_memory_used@@Base+0x322c>
  472778:	ldr	x0, [x0, #24]
  47277c:	ldrb	w1, [x0]
  472780:	cbz	w1, 4727d0 <_obstack_memory_used@@Base+0x326c>
  472784:	add	x1, x0, #0x1
  472788:	str	x1, [x10, #24]
  47278c:	ldrb	w1, [x0]
  472790:	stp	x29, x30, [sp, #-16]!
  472794:	cmp	w1, #0x68
  472798:	mov	x29, sp
  47279c:	b.eq	47280c <_obstack_memory_used@@Base+0x32a8>  // b.none
  4727a0:	cmp	w1, #0x76
  4727a4:	b.ne	4727c4 <_obstack_memory_used@@Base+0x3260>  // b.any
  4727a8:	add	x11, x10, #0x18
  4727ac:	mov	x0, x11
  4727b0:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4727b4:	ldr	x0, [x10, #24]
  4727b8:	ldrb	w1, [x0]
  4727bc:	cmp	w1, #0x5f
  4727c0:	b.eq	4727d8 <_obstack_memory_used@@Base+0x3274>  // b.none
  4727c4:	mov	w0, #0x0                   	// #0
  4727c8:	ldp	x29, x30, [sp], #16
  4727cc:	ret
  4727d0:	mov	w0, #0x0                   	// #0
  4727d4:	ret
  4727d8:	add	x0, x0, #0x1
  4727dc:	str	x0, [x10, #24]
  4727e0:	mov	x0, x11
  4727e4:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4727e8:	ldr	x0, [x10, #24]
  4727ec:	ldrb	w1, [x0]
  4727f0:	cmp	w1, #0x5f
  4727f4:	b.ne	4727c4 <_obstack_memory_used@@Base+0x3260>  // b.any
  4727f8:	add	x1, x0, #0x1
  4727fc:	str	x1, [x10, #24]
  472800:	mov	w0, #0x1                   	// #1
  472804:	ldp	x29, x30, [sp], #16
  472808:	ret
  47280c:	add	x0, x10, #0x18
  472810:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  472814:	b	4727e8 <_obstack_memory_used@@Base+0x3284>
  472818:	mov	x2, x0
  47281c:	mov	w3, #0x56                  	// #86
  472820:	mov	w0, #0x4b                  	// #75
  472824:	ldrb	w1, [x2]
  472828:	cmp	w1, #0x72
  47282c:	ccmp	w1, w3, #0x4, ne  // ne = any
  472830:	ccmp	w1, w0, #0x4, ne  // ne = any
  472834:	mov	w0, #0x1                   	// #1
  472838:	b.eq	472848 <_obstack_memory_used@@Base+0x32e4>  // b.none
  47283c:	cmp	w1, #0x44
  472840:	mov	w0, #0x0                   	// #0
  472844:	b.eq	47284c <_obstack_memory_used@@Base+0x32e8>  // b.none
  472848:	ret
  47284c:	ldrb	w0, [x2, #1]
  472850:	and	w1, w0, #0xffffffdf
  472854:	sub	w0, w0, #0x77
  472858:	cmp	w1, #0x4f
  47285c:	and	w0, w0, #0xff
  472860:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  472864:	cset	w0, ls  // ls = plast
  472868:	ret
  47286c:	nop
  472870:	ldr	x1, [x0, #24]
  472874:	mov	x10, x0
  472878:	ldrb	w0, [x1]
  47287c:	cmp	w0, #0x5f
  472880:	b.eq	47288c <_obstack_memory_used@@Base+0x3328>  // b.none
  472884:	mov	w0, #0x1                   	// #1
  472888:	ret
  47288c:	stp	x29, x30, [sp, #-16]!
  472890:	add	x0, x1, #0x1
  472894:	mov	x29, sp
  472898:	str	x0, [x10, #24]
  47289c:	ldrb	w0, [x1, #1]
  4728a0:	cmp	w0, #0x5f
  4728a4:	b.eq	4728c8 <_obstack_memory_used@@Base+0x3364>  // b.none
  4728a8:	add	x0, x10, #0x18
  4728ac:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4728b0:	mov	w1, w0
  4728b4:	mov	w0, #0x0                   	// #0
  4728b8:	tbnz	w1, #31, 4728c0 <_obstack_memory_used@@Base+0x335c>
  4728bc:	mov	w0, #0x1                   	// #1
  4728c0:	ldp	x29, x30, [sp], #16
  4728c4:	ret
  4728c8:	mov	x0, x10
  4728cc:	add	x1, x1, #0x2
  4728d0:	str	x1, [x0, #24]!
  4728d4:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4728d8:	tbnz	w0, #31, 472908 <_obstack_memory_used@@Base+0x33a4>
  4728dc:	cmp	w0, #0x9
  4728e0:	b.le	4728bc <_obstack_memory_used@@Base+0x3358>
  4728e4:	ldr	x1, [x10, #24]
  4728e8:	mov	w0, #0x0                   	// #0
  4728ec:	ldrb	w2, [x1]
  4728f0:	cmp	w2, #0x5f
  4728f4:	b.ne	4728c0 <_obstack_memory_used@@Base+0x335c>  // b.any
  4728f8:	add	x1, x1, #0x1
  4728fc:	mov	w0, #0x1                   	// #1
  472900:	str	x1, [x10, #24]
  472904:	b	4728c0 <_obstack_memory_used@@Base+0x335c>
  472908:	mov	w0, #0x0                   	// #0
  47290c:	b	4728c0 <_obstack_memory_used@@Base+0x335c>
  472910:	cbnz	x0, 47292c <_obstack_memory_used@@Base+0x33c8>
  472914:	b	472938 <_obstack_memory_used@@Base+0x33d4>
  472918:	cmp	w1, #0x0
  47291c:	b.le	472940 <_obstack_memory_used@@Base+0x33dc>
  472920:	ldr	x0, [x0, #16]
  472924:	sub	w1, w1, #0x1
  472928:	cbz	x0, 47293c <_obstack_memory_used@@Base+0x33d8>
  47292c:	ldr	w2, [x0]
  472930:	cmp	w2, #0x2f
  472934:	b.eq	472918 <_obstack_memory_used@@Base+0x33b4>  // b.none
  472938:	mov	x0, #0x0                   	// #0
  47293c:	ret
  472940:	b.ne	472938 <_obstack_memory_used@@Base+0x33d4>  // b.any
  472944:	ldr	x0, [x0, #8]
  472948:	ret
  47294c:	nop
  472950:	mov	x2, x0
  472954:	ldr	x0, [x0, #288]
  472958:	cbz	x0, 472970 <_obstack_memory_used@@Base+0x340c>
  47295c:	ldr	x1, [x1]
  472960:	ldr	x0, [x0, #8]
  472964:	ldr	x0, [x0, #16]
  472968:	tbnz	w1, #31, 472978 <_obstack_memory_used@@Base+0x3414>
  47296c:	b	472910 <_obstack_memory_used@@Base+0x33ac>
  472970:	mov	w1, #0x1                   	// #1
  472974:	str	w1, [x2, #304]
  472978:	ret
  47297c:	nop
  472980:	cbz	x1, 472a54 <_obstack_memory_used@@Base+0x34f0>
  472984:	stp	x29, x30, [sp, #-48]!
  472988:	mov	x29, sp
  47298c:	stp	x21, x22, [sp, #32]
  472990:	mov	x21, #0x8001                	// #32769
  472994:	movk	x21, #0x410, lsl #16
  472998:	movk	x21, #0xc600, lsl #32
  47299c:	stp	x19, x20, [sp, #16]
  4729a0:	mov	x20, x0
  4729a4:	mov	x19, x1
  4729a8:	mov	x22, #0x1                   	// #1
  4729ac:	movk	x21, #0x19, lsl #48
  4729b0:	ldr	w2, [x19]
  4729b4:	cmp	w2, #0x8
  4729b8:	b.eq	4729d0 <_obstack_memory_used@@Base+0x346c>  // b.none
  4729bc:	b.hi	472a24 <_obstack_memory_used@@Base+0x34c0>  // b.pmore
  4729c0:	cmp	w2, #0x6
  4729c4:	b.eq	4729d8 <_obstack_memory_used@@Base+0x3474>  // b.none
  4729c8:	cmp	w2, #0x7
  4729cc:	b.ne	4729ec <_obstack_memory_used@@Base+0x3488>  // b.any
  4729d0:	ldr	x19, [x19, #16]
  4729d4:	cbnz	x19, 4729b0 <_obstack_memory_used@@Base+0x344c>
  4729d8:	mov	x0, #0x0                   	// #0
  4729dc:	ldp	x19, x20, [sp, #16]
  4729e0:	ldp	x21, x22, [sp, #32]
  4729e4:	ldp	x29, x30, [sp], #48
  4729e8:	ret
  4729ec:	cbz	w2, 4729d8 <_obstack_memory_used@@Base+0x3474>
  4729f0:	cmp	w2, #0x5
  4729f4:	b.ne	472a40 <_obstack_memory_used@@Base+0x34dc>  // b.any
  4729f8:	add	x1, x19, #0x8
  4729fc:	mov	x0, x20
  472a00:	bl	472950 <_obstack_memory_used@@Base+0x33ec>
  472a04:	cbz	x0, 4729d8 <_obstack_memory_used@@Base+0x3474>
  472a08:	ldr	w1, [x0]
  472a0c:	cmp	w1, #0x2f
  472a10:	b.ne	4729d8 <_obstack_memory_used@@Base+0x3474>  // b.any
  472a14:	ldp	x19, x20, [sp, #16]
  472a18:	ldp	x21, x22, [sp, #32]
  472a1c:	ldp	x29, x30, [sp], #48
  472a20:	ret
  472a24:	sub	w2, w2, #0x18
  472a28:	cmp	w2, #0x34
  472a2c:	b.hi	472a40 <_obstack_memory_used@@Base+0x34dc>  // b.pmore
  472a30:	lsl	x2, x22, x2
  472a34:	tst	x2, x21
  472a38:	b.ne	4729d8 <_obstack_memory_used@@Base+0x3474>  // b.any
  472a3c:	tbnz	w2, #27, 4729d0 <_obstack_memory_used@@Base+0x346c>
  472a40:	ldr	x1, [x19, #8]
  472a44:	mov	x0, x20
  472a48:	bl	472980 <_obstack_memory_used@@Base+0x341c>
  472a4c:	cbz	x0, 4729d0 <_obstack_memory_used@@Base+0x346c>
  472a50:	b	4729dc <_obstack_memory_used@@Base+0x3478>
  472a54:	mov	x0, #0x0                   	// #0
  472a58:	ret
  472a5c:	nop
  472a60:	stp	x29, x30, [sp, #-48]!
  472a64:	mov	x29, sp
  472a68:	stp	x19, x20, [sp, #16]
  472a6c:	mov	x19, x2
  472a70:	add	x2, x1, #0x1
  472a74:	stp	x21, x22, [sp, #32]
  472a78:	mov	x21, x1
  472a7c:	mov	x22, x0
  472a80:	ldp	x1, x20, [x19, #8]
  472a84:	add	x1, x2, x1
  472a88:	ldr	w2, [x19, #24]
  472a8c:	cmp	x1, x20
  472a90:	b.hi	472ad4 <_obstack_memory_used@@Base+0x3570>  // b.pmore
  472a94:	cbnz	w2, 472ac4 <_obstack_memory_used@@Base+0x3560>
  472a98:	ldp	x3, x0, [x19]
  472a9c:	mov	x1, x22
  472aa0:	mov	x2, x21
  472aa4:	add	x0, x3, x0
  472aa8:	bl	4022e0 <memcpy@plt>
  472aac:	ldp	x0, x1, [x19]
  472ab0:	add	x0, x0, x21
  472ab4:	strb	wzr, [x0, x1]
  472ab8:	ldr	x1, [x19, #8]
  472abc:	add	x1, x1, x21
  472ac0:	str	x1, [x19, #8]
  472ac4:	ldp	x19, x20, [sp, #16]
  472ac8:	ldp	x21, x22, [sp, #32]
  472acc:	ldp	x29, x30, [sp], #48
  472ad0:	ret
  472ad4:	cbnz	w2, 472ac4 <_obstack_memory_used@@Base+0x3560>
  472ad8:	cbz	x20, 472b10 <_obstack_memory_used@@Base+0x35ac>
  472adc:	nop
  472ae0:	lsl	x20, x20, #1
  472ae4:	cmp	x1, x20
  472ae8:	b.hi	472ae0 <_obstack_memory_used@@Base+0x357c>  // b.pmore
  472aec:	ldr	x0, [x19]
  472af0:	mov	x1, x20
  472af4:	bl	4025a0 <realloc@plt>
  472af8:	cbz	x0, 472b20 <_obstack_memory_used@@Base+0x35bc>
  472afc:	ldr	w2, [x19, #24]
  472b00:	str	x0, [x19]
  472b04:	str	x20, [x19, #16]
  472b08:	cbz	w2, 472a98 <_obstack_memory_used@@Base+0x3534>
  472b0c:	b	472ac4 <_obstack_memory_used@@Base+0x3560>
  472b10:	cmp	x1, #0x2
  472b14:	mov	x20, #0x2                   	// #2
  472b18:	b.hi	472ae0 <_obstack_memory_used@@Base+0x357c>  // b.pmore
  472b1c:	b	472aec <_obstack_memory_used@@Base+0x3588>
  472b20:	ldr	x0, [x19]
  472b24:	bl	402730 <free@plt>
  472b28:	stp	xzr, xzr, [x19]
  472b2c:	mov	w0, #0x1                   	// #1
  472b30:	str	xzr, [x19, #16]
  472b34:	str	w0, [x19, #24]
  472b38:	b	472ac4 <_obstack_memory_used@@Base+0x3560>
  472b3c:	nop
  472b40:	stp	x29, x30, [sp, #-112]!
  472b44:	mov	x29, sp
  472b48:	ldr	x2, [x0, #24]
  472b4c:	stp	x19, x20, [sp, #16]
  472b50:	mov	x19, x0
  472b54:	str	xzr, [sp, #104]
  472b58:	ldrb	w3, [x2]
  472b5c:	cmp	w3, w1, uxtb
  472b60:	b.eq	473260 <_obstack_memory_used@@Base+0x3cfc>  // b.none
  472b64:	stp	x21, x22, [sp, #32]
  472b68:	add	x21, sp, #0x68
  472b6c:	mov	w22, #0x1                   	// #1
  472b70:	stp	x23, x24, [sp, #48]
  472b74:	and	w23, w1, #0xff
  472b78:	mov	w24, #0x6d                  	// #109
  472b7c:	stp	x25, x26, [sp, #64]
  472b80:	ldr	w25, [x19, #76]
  472b84:	str	w22, [x19, #76]
  472b88:	ldrb	w0, [x2]
  472b8c:	cmp	w0, #0x4c
  472b90:	b.eq	472d60 <_obstack_memory_used@@Base+0x37fc>  // b.none
  472b94:	cmp	w0, #0x54
  472b98:	b.eq	472df0 <_obstack_memory_used@@Base+0x388c>  // b.none
  472b9c:	cmp	w0, #0x73
  472ba0:	b.eq	472d20 <_obstack_memory_used@@Base+0x37bc>  // b.none
  472ba4:	cmp	w0, #0x66
  472ba8:	b.ne	472c44 <_obstack_memory_used@@Base+0x36e0>  // b.any
  472bac:	ldrb	w0, [x2, #1]
  472bb0:	cmp	w0, #0x70
  472bb4:	b.eq	472e00 <_obstack_memory_used@@Base+0x389c>  // b.none
  472bb8:	mov	x0, x19
  472bbc:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  472bc0:	mov	x20, x0
  472bc4:	cbz	x0, 472c24 <_obstack_memory_used@@Base+0x36c0>
  472bc8:	ldr	w0, [x0]
  472bcc:	cmp	w0, #0x32
  472bd0:	b.eq	472e68 <_obstack_memory_used@@Base+0x3904>  // b.none
  472bd4:	cmp	w0, #0x34
  472bd8:	b.eq	473280 <_obstack_memory_used@@Base+0x3d1c>  // b.none
  472bdc:	b.hi	472c20 <_obstack_memory_used@@Base+0x36bc>  // b.pmore
  472be0:	cmp	w0, #0x33
  472be4:	b.ne	472c20 <_obstack_memory_used@@Base+0x36bc>  // b.any
  472be8:	ldr	w0, [x20, #8]
  472bec:	cmp	w0, #0x2
  472bf0:	b.eq	472c20 <_obstack_memory_used@@Base+0x36bc>  // b.none
  472bf4:	b.gt	472c20 <_obstack_memory_used@@Base+0x36bc>
  472bf8:	cbnz	w0, 473030 <_obstack_memory_used@@Base+0x3acc>
  472bfc:	mov	x2, x20
  472c00:	mov	x0, x19
  472c04:	mov	x3, #0x0                   	// #0
  472c08:	mov	w1, #0x36                  	// #54
  472c0c:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472c10:	mov	x20, x0
  472c14:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  472c18:	ldr	x27, [sp, #80]
  472c1c:	nop
  472c20:	mov	x20, #0x0                   	// #0
  472c24:	str	w25, [x19, #76]
  472c28:	mov	x0, x20
  472c2c:	ldp	x19, x20, [sp, #16]
  472c30:	ldp	x21, x22, [sp, #32]
  472c34:	ldp	x23, x24, [sp, #48]
  472c38:	ldp	x25, x26, [sp, #64]
  472c3c:	ldp	x29, x30, [sp], #112
  472c40:	ret
  472c44:	sub	w1, w0, #0x30
  472c48:	and	w1, w1, #0xff
  472c4c:	cmp	w1, #0x9
  472c50:	b.hi	472d70 <_obstack_memory_used@@Base+0x380c>  // b.pmore
  472c54:	mov	x0, x19
  472c58:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  472c5c:	mov	x20, x0
  472c60:	cbz	x0, 472c24 <_obstack_memory_used@@Base+0x36c0>
  472c64:	ldr	x0, [x19, #24]
  472c68:	ldrb	w1, [x0]
  472c6c:	cmp	w1, #0x49
  472c70:	b.eq	472cd0 <_obstack_memory_used@@Base+0x376c>  // b.none
  472c74:	str	w25, [x19, #76]
  472c78:	mov	x2, x20
  472c7c:	mov	x0, x19
  472c80:	mov	x3, #0x0                   	// #0
  472c84:	mov	w1, #0x2e                  	// #46
  472c88:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472c8c:	str	x0, [x21]
  472c90:	cbz	x0, 472d00 <_obstack_memory_used@@Base+0x379c>
  472c94:	ldr	x2, [x19, #24]
  472c98:	add	x21, x0, #0x10
  472c9c:	ldrb	w0, [x2]
  472ca0:	cmp	w0, w23
  472ca4:	b.ne	472b80 <_obstack_memory_used@@Base+0x361c>  // b.any
  472ca8:	ldr	x20, [sp, #104]
  472cac:	add	x2, x2, #0x1
  472cb0:	str	x2, [x19, #24]
  472cb4:	mov	x0, x20
  472cb8:	ldp	x19, x20, [sp, #16]
  472cbc:	ldp	x21, x22, [sp, #32]
  472cc0:	ldp	x23, x24, [sp, #48]
  472cc4:	ldp	x25, x26, [sp, #64]
  472cc8:	ldp	x29, x30, [sp], #112
  472ccc:	ret
  472cd0:	add	x0, x0, #0x1
  472cd4:	str	x0, [x19, #24]
  472cd8:	mov	x0, x19
  472cdc:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  472ce0:	mov	x3, x0
  472ce4:	mov	x2, x20
  472ce8:	mov	x0, x19
  472cec:	mov	w1, #0x4                   	// #4
  472cf0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472cf4:	mov	x20, x0
  472cf8:	str	w25, [x19, #76]
  472cfc:	cbnz	x20, 472c78 <_obstack_memory_used@@Base+0x3714>
  472d00:	mov	x20, #0x0                   	// #0
  472d04:	mov	x0, x20
  472d08:	ldp	x19, x20, [sp, #16]
  472d0c:	ldp	x21, x22, [sp, #32]
  472d10:	ldp	x23, x24, [sp, #48]
  472d14:	ldp	x25, x26, [sp, #64]
  472d18:	ldp	x29, x30, [sp], #112
  472d1c:	ret
  472d20:	ldrb	w0, [x2, #1]
  472d24:	cmp	w0, #0x72
  472d28:	b.eq	472fb0 <_obstack_memory_used@@Base+0x3a4c>  // b.none
  472d2c:	cmp	w0, #0x70
  472d30:	b.ne	472bb8 <_obstack_memory_used@@Base+0x3654>  // b.any
  472d34:	add	x2, x2, #0x2
  472d38:	str	x2, [x19, #24]
  472d3c:	mov	x0, x19
  472d40:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  472d44:	mov	x2, x0
  472d48:	mov	x3, #0x0                   	// #0
  472d4c:	mov	x0, x19
  472d50:	mov	w1, #0x4b                  	// #75
  472d54:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472d58:	mov	x20, x0
  472d5c:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  472d60:	mov	x0, x19
  472d64:	bl	476108 <_obstack_memory_used@@Base+0x6ba4>
  472d68:	mov	x20, x0
  472d6c:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  472d70:	cmp	w0, #0x6f
  472d74:	b.ne	472d90 <_obstack_memory_used@@Base+0x382c>  // b.any
  472d78:	ldrb	w0, [x2, #1]
  472d7c:	cmp	w0, #0x6e
  472d80:	b.ne	472bb8 <_obstack_memory_used@@Base+0x3654>  // b.any
  472d84:	add	x2, x2, #0x2
  472d88:	str	x2, [x19, #24]
  472d8c:	b	472c54 <_obstack_memory_used@@Base+0x36f0>
  472d90:	cmp	w0, #0x69
  472d94:	mov	w1, #0x74                  	// #116
  472d98:	ccmp	w0, w1, #0x4, ne  // ne = any
  472d9c:	b.ne	472bb8 <_obstack_memory_used@@Base+0x3654>  // b.any
  472da0:	ldrb	w1, [x2, #1]
  472da4:	cmp	w1, #0x6c
  472da8:	b.ne	472bb8 <_obstack_memory_used@@Base+0x3654>  // b.any
  472dac:	add	x1, x2, #0x2
  472db0:	str	x1, [x19, #24]
  472db4:	cmp	w0, #0x74
  472db8:	mov	x20, #0x0                   	// #0
  472dbc:	b.eq	473100 <_obstack_memory_used@@Base+0x3b9c>  // b.none
  472dc0:	ldrb	w0, [x1, #1]
  472dc4:	cbz	w0, 472c20 <_obstack_memory_used@@Base+0x36bc>
  472dc8:	mov	w1, #0x45                  	// #69
  472dcc:	mov	x0, x19
  472dd0:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  472dd4:	mov	x3, x0
  472dd8:	mov	x2, x20
  472ddc:	mov	x0, x19
  472de0:	mov	w1, #0x31                  	// #49
  472de4:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472de8:	mov	x20, x0
  472dec:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  472df0:	mov	x0, x19
  472df4:	bl	472288 <_obstack_memory_used@@Base+0x2d24>
  472df8:	mov	x20, x0
  472dfc:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  472e00:	add	x0, x2, #0x2
  472e04:	str	x0, [x19, #24]
  472e08:	ldrb	w0, [x2, #2]
  472e0c:	cmp	w0, #0x54
  472e10:	b.eq	472fa0 <_obstack_memory_used@@Base+0x3a3c>  // b.none
  472e14:	mov	x0, x19
  472e18:	bl	472210 <_obstack_memory_used@@Base+0x2cac>
  472e1c:	mvn	x1, x0
  472e20:	tst	x1, #0x7fffffff
  472e24:	b.eq	472c20 <_obstack_memory_used@@Base+0x36bc>  // b.none
  472e28:	add	w0, w0, #0x1
  472e2c:	ldp	w1, w2, [x19, #40]
  472e30:	cmp	w1, w2
  472e34:	b.ge	472c20 <_obstack_memory_used@@Base+0x36bc>  // b.tcont
  472e38:	mov	w3, #0x18                  	// #24
  472e3c:	add	w4, w1, #0x1
  472e40:	ldr	x2, [x19, #32]
  472e44:	smull	x1, w1, w3
  472e48:	mov	w3, #0x6                   	// #6
  472e4c:	sxtw	x0, w0
  472e50:	add	x20, x2, x1
  472e54:	str	wzr, [x20, #4]
  472e58:	str	w4, [x19, #40]
  472e5c:	str	w3, [x2, x1]
  472e60:	str	x0, [x20, #8]
  472e64:	b	472c74 <_obstack_memory_used@@Base+0x3710>
  472e68:	ldr	x2, [x20, #8]
  472e6c:	ldr	w0, [x19, #72]
  472e70:	ldr	w1, [x2, #16]
  472e74:	ldr	x26, [x2]
  472e78:	sub	w1, w1, #0x2
  472e7c:	add	w0, w0, w1
  472e80:	str	w0, [x19, #72]
  472e84:	ldrb	w1, [x26]
  472e88:	cmp	w1, #0x73
  472e8c:	b.eq	472f7c <_obstack_memory_used@@Base+0x3a18>  // b.none
  472e90:	str	x27, [sp, #80]
  472e94:	ldr	w27, [x2, #20]
  472e98:	cmp	w27, #0x1
  472e9c:	b.eq	473048 <_obstack_memory_used@@Base+0x3ae4>  // b.none
  472ea0:	b.le	473024 <_obstack_memory_used@@Base+0x3ac0>
  472ea4:	cmp	w27, #0x2
  472ea8:	b.eq	473168 <_obstack_memory_used@@Base+0x3c04>  // b.none
  472eac:	cmp	w27, #0x3
  472eb0:	b.ne	472c18 <_obstack_memory_used@@Base+0x36b4>  // b.any
  472eb4:	cmp	w1, #0x71
  472eb8:	b.eq	47311c <_obstack_memory_used@@Base+0x3bb8>  // b.none
  472ebc:	ldrb	w0, [x26]
  472ec0:	cmp	w0, #0x66
  472ec4:	b.eq	4732ec <_obstack_memory_used@@Base+0x3d88>  // b.none
  472ec8:	cmp	w0, #0x6e
  472ecc:	b.ne	473158 <_obstack_memory_used@@Base+0x3bf4>  // b.any
  472ed0:	ldrb	w0, [x26, #1]
  472ed4:	mov	w1, #0x61                  	// #97
  472ed8:	cmp	w0, #0x77
  472edc:	ccmp	w0, w1, #0x4, ne  // ne = any
  472ee0:	b.ne	473158 <_obstack_memory_used@@Base+0x3bf4>  // b.any
  472ee4:	mov	w1, #0x5f                  	// #95
  472ee8:	mov	x0, x19
  472eec:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  472ef0:	mov	x26, x0
  472ef4:	mov	x0, x19
  472ef8:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  472efc:	ldr	x1, [x19, #24]
  472f00:	mov	x27, x0
  472f04:	ldrb	w0, [x1]
  472f08:	cmp	w0, #0x45
  472f0c:	b.eq	47334c <_obstack_memory_used@@Base+0x3de8>  // b.none
  472f10:	cmp	w0, #0x70
  472f14:	b.eq	473324 <_obstack_memory_used@@Base+0x3dc0>  // b.none
  472f18:	cmp	w0, #0x69
  472f1c:	b.ne	473158 <_obstack_memory_used@@Base+0x3bf4>  // b.any
  472f20:	ldrb	w0, [x1, #1]
  472f24:	cmp	w0, #0x6c
  472f28:	b.ne	473158 <_obstack_memory_used@@Base+0x3bf4>  // b.any
  472f2c:	mov	x0, x19
  472f30:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  472f34:	mov	x3, x0
  472f38:	mov	x2, x27
  472f3c:	mov	w1, #0x3c                  	// #60
  472f40:	mov	x0, x19
  472f44:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472f48:	mov	x2, x26
  472f4c:	mov	x3, x0
  472f50:	mov	w1, #0x3b                  	// #59
  472f54:	mov	x0, x19
  472f58:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472f5c:	mov	x3, x0
  472f60:	mov	x2, x20
  472f64:	mov	x0, x19
  472f68:	mov	w1, #0x3a                  	// #58
  472f6c:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  472f70:	mov	x20, x0
  472f74:	ldr	x27, [sp, #80]
  472f78:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  472f7c:	ldrb	w0, [x26, #1]
  472f80:	cmp	w0, #0x74
  472f84:	b.ne	472e90 <_obstack_memory_used@@Base+0x392c>  // b.any
  472f88:	ldrb	w0, [x26, #2]
  472f8c:	cbnz	w0, 472e90 <_obstack_memory_used@@Base+0x392c>
  472f90:	mov	x0, x19
  472f94:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  472f98:	mov	x3, x0
  472f9c:	b	47308c <_obstack_memory_used@@Base+0x3b28>
  472fa0:	add	x2, x2, #0x3
  472fa4:	mov	w0, #0x0                   	// #0
  472fa8:	str	x2, [x19, #24]
  472fac:	b	472e2c <_obstack_memory_used@@Base+0x38c8>
  472fb0:	add	x2, x2, #0x2
  472fb4:	str	x2, [x19, #24]
  472fb8:	mov	x0, x19
  472fbc:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  472fc0:	mov	x20, x0
  472fc4:	mov	x0, x19
  472fc8:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  472fcc:	ldr	x1, [x19, #24]
  472fd0:	mov	x26, x0
  472fd4:	mov	x3, x26
  472fd8:	ldrb	w0, [x1]
  472fdc:	cmp	w0, #0x49
  472fe0:	b.ne	47300c <_obstack_memory_used@@Base+0x3aa8>  // b.any
  472fe4:	add	x1, x1, #0x1
  472fe8:	str	x1, [x19, #24]
  472fec:	mov	x0, x19
  472ff0:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  472ff4:	mov	x3, x0
  472ff8:	mov	x2, x26
  472ffc:	mov	x0, x19
  473000:	mov	w1, #0x4                   	// #4
  473004:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473008:	mov	x3, x0
  47300c:	mov	x2, x20
  473010:	mov	x0, x19
  473014:	mov	w1, #0x1                   	// #1
  473018:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47301c:	mov	x20, x0
  473020:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  473024:	cbnz	w27, 472c18 <_obstack_memory_used@@Base+0x36b4>
  473028:	ldr	x27, [sp, #80]
  47302c:	b	472bfc <_obstack_memory_used@@Base+0x3698>
  473030:	cmp	w0, #0x1
  473034:	b.ne	472c20 <_obstack_memory_used@@Base+0x36bc>  // b.any
  473038:	mov	x0, x19
  47303c:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473040:	mov	x3, x0
  473044:	b	47308c <_obstack_memory_used@@Base+0x3b28>
  473048:	ldrb	w0, [x26]
  47304c:	cmp	w0, #0x70
  473050:	ccmp	w0, w24, #0x4, ne  // ne = any
  473054:	b.eq	4730d0 <_obstack_memory_used@@Base+0x3b6c>  // b.none
  473058:	mov	w27, #0x0                   	// #0
  47305c:	cmp	w1, #0x73
  473060:	b.ne	4730a4 <_obstack_memory_used@@Base+0x3b40>  // b.any
  473064:	ldrb	w0, [x26, #1]
  473068:	cmp	w0, #0x50
  47306c:	b.ne	4730a4 <_obstack_memory_used@@Base+0x3b40>  // b.any
  473070:	ldrb	w0, [x26, #2]
  473074:	cbnz	w0, 4730a4 <_obstack_memory_used@@Base+0x3b40>
  473078:	mov	x0, x19
  47307c:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  473080:	mov	x3, x0
  473084:	cbnz	w27, 4730b4 <_obstack_memory_used@@Base+0x3b50>
  473088:	ldr	x27, [sp, #80]
  47308c:	mov	x2, x20
  473090:	mov	x0, x19
  473094:	mov	w1, #0x37                  	// #55
  473098:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47309c:	mov	x20, x0
  4730a0:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  4730a4:	mov	x0, x19
  4730a8:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  4730ac:	mov	x3, x0
  4730b0:	cbz	w27, 473088 <_obstack_memory_used@@Base+0x3b24>
  4730b4:	mov	x2, x3
  4730b8:	mov	x0, x19
  4730bc:	mov	w1, #0x39                  	// #57
  4730c0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4730c4:	mov	x3, x0
  4730c8:	ldr	x27, [sp, #80]
  4730cc:	b	47308c <_obstack_memory_used@@Base+0x3b28>
  4730d0:	ldrb	w2, [x26, #1]
  4730d4:	cmp	w2, w0
  4730d8:	b.ne	473058 <_obstack_memory_used@@Base+0x3af4>  // b.any
  4730dc:	ldr	x0, [x19, #24]
  4730e0:	ldrb	w2, [x0]
  4730e4:	cmp	w2, #0x5f
  4730e8:	b.ne	47305c <_obstack_memory_used@@Base+0x3af8>  // b.any
  4730ec:	add	x0, x0, #0x1
  4730f0:	str	x0, [x19, #24]
  4730f4:	mov	w27, #0x0                   	// #0
  4730f8:	ldrb	w1, [x26]
  4730fc:	b	47305c <_obstack_memory_used@@Base+0x3af8>
  473100:	mov	x0, x19
  473104:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  473108:	ldr	x1, [x19, #24]
  47310c:	mov	x20, x0
  473110:	ldrb	w0, [x1, #1]
  473114:	cbnz	w0, 472dc8 <_obstack_memory_used@@Base+0x3864>
  473118:	b	472c20 <_obstack_memory_used@@Base+0x36bc>
  47311c:	ldrb	w0, [x26, #1]
  473120:	cmp	w0, #0x75
  473124:	b.ne	472ebc <_obstack_memory_used@@Base+0x3958>  // b.any
  473128:	ldrb	w0, [x26, #2]
  47312c:	cbnz	w0, 472ebc <_obstack_memory_used@@Base+0x3958>
  473130:	mov	x0, x19
  473134:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473138:	mov	x26, x0
  47313c:	mov	x0, x19
  473140:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473144:	mov	x27, x0
  473148:	mov	x0, x19
  47314c:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473150:	mov	x3, x0
  473154:	cbnz	x0, 472f38 <_obstack_memory_used@@Base+0x39d4>
  473158:	mov	x20, #0x0                   	// #0
  47315c:	ldr	x27, [sp, #80]
  473160:	str	w25, [x19, #76]
  473164:	b	472c28 <_obstack_memory_used@@Base+0x36c4>
  473168:	ldr	x0, [x20, #8]
  47316c:	ldr	x0, [x0]
  473170:	ldrb	w1, [x0, #1]
  473174:	cmp	w1, #0x63
  473178:	b.eq	4732ac <_obstack_memory_used@@Base+0x3d48>  // b.none
  47317c:	ldrb	w0, [x26]
  473180:	cmp	w0, #0x66
  473184:	b.eq	4732dc <_obstack_memory_used@@Base+0x3d78>  // b.none
  473188:	mov	x0, x19
  47318c:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473190:	mov	x27, x0
  473194:	ldrb	w1, [x26]
  473198:	cmp	w1, #0x63
  47319c:	b.ne	4731c8 <_obstack_memory_used@@Base+0x3c64>  // b.any
  4731a0:	ldrb	w0, [x26, #1]
  4731a4:	cmp	w0, #0x6c
  4731a8:	b.ne	4731c8 <_obstack_memory_used@@Base+0x3c64>  // b.any
  4731ac:	ldrb	w0, [x26, #2]
  4731b0:	cbnz	w0, 4731c8 <_obstack_memory_used@@Base+0x3c64>
  4731b4:	mov	x0, x19
  4731b8:	mov	w1, #0x45                  	// #69
  4731bc:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  4731c0:	mov	x26, x0
  4731c4:	b	473200 <_obstack_memory_used@@Base+0x3c9c>
  4731c8:	cmp	w1, #0x64
  4731cc:	b.ne	473234 <_obstack_memory_used@@Base+0x3cd0>  // b.any
  4731d0:	ldrb	w0, [x26, #1]
  4731d4:	cmp	w0, #0x74
  4731d8:	b.ne	473234 <_obstack_memory_used@@Base+0x3cd0>  // b.any
  4731dc:	ldrb	w0, [x26, #2]
  4731e0:	cbnz	w0, 473234 <_obstack_memory_used@@Base+0x3cd0>
  4731e4:	mov	x0, x19
  4731e8:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  4731ec:	ldr	x1, [x19, #24]
  4731f0:	mov	x26, x0
  4731f4:	ldrb	w0, [x1]
  4731f8:	cmp	w0, #0x49
  4731fc:	b.eq	4732f8 <_obstack_memory_used@@Base+0x3d94>  // b.none
  473200:	mov	x2, x27
  473204:	mov	x3, x26
  473208:	mov	w1, #0x39                  	// #57
  47320c:	mov	x0, x19
  473210:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473214:	mov	x3, x0
  473218:	mov	x2, x20
  47321c:	mov	x0, x19
  473220:	mov	w1, #0x38                  	// #56
  473224:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473228:	mov	x20, x0
  47322c:	ldr	x27, [sp, #80]
  473230:	b	472cf8 <_obstack_memory_used@@Base+0x3794>
  473234:	cmp	w1, #0x70
  473238:	b.ne	473250 <_obstack_memory_used@@Base+0x3cec>  // b.any
  47323c:	ldrb	w0, [x26, #1]
  473240:	cmp	w0, #0x74
  473244:	b.ne	473250 <_obstack_memory_used@@Base+0x3cec>  // b.any
  473248:	ldrb	w0, [x26, #2]
  47324c:	cbz	w0, 4731e4 <_obstack_memory_used@@Base+0x3c80>
  473250:	mov	x0, x19
  473254:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473258:	mov	x26, x0
  47325c:	b	473200 <_obstack_memory_used@@Base+0x3c9c>
  473260:	add	x2, x2, #0x1
  473264:	str	x2, [x0, #24]
  473268:	ldp	x19, x20, [sp, #16]
  47326c:	mov	x3, #0x0                   	// #0
  473270:	ldp	x29, x30, [sp], #112
  473274:	mov	w1, #0x2e                  	// #46
  473278:	mov	x2, #0x0                   	// #0
  47327c:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473280:	ldr	x0, [x19, #24]
  473284:	ldrb	w1, [x0]
  473288:	cmp	w1, #0x5f
  47328c:	b.ne	473038 <_obstack_memory_used@@Base+0x3ad4>  // b.any
  473290:	add	x0, x0, #0x1
  473294:	str	x0, [x19, #24]
  473298:	mov	w1, #0x45                  	// #69
  47329c:	mov	x0, x19
  4732a0:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  4732a4:	mov	x3, x0
  4732a8:	b	47308c <_obstack_memory_used@@Base+0x3b28>
  4732ac:	ldrb	w0, [x0]
  4732b0:	sub	w1, w0, #0x72
  4732b4:	sub	w0, w0, #0x63
  4732b8:	and	w1, w1, #0xff
  4732bc:	and	w0, w0, #0xff
  4732c0:	cmp	w1, #0x1
  4732c4:	ccmp	w0, #0x1, #0x0, hi  // hi = pmore
  4732c8:	b.hi	47317c <_obstack_memory_used@@Base+0x3c18>  // b.pmore
  4732cc:	mov	x0, x19
  4732d0:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  4732d4:	mov	x27, x0
  4732d8:	b	473194 <_obstack_memory_used@@Base+0x3c30>
  4732dc:	mov	x0, x19
  4732e0:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  4732e4:	mov	x27, x0
  4732e8:	b	473194 <_obstack_memory_used@@Base+0x3c30>
  4732ec:	mov	x0, x19
  4732f0:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  4732f4:	b	473138 <_obstack_memory_used@@Base+0x3bd4>
  4732f8:	add	x1, x1, #0x1
  4732fc:	str	x1, [x19, #24]
  473300:	mov	x0, x19
  473304:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  473308:	mov	x3, x0
  47330c:	mov	x2, x26
  473310:	mov	x0, x19
  473314:	mov	w1, #0x4                   	// #4
  473318:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47331c:	mov	x26, x0
  473320:	b	473200 <_obstack_memory_used@@Base+0x3c9c>
  473324:	ldrb	w0, [x1, #1]
  473328:	cmp	w0, #0x69
  47332c:	b.ne	473158 <_obstack_memory_used@@Base+0x3bf4>  // b.any
  473330:	add	x1, x1, #0x2
  473334:	str	x1, [x19, #24]
  473338:	mov	x0, x19
  47333c:	mov	w1, #0x45                  	// #69
  473340:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  473344:	mov	x3, x0
  473348:	b	472f38 <_obstack_memory_used@@Base+0x39d4>
  47334c:	add	x1, x1, #0x1
  473350:	mov	x3, #0x0                   	// #0
  473354:	str	x1, [x19, #24]
  473358:	b	472f38 <_obstack_memory_used@@Base+0x39d4>
  47335c:	nop
  473360:	ldr	x2, [x0, #24]
  473364:	ldrb	w1, [x2]
  473368:	cmp	w1, #0x4c
  47336c:	b.eq	4734fc <_obstack_memory_used@@Base+0x3f98>  // b.none
  473370:	cmp	w1, #0x54
  473374:	b.eq	473580 <_obstack_memory_used@@Base+0x401c>  // b.none
  473378:	stp	x29, x30, [sp, #-48]!
  47337c:	cmp	w1, #0x73
  473380:	mov	x29, sp
  473384:	stp	x19, x20, [sp, #16]
  473388:	mov	x19, x0
  47338c:	b.eq	473444 <_obstack_memory_used@@Base+0x3ee0>  // b.none
  473390:	cmp	w1, #0x66
  473394:	b.eq	4733d8 <_obstack_memory_used@@Base+0x3e74>  // b.none
  473398:	sub	w3, w1, #0x30
  47339c:	and	w3, w3, #0xff
  4733a0:	cmp	w3, #0x9
  4733a4:	b.hi	473500 <_obstack_memory_used@@Base+0x3f9c>  // b.pmore
  4733a8:	mov	x0, x19
  4733ac:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  4733b0:	mov	x20, x0
  4733b4:	cbz	x0, 4734e8 <_obstack_memory_used@@Base+0x3f84>
  4733b8:	ldr	x0, [x19, #24]
  4733bc:	ldrb	w1, [x0]
  4733c0:	cmp	w1, #0x49
  4733c4:	b.eq	473658 <_obstack_memory_used@@Base+0x40f4>  // b.none
  4733c8:	mov	x0, x20
  4733cc:	ldp	x19, x20, [sp, #16]
  4733d0:	ldp	x29, x30, [sp], #48
  4733d4:	ret
  4733d8:	ldrb	w1, [x2, #1]
  4733dc:	cmp	w1, #0x70
  4733e0:	b.eq	473480 <_obstack_memory_used@@Base+0x3f1c>  // b.none
  4733e4:	mov	x0, x19
  4733e8:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  4733ec:	mov	x20, x0
  4733f0:	cbz	x0, 4734e8 <_obstack_memory_used@@Base+0x3f84>
  4733f4:	ldr	w0, [x0]
  4733f8:	cmp	w0, #0x32
  4733fc:	b.eq	473584 <_obstack_memory_used@@Base+0x4020>  // b.none
  473400:	cmp	w0, #0x34
  473404:	b.eq	4739b0 <_obstack_memory_used@@Base+0x444c>  // b.none
  473408:	b.hi	4734e8 <_obstack_memory_used@@Base+0x3f84>  // b.pmore
  47340c:	cmp	w0, #0x33
  473410:	b.ne	4734e8 <_obstack_memory_used@@Base+0x3f84>  // b.any
  473414:	ldr	w0, [x20, #8]
  473418:	cmp	w0, #0x2
  47341c:	b.eq	4734e8 <_obstack_memory_used@@Base+0x3f84>  // b.none
  473420:	b.gt	4734e8 <_obstack_memory_used@@Base+0x3f84>
  473424:	cbnz	w0, 47374c <_obstack_memory_used@@Base+0x41e8>
  473428:	mov	x2, x20
  47342c:	mov	x0, x19
  473430:	ldp	x19, x20, [sp, #16]
  473434:	mov	x3, #0x0                   	// #0
  473438:	ldp	x29, x30, [sp], #48
  47343c:	mov	w1, #0x36                  	// #54
  473440:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473444:	ldrb	w1, [x2, #1]
  473448:	cmp	w1, #0x72
  47344c:	b.eq	473684 <_obstack_memory_used@@Base+0x4120>  // b.none
  473450:	cmp	w1, #0x70
  473454:	b.ne	4733e4 <_obstack_memory_used@@Base+0x3e80>  // b.any
  473458:	add	x2, x2, #0x2
  47345c:	str	x2, [x0, #24]
  473460:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473464:	mov	x2, x0
  473468:	mov	x0, x19
  47346c:	mov	x3, #0x0                   	// #0
  473470:	ldp	x19, x20, [sp, #16]
  473474:	mov	w1, #0x4b                  	// #75
  473478:	ldp	x29, x30, [sp], #48
  47347c:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473480:	add	x1, x2, #0x2
  473484:	str	x1, [x0, #24]
  473488:	ldrb	w1, [x2, #2]
  47348c:	cmp	w1, #0x54
  473490:	b.eq	473810 <_obstack_memory_used@@Base+0x42ac>  // b.none
  473494:	bl	472210 <_obstack_memory_used@@Base+0x2cac>
  473498:	mvn	x1, x0
  47349c:	add	w0, w0, #0x1
  4734a0:	tst	x1, #0x7fffffff
  4734a4:	b.eq	4734e8 <_obstack_memory_used@@Base+0x3f84>  // b.none
  4734a8:	ldp	w1, w2, [x19, #40]
  4734ac:	cmp	w1, w2
  4734b0:	b.ge	4734e8 <_obstack_memory_used@@Base+0x3f84>  // b.tcont
  4734b4:	mov	w3, #0x18                  	// #24
  4734b8:	add	w4, w1, #0x1
  4734bc:	ldr	x2, [x19, #32]
  4734c0:	smull	x1, w1, w3
  4734c4:	mov	w3, #0x6                   	// #6
  4734c8:	sxtw	x0, w0
  4734cc:	add	x20, x2, x1
  4734d0:	str	wzr, [x20, #4]
  4734d4:	str	w4, [x19, #40]
  4734d8:	str	w3, [x2, x1]
  4734dc:	str	x0, [x20, #8]
  4734e0:	b	4733c8 <_obstack_memory_used@@Base+0x3e64>
  4734e4:	ldp	x21, x22, [sp, #32]
  4734e8:	mov	x20, #0x0                   	// #0
  4734ec:	mov	x0, x20
  4734f0:	ldp	x19, x20, [sp, #16]
  4734f4:	ldp	x29, x30, [sp], #48
  4734f8:	ret
  4734fc:	b	476108 <_obstack_memory_used@@Base+0x6ba4>
  473500:	cmp	w1, #0x6f
  473504:	b.ne	473520 <_obstack_memory_used@@Base+0x3fbc>  // b.any
  473508:	ldrb	w0, [x2, #1]
  47350c:	cmp	w0, #0x6e
  473510:	b.ne	4733e4 <_obstack_memory_used@@Base+0x3e80>  // b.any
  473514:	add	x2, x2, #0x2
  473518:	str	x2, [x19, #24]
  47351c:	b	4733a8 <_obstack_memory_used@@Base+0x3e44>
  473520:	cmp	w1, #0x69
  473524:	mov	w3, #0x74                  	// #116
  473528:	ccmp	w1, w3, #0x4, ne  // ne = any
  47352c:	b.ne	4733e4 <_obstack_memory_used@@Base+0x3e80>  // b.any
  473530:	ldrb	w3, [x2, #1]
  473534:	cmp	w3, #0x6c
  473538:	b.ne	4733e4 <_obstack_memory_used@@Base+0x3e80>  // b.any
  47353c:	add	x3, x2, #0x2
  473540:	str	x3, [x0, #24]
  473544:	cmp	w1, #0x74
  473548:	mov	x20, #0x0                   	// #0
  47354c:	b.eq	47373c <_obstack_memory_used@@Base+0x41d8>  // b.none
  473550:	ldrb	w0, [x3, #1]
  473554:	cbz	w0, 4734e8 <_obstack_memory_used@@Base+0x3f84>
  473558:	mov	x0, x19
  47355c:	mov	w1, #0x45                  	// #69
  473560:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  473564:	mov	x3, x0
  473568:	mov	x2, x20
  47356c:	mov	x0, x19
  473570:	ldp	x19, x20, [sp, #16]
  473574:	mov	w1, #0x31                  	// #49
  473578:	ldp	x29, x30, [sp], #48
  47357c:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473580:	b	472288 <_obstack_memory_used@@Base+0x2d24>
  473584:	ldr	x2, [x20, #8]
  473588:	stp	x21, x22, [sp, #32]
  47358c:	ldr	w0, [x19, #72]
  473590:	ldr	w1, [x2, #16]
  473594:	ldr	x21, [x2]
  473598:	sub	w1, w1, #0x2
  47359c:	add	w0, w0, w1
  4735a0:	str	w0, [x19, #72]
  4735a4:	ldrb	w1, [x21]
  4735a8:	cmp	w1, #0x73
  4735ac:	b.eq	4736d4 <_obstack_memory_used@@Base+0x4170>  // b.none
  4735b0:	ldr	w22, [x2, #20]
  4735b4:	cmp	w22, #0x1
  4735b8:	b.eq	473784 <_obstack_memory_used@@Base+0x4220>  // b.none
  4735bc:	b.le	473778 <_obstack_memory_used@@Base+0x4214>
  4735c0:	cmp	w22, #0x2
  4735c4:	b.eq	47383c <_obstack_memory_used@@Base+0x42d8>  // b.none
  4735c8:	cmp	w22, #0x3
  4735cc:	b.ne	4734e4 <_obstack_memory_used@@Base+0x3f80>  // b.any
  4735d0:	cmp	w1, #0x71
  4735d4:	b.ne	4738cc <_obstack_memory_used@@Base+0x4368>  // b.any
  4735d8:	ldrb	w0, [x21, #1]
  4735dc:	cmp	w0, #0x75
  4735e0:	b.ne	4738cc <_obstack_memory_used@@Base+0x4368>  // b.any
  4735e4:	ldrb	w0, [x21, #2]
  4735e8:	cbnz	w0, 4738cc <_obstack_memory_used@@Base+0x4368>
  4735ec:	mov	x0, x19
  4735f0:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  4735f4:	mov	x21, x0
  4735f8:	mov	x0, x19
  4735fc:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473600:	mov	x22, x0
  473604:	mov	x0, x19
  473608:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  47360c:	mov	x3, x0
  473610:	cbz	x0, 4734e4 <_obstack_memory_used@@Base+0x3f80>
  473614:	mov	x2, x22
  473618:	mov	x0, x19
  47361c:	mov	w1, #0x3c                  	// #60
  473620:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473624:	mov	x2, x21
  473628:	mov	x3, x0
  47362c:	mov	w1, #0x3b                  	// #59
  473630:	mov	x0, x19
  473634:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473638:	mov	x3, x0
  47363c:	mov	x2, x20
  473640:	mov	x0, x19
  473644:	ldp	x19, x20, [sp, #16]
  473648:	mov	w1, #0x3a                  	// #58
  47364c:	ldp	x21, x22, [sp, #32]
  473650:	ldp	x29, x30, [sp], #48
  473654:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473658:	add	x0, x0, #0x1
  47365c:	str	x0, [x19, #24]
  473660:	mov	x0, x19
  473664:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  473668:	mov	x3, x0
  47366c:	mov	x2, x20
  473670:	mov	x0, x19
  473674:	ldp	x19, x20, [sp, #16]
  473678:	mov	w1, #0x4                   	// #4
  47367c:	ldp	x29, x30, [sp], #48
  473680:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473684:	add	x2, x2, #0x2
  473688:	stp	x21, x22, [sp, #32]
  47368c:	str	x2, [x0, #24]
  473690:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  473694:	mov	x20, x0
  473698:	mov	x0, x19
  47369c:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  4736a0:	ldr	x1, [x19, #24]
  4736a4:	mov	x21, x0
  4736a8:	mov	x3, x21
  4736ac:	ldrb	w0, [x1]
  4736b0:	cmp	w0, #0x49
  4736b4:	b.eq	473710 <_obstack_memory_used@@Base+0x41ac>  // b.none
  4736b8:	mov	x2, x20
  4736bc:	mov	x0, x19
  4736c0:	ldp	x19, x20, [sp, #16]
  4736c4:	mov	w1, #0x1                   	// #1
  4736c8:	ldp	x21, x22, [sp, #32]
  4736cc:	ldp	x29, x30, [sp], #48
  4736d0:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4736d4:	ldrb	w0, [x21, #1]
  4736d8:	cmp	w0, #0x74
  4736dc:	b.ne	4735b0 <_obstack_memory_used@@Base+0x404c>  // b.any
  4736e0:	ldrb	w0, [x21, #2]
  4736e4:	cbnz	w0, 4735b0 <_obstack_memory_used@@Base+0x404c>
  4736e8:	mov	x0, x19
  4736ec:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  4736f0:	mov	x2, x20
  4736f4:	mov	x3, x0
  4736f8:	mov	x0, x19
  4736fc:	mov	w1, #0x37                  	// #55
  473700:	ldp	x19, x20, [sp, #16]
  473704:	ldp	x21, x22, [sp, #32]
  473708:	ldp	x29, x30, [sp], #48
  47370c:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473710:	add	x1, x1, #0x1
  473714:	str	x1, [x19, #24]
  473718:	mov	x0, x19
  47371c:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  473720:	mov	x3, x0
  473724:	mov	x2, x21
  473728:	mov	x0, x19
  47372c:	mov	w1, #0x4                   	// #4
  473730:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473734:	mov	x3, x0
  473738:	b	4736b8 <_obstack_memory_used@@Base+0x4154>
  47373c:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  473740:	mov	x20, x0
  473744:	ldr	x3, [x19, #24]
  473748:	b	473550 <_obstack_memory_used@@Base+0x3fec>
  47374c:	cmp	w0, #0x1
  473750:	b.ne	4734e8 <_obstack_memory_used@@Base+0x3f84>  // b.any
  473754:	mov	x0, x19
  473758:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  47375c:	mov	x3, x0
  473760:	mov	x2, x20
  473764:	mov	x0, x19
  473768:	ldp	x19, x20, [sp, #16]
  47376c:	mov	w1, #0x37                  	// #55
  473770:	ldp	x29, x30, [sp], #48
  473774:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473778:	cbnz	w22, 4734e4 <_obstack_memory_used@@Base+0x3f80>
  47377c:	ldp	x21, x22, [sp, #32]
  473780:	b	473428 <_obstack_memory_used@@Base+0x3ec4>
  473784:	ldrb	w0, [x21]
  473788:	mov	w2, #0x6d                  	// #109
  47378c:	cmp	w0, #0x70
  473790:	ccmp	w0, w2, #0x4, ne  // ne = any
  473794:	b.ne	4737a4 <_obstack_memory_used@@Base+0x4240>  // b.any
  473798:	ldrb	w2, [x21, #1]
  47379c:	cmp	w2, w0
  4737a0:	b.eq	4737dc <_obstack_memory_used@@Base+0x4278>  // b.none
  4737a4:	mov	w22, #0x0                   	// #0
  4737a8:	cmp	w1, #0x73
  4737ac:	b.ne	473800 <_obstack_memory_used@@Base+0x429c>  // b.any
  4737b0:	ldrb	w0, [x21, #1]
  4737b4:	cmp	w0, #0x50
  4737b8:	b.ne	473800 <_obstack_memory_used@@Base+0x429c>  // b.any
  4737bc:	ldrb	w0, [x21, #2]
  4737c0:	cbnz	w0, 473800 <_obstack_memory_used@@Base+0x429c>
  4737c4:	mov	x0, x19
  4737c8:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  4737cc:	mov	x3, x0
  4737d0:	cbnz	w22, 473820 <_obstack_memory_used@@Base+0x42bc>
  4737d4:	ldp	x21, x22, [sp, #32]
  4737d8:	b	473760 <_obstack_memory_used@@Base+0x41fc>
  4737dc:	ldr	x0, [x19, #24]
  4737e0:	ldrb	w2, [x0]
  4737e4:	cmp	w2, #0x5f
  4737e8:	b.ne	4737a8 <_obstack_memory_used@@Base+0x4244>  // b.any
  4737ec:	add	x0, x0, #0x1
  4737f0:	str	x0, [x19, #24]
  4737f4:	mov	w22, #0x0                   	// #0
  4737f8:	ldrb	w1, [x21]
  4737fc:	b	4737a8 <_obstack_memory_used@@Base+0x4244>
  473800:	mov	x0, x19
  473804:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473808:	mov	x3, x0
  47380c:	b	4737d0 <_obstack_memory_used@@Base+0x426c>
  473810:	add	x2, x2, #0x3
  473814:	mov	w0, #0x0                   	// #0
  473818:	str	x2, [x19, #24]
  47381c:	b	4734a8 <_obstack_memory_used@@Base+0x3f44>
  473820:	mov	x2, x3
  473824:	mov	x0, x19
  473828:	mov	w1, #0x39                  	// #57
  47382c:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473830:	mov	x3, x0
  473834:	ldp	x21, x22, [sp, #32]
  473838:	b	473760 <_obstack_memory_used@@Base+0x41fc>
  47383c:	ldr	x0, [x20, #8]
  473840:	ldr	x0, [x0]
  473844:	ldrb	w1, [x0, #1]
  473848:	cmp	w1, #0x63
  47384c:	b.eq	4739f4 <_obstack_memory_used@@Base+0x4490>  // b.none
  473850:	ldrb	w0, [x21]
  473854:	cmp	w0, #0x66
  473858:	b.eq	473a24 <_obstack_memory_used@@Base+0x44c0>  // b.none
  47385c:	mov	x0, x19
  473860:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473864:	mov	x22, x0
  473868:	ldrb	w1, [x21]
  47386c:	cmp	w1, #0x63
  473870:	b.ne	47394c <_obstack_memory_used@@Base+0x43e8>  // b.any
  473874:	ldrb	w0, [x21, #1]
  473878:	cmp	w0, #0x6c
  47387c:	b.ne	47394c <_obstack_memory_used@@Base+0x43e8>  // b.any
  473880:	ldrb	w0, [x21, #2]
  473884:	cbnz	w0, 47394c <_obstack_memory_used@@Base+0x43e8>
  473888:	mov	x0, x19
  47388c:	mov	w1, #0x45                  	// #69
  473890:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  473894:	mov	x21, x0
  473898:	mov	x3, x21
  47389c:	mov	x2, x22
  4738a0:	mov	x0, x19
  4738a4:	mov	w1, #0x39                  	// #57
  4738a8:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4738ac:	mov	x3, x0
  4738b0:	mov	x2, x20
  4738b4:	mov	x0, x19
  4738b8:	ldp	x19, x20, [sp, #16]
  4738bc:	mov	w1, #0x38                  	// #56
  4738c0:	ldp	x21, x22, [sp, #32]
  4738c4:	ldp	x29, x30, [sp], #48
  4738c8:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4738cc:	ldrb	w0, [x21]
  4738d0:	cmp	w0, #0x66
  4738d4:	b.eq	473a4c <_obstack_memory_used@@Base+0x44e8>  // b.none
  4738d8:	cmp	w0, #0x6e
  4738dc:	b.ne	4734e4 <_obstack_memory_used@@Base+0x3f80>  // b.any
  4738e0:	ldrb	w0, [x21, #1]
  4738e4:	mov	w1, #0x61                  	// #97
  4738e8:	cmp	w0, #0x77
  4738ec:	ccmp	w0, w1, #0x4, ne  // ne = any
  4738f0:	b.ne	4734e4 <_obstack_memory_used@@Base+0x3f80>  // b.any
  4738f4:	mov	w1, #0x5f                  	// #95
  4738f8:	mov	x0, x19
  4738fc:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  473900:	mov	x21, x0
  473904:	mov	x0, x19
  473908:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  47390c:	ldr	x1, [x19, #24]
  473910:	mov	x22, x0
  473914:	ldrb	w0, [x1]
  473918:	cmp	w0, #0x45
  47391c:	b.eq	473a80 <_obstack_memory_used@@Base+0x451c>  // b.none
  473920:	cmp	w0, #0x70
  473924:	b.eq	473a58 <_obstack_memory_used@@Base+0x44f4>  // b.none
  473928:	cmp	w0, #0x69
  47392c:	b.ne	4734e4 <_obstack_memory_used@@Base+0x3f80>  // b.any
  473930:	ldrb	w0, [x1, #1]
  473934:	cmp	w0, #0x6c
  473938:	b.ne	4734e4 <_obstack_memory_used@@Base+0x3f80>  // b.any
  47393c:	mov	x0, x19
  473940:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473944:	mov	x3, x0
  473948:	b	473614 <_obstack_memory_used@@Base+0x40b0>
  47394c:	cmp	w1, #0x64
  473950:	b.ne	4739dc <_obstack_memory_used@@Base+0x4478>  // b.any
  473954:	ldrb	w0, [x21, #1]
  473958:	cmp	w0, #0x74
  47395c:	b.ne	4739dc <_obstack_memory_used@@Base+0x4478>  // b.any
  473960:	ldrb	w0, [x21, #2]
  473964:	cbnz	w0, 4739dc <_obstack_memory_used@@Base+0x4478>
  473968:	mov	x0, x19
  47396c:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  473970:	ldr	x1, [x19, #24]
  473974:	mov	x21, x0
  473978:	ldrb	w0, [x1]
  47397c:	cmp	w0, #0x49
  473980:	b.ne	473898 <_obstack_memory_used@@Base+0x4334>  // b.any
  473984:	add	x1, x1, #0x1
  473988:	str	x1, [x19, #24]
  47398c:	mov	x0, x19
  473990:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  473994:	mov	x3, x0
  473998:	mov	x2, x21
  47399c:	mov	x0, x19
  4739a0:	mov	w1, #0x4                   	// #4
  4739a4:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4739a8:	mov	x21, x0
  4739ac:	b	473898 <_obstack_memory_used@@Base+0x4334>
  4739b0:	ldr	x0, [x19, #24]
  4739b4:	ldrb	w1, [x0]
  4739b8:	cmp	w1, #0x5f
  4739bc:	b.ne	473754 <_obstack_memory_used@@Base+0x41f0>  // b.any
  4739c0:	add	x0, x0, #0x1
  4739c4:	str	x0, [x19, #24]
  4739c8:	mov	w1, #0x45                  	// #69
  4739cc:	mov	x0, x19
  4739d0:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  4739d4:	mov	x3, x0
  4739d8:	b	473760 <_obstack_memory_used@@Base+0x41fc>
  4739dc:	cmp	w1, #0x70
  4739e0:	b.eq	473a34 <_obstack_memory_used@@Base+0x44d0>  // b.none
  4739e4:	mov	x0, x19
  4739e8:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  4739ec:	mov	x21, x0
  4739f0:	b	473898 <_obstack_memory_used@@Base+0x4334>
  4739f4:	ldrb	w0, [x0]
  4739f8:	sub	w1, w0, #0x63
  4739fc:	sub	w0, w0, #0x72
  473a00:	and	w1, w1, #0xff
  473a04:	and	w0, w0, #0xff
  473a08:	cmp	w1, #0x1
  473a0c:	ccmp	w0, #0x1, #0x0, hi  // hi = pmore
  473a10:	b.hi	473850 <_obstack_memory_used@@Base+0x42ec>  // b.pmore
  473a14:	mov	x0, x19
  473a18:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  473a1c:	mov	x22, x0
  473a20:	b	473868 <_obstack_memory_used@@Base+0x4304>
  473a24:	mov	x0, x19
  473a28:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  473a2c:	mov	x22, x0
  473a30:	b	473868 <_obstack_memory_used@@Base+0x4304>
  473a34:	ldrb	w0, [x21, #1]
  473a38:	cmp	w0, #0x74
  473a3c:	b.ne	4739e4 <_obstack_memory_used@@Base+0x4480>  // b.any
  473a40:	ldrb	w0, [x21, #2]
  473a44:	cbz	w0, 473968 <_obstack_memory_used@@Base+0x4404>
  473a48:	b	4739e4 <_obstack_memory_used@@Base+0x4480>
  473a4c:	mov	x0, x19
  473a50:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  473a54:	b	4735f4 <_obstack_memory_used@@Base+0x4090>
  473a58:	ldrb	w0, [x1, #1]
  473a5c:	cmp	w0, #0x69
  473a60:	b.ne	4734e4 <_obstack_memory_used@@Base+0x3f80>  // b.any
  473a64:	add	x1, x1, #0x2
  473a68:	str	x1, [x19, #24]
  473a6c:	mov	x0, x19
  473a70:	mov	w1, #0x45                  	// #69
  473a74:	bl	472b40 <_obstack_memory_used@@Base+0x35dc>
  473a78:	mov	x3, x0
  473a7c:	b	473614 <_obstack_memory_used@@Base+0x40b0>
  473a80:	add	x1, x1, #0x1
  473a84:	mov	x3, #0x0                   	// #0
  473a88:	str	x1, [x19, #24]
  473a8c:	b	473614 <_obstack_memory_used@@Base+0x40b0>
  473a90:	ldr	x2, [x0, #24]
  473a94:	ldrb	w1, [x2]
  473a98:	cmp	w1, #0x4c
  473a9c:	b.eq	473b28 <_obstack_memory_used@@Base+0x45c4>  // b.none
  473aa0:	stp	x29, x30, [sp, #-32]!
  473aa4:	mov	x29, sp
  473aa8:	stp	x19, x20, [sp, #16]
  473aac:	mov	x19, x0
  473ab0:	b.hi	473ad0 <_obstack_memory_used@@Base+0x456c>  // b.pmore
  473ab4:	sub	w1, w1, #0x49
  473ab8:	and	w1, w1, #0xff
  473abc:	cmp	w1, #0x1
  473ac0:	b.hi	473b18 <_obstack_memory_used@@Base+0x45b4>  // b.pmore
  473ac4:	ldp	x19, x20, [sp, #16]
  473ac8:	ldp	x29, x30, [sp], #32
  473acc:	b	473c00 <_obstack_memory_used@@Base+0x469c>
  473ad0:	cmp	w1, #0x58
  473ad4:	b.ne	473b18 <_obstack_memory_used@@Base+0x45b4>  // b.any
  473ad8:	add	x2, x2, #0x1
  473adc:	ldr	w20, [x0, #76]
  473ae0:	mov	w1, #0x1                   	// #1
  473ae4:	str	x2, [x0, #24]
  473ae8:	str	w1, [x0, #76]
  473aec:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  473af0:	str	w20, [x19, #76]
  473af4:	ldr	x1, [x19, #24]
  473af8:	ldrb	w2, [x1]
  473afc:	cmp	w2, #0x45
  473b00:	b.ne	473b2c <_obstack_memory_used@@Base+0x45c8>  // b.any
  473b04:	add	x1, x1, #0x1
  473b08:	str	x1, [x19, #24]
  473b0c:	ldp	x19, x20, [sp, #16]
  473b10:	ldp	x29, x30, [sp], #32
  473b14:	ret
  473b18:	mov	x0, x19
  473b1c:	ldp	x19, x20, [sp, #16]
  473b20:	ldp	x29, x30, [sp], #32
  473b24:	b	474978 <_obstack_memory_used@@Base+0x5414>
  473b28:	b	476108 <_obstack_memory_used@@Base+0x6ba4>
  473b2c:	mov	x0, #0x0                   	// #0
  473b30:	b	473b0c <_obstack_memory_used@@Base+0x45a8>
  473b34:	nop
  473b38:	stp	x29, x30, [sp, #-64]!
  473b3c:	mov	x29, sp
  473b40:	ldr	x1, [x0, #24]
  473b44:	stp	x19, x20, [sp, #16]
  473b48:	mov	x19, x0
  473b4c:	str	x21, [sp, #32]
  473b50:	ldr	x21, [x0, #64]
  473b54:	ldrb	w2, [x1]
  473b58:	cmp	w2, #0x45
  473b5c:	b.eq	473bdc <_obstack_memory_used@@Base+0x4678>  // b.none
  473b60:	add	x20, sp, #0x38
  473b64:	str	xzr, [sp, #56]
  473b68:	b	473b8c <_obstack_memory_used@@Base+0x4628>
  473b6c:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473b70:	str	x0, [x20]
  473b74:	add	x20, x0, #0x10
  473b78:	cbz	x0, 473ba8 <_obstack_memory_used@@Base+0x4644>
  473b7c:	ldr	x1, [x19, #24]
  473b80:	ldrb	w0, [x1]
  473b84:	cmp	w0, #0x45
  473b88:	b.eq	473bbc <_obstack_memory_used@@Base+0x4658>  // b.none
  473b8c:	mov	x0, x19
  473b90:	bl	473a90 <_obstack_memory_used@@Base+0x452c>
  473b94:	mov	x3, #0x0                   	// #0
  473b98:	mov	x2, x0
  473b9c:	mov	w1, #0x2f                  	// #47
  473ba0:	mov	x0, x19
  473ba4:	cbnz	x2, 473b6c <_obstack_memory_used@@Base+0x4608>
  473ba8:	mov	x0, #0x0                   	// #0
  473bac:	ldp	x19, x20, [sp, #16]
  473bb0:	ldr	x21, [sp, #32]
  473bb4:	ldp	x29, x30, [sp], #64
  473bb8:	ret
  473bbc:	add	x1, x1, #0x1
  473bc0:	str	x1, [x19, #24]
  473bc4:	str	x21, [x19, #64]
  473bc8:	ldp	x19, x20, [sp, #16]
  473bcc:	ldr	x21, [sp, #32]
  473bd0:	ldr	x0, [sp, #56]
  473bd4:	ldp	x29, x30, [sp], #64
  473bd8:	ret
  473bdc:	add	x1, x1, #0x1
  473be0:	mov	x3, #0x0                   	// #0
  473be4:	ldr	x21, [sp, #32]
  473be8:	str	x1, [x0, #24]
  473bec:	ldp	x19, x20, [sp, #16]
  473bf0:	mov	x2, #0x0                   	// #0
  473bf4:	ldp	x29, x30, [sp], #64
  473bf8:	mov	w1, #0x2f                  	// #47
  473bfc:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473c00:	ldr	x3, [x0, #24]
  473c04:	ldrb	w1, [x3]
  473c08:	sub	w1, w1, #0x49
  473c0c:	and	w1, w1, #0xff
  473c10:	cmp	w1, #0x1
  473c14:	b.hi	473c24 <_obstack_memory_used@@Base+0x46c0>  // b.pmore
  473c18:	add	x3, x3, #0x1
  473c1c:	str	x3, [x0, #24]
  473c20:	b	473b38 <_obstack_memory_used@@Base+0x45d4>
  473c24:	mov	x0, #0x0                   	// #0
  473c28:	ret
  473c2c:	nop
  473c30:	stp	x29, x30, [sp, #-48]!
  473c34:	mov	w3, #0x54                  	// #84
  473c38:	mov	x29, sp
  473c3c:	ldr	x2, [x0, #24]
  473c40:	stp	x19, x20, [sp, #16]
  473c44:	mov	x19, x0
  473c48:	str	x21, [sp, #32]
  473c4c:	mov	w21, w1
  473c50:	ldrb	w1, [x2]
  473c54:	cmp	w1, #0x47
  473c58:	ccmp	w1, w3, #0x4, ne  // ne = any
  473c5c:	b.ne	473ce8 <_obstack_memory_used@@Base+0x4784>  // b.any
  473c60:	ldr	w3, [x0, #72]
  473c64:	add	w1, w3, #0x14
  473c68:	str	w1, [x0, #72]
  473c6c:	ldrb	w1, [x2]
  473c70:	cmp	w1, #0x54
  473c74:	b.eq	473e0c <_obstack_memory_used@@Base+0x48a8>  // b.none
  473c78:	cmp	w1, #0x47
  473c7c:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473c80:	add	x1, x2, #0x1
  473c84:	str	x1, [x0, #24]
  473c88:	ldrb	w1, [x2, #1]
  473c8c:	cbz	w1, 473df4 <_obstack_memory_used@@Base+0x4890>
  473c90:	add	x1, x2, #0x2
  473c94:	str	x1, [x0, #24]
  473c98:	ldrb	w1, [x2, #1]
  473c9c:	cmp	w1, #0x54
  473ca0:	b.eq	4741a8 <_obstack_memory_used@@Base+0x4c44>  // b.none
  473ca4:	b.hi	473e74 <_obstack_memory_used@@Base+0x4910>  // b.pmore
  473ca8:	cmp	w1, #0x41
  473cac:	b.eq	4741f0 <_obstack_memory_used@@Base+0x4c8c>  // b.none
  473cb0:	cmp	w1, #0x52
  473cb4:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473cb8:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  473cbc:	mov	x11, x0
  473cc0:	mov	x0, x19
  473cc4:	bl	4721a8 <_obstack_memory_used@@Base+0x2c44>
  473cc8:	mov	x3, x0
  473ccc:	mov	x0, x19
  473cd0:	mov	x2, x11
  473cd4:	ldp	x19, x20, [sp, #16]
  473cd8:	mov	w1, #0x16                  	// #22
  473cdc:	ldr	x21, [sp, #32]
  473ce0:	ldp	x29, x30, [sp], #48
  473ce4:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473ce8:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  473cec:	mov	x20, x0
  473cf0:	cbz	x0, 473df4 <_obstack_memory_used@@Base+0x4890>
  473cf4:	cbz	w21, 473d44 <_obstack_memory_used@@Base+0x47e0>
  473cf8:	ldr	w0, [x19, #16]
  473cfc:	tbnz	w0, #0, 473d44 <_obstack_memory_used@@Base+0x47e0>
  473d00:	mov	x1, #0x1f                  	// #31
  473d04:	mov	x2, #0x1                   	// #1
  473d08:	movk	x1, #0x1a, lsl #48
  473d0c:	ldr	w3, [x20]
  473d10:	sub	w0, w3, #0x1c
  473d14:	cmp	w0, #0x34
  473d18:	b.hi	473d28 <_obstack_memory_used@@Base+0x47c4>  // b.pmore
  473d1c:	lsl	x0, x2, x0
  473d20:	tst	x0, x1
  473d24:	b.ne	47405c <_obstack_memory_used@@Base+0x4af8>  // b.any
  473d28:	cmp	w3, #0x2
  473d2c:	b.eq	474064 <_obstack_memory_used@@Base+0x4b00>  // b.none
  473d30:	mov	x0, x20
  473d34:	ldp	x19, x20, [sp, #16]
  473d38:	ldr	x21, [sp, #32]
  473d3c:	ldp	x29, x30, [sp], #48
  473d40:	ret
  473d44:	ldr	x0, [x19, #24]
  473d48:	ldrb	w0, [x0]
  473d4c:	cmp	w0, #0x45
  473d50:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  473d54:	b.eq	473d30 <_obstack_memory_used@@Base+0x47cc>  // b.none
  473d58:	mov	x1, #0x1f                  	// #31
  473d5c:	mov	x4, x20
  473d60:	mov	x2, #0x1                   	// #1
  473d64:	movk	x1, #0x1a, lsl #48
  473d68:	ldr	w3, [x4]
  473d6c:	cmp	w3, #0x4
  473d70:	b.eq	4740d8 <_obstack_memory_used@@Base+0x4b74>  // b.none
  473d74:	sub	w0, w3, #0x1c
  473d78:	b.hi	473f68 <_obstack_memory_used@@Base+0x4a04>  // b.pmore
  473d7c:	cmp	w3, #0x2
  473d80:	b.ne	473d8c <_obstack_memory_used@@Base+0x4828>  // b.any
  473d84:	ldr	x4, [x4, #16]
  473d88:	cbnz	x4, 473d68 <_obstack_memory_used@@Base+0x4804>
  473d8c:	mov	w1, #0x0                   	// #0
  473d90:	mov	x0, x19
  473d94:	bl	475ab8 <_obstack_memory_used@@Base+0x6554>
  473d98:	mov	x3, x0
  473d9c:	cbz	x0, 473df4 <_obstack_memory_used@@Base+0x4890>
  473da0:	cbnz	w21, 473dc0 <_obstack_memory_used@@Base+0x485c>
  473da4:	ldr	w0, [x20]
  473da8:	cmp	w0, #0x2
  473dac:	b.ne	473dc0 <_obstack_memory_used@@Base+0x485c>  // b.any
  473db0:	ldr	w0, [x3]
  473db4:	cmp	w0, #0x29
  473db8:	b.ne	473dc0 <_obstack_memory_used@@Base+0x485c>  // b.any
  473dbc:	str	xzr, [x3, #8]
  473dc0:	mov	x2, x20
  473dc4:	mov	x0, x19
  473dc8:	ldp	x19, x20, [sp, #16]
  473dcc:	mov	w1, #0x3                   	// #3
  473dd0:	ldr	x21, [sp, #32]
  473dd4:	ldp	x29, x30, [sp], #48
  473dd8:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473ddc:	cmp	w1, #0x68
  473de0:	b.eq	474384 <_obstack_memory_used@@Base+0x4e20>  // b.none
  473de4:	cmp	w1, #0x76
  473de8:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473dec:	bl	472770 <_obstack_memory_used@@Base+0x320c>
  473df0:	cbnz	w0, 4740ac <_obstack_memory_used@@Base+0x4b48>
  473df4:	mov	x20, #0x0                   	// #0
  473df8:	mov	x0, x20
  473dfc:	ldp	x19, x20, [sp, #16]
  473e00:	ldr	x21, [sp, #32]
  473e04:	ldp	x29, x30, [sp], #48
  473e08:	ret
  473e0c:	add	x1, x2, #0x1
  473e10:	str	x1, [x0, #24]
  473e14:	ldrb	w1, [x2, #1]
  473e18:	cbz	w1, 473df4 <_obstack_memory_used@@Base+0x4890>
  473e1c:	add	x1, x2, #0x2
  473e20:	str	x1, [x0, #24]
  473e24:	ldrb	w1, [x2, #1]
  473e28:	cmp	w1, #0x53
  473e2c:	b.eq	4742f4 <_obstack_memory_used@@Base+0x4d90>  // b.none
  473e30:	b.hi	473fe8 <_obstack_memory_used@@Base+0x4a84>  // b.pmore
  473e34:	cmp	w1, #0x48
  473e38:	b.eq	4742d0 <_obstack_memory_used@@Base+0x4d6c>  // b.none
  473e3c:	b.hi	473fb4 <_obstack_memory_used@@Base+0x4a50>  // b.pmore
  473e40:	cmp	w1, #0x43
  473e44:	b.eq	474270 <_obstack_memory_used@@Base+0x4d0c>  // b.none
  473e48:	cmp	w1, #0x46
  473e4c:	b.ne	473f88 <_obstack_memory_used@@Base+0x4a24>  // b.any
  473e50:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  473e54:	mov	x2, x0
  473e58:	mov	x0, x19
  473e5c:	mov	x3, #0x0                   	// #0
  473e60:	ldp	x19, x20, [sp, #16]
  473e64:	mov	w1, #0xe                   	// #14
  473e68:	ldr	x21, [sp, #32]
  473e6c:	ldp	x29, x30, [sp], #48
  473e70:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473e74:	cmp	w1, #0x56
  473e78:	b.eq	474184 <_obstack_memory_used@@Base+0x4c20>  // b.none
  473e7c:	cmp	w1, #0x72
  473e80:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473e84:	add	x0, x0, #0x18
  473e88:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  473e8c:	cmp	w0, #0x1
  473e90:	b.le	473df4 <_obstack_memory_used@@Base+0x4890>
  473e94:	ldr	x1, [x19, #24]
  473e98:	ldrb	w2, [x1]
  473e9c:	cbz	w2, 473df4 <_obstack_memory_used@@Base+0x4890>
  473ea0:	add	x8, x1, #0x1
  473ea4:	str	x8, [x19, #24]
  473ea8:	ldrb	w1, [x1]
  473eac:	cmp	w1, #0x5f
  473eb0:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473eb4:	sub	w9, w0, #0x1
  473eb8:	mov	x2, #0x0                   	// #0
  473ebc:	mov	w11, #0x18                  	// #24
  473ec0:	mov	w10, #0x41                  	// #65
  473ec4:	ldrb	w0, [x8]
  473ec8:	cbz	w0, 473df4 <_obstack_memory_used@@Base+0x4890>
  473ecc:	cmp	w0, #0x24
  473ed0:	b.ne	47411c <_obstack_memory_used@@Base+0x4bb8>  // b.any
  473ed4:	ldrb	w0, [x8, #1]
  473ed8:	cmp	w0, #0x53
  473edc:	b.eq	474228 <_obstack_memory_used@@Base+0x4cc4>  // b.none
  473ee0:	cmp	w0, #0x5f
  473ee4:	b.eq	474220 <_obstack_memory_used@@Base+0x4cbc>  // b.none
  473ee8:	cmp	w0, #0x24
  473eec:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473ef0:	ldp	w1, w3, [x19, #40]
  473ef4:	ldr	x8, [x19, #24]
  473ef8:	cmp	w1, w3
  473efc:	add	x8, x8, #0x2
  473f00:	b.ge	4743b8 <_obstack_memory_used@@Base+0x4e54>  // b.tcont
  473f04:	ldr	x5, [x19, #32]
  473f08:	smull	x4, w1, w11
  473f0c:	add	w1, w1, #0x1
  473f10:	sub	w9, w9, #0x2
  473f14:	add	x3, x5, x4
  473f18:	str	wzr, [x3, #4]
  473f1c:	str	w1, [x19, #40]
  473f20:	str	w10, [x5, x4]
  473f24:	str	w0, [x3, #8]
  473f28:	str	x8, [x19, #24]
  473f2c:	cbz	x2, 474218 <_obstack_memory_used@@Base+0x4cb4>
  473f30:	mov	x0, x19
  473f34:	mov	w1, #0x40                  	// #64
  473f38:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  473f3c:	mov	x2, x0
  473f40:	cbz	x0, 473df4 <_obstack_memory_used@@Base+0x4890>
  473f44:	cmp	w9, #0x0
  473f48:	b.gt	473ec4 <_obstack_memory_used@@Base+0x4960>
  473f4c:	mov	x0, x19
  473f50:	mov	x3, #0x0                   	// #0
  473f54:	ldp	x19, x20, [sp, #16]
  473f58:	mov	w1, #0x3f                  	// #63
  473f5c:	ldr	x21, [sp, #32]
  473f60:	ldp	x29, x30, [sp], #48
  473f64:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473f68:	cmp	w0, #0x34
  473f6c:	b.hi	473d8c <_obstack_memory_used@@Base+0x4828>  // b.pmore
  473f70:	lsl	x0, x2, x0
  473f74:	tst	x0, x1
  473f78:	b.eq	473d8c <_obstack_memory_used@@Base+0x4828>  // b.none
  473f7c:	ldr	x4, [x4, #8]
  473f80:	cbnz	x4, 473d68 <_obstack_memory_used@@Base+0x4804>
  473f84:	b	473d8c <_obstack_memory_used@@Base+0x4828>
  473f88:	cmp	w1, #0x41
  473f8c:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473f90:	bl	473a90 <_obstack_memory_used@@Base+0x452c>
  473f94:	mov	x2, x0
  473f98:	mov	x0, x19
  473f9c:	mov	x3, #0x0                   	// #0
  473fa0:	ldp	x19, x20, [sp, #16]
  473fa4:	mov	w1, #0x30                  	// #48
  473fa8:	ldr	x21, [sp, #32]
  473fac:	ldp	x29, x30, [sp], #48
  473fb0:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473fb4:	cmp	w1, #0x49
  473fb8:	b.eq	474360 <_obstack_memory_used@@Base+0x4dfc>  // b.none
  473fbc:	cmp	w1, #0x4a
  473fc0:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  473fc4:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  473fc8:	mov	x2, x0
  473fcc:	mov	x0, x19
  473fd0:	mov	x3, #0x0                   	// #0
  473fd4:	ldp	x19, x20, [sp, #16]
  473fd8:	mov	w1, #0x12                  	// #18
  473fdc:	ldr	x21, [sp, #32]
  473fe0:	ldp	x29, x30, [sp], #48
  473fe4:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  473fe8:	cmp	w1, #0x63
  473fec:	b.eq	474318 <_obstack_memory_used@@Base+0x4db4>  // b.none
  473ff0:	b.hi	473ddc <_obstack_memory_used@@Base+0x4878>  // b.pmore
  473ff4:	cmp	w1, #0x56
  473ff8:	b.eq	474244 <_obstack_memory_used@@Base+0x4ce0>  // b.none
  473ffc:	cmp	w1, #0x57
  474000:	b.ne	474028 <_obstack_memory_used@@Base+0x4ac4>  // b.any
  474004:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  474008:	mov	x2, x0
  47400c:	mov	x0, x19
  474010:	mov	x3, #0x0                   	// #0
  474014:	ldp	x19, x20, [sp, #16]
  474018:	mov	w1, #0x15                  	// #21
  47401c:	ldr	x21, [sp, #32]
  474020:	ldp	x29, x30, [sp], #48
  474024:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  474028:	cmp	w1, #0x54
  47402c:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  474030:	add	w3, w3, #0xa
  474034:	str	w3, [x0, #72]
  474038:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  47403c:	mov	x2, x0
  474040:	mov	x0, x19
  474044:	mov	x3, #0x0                   	// #0
  474048:	ldp	x19, x20, [sp, #16]
  47404c:	mov	w1, #0xa                   	// #10
  474050:	ldr	x21, [sp, #32]
  474054:	ldp	x29, x30, [sp], #48
  474058:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  47405c:	ldr	x20, [x20, #8]
  474060:	b	473d0c <_obstack_memory_used@@Base+0x47a8>
  474064:	ldr	x3, [x20, #16]
  474068:	mov	x1, #0x1f                  	// #31
  47406c:	mov	x2, #0x1                   	// #1
  474070:	movk	x1, #0x1a, lsl #48
  474074:	ldr	w0, [x3]
  474078:	sub	w0, w0, #0x1c
  47407c:	cmp	w0, #0x34
  474080:	b.hi	473d30 <_obstack_memory_used@@Base+0x47cc>  // b.pmore
  474084:	lsl	x0, x2, x0
  474088:	tst	x0, x1
  47408c:	b.eq	473d30 <_obstack_memory_used@@Base+0x47cc>  // b.none
  474090:	ldr	x3, [x3, #8]
  474094:	str	x3, [x20, #16]
  474098:	ldr	w0, [x3]
  47409c:	sub	w0, w0, #0x1c
  4740a0:	cmp	w0, #0x34
  4740a4:	b.ls	474084 <_obstack_memory_used@@Base+0x4b20>  // b.plast
  4740a8:	b	473d30 <_obstack_memory_used@@Base+0x47cc>
  4740ac:	mov	x0, x19
  4740b0:	mov	w1, #0x0                   	// #0
  4740b4:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  4740b8:	mov	x2, x0
  4740bc:	mov	x0, x19
  4740c0:	mov	x3, #0x0                   	// #0
  4740c4:	ldp	x19, x20, [sp, #16]
  4740c8:	mov	w1, #0x10                  	// #16
  4740cc:	ldr	x21, [sp, #32]
  4740d0:	ldp	x29, x30, [sp], #48
  4740d4:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4740d8:	ldr	x1, [x4, #8]
  4740dc:	cbz	x1, 474108 <_obstack_memory_used@@Base+0x4ba4>
  4740e0:	ldr	w0, [x1]
  4740e4:	sub	w2, w0, #0x1
  4740e8:	cmp	w0, #0x8
  4740ec:	b.hi	474110 <_obstack_memory_used@@Base+0x4bac>  // b.pmore
  4740f0:	cmp	w0, #0x6
  4740f4:	b.hi	473d8c <_obstack_memory_used@@Base+0x4828>  // b.pmore
  4740f8:	cmp	w2, #0x1
  4740fc:	b.hi	474108 <_obstack_memory_used@@Base+0x4ba4>  // b.pmore
  474100:	ldr	x1, [x1, #16]
  474104:	cbnz	x1, 4740e0 <_obstack_memory_used@@Base+0x4b7c>
  474108:	mov	w1, #0x1                   	// #1
  47410c:	b	473d90 <_obstack_memory_used@@Base+0x482c>
  474110:	cmp	w0, #0x35
  474114:	cset	w1, ne  // ne = any
  474118:	b	473d90 <_obstack_memory_used@@Base+0x482c>
  47411c:	mov	x1, #0x1                   	// #1
  474120:	b	474128 <_obstack_memory_used@@Base+0x4bc4>
  474124:	mov	x1, x4
  474128:	cmp	w9, w1
  47412c:	mov	w5, w1
  474130:	b.le	474148 <_obstack_memory_used@@Base+0x4be4>
  474134:	ldrb	w3, [x8, x1]
  474138:	add	x4, x1, #0x1
  47413c:	cmp	w3, #0x24
  474140:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  474144:	b.ne	474124 <_obstack_memory_used@@Base+0x4bc0>  // b.any
  474148:	ldp	w3, w0, [x19, #40]
  47414c:	cmp	w3, w0
  474150:	b.ge	474230 <_obstack_memory_used@@Base+0x4ccc>  // b.tcont
  474154:	ldr	x4, [x19, #32]
  474158:	add	w0, w3, #0x1
  47415c:	sub	w9, w9, w5
  474160:	smaddl	x3, w3, w11, x4
  474164:	str	wzr, [x3, #4]
  474168:	str	w0, [x19, #40]
  47416c:	stp	xzr, x8, [x3]
  474170:	ldr	x8, [x19, #24]
  474174:	str	w5, [x3, #16]
  474178:	add	x8, x8, x1
  47417c:	str	x8, [x19, #24]
  474180:	b	473f2c <_obstack_memory_used@@Base+0x49c8>
  474184:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  474188:	mov	x2, x0
  47418c:	mov	x0, x19
  474190:	mov	x3, #0x0                   	// #0
  474194:	ldp	x19, x20, [sp, #16]
  474198:	mov	w1, #0x13                  	// #19
  47419c:	ldr	x21, [sp, #32]
  4741a0:	ldp	x29, x30, [sp], #48
  4741a4:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4741a8:	ldrb	w1, [x2, #2]
  4741ac:	cbz	w1, 4741c4 <_obstack_memory_used@@Base+0x4c60>
  4741b0:	add	x1, x2, #0x3
  4741b4:	str	x1, [x0, #24]
  4741b8:	ldrb	w1, [x2, #2]
  4741bc:	cmp	w1, #0x6e
  4741c0:	b.eq	4743c4 <_obstack_memory_used@@Base+0x4e60>  // b.none
  4741c4:	mov	x0, x19
  4741c8:	mov	w1, #0x0                   	// #0
  4741cc:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  4741d0:	mov	x2, x0
  4741d4:	mov	x0, x19
  4741d8:	mov	x3, #0x0                   	// #0
  4741dc:	ldp	x19, x20, [sp, #16]
  4741e0:	mov	w1, #0x49                  	// #73
  4741e4:	ldr	x21, [sp, #32]
  4741e8:	ldp	x29, x30, [sp], #48
  4741ec:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4741f0:	mov	w1, #0x0                   	// #0
  4741f4:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  4741f8:	mov	x2, x0
  4741fc:	mov	x0, x19
  474200:	ldp	x19, x20, [sp, #16]
  474204:	mov	x3, #0x0                   	// #0
  474208:	ldr	x21, [sp, #32]
  47420c:	mov	w1, #0x17                  	// #23
  474210:	ldp	x29, x30, [sp], #48
  474214:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  474218:	mov	x2, x3
  47421c:	b	473f44 <_obstack_memory_used@@Base+0x49e0>
  474220:	mov	w0, #0x2e                  	// #46
  474224:	b	473ef0 <_obstack_memory_used@@Base+0x498c>
  474228:	mov	w0, #0x2f                  	// #47
  47422c:	b	473ef0 <_obstack_memory_used@@Base+0x498c>
  474230:	ldr	x0, [x19, #24]
  474234:	mov	x20, #0x0                   	// #0
  474238:	add	x1, x0, x1
  47423c:	str	x1, [x19, #24]
  474240:	b	473d30 <_obstack_memory_used@@Base+0x47cc>
  474244:	add	w3, w3, #0xf
  474248:	str	w3, [x0, #72]
  47424c:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474250:	mov	x2, x0
  474254:	mov	x0, x19
  474258:	mov	x3, #0x0                   	// #0
  47425c:	ldp	x19, x20, [sp, #16]
  474260:	mov	w1, #0x9                   	// #9
  474264:	ldr	x21, [sp, #32]
  474268:	ldp	x29, x30, [sp], #48
  47426c:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  474270:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474274:	mov	x20, x0
  474278:	add	x0, x19, #0x18
  47427c:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  474280:	tbnz	w0, #31, 473df4 <_obstack_memory_used@@Base+0x4890>
  474284:	ldr	x0, [x19, #24]
  474288:	ldrb	w1, [x0]
  47428c:	cmp	w1, #0x5f
  474290:	b.ne	473df4 <_obstack_memory_used@@Base+0x4890>  // b.any
  474294:	add	x0, x0, #0x1
  474298:	str	x0, [x19, #24]
  47429c:	mov	x0, x19
  4742a0:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  4742a4:	mov	x2, x0
  4742a8:	ldr	w1, [x19, #72]
  4742ac:	mov	x3, x20
  4742b0:	ldr	x21, [sp, #32]
  4742b4:	add	w1, w1, #0x5
  4742b8:	str	w1, [x19, #72]
  4742bc:	mov	x0, x19
  4742c0:	ldp	x19, x20, [sp, #16]
  4742c4:	mov	w1, #0xb                   	// #11
  4742c8:	ldp	x29, x30, [sp], #48
  4742cc:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4742d0:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  4742d4:	mov	x2, x0
  4742d8:	mov	x0, x19
  4742dc:	mov	x3, #0x0                   	// #0
  4742e0:	ldp	x19, x20, [sp, #16]
  4742e4:	mov	w1, #0x14                  	// #20
  4742e8:	ldr	x21, [sp, #32]
  4742ec:	ldp	x29, x30, [sp], #48
  4742f0:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4742f4:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  4742f8:	mov	x2, x0
  4742fc:	mov	x0, x19
  474300:	mov	x3, #0x0                   	// #0
  474304:	ldp	x19, x20, [sp, #16]
  474308:	mov	w1, #0xd                   	// #13
  47430c:	ldr	x21, [sp, #32]
  474310:	ldp	x29, x30, [sp], #48
  474314:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  474318:	mov	w1, #0x0                   	// #0
  47431c:	bl	472770 <_obstack_memory_used@@Base+0x320c>
  474320:	cbz	w0, 473df4 <_obstack_memory_used@@Base+0x4890>
  474324:	mov	x0, x19
  474328:	mov	w1, #0x0                   	// #0
  47432c:	bl	472770 <_obstack_memory_used@@Base+0x320c>
  474330:	cbz	w0, 473df4 <_obstack_memory_used@@Base+0x4890>
  474334:	mov	x0, x19
  474338:	mov	w1, #0x0                   	// #0
  47433c:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  474340:	mov	x2, x0
  474344:	mov	x0, x19
  474348:	mov	x3, #0x0                   	// #0
  47434c:	ldp	x19, x20, [sp, #16]
  474350:	mov	w1, #0x11                  	// #17
  474354:	ldr	x21, [sp, #32]
  474358:	ldp	x29, x30, [sp], #48
  47435c:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  474360:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474364:	mov	x2, x0
  474368:	mov	x0, x19
  47436c:	mov	x3, #0x0                   	// #0
  474370:	ldp	x19, x20, [sp, #16]
  474374:	mov	w1, #0xc                   	// #12
  474378:	ldr	x21, [sp, #32]
  47437c:	ldp	x29, x30, [sp], #48
  474380:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  474384:	bl	472770 <_obstack_memory_used@@Base+0x320c>
  474388:	cbz	w0, 473df4 <_obstack_memory_used@@Base+0x4890>
  47438c:	mov	x0, x19
  474390:	mov	w1, #0x0                   	// #0
  474394:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  474398:	mov	x2, x0
  47439c:	mov	x0, x19
  4743a0:	mov	x3, #0x0                   	// #0
  4743a4:	ldp	x19, x20, [sp, #16]
  4743a8:	mov	w1, #0xf                   	// #15
  4743ac:	ldr	x21, [sp, #32]
  4743b0:	ldp	x29, x30, [sp], #48
  4743b4:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4743b8:	mov	x20, #0x0                   	// #0
  4743bc:	str	x8, [x19, #24]
  4743c0:	b	473d30 <_obstack_memory_used@@Base+0x47cc>
  4743c4:	mov	w1, #0x0                   	// #0
  4743c8:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  4743cc:	mov	x2, x0
  4743d0:	mov	x0, x19
  4743d4:	ldp	x19, x20, [sp, #16]
  4743d8:	mov	x3, #0x0                   	// #0
  4743dc:	ldr	x21, [sp, #32]
  4743e0:	mov	w1, #0x4a                  	// #74
  4743e4:	ldp	x29, x30, [sp], #48
  4743e8:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  4743ec:	nop
  4743f0:	stp	x29, x30, [sp, #-112]!
  4743f4:	mov	x29, sp
  4743f8:	ldr	x2, [x0, #24]
  4743fc:	stp	x19, x20, [sp, #16]
  474400:	ldrb	w1, [x2]
  474404:	cmp	w1, #0x55
  474408:	b.eq	4745f0 <_obstack_memory_used@@Base+0x508c>  // b.none
  47440c:	mov	x19, x0
  474410:	b.hi	4744c0 <_obstack_memory_used@@Base+0x4f5c>  // b.pmore
  474414:	cmp	w1, #0x4e
  474418:	b.eq	474608 <_obstack_memory_used@@Base+0x50a4>  // b.none
  47441c:	cmp	w1, #0x53
  474420:	b.ne	474590 <_obstack_memory_used@@Base+0x502c>  // b.any
  474424:	ldrb	w1, [x2, #1]
  474428:	cmp	w1, #0x74
  47442c:	b.ne	474550 <_obstack_memory_used@@Base+0x4fec>  // b.any
  474430:	ldp	w0, w1, [x0, #40]
  474434:	add	x2, x2, #0x2
  474438:	str	x2, [x19, #24]
  47443c:	cmp	w0, w1
  474440:	b.ge	4748c4 <_obstack_memory_used@@Base+0x5360>  // b.tcont
  474444:	mov	w3, #0x18                  	// #24
  474448:	add	w1, w0, #0x1
  47444c:	ldr	x2, [x19, #32]
  474450:	smull	x0, w0, w3
  474454:	str	w1, [x19, #40]
  474458:	mov	w3, #0x3                   	// #3
  47445c:	add	x20, x2, x0
  474460:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  474464:	add	x1, x1, #0xe88
  474468:	str	xzr, [x2, x0]
  47446c:	str	x1, [x20, #8]
  474470:	str	w3, [x20, #16]
  474474:	mov	x0, x19
  474478:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  47447c:	mov	x2, x20
  474480:	mov	x3, x0
  474484:	mov	w1, #0x1                   	// #1
  474488:	mov	x0, x19
  47448c:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474490:	mov	x20, x0
  474494:	ldr	w1, [x19, #72]
  474498:	ldr	x2, [x19, #24]
  47449c:	add	w1, w1, #0x3
  4744a0:	str	w1, [x19, #72]
  4744a4:	ldrb	w0, [x2]
  4744a8:	cmp	w0, #0x49
  4744ac:	b.eq	474870 <_obstack_memory_used@@Base+0x530c>  // b.none
  4744b0:	mov	x0, x20
  4744b4:	ldp	x19, x20, [sp, #16]
  4744b8:	ldp	x29, x30, [sp], #112
  4744bc:	ret
  4744c0:	cmp	w1, #0x5a
  4744c4:	b.ne	474590 <_obstack_memory_used@@Base+0x502c>  // b.any
  4744c8:	add	x2, x2, #0x1
  4744cc:	str	x2, [x0, #24]
  4744d0:	mov	w1, #0x0                   	// #0
  4744d4:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  4744d8:	mov	x20, x0
  4744dc:	cbz	x0, 474588 <_obstack_memory_used@@Base+0x5024>
  4744e0:	ldr	x0, [x19, #24]
  4744e4:	ldrb	w1, [x0]
  4744e8:	cmp	w1, #0x45
  4744ec:	b.ne	474588 <_obstack_memory_used@@Base+0x5024>  // b.any
  4744f0:	add	x1, x0, #0x1
  4744f4:	str	x1, [x19, #24]
  4744f8:	ldrb	w1, [x0, #1]
  4744fc:	cmp	w1, #0x73
  474500:	b.eq	4748ec <_obstack_memory_used@@Base+0x5388>  // b.none
  474504:	cmp	w1, #0x64
  474508:	b.eq	474794 <_obstack_memory_used@@Base+0x5230>  // b.none
  47450c:	mov	x0, x19
  474510:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  474514:	mov	x3, x0
  474518:	cbz	x0, 47452c <_obstack_memory_used@@Base+0x4fc8>
  47451c:	ldr	w0, [x0]
  474520:	sub	w0, w0, #0x46
  474524:	tst	w0, #0xfffffffd
  474528:	b.ne	474940 <_obstack_memory_used@@Base+0x53dc>  // b.any
  47452c:	ldr	w0, [x20]
  474530:	cmp	w0, #0x3
  474534:	b.eq	4748ac <_obstack_memory_used@@Base+0x5348>  // b.none
  474538:	mov	x2, x20
  47453c:	mov	x0, x19
  474540:	mov	w1, #0x2                   	// #2
  474544:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474548:	mov	x20, x0
  47454c:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  474550:	mov	w1, #0x0                   	// #0
  474554:	bl	472508 <_obstack_memory_used@@Base+0x2fa4>
  474558:	ldr	x1, [x19, #24]
  47455c:	mov	x20, x0
  474560:	ldrb	w0, [x1]
  474564:	cmp	w0, #0x49
  474568:	b.ne	4744b0 <_obstack_memory_used@@Base+0x4f4c>  // b.any
  47456c:	mov	x0, x19
  474570:	b	4745d0 <_obstack_memory_used@@Base+0x506c>
  474574:	mov	x0, x19
  474578:	bl	472870 <_obstack_memory_used@@Base+0x330c>
  47457c:	cbnz	w0, 4747d0 <_obstack_memory_used@@Base+0x526c>
  474580:	ldp	x21, x22, [sp, #32]
  474584:	nop
  474588:	mov	x20, #0x0                   	// #0
  47458c:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  474590:	mov	x0, x19
  474594:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  474598:	ldr	x1, [x19, #24]
  47459c:	mov	x20, x0
  4745a0:	ldrb	w0, [x1]
  4745a4:	cmp	w0, #0x49
  4745a8:	b.ne	4744b0 <_obstack_memory_used@@Base+0x4f4c>  // b.any
  4745ac:	cbz	x20, 474588 <_obstack_memory_used@@Base+0x5024>
  4745b0:	ldp	w1, w0, [x19, #56]
  4745b4:	cmp	w1, w0
  4745b8:	b.ge	474588 <_obstack_memory_used@@Base+0x5024>  // b.tcont
  4745bc:	ldr	x3, [x19, #48]
  4745c0:	mov	x0, x19
  4745c4:	add	w2, w1, #0x1
  4745c8:	str	x20, [x3, w1, sxtw #3]
  4745cc:	str	w2, [x19, #56]
  4745d0:	bl	473c00 <_obstack_memory_used@@Base+0x469c>
  4745d4:	mov	x3, x0
  4745d8:	mov	x2, x20
  4745dc:	mov	x0, x19
  4745e0:	mov	w1, #0x4                   	// #4
  4745e4:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4745e8:	mov	x20, x0
  4745ec:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  4745f0:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  4745f4:	mov	x20, x0
  4745f8:	mov	x0, x20
  4745fc:	ldp	x19, x20, [sp, #16]
  474600:	ldp	x29, x30, [sp], #112
  474604:	ret
  474608:	stp	x21, x22, [sp, #32]
  47460c:	add	x2, x2, #0x1
  474610:	add	x1, sp, #0x68
  474614:	str	x2, [x0, #24]
  474618:	mov	w2, #0x1                   	// #1
  47461c:	bl	475828 <_obstack_memory_used@@Base+0x62c4>
  474620:	mov	x22, x0
  474624:	cbz	x0, 4748a0 <_obstack_memory_used@@Base+0x533c>
  474628:	mov	x1, #0x0                   	// #0
  47462c:	mov	x0, x19
  474630:	stp	x23, x24, [sp, #48]
  474634:	bl	471ee0 <_obstack_memory_used@@Base+0x297c>
  474638:	mov	x23, x0
  47463c:	ldr	x1, [x19, #24]
  474640:	ldrb	w20, [x1]
  474644:	cbz	w20, 4746fc <_obstack_memory_used@@Base+0x5198>
  474648:	mov	x21, #0x0                   	// #0
  47464c:	mov	w24, #0x4c                  	// #76
  474650:	stp	x25, x26, [sp, #64]
  474654:	mov	w25, #0x55                  	// #85
  474658:	cmp	w20, #0x44
  47465c:	b.eq	474710 <_obstack_memory_used@@Base+0x51ac>  // b.none
  474660:	sub	w2, w20, #0x30
  474664:	sub	w0, w20, #0x61
  474668:	and	w2, w2, #0xff
  47466c:	and	w0, w0, #0xff
  474670:	cmp	w2, #0x9
  474674:	mov	x26, x21
  474678:	ccmp	w0, #0x19, #0x0, hi  // hi = pmore
  47467c:	b.ls	474690 <_obstack_memory_used@@Base+0x512c>  // b.plast
  474680:	cmp	w20, #0x43
  474684:	ccmp	w20, w25, #0x4, ne  // ne = any
  474688:	ccmp	w20, w24, #0x4, ne  // ne = any
  47468c:	b.ne	47475c <_obstack_memory_used@@Base+0x51f8>  // b.any
  474690:	mov	x0, x19
  474694:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  474698:	mov	x21, x0
  47469c:	cbz	x26, 4746b8 <_obstack_memory_used@@Base+0x5154>
  4746a0:	mov	w1, #0x1                   	// #1
  4746a4:	mov	x3, x21
  4746a8:	mov	x2, x26
  4746ac:	mov	x0, x19
  4746b0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4746b4:	mov	x21, x0
  4746b8:	cmp	w20, #0x53
  4746bc:	ldr	x1, [x19, #24]
  4746c0:	b.eq	4746f0 <_obstack_memory_used@@Base+0x518c>  // b.none
  4746c4:	ldrb	w20, [x1]
  4746c8:	cmp	w20, #0x45
  4746cc:	b.eq	474744 <_obstack_memory_used@@Base+0x51e0>  // b.none
  4746d0:	cbz	x21, 4746f8 <_obstack_memory_used@@Base+0x5194>
  4746d4:	ldp	w0, w2, [x19, #56]
  4746d8:	cmp	w0, w2
  4746dc:	b.ge	4746f8 <_obstack_memory_used@@Base+0x5194>  // b.tcont
  4746e0:	ldr	x3, [x19, #48]
  4746e4:	add	w2, w0, #0x1
  4746e8:	str	x21, [x3, w0, sxtw #3]
  4746ec:	str	w2, [x19, #56]
  4746f0:	ldrb	w20, [x1]
  4746f4:	cbnz	w20, 474658 <_obstack_memory_used@@Base+0x50f4>
  4746f8:	ldp	x25, x26, [sp, #64]
  4746fc:	mov	x20, #0x0                   	// #0
  474700:	ldp	x23, x24, [sp, #48]
  474704:	str	xzr, [x22]
  474708:	ldp	x21, x22, [sp, #32]
  47470c:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  474710:	ldrb	w0, [x1, #1]
  474714:	and	w0, w0, #0xffffffdf
  474718:	and	w0, w0, #0xff
  47471c:	cmp	w0, #0x54
  474720:	mov	x0, x19
  474724:	b.ne	47474c <_obstack_memory_used@@Base+0x51e8>  // b.any
  474728:	mov	x26, x21
  47472c:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474730:	mov	x21, x0
  474734:	mov	w1, #0x1                   	// #1
  474738:	cbnz	x26, 4746a4 <_obstack_memory_used@@Base+0x5140>
  47473c:	ldr	x1, [x19, #24]
  474740:	b	4746c4 <_obstack_memory_used@@Base+0x5160>
  474744:	mov	x26, x21
  474748:	b	474680 <_obstack_memory_used@@Base+0x511c>
  47474c:	mov	x26, x21
  474750:	bl	475c28 <_obstack_memory_used@@Base+0x66c4>
  474754:	mov	x21, x0
  474758:	b	474734 <_obstack_memory_used@@Base+0x51d0>
  47475c:	cmp	w20, #0x53
  474760:	b.eq	474810 <_obstack_memory_used@@Base+0x52ac>  // b.none
  474764:	cmp	w20, #0x49
  474768:	b.eq	4748cc <_obstack_memory_used@@Base+0x5368>  // b.none
  47476c:	cmp	w20, #0x54
  474770:	b.eq	474968 <_obstack_memory_used@@Base+0x5404>  // b.none
  474774:	cmp	w20, #0x45
  474778:	b.eq	47482c <_obstack_memory_used@@Base+0x52c8>  // b.none
  47477c:	cmp	w20, #0x4d
  474780:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  474784:	b.eq	4746f8 <_obstack_memory_used@@Base+0x5194>  // b.none
  474788:	add	x1, x1, #0x1
  47478c:	str	x1, [x19, #24]
  474790:	b	4746f0 <_obstack_memory_used@@Base+0x518c>
  474794:	stp	x21, x22, [sp, #32]
  474798:	add	x0, x0, #0x2
  47479c:	str	x0, [x19, #24]
  4747a0:	mov	x0, x19
  4747a4:	bl	472210 <_obstack_memory_used@@Base+0x2cac>
  4747a8:	mov	w21, w0
  4747ac:	tbnz	w0, #31, 474580 <_obstack_memory_used@@Base+0x501c>
  4747b0:	mov	x0, x19
  4747b4:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  4747b8:	mov	x11, x0
  4747bc:	cbz	x0, 4747d0 <_obstack_memory_used@@Base+0x526c>
  4747c0:	ldr	w0, [x0]
  4747c4:	sub	w0, w0, #0x46
  4747c8:	tst	w0, #0xfffffffd
  4747cc:	b.ne	474574 <_obstack_memory_used@@Base+0x5010>  // b.any
  4747d0:	ldp	w1, w0, [x19, #40]
  4747d4:	cmp	w1, w0
  4747d8:	b.ge	47495c <_obstack_memory_used@@Base+0x53f8>  // b.tcont
  4747dc:	mov	w2, #0x18                  	// #24
  4747e0:	add	w4, w1, #0x1
  4747e4:	ldr	x0, [x19, #32]
  4747e8:	smull	x1, w1, w2
  4747ec:	mov	w2, #0x47                  	// #71
  4747f0:	add	x3, x0, x1
  4747f4:	str	wzr, [x3, #4]
  4747f8:	str	w4, [x19, #40]
  4747fc:	str	w2, [x0, x1]
  474800:	str	x11, [x3, #8]
  474804:	str	w21, [x3, #16]
  474808:	ldp	x21, x22, [sp, #32]
  47480c:	b	47452c <_obstack_memory_used@@Base+0x4fc8>
  474810:	mov	x0, x19
  474814:	mov	w1, #0x1                   	// #1
  474818:	bl	472508 <_obstack_memory_used@@Base+0x2fa4>
  47481c:	mov	x21, x0
  474820:	cbnz	x26, 4746a0 <_obstack_memory_used@@Base+0x513c>
  474824:	ldr	x1, [x19, #24]
  474828:	b	4746f0 <_obstack_memory_used@@Base+0x518c>
  47482c:	str	x21, [x22]
  474830:	cbz	x21, 474898 <_obstack_memory_used@@Base+0x5334>
  474834:	cbz	x23, 474844 <_obstack_memory_used@@Base+0x52e0>
  474838:	ldr	x0, [sp, #104]
  47483c:	str	x0, [x23, #8]
  474840:	str	x23, [sp, #104]
  474844:	ldr	x0, [x19, #24]
  474848:	ldrb	w1, [x0]
  47484c:	cmp	w1, #0x45
  474850:	b.ne	474898 <_obstack_memory_used@@Base+0x5334>  // b.any
  474854:	add	x0, x0, #0x1
  474858:	ldp	x21, x22, [sp, #32]
  47485c:	ldp	x23, x24, [sp, #48]
  474860:	ldp	x25, x26, [sp, #64]
  474864:	str	x0, [x19, #24]
  474868:	ldr	x20, [sp, #104]
  47486c:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  474870:	cbz	x20, 474588 <_obstack_memory_used@@Base+0x5024>
  474874:	ldp	w0, w1, [x19, #56]
  474878:	cmp	w0, w1
  47487c:	b.ge	474588 <_obstack_memory_used@@Base+0x5024>  // b.tcont
  474880:	ldr	x2, [x19, #48]
  474884:	add	w1, w0, #0x1
  474888:	str	x20, [x2, w0, sxtw #3]
  47488c:	mov	x0, x19
  474890:	str	w1, [x19, #56]
  474894:	b	4745d0 <_obstack_memory_used@@Base+0x506c>
  474898:	ldp	x23, x24, [sp, #48]
  47489c:	ldp	x25, x26, [sp, #64]
  4748a0:	mov	x20, #0x0                   	// #0
  4748a4:	ldp	x21, x22, [sp, #32]
  4748a8:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  4748ac:	ldr	x0, [x20, #16]
  4748b0:	ldr	w1, [x0]
  4748b4:	cmp	w1, #0x29
  4748b8:	b.ne	474538 <_obstack_memory_used@@Base+0x4fd4>  // b.any
  4748bc:	str	xzr, [x0, #8]
  4748c0:	b	474538 <_obstack_memory_used@@Base+0x4fd4>
  4748c4:	mov	x20, #0x0                   	// #0
  4748c8:	b	474474 <_obstack_memory_used@@Base+0x4f10>
  4748cc:	cbz	x21, 4746f8 <_obstack_memory_used@@Base+0x5194>
  4748d0:	add	x1, x1, #0x1
  4748d4:	str	x1, [x19, #24]
  4748d8:	mov	x0, x19
  4748dc:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  4748e0:	mov	x21, x0
  4748e4:	mov	w1, #0x4                   	// #4
  4748e8:	b	4746a4 <_obstack_memory_used@@Base+0x5140>
  4748ec:	add	x0, x0, #0x2
  4748f0:	str	x0, [x19, #24]
  4748f4:	mov	x0, x19
  4748f8:	bl	472870 <_obstack_memory_used@@Base+0x330c>
  4748fc:	cbz	w0, 474588 <_obstack_memory_used@@Base+0x5024>
  474900:	ldp	w0, w1, [x19, #40]
  474904:	cmp	w0, w1
  474908:	b.ge	474960 <_obstack_memory_used@@Base+0x53fc>  // b.tcont
  47490c:	mov	w3, #0x18                  	// #24
  474910:	add	w1, w0, #0x1
  474914:	ldr	x2, [x19, #32]
  474918:	smull	x0, w0, w3
  47491c:	str	w1, [x19, #40]
  474920:	mov	w4, #0xe                   	// #14
  474924:	add	x3, x2, x0
  474928:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47492c:	add	x1, x1, #0xe78
  474930:	str	xzr, [x2, x0]
  474934:	str	x1, [x3, #8]
  474938:	str	w4, [x3, #16]
  47493c:	b	47452c <_obstack_memory_used@@Base+0x4fc8>
  474940:	mov	x0, x19
  474944:	str	x3, [sp, #88]
  474948:	bl	472870 <_obstack_memory_used@@Base+0x330c>
  47494c:	ldr	x3, [sp, #88]
  474950:	cbnz	w0, 47452c <_obstack_memory_used@@Base+0x4fc8>
  474954:	mov	x20, #0x0                   	// #0
  474958:	b	4744b0 <_obstack_memory_used@@Base+0x4f4c>
  47495c:	ldp	x21, x22, [sp, #32]
  474960:	mov	x3, #0x0                   	// #0
  474964:	b	47452c <_obstack_memory_used@@Base+0x4fc8>
  474968:	mov	x0, x19
  47496c:	bl	472288 <_obstack_memory_used@@Base+0x2d24>
  474970:	mov	x21, x0
  474974:	b	474734 <_obstack_memory_used@@Base+0x51d0>
  474978:	stp	x29, x30, [sp, #-80]!
  47497c:	mov	x29, sp
  474980:	ldr	x4, [x0, #24]
  474984:	stp	x19, x20, [sp, #16]
  474988:	mov	x19, x0
  47498c:	mov	x0, x4
  474990:	bl	472818 <_obstack_memory_used@@Base+0x32b4>
  474994:	cbnz	w0, 4749d4 <_obstack_memory_used@@Base+0x5470>
  474998:	ldrb	w1, [x4]
  47499c:	sub	w0, w1, #0x30
  4749a0:	cmp	w0, #0x4a
  4749a4:	b.ls	4749bc <_obstack_memory_used@@Base+0x5458>  // b.plast
  4749a8:	mov	x20, #0x0                   	// #0
  4749ac:	mov	x0, x20
  4749b0:	ldp	x19, x20, [sp, #16]
  4749b4:	ldp	x29, x30, [sp], #80
  4749b8:	ret
  4749bc:	adrp	x2, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4749c0:	add	x2, x2, #0xc84
  4749c4:	ldrh	w0, [x2, w0, uxtw #1]
  4749c8:	adr	x2, 4749d4 <_obstack_memory_used@@Base+0x5470>
  4749cc:	add	x0, x2, w0, sxth #2
  4749d0:	br	x0
  4749d4:	add	x1, sp, #0x48
  4749d8:	mov	x0, x19
  4749dc:	mov	w2, #0x0                   	// #0
  4749e0:	stp	x21, x22, [sp, #32]
  4749e4:	bl	475828 <_obstack_memory_used@@Base+0x62c4>
  4749e8:	mov	x21, x0
  4749ec:	cbz	x0, 474a80 <_obstack_memory_used@@Base+0x551c>
  4749f0:	ldr	x0, [x19, #24]
  4749f4:	ldrb	w0, [x0]
  4749f8:	cmp	w0, #0x46
  4749fc:	mov	x0, x19
  474a00:	b.eq	474a74 <_obstack_memory_used@@Base+0x5510>  // b.none
  474a04:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474a08:	str	x0, [x21]
  474a0c:	cbz	x0, 474a80 <_obstack_memory_used@@Base+0x551c>
  474a10:	ldr	w1, [x0]
  474a14:	ldr	x20, [sp, #72]
  474a18:	sub	w1, w1, #0x1f
  474a1c:	cmp	w1, #0x1
  474a20:	b.ls	474a58 <_obstack_memory_used@@Base+0x54f4>  // b.plast
  474a24:	cbz	x20, 474a80 <_obstack_memory_used@@Base+0x551c>
  474a28:	ldp	w0, w1, [x19, #56]
  474a2c:	cmp	w0, w1
  474a30:	b.ge	474a80 <_obstack_memory_used@@Base+0x551c>  // b.tcont
  474a34:	ldr	x2, [x19, #48]
  474a38:	add	w1, w0, #0x1
  474a3c:	ldp	x21, x22, [sp, #32]
  474a40:	str	x20, [x2, w0, sxtw #3]
  474a44:	mov	x0, x20
  474a48:	str	w1, [x19, #56]
  474a4c:	ldp	x19, x20, [sp, #16]
  474a50:	ldp	x29, x30, [sp], #80
  474a54:	ret
  474a58:	ldr	x1, [x0, #8]
  474a5c:	str	x20, [x0, #8]
  474a60:	ldr	x0, [x21]
  474a64:	str	x0, [sp, #72]
  474a68:	str	x1, [x21]
  474a6c:	ldr	x20, [sp, #72]
  474a70:	b	474a24 <_obstack_memory_used@@Base+0x54c0>
  474a74:	bl	475b48 <_obstack_memory_used@@Base+0x65e4>
  474a78:	str	x0, [x21]
  474a7c:	b	474a0c <_obstack_memory_used@@Base+0x54a8>
  474a80:	ldp	x21, x22, [sp, #32]
  474a84:	b	4749a8 <_obstack_memory_used@@Base+0x5444>
  474a88:	ldp	w2, w3, [x19, #40]
  474a8c:	sub	w1, w1, #0x61
  474a90:	adrp	x0, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  474a94:	add	x0, x0, #0xdf0
  474a98:	sbfiz	x1, x1, #5, #32
  474a9c:	add	x0, x0, #0x188
  474aa0:	add	x1, x0, x1
  474aa4:	cmp	w2, w3
  474aa8:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  474aac:	mov	w0, #0x18                  	// #24
  474ab0:	add	w6, w2, #0x1
  474ab4:	ldr	x3, [x19, #32]
  474ab8:	smull	x2, w2, w0
  474abc:	ldr	w7, [x1, #8]
  474ac0:	mov	w5, #0x27                  	// #39
  474ac4:	add	x20, x3, x2
  474ac8:	ldr	w0, [x19, #72]
  474acc:	add	x4, x4, #0x1
  474ad0:	add	w0, w0, w7
  474ad4:	str	wzr, [x20, #4]
  474ad8:	str	w6, [x19, #40]
  474adc:	str	w5, [x3, x2]
  474ae0:	str	x1, [x20, #8]
  474ae4:	str	x4, [x19, #24]
  474ae8:	str	w0, [x19, #72]
  474aec:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  474af0:	mov	x0, x19
  474af4:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  474af8:	mov	x20, x0
  474afc:	str	x0, [sp, #72]
  474b00:	cbz	x20, 4749a8 <_obstack_memory_used@@Base+0x5444>
  474b04:	ldp	w0, w1, [x19, #56]
  474b08:	cmp	w0, w1
  474b0c:	b.ge	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.tcont
  474b10:	ldr	x2, [x19, #48]
  474b14:	add	w1, w0, #0x1
  474b18:	str	x20, [x2, w0, sxtw #3]
  474b1c:	str	w1, [x19, #56]
  474b20:	ldr	x20, [sp, #72]
  474b24:	mov	x0, x20
  474b28:	ldp	x19, x20, [sp, #16]
  474b2c:	ldp	x29, x30, [sp], #80
  474b30:	ret
  474b34:	mov	x0, x19
  474b38:	bl	475b48 <_obstack_memory_used@@Base+0x65e4>
  474b3c:	mov	x20, x0
  474b40:	str	x0, [sp, #72]
  474b44:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474b48:	add	x4, x4, #0x1
  474b4c:	str	x4, [x19, #24]
  474b50:	mov	x0, x19
  474b54:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474b58:	mov	x2, x0
  474b5c:	mov	x3, #0x0                   	// #0
  474b60:	mov	x0, x19
  474b64:	mov	w1, #0x26                  	// #38
  474b68:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474b6c:	mov	x20, x0
  474b70:	str	x0, [sp, #72]
  474b74:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474b78:	add	x4, x4, #0x1
  474b7c:	str	x4, [x19, #24]
  474b80:	mov	x0, x19
  474b84:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474b88:	mov	x2, x0
  474b8c:	mov	x3, #0x0                   	// #0
  474b90:	mov	x0, x19
  474b94:	mov	w1, #0x24                  	// #36
  474b98:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474b9c:	mov	x20, x0
  474ba0:	str	x0, [sp, #72]
  474ba4:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474ba8:	add	x4, x4, #0x1
  474bac:	str	x4, [x19, #24]
  474bb0:	mov	x0, x19
  474bb4:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474bb8:	mov	x2, x0
  474bbc:	mov	x3, #0x0                   	// #0
  474bc0:	mov	x0, x19
  474bc4:	mov	w1, #0x25                  	// #37
  474bc8:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474bcc:	mov	x20, x0
  474bd0:	str	x0, [sp, #72]
  474bd4:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474bd8:	add	x0, x4, #0x1
  474bdc:	str	x0, [x19, #24]
  474be0:	ldrb	w0, [x4, #1]
  474be4:	cbz	w0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  474be8:	add	x0, x4, #0x2
  474bec:	str	x0, [x19, #24]
  474bf0:	ldrb	w0, [x4, #1]
  474bf4:	cmp	w0, #0x68
  474bf8:	b.eq	475370 <_obstack_memory_used@@Base+0x5e0c>  // b.none
  474bfc:	b.hi	474f54 <_obstack_memory_used@@Base+0x59f0>  // b.pmore
  474c00:	cmp	w0, #0x63
  474c04:	b.eq	475330 <_obstack_memory_used@@Base+0x5dcc>  // b.none
  474c08:	b.ls	474f04 <_obstack_memory_used@@Base+0x59a0>  // b.plast
  474c0c:	cmp	w0, #0x65
  474c10:	b.eq	475410 <_obstack_memory_used@@Base+0x5eac>  // b.none
  474c14:	cmp	w0, #0x66
  474c18:	b.ne	475170 <_obstack_memory_used@@Base+0x5c0c>  // b.any
  474c1c:	ldp	w0, w1, [x19, #40]
  474c20:	cmp	w0, w1
  474c24:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  474c28:	mov	w1, #0x18                  	// #24
  474c2c:	add	w5, w0, #0x1
  474c30:	ldr	x3, [x19, #32]
  474c34:	smull	x0, w0, w1
  474c38:	ldr	w2, [x19, #72]
  474c3c:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  474c40:	add	x1, x1, #0xdf0
  474c44:	add	x20, x3, x0
  474c48:	add	x1, x1, #0x4c8
  474c4c:	mov	w4, #0x27                  	// #39
  474c50:	str	wzr, [x20, #4]
  474c54:	add	w2, w2, #0x9
  474c58:	str	w5, [x19, #40]
  474c5c:	str	w4, [x3, x0]
  474c60:	str	x1, [x20, #8]
  474c64:	str	w2, [x19, #72]
  474c68:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  474c6c:	add	x4, x4, #0x1
  474c70:	str	x4, [x19, #24]
  474c74:	mov	x0, x19
  474c78:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  474c7c:	str	x0, [sp, #72]
  474c80:	ldr	x1, [x19, #24]
  474c84:	mov	x20, x0
  474c88:	ldrb	w0, [x1]
  474c8c:	cmp	w0, #0x49
  474c90:	b.eq	475250 <_obstack_memory_used@@Base+0x5cec>  // b.none
  474c94:	mov	x0, x19
  474c98:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474c9c:	ldr	x3, [sp, #72]
  474ca0:	mov	x2, x0
  474ca4:	mov	w1, #0x21                  	// #33
  474ca8:	mov	x0, x19
  474cac:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474cb0:	mov	x20, x0
  474cb4:	str	x0, [sp, #72]
  474cb8:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474cbc:	add	x4, x4, #0x1
  474cc0:	str	x4, [x19, #24]
  474cc4:	mov	x0, x19
  474cc8:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474ccc:	mov	x2, x0
  474cd0:	mov	x3, #0x0                   	// #0
  474cd4:	mov	x0, x19
  474cd8:	mov	w1, #0x22                  	// #34
  474cdc:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474ce0:	mov	x20, x0
  474ce4:	str	x0, [sp, #72]
  474ce8:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474cec:	ldrb	w0, [x4, #1]
  474cf0:	sub	w1, w0, #0x30
  474cf4:	cmp	w0, #0x5f
  474cf8:	and	w1, w1, #0xff
  474cfc:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  474d00:	b.ls	474d14 <_obstack_memory_used@@Base+0x57b0>  // b.plast
  474d04:	sub	w0, w0, #0x41
  474d08:	and	w0, w0, #0xff
  474d0c:	cmp	w0, #0x19
  474d10:	b.hi	47522c <_obstack_memory_used@@Base+0x5cc8>  // b.pmore
  474d14:	mov	w1, #0x0                   	// #0
  474d18:	mov	x0, x19
  474d1c:	bl	472508 <_obstack_memory_used@@Base+0x2fa4>
  474d20:	str	x0, [sp, #72]
  474d24:	ldr	x1, [x19, #24]
  474d28:	mov	x20, x0
  474d2c:	ldrb	w0, [x1]
  474d30:	cmp	w0, #0x49
  474d34:	b.ne	4749ac <_obstack_memory_used@@Base+0x5448>  // b.any
  474d38:	add	x1, x1, #0x1
  474d3c:	str	x1, [x19, #24]
  474d40:	mov	x0, x19
  474d44:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  474d48:	mov	x3, x0
  474d4c:	mov	x2, x20
  474d50:	mov	x0, x19
  474d54:	mov	w1, #0x4                   	// #4
  474d58:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474d5c:	mov	x20, x0
  474d60:	str	x0, [sp, #72]
  474d64:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474d68:	mov	x0, x19
  474d6c:	stp	x21, x22, [sp, #32]
  474d70:	bl	472288 <_obstack_memory_used@@Base+0x2d24>
  474d74:	ldr	x21, [x19, #24]
  474d78:	str	x0, [sp, #72]
  474d7c:	mov	x20, x0
  474d80:	ldrb	w0, [x21]
  474d84:	cmp	w0, #0x49
  474d88:	b.eq	4751b0 <_obstack_memory_used@@Base+0x5c4c>  // b.none
  474d8c:	ldp	x21, x22, [sp, #32]
  474d90:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474d94:	add	x4, x4, #0x1
  474d98:	str	x4, [x19, #24]
  474d9c:	mov	x0, x19
  474da0:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  474da4:	mov	x2, x0
  474da8:	mov	x3, #0x0                   	// #0
  474dac:	mov	x0, x19
  474db0:	mov	w1, #0x28                  	// #40
  474db4:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474db8:	mov	x20, x0
  474dbc:	str	x0, [sp, #72]
  474dc0:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474dc4:	add	x4, x4, #0x1
  474dc8:	str	x4, [x19, #24]
  474dcc:	mov	x0, x19
  474dd0:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474dd4:	mov	x2, x0
  474dd8:	mov	x3, #0x0                   	// #0
  474ddc:	mov	x0, x19
  474de0:	mov	w1, #0x23                  	// #35
  474de4:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474de8:	mov	x20, x0
  474dec:	str	x0, [sp, #72]
  474df0:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474df4:	add	x3, x4, #0x1
  474df8:	str	x3, [x19, #24]
  474dfc:	ldrb	w0, [x4, #1]
  474e00:	cmp	w0, #0x5f
  474e04:	b.eq	475224 <_obstack_memory_used@@Base+0x5cc0>  // b.none
  474e08:	sub	w0, w0, #0x30
  474e0c:	and	w0, w0, #0xff
  474e10:	cmp	w0, #0x9
  474e14:	b.hi	47527c <_obstack_memory_used@@Base+0x5d18>  // b.pmore
  474e18:	mov	x1, x3
  474e1c:	nop
  474e20:	mov	x4, x1
  474e24:	add	x1, x1, #0x1
  474e28:	str	x1, [x19, #24]
  474e2c:	ldrb	w0, [x1]
  474e30:	sub	w0, w0, #0x30
  474e34:	and	w0, w0, #0xff
  474e38:	cmp	w0, #0x9
  474e3c:	b.ls	474e20 <_obstack_memory_used@@Base+0x58bc>  // b.plast
  474e40:	ldp	w0, w5, [x19, #40]
  474e44:	sub	x2, x1, x3
  474e48:	cmp	w0, w5
  474e4c:	b.ge	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.tcont
  474e50:	mov	w7, #0x18                  	// #24
  474e54:	add	w6, w0, #0x1
  474e58:	ldr	x5, [x19, #32]
  474e5c:	smull	x0, w0, w7
  474e60:	cmp	w2, #0x0
  474e64:	add	x20, x5, x0
  474e68:	str	wzr, [x20, #4]
  474e6c:	str	w6, [x19, #40]
  474e70:	b.le	4749a8 <_obstack_memory_used@@Base+0x5444>
  474e74:	str	xzr, [x5, x0]
  474e78:	str	x3, [x20, #8]
  474e7c:	str	w2, [x20, #16]
  474e80:	ldrb	w0, [x4, #1]
  474e84:	mov	x3, x1
  474e88:	cmp	w0, #0x5f
  474e8c:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  474e90:	add	x3, x3, #0x1
  474e94:	str	x3, [x19, #24]
  474e98:	mov	x0, x19
  474e9c:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474ea0:	mov	x3, x0
  474ea4:	mov	x2, x20
  474ea8:	mov	x0, x19
  474eac:	mov	w1, #0x2a                  	// #42
  474eb0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474eb4:	mov	x20, x0
  474eb8:	str	x0, [sp, #72]
  474ebc:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474ec0:	add	x4, x4, #0x1
  474ec4:	str	x4, [x19, #24]
  474ec8:	mov	x0, x19
  474ecc:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474ed0:	mov	x20, x0
  474ed4:	cbz	x0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  474ed8:	mov	x0, x19
  474edc:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474ee0:	mov	x3, x0
  474ee4:	cbz	x0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  474ee8:	mov	x2, x20
  474eec:	mov	x0, x19
  474ef0:	mov	w1, #0x2b                  	// #43
  474ef4:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474ef8:	mov	x20, x0
  474efc:	str	x0, [sp, #72]
  474f00:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474f04:	cmp	w0, #0x54
  474f08:	b.eq	474fd4 <_obstack_memory_used@@Base+0x5a70>  // b.none
  474f0c:	cmp	w0, #0x61
  474f10:	b.ne	475068 <_obstack_memory_used@@Base+0x5b04>  // b.any
  474f14:	ldp	w0, w1, [x19, #40]
  474f18:	cmp	w0, w1
  474f1c:	b.ge	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.tcont
  474f20:	mov	w3, #0x18                  	// #24
  474f24:	add	w1, w0, #0x1
  474f28:	ldr	x2, [x19, #32]
  474f2c:	smull	x0, w0, w3
  474f30:	str	w1, [x19, #40]
  474f34:	mov	w3, #0x4                   	// #4
  474f38:	add	x20, x2, x0
  474f3c:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  474f40:	add	x1, x1, #0xe90
  474f44:	str	xzr, [x2, x0]
  474f48:	str	x1, [x20, #8]
  474f4c:	str	w3, [x20, #16]
  474f50:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  474f54:	cmp	w0, #0x73
  474f58:	b.eq	4752f8 <_obstack_memory_used@@Base+0x5d94>  // b.none
  474f5c:	b.ls	475030 <_obstack_memory_used@@Base+0x5acc>  // b.plast
  474f60:	cmp	w0, #0x75
  474f64:	b.eq	475460 <_obstack_memory_used@@Base+0x5efc>  // b.none
  474f68:	cmp	w0, #0x76
  474f6c:	b.ne	474fcc <_obstack_memory_used@@Base+0x5a68>  // b.any
  474f70:	ldrb	w0, [x4, #2]
  474f74:	cmp	w0, #0x5f
  474f78:	b.eq	4754f8 <_obstack_memory_used@@Base+0x5f94>  // b.none
  474f7c:	mov	x0, x19
  474f80:	bl	4721a8 <_obstack_memory_used@@Base+0x2c44>
  474f84:	mov	x20, x0
  474f88:	cbz	x20, 4749a8 <_obstack_memory_used@@Base+0x5444>
  474f8c:	ldr	x0, [x19, #24]
  474f90:	ldrb	w1, [x0]
  474f94:	cmp	w1, #0x5f
  474f98:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  474f9c:	add	x0, x0, #0x1
  474fa0:	str	x0, [x19, #24]
  474fa4:	mov	x0, x19
  474fa8:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  474fac:	mov	x3, x0
  474fb0:	mov	x2, x20
  474fb4:	mov	x0, x19
  474fb8:	mov	w1, #0x2d                  	// #45
  474fbc:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  474fc0:	mov	x20, x0
  474fc4:	str	x0, [sp, #72]
  474fc8:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  474fcc:	cmp	w0, #0x74
  474fd0:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  474fd4:	ldr	w20, [x19, #76]
  474fd8:	mov	w0, #0x1                   	// #1
  474fdc:	str	w0, [x19, #76]
  474fe0:	mov	x0, x19
  474fe4:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  474fe8:	str	w20, [x19, #76]
  474fec:	mov	x2, x0
  474ff0:	mov	x3, #0x0                   	// #0
  474ff4:	mov	x0, x19
  474ff8:	mov	w1, #0x43                  	// #67
  474ffc:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  475000:	str	x0, [sp, #72]
  475004:	mov	x20, x0
  475008:	cbz	x0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  47500c:	ldr	x0, [x19, #24]
  475010:	ldrb	w1, [x0]
  475014:	cbz	w1, 4749a8 <_obstack_memory_used@@Base+0x5444>
  475018:	add	x1, x0, #0x1
  47501c:	str	x1, [x19, #24]
  475020:	ldrb	w0, [x0]
  475024:	cmp	w0, #0x45
  475028:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  47502c:	b	474b04 <_obstack_memory_used@@Base+0x55a0>
  475030:	cmp	w0, #0x6e
  475034:	b.eq	4753c0 <_obstack_memory_used@@Base+0x5e5c>  // b.none
  475038:	cmp	w0, #0x70
  47503c:	b.ne	475118 <_obstack_memory_used@@Base+0x5bb4>  // b.any
  475040:	mov	x0, x19
  475044:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  475048:	mov	x3, #0x0                   	// #0
  47504c:	mov	x2, x0
  475050:	mov	w1, #0x4b                  	// #75
  475054:	mov	x0, x19
  475058:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47505c:	mov	x20, x0
  475060:	str	x0, [sp, #72]
  475064:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  475068:	cmp	w0, #0x46
  47506c:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  475070:	ldp	w0, w1, [x19, #40]
  475074:	cmp	w0, w1
  475078:	b.ge	475534 <_obstack_memory_used@@Base+0x5fd0>  // b.tcont
  47507c:	mov	w2, #0x18                  	// #24
  475080:	add	w3, w0, #0x1
  475084:	ldr	x1, [x19, #32]
  475088:	smull	x0, w0, w2
  47508c:	mov	w2, #0x2c                  	// #44
  475090:	add	x20, x1, x0
  475094:	str	wzr, [x20, #4]
  475098:	str	w3, [x19, #40]
  47509c:	str	x20, [sp, #72]
  4750a0:	str	w2, [x1, x0]
  4750a4:	ldrb	w0, [x4, #2]
  4750a8:	sub	w0, w0, #0x30
  4750ac:	and	w0, w0, #0xff
  4750b0:	cmp	w0, #0x9
  4750b4:	cset	w1, ls  // ls = plast
  4750b8:	strh	w1, [x20, #16]
  4750bc:	b.hi	4750cc <_obstack_memory_used@@Base+0x5b68>  // b.pmore
  4750c0:	add	x0, x19, #0x18
  4750c4:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4750c8:	ldr	x20, [sp, #72]
  4750cc:	mov	x0, x19
  4750d0:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  4750d4:	str	x0, [x20, #8]
  4750d8:	ldr	x1, [sp, #72]
  4750dc:	ldr	x0, [x1, #8]
  4750e0:	cbz	x0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  4750e4:	add	x0, x19, #0x18
  4750e8:	bl	4720d8 <_obstack_memory_used@@Base+0x2b74>
  4750ec:	ldr	x1, [x19, #24]
  4750f0:	ldrb	w0, [x1]
  4750f4:	cbz	w0, 475104 <_obstack_memory_used@@Base+0x5ba0>
  4750f8:	add	x0, x1, #0x1
  4750fc:	str	x0, [x19, #24]
  475100:	ldrb	w0, [x1]
  475104:	ldr	x20, [sp, #72]
  475108:	cmp	w0, #0x73
  47510c:	cset	w0, eq  // eq = none
  475110:	strh	w0, [x20, #18]
  475114:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  475118:	cmp	w0, #0x69
  47511c:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  475120:	ldp	w0, w1, [x19, #40]
  475124:	cmp	w0, w1
  475128:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  47512c:	mov	w1, #0x18                  	// #24
  475130:	add	w5, w0, #0x1
  475134:	ldr	x3, [x19, #32]
  475138:	smull	x0, w0, w1
  47513c:	ldr	w2, [x19, #72]
  475140:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  475144:	add	x1, x1, #0xdf0
  475148:	add	x20, x3, x0
  47514c:	add	x1, x1, #0x588
  475150:	mov	w4, #0x27                  	// #39
  475154:	str	wzr, [x20, #4]
  475158:	add	w2, w2, #0x8
  47515c:	str	w5, [x19, #40]
  475160:	str	w4, [x3, x0]
  475164:	str	x1, [x20, #8]
  475168:	str	w2, [x19, #72]
  47516c:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  475170:	cmp	w0, #0x64
  475174:	b.ne	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.any
  475178:	ldp	w0, w1, [x19, #40]
  47517c:	cmp	w0, w1
  475180:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  475184:	mov	w1, #0x18                  	// #24
  475188:	add	w5, w0, #0x1
  47518c:	ldr	x3, [x19, #32]
  475190:	smull	x0, w0, w1
  475194:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  475198:	add	x1, x1, #0xdf0
  47519c:	ldr	w2, [x19, #72]
  4751a0:	add	x1, x1, #0x4e8
  4751a4:	add	x20, x3, x0
  4751a8:	mov	w4, #0x27                  	// #39
  4751ac:	b	474c50 <_obstack_memory_used@@Base+0x56ec>
  4751b0:	ldr	w0, [x19, #80]
  4751b4:	cbnz	w0, 4752a8 <_obstack_memory_used@@Base+0x5d44>
  4751b8:	cbz	x20, 474a80 <_obstack_memory_used@@Base+0x551c>
  4751bc:	ldp	w0, w1, [x19, #56]
  4751c0:	cmp	w0, w1
  4751c4:	b.ge	474a80 <_obstack_memory_used@@Base+0x551c>  // b.tcont
  4751c8:	ldr	x2, [x19, #48]
  4751cc:	add	w1, w0, #0x1
  4751d0:	mov	x3, #0x0                   	// #0
  4751d4:	str	x20, [x2, w0, sxtw #3]
  4751d8:	str	w1, [x19, #56]
  4751dc:	ldrb	w0, [x21]
  4751e0:	sub	w0, w0, #0x49
  4751e4:	and	w0, w0, #0xff
  4751e8:	cmp	w0, #0x1
  4751ec:	b.hi	475204 <_obstack_memory_used@@Base+0x5ca0>  // b.pmore
  4751f0:	add	x21, x21, #0x1
  4751f4:	str	x21, [x19, #24]
  4751f8:	mov	x0, x19
  4751fc:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  475200:	mov	x3, x0
  475204:	mov	x2, x20
  475208:	mov	x0, x19
  47520c:	mov	w1, #0x4                   	// #4
  475210:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  475214:	mov	x20, x0
  475218:	str	x0, [sp, #72]
  47521c:	ldp	x21, x22, [sp, #32]
  475220:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  475224:	mov	x20, #0x0                   	// #0
  475228:	b	474e90 <_obstack_memory_used@@Base+0x592c>
  47522c:	mov	x0, x19
  475230:	bl	4743f0 <_obstack_memory_used@@Base+0x4e8c>
  475234:	str	x0, [sp, #72]
  475238:	mov	x20, x0
  47523c:	cbz	x0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  475240:	ldr	w0, [x0]
  475244:	cmp	w0, #0x18
  475248:	b.ne	474b04 <_obstack_memory_used@@Base+0x55a0>  // b.any
  47524c:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  475250:	add	x1, x1, #0x1
  475254:	str	x1, [x19, #24]
  475258:	mov	x0, x19
  47525c:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  475260:	mov	x3, x0
  475264:	mov	x2, x20
  475268:	mov	x0, x19
  47526c:	mov	w1, #0x4                   	// #4
  475270:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  475274:	str	x0, [sp, #72]
  475278:	b	474c94 <_obstack_memory_used@@Base+0x5730>
  47527c:	ldr	w20, [x19, #76]
  475280:	mov	w0, #0x1                   	// #1
  475284:	str	w0, [x19, #76]
  475288:	mov	x0, x19
  47528c:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  475290:	str	w20, [x19, #76]
  475294:	mov	x20, x0
  475298:	cbz	x0, 4749a8 <_obstack_memory_used@@Base+0x5444>
  47529c:	ldr	x1, [x19, #24]
  4752a0:	ldrb	w0, [x1]
  4752a4:	b	474e84 <_obstack_memory_used@@Base+0x5920>
  4752a8:	ldr	w22, [x19, #56]
  4752ac:	add	x0, x21, #0x1
  4752b0:	ldr	w20, [x19, #72]
  4752b4:	str	x23, [sp, #48]
  4752b8:	str	x0, [x19, #24]
  4752bc:	mov	x0, x19
  4752c0:	ldr	w23, [x19, #40]
  4752c4:	bl	473b38 <_obstack_memory_used@@Base+0x45d4>
  4752c8:	ldr	x1, [x19, #24]
  4752cc:	ldrb	w1, [x1]
  4752d0:	cmp	w1, #0x49
  4752d4:	b.eq	4754b0 <_obstack_memory_used@@Base+0x5f4c>  // b.none
  4752d8:	str	x21, [x19, #24]
  4752dc:	str	w23, [x19, #40]
  4752e0:	str	w22, [x19, #56]
  4752e4:	str	w20, [x19, #72]
  4752e8:	ldp	x21, x22, [sp, #32]
  4752ec:	ldr	x23, [sp, #48]
  4752f0:	ldr	x20, [sp, #72]
  4752f4:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  4752f8:	ldp	w0, w1, [x19, #40]
  4752fc:	cmp	w0, w1
  475300:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  475304:	mov	w1, #0x18                  	// #24
  475308:	add	w5, w0, #0x1
  47530c:	ldr	x3, [x19, #32]
  475310:	smull	x0, w0, w1
  475314:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  475318:	add	x1, x1, #0xdf0
  47531c:	ldr	w2, [x19, #72]
  475320:	add	x1, x1, #0x568
  475324:	add	x20, x3, x0
  475328:	mov	w4, #0x27                  	// #39
  47532c:	b	475154 <_obstack_memory_used@@Base+0x5bf0>
  475330:	ldp	w0, w1, [x19, #40]
  475334:	cmp	w0, w1
  475338:	b.ge	4749a8 <_obstack_memory_used@@Base+0x5444>  // b.tcont
  47533c:	mov	w3, #0x18                  	// #24
  475340:	add	w1, w0, #0x1
  475344:	ldr	x2, [x19, #32]
  475348:	smull	x0, w0, w3
  47534c:	str	w1, [x19, #40]
  475350:	mov	w3, #0xe                   	// #14
  475354:	add	x20, x2, x0
  475358:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47535c:	add	x1, x1, #0xe98
  475360:	str	xzr, [x2, x0]
  475364:	str	x1, [x20, #8]
  475368:	str	w3, [x20, #16]
  47536c:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  475370:	ldp	w0, w1, [x19, #40]
  475374:	cmp	w0, w1
  475378:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  47537c:	mov	w1, #0x18                  	// #24
  475380:	add	w5, w0, #0x1
  475384:	ldr	x3, [x19, #32]
  475388:	smull	x0, w0, w1
  47538c:	ldr	w2, [x19, #72]
  475390:	mov	w4, #0x27                  	// #39
  475394:	add	x20, x3, x0
  475398:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  47539c:	add	x1, x1, #0xdf0
  4753a0:	add	w2, w2, #0x4
  4753a4:	add	x1, x1, #0x528
  4753a8:	str	wzr, [x20, #4]
  4753ac:	str	w5, [x19, #40]
  4753b0:	str	w4, [x3, x0]
  4753b4:	str	x1, [x20, #8]
  4753b8:	str	w2, [x19, #72]
  4753bc:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  4753c0:	ldp	w0, w1, [x19, #40]
  4753c4:	cmp	w0, w1
  4753c8:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  4753cc:	mov	w1, #0x18                  	// #24
  4753d0:	add	w5, w0, #0x1
  4753d4:	ldr	x3, [x19, #32]
  4753d8:	smull	x0, w0, w1
  4753dc:	ldr	w2, [x19, #72]
  4753e0:	mov	w4, #0x27                  	// #39
  4753e4:	add	x20, x3, x0
  4753e8:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  4753ec:	add	x1, x1, #0xdf0
  4753f0:	add	w2, w2, #0x11
  4753f4:	add	x1, x1, #0x5a8
  4753f8:	str	wzr, [x20, #4]
  4753fc:	str	w5, [x19, #40]
  475400:	str	w4, [x3, x0]
  475404:	str	x1, [x20, #8]
  475408:	str	w2, [x19, #72]
  47540c:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  475410:	ldp	w0, w1, [x19, #40]
  475414:	cmp	w0, w1
  475418:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  47541c:	mov	w1, #0x18                  	// #24
  475420:	add	w5, w0, #0x1
  475424:	ldr	x3, [x19, #32]
  475428:	smull	x0, w0, w1
  47542c:	ldr	w2, [x19, #72]
  475430:	mov	w4, #0x27                  	// #39
  475434:	add	x20, x3, x0
  475438:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  47543c:	add	x1, x1, #0xdf0
  475440:	add	w2, w2, #0xa
  475444:	add	x1, x1, #0x508
  475448:	str	wzr, [x20, #4]
  47544c:	str	w5, [x19, #40]
  475450:	str	w4, [x3, x0]
  475454:	str	x1, [x20, #8]
  475458:	str	w2, [x19, #72]
  47545c:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  475460:	ldp	w0, w1, [x19, #40]
  475464:	cmp	w0, w1
  475468:	b.ge	475548 <_obstack_memory_used@@Base+0x5fe4>  // b.tcont
  47546c:	mov	w1, #0x18                  	// #24
  475470:	add	w5, w0, #0x1
  475474:	ldr	x3, [x19, #32]
  475478:	smull	x0, w0, w1
  47547c:	ldr	w2, [x19, #72]
  475480:	mov	w4, #0x27                  	// #39
  475484:	add	x20, x3, x0
  475488:	adrp	x1, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  47548c:	add	x1, x1, #0xdf0
  475490:	add	w2, w2, #0x7
  475494:	add	x1, x1, #0x548
  475498:	str	wzr, [x20, #4]
  47549c:	str	w5, [x19, #40]
  4754a0:	str	w4, [x3, x0]
  4754a4:	str	x1, [x20, #8]
  4754a8:	str	w2, [x19, #72]
  4754ac:	b	4749ac <_obstack_memory_used@@Base+0x5448>
  4754b0:	ldr	x2, [sp, #72]
  4754b4:	cbz	x2, 475528 <_obstack_memory_used@@Base+0x5fc4>
  4754b8:	ldp	w4, w1, [x19, #56]
  4754bc:	cmp	w4, w1
  4754c0:	b.ge	475528 <_obstack_memory_used@@Base+0x5fc4>  // b.tcont
  4754c4:	ldr	x6, [x19, #48]
  4754c8:	add	w5, w4, #0x1
  4754cc:	mov	x3, x0
  4754d0:	mov	w1, #0x4                   	// #4
  4754d4:	mov	x0, x19
  4754d8:	str	x2, [x6, w4, sxtw #3]
  4754dc:	str	w5, [x19, #56]
  4754e0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4754e4:	mov	x20, x0
  4754e8:	str	x0, [sp, #72]
  4754ec:	ldp	x21, x22, [sp, #32]
  4754f0:	ldr	x23, [sp, #48]
  4754f4:	b	474b00 <_obstack_memory_used@@Base+0x559c>
  4754f8:	add	x4, x4, #0x3
  4754fc:	stp	x21, x22, [sp, #32]
  475500:	mov	w1, #0x1                   	// #1
  475504:	ldr	w21, [x19, #76]
  475508:	mov	x0, x19
  47550c:	str	x4, [x19, #24]
  475510:	str	w1, [x19, #76]
  475514:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  475518:	mov	x20, x0
  47551c:	str	w21, [x19, #76]
  475520:	ldp	x21, x22, [sp, #32]
  475524:	b	474f88 <_obstack_memory_used@@Base+0x5a24>
  475528:	ldp	x21, x22, [sp, #32]
  47552c:	ldr	x23, [sp, #48]
  475530:	b	4749a8 <_obstack_memory_used@@Base+0x5444>
  475534:	mov	x0, #0x0                   	// #0
  475538:	stp	x21, x22, [sp, #32]
  47553c:	str	x23, [sp, #48]
  475540:	str	wzr, [x0]
  475544:	brk	#0x3e8
  475548:	mov	x0, #0x0                   	// #0
  47554c:	str	xzr, [sp, #72]
  475550:	stp	x21, x22, [sp, #32]
  475554:	str	x23, [sp, #48]
  475558:	ldr	x0, [x0, #8]
  47555c:	brk	#0x3e8
  475560:	stp	x29, x30, [sp, #-32]!
  475564:	mov	x29, sp
  475568:	ldr	x1, [x0, #24]
  47556c:	stp	x19, x20, [sp, #16]
  475570:	mov	x19, x0
  475574:	ldrb	w10, [x1]
  475578:	cbz	w10, 47563c <_obstack_memory_used@@Base+0x60d8>
  47557c:	add	x2, x1, #0x1
  475580:	str	x2, [x0, #24]
  475584:	ldrb	w10, [x1, #1]
  475588:	ldrb	w8, [x1]
  47558c:	cbnz	w10, 475644 <_obstack_memory_used@@Base+0x60e0>
  475590:	adrp	x5, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  475594:	add	x5, x5, #0xdf0
  475598:	add	x5, x5, #0x5c8
  47559c:	mov	w4, #0x43                  	// #67
  4755a0:	mov	w2, #0x0                   	// #0
  4755a4:	mov	w7, #0x18                  	// #24
  4755a8:	sub	w1, w4, w2
  4755ac:	add	w1, w1, w1, lsr #31
  4755b0:	add	w1, w2, w1, asr #1
  4755b4:	smull	x3, w1, w7
  4755b8:	add	x9, x5, x3
  4755bc:	ldr	x3, [x5, x3]
  4755c0:	ldrb	w6, [x3]
  4755c4:	cmp	w6, w8
  4755c8:	b.eq	4755ec <_obstack_memory_used@@Base+0x6088>  // b.none
  4755cc:	b.ls	475634 <_obstack_memory_used@@Base+0x60d0>  // b.plast
  4755d0:	mov	w4, w1
  4755d4:	cmp	w2, w4
  4755d8:	b.ne	4755a8 <_obstack_memory_used@@Base+0x6044>  // b.any
  4755dc:	mov	x0, #0x0                   	// #0
  4755e0:	ldp	x19, x20, [sp, #16]
  4755e4:	ldp	x29, x30, [sp], #32
  4755e8:	ret
  4755ec:	ldrb	w3, [x3, #1]
  4755f0:	cmp	w3, w10
  4755f4:	b.ne	4755cc <_obstack_memory_used@@Base+0x6068>  // b.any
  4755f8:	ldp	w0, w1, [x19, #40]
  4755fc:	cmp	w0, w1
  475600:	b.ge	4755dc <_obstack_memory_used@@Base+0x6078>  // b.tcont
  475604:	ldr	x2, [x19, #32]
  475608:	smull	x7, w0, w7
  47560c:	add	w1, w0, #0x1
  475610:	mov	w3, #0x32                  	// #50
  475614:	add	x0, x2, x7
  475618:	str	wzr, [x0, #4]
  47561c:	str	w1, [x19, #40]
  475620:	str	w3, [x2, x7]
  475624:	str	x9, [x0, #8]
  475628:	ldp	x19, x20, [sp, #16]
  47562c:	ldp	x29, x30, [sp], #32
  475630:	ret
  475634:	add	w2, w1, #0x1
  475638:	b	4755d4 <_obstack_memory_used@@Base+0x6070>
  47563c:	mov	w8, #0x0                   	// #0
  475640:	b	475590 <_obstack_memory_used@@Base+0x602c>
  475644:	add	x2, x1, #0x2
  475648:	str	x2, [x0, #24]
  47564c:	cmp	w8, #0x76
  475650:	ldrb	w10, [x1, #1]
  475654:	b.ne	4756b0 <_obstack_memory_used@@Base+0x614c>  // b.any
  475658:	sub	w11, w10, #0x30
  47565c:	and	w1, w11, #0xff
  475660:	cmp	w1, #0x9
  475664:	b.hi	475590 <_obstack_memory_used@@Base+0x602c>  // b.pmore
  475668:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  47566c:	mov	x2, x0
  475670:	ldp	w1, w0, [x19, #40]
  475674:	cmp	w1, w0
  475678:	b.ge	4755dc <_obstack_memory_used@@Base+0x6078>  // b.tcont
  47567c:	mov	w0, #0x18                  	// #24
  475680:	add	w4, w1, #0x1
  475684:	ldr	x3, [x19, #32]
  475688:	smull	x1, w1, w0
  47568c:	add	x0, x3, x1
  475690:	str	wzr, [x0, #4]
  475694:	str	w4, [x19, #40]
  475698:	cbz	x2, 4755dc <_obstack_memory_used@@Base+0x6078>
  47569c:	mov	x4, #0x33                  	// #51
  4756a0:	str	x4, [x3, x1]
  4756a4:	str	w11, [x0, #8]
  4756a8:	str	x2, [x0, #16]
  4756ac:	b	4755e0 <_obstack_memory_used@@Base+0x607c>
  4756b0:	cmp	w10, #0x76
  4756b4:	mov	w1, #0x63                  	// #99
  4756b8:	ccmp	w8, w1, #0x0, eq  // eq = none
  4756bc:	b.ne	475590 <_obstack_memory_used@@Base+0x602c>  // b.any
  4756c0:	ldp	w1, w20, [x0, #76]
  4756c4:	cmp	w1, #0x0
  4756c8:	cset	w1, eq  // eq = none
  4756cc:	str	w1, [x0, #80]
  4756d0:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  4756d4:	mov	x2, x0
  4756d8:	ldr	w1, [x19, #80]
  4756dc:	mov	x3, #0x0                   	// #0
  4756e0:	cbz	w1, 475700 <_obstack_memory_used@@Base+0x619c>
  4756e4:	mov	x0, x19
  4756e8:	mov	w1, #0x35                  	// #53
  4756ec:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  4756f0:	str	w20, [x19, #80]
  4756f4:	ldp	x19, x20, [sp, #16]
  4756f8:	ldp	x29, x30, [sp], #32
  4756fc:	ret
  475700:	mov	x0, x19
  475704:	mov	w1, #0x34                  	// #52
  475708:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47570c:	str	w20, [x19, #80]
  475710:	b	4756f4 <_obstack_memory_used@@Base+0x6190>
  475714:	nop
  475718:	stp	x29, x30, [sp, #-64]!
  47571c:	mov	x29, sp
  475720:	stp	x19, x20, [sp, #16]
  475724:	mov	x19, x0
  475728:	mov	w0, #0x2e                  	// #46
  47572c:	str	xzr, [sp, #56]
  475730:	ldr	x2, [x19, #24]
  475734:	ldrb	w1, [x2]
  475738:	cmp	w1, #0x45
  47573c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  475740:	ccmp	w1, w0, #0x4, ne  // ne = any
  475744:	b.eq	4757d8 <_obstack_memory_used@@Base+0x6274>  // b.none
  475748:	add	x20, sp, #0x38
  47574c:	stp	x21, x22, [sp, #32]
  475750:	mov	w22, w0
  475754:	mov	w21, #0x4f                  	// #79
  475758:	cmp	w1, #0x52
  47575c:	mov	x0, x19
  475760:	ccmp	w1, w21, #0x4, ne  // ne = any
  475764:	b.ne	475774 <_obstack_memory_used@@Base+0x6210>  // b.any
  475768:	ldrb	w1, [x2, #1]
  47576c:	cmp	w1, #0x45
  475770:	b.eq	4757b4 <_obstack_memory_used@@Base+0x6250>  // b.none
  475774:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  475778:	mov	x2, x0
  47577c:	mov	x3, #0x0                   	// #0
  475780:	mov	x0, x19
  475784:	mov	w1, #0x2e                  	// #46
  475788:	cbz	x2, 4757d4 <_obstack_memory_used@@Base+0x6270>
  47578c:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  475790:	str	x0, [x20]
  475794:	add	x20, x0, #0x10
  475798:	cbz	x0, 4757d4 <_obstack_memory_used@@Base+0x6270>
  47579c:	ldr	x2, [x19, #24]
  4757a0:	ldrb	w1, [x2]
  4757a4:	cmp	w1, #0x45
  4757a8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4757ac:	ccmp	w1, w22, #0x4, ne  // ne = any
  4757b0:	b.ne	475758 <_obstack_memory_used@@Base+0x61f4>  // b.any
  4757b4:	ldr	x0, [sp, #56]
  4757b8:	cbz	x0, 4757d4 <_obstack_memory_used@@Base+0x6270>
  4757bc:	ldr	x1, [x0, #16]
  4757c0:	cbz	x1, 4757e8 <_obstack_memory_used@@Base+0x6284>
  4757c4:	ldp	x21, x22, [sp, #32]
  4757c8:	ldp	x19, x20, [sp, #16]
  4757cc:	ldp	x29, x30, [sp], #64
  4757d0:	ret
  4757d4:	ldp	x21, x22, [sp, #32]
  4757d8:	mov	x0, #0x0                   	// #0
  4757dc:	ldp	x19, x20, [sp, #16]
  4757e0:	ldp	x29, x30, [sp], #64
  4757e4:	ret
  4757e8:	ldr	x1, [x0, #8]
  4757ec:	ldr	w2, [x1]
  4757f0:	cmp	w2, #0x27
  4757f4:	b.ne	4757c4 <_obstack_memory_used@@Base+0x6260>  // b.any
  4757f8:	ldr	x1, [x1, #8]
  4757fc:	ldr	w2, [x1, #28]
  475800:	cmp	w2, #0x9
  475804:	b.ne	4757c4 <_obstack_memory_used@@Base+0x6260>  // b.any
  475808:	ldr	w2, [x1, #8]
  47580c:	ldr	w1, [x19, #72]
  475810:	ldp	x21, x22, [sp, #32]
  475814:	sub	w1, w1, w2
  475818:	str	w1, [x19, #72]
  47581c:	str	xzr, [x0, #8]
  475820:	b	4757c8 <_obstack_memory_used@@Base+0x6264>
  475824:	nop
  475828:	stp	x29, x30, [sp, #-96]!
  47582c:	cmp	w2, #0x0
  475830:	mov	x29, sp
  475834:	stp	x19, x20, [sp, #16]
  475838:	mov	x19, x0
  47583c:	mov	w0, #0x1b                  	// #27
  475840:	stp	x21, x22, [sp, #32]
  475844:	mov	x20, x1
  475848:	mov	w22, #0x1c                  	// #28
  47584c:	ldr	x4, [x19, #24]
  475850:	stp	x23, x24, [sp, #48]
  475854:	mov	w23, #0x1d                  	// #29
  475858:	stp	x25, x26, [sp, #64]
  47585c:	mov	w25, #0x1e                  	// #30
  475860:	csel	w25, w25, w0, ne  // ne = any
  475864:	ldrb	w5, [x4]
  475868:	mov	w0, #0x1a                  	// #26
  47586c:	csel	w23, w23, w0, ne  // ne = any
  475870:	mov	w0, #0x19                  	// #25
  475874:	mov	w24, w2
  475878:	csel	w22, w22, w0, ne  // ne = any
  47587c:	mov	x21, x1
  475880:	mov	x0, x4
  475884:	mov	w26, #0x1                   	// #1
  475888:	bl	472818 <_obstack_memory_used@@Base+0x32b4>
  47588c:	cbz	w0, 4759a8 <_obstack_memory_used@@Base+0x6444>
  475890:	add	x0, x4, #0x1
  475894:	str	x0, [x19, #24]
  475898:	cmp	w5, #0x72
  47589c:	b.eq	475968 <_obstack_memory_used@@Base+0x6404>  // b.none
  4758a0:	cmp	w5, #0x56
  4758a4:	b.eq	475a08 <_obstack_memory_used@@Base+0x64a4>  // b.none
  4758a8:	cmp	w5, #0x4b
  4758ac:	b.eq	475a20 <_obstack_memory_used@@Base+0x64bc>  // b.none
  4758b0:	ldrb	w0, [x4, #1]
  4758b4:	cbz	w0, 475948 <_obstack_memory_used@@Base+0x63e4>
  4758b8:	add	x0, x4, #0x2
  4758bc:	str	x0, [x19, #24]
  4758c0:	ldrb	w0, [x4, #1]
  4758c4:	cmp	w0, #0x78
  4758c8:	b.eq	475a38 <_obstack_memory_used@@Base+0x64d4>  // b.none
  4758cc:	and	w1, w0, #0xffffffdf
  4758d0:	cmp	w1, #0x4f
  4758d4:	and	w1, w1, #0xff
  4758d8:	b.ne	475a50 <_obstack_memory_used@@Base+0x64ec>  // b.any
  4758dc:	ldr	w2, [x19, #72]
  4758e0:	cmp	w0, #0x4f
  4758e4:	add	w0, w2, #0x9
  4758e8:	str	w0, [x19, #72]
  4758ec:	b.ne	475a94 <_obstack_memory_used@@Base+0x6530>  // b.any
  4758f0:	str	x27, [sp, #80]
  4758f4:	mov	x0, x19
  4758f8:	ldr	w27, [x19, #76]
  4758fc:	str	w26, [x19, #76]
  475900:	bl	473360 <_obstack_memory_used@@Base+0x3dfc>
  475904:	str	w27, [x19, #76]
  475908:	mov	x3, x0
  47590c:	cbz	x0, 475aac <_obstack_memory_used@@Base+0x6548>
  475910:	ldr	x0, [x19, #24]
  475914:	ldrb	w1, [x0]
  475918:	cmp	w1, #0x45
  47591c:	b.ne	475aac <_obstack_memory_used@@Base+0x6548>  // b.any
  475920:	add	x0, x0, #0x1
  475924:	mov	w1, #0x4f                  	// #79
  475928:	ldr	x27, [sp, #80]
  47592c:	str	x0, [x19, #24]
  475930:	mov	x2, #0x0                   	// #0
  475934:	mov	x0, x19
  475938:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47593c:	str	x0, [x20]
  475940:	cbnz	x0, 475990 <_obstack_memory_used@@Base+0x642c>
  475944:	nop
  475948:	mov	x20, #0x0                   	// #0
  47594c:	mov	x0, x20
  475950:	ldp	x19, x20, [sp, #16]
  475954:	ldp	x21, x22, [sp, #32]
  475958:	ldp	x23, x24, [sp, #48]
  47595c:	ldp	x25, x26, [sp, #64]
  475960:	ldp	x29, x30, [sp], #96
  475964:	ret
  475968:	ldr	w0, [x19, #72]
  47596c:	mov	w1, w22
  475970:	mov	x3, #0x0                   	// #0
  475974:	add	w0, w0, #0x9
  475978:	str	w0, [x19, #72]
  47597c:	mov	x0, x19
  475980:	mov	x2, #0x0                   	// #0
  475984:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  475988:	str	x0, [x20]
  47598c:	cbz	x0, 475948 <_obstack_memory_used@@Base+0x63e4>
  475990:	ldr	x4, [x19, #24]
  475994:	add	x20, x0, #0x8
  475998:	mov	x0, x4
  47599c:	ldrb	w5, [x4]
  4759a0:	bl	472818 <_obstack_memory_used@@Base+0x32b4>
  4759a4:	cbnz	w0, 475890 <_obstack_memory_used@@Base+0x632c>
  4759a8:	cmp	w5, #0x46
  4759ac:	eor	w24, w24, #0x1
  4759b0:	cset	w0, eq  // eq = none
  4759b4:	tst	w24, w0
  4759b8:	b.eq	47594c <_obstack_memory_used@@Base+0x63e8>  // b.none
  4759bc:	cmp	x20, x21
  4759c0:	b.eq	47594c <_obstack_memory_used@@Base+0x63e8>  // b.none
  4759c4:	mov	w3, #0x1d                  	// #29
  4759c8:	mov	w2, #0x1e                  	// #30
  4759cc:	mov	w1, #0x1c                  	// #28
  4759d0:	b	4759e8 <_obstack_memory_used@@Base+0x6484>
  4759d4:	cmp	w0, #0x19
  4759d8:	b.eq	475aa4 <_obstack_memory_used@@Base+0x6540>  // b.none
  4759dc:	add	x21, x21, #0x8
  4759e0:	cmp	x20, x21
  4759e4:	b.eq	47594c <_obstack_memory_used@@Base+0x63e8>  // b.none
  4759e8:	ldr	x21, [x21]
  4759ec:	ldr	w0, [x21]
  4759f0:	cmp	w0, #0x1a
  4759f4:	b.eq	475a9c <_obstack_memory_used@@Base+0x6538>  // b.none
  4759f8:	cmp	w0, #0x1b
  4759fc:	b.ne	4759d4 <_obstack_memory_used@@Base+0x6470>  // b.any
  475a00:	str	w2, [x21]
  475a04:	b	4759dc <_obstack_memory_used@@Base+0x6478>
  475a08:	ldr	w0, [x19, #72]
  475a0c:	mov	w1, w23
  475a10:	mov	x3, #0x0                   	// #0
  475a14:	add	w0, w0, #0x9
  475a18:	str	w0, [x19, #72]
  475a1c:	b	47597c <_obstack_memory_used@@Base+0x6418>
  475a20:	ldr	w0, [x19, #72]
  475a24:	mov	w1, w25
  475a28:	mov	x3, #0x0                   	// #0
  475a2c:	add	w0, w0, #0x6
  475a30:	str	w0, [x19, #72]
  475a34:	b	47597c <_obstack_memory_used@@Base+0x6418>
  475a38:	ldr	w0, [x19, #72]
  475a3c:	mov	x3, #0x0                   	// #0
  475a40:	mov	w1, #0x4d                  	// #77
  475a44:	add	w0, w0, #0x11
  475a48:	str	w0, [x19, #72]
  475a4c:	b	47597c <_obstack_memory_used@@Base+0x6418>
  475a50:	cmp	w0, #0x77
  475a54:	b.ne	475948 <_obstack_memory_used@@Base+0x63e4>  // b.any
  475a58:	ldr	w1, [x19, #72]
  475a5c:	mov	x0, x19
  475a60:	add	w1, w1, #0x6
  475a64:	str	w1, [x19, #72]
  475a68:	bl	475718 <_obstack_memory_used@@Base+0x61b4>
  475a6c:	mov	x3, x0
  475a70:	cbz	x0, 475948 <_obstack_memory_used@@Base+0x63e4>
  475a74:	ldr	x0, [x19, #24]
  475a78:	ldrb	w1, [x0]
  475a7c:	cmp	w1, #0x45
  475a80:	b.ne	475948 <_obstack_memory_used@@Base+0x63e4>  // b.any
  475a84:	add	x0, x0, #0x1
  475a88:	mov	w1, #0x50                  	// #80
  475a8c:	str	x0, [x19, #24]
  475a90:	b	47597c <_obstack_memory_used@@Base+0x6418>
  475a94:	mov	x3, #0x0                   	// #0
  475a98:	b	47597c <_obstack_memory_used@@Base+0x6418>
  475a9c:	str	w3, [x21]
  475aa0:	b	4759dc <_obstack_memory_used@@Base+0x6478>
  475aa4:	str	w1, [x21]
  475aa8:	b	4759dc <_obstack_memory_used@@Base+0x6478>
  475aac:	ldr	x27, [sp, #80]
  475ab0:	b	475948 <_obstack_memory_used@@Base+0x63e4>
  475ab4:	nop
  475ab8:	stp	x29, x30, [sp, #-32]!
  475abc:	mov	x29, sp
  475ac0:	stp	x19, x20, [sp, #16]
  475ac4:	mov	x19, x0
  475ac8:	ldr	x0, [x0, #24]
  475acc:	ldrb	w2, [x0]
  475ad0:	cmp	w2, #0x4a
  475ad4:	b.eq	475b38 <_obstack_memory_used@@Base+0x65d4>  // b.none
  475ad8:	cbz	w1, 475b14 <_obstack_memory_used@@Base+0x65b0>
  475adc:	mov	x0, x19
  475ae0:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  475ae4:	mov	x20, x0
  475ae8:	cbz	x0, 475b28 <_obstack_memory_used@@Base+0x65c4>
  475aec:	mov	x0, x19
  475af0:	bl	475718 <_obstack_memory_used@@Base+0x61b4>
  475af4:	mov	x3, x0
  475af8:	cbz	x0, 475b28 <_obstack_memory_used@@Base+0x65c4>
  475afc:	mov	x2, x20
  475b00:	mov	x0, x19
  475b04:	ldp	x19, x20, [sp, #16]
  475b08:	mov	w1, #0x29                  	// #41
  475b0c:	ldp	x29, x30, [sp], #32
  475b10:	b	471e58 <_obstack_memory_used@@Base+0x28f4>
  475b14:	mov	x0, x19
  475b18:	mov	x20, #0x0                   	// #0
  475b1c:	bl	475718 <_obstack_memory_used@@Base+0x61b4>
  475b20:	mov	x3, x0
  475b24:	cbnz	x0, 475afc <_obstack_memory_used@@Base+0x6598>
  475b28:	mov	x0, #0x0                   	// #0
  475b2c:	ldp	x19, x20, [sp, #16]
  475b30:	ldp	x29, x30, [sp], #32
  475b34:	ret
  475b38:	add	x0, x0, #0x1
  475b3c:	str	x0, [x19, #24]
  475b40:	b	475adc <_obstack_memory_used@@Base+0x6578>
  475b44:	nop
  475b48:	stp	x29, x30, [sp, #-32]!
  475b4c:	mov	x29, sp
  475b50:	str	x19, [sp, #16]
  475b54:	mov	x19, x0
  475b58:	ldr	w0, [x0, #16]
  475b5c:	tbnz	w0, #18, 475b98 <_obstack_memory_used@@Base+0x6634>
  475b60:	ldr	w1, [x19, #84]
  475b64:	cmp	w1, #0x800
  475b68:	b.hi	475ba8 <_obstack_memory_used@@Base+0x6644>  // b.pmore
  475b6c:	ldr	x2, [x19, #24]
  475b70:	add	w0, w1, #0x1
  475b74:	str	w0, [x19, #84]
  475b78:	mov	x0, #0x0                   	// #0
  475b7c:	ldrb	w3, [x2]
  475b80:	cmp	w3, #0x46
  475b84:	b.eq	475bb8 <_obstack_memory_used@@Base+0x6654>  // b.none
  475b88:	str	w1, [x19, #84]
  475b8c:	ldr	x19, [sp, #16]
  475b90:	ldp	x29, x30, [sp], #32
  475b94:	ret
  475b98:	ldr	x2, [x19, #24]
  475b9c:	ldrb	w0, [x2]
  475ba0:	cmp	w0, #0x46
  475ba4:	b.eq	475bb8 <_obstack_memory_used@@Base+0x6654>  // b.none
  475ba8:	mov	x0, #0x0                   	// #0
  475bac:	ldr	x19, [sp, #16]
  475bb0:	ldp	x29, x30, [sp], #32
  475bb4:	ret
  475bb8:	add	x4, x2, #0x1
  475bbc:	str	x4, [x19, #24]
  475bc0:	add	x3, x2, #0x2
  475bc4:	mov	w1, #0x1                   	// #1
  475bc8:	ldrb	w2, [x2, #1]
  475bcc:	mov	x0, x19
  475bd0:	cmp	w2, #0x59
  475bd4:	csel	x2, x3, x4, eq  // eq = none
  475bd8:	str	x2, [x19, #24]
  475bdc:	bl	475ab8 <_obstack_memory_used@@Base+0x6554>
  475be0:	mov	x1, x0
  475be4:	mov	x0, x19
  475be8:	bl	471ee0 <_obstack_memory_used@@Base+0x297c>
  475bec:	ldr	x1, [x19, #24]
  475bf0:	ldrb	w2, [x1]
  475bf4:	cmp	w2, #0x45
  475bf8:	b.eq	475c18 <_obstack_memory_used@@Base+0x66b4>  // b.none
  475bfc:	mov	x0, #0x0                   	// #0
  475c00:	ldr	w1, [x19, #16]
  475c04:	tbnz	w1, #18, 475bac <_obstack_memory_used@@Base+0x6648>
  475c08:	ldr	w1, [x19, #84]
  475c0c:	sub	w1, w1, #0x1
  475c10:	str	w1, [x19, #84]
  475c14:	b	475b8c <_obstack_memory_used@@Base+0x6628>
  475c18:	add	x1, x1, #0x1
  475c1c:	str	x1, [x19, #24]
  475c20:	b	475c00 <_obstack_memory_used@@Base+0x669c>
  475c24:	nop
  475c28:	stp	x29, x30, [sp, #-48]!
  475c2c:	mov	x29, sp
  475c30:	ldr	x3, [x0, #24]
  475c34:	stp	x19, x20, [sp, #16]
  475c38:	mov	x19, x0
  475c3c:	ldrb	w2, [x3]
  475c40:	sub	w1, w2, #0x30
  475c44:	and	w1, w1, #0xff
  475c48:	cmp	w1, #0x9
  475c4c:	b.ls	475d5c <_obstack_memory_used@@Base+0x67f8>  // b.plast
  475c50:	sub	w1, w2, #0x61
  475c54:	and	w1, w1, #0xff
  475c58:	cmp	w1, #0x19
  475c5c:	b.hi	475ca4 <_obstack_memory_used@@Base+0x6740>  // b.pmore
  475c60:	cmp	w2, #0x6f
  475c64:	b.eq	475e24 <_obstack_memory_used@@Base+0x68c0>  // b.none
  475c68:	mov	x0, x19
  475c6c:	bl	475560 <_obstack_memory_used@@Base+0x5ffc>
  475c70:	mov	x20, x0
  475c74:	cbz	x0, 475c84 <_obstack_memory_used@@Base+0x6720>
  475c78:	ldr	w0, [x0]
  475c7c:	cmp	w0, #0x32
  475c80:	b.eq	475d88 <_obstack_memory_used@@Base+0x6824>  // b.none
  475c84:	ldr	x0, [x19, #24]
  475c88:	ldrb	w1, [x0]
  475c8c:	cmp	w1, #0x42
  475c90:	b.eq	475d74 <_obstack_memory_used@@Base+0x6810>  // b.none
  475c94:	mov	x0, x20
  475c98:	ldp	x19, x20, [sp, #16]
  475c9c:	ldp	x29, x30, [sp], #48
  475ca0:	ret
  475ca4:	sub	w1, w2, #0x43
  475ca8:	and	w1, w1, #0xff
  475cac:	cmp	w1, #0x1
  475cb0:	b.ls	475e3c <_obstack_memory_used@@Base+0x68d8>  // b.plast
  475cb4:	cmp	w2, #0x4c
  475cb8:	b.eq	475df0 <_obstack_memory_used@@Base+0x688c>  // b.none
  475cbc:	cmp	w2, #0x55
  475cc0:	b.ne	475e10 <_obstack_memory_used@@Base+0x68ac>  // b.any
  475cc4:	ldrb	w1, [x3, #1]
  475cc8:	cmp	w1, #0x6c
  475ccc:	b.eq	475f00 <_obstack_memory_used@@Base+0x699c>  // b.none
  475cd0:	cmp	w1, #0x74
  475cd4:	b.ne	475e10 <_obstack_memory_used@@Base+0x68ac>  // b.any
  475cd8:	add	x1, x3, #0x1
  475cdc:	str	x1, [x0, #24]
  475ce0:	mov	x20, #0x0                   	// #0
  475ce4:	ldrb	w1, [x3, #1]
  475ce8:	cmp	w1, #0x74
  475cec:	b.ne	475c8c <_obstack_memory_used@@Base+0x6728>  // b.any
  475cf0:	add	x3, x3, #0x2
  475cf4:	str	x3, [x0, #24]
  475cf8:	bl	472210 <_obstack_memory_used@@Base+0x2cac>
  475cfc:	tbnz	w0, #31, 475c84 <_obstack_memory_used@@Base+0x6720>
  475d00:	ldp	w1, w2, [x19, #40]
  475d04:	cmp	w1, w2
  475d08:	b.ge	4760c8 <_obstack_memory_used@@Base+0x6b64>  // b.tcont
  475d0c:	ldp	x7, x3, [x19, #24]
  475d10:	mov	w2, #0x18                  	// #24
  475d14:	add	w6, w1, #0x1
  475d18:	mov	w4, #0x48                  	// #72
  475d1c:	smull	x1, w1, w2
  475d20:	sxtw	x0, w0
  475d24:	ldp	w2, w5, [x19, #56]
  475d28:	add	x20, x3, x1
  475d2c:	cmp	w2, w5
  475d30:	str	wzr, [x20, #4]
  475d34:	str	w6, [x19, #40]
  475d38:	str	w4, [x3, x1]
  475d3c:	str	x0, [x20, #8]
  475d40:	b.ge	4760bc <_obstack_memory_used@@Base+0x6b58>  // b.tcont
  475d44:	ldr	x1, [x19, #48]
  475d48:	add	w0, w2, #0x1
  475d4c:	str	x20, [x1, w2, sxtw #3]
  475d50:	str	w0, [x19, #56]
  475d54:	ldrb	w1, [x7]
  475d58:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  475d5c:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  475d60:	mov	x20, x0
  475d64:	ldr	x3, [x19, #24]
  475d68:	ldrb	w1, [x3]
  475d6c:	cmp	w1, #0x42
  475d70:	b.ne	475c94 <_obstack_memory_used@@Base+0x6730>  // b.any
  475d74:	mov	x1, x20
  475d78:	mov	x0, x19
  475d7c:	ldp	x19, x20, [sp, #16]
  475d80:	ldp	x29, x30, [sp], #48
  475d84:	b	472488 <_obstack_memory_used@@Base+0x2f24>
  475d88:	ldr	x1, [x20, #8]
  475d8c:	ldr	w0, [x19, #72]
  475d90:	ldr	x2, [x1]
  475d94:	add	w0, w0, #0x7
  475d98:	ldr	w1, [x1, #16]
  475d9c:	add	w0, w0, w1
  475da0:	str	w0, [x19, #72]
  475da4:	ldrb	w0, [x2]
  475da8:	cmp	w0, #0x6c
  475dac:	b.ne	475c84 <_obstack_memory_used@@Base+0x6720>  // b.any
  475db0:	ldrb	w0, [x2, #1]
  475db4:	cmp	w0, #0x69
  475db8:	b.ne	475c84 <_obstack_memory_used@@Base+0x6720>  // b.any
  475dbc:	ldrb	w0, [x2, #2]
  475dc0:	cbnz	w0, 475c84 <_obstack_memory_used@@Base+0x6720>
  475dc4:	mov	x0, x19
  475dc8:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  475dcc:	mov	x2, x20
  475dd0:	mov	x3, x0
  475dd4:	mov	w1, #0x37                  	// #55
  475dd8:	mov	x0, x19
  475ddc:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  475de0:	mov	x20, x0
  475de4:	ldr	x3, [x19, #24]
  475de8:	ldrb	w1, [x3]
  475dec:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  475df0:	add	x3, x3, #0x1
  475df4:	str	x3, [x0, #24]
  475df8:	bl	472308 <_obstack_memory_used@@Base+0x2da4>
  475dfc:	mov	x20, x0
  475e00:	cbz	x0, 475e10 <_obstack_memory_used@@Base+0x68ac>
  475e04:	mov	x0, x19
  475e08:	bl	472870 <_obstack_memory_used@@Base+0x330c>
  475e0c:	cbnz	w0, 475c84 <_obstack_memory_used@@Base+0x6720>
  475e10:	mov	x20, #0x0                   	// #0
  475e14:	mov	x0, x20
  475e18:	ldp	x19, x20, [sp, #16]
  475e1c:	ldp	x29, x30, [sp], #48
  475e20:	ret
  475e24:	ldrb	w0, [x3, #1]
  475e28:	cmp	w0, #0x6e
  475e2c:	b.ne	475c68 <_obstack_memory_used@@Base+0x6704>  // b.any
  475e30:	add	x3, x3, #0x2
  475e34:	str	x3, [x19, #24]
  475e38:	b	475c68 <_obstack_memory_used@@Base+0x6704>
  475e3c:	ldr	x0, [x0, #64]
  475e40:	cbz	x0, 475e54 <_obstack_memory_used@@Base+0x68f0>
  475e44:	ldr	w1, [x0]
  475e48:	cbz	w1, 475ed0 <_obstack_memory_used@@Base+0x696c>
  475e4c:	cmp	w1, #0x18
  475e50:	b.eq	475ed0 <_obstack_memory_used@@Base+0x696c>  // b.none
  475e54:	cmp	w2, #0x43
  475e58:	b.eq	475fb0 <_obstack_memory_used@@Base+0x6a4c>  // b.none
  475e5c:	ldrb	w1, [x3, #1]
  475e60:	cmp	w1, #0x32
  475e64:	b.eq	4760b4 <_obstack_memory_used@@Base+0x6b50>  // b.none
  475e68:	b.hi	476024 <_obstack_memory_used@@Base+0x6ac0>  // b.pmore
  475e6c:	cmp	w1, #0x30
  475e70:	b.eq	476050 <_obstack_memory_used@@Base+0x6aec>  // b.none
  475e74:	cmp	w1, #0x31
  475e78:	mov	w4, #0x2                   	// #2
  475e7c:	b.ne	476038 <_obstack_memory_used@@Base+0x6ad4>  // b.any
  475e80:	add	x1, x3, #0x2
  475e84:	ldr	w2, [x19, #44]
  475e88:	str	x1, [x19, #24]
  475e8c:	ldr	w1, [x19, #40]
  475e90:	cmp	w1, w2
  475e94:	b.ge	476044 <_obstack_memory_used@@Base+0x6ae0>  // b.tcont
  475e98:	mov	w6, #0x18                  	// #24
  475e9c:	add	w5, w1, #0x1
  475ea0:	ldr	x2, [x19, #32]
  475ea4:	smull	x1, w1, w6
  475ea8:	add	x20, x2, x1
  475eac:	str	wzr, [x20, #4]
  475eb0:	str	w5, [x19, #40]
  475eb4:	cbz	x0, 476044 <_obstack_memory_used@@Base+0x6ae0>
  475eb8:	mov	x5, #0x8                   	// #8
  475ebc:	str	x5, [x2, x1]
  475ec0:	str	w4, [x20, #8]
  475ec4:	str	x0, [x20, #16]
  475ec8:	ldrb	w1, [x3, #2]
  475ecc:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  475ed0:	ldr	w2, [x0, #16]
  475ed4:	ldr	w1, [x19, #72]
  475ed8:	add	w1, w1, w2
  475edc:	str	w1, [x19, #72]
  475ee0:	ldrb	w1, [x3]
  475ee4:	cmp	w1, #0x43
  475ee8:	mov	w2, w1
  475eec:	b.eq	475fb0 <_obstack_memory_used@@Base+0x6a4c>  // b.none
  475ef0:	cmp	w1, #0x44
  475ef4:	b.eq	475e5c <_obstack_memory_used@@Base+0x68f8>  // b.none
  475ef8:	mov	x20, #0x0                   	// #0
  475efc:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  475f00:	add	x1, x3, #0x1
  475f04:	str	x1, [x0, #24]
  475f08:	mov	x20, #0x0                   	// #0
  475f0c:	ldrb	w1, [x3, #1]
  475f10:	cmp	w1, #0x6c
  475f14:	b.ne	475c8c <_obstack_memory_used@@Base+0x6728>  // b.any
  475f18:	add	x3, x3, #0x2
  475f1c:	str	x3, [x0, #24]
  475f20:	bl	475718 <_obstack_memory_used@@Base+0x61b4>
  475f24:	mov	x11, x0
  475f28:	ldr	x0, [x19, #24]
  475f2c:	ldrb	w1, [x0]
  475f30:	cbz	x11, 475c8c <_obstack_memory_used@@Base+0x6728>
  475f34:	cmp	w1, #0x45
  475f38:	b.ne	475c8c <_obstack_memory_used@@Base+0x6728>  // b.any
  475f3c:	add	x0, x0, #0x1
  475f40:	str	x0, [x19, #24]
  475f44:	mov	x0, x19
  475f48:	bl	472210 <_obstack_memory_used@@Base+0x2cac>
  475f4c:	tbnz	w0, #31, 4760c8 <_obstack_memory_used@@Base+0x6b64>
  475f50:	ldp	w1, w2, [x19, #40]
  475f54:	ldr	x4, [x19, #24]
  475f58:	cmp	w1, w2
  475f5c:	b.ge	4760d8 <_obstack_memory_used@@Base+0x6b74>  // b.tcont
  475f60:	mov	w2, #0x18                  	// #24
  475f64:	add	w6, w1, #0x1
  475f68:	ldr	x3, [x19, #32]
  475f6c:	smull	x1, w1, w2
  475f70:	ldp	w2, w7, [x19, #56]
  475f74:	add	x20, x3, x1
  475f78:	mov	w5, #0x46                  	// #70
  475f7c:	cmp	w2, w7
  475f80:	str	wzr, [x20, #4]
  475f84:	str	w6, [x19, #40]
  475f88:	str	w5, [x3, x1]
  475f8c:	str	x11, [x20, #8]
  475f90:	str	w0, [x20, #16]
  475f94:	b.ge	4760d8 <_obstack_memory_used@@Base+0x6b74>  // b.tcont
  475f98:	ldr	x1, [x19, #48]
  475f9c:	add	w0, w2, #0x1
  475fa0:	str	x20, [x1, w2, sxtw #3]
  475fa4:	str	w0, [x19, #56]
  475fa8:	ldrb	w1, [x4]
  475fac:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  475fb0:	str	x21, [sp, #32]
  475fb4:	ldrb	w1, [x3, #1]
  475fb8:	cmp	w1, #0x49
  475fbc:	b.eq	476060 <_obstack_memory_used@@Base+0x6afc>  // b.none
  475fc0:	sub	w2, w1, #0x31
  475fc4:	and	w2, w2, #0xff
  475fc8:	cmp	w2, #0x4
  475fcc:	b.hi	4760a8 <_obstack_memory_used@@Base+0x6b44>  // b.pmore
  475fd0:	sub	w21, w1, #0x30
  475fd4:	add	x3, x3, #0x2
  475fd8:	str	x3, [x19, #24]
  475fdc:	ldp	w1, w2, [x19, #40]
  475fe0:	cmp	w1, w2
  475fe4:	b.ge	4760e4 <_obstack_memory_used@@Base+0x6b80>  // b.tcont
  475fe8:	mov	w4, #0x18                  	// #24
  475fec:	add	w3, w1, #0x1
  475ff0:	smull	x1, w1, w4
  475ff4:	ldp	x4, x2, [x19, #24]
  475ff8:	add	x20, x2, x1
  475ffc:	str	wzr, [x20, #4]
  476000:	str	w3, [x19, #40]
  476004:	cbz	x0, 476098 <_obstack_memory_used@@Base+0x6b34>
  476008:	mov	x3, #0x7                   	// #7
  47600c:	str	x3, [x2, x1]
  476010:	str	w21, [x20, #8]
  476014:	str	x0, [x20, #16]
  476018:	ldr	x21, [sp, #32]
  47601c:	ldrb	w1, [x4]
  476020:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  476024:	cmp	w1, #0x34
  476028:	b.eq	476058 <_obstack_memory_used@@Base+0x6af4>  // b.none
  47602c:	cmp	w1, #0x35
  476030:	mov	w4, #0x5                   	// #5
  476034:	b.eq	475e80 <_obstack_memory_used@@Base+0x691c>  // b.none
  476038:	mov	w1, w2
  47603c:	mov	x20, #0x0                   	// #0
  476040:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  476044:	ldrb	w1, [x3, #2]
  476048:	mov	x20, #0x0                   	// #0
  47604c:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  476050:	mov	w4, #0x1                   	// #1
  476054:	b	475e80 <_obstack_memory_used@@Base+0x691c>
  476058:	mov	w4, #0x4                   	// #4
  47605c:	b	475e80 <_obstack_memory_used@@Base+0x691c>
  476060:	add	x0, x3, #0x1
  476064:	str	x0, [x19, #24]
  476068:	ldrb	w1, [x3, #2]
  47606c:	sub	w0, w1, #0x31
  476070:	and	w0, w0, #0xff
  476074:	cmp	w0, #0x4
  476078:	b.hi	4760f8 <_obstack_memory_used@@Base+0x6b94>  // b.pmore
  47607c:	add	x3, x3, #0x3
  476080:	str	x3, [x19, #24]
  476084:	sub	w21, w1, #0x30
  476088:	mov	x0, x19
  47608c:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  476090:	ldr	x0, [x19, #64]
  476094:	b	475fdc <_obstack_memory_used@@Base+0x6a78>
  476098:	ldrb	w1, [x4]
  47609c:	mov	x20, #0x0                   	// #0
  4760a0:	ldr	x21, [sp, #32]
  4760a4:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  4760a8:	mov	x20, #0x0                   	// #0
  4760ac:	ldr	x21, [sp, #32]
  4760b0:	b	475e14 <_obstack_memory_used@@Base+0x68b0>
  4760b4:	mov	w4, #0x3                   	// #3
  4760b8:	b	475e80 <_obstack_memory_used@@Base+0x691c>
  4760bc:	ldrb	w1, [x7]
  4760c0:	mov	x20, #0x0                   	// #0
  4760c4:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  4760c8:	ldr	x0, [x19, #24]
  4760cc:	mov	x20, #0x0                   	// #0
  4760d0:	ldrb	w1, [x0]
  4760d4:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  4760d8:	ldrb	w1, [x4]
  4760dc:	mov	x20, #0x0                   	// #0
  4760e0:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  4760e4:	ldr	x0, [x19, #24]
  4760e8:	mov	x20, #0x0                   	// #0
  4760ec:	ldr	x21, [sp, #32]
  4760f0:	ldrb	w1, [x0]
  4760f4:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  4760f8:	ldrb	w1, [x3, #1]
  4760fc:	mov	x20, #0x0                   	// #0
  476100:	ldr	x21, [sp, #32]
  476104:	b	475c8c <_obstack_memory_used@@Base+0x6728>
  476108:	ldr	x2, [x0, #24]
  47610c:	ldrb	w1, [x2]
  476110:	cmp	w1, #0x4c
  476114:	b.ne	4761fc <_obstack_memory_used@@Base+0x6c98>  // b.any
  476118:	stp	x29, x30, [sp, #-32]!
  47611c:	add	x1, x2, #0x1
  476120:	mov	w4, #0x5a                  	// #90
  476124:	mov	x29, sp
  476128:	str	x19, [sp, #16]
  47612c:	mov	x19, x0
  476130:	str	x1, [x0, #24]
  476134:	ldrb	w3, [x2, #1]
  476138:	cmp	w3, #0x5f
  47613c:	ccmp	w3, w4, #0x4, ne  // ne = any
  476140:	b.eq	4761bc <_obstack_memory_used@@Base+0x6c58>  // b.none
  476144:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  476148:	mov	x2, x0
  47614c:	cbz	x0, 4761ac <_obstack_memory_used@@Base+0x6c48>
  476150:	ldr	w0, [x0]
  476154:	cmp	w0, #0x27
  476158:	b.eq	476274 <_obstack_memory_used@@Base+0x6d10>  // b.none
  47615c:	ldr	x0, [x19, #24]
  476160:	mov	w1, #0x3d                  	// #61
  476164:	ldrb	w4, [x0]
  476168:	cmp	w4, #0x6e
  47616c:	b.ne	476184 <_obstack_memory_used@@Base+0x6c20>  // b.any
  476170:	add	x3, x0, #0x1
  476174:	str	x3, [x19, #24]
  476178:	mov	w1, #0x3e                  	// #62
  47617c:	ldrb	w4, [x0, #1]
  476180:	mov	x0, x3
  476184:	cmp	w4, #0x45
  476188:	b.eq	47629c <_obstack_memory_used@@Base+0x6d38>  // b.none
  47618c:	add	x3, x0, #0x1
  476190:	b	4761a4 <_obstack_memory_used@@Base+0x6c40>
  476194:	str	x3, [x19, #24]
  476198:	ldrb	w4, [x3], #1
  47619c:	cmp	w4, #0x45
  4761a0:	b.eq	476220 <_obstack_memory_used@@Base+0x6cbc>  // b.none
  4761a4:	mov	x5, x3
  4761a8:	cbnz	w4, 476194 <_obstack_memory_used@@Base+0x6c30>
  4761ac:	mov	x0, #0x0                   	// #0
  4761b0:	ldr	x19, [sp, #16]
  4761b4:	ldp	x29, x30, [sp], #32
  4761b8:	ret
  4761bc:	cmp	w3, #0x5f
  4761c0:	b.eq	476204 <_obstack_memory_used@@Base+0x6ca0>  // b.none
  4761c4:	add	x1, x1, #0x1
  4761c8:	str	x1, [x19, #24]
  4761cc:	mov	x0, x19
  4761d0:	mov	w1, #0x0                   	// #0
  4761d4:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  4761d8:	ldr	x1, [x19, #24]
  4761dc:	ldrb	w2, [x1]
  4761e0:	cmp	w2, #0x45
  4761e4:	b.ne	4761ac <_obstack_memory_used@@Base+0x6c48>  // b.any
  4761e8:	add	x1, x1, #0x1
  4761ec:	str	x1, [x19, #24]
  4761f0:	ldr	x19, [sp, #16]
  4761f4:	ldp	x29, x30, [sp], #32
  4761f8:	ret
  4761fc:	mov	x0, #0x0                   	// #0
  476200:	ret
  476204:	add	x1, x2, #0x2
  476208:	str	x1, [x19, #24]
  47620c:	mov	x0, #0x0                   	// #0
  476210:	ldrb	w2, [x2, #2]
  476214:	cmp	w2, w4
  476218:	b.ne	4761e0 <_obstack_memory_used@@Base+0x6c7c>  // b.any
  47621c:	b	4761c4 <_obstack_memory_used@@Base+0x6c60>
  476220:	sub	w5, w5, w0
  476224:	ldp	w3, w4, [x19, #40]
  476228:	cmp	w3, w4
  47622c:	b.ge	476294 <_obstack_memory_used@@Base+0x6d30>  // b.tcont
  476230:	mov	w4, #0x18                  	// #24
  476234:	add	w7, w3, #0x1
  476238:	ldr	x6, [x19, #32]
  47623c:	smull	x4, w3, w4
  476240:	cmp	w5, #0x0
  476244:	add	x3, x6, x4
  476248:	str	wzr, [x3, #4]
  47624c:	str	w7, [x19, #40]
  476250:	b.le	476294 <_obstack_memory_used@@Base+0x6d30>
  476254:	str	xzr, [x6, x4]
  476258:	str	x0, [x3, #8]
  47625c:	str	w5, [x3, #16]
  476260:	mov	x0, x19
  476264:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  476268:	ldr	x1, [x19, #24]
  47626c:	ldrb	w2, [x1]
  476270:	b	4761e0 <_obstack_memory_used@@Base+0x6c7c>
  476274:	ldr	x0, [x2, #8]
  476278:	ldr	w1, [x0, #28]
  47627c:	cbz	w1, 47615c <_obstack_memory_used@@Base+0x6bf8>
  476280:	ldr	w1, [x0, #8]
  476284:	ldr	w0, [x19, #72]
  476288:	sub	w0, w0, w1
  47628c:	str	w0, [x19, #72]
  476290:	b	47615c <_obstack_memory_used@@Base+0x6bf8>
  476294:	mov	x3, #0x0                   	// #0
  476298:	b	476260 <_obstack_memory_used@@Base+0x6cfc>
  47629c:	mov	w5, #0x0                   	// #0
  4762a0:	b	476224 <_obstack_memory_used@@Base+0x6cc0>
  4762a4:	nop
  4762a8:	stp	x29, x30, [sp, #-224]!
  4762ac:	mov	x29, sp
  4762b0:	stp	x19, x20, [sp, #16]
  4762b4:	mov	x19, x0
  4762b8:	cbz	x2, 476340 <_obstack_memory_used@@Base+0x6ddc>
  4762bc:	stp	x21, x22, [sp, #32]
  4762c0:	ldr	w22, [x0, #304]
  4762c4:	cbnz	w22, 476308 <_obstack_memory_used@@Base+0x6da4>
  4762c8:	ldr	w0, [x2]
  4762cc:	mov	x20, x2
  4762d0:	cmp	w0, #0x50
  4762d4:	b.ls	4762e8 <_obstack_memory_used@@Base+0x6d84>  // b.plast
  4762d8:	mov	w0, #0x1                   	// #1
  4762dc:	ldp	x21, x22, [sp, #32]
  4762e0:	str	w0, [x19, #304]
  4762e4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4762e8:	mov	w21, w1
  4762ec:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4762f0:	add	x1, x1, #0xd1c
  4762f4:	stp	x23, x24, [sp, #48]
  4762f8:	ldrh	w1, [x1, w0, uxtw #1]
  4762fc:	adr	x2, 476308 <_obstack_memory_used@@Base+0x6da4>
  476300:	add	x1, x2, w1, sxth #2
  476304:	br	x1
  476308:	ldp	x21, x22, [sp, #32]
  47630c:	ldp	x19, x20, [sp, #16]
  476310:	ldp	x29, x30, [sp], #224
  476314:	ret
  476318:	ldr	x0, [x20, #16]
  47631c:	ldr	w1, [x0]
  476320:	cmp	w1, #0x3b
  476324:	b.ne	476338 <_obstack_memory_used@@Base+0x6dd4>  // b.any
  476328:	ldr	x0, [x0, #16]
  47632c:	ldr	w0, [x0]
  476330:	cmp	w0, #0x3c
  476334:	b.eq	479820 <_obstack_memory_used@@Base+0xa2bc>  // b.none
  476338:	ldp	x21, x22, [sp, #32]
  47633c:	ldp	x23, x24, [sp, #48]
  476340:	mov	w0, #0x1                   	// #1
  476344:	str	w0, [x19, #304]
  476348:	ldp	x19, x20, [sp, #16]
  47634c:	ldp	x29, x30, [sp], #224
  476350:	ret
  476354:	ldp	x1, x2, [x19, #288]
  476358:	add	x0, sp, #0x60
  47635c:	stp	x2, x20, [sp, #96]
  476360:	str	wzr, [sp, #112]
  476364:	str	x1, [sp, #120]
  476368:	str	x0, [x19, #296]
  47636c:	ldr	x2, [x20, #8]
  476370:	mov	x0, x19
  476374:	mov	w1, w21
  476378:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47637c:	ldr	w0, [sp, #112]
  476380:	cbz	w0, 47872c <_obstack_memory_used@@Base+0x91c8>
  476384:	ldr	x0, [sp, #96]
  476388:	str	x0, [x19, #296]
  47638c:	cbz	w22, 477f60 <_obstack_memory_used@@Base+0x89fc>
  476390:	ldp	x21, x22, [sp, #32]
  476394:	str	x23, [x19, #288]
  476398:	ldp	x23, x24, [sp, #48]
  47639c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4763a0:	ldr	x4, [x19, #296]
  4763a4:	cbz	x4, 4764e0 <_obstack_memory_used@@Base+0x6f7c>
  4763a8:	mov	x1, x4
  4763ac:	nop
  4763b0:	ldr	w2, [x1, #16]
  4763b4:	cbnz	w2, 4763d4 <_obstack_memory_used@@Base+0x6e70>
  4763b8:	ldr	x2, [x1, #8]
  4763bc:	ldr	w2, [x2]
  4763c0:	sub	w3, w2, #0x19
  4763c4:	cmp	w3, #0x2
  4763c8:	b.hi	479380 <_obstack_memory_used@@Base+0x9e1c>  // b.pmore
  4763cc:	cmp	w0, w2
  4763d0:	b.eq	4793a0 <_obstack_memory_used@@Base+0x9e3c>  // b.none
  4763d4:	ldr	x1, [x1]
  4763d8:	cbnz	x1, 4763b0 <_obstack_memory_used@@Base+0x6e4c>
  4763dc:	b	4764e0 <_obstack_memory_used@@Base+0x6f7c>
  4763e0:	ldp	x23, x24, [sp, #48]
  4763e4:	b	4762d8 <_obstack_memory_used@@Base+0x6d74>
  4763e8:	ldr	x2, [x20, #8]
  4763ec:	mov	w22, #0x0                   	// #0
  4763f0:	ldr	w1, [x2]
  4763f4:	cmp	w1, #0x27
  4763f8:	b.eq	478c08 <_obstack_memory_used@@Base+0x96a4>  // b.none
  4763fc:	ldr	x1, [x19, #256]
  476400:	add	x0, x1, #0x1
  476404:	cmp	x1, #0xff
  476408:	b.ne	476434 <_obstack_memory_used@@Base+0x6ed0>  // b.any
  47640c:	ldp	x3, x2, [x19, #272]
  476410:	strb	wzr, [x19, #255]
  476414:	mov	x0, x19
  476418:	blr	x3
  47641c:	ldr	x3, [x19, #320]
  476420:	mov	x0, #0x1                   	// #1
  476424:	mov	x1, #0x0                   	// #0
  476428:	add	x3, x3, x0
  47642c:	ldr	x2, [x20, #8]
  476430:	str	x3, [x19, #320]
  476434:	str	x0, [x19, #256]
  476438:	mov	w0, #0x28                  	// #40
  47643c:	strb	w0, [x19, x1]
  476440:	mov	w1, w21
  476444:	strb	w0, [x19, #264]
  476448:	mov	x0, x19
  47644c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476450:	ldr	x1, [x19, #256]
  476454:	cmp	x1, #0xff
  476458:	b.eq	4792f8 <_obstack_memory_used@@Base+0x9d94>  // b.none
  47645c:	add	x3, x1, #0x1
  476460:	str	x3, [x19, #256]
  476464:	mov	w0, #0x29                  	// #41
  476468:	strb	w0, [x19, x1]
  47646c:	strb	w0, [x19, #264]
  476470:	ldr	w0, [x20]
  476474:	cmp	w0, #0x3e
  476478:	b.eq	4793bc <_obstack_memory_used@@Base+0x9e58>  // b.none
  47647c:	cmp	w22, #0x8
  476480:	b.eq	47919c <_obstack_memory_used@@Base+0x9c38>  // b.none
  476484:	ldr	x2, [x20, #16]
  476488:	mov	w1, w21
  47648c:	mov	x0, x19
  476490:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476494:	ldp	x21, x22, [sp, #32]
  476498:	ldp	x23, x24, [sp, #48]
  47649c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4764a0:	ldr	w2, [x19, #312]
  4764a4:	ldr	x0, [x20, #8]
  4764a8:	ldr	w1, [x0]
  4764ac:	cbnz	w2, 4764bc <_obstack_memory_used@@Base+0x6f58>
  4764b0:	cmp	w1, #0x5
  4764b4:	mov	w22, #0x0                   	// #0
  4764b8:	b.eq	47977c <_obstack_memory_used@@Base+0xa218>  // b.none
  4764bc:	cmp	w1, #0x23
  4764c0:	ldr	x4, [x19, #296]
  4764c4:	b.eq	4787d4 <_obstack_memory_used@@Base+0x9270>  // b.none
  4764c8:	ldr	w2, [x20]
  4764cc:	cmp	w2, w1
  4764d0:	b.eq	4787d4 <_obstack_memory_used@@Base+0x9270>  // b.none
  4764d4:	cmp	w1, #0x24
  4764d8:	b.eq	477f3c <_obstack_memory_used@@Base+0x89d8>  // b.none
  4764dc:	nop
  4764e0:	ldr	x1, [x19, #288]
  4764e4:	add	x0, sp, #0x60
  4764e8:	stp	x4, x20, [sp, #96]
  4764ec:	str	wzr, [sp, #112]
  4764f0:	str	x1, [sp, #120]
  4764f4:	str	x0, [x19, #296]
  4764f8:	b	47636c <_obstack_memory_used@@Base+0x6e08>
  4764fc:	ldr	x2, [x20, #8]
  476500:	mov	w1, w21
  476504:	mov	x0, x19
  476508:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47650c:	tbz	w21, #2, 479140 <_obstack_memory_used@@Base+0x9bdc>
  476510:	ldr	x1, [x19, #256]
  476514:	add	x0, x1, #0x1
  476518:	cmp	x1, #0xff
  47651c:	b.ne	476544 <_obstack_memory_used@@Base+0x6fe0>  // b.any
  476520:	ldp	x3, x2, [x19, #272]
  476524:	strb	wzr, [x19, #255]
  476528:	mov	x0, x19
  47652c:	blr	x3
  476530:	ldr	x2, [x19, #320]
  476534:	mov	x0, #0x1                   	// #1
  476538:	mov	x1, #0x0                   	// #0
  47653c:	add	x2, x2, x0
  476540:	str	x2, [x19, #320]
  476544:	str	x0, [x19, #256]
  476548:	mov	w0, #0x2e                  	// #46
  47654c:	strb	w0, [x19, x1]
  476550:	strb	w0, [x19, #264]
  476554:	ldr	x23, [x20, #16]
  476558:	ldr	w0, [x23]
  47655c:	cmp	w0, #0x47
  476560:	b.eq	4793f8 <_obstack_memory_used@@Base+0x9e94>  // b.none
  476564:	mov	x2, x23
  476568:	mov	w1, w21
  47656c:	mov	x0, x19
  476570:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476574:	ldp	x21, x22, [sp, #32]
  476578:	ldp	x23, x24, [sp, #48]
  47657c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  476580:	ldp	x3, x4, [x19, #288]
  476584:	add	x0, sp, #0x60
  476588:	ldr	x2, [x20, #16]
  47658c:	str	x0, [x19, #296]
  476590:	mov	w1, w21
  476594:	mov	x0, x19
  476598:	stp	x4, x20, [sp, #96]
  47659c:	str	wzr, [sp, #112]
  4765a0:	str	x3, [sp, #120]
  4765a4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4765a8:	ldr	w0, [sp, #112]
  4765ac:	cbz	w0, 4790bc <_obstack_memory_used@@Base+0x9b58>
  4765b0:	ldr	x0, [sp, #96]
  4765b4:	ldp	x21, x22, [sp, #32]
  4765b8:	ldp	x23, x24, [sp, #48]
  4765bc:	str	x0, [x19, #296]
  4765c0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4765c4:	ldr	x2, [x20, #8]
  4765c8:	cbz	x2, 4765d8 <_obstack_memory_used@@Base+0x7074>
  4765cc:	mov	w1, w21
  4765d0:	mov	x0, x19
  4765d4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4765d8:	ldr	x0, [x20, #16]
  4765dc:	cbz	x0, 479368 <_obstack_memory_used@@Base+0x9e04>
  4765e0:	ldr	x22, [x19, #256]
  4765e4:	cmp	x22, #0xfd
  4765e8:	b.ls	476614 <_obstack_memory_used@@Base+0x70b0>  // b.plast
  4765ec:	strb	wzr, [x19, x22]
  4765f0:	mov	x1, x22
  4765f4:	mov	x0, x19
  4765f8:	mov	x22, #0x0                   	// #0
  4765fc:	ldp	x3, x2, [x19, #272]
  476600:	blr	x3
  476604:	str	xzr, [x19, #256]
  476608:	ldr	x0, [x19, #320]
  47660c:	add	x0, x0, #0x1
  476610:	str	x0, [x19, #320]
  476614:	mov	w23, #0x2c                  	// #44
  476618:	mov	x24, #0x0                   	// #0
  47661c:	b	476640 <_obstack_memory_used@@Base+0x70dc>
  476620:	mov	x0, x22
  476624:	add	x22, x22, #0x1
  476628:	str	x22, [x19, #256]
  47662c:	strb	w23, [x19, x0]
  476630:	strb	w23, [x19, #264]
  476634:	mov	w23, #0x20                  	// #32
  476638:	cbnz	x24, 478774 <_obstack_memory_used@@Base+0x9210>
  47663c:	mov	x24, #0x1                   	// #1
  476640:	cmp	x22, #0xff
  476644:	b.ne	476620 <_obstack_memory_used@@Base+0x70bc>  // b.any
  476648:	ldp	x3, x2, [x19, #272]
  47664c:	strb	wzr, [x19, #255]
  476650:	mov	x1, x22
  476654:	mov	x0, x19
  476658:	mov	x22, #0x1                   	// #1
  47665c:	blr	x3
  476660:	ldr	x1, [x19, #320]
  476664:	mov	x0, #0x0                   	// #0
  476668:	add	x1, x1, x22
  47666c:	str	x1, [x19, #320]
  476670:	b	476628 <_obstack_memory_used@@Base+0x70c4>
  476674:	ldr	x2, [x20, #16]
  476678:	mov	w1, w21
  47667c:	mov	x0, x19
  476680:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476684:	ldp	x21, x22, [sp, #32]
  476688:	ldp	x23, x24, [sp, #48]
  47668c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  476690:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476694:	add	x24, x24, #0x178
  476698:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47669c:	add	x24, x24, #0x1c
  4766a0:	add	x22, x22, #0x179
  4766a4:	mov	w23, #0x67                  	// #103
  4766a8:	ldr	x1, [x19, #256]
  4766ac:	b	4766d0 <_obstack_memory_used@@Base+0x716c>
  4766b0:	mov	x0, x1
  4766b4:	add	x1, x1, #0x1
  4766b8:	str	x1, [x19, #256]
  4766bc:	cmp	x22, x24
  4766c0:	strb	w23, [x19, x0]
  4766c4:	strb	w23, [x19, #264]
  4766c8:	b.eq	478374 <_obstack_memory_used@@Base+0x8e10>  // b.none
  4766cc:	ldrb	w23, [x22], #1
  4766d0:	cmp	x1, #0xff
  4766d4:	b.ne	4766b0 <_obstack_memory_used@@Base+0x714c>  // b.any
  4766d8:	ldp	x3, x2, [x19, #272]
  4766dc:	strb	wzr, [x19, #255]
  4766e0:	mov	x0, x19
  4766e4:	blr	x3
  4766e8:	ldr	x2, [x19, #320]
  4766ec:	mov	x1, #0x1                   	// #1
  4766f0:	mov	x0, #0x0                   	// #0
  4766f4:	add	x2, x2, x1
  4766f8:	str	x2, [x19, #320]
  4766fc:	b	4766b8 <_obstack_memory_used@@Base+0x7154>
  476700:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476704:	add	x22, x22, #0x198
  476708:	add	x24, x22, #0x8
  47670c:	mov	w23, #0x7b                  	// #123
  476710:	ldr	x1, [x19, #256]
  476714:	b	47673c <_obstack_memory_used@@Base+0x71d8>
  476718:	mov	x0, x1
  47671c:	add	x1, x1, #0x1
  476720:	str	x1, [x19, #256]
  476724:	add	x22, x22, #0x1
  476728:	strb	w23, [x19, x0]
  47672c:	cmp	x24, x22
  476730:	strb	w23, [x19, #264]
  476734:	b.eq	478390 <_obstack_memory_used@@Base+0x8e2c>  // b.none
  476738:	ldrb	w23, [x22]
  47673c:	cmp	x1, #0xff
  476740:	b.ne	476718 <_obstack_memory_used@@Base+0x71b4>  // b.any
  476744:	ldp	x3, x2, [x19, #272]
  476748:	strb	wzr, [x19, #255]
  47674c:	mov	x0, x19
  476750:	blr	x3
  476754:	ldr	x2, [x19, #320]
  476758:	mov	x1, #0x1                   	// #1
  47675c:	mov	x0, #0x0                   	// #0
  476760:	add	x2, x2, x1
  476764:	str	x2, [x19, #320]
  476768:	b	476720 <_obstack_memory_used@@Base+0x71bc>
  47676c:	adrp	x23, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476770:	add	x23, x23, #0x1a8
  476774:	adrp	x21, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476778:	add	x23, x23, #0xe
  47677c:	add	x21, x21, #0x1a9
  476780:	mov	w22, #0x7b                  	// #123
  476784:	ldr	x1, [x19, #256]
  476788:	b	4767ac <_obstack_memory_used@@Base+0x7248>
  47678c:	mov	x0, x1
  476790:	add	x1, x1, #0x1
  476794:	str	x1, [x19, #256]
  476798:	cmp	x23, x21
  47679c:	strb	w22, [x19, x0]
  4767a0:	strb	w22, [x19, #264]
  4767a4:	b.eq	478284 <_obstack_memory_used@@Base+0x8d20>  // b.none
  4767a8:	ldrb	w22, [x21], #1
  4767ac:	cmp	x1, #0xff
  4767b0:	b.ne	47678c <_obstack_memory_used@@Base+0x7228>  // b.any
  4767b4:	ldp	x3, x2, [x19, #272]
  4767b8:	strb	wzr, [x19, #255]
  4767bc:	mov	x0, x19
  4767c0:	blr	x3
  4767c4:	ldr	x2, [x19, #320]
  4767c8:	mov	x1, #0x1                   	// #1
  4767cc:	mov	x0, #0x0                   	// #0
  4767d0:	add	x2, x2, x1
  4767d4:	str	x2, [x19, #320]
  4767d8:	b	476794 <_obstack_memory_used@@Base+0x7230>
  4767dc:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  4767e0:	add	x24, x24, #0x70
  4767e4:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  4767e8:	add	x24, x24, #0x16
  4767ec:	add	x22, x22, #0x71
  4767f0:	mov	w23, #0x74                  	// #116
  4767f4:	ldr	x1, [x19, #256]
  4767f8:	b	47681c <_obstack_memory_used@@Base+0x72b8>
  4767fc:	mov	x0, x1
  476800:	add	x1, x1, #0x1
  476804:	str	x1, [x19, #256]
  476808:	cmp	x24, x22
  47680c:	strb	w23, [x19, x0]
  476810:	strb	w23, [x19, #264]
  476814:	b.eq	478358 <_obstack_memory_used@@Base+0x8df4>  // b.none
  476818:	ldrb	w23, [x22], #1
  47681c:	cmp	x1, #0xff
  476820:	b.ne	4767fc <_obstack_memory_used@@Base+0x7298>  // b.any
  476824:	ldp	x3, x2, [x19, #272]
  476828:	strb	wzr, [x19, #255]
  47682c:	mov	x0, x19
  476830:	blr	x3
  476834:	ldr	x2, [x19, #320]
  476838:	mov	x1, #0x1                   	// #1
  47683c:	mov	x0, #0x0                   	// #0
  476840:	add	x2, x2, x1
  476844:	str	x2, [x19, #320]
  476848:	b	476804 <_obstack_memory_used@@Base+0x72a0>
  47684c:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476850:	add	x24, x24, #0xee8
  476854:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476858:	add	x24, x24, #0x1e
  47685c:	add	x22, x22, #0xee9
  476860:	mov	w23, #0x74                  	// #116
  476864:	ldr	x1, [x19, #256]
  476868:	b	47688c <_obstack_memory_used@@Base+0x7328>
  47686c:	mov	x0, x1
  476870:	add	x1, x1, #0x1
  476874:	str	x1, [x19, #256]
  476878:	cmp	x24, x22
  47687c:	strb	w23, [x19, x0]
  476880:	strb	w23, [x19, #264]
  476884:	b.eq	478268 <_obstack_memory_used@@Base+0x8d04>  // b.none
  476888:	ldrb	w23, [x22], #1
  47688c:	cmp	x1, #0xff
  476890:	b.ne	47686c <_obstack_memory_used@@Base+0x7308>  // b.any
  476894:	ldp	x3, x2, [x19, #272]
  476898:	strb	wzr, [x19, #255]
  47689c:	mov	x0, x19
  4768a0:	blr	x3
  4768a4:	ldr	x2, [x19, #320]
  4768a8:	mov	x1, #0x1                   	// #1
  4768ac:	mov	x0, #0x0                   	// #0
  4768b0:	add	x2, x2, x1
  4768b4:	str	x2, [x19, #320]
  4768b8:	b	476874 <_obstack_memory_used@@Base+0x7310>
  4768bc:	ldp	x2, x20, [x20, #8]
  4768c0:	cbz	x2, 4768d0 <_obstack_memory_used@@Base+0x736c>
  4768c4:	mov	w1, w21
  4768c8:	mov	x0, x19
  4768cc:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4768d0:	ldr	x1, [x19, #256]
  4768d4:	add	x0, x1, #0x1
  4768d8:	cmp	x1, #0xff
  4768dc:	b.ne	476904 <_obstack_memory_used@@Base+0x73a0>  // b.any
  4768e0:	ldp	x3, x2, [x19, #272]
  4768e4:	strb	wzr, [x19, #255]
  4768e8:	mov	x0, x19
  4768ec:	blr	x3
  4768f0:	ldr	x2, [x19, #320]
  4768f4:	mov	x0, #0x1                   	// #1
  4768f8:	mov	x1, #0x0                   	// #0
  4768fc:	add	x2, x2, x0
  476900:	str	x2, [x19, #320]
  476904:	str	x0, [x19, #256]
  476908:	mov	w0, #0x7b                  	// #123
  47690c:	strb	w0, [x19, x1]
  476910:	mov	x2, x20
  476914:	strb	w0, [x19, #264]
  476918:	mov	w1, w21
  47691c:	mov	x0, x19
  476920:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476924:	ldr	x1, [x19, #256]
  476928:	add	x0, x1, #0x1
  47692c:	cmp	x1, #0xff
  476930:	b.ne	476958 <_obstack_memory_used@@Base+0x73f4>  // b.any
  476934:	ldp	x3, x2, [x19, #272]
  476938:	strb	wzr, [x19, #255]
  47693c:	mov	x0, x19
  476940:	blr	x3
  476944:	ldr	x2, [x19, #320]
  476948:	mov	x0, #0x1                   	// #1
  47694c:	mov	x1, #0x0                   	// #0
  476950:	add	x2, x2, x0
  476954:	str	x2, [x19, #320]
  476958:	str	x0, [x19, #256]
  47695c:	mov	w0, #0x7d                  	// #125
  476960:	strb	w0, [x19, x1]
  476964:	strb	w0, [x19, #264]
  476968:	ldp	x21, x22, [sp, #32]
  47696c:	ldp	x23, x24, [sp, #48]
  476970:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  476974:	ldr	x22, [x20, #8]
  476978:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47697c:	add	x20, x20, #0xc0
  476980:	mov	w21, #0x6f                  	// #111
  476984:	add	x24, x20, #0x8
  476988:	ldr	w23, [x22, #16]
  47698c:	ldr	x1, [x19, #256]
  476990:	b	4769b8 <_obstack_memory_used@@Base+0x7454>
  476994:	mov	x0, x1
  476998:	add	x1, x1, #0x1
  47699c:	str	x1, [x19, #256]
  4769a0:	add	x20, x20, #0x1
  4769a4:	strb	w21, [x19, x0]
  4769a8:	cmp	x24, x20
  4769ac:	strb	w21, [x19, #264]
  4769b0:	b.eq	47818c <_obstack_memory_used@@Base+0x8c28>  // b.none
  4769b4:	ldrb	w21, [x20]
  4769b8:	cmp	x1, #0xff
  4769bc:	b.ne	476994 <_obstack_memory_used@@Base+0x7430>  // b.any
  4769c0:	ldp	x3, x2, [x19, #272]
  4769c4:	strb	wzr, [x19, #255]
  4769c8:	mov	x0, x19
  4769cc:	blr	x3
  4769d0:	ldr	x2, [x19, #320]
  4769d4:	mov	x1, #0x1                   	// #1
  4769d8:	mov	x0, #0x0                   	// #0
  4769dc:	add	x2, x2, x1
  4769e0:	str	x2, [x19, #320]
  4769e4:	b	47699c <_obstack_memory_used@@Base+0x7438>
  4769e8:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  4769ec:	add	x22, x22, #0xd0
  4769f0:	add	x24, x22, #0x9
  4769f4:	mov	w23, #0x6f                  	// #111
  4769f8:	ldr	x1, [x19, #256]
  4769fc:	b	476a24 <_obstack_memory_used@@Base+0x74c0>
  476a00:	mov	x0, x1
  476a04:	add	x1, x1, #0x1
  476a08:	str	x1, [x19, #256]
  476a0c:	add	x22, x22, #0x1
  476a10:	strb	w23, [x19, x0]
  476a14:	cmp	x22, x24
  476a18:	strb	w23, [x19, #264]
  476a1c:	b.eq	477fcc <_obstack_memory_used@@Base+0x8a68>  // b.none
  476a20:	ldrb	w23, [x22]
  476a24:	cmp	x1, #0xff
  476a28:	b.ne	476a00 <_obstack_memory_used@@Base+0x749c>  // b.any
  476a2c:	ldp	x3, x2, [x19, #272]
  476a30:	strb	wzr, [x19, #255]
  476a34:	mov	x0, x19
  476a38:	blr	x3
  476a3c:	ldr	x2, [x19, #320]
  476a40:	mov	x1, #0x1                   	// #1
  476a44:	mov	x0, #0x0                   	// #0
  476a48:	add	x2, x2, x1
  476a4c:	str	x2, [x19, #320]
  476a50:	b	476a08 <_obstack_memory_used@@Base+0x74a4>
  476a54:	ldr	x2, [x20, #8]
  476a58:	mov	w1, w21
  476a5c:	mov	x0, x19
  476a60:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476a64:	add	x22, x22, #0x1b8
  476a68:	mov	w23, #0x20                  	// #32
  476a6c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476a70:	add	x24, x22, #0x8
  476a74:	ldr	x1, [x19, #256]
  476a78:	b	476aa0 <_obstack_memory_used@@Base+0x753c>
  476a7c:	mov	x0, x1
  476a80:	add	x1, x1, #0x1
  476a84:	str	x1, [x19, #256]
  476a88:	add	x22, x22, #0x1
  476a8c:	strb	w23, [x19, x0]
  476a90:	cmp	x24, x22
  476a94:	strb	w23, [x19, #264]
  476a98:	b.eq	477f6c <_obstack_memory_used@@Base+0x8a08>  // b.none
  476a9c:	ldrb	w23, [x22]
  476aa0:	cmp	x1, #0xff
  476aa4:	b.ne	476a7c <_obstack_memory_used@@Base+0x7518>  // b.any
  476aa8:	ldp	x3, x2, [x19, #272]
  476aac:	strb	wzr, [x19, #255]
  476ab0:	mov	x0, x19
  476ab4:	blr	x3
  476ab8:	ldr	x2, [x19, #320]
  476abc:	mov	x1, #0x1                   	// #1
  476ac0:	mov	x0, #0x0                   	// #0
  476ac4:	add	x2, x2, x1
  476ac8:	str	x2, [x19, #320]
  476acc:	b	476a84 <_obstack_memory_used@@Base+0x7520>
  476ad0:	ldr	x2, [x20, #8]
  476ad4:	mov	w1, w21
  476ad8:	mov	x0, x19
  476adc:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476ae0:	ldp	x21, x22, [sp, #32]
  476ae4:	ldp	x23, x24, [sp, #48]
  476ae8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  476aec:	and	w22, w21, #0xffffff9f
  476af0:	ldr	x3, [x19, #296]
  476af4:	tbnz	w21, #5, 4792c8 <_obstack_memory_used@@Base+0x9d64>
  476af8:	ldr	x2, [x20, #8]
  476afc:	cbz	x2, 476b04 <_obstack_memory_used@@Base+0x75a0>
  476b00:	tbz	w21, #6, 4795fc <_obstack_memory_used@@Base+0xa098>
  476b04:	mov	w1, w22
  476b08:	add	x2, x20, #0x10
  476b0c:	mov	x0, x19
  476b10:	bl	47a950 <_obstack_memory_used@@Base+0xb3ec>
  476b14:	ldp	x21, x22, [sp, #32]
  476b18:	ldp	x23, x24, [sp, #48]
  476b1c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  476b20:	ldr	x23, [x20, #8]
  476b24:	ldr	x1, [x19, #256]
  476b28:	cbz	x23, 478994 <_obstack_memory_used@@Base+0x9430>
  476b2c:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476b30:	add	x20, x20, #0x148
  476b34:	add	x22, x20, #0x6
  476b38:	mov	w21, #0x7b                  	// #123
  476b3c:	b	476b64 <_obstack_memory_used@@Base+0x7600>
  476b40:	mov	x0, x1
  476b44:	add	x1, x1, #0x1
  476b48:	str	x1, [x19, #256]
  476b4c:	add	x20, x20, #0x1
  476b50:	strb	w21, [x19, x0]
  476b54:	cmp	x22, x20
  476b58:	strb	w21, [x19, #264]
  476b5c:	b.eq	478a08 <_obstack_memory_used@@Base+0x94a4>  // b.none
  476b60:	ldrb	w21, [x20]
  476b64:	cmp	x1, #0xff
  476b68:	b.ne	476b40 <_obstack_memory_used@@Base+0x75dc>  // b.any
  476b6c:	ldp	x3, x2, [x19, #272]
  476b70:	strb	wzr, [x19, #255]
  476b74:	mov	x0, x19
  476b78:	blr	x3
  476b7c:	ldr	x2, [x19, #320]
  476b80:	mov	x1, #0x1                   	// #1
  476b84:	mov	x0, #0x0                   	// #0
  476b88:	add	x2, x2, x1
  476b8c:	str	x2, [x19, #320]
  476b90:	b	476b48 <_obstack_memory_used@@Base+0x75e4>
  476b94:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476b98:	add	x24, x24, #0x58
  476b9c:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476ba0:	add	x24, x24, #0x11
  476ba4:	add	x22, x22, #0x59
  476ba8:	mov	w23, #0x68                  	// #104
  476bac:	ldr	x1, [x19, #256]
  476bb0:	b	476bd4 <_obstack_memory_used@@Base+0x7670>
  476bb4:	mov	x0, x1
  476bb8:	add	x1, x1, #0x1
  476bbc:	str	x1, [x19, #256]
  476bc0:	cmp	x22, x24
  476bc4:	strb	w23, [x19, x0]
  476bc8:	strb	w23, [x19, #264]
  476bcc:	b.eq	478634 <_obstack_memory_used@@Base+0x90d0>  // b.none
  476bd0:	ldrb	w23, [x22], #1
  476bd4:	cmp	x1, #0xff
  476bd8:	b.ne	476bb4 <_obstack_memory_used@@Base+0x7650>  // b.any
  476bdc:	ldp	x3, x2, [x19, #272]
  476be0:	strb	wzr, [x19, #255]
  476be4:	mov	x0, x19
  476be8:	blr	x3
  476bec:	ldr	x2, [x19, #320]
  476bf0:	mov	x1, #0x1                   	// #1
  476bf4:	mov	x0, #0x0                   	// #0
  476bf8:	add	x2, x2, x1
  476bfc:	str	x2, [x19, #320]
  476c00:	b	476bbc <_obstack_memory_used@@Base+0x7658>
  476c04:	ldrsw	x22, [x20, #16]
  476c08:	ldr	x20, [x20, #8]
  476c0c:	cbz	x22, 479afc <_obstack_memory_used@@Base+0xa598>
  476c10:	add	x22, x20, x22
  476c14:	ldr	x1, [x19, #256]
  476c18:	b	476c3c <_obstack_memory_used@@Base+0x76d8>
  476c1c:	mov	x0, x1
  476c20:	add	x1, x1, #0x1
  476c24:	str	x1, [x19, #256]
  476c28:	add	x20, x20, #0x1
  476c2c:	strb	w21, [x19, x0]
  476c30:	cmp	x22, x20
  476c34:	strb	w21, [x19, #264]
  476c38:	b.eq	478740 <_obstack_memory_used@@Base+0x91dc>  // b.none
  476c3c:	ldrb	w21, [x20]
  476c40:	cmp	x1, #0xff
  476c44:	b.ne	476c1c <_obstack_memory_used@@Base+0x76b8>  // b.any
  476c48:	ldp	x3, x2, [x19, #272]
  476c4c:	strb	wzr, [x19, #255]
  476c50:	mov	x0, x19
  476c54:	blr	x3
  476c58:	ldr	x2, [x19, #320]
  476c5c:	mov	x1, #0x1                   	// #1
  476c60:	mov	x0, #0x0                   	// #0
  476c64:	add	x2, x2, x1
  476c68:	str	x2, [x19, #320]
  476c6c:	b	476c24 <_obstack_memory_used@@Base+0x76c0>
  476c70:	ldp	x1, x5, [x19, #288]
  476c74:	add	x23, sp, #0x60
  476c78:	stp	x5, x20, [sp, #96]
  476c7c:	mov	w22, #0x1                   	// #1
  476c80:	mov	w6, w22
  476c84:	str	wzr, [sp, #112]
  476c88:	str	x1, [sp, #120]
  476c8c:	str	x23, [x19, #296]
  476c90:	mov	x24, x5
  476c94:	mov	x0, x5
  476c98:	mov	x5, x23
  476c9c:	cbnz	x24, 476ce8 <_obstack_memory_used@@Base+0x7784>
  476ca0:	b	479e2c <_obstack_memory_used@@Base+0xa8c8>
  476ca4:	ldr	w1, [x0, #16]
  476ca8:	cbnz	w1, 476ce0 <_obstack_memory_used@@Base+0x777c>
  476cac:	cmp	w22, #0x3
  476cb0:	b.hi	4795e8 <_obstack_memory_used@@Base+0xa084>  // b.pmore
  476cb4:	ubfiz	x1, x22, #5, #32
  476cb8:	add	w22, w22, #0x1
  476cbc:	add	x4, x23, x1
  476cc0:	ldp	x2, x3, [x0]
  476cc4:	stp	x2, x3, [x4]
  476cc8:	ldp	x2, x3, [x0, #16]
  476ccc:	stp	x2, x3, [x4, #16]
  476cd0:	str	x5, [x23, x1]
  476cd4:	mov	x5, x4
  476cd8:	str	x4, [x19, #296]
  476cdc:	str	w6, [x0, #16]
  476ce0:	ldr	x0, [x0]
  476ce4:	cbz	x0, 476cfc <_obstack_memory_used@@Base+0x7798>
  476ce8:	ldr	x1, [x0, #8]
  476cec:	ldr	w1, [x1]
  476cf0:	sub	w1, w1, #0x19
  476cf4:	cmp	w1, #0x2
  476cf8:	b.ls	476ca4 <_obstack_memory_used@@Base+0x7740>  // b.plast
  476cfc:	ldr	x2, [x20, #16]
  476d00:	mov	x0, x19
  476d04:	mov	w1, w21
  476d08:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476d0c:	str	x24, [x19, #296]
  476d10:	ldr	w0, [sp, #112]
  476d14:	cbnz	w0, 479374 <_obstack_memory_used@@Base+0x9e10>
  476d18:	ubfiz	x0, x22, #5, #32
  476d1c:	cmp	w22, #0x1
  476d20:	add	x23, x23, x0
  476d24:	b.eq	476d48 <_obstack_memory_used@@Base+0x77e4>  // b.none
  476d28:	ldur	x2, [x23, #-24]
  476d2c:	sub	w22, w22, #0x1
  476d30:	mov	w1, w21
  476d34:	mov	x0, x19
  476d38:	sub	x23, x23, #0x20
  476d3c:	bl	47a150 <_obstack_memory_used@@Base+0xabec>
  476d40:	cmp	w22, #0x1
  476d44:	b.ne	476d28 <_obstack_memory_used@@Base+0x77c4>  // b.any
  476d48:	ldr	x3, [x19, #296]
  476d4c:	mov	w1, w21
  476d50:	add	x2, x20, #0x8
  476d54:	mov	x0, x19
  476d58:	bl	47afd0 <_obstack_memory_used@@Base+0xba6c>
  476d5c:	ldp	x21, x22, [sp, #32]
  476d60:	ldp	x23, x24, [sp, #48]
  476d64:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  476d68:	ldrsh	w0, [x20, #18]
  476d6c:	cbnz	w0, 4790d0 <_obstack_memory_used@@Base+0x9b6c>
  476d70:	ldr	x2, [x20, #8]
  476d74:	adrp	x0, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  476d78:	add	x0, x0, #0xdf0
  476d7c:	add	x0, x0, #0x288
  476d80:	ldr	x1, [x2, #8]
  476d84:	cmp	x1, x0
  476d88:	b.eq	478bc4 <_obstack_memory_used@@Base+0x9660>  // b.none
  476d8c:	mov	w1, w21
  476d90:	mov	x0, x19
  476d94:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  476d98:	ldr	x0, [x19, #256]
  476d9c:	add	x1, x0, #0x1
  476da0:	cmp	x0, #0xff
  476da4:	b.ne	476dd0 <_obstack_memory_used@@Base+0x786c>  // b.any
  476da8:	ldp	x3, x2, [x19, #272]
  476dac:	strb	wzr, [x19, #255]
  476db0:	mov	x1, x0
  476db4:	mov	x0, x19
  476db8:	blr	x3
  476dbc:	ldr	x2, [x19, #320]
  476dc0:	mov	x1, #0x1                   	// #1
  476dc4:	mov	x0, #0x0                   	// #0
  476dc8:	add	x2, x2, x1
  476dcc:	str	x2, [x19, #320]
  476dd0:	str	x1, [x19, #256]
  476dd4:	mov	w2, #0x20                  	// #32
  476dd8:	strb	w2, [x19, x0]
  476ddc:	strb	w2, [x19, #264]
  476de0:	ldrsh	w0, [x20, #16]
  476de4:	cbnz	w0, 478ad8 <_obstack_memory_used@@Base+0x9574>
  476de8:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  476dec:	add	x20, x20, #0xb0
  476df0:	add	x22, x20, #0x6
  476df4:	mov	w21, #0x5f                  	// #95
  476df8:	b	476e20 <_obstack_memory_used@@Base+0x78bc>
  476dfc:	mov	x0, x1
  476e00:	add	x1, x1, #0x1
  476e04:	str	x1, [x19, #256]
  476e08:	add	x20, x20, #0x1
  476e0c:	strb	w21, [x19, x0]
  476e10:	cmp	x20, x22
  476e14:	strb	w21, [x19, #264]
  476e18:	b.eq	478b4c <_obstack_memory_used@@Base+0x95e8>  // b.none
  476e1c:	ldrb	w21, [x20]
  476e20:	cmp	x1, #0xff
  476e24:	b.ne	476dfc <_obstack_memory_used@@Base+0x7898>  // b.any
  476e28:	ldp	x3, x2, [x19, #272]
  476e2c:	strb	wzr, [x19, #255]
  476e30:	mov	x0, x19
  476e34:	blr	x3
  476e38:	ldr	x2, [x19, #320]
  476e3c:	mov	x1, #0x1                   	// #1
  476e40:	mov	x0, #0x0                   	// #0
  476e44:	add	x2, x2, x1
  476e48:	str	x2, [x19, #320]
  476e4c:	b	476e04 <_obstack_memory_used@@Base+0x78a0>
  476e50:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476e54:	add	x24, x24, #0xf90
  476e58:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476e5c:	add	x24, x24, #0x15
  476e60:	add	x22, x22, #0xf91
  476e64:	mov	w23, #0x6e                  	// #110
  476e68:	ldr	x1, [x19, #256]
  476e6c:	b	476e90 <_obstack_memory_used@@Base+0x792c>
  476e70:	mov	x0, x1
  476e74:	add	x1, x1, #0x1
  476e78:	str	x1, [x19, #256]
  476e7c:	cmp	x24, x22
  476e80:	strb	w23, [x19, x0]
  476e84:	strb	w23, [x19, #264]
  476e88:	b.eq	478650 <_obstack_memory_used@@Base+0x90ec>  // b.none
  476e8c:	ldrb	w23, [x22], #1
  476e90:	cmp	x1, #0xff
  476e94:	b.ne	476e70 <_obstack_memory_used@@Base+0x790c>  // b.any
  476e98:	ldp	x3, x2, [x19, #272]
  476e9c:	strb	wzr, [x19, #255]
  476ea0:	mov	x0, x19
  476ea4:	blr	x3
  476ea8:	ldr	x2, [x19, #320]
  476eac:	mov	x1, #0x1                   	// #1
  476eb0:	mov	x0, #0x0                   	// #0
  476eb4:	add	x2, x2, x1
  476eb8:	str	x2, [x19, #320]
  476ebc:	b	476e78 <_obstack_memory_used@@Base+0x7914>
  476ec0:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476ec4:	add	x24, x24, #0xfa8
  476ec8:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476ecc:	add	x24, x24, #0x11
  476ed0:	add	x22, x22, #0xfa9
  476ed4:	mov	w23, #0x76                  	// #118
  476ed8:	ldr	x1, [x19, #256]
  476edc:	b	476f00 <_obstack_memory_used@@Base+0x799c>
  476ee0:	mov	x0, x1
  476ee4:	add	x1, x1, #0x1
  476ee8:	str	x1, [x19, #256]
  476eec:	cmp	x24, x22
  476ef0:	strb	w23, [x19, x0]
  476ef4:	strb	w23, [x19, #264]
  476ef8:	b.eq	47866c <_obstack_memory_used@@Base+0x9108>  // b.none
  476efc:	ldrb	w23, [x22], #1
  476f00:	cmp	x1, #0xff
  476f04:	b.ne	476ee0 <_obstack_memory_used@@Base+0x797c>  // b.any
  476f08:	ldp	x3, x2, [x19, #272]
  476f0c:	strb	wzr, [x19, #255]
  476f10:	mov	x0, x19
  476f14:	blr	x3
  476f18:	ldr	x2, [x19, #320]
  476f1c:	mov	x1, #0x1                   	// #1
  476f20:	mov	x0, #0x0                   	// #0
  476f24:	add	x2, x2, x1
  476f28:	str	x2, [x19, #320]
  476f2c:	b	476ee8 <_obstack_memory_used@@Base+0x7984>
  476f30:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476f34:	add	x24, x24, #0xfc0
  476f38:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476f3c:	add	x24, x24, #0x1a
  476f40:	add	x22, x22, #0xfc1
  476f44:	mov	w23, #0x63                  	// #99
  476f48:	ldr	x1, [x19, #256]
  476f4c:	b	476f70 <_obstack_memory_used@@Base+0x7a0c>
  476f50:	mov	x0, x1
  476f54:	add	x1, x1, #0x1
  476f58:	str	x1, [x19, #256]
  476f5c:	cmp	x24, x22
  476f60:	strb	w23, [x19, x0]
  476f64:	strb	w23, [x19, #264]
  476f68:	b.eq	478688 <_obstack_memory_used@@Base+0x9124>  // b.none
  476f6c:	ldrb	w23, [x22], #1
  476f70:	cmp	x1, #0xff
  476f74:	b.ne	476f50 <_obstack_memory_used@@Base+0x79ec>  // b.any
  476f78:	ldp	x3, x2, [x19, #272]
  476f7c:	strb	wzr, [x19, #255]
  476f80:	mov	x0, x19
  476f84:	blr	x3
  476f88:	ldr	x2, [x19, #320]
  476f8c:	mov	x1, #0x1                   	// #1
  476f90:	mov	x0, #0x0                   	// #0
  476f94:	add	x2, x2, x1
  476f98:	str	x2, [x19, #320]
  476f9c:	b	476f58 <_obstack_memory_used@@Base+0x79f4>
  476fa0:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476fa4:	add	x24, x24, #0xfe0
  476fa8:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  476fac:	add	x24, x24, #0xf
  476fb0:	add	x22, x22, #0xfe1
  476fb4:	mov	w23, #0x6a                  	// #106
  476fb8:	ldr	x1, [x19, #256]
  476fbc:	b	476fe0 <_obstack_memory_used@@Base+0x7a7c>
  476fc0:	mov	x0, x1
  476fc4:	add	x1, x1, #0x1
  476fc8:	str	x1, [x19, #256]
  476fcc:	cmp	x22, x24
  476fd0:	strb	w23, [x19, x0]
  476fd4:	strb	w23, [x19, #264]
  476fd8:	b.eq	477fe8 <_obstack_memory_used@@Base+0x8a84>  // b.none
  476fdc:	ldrb	w23, [x22], #1
  476fe0:	cmp	x1, #0xff
  476fe4:	b.ne	476fc0 <_obstack_memory_used@@Base+0x7a5c>  // b.any
  476fe8:	ldp	x3, x2, [x19, #272]
  476fec:	strb	wzr, [x19, #255]
  476ff0:	mov	x0, x19
  476ff4:	blr	x3
  476ff8:	ldr	x2, [x19, #320]
  476ffc:	mov	x1, #0x1                   	// #1
  477000:	mov	x0, #0x0                   	// #0
  477004:	add	x2, x2, x1
  477008:	str	x2, [x19, #320]
  47700c:	b	476fc8 <_obstack_memory_used@@Base+0x7a64>
  477010:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477014:	add	x24, x24, #0x40
  477018:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47701c:	add	x24, x24, #0x15
  477020:	add	x22, x22, #0x41
  477024:	mov	w23, #0x72                  	// #114
  477028:	ldr	x1, [x19, #256]
  47702c:	b	477050 <_obstack_memory_used@@Base+0x7aec>
  477030:	mov	x0, x1
  477034:	add	x1, x1, #0x1
  477038:	str	x1, [x19, #256]
  47703c:	cmp	x24, x22
  477040:	strb	w23, [x19, x0]
  477044:	strb	w23, [x19, #264]
  477048:	b.eq	478020 <_obstack_memory_used@@Base+0x8abc>  // b.none
  47704c:	ldrb	w23, [x22], #1
  477050:	cmp	x1, #0xff
  477054:	b.ne	477030 <_obstack_memory_used@@Base+0x7acc>  // b.any
  477058:	ldp	x3, x2, [x19, #272]
  47705c:	strb	wzr, [x19, #255]
  477060:	mov	x0, x19
  477064:	blr	x3
  477068:	ldr	x2, [x19, #320]
  47706c:	mov	x1, #0x1                   	// #1
  477070:	mov	x0, #0x0                   	// #0
  477074:	add	x2, x2, x1
  477078:	str	x2, [x19, #320]
  47707c:	b	477038 <_obstack_memory_used@@Base+0x7ad4>
  477080:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477084:	add	x24, x24, #0x8
  477088:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47708c:	add	x24, x24, #0x16
  477090:	add	x22, x22, #0x9
  477094:	mov	w23, #0x54                  	// #84
  477098:	ldr	x1, [x19, #256]
  47709c:	b	4770c0 <_obstack_memory_used@@Base+0x7b5c>
  4770a0:	mov	x0, x1
  4770a4:	add	x1, x1, #0x1
  4770a8:	str	x1, [x19, #256]
  4770ac:	cmp	x22, x24
  4770b0:	strb	w23, [x19, x0]
  4770b4:	strb	w23, [x19, #264]
  4770b8:	b.eq	4785e0 <_obstack_memory_used@@Base+0x907c>  // b.none
  4770bc:	ldrb	w23, [x22], #1
  4770c0:	cmp	x1, #0xff
  4770c4:	b.ne	4770a0 <_obstack_memory_used@@Base+0x7b3c>  // b.any
  4770c8:	ldp	x3, x2, [x19, #272]
  4770cc:	strb	wzr, [x19, #255]
  4770d0:	mov	x0, x19
  4770d4:	blr	x3
  4770d8:	ldr	x2, [x19, #320]
  4770dc:	mov	x1, #0x1                   	// #1
  4770e0:	mov	x0, #0x0                   	// #0
  4770e4:	add	x2, x2, x1
  4770e8:	str	x2, [x19, #320]
  4770ec:	b	4770a8 <_obstack_memory_used@@Base+0x7b44>
  4770f0:	ldr	x1, [x20, #8]
  4770f4:	mov	x0, x19
  4770f8:	mov	w24, #0x0                   	// #0
  4770fc:	bl	472980 <_obstack_memory_used@@Base+0x341c>
  477100:	cbz	x0, 479b14 <_obstack_memory_used@@Base+0xa5b0>
  477104:	stp	x25, x26, [sp, #64]
  477108:	ldr	w1, [x0]
  47710c:	cmp	w1, #0x2f
  477110:	b.ne	4787bc <_obstack_memory_used@@Base+0x9258>  // b.any
  477114:	ldr	x1, [x0, #8]
  477118:	cbz	x1, 4787bc <_obstack_memory_used@@Base+0x9258>
  47711c:	ldr	x0, [x0, #16]
  477120:	add	w24, w24, #0x1
  477124:	cbnz	x0, 477108 <_obstack_memory_used@@Base+0x7ba4>
  477128:	ldr	x25, [x20, #8]
  47712c:	sub	w26, w24, #0x1
  477130:	b	477140 <_obstack_memory_used@@Base+0x7bdc>
  477134:	add	w22, w22, #0x1
  477138:	cmp	w22, w24
  47713c:	b.ge	478764 <_obstack_memory_used@@Base+0x9200>  // b.tcont
  477140:	str	w22, [x19, #316]
  477144:	mov	x2, x25
  477148:	mov	w1, w21
  47714c:	mov	x0, x19
  477150:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477154:	cmp	w26, w22
  477158:	b.le	477134 <_obstack_memory_used@@Base+0x7bd0>
  47715c:	mov	w20, #0x2c                  	// #44
  477160:	mov	x23, #0x0                   	// #0
  477164:	ldr	x1, [x19, #256]
  477168:	b	47718c <_obstack_memory_used@@Base+0x7c28>
  47716c:	mov	x0, x1
  477170:	add	x1, x1, #0x1
  477174:	str	x1, [x19, #256]
  477178:	strb	w20, [x19, x0]
  47717c:	strb	w20, [x19, #264]
  477180:	mov	w20, #0x20                  	// #32
  477184:	cbnz	x23, 477134 <_obstack_memory_used@@Base+0x7bd0>
  477188:	mov	x23, #0x1                   	// #1
  47718c:	cmp	x1, #0xff
  477190:	b.ne	47716c <_obstack_memory_used@@Base+0x7c08>  // b.any
  477194:	ldp	x3, x2, [x19, #272]
  477198:	strb	wzr, [x19, #255]
  47719c:	mov	x0, x19
  4771a0:	blr	x3
  4771a4:	ldr	x2, [x19, #320]
  4771a8:	mov	x1, #0x1                   	// #1
  4771ac:	mov	x0, #0x0                   	// #0
  4771b0:	add	x2, x2, x1
  4771b4:	str	x2, [x19, #320]
  4771b8:	b	477174 <_obstack_memory_used@@Base+0x7c10>
  4771bc:	ldr	x2, [x20, #8]
  4771c0:	mov	w1, w21
  4771c4:	mov	x0, x19
  4771c8:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4771cc:	add	x24, x24, #0xea8
  4771d0:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4771d4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4771d8:	add	x24, x24, #0x5
  4771dc:	add	x22, x22, #0xea9
  4771e0:	mov	w23, #0x5b                  	// #91
  4771e4:	ldr	x1, [x19, #256]
  4771e8:	b	47720c <_obstack_memory_used@@Base+0x7ca8>
  4771ec:	mov	x0, x1
  4771f0:	add	x1, x1, #0x1
  4771f4:	str	x1, [x19, #256]
  4771f8:	cmp	x24, x22
  4771fc:	strb	w23, [x19, x0]
  477200:	strb	w23, [x19, #264]
  477204:	b.eq	47812c <_obstack_memory_used@@Base+0x8bc8>  // b.none
  477208:	ldrb	w23, [x22], #1
  47720c:	cmp	x1, #0xff
  477210:	b.ne	4771ec <_obstack_memory_used@@Base+0x7c88>  // b.any
  477214:	ldp	x3, x2, [x19, #272]
  477218:	strb	wzr, [x19, #255]
  47721c:	mov	x0, x19
  477220:	blr	x3
  477224:	ldr	x2, [x19, #320]
  477228:	mov	x1, #0x1                   	// #1
  47722c:	mov	x0, #0x0                   	// #0
  477230:	add	x2, x2, x1
  477234:	str	x2, [x19, #320]
  477238:	b	4771f4 <_obstack_memory_used@@Base+0x7c90>
  47723c:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477240:	add	x24, x24, #0x88
  477244:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477248:	add	x24, x24, #0x1a
  47724c:	add	x22, x22, #0x89
  477250:	mov	w23, #0x6e                  	// #110
  477254:	ldr	x1, [x19, #256]
  477258:	b	47727c <_obstack_memory_used@@Base+0x7d18>
  47725c:	mov	x0, x1
  477260:	add	x1, x1, #0x1
  477264:	str	x1, [x19, #256]
  477268:	cmp	x24, x22
  47726c:	strb	w23, [x19, x0]
  477270:	strb	w23, [x19, #264]
  477274:	b.eq	4780f4 <_obstack_memory_used@@Base+0x8b90>  // b.none
  477278:	ldrb	w23, [x22], #1
  47727c:	cmp	x1, #0xff
  477280:	b.ne	47725c <_obstack_memory_used@@Base+0x7cf8>  // b.any
  477284:	ldp	x3, x2, [x19, #272]
  477288:	strb	wzr, [x19, #255]
  47728c:	mov	x0, x19
  477290:	blr	x3
  477294:	ldr	x2, [x19, #320]
  477298:	mov	x1, #0x1                   	// #1
  47729c:	mov	x0, #0x0                   	// #0
  4772a0:	add	x2, x2, x1
  4772a4:	str	x2, [x19, #320]
  4772a8:	b	477264 <_obstack_memory_used@@Base+0x7d00>
  4772ac:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4772b0:	add	x24, x24, #0xff0
  4772b4:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4772b8:	add	x24, x24, #0x13
  4772bc:	add	x22, x22, #0xff1
  4772c0:	mov	w23, #0x67                  	// #103
  4772c4:	ldr	x1, [x19, #256]
  4772c8:	b	4772ec <_obstack_memory_used@@Base+0x7d88>
  4772cc:	mov	x0, x1
  4772d0:	add	x1, x1, #0x1
  4772d4:	str	x1, [x19, #256]
  4772d8:	cmp	x24, x22
  4772dc:	strb	w23, [x19, x0]
  4772e0:	strb	w23, [x19, #264]
  4772e4:	b.eq	478004 <_obstack_memory_used@@Base+0x8aa0>  // b.none
  4772e8:	ldrb	w23, [x22], #1
  4772ec:	cmp	x1, #0xff
  4772f0:	b.ne	4772cc <_obstack_memory_used@@Base+0x7d68>  // b.any
  4772f4:	ldp	x3, x2, [x19, #272]
  4772f8:	strb	wzr, [x19, #255]
  4772fc:	mov	x0, x19
  477300:	blr	x3
  477304:	ldr	x2, [x19, #320]
  477308:	mov	x1, #0x1                   	// #1
  47730c:	mov	x0, #0x0                   	// #0
  477310:	add	x2, x2, x1
  477314:	str	x2, [x19, #320]
  477318:	b	4772d4 <_obstack_memory_used@@Base+0x7d70>
  47731c:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477320:	add	x24, x24, #0x20
  477324:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477328:	add	x24, x24, #0x19
  47732c:	add	x22, x22, #0x21
  477330:	mov	w23, #0x54                  	// #84
  477334:	ldr	x1, [x19, #256]
  477338:	b	47735c <_obstack_memory_used@@Base+0x7df8>
  47733c:	mov	x0, x1
  477340:	add	x1, x1, #0x1
  477344:	str	x1, [x19, #256]
  477348:	cmp	x24, x22
  47734c:	strb	w23, [x19, x0]
  477350:	strb	w23, [x19, #264]
  477354:	b.eq	4785fc <_obstack_memory_used@@Base+0x9098>  // b.none
  477358:	ldrb	w23, [x22], #1
  47735c:	cmp	x1, #0xff
  477360:	b.ne	47733c <_obstack_memory_used@@Base+0x7dd8>  // b.any
  477364:	ldp	x3, x2, [x19, #272]
  477368:	strb	wzr, [x19, #255]
  47736c:	mov	x0, x19
  477370:	blr	x3
  477374:	ldr	x2, [x19, #320]
  477378:	mov	x1, #0x1                   	// #1
  47737c:	mov	x0, #0x0                   	// #0
  477380:	add	x2, x2, x1
  477384:	str	x2, [x19, #320]
  477388:	b	477344 <_obstack_memory_used@@Base+0x7de0>
  47738c:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477390:	add	x22, x22, #0xf18
  477394:	add	x24, x22, #0x8
  477398:	mov	w23, #0x56                  	// #86
  47739c:	ldr	x1, [x19, #256]
  4773a0:	b	4773c8 <_obstack_memory_used@@Base+0x7e64>
  4773a4:	mov	x0, x1
  4773a8:	add	x1, x1, #0x1
  4773ac:	str	x1, [x19, #256]
  4773b0:	add	x22, x22, #0x1
  4773b4:	strb	w23, [x19, x0]
  4773b8:	cmp	x24, x22
  4773bc:	strb	w23, [x19, #264]
  4773c0:	b.eq	478548 <_obstack_memory_used@@Base+0x8fe4>  // b.none
  4773c4:	ldrb	w23, [x22]
  4773c8:	cmp	x1, #0xff
  4773cc:	b.ne	4773a4 <_obstack_memory_used@@Base+0x7e40>  // b.any
  4773d0:	ldp	x3, x2, [x19, #272]
  4773d4:	strb	wzr, [x19, #255]
  4773d8:	mov	x0, x19
  4773dc:	blr	x3
  4773e0:	ldr	x2, [x19, #320]
  4773e4:	mov	x1, #0x1                   	// #1
  4773e8:	mov	x0, #0x0                   	// #0
  4773ec:	add	x2, x2, x1
  4773f0:	str	x2, [x19, #320]
  4773f4:	b	4773ac <_obstack_memory_used@@Base+0x7e48>
  4773f8:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4773fc:	add	x24, x24, #0xf28
  477400:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477404:	add	x24, x24, #0x18
  477408:	add	x22, x22, #0xf29
  47740c:	mov	w23, #0x63                  	// #99
  477410:	ldr	x1, [x19, #256]
  477414:	b	477438 <_obstack_memory_used@@Base+0x7ed4>
  477418:	mov	x0, x1
  47741c:	add	x1, x1, #0x1
  477420:	str	x1, [x19, #256]
  477424:	cmp	x24, x22
  477428:	strb	w23, [x19, x0]
  47742c:	strb	w23, [x19, #264]
  477430:	b.eq	478564 <_obstack_memory_used@@Base+0x9000>  // b.none
  477434:	ldrb	w23, [x22], #1
  477438:	cmp	x1, #0xff
  47743c:	b.ne	477418 <_obstack_memory_used@@Base+0x7eb4>  // b.any
  477440:	ldp	x3, x2, [x19, #272]
  477444:	strb	wzr, [x19, #255]
  477448:	mov	x0, x19
  47744c:	blr	x3
  477450:	ldr	x2, [x19, #320]
  477454:	mov	x1, #0x1                   	// #1
  477458:	mov	x0, #0x0                   	// #0
  47745c:	add	x2, x2, x1
  477460:	str	x2, [x19, #320]
  477464:	b	477420 <_obstack_memory_used@@Base+0x7ebc>
  477468:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47746c:	add	x24, x24, #0xf50
  477470:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477474:	add	x24, x24, #0xd
  477478:	add	x22, x22, #0xf51
  47747c:	mov	w23, #0x74                  	// #116
  477480:	ldr	x1, [x19, #256]
  477484:	b	4774a8 <_obstack_memory_used@@Base+0x7f44>
  477488:	mov	x0, x1
  47748c:	add	x1, x1, #0x1
  477490:	str	x1, [x19, #256]
  477494:	cmp	x24, x22
  477498:	strb	w23, [x19, x0]
  47749c:	strb	w23, [x19, #264]
  4774a0:	b.eq	4780bc <_obstack_memory_used@@Base+0x8b58>  // b.none
  4774a4:	ldrb	w23, [x22], #1
  4774a8:	cmp	x1, #0xff
  4774ac:	b.ne	477488 <_obstack_memory_used@@Base+0x7f24>  // b.any
  4774b0:	ldp	x3, x2, [x19, #272]
  4774b4:	strb	wzr, [x19, #255]
  4774b8:	mov	x0, x19
  4774bc:	blr	x3
  4774c0:	ldr	x2, [x19, #320]
  4774c4:	mov	x1, #0x1                   	// #1
  4774c8:	mov	x0, #0x0                   	// #0
  4774cc:	add	x2, x2, x1
  4774d0:	str	x2, [x19, #320]
  4774d4:	b	477490 <_obstack_memory_used@@Base+0x7f2c>
  4774d8:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4774dc:	add	x24, x24, #0xf60
  4774e0:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4774e4:	add	x24, x24, #0x12
  4774e8:	add	x22, x22, #0xf61
  4774ec:	mov	w23, #0x74                  	// #116
  4774f0:	ldr	x1, [x19, #256]
  4774f4:	b	477518 <_obstack_memory_used@@Base+0x7fb4>
  4774f8:	mov	x0, x1
  4774fc:	add	x1, x1, #0x1
  477500:	str	x1, [x19, #256]
  477504:	cmp	x24, x22
  477508:	strb	w23, [x19, x0]
  47750c:	strb	w23, [x19, #264]
  477510:	b.eq	4780d8 <_obstack_memory_used@@Base+0x8b74>  // b.none
  477514:	ldrb	w23, [x22], #1
  477518:	cmp	x1, #0xff
  47751c:	b.ne	4774f8 <_obstack_memory_used@@Base+0x7f94>  // b.any
  477520:	ldp	x3, x2, [x19, #272]
  477524:	strb	wzr, [x19, #255]
  477528:	mov	x0, x19
  47752c:	blr	x3
  477530:	ldr	x2, [x19, #320]
  477534:	mov	x1, #0x1                   	// #1
  477538:	mov	x0, #0x0                   	// #0
  47753c:	add	x2, x2, x1
  477540:	str	x2, [x19, #320]
  477544:	b	477500 <_obstack_memory_used@@Base+0x7f9c>
  477548:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47754c:	add	x24, x24, #0xf78
  477550:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477554:	add	x24, x24, #0x10
  477558:	add	x22, x22, #0xf79
  47755c:	mov	w23, #0x74                  	// #116
  477560:	ldr	x1, [x19, #256]
  477564:	b	477588 <_obstack_memory_used@@Base+0x8024>
  477568:	mov	x0, x1
  47756c:	add	x1, x1, #0x1
  477570:	str	x1, [x19, #256]
  477574:	cmp	x24, x22
  477578:	strb	w23, [x19, x0]
  47757c:	strb	w23, [x19, #264]
  477580:	b.eq	47852c <_obstack_memory_used@@Base+0x8fc8>  // b.none
  477584:	ldrb	w23, [x22], #1
  477588:	cmp	x1, #0xff
  47758c:	b.ne	477568 <_obstack_memory_used@@Base+0x8004>  // b.any
  477590:	ldp	x3, x2, [x19, #272]
  477594:	strb	wzr, [x19, #255]
  477598:	mov	x0, x19
  47759c:	blr	x3
  4775a0:	ldr	x2, [x19, #320]
  4775a4:	mov	x1, #0x1                   	// #1
  4775a8:	mov	x0, #0x0                   	// #0
  4775ac:	add	x2, x2, x1
  4775b0:	str	x2, [x19, #320]
  4775b4:	b	477570 <_obstack_memory_used@@Base+0x800c>
  4775b8:	stp	x25, x26, [sp, #64]
  4775bc:	ldr	x25, [x20, #8]
  4775c0:	ldr	x22, [x19, #296]
  4775c4:	str	xzr, [x19, #296]
  4775c8:	cbz	x25, 479680 <_obstack_memory_used@@Base+0xa11c>
  4775cc:	add	x23, sp, #0x60
  4775d0:	mov	x2, #0x1f                  	// #31
  4775d4:	ldr	x6, [x19, #288]
  4775d8:	mov	x3, x23
  4775dc:	mov	x0, #0x0                   	// #0
  4775e0:	mov	w24, #0x0                   	// #0
  4775e4:	mov	x1, #0x1                   	// #1
  4775e8:	movk	x2, #0x1a, lsl #48
  4775ec:	str	wzr, [x3, #16]
  4775f0:	add	w24, w24, #0x1
  4775f4:	str	x0, [x3]
  4775f8:	mov	x4, x3
  4775fc:	ldr	w5, [x25]
  477600:	str	x25, [x3, #8]
  477604:	str	x6, [x3, #24]
  477608:	sub	w0, w5, #0x1c
  47760c:	cmp	w0, #0x34
  477610:	b.hi	477620 <_obstack_memory_used@@Base+0x80bc>  // b.pmore
  477614:	lsl	x0, x1, x0
  477618:	tst	x0, x2
  47761c:	b.ne	4787a0 <_obstack_memory_used@@Base+0x923c>  // b.any
  477620:	str	x3, [x19, #296]
  477624:	cmp	w5, #0x2
  477628:	b.eq	479560 <_obstack_memory_used@@Base+0x9ffc>  // b.none
  47762c:	cmp	w5, #0x4
  477630:	b.ne	477640 <_obstack_memory_used@@Base+0x80dc>  // b.any
  477634:	add	x0, sp, #0x50
  477638:	stp	x6, x25, [sp, #80]
  47763c:	str	x0, [x19, #288]
  477640:	ldr	x2, [x20, #16]
  477644:	mov	x0, x19
  477648:	mov	w1, w21
  47764c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477650:	ldr	w0, [x25]
  477654:	cmp	w0, #0x4
  477658:	b.ne	477664 <_obstack_memory_used@@Base+0x8100>  // b.any
  47765c:	ldr	x0, [sp, #80]
  477660:	str	x0, [x19, #288]
  477664:	sub	w20, w24, #0x1
  477668:	mov	w24, #0x20                  	// #32
  47766c:	ubfiz	x0, x20, #5, #32
  477670:	add	x23, x23, x0
  477674:	b	47767c <_obstack_memory_used@@Base+0x8118>
  477678:	sub	w20, w20, #0x1
  47767c:	ldr	w0, [x23, #16]
  477680:	cbnz	w0, 4776d8 <_obstack_memory_used@@Base+0x8174>
  477684:	ldr	x0, [x19, #256]
  477688:	add	x1, x0, #0x1
  47768c:	cmp	x0, #0xff
  477690:	b.ne	4776bc <_obstack_memory_used@@Base+0x8158>  // b.any
  477694:	ldp	x3, x2, [x19, #272]
  477698:	strb	wzr, [x19, #255]
  47769c:	mov	x1, x0
  4776a0:	mov	x0, x19
  4776a4:	blr	x3
  4776a8:	ldr	x2, [x19, #320]
  4776ac:	mov	x1, #0x1                   	// #1
  4776b0:	mov	x0, #0x0                   	// #0
  4776b4:	add	x2, x2, x1
  4776b8:	str	x2, [x19, #320]
  4776bc:	str	x1, [x19, #256]
  4776c0:	mov	w1, w21
  4776c4:	ldr	x2, [x23, #8]
  4776c8:	strb	w24, [x19, x0]
  4776cc:	strb	w24, [x19, #264]
  4776d0:	mov	x0, x19
  4776d4:	bl	47a150 <_obstack_memory_used@@Base+0xabec>
  4776d8:	sub	x23, x23, #0x20
  4776dc:	cbnz	w20, 477678 <_obstack_memory_used@@Base+0x8114>
  4776e0:	ldp	x23, x24, [sp, #48]
  4776e4:	ldp	x25, x26, [sp, #64]
  4776e8:	str	x22, [x19, #296]
  4776ec:	ldp	x21, x22, [sp, #32]
  4776f0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4776f4:	ldr	x22, [x20, #8]
  4776f8:	ldr	x24, [x19, #296]
  4776fc:	str	xzr, [x19, #296]
  477700:	ldr	x23, [x19, #368]
  477704:	str	x20, [x19, #368]
  477708:	tbz	w21, #2, 477720 <_obstack_memory_used@@Base+0x81bc>
  47770c:	ldr	w0, [x22]
  477710:	cbnz	w0, 477720 <_obstack_memory_used@@Base+0x81bc>
  477714:	ldr	w0, [x22, #16]
  477718:	cmp	w0, #0x6
  47771c:	b.eq	479a18 <_obstack_memory_used@@Base+0xa4b4>  // b.none
  477720:	mov	x0, x19
  477724:	mov	x2, x22
  477728:	mov	w1, w21
  47772c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477730:	ldrb	w0, [x19, #264]
  477734:	cmp	w0, #0x3c
  477738:	b.eq	479280 <_obstack_memory_used@@Base+0x9d1c>  // b.none
  47773c:	ldr	x1, [x19, #256]
  477740:	add	x0, x1, #0x1
  477744:	cmp	x1, #0xff
  477748:	b.ne	477770 <_obstack_memory_used@@Base+0x820c>  // b.any
  47774c:	ldp	x3, x2, [x19, #272]
  477750:	strb	wzr, [x19, #255]
  477754:	mov	x0, x19
  477758:	blr	x3
  47775c:	ldr	x2, [x19, #320]
  477760:	mov	x0, #0x1                   	// #1
  477764:	mov	x1, #0x0                   	// #0
  477768:	add	x2, x2, x0
  47776c:	str	x2, [x19, #320]
  477770:	str	x0, [x19, #256]
  477774:	mov	w0, #0x3c                  	// #60
  477778:	strb	w0, [x19, x1]
  47777c:	mov	w1, w21
  477780:	strb	w0, [x19, #264]
  477784:	mov	x0, x19
  477788:	ldr	x2, [x20, #16]
  47778c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477790:	ldrb	w0, [x19, #264]
  477794:	cmp	w0, #0x3e
  477798:	b.eq	479238 <_obstack_memory_used@@Base+0x9cd4>  // b.none
  47779c:	ldr	x1, [x19, #256]
  4777a0:	add	x0, x1, #0x1
  4777a4:	cmp	x1, #0xff
  4777a8:	b.ne	4777d0 <_obstack_memory_used@@Base+0x826c>  // b.any
  4777ac:	ldp	x3, x2, [x19, #272]
  4777b0:	strb	wzr, [x19, #255]
  4777b4:	mov	x0, x19
  4777b8:	blr	x3
  4777bc:	ldr	x2, [x19, #320]
  4777c0:	mov	x0, #0x1                   	// #1
  4777c4:	mov	x1, #0x0                   	// #0
  4777c8:	add	x2, x2, x0
  4777cc:	str	x2, [x19, #320]
  4777d0:	str	x0, [x19, #256]
  4777d4:	mov	w0, #0x3e                  	// #62
  4777d8:	strb	w0, [x19, x1]
  4777dc:	strb	w0, [x19, #264]
  4777e0:	ldp	x21, x22, [sp, #32]
  4777e4:	str	x24, [x19, #296]
  4777e8:	str	x23, [x19, #368]
  4777ec:	ldp	x23, x24, [sp, #48]
  4777f0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4777f4:	ldr	w0, [x19, #312]
  4777f8:	cbz	w0, 4788c4 <_obstack_memory_used@@Base+0x9360>
  4777fc:	adrp	x23, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477800:	add	x23, x23, #0xee0
  477804:	adrp	x21, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477808:	add	x23, x23, #0x5
  47780c:	add	x21, x21, #0xee1
  477810:	mov	w22, #0x61                  	// #97
  477814:	ldr	x1, [x19, #256]
  477818:	b	47783c <_obstack_memory_used@@Base+0x82d8>
  47781c:	mov	x0, x1
  477820:	add	x1, x1, #0x1
  477824:	str	x1, [x19, #256]
  477828:	cmp	x23, x21
  47782c:	strb	w22, [x19, x0]
  477830:	strb	w22, [x19, #264]
  477834:	b.eq	47890c <_obstack_memory_used@@Base+0x93a8>  // b.none
  477838:	ldrb	w22, [x21], #1
  47783c:	cmp	x1, #0xff
  477840:	b.ne	47781c <_obstack_memory_used@@Base+0x82b8>  // b.any
  477844:	ldp	x3, x2, [x19, #272]
  477848:	strb	wzr, [x19, #255]
  47784c:	mov	x0, x19
  477850:	blr	x3
  477854:	ldr	x2, [x19, #320]
  477858:	mov	x1, #0x1                   	// #1
  47785c:	mov	x0, #0x0                   	// #0
  477860:	add	x2, x2, x1
  477864:	str	x2, [x19, #320]
  477868:	b	477824 <_obstack_memory_used@@Base+0x82c0>
  47786c:	ldr	x1, [x19, #256]
  477870:	add	x0, x1, #0x1
  477874:	cmp	x1, #0xff
  477878:	b.ne	4778a0 <_obstack_memory_used@@Base+0x833c>  // b.any
  47787c:	ldp	x3, x2, [x19, #272]
  477880:	strb	wzr, [x19, #255]
  477884:	mov	x0, x19
  477888:	blr	x3
  47788c:	ldr	x2, [x19, #320]
  477890:	mov	x0, #0x1                   	// #1
  477894:	mov	x1, #0x0                   	// #0
  477898:	add	x2, x2, x0
  47789c:	str	x2, [x19, #320]
  4778a0:	str	x0, [x19, #256]
  4778a4:	mov	w0, #0x7e                  	// #126
  4778a8:	strb	w0, [x19, x1]
  4778ac:	mov	w1, w21
  4778b0:	strb	w0, [x19, #264]
  4778b4:	mov	x0, x19
  4778b8:	ldr	x2, [x20, #16]
  4778bc:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4778c0:	ldp	x21, x22, [sp, #32]
  4778c4:	ldp	x23, x24, [sp, #48]
  4778c8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4778cc:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4778d0:	add	x24, x24, #0xf08
  4778d4:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4778d8:	add	x24, x24, #0xb
  4778dc:	add	x22, x22, #0xf09
  4778e0:	mov	w23, #0x76                  	// #118
  4778e4:	ldr	x1, [x19, #256]
  4778e8:	b	47790c <_obstack_memory_used@@Base+0x83a8>
  4778ec:	mov	x0, x1
  4778f0:	add	x1, x1, #0x1
  4778f4:	str	x1, [x19, #256]
  4778f8:	cmp	x24, x22
  4778fc:	strb	w23, [x19, x0]
  477900:	strb	w23, [x19, #264]
  477904:	b.eq	4780a0 <_obstack_memory_used@@Base+0x8b3c>  // b.none
  477908:	ldrb	w23, [x22], #1
  47790c:	cmp	x1, #0xff
  477910:	b.ne	4778ec <_obstack_memory_used@@Base+0x8388>  // b.any
  477914:	ldp	x3, x2, [x19, #272]
  477918:	strb	wzr, [x19, #255]
  47791c:	mov	x0, x19
  477920:	blr	x3
  477924:	ldr	x2, [x19, #320]
  477928:	mov	x1, #0x1                   	// #1
  47792c:	mov	x0, #0x0                   	// #0
  477930:	add	x2, x2, x1
  477934:	str	x2, [x19, #320]
  477938:	b	4778f4 <_obstack_memory_used@@Base+0x8390>
  47793c:	ldr	x0, [x20, #16]
  477940:	ldr	w0, [x0]
  477944:	cmp	w0, #0x39
  477948:	b.ne	476338 <_obstack_memory_used@@Base+0x6dd4>  // b.any
  47794c:	ldr	x2, [x20, #8]
  477950:	ldr	x0, [x2, #8]
  477954:	ldr	x0, [x0]
  477958:	ldrb	w1, [x0, #1]
  47795c:	cmp	w1, #0x63
  477960:	b.eq	479698 <_obstack_memory_used@@Base+0xa134>  // b.none
  477964:	add	x3, x20, #0x10
  477968:	mov	w1, w21
  47796c:	mov	x0, x19
  477970:	bl	47b408 <_obstack_memory_used@@Base+0xbea4>
  477974:	cbnz	w0, 479a00 <_obstack_memory_used@@Base+0xa49c>
  477978:	ldr	x0, [x20, #8]
  47797c:	ldr	w1, [x0]
  477980:	cmp	w1, #0x32
  477984:	b.eq	479b74 <_obstack_memory_used@@Base+0xa610>  // b.none
  477988:	ldr	x0, [x0, #8]
  47798c:	ldr	x1, [x0]
  477990:	ldrb	w0, [x1]
  477994:	subs	w0, w0, #0x63
  477998:	b.ne	4779ac <_obstack_memory_used@@Base+0x8448>  // b.any
  47799c:	ldrb	w0, [x1, #1]
  4779a0:	subs	w0, w0, #0x6c
  4779a4:	b.ne	4779ac <_obstack_memory_used@@Base+0x8448>  // b.any
  4779a8:	ldrb	w0, [x1, #2]
  4779ac:	ldr	x1, [x20, #16]
  4779b0:	ldr	x2, [x1, #8]
  4779b4:	cbnz	w0, 4779c4 <_obstack_memory_used@@Base+0x8460>
  4779b8:	ldr	w0, [x2]
  4779bc:	cmp	w0, #0x3
  4779c0:	b.eq	479c38 <_obstack_memory_used@@Base+0xa6d4>  // b.none
  4779c4:	mov	w1, w21
  4779c8:	mov	x0, x19
  4779cc:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  4779d0:	ldr	x2, [x20, #8]
  4779d4:	ldr	x0, [x2, #8]
  4779d8:	ldr	x0, [x0]
  4779dc:	ldrb	w1, [x0]
  4779e0:	cmp	w1, #0x69
  4779e4:	b.ne	479950 <_obstack_memory_used@@Base+0xa3ec>  // b.any
  4779e8:	ldrb	w3, [x0, #1]
  4779ec:	cmp	w3, #0x78
  4779f0:	b.ne	479950 <_obstack_memory_used@@Base+0xa3ec>  // b.any
  4779f4:	ldrb	w3, [x0, #2]
  4779f8:	cbnz	w3, 479950 <_obstack_memory_used@@Base+0xa3ec>
  4779fc:	ldr	x1, [x19, #256]
  477a00:	cmp	x1, #0xff
  477a04:	b.ne	477a2c <_obstack_memory_used@@Base+0x84c8>  // b.any
  477a08:	ldp	x3, x2, [x19, #272]
  477a0c:	strb	wzr, [x19, #255]
  477a10:	mov	x0, x19
  477a14:	blr	x3
  477a18:	str	xzr, [x19, #256]
  477a1c:	ldr	x0, [x19, #320]
  477a20:	mov	x1, #0x0                   	// #0
  477a24:	add	x0, x0, #0x1
  477a28:	str	x0, [x19, #320]
  477a2c:	add	x0, x1, #0x1
  477a30:	str	x0, [x19, #256]
  477a34:	mov	w0, #0x5b                  	// #91
  477a38:	strb	w0, [x19, x1]
  477a3c:	strb	w0, [x19, #264]
  477a40:	mov	w1, w21
  477a44:	mov	x0, x19
  477a48:	ldr	x2, [x20, #16]
  477a4c:	ldr	x2, [x2, #16]
  477a50:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477a54:	ldr	x1, [x19, #256]
  477a58:	cmp	x1, #0xff
  477a5c:	b.ne	477a84 <_obstack_memory_used@@Base+0x8520>  // b.any
  477a60:	ldp	x3, x2, [x19, #272]
  477a64:	strb	wzr, [x19, #255]
  477a68:	mov	x0, x19
  477a6c:	blr	x3
  477a70:	str	xzr, [x19, #256]
  477a74:	ldr	x0, [x19, #320]
  477a78:	mov	x1, #0x0                   	// #0
  477a7c:	add	x0, x0, #0x1
  477a80:	str	x0, [x19, #320]
  477a84:	add	x0, x1, #0x1
  477a88:	str	x0, [x19, #256]
  477a8c:	mov	w0, #0x5d                  	// #93
  477a90:	strb	w0, [x19, x1]
  477a94:	strb	w0, [x19, #264]
  477a98:	ldr	x0, [x20, #8]
  477a9c:	ldr	w1, [x0]
  477aa0:	cmp	w1, #0x32
  477aa4:	b.eq	479b58 <_obstack_memory_used@@Base+0xa5f4>  // b.none
  477aa8:	ldp	x21, x22, [sp, #32]
  477aac:	ldp	x23, x24, [sp, #48]
  477ab0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477ab4:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477ab8:	add	x24, x24, #0x120
  477abc:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477ac0:	add	x24, x24, #0xe
  477ac4:	add	x22, x22, #0x121
  477ac8:	mov	w23, #0x6a                  	// #106
  477acc:	ldr	x1, [x19, #256]
  477ad0:	b	477af4 <_obstack_memory_used@@Base+0x8590>
  477ad4:	mov	x0, x1
  477ad8:	add	x1, x1, #0x1
  477adc:	str	x1, [x19, #256]
  477ae0:	cmp	x24, x22
  477ae4:	strb	w23, [x19, x0]
  477ae8:	strb	w23, [x19, #264]
  477aec:	b.eq	4786a4 <_obstack_memory_used@@Base+0x9140>  // b.none
  477af0:	ldrb	w23, [x22], #1
  477af4:	cmp	x1, #0xff
  477af8:	b.ne	477ad4 <_obstack_memory_used@@Base+0x8570>  // b.any
  477afc:	ldp	x3, x2, [x19, #272]
  477b00:	strb	wzr, [x19, #255]
  477b04:	mov	x0, x19
  477b08:	blr	x3
  477b0c:	ldr	x2, [x19, #320]
  477b10:	mov	x1, #0x1                   	// #1
  477b14:	mov	x0, #0x0                   	// #0
  477b18:	add	x2, x2, x1
  477b1c:	str	x2, [x19, #320]
  477b20:	b	477adc <_obstack_memory_used@@Base+0x8578>
  477b24:	ldr	x2, [x20, #8]
  477b28:	mov	w1, w21
  477b2c:	mov	x0, x19
  477b30:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477b34:	ldr	x2, [x20, #16]
  477b38:	mov	w1, w21
  477b3c:	mov	x0, x19
  477b40:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477b44:	ldp	x21, x22, [sp, #32]
  477b48:	ldp	x23, x24, [sp, #48]
  477b4c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477b50:	ldr	x1, [x19, #256]
  477b54:	ldrb	w20, [x20, #8]
  477b58:	add	x0, x1, #0x1
  477b5c:	cmp	x1, #0xff
  477b60:	b.ne	477b88 <_obstack_memory_used@@Base+0x8624>  // b.any
  477b64:	ldp	x3, x2, [x19, #272]
  477b68:	strb	wzr, [x19, #255]
  477b6c:	mov	x0, x19
  477b70:	blr	x3
  477b74:	ldr	x2, [x19, #320]
  477b78:	mov	x0, #0x1                   	// #1
  477b7c:	mov	x1, #0x0                   	// #0
  477b80:	add	x2, x2, x0
  477b84:	str	x2, [x19, #320]
  477b88:	str	x0, [x19, #256]
  477b8c:	strb	w20, [x19, x1]
  477b90:	strb	w20, [x19, #264]
  477b94:	ldp	x21, x22, [sp, #32]
  477b98:	ldp	x23, x24, [sp, #48]
  477b9c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477ba0:	ldr	w2, [x20, #8]
  477ba4:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  477ba8:	add	x1, x1, #0xec0
  477bac:	add	x20, sp, #0x60
  477bb0:	mov	x0, x20
  477bb4:	bl	4023d0 <sprintf@plt>
  477bb8:	mov	x0, x20
  477bbc:	bl	402330 <strlen@plt>
  477bc0:	cbz	x0, 479af0 <_obstack_memory_used@@Base+0xa58c>
  477bc4:	add	x22, x20, x0
  477bc8:	ldr	x1, [x19, #256]
  477bcc:	b	477bf0 <_obstack_memory_used@@Base+0x868c>
  477bd0:	mov	x0, x1
  477bd4:	add	x1, x1, #0x1
  477bd8:	str	x1, [x19, #256]
  477bdc:	add	x20, x20, #0x1
  477be0:	strb	w21, [x19, x0]
  477be4:	cmp	x20, x22
  477be8:	strb	w21, [x19, #264]
  477bec:	b.eq	478758 <_obstack_memory_used@@Base+0x91f4>  // b.none
  477bf0:	ldrb	w21, [x20]
  477bf4:	cmp	x1, #0xff
  477bf8:	b.ne	477bd0 <_obstack_memory_used@@Base+0x866c>  // b.any
  477bfc:	ldp	x3, x2, [x19, #272]
  477c00:	strb	wzr, [x19, #255]
  477c04:	mov	x0, x19
  477c08:	blr	x3
  477c0c:	ldr	x2, [x19, #320]
  477c10:	mov	x1, #0x1                   	// #1
  477c14:	mov	x0, #0x0                   	// #0
  477c18:	add	x2, x2, x1
  477c1c:	str	x2, [x19, #320]
  477c20:	b	477bd8 <_obstack_memory_used@@Base+0x8674>
  477c24:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477c28:	add	x24, x24, #0x130
  477c2c:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477c30:	add	x24, x24, #0xa
  477c34:	add	x22, x22, #0x131
  477c38:	mov	w23, #0x64                  	// #100
  477c3c:	ldr	x1, [x19, #256]
  477c40:	b	477c64 <_obstack_memory_used@@Base+0x8700>
  477c44:	mov	x0, x1
  477c48:	add	x1, x1, #0x1
  477c4c:	str	x1, [x19, #256]
  477c50:	cmp	x22, x24
  477c54:	strb	w23, [x19, x0]
  477c58:	strb	w23, [x19, #264]
  477c5c:	b.eq	4784cc <_obstack_memory_used@@Base+0x8f68>  // b.none
  477c60:	ldrb	w23, [x22], #1
  477c64:	cmp	x1, #0xff
  477c68:	b.ne	477c44 <_obstack_memory_used@@Base+0x86e0>  // b.any
  477c6c:	ldp	x3, x2, [x19, #272]
  477c70:	strb	wzr, [x19, #255]
  477c74:	mov	x0, x19
  477c78:	blr	x3
  477c7c:	ldr	x2, [x19, #320]
  477c80:	mov	x1, #0x1                   	// #1
  477c84:	mov	x0, #0x0                   	// #0
  477c88:	add	x2, x2, x1
  477c8c:	str	x2, [x19, #320]
  477c90:	b	477c4c <_obstack_memory_used@@Base+0x86e8>
  477c94:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477c98:	add	x24, x24, #0x158
  477c9c:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477ca0:	add	x24, x24, #0x1d
  477ca4:	add	x22, x22, #0x159
  477ca8:	mov	w23, #0x67                  	// #103
  477cac:	ldr	x1, [x19, #256]
  477cb0:	b	477cd4 <_obstack_memory_used@@Base+0x8770>
  477cb4:	mov	x0, x1
  477cb8:	add	x1, x1, #0x1
  477cbc:	str	x1, [x19, #256]
  477cc0:	cmp	x22, x24
  477cc4:	strb	w23, [x19, x0]
  477cc8:	strb	w23, [x19, #264]
  477ccc:	b.eq	478710 <_obstack_memory_used@@Base+0x91ac>  // b.none
  477cd0:	ldrb	w23, [x22], #1
  477cd4:	cmp	x1, #0xff
  477cd8:	b.ne	477cb4 <_obstack_memory_used@@Base+0x8750>  // b.any
  477cdc:	ldp	x3, x2, [x19, #272]
  477ce0:	strb	wzr, [x19, #255]
  477ce4:	mov	x0, x19
  477ce8:	blr	x3
  477cec:	ldr	x2, [x19, #320]
  477cf0:	mov	x1, #0x1                   	// #1
  477cf4:	mov	x0, #0x0                   	// #0
  477cf8:	add	x2, x2, x1
  477cfc:	str	x2, [x19, #320]
  477d00:	b	477cbc <_obstack_memory_used@@Base+0x8758>
  477d04:	ldrsw	x22, [x20, #16]
  477d08:	ldr	x20, [x20, #8]
  477d0c:	tbnz	w21, #2, 4787dc <_obstack_memory_used@@Base+0x9278>
  477d10:	cbz	x22, 479c20 <_obstack_memory_used@@Base+0xa6bc>
  477d14:	add	x22, x20, x22
  477d18:	ldr	x1, [x19, #256]
  477d1c:	b	477d40 <_obstack_memory_used@@Base+0x87dc>
  477d20:	mov	x0, x1
  477d24:	add	x1, x1, #0x1
  477d28:	str	x1, [x19, #256]
  477d2c:	add	x20, x20, #0x1
  477d30:	strb	w21, [x19, x0]
  477d34:	cmp	x22, x20
  477d38:	strb	w21, [x19, #264]
  477d3c:	b.eq	478be4 <_obstack_memory_used@@Base+0x9680>  // b.none
  477d40:	ldrb	w21, [x20]
  477d44:	cmp	x1, #0xff
  477d48:	b.ne	477d20 <_obstack_memory_used@@Base+0x87bc>  // b.any
  477d4c:	ldp	x3, x2, [x19, #272]
  477d50:	strb	wzr, [x19, #255]
  477d54:	mov	x0, x19
  477d58:	blr	x3
  477d5c:	ldr	x2, [x19, #320]
  477d60:	mov	x1, #0x1                   	// #1
  477d64:	mov	x0, #0x0                   	// #0
  477d68:	add	x2, x2, x1
  477d6c:	str	x2, [x19, #320]
  477d70:	b	477d28 <_obstack_memory_used@@Base+0x87c4>
  477d74:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  477d78:	add	x22, x22, #0xd0
  477d7c:	add	x24, x22, #0x9
  477d80:	mov	w23, #0x6f                  	// #111
  477d84:	ldr	x1, [x19, #256]
  477d88:	b	477db0 <_obstack_memory_used@@Base+0x884c>
  477d8c:	mov	x0, x1
  477d90:	add	x1, x1, #0x1
  477d94:	str	x1, [x19, #256]
  477d98:	add	x22, x22, #0x1
  477d9c:	strb	w23, [x19, x0]
  477da0:	cmp	x22, x24
  477da4:	strb	w23, [x19, #264]
  477da8:	b.eq	4786c0 <_obstack_memory_used@@Base+0x915c>  // b.none
  477dac:	ldrb	w23, [x22]
  477db0:	cmp	x1, #0xff
  477db4:	b.ne	477d8c <_obstack_memory_used@@Base+0x8828>  // b.any
  477db8:	ldp	x3, x2, [x19, #272]
  477dbc:	strb	wzr, [x19, #255]
  477dc0:	mov	x0, x19
  477dc4:	blr	x3
  477dc8:	ldr	x2, [x19, #320]
  477dcc:	mov	x1, #0x1                   	// #1
  477dd0:	mov	x0, #0x0                   	// #0
  477dd4:	add	x2, x2, x1
  477dd8:	str	x2, [x19, #320]
  477ddc:	b	477d94 <_obstack_memory_used@@Base+0x8830>
  477de0:	ldr	x2, [x20, #8]
  477de4:	mov	w1, w21
  477de8:	mov	x0, x19
  477dec:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  477df0:	ldp	x21, x22, [sp, #32]
  477df4:	ldp	x23, x24, [sp, #48]
  477df8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477dfc:	ldp	x22, x20, [x20, #8]
  477e00:	ldr	w0, [x22]
  477e04:	cmp	w0, #0x32
  477e08:	b.eq	478d2c <_obstack_memory_used@@Base+0x97c8>  // b.none
  477e0c:	cmp	w0, #0x34
  477e10:	b.ne	47a074 <_obstack_memory_used@@Base+0xab10>  // b.any
  477e14:	ldr	x1, [x19, #256]
  477e18:	add	x0, x1, #0x1
  477e1c:	cmp	x1, #0xff
  477e20:	b.ne	477e48 <_obstack_memory_used@@Base+0x88e4>  // b.any
  477e24:	ldp	x3, x2, [x19, #272]
  477e28:	strb	wzr, [x19, #255]
  477e2c:	mov	x0, x19
  477e30:	blr	x3
  477e34:	ldr	x2, [x19, #320]
  477e38:	mov	x0, #0x1                   	// #1
  477e3c:	mov	x1, #0x0                   	// #0
  477e40:	add	x2, x2, x0
  477e44:	str	x2, [x19, #320]
  477e48:	str	x0, [x19, #256]
  477e4c:	mov	w0, #0x28                  	// #40
  477e50:	strb	w0, [x19, x1]
  477e54:	mov	w1, w21
  477e58:	strb	w0, [x19, #264]
  477e5c:	mov	x0, x19
  477e60:	ldr	x2, [x22, #8]
  477e64:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477e68:	ldr	x1, [x19, #256]
  477e6c:	add	x0, x1, #0x1
  477e70:	cmp	x1, #0xff
  477e74:	b.ne	477e9c <_obstack_memory_used@@Base+0x8938>  // b.any
  477e78:	ldp	x3, x2, [x19, #272]
  477e7c:	strb	wzr, [x19, #255]
  477e80:	mov	x0, x19
  477e84:	blr	x3
  477e88:	ldr	x2, [x19, #320]
  477e8c:	mov	x0, #0x1                   	// #1
  477e90:	mov	x1, #0x0                   	// #0
  477e94:	add	x2, x2, x0
  477e98:	str	x2, [x19, #320]
  477e9c:	str	x0, [x19, #256]
  477ea0:	mov	w0, #0x29                  	// #41
  477ea4:	strb	w0, [x19, x1]
  477ea8:	strb	w0, [x19, #264]
  477eac:	mov	w1, w21
  477eb0:	mov	x2, x20
  477eb4:	mov	x0, x19
  477eb8:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  477ebc:	ldp	x21, x22, [sp, #32]
  477ec0:	ldp	x23, x24, [sp, #48]
  477ec4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477ec8:	ldr	x0, [x20, #8]
  477ecc:	tbnz	w21, #2, 478b58 <_obstack_memory_used@@Base+0x95f4>
  477ed0:	ldrsw	x22, [x0, #8]
  477ed4:	ldr	x20, [x0]
  477ed8:	cbz	x22, 479d40 <_obstack_memory_used@@Base+0xa7dc>
  477edc:	add	x22, x20, x22
  477ee0:	ldr	x1, [x19, #256]
  477ee4:	b	477f08 <_obstack_memory_used@@Base+0x89a4>
  477ee8:	mov	x0, x1
  477eec:	add	x1, x1, #0x1
  477ef0:	str	x1, [x19, #256]
  477ef4:	add	x20, x20, #0x1
  477ef8:	strb	w21, [x19, x0]
  477efc:	cmp	x22, x20
  477f00:	strb	w21, [x19, #264]
  477f04:	b.eq	478bcc <_obstack_memory_used@@Base+0x9668>  // b.none
  477f08:	ldrb	w21, [x20]
  477f0c:	cmp	x1, #0xff
  477f10:	b.ne	477ee8 <_obstack_memory_used@@Base+0x8984>  // b.any
  477f14:	ldp	x3, x2, [x19, #272]
  477f18:	strb	wzr, [x19, #255]
  477f1c:	mov	x0, x19
  477f20:	blr	x3
  477f24:	ldr	x2, [x19, #320]
  477f28:	mov	x1, #0x1                   	// #1
  477f2c:	mov	x0, #0x0                   	// #0
  477f30:	add	x2, x2, x1
  477f34:	str	x2, [x19, #320]
  477f38:	b	477ef0 <_obstack_memory_used@@Base+0x898c>
  477f3c:	ldr	x2, [x0, #8]
  477f40:	add	x0, sp, #0x60
  477f44:	ldr	x1, [x19, #288]
  477f48:	stp	x4, x20, [sp, #96]
  477f4c:	str	wzr, [sp, #112]
  477f50:	str	x1, [sp, #120]
  477f54:	str	x0, [x19, #296]
  477f58:	cbnz	x2, 476370 <_obstack_memory_used@@Base+0x6e0c>
  477f5c:	b	47636c <_obstack_memory_used@@Base+0x6e08>
  477f60:	ldp	x21, x22, [sp, #32]
  477f64:	ldp	x23, x24, [sp, #48]
  477f68:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477f6c:	ldr	x2, [x20, #16]
  477f70:	mov	w1, w21
  477f74:	mov	x0, x19
  477f78:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477f7c:	ldr	x1, [x19, #256]
  477f80:	add	x0, x1, #0x1
  477f84:	cmp	x1, #0xff
  477f88:	b.ne	477fb0 <_obstack_memory_used@@Base+0x8a4c>  // b.any
  477f8c:	ldp	x3, x2, [x19, #272]
  477f90:	strb	wzr, [x19, #255]
  477f94:	mov	x0, x19
  477f98:	blr	x3
  477f9c:	ldr	x2, [x19, #320]
  477fa0:	mov	x0, #0x1                   	// #1
  477fa4:	mov	x1, #0x0                   	// #0
  477fa8:	add	x2, x2, x0
  477fac:	str	x2, [x19, #320]
  477fb0:	str	x0, [x19, #256]
  477fb4:	mov	w0, #0x5d                  	// #93
  477fb8:	strb	w0, [x19, x1]
  477fbc:	strb	w0, [x19, #264]
  477fc0:	ldp	x21, x22, [sp, #32]
  477fc4:	ldp	x23, x24, [sp, #48]
  477fc8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477fcc:	ldr	x2, [x20, #16]
  477fd0:	mov	w1, w21
  477fd4:	mov	x0, x19
  477fd8:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477fdc:	ldp	x21, x22, [sp, #32]
  477fe0:	ldp	x23, x24, [sp, #48]
  477fe4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  477fe8:	ldr	x2, [x20, #8]
  477fec:	mov	w1, w21
  477ff0:	mov	x0, x19
  477ff4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  477ff8:	ldp	x21, x22, [sp, #32]
  477ffc:	ldp	x23, x24, [sp, #48]
  478000:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478004:	ldr	x2, [x20, #8]
  478008:	mov	w1, w21
  47800c:	mov	x0, x19
  478010:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478014:	ldp	x21, x22, [sp, #32]
  478018:	ldp	x23, x24, [sp, #48]
  47801c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478020:	ldr	x2, [x20, #16]
  478024:	mov	w1, w21
  478028:	mov	x0, x19
  47802c:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478030:	add	x24, x24, #0xf58
  478034:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478038:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47803c:	add	x24, x24, #0x5
  478040:	add	x22, x22, #0xf59
  478044:	mov	w23, #0x20                  	// #32
  478048:	ldr	x1, [x19, #256]
  47804c:	b	478070 <_obstack_memory_used@@Base+0x8b0c>
  478050:	mov	x0, x1
  478054:	add	x1, x1, #0x1
  478058:	str	x1, [x19, #256]
  47805c:	cmp	x22, x24
  478060:	strb	w23, [x19, x0]
  478064:	strb	w23, [x19, #264]
  478068:	b.eq	478110 <_obstack_memory_used@@Base+0x8bac>  // b.none
  47806c:	ldrb	w23, [x22], #1
  478070:	cmp	x1, #0xff
  478074:	b.ne	478050 <_obstack_memory_used@@Base+0x8aec>  // b.any
  478078:	ldp	x3, x2, [x19, #272]
  47807c:	strb	wzr, [x19, #255]
  478080:	mov	x0, x19
  478084:	blr	x3
  478088:	ldr	x2, [x19, #320]
  47808c:	mov	x1, #0x1                   	// #1
  478090:	mov	x0, #0x0                   	// #0
  478094:	add	x2, x2, x1
  478098:	str	x2, [x19, #320]
  47809c:	b	478058 <_obstack_memory_used@@Base+0x8af4>
  4780a0:	ldr	x2, [x20, #8]
  4780a4:	mov	w1, w21
  4780a8:	mov	x0, x19
  4780ac:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4780b0:	ldp	x21, x22, [sp, #32]
  4780b4:	ldp	x23, x24, [sp, #48]
  4780b8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4780bc:	ldr	x2, [x20, #8]
  4780c0:	mov	w1, w21
  4780c4:	mov	x0, x19
  4780c8:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4780cc:	ldp	x21, x22, [sp, #32]
  4780d0:	ldp	x23, x24, [sp, #48]
  4780d4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4780d8:	ldr	x2, [x20, #8]
  4780dc:	mov	w1, w21
  4780e0:	mov	x0, x19
  4780e4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4780e8:	ldp	x21, x22, [sp, #32]
  4780ec:	ldp	x23, x24, [sp, #48]
  4780f0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4780f4:	ldr	x2, [x20, #8]
  4780f8:	mov	w1, w21
  4780fc:	mov	x0, x19
  478100:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478104:	ldp	x21, x22, [sp, #32]
  478108:	ldp	x23, x24, [sp, #48]
  47810c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478110:	ldr	x2, [x20, #8]
  478114:	mov	w1, w21
  478118:	mov	x0, x19
  47811c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478120:	ldp	x21, x22, [sp, #32]
  478124:	ldp	x23, x24, [sp, #48]
  478128:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47812c:	ldr	x2, [x20, #16]
  478130:	mov	w1, w21
  478134:	mov	x0, x19
  478138:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47813c:	ldr	x1, [x19, #256]
  478140:	add	x0, x1, #0x1
  478144:	cmp	x1, #0xff
  478148:	b.ne	478170 <_obstack_memory_used@@Base+0x8c0c>  // b.any
  47814c:	ldp	x3, x2, [x19, #272]
  478150:	strb	wzr, [x19, #255]
  478154:	mov	x0, x19
  478158:	blr	x3
  47815c:	ldr	x2, [x19, #320]
  478160:	mov	x0, #0x1                   	// #1
  478164:	mov	x1, #0x0                   	// #0
  478168:	add	x2, x2, x0
  47816c:	str	x2, [x19, #320]
  478170:	str	x0, [x19, #256]
  478174:	mov	w0, #0x5d                  	// #93
  478178:	strb	w0, [x19, x1]
  47817c:	strb	w0, [x19, #264]
  478180:	ldp	x21, x22, [sp, #32]
  478184:	ldp	x23, x24, [sp, #48]
  478188:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47818c:	ldr	x20, [x22, #8]
  478190:	ldrb	w0, [x20]
  478194:	sub	w0, w0, #0x61
  478198:	and	w0, w0, #0xff
  47819c:	cmp	w0, #0x19
  4781a0:	b.hi	4781e8 <_obstack_memory_used@@Base+0x8c84>  // b.pmore
  4781a4:	add	x0, x1, #0x1
  4781a8:	cmp	x1, #0xff
  4781ac:	b.ne	4781d8 <_obstack_memory_used@@Base+0x8c74>  // b.any
  4781b0:	ldp	x3, x2, [x19, #272]
  4781b4:	strb	wzr, [x19, #255]
  4781b8:	mov	x0, x19
  4781bc:	blr	x3
  4781c0:	ldr	x2, [x19, #320]
  4781c4:	mov	x0, #0x1                   	// #1
  4781c8:	mov	x1, #0x0                   	// #0
  4781cc:	add	x2, x2, x0
  4781d0:	ldr	x20, [x22, #8]
  4781d4:	str	x2, [x19, #320]
  4781d8:	str	x0, [x19, #256]
  4781dc:	mov	w0, #0x20                  	// #32
  4781e0:	strb	w0, [x19, x1]
  4781e4:	strb	w0, [x19, #264]
  4781e8:	sxtw	x22, w23
  4781ec:	sub	w0, w23, #0x1
  4781f0:	add	x1, x20, x22
  4781f4:	sxtw	x0, w0
  4781f8:	ldurb	w1, [x1, #-1]
  4781fc:	cmp	w1, #0x20
  478200:	csel	x22, x22, x0, ne  // ne = any
  478204:	cbz	x22, 479ae4 <_obstack_memory_used@@Base+0xa580>
  478208:	add	x22, x20, x22
  47820c:	ldr	x1, [x19, #256]
  478210:	b	478234 <_obstack_memory_used@@Base+0x8cd0>
  478214:	mov	x0, x1
  478218:	add	x1, x1, #0x1
  47821c:	str	x1, [x19, #256]
  478220:	add	x20, x20, #0x1
  478224:	strb	w21, [x19, x0]
  478228:	cmp	x22, x20
  47822c:	strb	w21, [x19, #264]
  478230:	b.eq	47874c <_obstack_memory_used@@Base+0x91e8>  // b.none
  478234:	ldrb	w21, [x20]
  478238:	cmp	x1, #0xff
  47823c:	b.ne	478214 <_obstack_memory_used@@Base+0x8cb0>  // b.any
  478240:	ldp	x3, x2, [x19, #272]
  478244:	strb	wzr, [x19, #255]
  478248:	mov	x0, x19
  47824c:	blr	x3
  478250:	ldr	x2, [x19, #320]
  478254:	mov	x1, #0x1                   	// #1
  478258:	mov	x0, #0x0                   	// #0
  47825c:	add	x2, x2, x1
  478260:	str	x2, [x19, #320]
  478264:	b	47821c <_obstack_memory_used@@Base+0x8cb8>
  478268:	ldr	x2, [x20, #8]
  47826c:	mov	w1, w21
  478270:	mov	x0, x19
  478274:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478278:	ldp	x21, x22, [sp, #32]
  47827c:	ldp	x23, x24, [sp, #48]
  478280:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478284:	ldr	x2, [x20, #8]
  478288:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47828c:	add	x1, x1, #0xec0
  478290:	add	x20, sp, #0x60
  478294:	add	w2, w2, #0x1
  478298:	mov	x0, x20
  47829c:	bl	4023d0 <sprintf@plt>
  4782a0:	mov	x0, x20
  4782a4:	bl	402330 <strlen@plt>
  4782a8:	ldr	x1, [x19, #256]
  4782ac:	cbz	x0, 47830c <_obstack_memory_used@@Base+0x8da8>
  4782b0:	add	x22, x20, x0
  4782b4:	b	4782d8 <_obstack_memory_used@@Base+0x8d74>
  4782b8:	mov	x0, x1
  4782bc:	add	x1, x1, #0x1
  4782c0:	str	x1, [x19, #256]
  4782c4:	add	x20, x20, #0x1
  4782c8:	strb	w21, [x19, x0]
  4782cc:	cmp	x22, x20
  4782d0:	strb	w21, [x19, #264]
  4782d4:	b.eq	47830c <_obstack_memory_used@@Base+0x8da8>  // b.none
  4782d8:	ldrb	w21, [x20]
  4782dc:	cmp	x1, #0xff
  4782e0:	b.ne	4782b8 <_obstack_memory_used@@Base+0x8d54>  // b.any
  4782e4:	ldp	x3, x2, [x19, #272]
  4782e8:	strb	wzr, [x19, #255]
  4782ec:	mov	x0, x19
  4782f0:	blr	x3
  4782f4:	ldr	x2, [x19, #320]
  4782f8:	mov	x1, #0x1                   	// #1
  4782fc:	mov	x0, #0x0                   	// #0
  478300:	add	x2, x2, x1
  478304:	str	x2, [x19, #320]
  478308:	b	4782c0 <_obstack_memory_used@@Base+0x8d5c>
  47830c:	add	x0, x1, #0x1
  478310:	cmp	x1, #0xff
  478314:	b.ne	47833c <_obstack_memory_used@@Base+0x8dd8>  // b.any
  478318:	ldp	x3, x2, [x19, #272]
  47831c:	strb	wzr, [x19, #255]
  478320:	mov	x0, x19
  478324:	blr	x3
  478328:	ldr	x2, [x19, #320]
  47832c:	mov	x0, #0x1                   	// #1
  478330:	mov	x1, #0x0                   	// #0
  478334:	add	x2, x2, x0
  478338:	str	x2, [x19, #320]
  47833c:	str	x0, [x19, #256]
  478340:	mov	w0, #0x7d                  	// #125
  478344:	strb	w0, [x19, x1]
  478348:	strb	w0, [x19, #264]
  47834c:	ldp	x21, x22, [sp, #32]
  478350:	ldp	x23, x24, [sp, #48]
  478354:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478358:	ldr	x2, [x20, #8]
  47835c:	mov	w1, w21
  478360:	mov	x0, x19
  478364:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478368:	ldp	x21, x22, [sp, #32]
  47836c:	ldp	x23, x24, [sp, #48]
  478370:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478374:	ldr	x2, [x20, #8]
  478378:	mov	w1, w21
  47837c:	mov	x0, x19
  478380:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478384:	ldp	x21, x22, [sp, #32]
  478388:	ldp	x23, x24, [sp, #48]
  47838c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478390:	ldr	w3, [x19, #312]
  478394:	mov	w1, w21
  478398:	ldr	x2, [x20, #8]
  47839c:	add	w3, w3, #0x1
  4783a0:	str	w3, [x19, #312]
  4783a4:	mov	x0, x19
  4783a8:	mov	w21, #0x29                  	// #41
  4783ac:	mov	x22, #0x0                   	// #0
  4783b0:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4783b4:	ldr	w0, [x19, #312]
  4783b8:	ldr	x1, [x19, #256]
  4783bc:	sub	w0, w0, #0x1
  4783c0:	str	w0, [x19, #312]
  4783c4:	b	4783ec <_obstack_memory_used@@Base+0x8e88>
  4783c8:	mov	x0, x1
  4783cc:	add	x1, x1, #0x1
  4783d0:	str	x1, [x19, #256]
  4783d4:	cmp	x22, #0x1
  4783d8:	strb	w21, [x19, x0]
  4783dc:	strb	w21, [x19, #264]
  4783e0:	mov	w21, #0x23                  	// #35
  4783e4:	b.eq	47841c <_obstack_memory_used@@Base+0x8eb8>  // b.none
  4783e8:	mov	x22, #0x1                   	// #1
  4783ec:	cmp	x1, #0xff
  4783f0:	b.ne	4783c8 <_obstack_memory_used@@Base+0x8e64>  // b.any
  4783f4:	ldp	x3, x2, [x19, #272]
  4783f8:	strb	wzr, [x19, #255]
  4783fc:	mov	x0, x19
  478400:	blr	x3
  478404:	ldr	x2, [x19, #320]
  478408:	mov	x1, #0x1                   	// #1
  47840c:	mov	x0, #0x0                   	// #0
  478410:	add	x2, x2, x1
  478414:	str	x2, [x19, #320]
  478418:	b	4783d0 <_obstack_memory_used@@Base+0x8e6c>
  47841c:	ldr	w2, [x20, #16]
  478420:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478424:	add	x1, x1, #0xec0
  478428:	add	x20, sp, #0x60
  47842c:	add	w2, w2, #0x1
  478430:	mov	x0, x20
  478434:	bl	4023d0 <sprintf@plt>
  478438:	mov	x0, x20
  47843c:	bl	402330 <strlen@plt>
  478440:	ldr	x1, [x19, #256]
  478444:	cbz	x0, 4784a4 <_obstack_memory_used@@Base+0x8f40>
  478448:	add	x23, x20, x0
  47844c:	b	478470 <_obstack_memory_used@@Base+0x8f0c>
  478450:	mov	x0, x1
  478454:	add	x1, x1, #0x1
  478458:	str	x1, [x19, #256]
  47845c:	add	x20, x20, #0x1
  478460:	strb	w21, [x19, x0]
  478464:	cmp	x23, x20
  478468:	strb	w21, [x19, #264]
  47846c:	b.eq	4784a4 <_obstack_memory_used@@Base+0x8f40>  // b.none
  478470:	ldrb	w21, [x20]
  478474:	cmp	x1, #0xff
  478478:	b.ne	478450 <_obstack_memory_used@@Base+0x8eec>  // b.any
  47847c:	ldp	x3, x2, [x19, #272]
  478480:	strb	wzr, [x19, #255]
  478484:	mov	x0, x19
  478488:	blr	x3
  47848c:	ldr	x2, [x19, #320]
  478490:	mov	x1, #0x1                   	// #1
  478494:	mov	x0, #0x0                   	// #0
  478498:	add	x2, x2, x1
  47849c:	str	x2, [x19, #320]
  4784a0:	b	478458 <_obstack_memory_used@@Base+0x8ef4>
  4784a4:	cmp	x1, #0xff
  4784a8:	b.eq	478d08 <_obstack_memory_used@@Base+0x97a4>  // b.none
  4784ac:	add	x22, x1, #0x1
  4784b0:	str	x22, [x19, #256]
  4784b4:	mov	w0, #0x7d                  	// #125
  4784b8:	strb	w0, [x19, x1]
  4784bc:	strb	w0, [x19, #264]
  4784c0:	ldp	x21, x22, [sp, #32]
  4784c4:	ldp	x23, x24, [sp, #48]
  4784c8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4784cc:	ldr	x2, [x20, #8]
  4784d0:	mov	w1, w21
  4784d4:	mov	x0, x19
  4784d8:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4784dc:	ldr	x1, [x19, #256]
  4784e0:	add	x0, x1, #0x1
  4784e4:	cmp	x1, #0xff
  4784e8:	b.ne	478510 <_obstack_memory_used@@Base+0x8fac>  // b.any
  4784ec:	ldp	x3, x2, [x19, #272]
  4784f0:	strb	wzr, [x19, #255]
  4784f4:	mov	x0, x19
  4784f8:	blr	x3
  4784fc:	ldr	x2, [x19, #320]
  478500:	mov	x0, #0x1                   	// #1
  478504:	mov	x1, #0x0                   	// #0
  478508:	add	x2, x2, x0
  47850c:	str	x2, [x19, #320]
  478510:	str	x0, [x19, #256]
  478514:	mov	w0, #0x29                  	// #41
  478518:	strb	w0, [x19, x1]
  47851c:	strb	w0, [x19, #264]
  478520:	ldp	x21, x22, [sp, #32]
  478524:	ldp	x23, x24, [sp, #48]
  478528:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47852c:	ldr	x2, [x20, #8]
  478530:	mov	w1, w21
  478534:	mov	x0, x19
  478538:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47853c:	ldp	x21, x22, [sp, #32]
  478540:	ldp	x23, x24, [sp, #48]
  478544:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478548:	ldr	x2, [x20, #8]
  47854c:	mov	w1, w21
  478550:	mov	x0, x19
  478554:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478558:	ldp	x21, x22, [sp, #32]
  47855c:	ldp	x23, x24, [sp, #48]
  478560:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478564:	ldr	x2, [x20, #8]
  478568:	mov	w1, w21
  47856c:	mov	x0, x19
  478570:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478574:	add	x22, x22, #0xf48
  478578:	mov	w23, #0x2d                  	// #45
  47857c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478580:	add	x24, x22, #0x4
  478584:	ldr	x1, [x19, #256]
  478588:	b	4785b0 <_obstack_memory_used@@Base+0x904c>
  47858c:	mov	x0, x1
  478590:	add	x1, x1, #0x1
  478594:	str	x1, [x19, #256]
  478598:	add	x22, x22, #0x1
  47859c:	strb	w23, [x19, x0]
  4785a0:	cmp	x24, x22
  4785a4:	strb	w23, [x19, #264]
  4785a8:	b.eq	478618 <_obstack_memory_used@@Base+0x90b4>  // b.none
  4785ac:	ldrb	w23, [x22]
  4785b0:	cmp	x1, #0xff
  4785b4:	b.ne	47858c <_obstack_memory_used@@Base+0x9028>  // b.any
  4785b8:	ldp	x3, x2, [x19, #272]
  4785bc:	strb	wzr, [x19, #255]
  4785c0:	mov	x0, x19
  4785c4:	blr	x3
  4785c8:	ldr	x2, [x19, #320]
  4785cc:	mov	x1, #0x1                   	// #1
  4785d0:	mov	x0, #0x0                   	// #0
  4785d4:	add	x2, x2, x1
  4785d8:	str	x2, [x19, #320]
  4785dc:	b	478594 <_obstack_memory_used@@Base+0x9030>
  4785e0:	ldr	x2, [x20, #8]
  4785e4:	mov	w1, w21
  4785e8:	mov	x0, x19
  4785ec:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4785f0:	ldp	x21, x22, [sp, #32]
  4785f4:	ldp	x23, x24, [sp, #48]
  4785f8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4785fc:	ldr	x2, [x20, #8]
  478600:	mov	w1, w21
  478604:	mov	x0, x19
  478608:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47860c:	ldp	x21, x22, [sp, #32]
  478610:	ldp	x23, x24, [sp, #48]
  478614:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478618:	ldr	x2, [x20, #16]
  47861c:	mov	w1, w21
  478620:	mov	x0, x19
  478624:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478628:	ldp	x21, x22, [sp, #32]
  47862c:	ldp	x23, x24, [sp, #48]
  478630:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478634:	ldr	x2, [x20, #8]
  478638:	mov	w1, w21
  47863c:	mov	x0, x19
  478640:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478644:	ldp	x21, x22, [sp, #32]
  478648:	ldp	x23, x24, [sp, #48]
  47864c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478650:	ldr	x2, [x20, #8]
  478654:	mov	w1, w21
  478658:	mov	x0, x19
  47865c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478660:	ldp	x21, x22, [sp, #32]
  478664:	ldp	x23, x24, [sp, #48]
  478668:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47866c:	ldr	x2, [x20, #8]
  478670:	mov	w1, w21
  478674:	mov	x0, x19
  478678:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47867c:	ldp	x21, x22, [sp, #32]
  478680:	ldp	x23, x24, [sp, #48]
  478684:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478688:	ldr	x2, [x20, #8]
  47868c:	mov	w1, w21
  478690:	mov	x0, x19
  478694:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478698:	ldp	x21, x22, [sp, #32]
  47869c:	ldp	x23, x24, [sp, #48]
  4786a0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4786a4:	ldr	x2, [x20, #8]
  4786a8:	mov	w1, w21
  4786ac:	mov	x0, x19
  4786b0:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4786b4:	ldp	x21, x22, [sp, #32]
  4786b8:	ldp	x23, x24, [sp, #48]
  4786bc:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4786c0:	ldr	x1, [x19, #368]
  4786c4:	cbz	x1, 4786d8 <_obstack_memory_used@@Base+0x9174>
  4786c8:	ldr	x2, [x19, #288]
  4786cc:	add	x0, sp, #0x60
  4786d0:	stp	x2, x1, [sp, #96]
  4786d4:	str	x0, [x19, #288]
  4786d8:	ldr	x2, [x20, #8]
  4786dc:	ldr	w0, [x2]
  4786e0:	cmp	w0, #0x4
  4786e4:	b.eq	478fd0 <_obstack_memory_used@@Base+0x9a6c>  // b.none
  4786e8:	mov	x0, x19
  4786ec:	mov	w1, w21
  4786f0:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4786f4:	ldr	x0, [x19, #368]
  4786f8:	cbz	x0, 4793ec <_obstack_memory_used@@Base+0x9e88>
  4786fc:	ldr	x0, [sp, #96]
  478700:	ldp	x21, x22, [sp, #32]
  478704:	ldp	x23, x24, [sp, #48]
  478708:	str	x0, [x19, #288]
  47870c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478710:	ldr	x2, [x20, #8]
  478714:	mov	w1, w21
  478718:	mov	x0, x19
  47871c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478720:	ldp	x21, x22, [sp, #32]
  478724:	ldp	x23, x24, [sp, #48]
  478728:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47872c:	mov	x2, x20
  478730:	mov	w1, w21
  478734:	mov	x0, x19
  478738:	bl	47a150 <_obstack_memory_used@@Base+0xabec>
  47873c:	b	476384 <_obstack_memory_used@@Base+0x6e20>
  478740:	ldp	x21, x22, [sp, #32]
  478744:	ldp	x23, x24, [sp, #48]
  478748:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47874c:	ldp	x21, x22, [sp, #32]
  478750:	ldp	x23, x24, [sp, #48]
  478754:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478758:	ldp	x21, x22, [sp, #32]
  47875c:	ldp	x23, x24, [sp, #48]
  478760:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478764:	ldp	x21, x22, [sp, #32]
  478768:	ldp	x23, x24, [sp, #48]
  47876c:	ldp	x25, x26, [sp, #64]
  478770:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478774:	ldr	x2, [x20, #16]
  478778:	mov	x0, x19
  47877c:	mov	w1, w21
  478780:	ldr	x20, [x19, #320]
  478784:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478788:	ldr	x0, [x19, #320]
  47878c:	cmp	x0, x20
  478790:	b.eq	479388 <_obstack_memory_used@@Base+0x9e24>  // b.none
  478794:	ldp	x21, x22, [sp, #32]
  478798:	ldp	x23, x24, [sp, #48]
  47879c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4787a0:	ldr	x25, [x25, #8]
  4787a4:	cbz	x25, 47967c <_obstack_memory_used@@Base+0xa118>
  4787a8:	add	x3, x3, #0x20
  4787ac:	cmp	w24, #0x4
  4787b0:	b.eq	479350 <_obstack_memory_used@@Base+0x9dec>  // b.none
  4787b4:	mov	x0, x4
  4787b8:	b	4775ec <_obstack_memory_used@@Base+0x8088>
  4787bc:	ldr	x25, [x20, #8]
  4787c0:	cbnz	w24, 47712c <_obstack_memory_used@@Base+0x7bc8>
  4787c4:	ldp	x21, x22, [sp, #32]
  4787c8:	ldp	x23, x24, [sp, #48]
  4787cc:	ldp	x25, x26, [sp, #64]
  4787d0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4787d4:	mov	x20, x0
  4787d8:	b	4764e0 <_obstack_memory_used@@Base+0x6f7c>
  4787dc:	add	x21, x20, x22
  4787e0:	cmp	x21, x20
  4787e4:	b.ls	479c2c <_obstack_memory_used@@Base+0xa6c8>  // b.plast
  4787e8:	mov	w23, #0x5f                  	// #95
  4787ec:	b	47883c <_obstack_memory_used@@Base+0x92d8>
  4787f0:	ldr	x1, [x19, #256]
  4787f4:	add	x0, x1, #0x1
  4787f8:	cmp	x1, #0xff
  4787fc:	b.ne	478824 <_obstack_memory_used@@Base+0x92c0>  // b.any
  478800:	ldp	x3, x2, [x19, #272]
  478804:	strb	wzr, [x19, #255]
  478808:	mov	x0, x19
  47880c:	blr	x3
  478810:	ldr	x2, [x19, #320]
  478814:	mov	x0, #0x1                   	// #1
  478818:	mov	x1, #0x0                   	// #0
  47881c:	add	x2, x2, x0
  478820:	str	x2, [x19, #320]
  478824:	str	x0, [x19, #256]
  478828:	strb	w22, [x19, x1]
  47882c:	strb	w22, [x19, #264]
  478830:	add	x20, x20, #0x1
  478834:	cmp	x21, x20
  478838:	b.ls	478bf0 <_obstack_memory_used@@Base+0x968c>  // b.plast
  47883c:	sub	x0, x21, x20
  478840:	ldrb	w22, [x20]
  478844:	cmp	x0, #0x3
  478848:	b.le	4787f0 <_obstack_memory_used@@Base+0x928c>
  47884c:	cmp	w22, #0x5f
  478850:	b.ne	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.any
  478854:	ldrb	w0, [x20, #1]
  478858:	cmp	w0, #0x5f
  47885c:	b.ne	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.any
  478860:	ldrb	w0, [x20, #2]
  478864:	cmp	w0, #0x55
  478868:	b.ne	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.any
  47886c:	add	x24, x20, #0x3
  478870:	cmp	x21, x24
  478874:	b.ls	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.plast
  478878:	mov	x2, #0x0                   	// #0
  47887c:	b	478898 <_obstack_memory_used@@Base+0x9334>
  478880:	mov	w0, w1
  478884:	sxtw	x0, w0
  478888:	add	x24, x24, #0x1
  47888c:	add	x2, x0, x2, lsl #4
  478890:	cmp	x21, x24
  478894:	b.eq	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.none
  478898:	ldrb	w0, [x24]
  47889c:	sub	w1, w0, #0x30
  4788a0:	and	w3, w1, #0xff
  4788a4:	cmp	w3, #0x9
  4788a8:	b.ls	478880 <_obstack_memory_used@@Base+0x931c>  // b.plast
  4788ac:	sub	w1, w0, #0x41
  4788b0:	and	w1, w1, #0xff
  4788b4:	cmp	w1, #0x5
  4788b8:	b.hi	4798bc <_obstack_memory_used@@Base+0xa358>  // b.pmore
  4788bc:	sub	w0, w0, #0x37
  4788c0:	b	478884 <_obstack_memory_used@@Base+0x9320>
  4788c4:	add	x1, x20, #0x8
  4788c8:	mov	x0, x19
  4788cc:	bl	472950 <_obstack_memory_used@@Base+0x33ec>
  4788d0:	mov	x2, x0
  4788d4:	cbz	x0, 476338 <_obstack_memory_used@@Base+0x6dd4>
  4788d8:	ldr	w1, [x0]
  4788dc:	cmp	w1, #0x2f
  4788e0:	b.eq	479938 <_obstack_memory_used@@Base+0xa3d4>  // b.none
  4788e4:	ldr	x20, [x19, #288]
  4788e8:	mov	w1, w21
  4788ec:	mov	x0, x19
  4788f0:	ldr	x3, [x20]
  4788f4:	str	x3, [x19, #288]
  4788f8:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4788fc:	ldp	x21, x22, [sp, #32]
  478900:	ldp	x23, x24, [sp, #48]
  478904:	str	x20, [x19, #288]
  478908:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47890c:	ldr	x2, [x20, #8]
  478910:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478914:	add	x1, x1, #0xec0
  478918:	add	x20, sp, #0x60
  47891c:	add	w2, w2, #0x1
  478920:	mov	x0, x20
  478924:	bl	4023d0 <sprintf@plt>
  478928:	mov	x0, x20
  47892c:	bl	402330 <strlen@plt>
  478930:	cbz	x0, 479d34 <_obstack_memory_used@@Base+0xa7d0>
  478934:	add	x22, x20, x0
  478938:	ldr	x1, [x19, #256]
  47893c:	b	478960 <_obstack_memory_used@@Base+0x93fc>
  478940:	mov	x0, x1
  478944:	add	x1, x1, #0x1
  478948:	str	x1, [x19, #256]
  47894c:	add	x20, x20, #0x1
  478950:	strb	w21, [x19, x0]
  478954:	cmp	x22, x20
  478958:	strb	w21, [x19, #264]
  47895c:	b.eq	478bfc <_obstack_memory_used@@Base+0x9698>  // b.none
  478960:	ldrb	w21, [x20]
  478964:	cmp	x1, #0xff
  478968:	b.ne	478940 <_obstack_memory_used@@Base+0x93dc>  // b.any
  47896c:	ldp	x3, x2, [x19, #272]
  478970:	strb	wzr, [x19, #255]
  478974:	mov	x0, x19
  478978:	blr	x3
  47897c:	ldr	x2, [x19, #320]
  478980:	mov	x1, #0x1                   	// #1
  478984:	mov	x0, #0x0                   	// #0
  478988:	add	x2, x2, x1
  47898c:	str	x2, [x19, #320]
  478990:	b	478948 <_obstack_memory_used@@Base+0x93e4>
  478994:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  478998:	add	x20, x20, #0x150
  47899c:	add	x22, x20, #0x4
  4789a0:	mov	w21, #0x74                  	// #116
  4789a4:	b	4789cc <_obstack_memory_used@@Base+0x9468>
  4789a8:	mov	x0, x1
  4789ac:	add	x1, x1, #0x1
  4789b0:	str	x1, [x19, #256]
  4789b4:	add	x20, x20, #0x1
  4789b8:	strb	w21, [x19, x0]
  4789bc:	cmp	x20, x22
  4789c0:	strb	w21, [x19, #264]
  4789c4:	b.eq	4789fc <_obstack_memory_used@@Base+0x9498>  // b.none
  4789c8:	ldrb	w21, [x20]
  4789cc:	cmp	x1, #0xff
  4789d0:	b.ne	4789a8 <_obstack_memory_used@@Base+0x9444>  // b.any
  4789d4:	ldp	x3, x2, [x19, #272]
  4789d8:	strb	wzr, [x19, #255]
  4789dc:	mov	x0, x19
  4789e0:	blr	x3
  4789e4:	ldr	x2, [x19, #320]
  4789e8:	mov	x1, #0x1                   	// #1
  4789ec:	mov	x0, #0x0                   	// #0
  4789f0:	add	x2, x2, x1
  4789f4:	str	x2, [x19, #320]
  4789f8:	b	4789b0 <_obstack_memory_used@@Base+0x944c>
  4789fc:	ldp	x21, x22, [sp, #32]
  478a00:	ldp	x23, x24, [sp, #48]
  478a04:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478a08:	mov	w2, w23
  478a0c:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478a10:	add	x1, x1, #0xec0
  478a14:	add	x20, sp, #0x60
  478a18:	mov	x0, x20
  478a1c:	bl	4023d0 <sprintf@plt>
  478a20:	mov	x0, x20
  478a24:	bl	402330 <strlen@plt>
  478a28:	ldr	x1, [x19, #256]
  478a2c:	cbz	x0, 478a8c <_obstack_memory_used@@Base+0x9528>
  478a30:	add	x22, x20, x0
  478a34:	b	478a58 <_obstack_memory_used@@Base+0x94f4>
  478a38:	mov	x0, x1
  478a3c:	add	x1, x1, #0x1
  478a40:	str	x1, [x19, #256]
  478a44:	add	x20, x20, #0x1
  478a48:	strb	w21, [x19, x0]
  478a4c:	cmp	x20, x22
  478a50:	strb	w21, [x19, #264]
  478a54:	b.eq	478a8c <_obstack_memory_used@@Base+0x9528>  // b.none
  478a58:	ldrb	w21, [x20]
  478a5c:	cmp	x1, #0xff
  478a60:	b.ne	478a38 <_obstack_memory_used@@Base+0x94d4>  // b.any
  478a64:	ldp	x3, x2, [x19, #272]
  478a68:	strb	wzr, [x19, #255]
  478a6c:	mov	x0, x19
  478a70:	blr	x3
  478a74:	ldr	x2, [x19, #320]
  478a78:	mov	x1, #0x1                   	// #1
  478a7c:	mov	x0, #0x0                   	// #0
  478a80:	add	x2, x2, x1
  478a84:	str	x2, [x19, #320]
  478a88:	b	478a40 <_obstack_memory_used@@Base+0x94dc>
  478a8c:	add	x0, x1, #0x1
  478a90:	cmp	x1, #0xff
  478a94:	b.ne	478abc <_obstack_memory_used@@Base+0x9558>  // b.any
  478a98:	ldp	x3, x2, [x19, #272]
  478a9c:	strb	wzr, [x19, #255]
  478aa0:	mov	x0, x19
  478aa4:	blr	x3
  478aa8:	ldr	x2, [x19, #320]
  478aac:	mov	x0, #0x1                   	// #1
  478ab0:	mov	x1, #0x0                   	// #0
  478ab4:	add	x2, x2, x0
  478ab8:	str	x2, [x19, #320]
  478abc:	str	x0, [x19, #256]
  478ac0:	mov	w0, #0x7d                  	// #125
  478ac4:	strb	w0, [x19, x1]
  478ac8:	strb	w0, [x19, #264]
  478acc:	ldp	x21, x22, [sp, #32]
  478ad0:	ldp	x23, x24, [sp, #48]
  478ad4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478ad8:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  478adc:	add	x20, x20, #0xb8
  478ae0:	add	x22, x20, #0x6
  478ae4:	mov	w21, #0x5f                  	// #95
  478ae8:	b	478b10 <_obstack_memory_used@@Base+0x95ac>
  478aec:	mov	x0, x1
  478af0:	add	x1, x1, #0x1
  478af4:	str	x1, [x19, #256]
  478af8:	add	x20, x20, #0x1
  478afc:	strb	w21, [x19, x0]
  478b00:	cmp	x20, x22
  478b04:	strb	w21, [x19, #264]
  478b08:	b.eq	478b40 <_obstack_memory_used@@Base+0x95dc>  // b.none
  478b0c:	ldrb	w21, [x20]
  478b10:	cmp	x1, #0xff
  478b14:	b.ne	478aec <_obstack_memory_used@@Base+0x9588>  // b.any
  478b18:	ldp	x3, x2, [x19, #272]
  478b1c:	strb	wzr, [x19, #255]
  478b20:	mov	x0, x19
  478b24:	blr	x3
  478b28:	ldr	x2, [x19, #320]
  478b2c:	mov	x1, #0x1                   	// #1
  478b30:	mov	x0, #0x0                   	// #0
  478b34:	add	x2, x2, x1
  478b38:	str	x2, [x19, #320]
  478b3c:	b	478af4 <_obstack_memory_used@@Base+0x9590>
  478b40:	ldp	x21, x22, [sp, #32]
  478b44:	ldp	x23, x24, [sp, #48]
  478b48:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478b4c:	ldp	x21, x22, [sp, #32]
  478b50:	ldp	x23, x24, [sp, #48]
  478b54:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478b58:	ldrsw	x22, [x0, #24]
  478b5c:	ldr	x20, [x0, #16]
  478b60:	cbz	x22, 479c14 <_obstack_memory_used@@Base+0xa6b0>
  478b64:	add	x22, x20, x22
  478b68:	ldr	x1, [x19, #256]
  478b6c:	b	478b90 <_obstack_memory_used@@Base+0x962c>
  478b70:	mov	x0, x1
  478b74:	add	x1, x1, #0x1
  478b78:	str	x1, [x19, #256]
  478b7c:	add	x20, x20, #0x1
  478b80:	strb	w21, [x19, x0]
  478b84:	cmp	x20, x22
  478b88:	strb	w21, [x19, #264]
  478b8c:	b.eq	478bd8 <_obstack_memory_used@@Base+0x9674>  // b.none
  478b90:	ldrb	w21, [x20]
  478b94:	cmp	x1, #0xff
  478b98:	b.ne	478b70 <_obstack_memory_used@@Base+0x960c>  // b.any
  478b9c:	ldp	x3, x2, [x19, #272]
  478ba0:	strb	wzr, [x19, #255]
  478ba4:	mov	x0, x19
  478ba8:	blr	x3
  478bac:	ldr	x2, [x19, #320]
  478bb0:	mov	x1, #0x1                   	// #1
  478bb4:	mov	x0, #0x0                   	// #0
  478bb8:	add	x2, x2, x1
  478bbc:	str	x2, [x19, #320]
  478bc0:	b	478b78 <_obstack_memory_used@@Base+0x9614>
  478bc4:	ldr	x1, [x19, #256]
  478bc8:	b	476de0 <_obstack_memory_used@@Base+0x787c>
  478bcc:	ldp	x21, x22, [sp, #32]
  478bd0:	ldp	x23, x24, [sp, #48]
  478bd4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478bd8:	ldp	x21, x22, [sp, #32]
  478bdc:	ldp	x23, x24, [sp, #48]
  478be0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478be4:	ldp	x21, x22, [sp, #32]
  478be8:	ldp	x23, x24, [sp, #48]
  478bec:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478bf0:	ldp	x21, x22, [sp, #32]
  478bf4:	ldp	x23, x24, [sp, #48]
  478bf8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478bfc:	ldp	x21, x22, [sp, #32]
  478c00:	ldp	x23, x24, [sp, #48]
  478c04:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478c08:	ldr	x1, [x2, #8]
  478c0c:	ldr	w22, [x1, #28]
  478c10:	cmp	w22, #0x6
  478c14:	b.hi	478cac <_obstack_memory_used@@Base+0x9748>  // b.pmore
  478c18:	cbz	w22, 4763fc <_obstack_memory_used@@Base+0x6e98>
  478c1c:	ldr	x1, [x20, #16]
  478c20:	ldr	w1, [x1]
  478c24:	cbnz	w1, 4763fc <_obstack_memory_used@@Base+0x6e98>
  478c28:	cmp	w0, #0x3e
  478c2c:	b.eq	479fb0 <_obstack_memory_used@@Base+0xaa4c>  // b.none
  478c30:	ldr	x2, [x20, #16]
  478c34:	mov	w1, w21
  478c38:	mov	x0, x19
  478c3c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478c40:	cmp	w22, #0x4
  478c44:	b.eq	479f90 <_obstack_memory_used@@Base+0xaa2c>  // b.none
  478c48:	b.hi	479e54 <_obstack_memory_used@@Base+0xa8f0>  // b.pmore
  478c4c:	cmp	w22, #0x2
  478c50:	b.eq	479f40 <_obstack_memory_used@@Base+0xa9dc>  // b.none
  478c54:	cmp	w22, #0x3
  478c58:	b.ne	47a088 <_obstack_memory_used@@Base+0xab24>  // b.any
  478c5c:	ldr	x1, [x19, #256]
  478c60:	cmp	x1, #0xff
  478c64:	b.ne	478c8c <_obstack_memory_used@@Base+0x9728>  // b.any
  478c68:	ldp	x3, x2, [x19, #272]
  478c6c:	strb	wzr, [x19, #255]
  478c70:	mov	x0, x19
  478c74:	blr	x3
  478c78:	str	xzr, [x19, #256]
  478c7c:	ldr	x0, [x19, #320]
  478c80:	mov	x1, #0x0                   	// #0
  478c84:	add	x0, x0, #0x1
  478c88:	str	x0, [x19, #320]
  478c8c:	add	x0, x1, #0x1
  478c90:	str	x0, [x19, #256]
  478c94:	mov	w0, #0x6c                  	// #108
  478c98:	strb	w0, [x19, x1]
  478c9c:	strb	w0, [x19, #264]
  478ca0:	ldp	x21, x22, [sp, #32]
  478ca4:	ldp	x23, x24, [sp, #48]
  478ca8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478cac:	cmp	w22, #0x7
  478cb0:	b.ne	4763fc <_obstack_memory_used@@Base+0x6e98>  // b.any
  478cb4:	ldr	x1, [x20, #16]
  478cb8:	ldr	w3, [x1]
  478cbc:	cbnz	w3, 4763fc <_obstack_memory_used@@Base+0x6e98>
  478cc0:	ldr	w3, [x1, #16]
  478cc4:	cmp	w0, #0x3d
  478cc8:	ccmp	w3, #0x1, #0x0, eq  // eq = none
  478ccc:	b.ne	4763fc <_obstack_memory_used@@Base+0x6e98>  // b.any
  478cd0:	ldr	x0, [x1, #8]
  478cd4:	ldrb	w0, [x0]
  478cd8:	cmp	w0, #0x30
  478cdc:	b.eq	47a094 <_obstack_memory_used@@Base+0xab30>  // b.none
  478ce0:	cmp	w0, #0x31
  478ce4:	b.ne	4763fc <_obstack_memory_used@@Base+0x6e98>  // b.any
  478ce8:	mov	x0, x19
  478cec:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  478cf0:	mov	x2, #0x4                   	// #4
  478cf4:	add	x1, x1, #0x118
  478cf8:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  478cfc:	ldp	x21, x22, [sp, #32]
  478d00:	ldp	x23, x24, [sp, #48]
  478d04:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478d08:	ldp	x3, x2, [x19, #272]
  478d0c:	strb	wzr, [x19, #255]
  478d10:	mov	x0, x19
  478d14:	blr	x3
  478d18:	ldr	x0, [x19, #320]
  478d1c:	mov	x1, #0x0                   	// #0
  478d20:	add	x0, x0, #0x1
  478d24:	str	x0, [x19, #320]
  478d28:	b	4784b0 <_obstack_memory_used@@Base+0x8f4c>
  478d2c:	ldr	x0, [x22, #8]
  478d30:	ldr	x23, [x0]
  478d34:	ldrb	w0, [x23]
  478d38:	subs	w1, w0, #0x61
  478d3c:	b.ne	478d50 <_obstack_memory_used@@Base+0x97ec>  // b.any
  478d40:	ldrb	w1, [x23, #1]
  478d44:	subs	w1, w1, #0x64
  478d48:	b.ne	478d50 <_obstack_memory_used@@Base+0x97ec>  // b.any
  478d4c:	ldrb	w1, [x23, #2]
  478d50:	ldr	w2, [x20]
  478d54:	cbnz	w1, 478d60 <_obstack_memory_used@@Base+0x97fc>
  478d58:	cmp	w2, #0x3
  478d5c:	b.eq	479d58 <_obstack_memory_used@@Base+0xa7f4>  // b.none
  478d60:	cmp	w2, #0x39
  478d64:	b.eq	479e00 <_obstack_memory_used@@Base+0xa89c>  // b.none
  478d68:	cmp	w0, #0x73
  478d6c:	b.ne	478e3c <_obstack_memory_used@@Base+0x98d8>  // b.any
  478d70:	ldrb	w1, [x23, #1]
  478d74:	cmp	w1, #0x5a
  478d78:	b.ne	478e88 <_obstack_memory_used@@Base+0x9924>  // b.any
  478d7c:	ldrb	w3, [x23, #2]
  478d80:	cbnz	w3, 478e88 <_obstack_memory_used@@Base+0x9924>
  478d84:	mov	x1, x20
  478d88:	mov	x0, x19
  478d8c:	bl	472980 <_obstack_memory_used@@Base+0x341c>
  478d90:	cbnz	x0, 478dac <_obstack_memory_used@@Base+0x9848>
  478d94:	b	478db8 <_obstack_memory_used@@Base+0x9854>
  478d98:	ldr	x1, [x0, #8]
  478d9c:	cbz	x1, 478db8 <_obstack_memory_used@@Base+0x9854>
  478da0:	ldr	x0, [x0, #16]
  478da4:	add	w3, w3, #0x1
  478da8:	cbz	x0, 478db8 <_obstack_memory_used@@Base+0x9854>
  478dac:	ldr	w1, [x0]
  478db0:	cmp	w1, #0x2f
  478db4:	b.eq	478d98 <_obstack_memory_used@@Base+0x9834>  // b.none
  478db8:	mov	w2, w3
  478dbc:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  478dc0:	add	x1, x1, #0xec0
  478dc4:	add	x20, sp, #0x60
  478dc8:	mov	x0, x20
  478dcc:	bl	4023d0 <sprintf@plt>
  478dd0:	mov	x0, x20
  478dd4:	bl	402330 <strlen@plt>
  478dd8:	cbz	x0, 479f0c <_obstack_memory_used@@Base+0xa9a8>
  478ddc:	add	x22, x20, x0
  478de0:	ldr	x1, [x19, #256]
  478de4:	b	478e08 <_obstack_memory_used@@Base+0x98a4>
  478de8:	mov	x0, x1
  478dec:	add	x1, x1, #0x1
  478df0:	str	x1, [x19, #256]
  478df4:	add	x20, x20, #0x1
  478df8:	strb	w21, [x19, x0]
  478dfc:	cmp	x20, x22
  478e00:	strb	w21, [x19, #264]
  478e04:	b.eq	479d10 <_obstack_memory_used@@Base+0xa7ac>  // b.none
  478e08:	ldrb	w21, [x20]
  478e0c:	cmp	x1, #0xff
  478e10:	b.ne	478de8 <_obstack_memory_used@@Base+0x9884>  // b.any
  478e14:	ldp	x3, x2, [x19, #272]
  478e18:	strb	wzr, [x19, #255]
  478e1c:	mov	x0, x19
  478e20:	blr	x3
  478e24:	ldr	x2, [x19, #320]
  478e28:	mov	x1, #0x1                   	// #1
  478e2c:	mov	x0, #0x0                   	// #0
  478e30:	add	x2, x2, x1
  478e34:	str	x2, [x19, #320]
  478e38:	b	478df0 <_obstack_memory_used@@Base+0x988c>
  478e3c:	mov	x0, x19
  478e40:	mov	x2, x22
  478e44:	mov	w1, w21
  478e48:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  478e4c:	ldrb	w0, [x23]
  478e50:	cmp	w0, #0x67
  478e54:	b.ne	478f18 <_obstack_memory_used@@Base+0x99b4>  // b.any
  478e58:	ldrb	w1, [x23, #1]
  478e5c:	cmp	w1, #0x73
  478e60:	b.ne	478f18 <_obstack_memory_used@@Base+0x99b4>  // b.any
  478e64:	ldrb	w1, [x23, #2]
  478e68:	cbnz	w1, 478f18 <_obstack_memory_used@@Base+0x99b4>
  478e6c:	mov	w1, w21
  478e70:	mov	x2, x20
  478e74:	mov	x0, x19
  478e78:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478e7c:	ldp	x21, x22, [sp, #32]
  478e80:	ldp	x23, x24, [sp, #48]
  478e84:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478e88:	cmp	w0, #0x73
  478e8c:	b.ne	478e3c <_obstack_memory_used@@Base+0x98d8>  // b.any
  478e90:	ldrb	w0, [x23, #1]
  478e94:	cmp	w0, #0x50
  478e98:	b.ne	478e3c <_obstack_memory_used@@Base+0x98d8>  // b.any
  478e9c:	ldrb	w0, [x23, #2]
  478ea0:	mov	w3, #0x0                   	// #0
  478ea4:	cbz	w0, 478eb8 <_obstack_memory_used@@Base+0x9954>
  478ea8:	b	478e3c <_obstack_memory_used@@Base+0x98d8>
  478eac:	add	w3, w3, #0x1
  478eb0:	ldr	x20, [x20, #16]
  478eb4:	cbz	x20, 47997c <_obstack_memory_used@@Base+0xa418>
  478eb8:	ldr	w0, [x20]
  478ebc:	cmp	w0, #0x2f
  478ec0:	b.ne	47997c <_obstack_memory_used@@Base+0xa418>  // b.any
  478ec4:	ldr	x0, [x20, #8]
  478ec8:	cbz	x0, 47997c <_obstack_memory_used@@Base+0xa418>
  478ecc:	ldr	w1, [x0]
  478ed0:	cmp	w1, #0x4b
  478ed4:	b.ne	478eac <_obstack_memory_used@@Base+0x9948>  // b.any
  478ed8:	ldr	x1, [x0, #8]
  478edc:	mov	x0, x19
  478ee0:	bl	472980 <_obstack_memory_used@@Base+0x341c>
  478ee4:	mov	w1, #0x0                   	// #0
  478ee8:	cbnz	x0, 478f04 <_obstack_memory_used@@Base+0x99a0>
  478eec:	b	478f10 <_obstack_memory_used@@Base+0x99ac>
  478ef0:	ldr	x2, [x0, #8]
  478ef4:	cbz	x2, 478f10 <_obstack_memory_used@@Base+0x99ac>
  478ef8:	ldr	x0, [x0, #16]
  478efc:	add	w1, w1, #0x1
  478f00:	cbz	x0, 478f10 <_obstack_memory_used@@Base+0x99ac>
  478f04:	ldr	w2, [x0]
  478f08:	cmp	w2, #0x2f
  478f0c:	b.eq	478ef0 <_obstack_memory_used@@Base+0x998c>  // b.none
  478f10:	add	w3, w3, w1
  478f14:	b	478eb0 <_obstack_memory_used@@Base+0x994c>
  478f18:	cmp	w0, #0x73
  478f1c:	b.ne	477eac <_obstack_memory_used@@Base+0x8948>  // b.any
  478f20:	ldrb	w0, [x23, #1]
  478f24:	cmp	w0, #0x74
  478f28:	b.ne	477eac <_obstack_memory_used@@Base+0x8948>  // b.any
  478f2c:	ldrb	w0, [x23, #2]
  478f30:	cbnz	w0, 477eac <_obstack_memory_used@@Base+0x8948>
  478f34:	ldr	x1, [x19, #256]
  478f38:	cmp	x1, #0xff
  478f3c:	b.ne	478f60 <_obstack_memory_used@@Base+0x99fc>  // b.any
  478f40:	ldp	x3, x2, [x19, #272]
  478f44:	strb	wzr, [x19, #255]
  478f48:	mov	x0, x19
  478f4c:	blr	x3
  478f50:	ldr	x0, [x19, #320]
  478f54:	mov	x1, #0x0                   	// #0
  478f58:	add	x0, x0, #0x1
  478f5c:	str	x0, [x19, #320]
  478f60:	add	x0, x1, #0x1
  478f64:	str	x0, [x19, #256]
  478f68:	mov	w0, #0x28                  	// #40
  478f6c:	strb	w0, [x19, x1]
  478f70:	strb	w0, [x19, #264]
  478f74:	mov	w1, w21
  478f78:	mov	x2, x20
  478f7c:	mov	x0, x19
  478f80:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478f84:	ldr	x1, [x19, #256]
  478f88:	cmp	x1, #0xff
  478f8c:	b.ne	478fb0 <_obstack_memory_used@@Base+0x9a4c>  // b.any
  478f90:	ldp	x3, x2, [x19, #272]
  478f94:	strb	wzr, [x19, #255]
  478f98:	mov	x0, x19
  478f9c:	blr	x3
  478fa0:	ldr	x0, [x19, #320]
  478fa4:	mov	x1, #0x0                   	// #0
  478fa8:	add	x0, x0, #0x1
  478fac:	str	x0, [x19, #320]
  478fb0:	add	x0, x1, #0x1
  478fb4:	str	x0, [x19, #256]
  478fb8:	mov	w0, #0x29                  	// #41
  478fbc:	strb	w0, [x19, x1]
  478fc0:	strb	w0, [x19, #264]
  478fc4:	ldp	x21, x22, [sp, #32]
  478fc8:	ldp	x23, x24, [sp, #48]
  478fcc:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  478fd0:	ldr	x2, [x2, #8]
  478fd4:	mov	x0, x19
  478fd8:	mov	w1, w21
  478fdc:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  478fe0:	ldr	x0, [x19, #368]
  478fe4:	cbz	x0, 478ff0 <_obstack_memory_used@@Base+0x9a8c>
  478fe8:	ldr	x0, [sp, #96]
  478fec:	str	x0, [x19, #288]
  478ff0:	ldr	x1, [x19, #256]
  478ff4:	ldrb	w2, [x19, #264]
  478ff8:	mov	x0, x1
  478ffc:	cmp	w2, #0x3c
  479000:	b.eq	479a58 <_obstack_memory_used@@Base+0xa4f4>  // b.none
  479004:	add	x1, x0, #0x1
  479008:	cmp	x0, #0xff
  47900c:	b.ne	479038 <_obstack_memory_used@@Base+0x9ad4>  // b.any
  479010:	ldp	x3, x2, [x19, #272]
  479014:	strb	wzr, [x19, #255]
  479018:	mov	x1, x0
  47901c:	mov	x0, x19
  479020:	blr	x3
  479024:	ldr	x2, [x19, #320]
  479028:	mov	x1, #0x1                   	// #1
  47902c:	mov	x0, #0x0                   	// #0
  479030:	add	x2, x2, x1
  479034:	str	x2, [x19, #320]
  479038:	str	x1, [x19, #256]
  47903c:	mov	w2, #0x3c                  	// #60
  479040:	strb	w2, [x19, x0]
  479044:	mov	w1, w21
  479048:	strb	w2, [x19, #264]
  47904c:	mov	x0, x19
  479050:	ldr	x2, [x20, #8]
  479054:	ldr	x2, [x2, #16]
  479058:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47905c:	ldrb	w0, [x19, #264]
  479060:	cmp	w0, #0x3e
  479064:	b.eq	479a9c <_obstack_memory_used@@Base+0xa538>  // b.none
  479068:	ldr	x0, [x19, #256]
  47906c:	add	x1, x0, #0x1
  479070:	cmp	x0, #0xff
  479074:	b.ne	4790a0 <_obstack_memory_used@@Base+0x9b3c>  // b.any
  479078:	ldp	x3, x2, [x19, #272]
  47907c:	strb	wzr, [x19, #255]
  479080:	mov	x1, x0
  479084:	mov	x0, x19
  479088:	blr	x3
  47908c:	ldr	x2, [x19, #320]
  479090:	mov	x1, #0x1                   	// #1
  479094:	mov	x0, #0x0                   	// #0
  479098:	add	x2, x2, x1
  47909c:	str	x2, [x19, #320]
  4790a0:	str	x1, [x19, #256]
  4790a4:	mov	w1, #0x3e                  	// #62
  4790a8:	strb	w1, [x19, x0]
  4790ac:	strb	w1, [x19, #264]
  4790b0:	ldp	x21, x22, [sp, #32]
  4790b4:	ldp	x23, x24, [sp, #48]
  4790b8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4790bc:	mov	x2, x20
  4790c0:	mov	w1, w21
  4790c4:	mov	x0, x19
  4790c8:	bl	47a150 <_obstack_memory_used@@Base+0xabec>
  4790cc:	b	4765b0 <_obstack_memory_used@@Base+0x704c>
  4790d0:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  4790d4:	add	x24, x24, #0xa8
  4790d8:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  4790dc:	add	x24, x24, #0x5
  4790e0:	add	x22, x22, #0xa9
  4790e4:	mov	w23, #0x5f                  	// #95
  4790e8:	ldr	x1, [x19, #256]
  4790ec:	b	479110 <_obstack_memory_used@@Base+0x9bac>
  4790f0:	mov	x0, x1
  4790f4:	add	x1, x1, #0x1
  4790f8:	str	x1, [x19, #256]
  4790fc:	cmp	x24, x22
  479100:	strb	w23, [x19, x0]
  479104:	strb	w23, [x19, #264]
  479108:	b.eq	476d70 <_obstack_memory_used@@Base+0x780c>  // b.none
  47910c:	ldrb	w23, [x22], #1
  479110:	cmp	x1, #0xff
  479114:	b.ne	4790f0 <_obstack_memory_used@@Base+0x9b8c>  // b.any
  479118:	ldp	x3, x2, [x19, #272]
  47911c:	strb	wzr, [x19, #255]
  479120:	mov	x0, x19
  479124:	blr	x3
  479128:	ldr	x2, [x19, #320]
  47912c:	mov	x1, #0x1                   	// #1
  479130:	mov	x0, #0x0                   	// #0
  479134:	add	x2, x2, x1
  479138:	str	x2, [x19, #320]
  47913c:	b	4790f8 <_obstack_memory_used@@Base+0x9b94>
  479140:	mov	x23, #0x0                   	// #0
  479144:	mov	w22, #0x3a                  	// #58
  479148:	ldr	x1, [x19, #256]
  47914c:	b	47916c <_obstack_memory_used@@Base+0x9c08>
  479150:	mov	x0, x1
  479154:	add	x1, x1, #0x1
  479158:	str	x1, [x19, #256]
  47915c:	strb	w22, [x19, x0]
  479160:	strb	w22, [x19, #264]
  479164:	cbnz	x23, 476554 <_obstack_memory_used@@Base+0x6ff0>
  479168:	mov	x23, #0x1                   	// #1
  47916c:	cmp	x1, #0xff
  479170:	b.ne	479150 <_obstack_memory_used@@Base+0x9bec>  // b.any
  479174:	ldp	x3, x2, [x19, #272]
  479178:	strb	wzr, [x19, #255]
  47917c:	mov	x0, x19
  479180:	blr	x3
  479184:	ldr	x2, [x19, #320]
  479188:	mov	x1, #0x1                   	// #1
  47918c:	mov	x0, #0x0                   	// #0
  479190:	add	x2, x2, x1
  479194:	str	x2, [x19, #320]
  479198:	b	479158 <_obstack_memory_used@@Base+0x9bf4>
  47919c:	ldr	x1, [x19, #256]
  4791a0:	cmp	x1, #0xff
  4791a4:	b.ne	4791c8 <_obstack_memory_used@@Base+0x9c64>  // b.any
  4791a8:	ldp	x3, x2, [x19, #272]
  4791ac:	strb	wzr, [x19, #255]
  4791b0:	mov	x0, x19
  4791b4:	blr	x3
  4791b8:	ldr	x0, [x19, #320]
  4791bc:	mov	x1, #0x0                   	// #0
  4791c0:	add	x0, x0, #0x1
  4791c4:	str	x0, [x19, #320]
  4791c8:	add	x0, x1, #0x1
  4791cc:	str	x0, [x19, #256]
  4791d0:	mov	w0, #0x5b                  	// #91
  4791d4:	strb	w0, [x19, x1]
  4791d8:	strb	w0, [x19, #264]
  4791dc:	mov	w1, w21
  4791e0:	mov	x0, x19
  4791e4:	ldr	x2, [x20, #16]
  4791e8:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4791ec:	ldr	x1, [x19, #256]
  4791f0:	cmp	x1, #0xff
  4791f4:	b.ne	479218 <_obstack_memory_used@@Base+0x9cb4>  // b.any
  4791f8:	ldp	x3, x2, [x19, #272]
  4791fc:	strb	wzr, [x19, #255]
  479200:	mov	x0, x19
  479204:	blr	x3
  479208:	ldr	x0, [x19, #320]
  47920c:	mov	x1, #0x0                   	// #0
  479210:	add	x0, x0, #0x1
  479214:	str	x0, [x19, #320]
  479218:	add	x0, x1, #0x1
  47921c:	str	x0, [x19, #256]
  479220:	mov	w0, #0x5d                  	// #93
  479224:	strb	w0, [x19, x1]
  479228:	strb	w0, [x19, #264]
  47922c:	ldp	x21, x22, [sp, #32]
  479230:	ldp	x23, x24, [sp, #48]
  479234:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479238:	ldr	x0, [x19, #256]
  47923c:	cmp	x0, #0xff
  479240:	b.ne	479268 <_obstack_memory_used@@Base+0x9d04>  // b.any
  479244:	ldp	x3, x2, [x19, #272]
  479248:	strb	wzr, [x19, #255]
  47924c:	mov	x1, x0
  479250:	mov	x0, x19
  479254:	blr	x3
  479258:	ldr	x1, [x19, #320]
  47925c:	mov	x0, #0x0                   	// #0
  479260:	add	x1, x1, #0x1
  479264:	str	x1, [x19, #320]
  479268:	add	x1, x0, #0x1
  47926c:	str	x1, [x19, #256]
  479270:	mov	w2, #0x20                  	// #32
  479274:	strb	w2, [x19, x0]
  479278:	strb	w2, [x19, #264]
  47927c:	b	4777a0 <_obstack_memory_used@@Base+0x823c>
  479280:	ldr	x0, [x19, #256]
  479284:	cmp	x0, #0xff
  479288:	b.ne	4792b0 <_obstack_memory_used@@Base+0x9d4c>  // b.any
  47928c:	ldp	x3, x2, [x19, #272]
  479290:	strb	wzr, [x19, #255]
  479294:	mov	x1, x0
  479298:	mov	x0, x19
  47929c:	blr	x3
  4792a0:	ldr	x1, [x19, #320]
  4792a4:	mov	x0, #0x0                   	// #0
  4792a8:	add	x1, x1, #0x1
  4792ac:	str	x1, [x19, #320]
  4792b0:	add	x1, x0, #0x1
  4792b4:	str	x1, [x19, #256]
  4792b8:	mov	w2, #0x20                  	// #32
  4792bc:	strb	w2, [x19, x0]
  4792c0:	strb	w2, [x19, #264]
  4792c4:	b	477740 <_obstack_memory_used@@Base+0x81dc>
  4792c8:	add	x2, x20, #0x10
  4792cc:	mov	w1, w22
  4792d0:	mov	x0, x19
  4792d4:	bl	47a950 <_obstack_memory_used@@Base+0xb3ec>
  4792d8:	ldr	x2, [x20, #8]
  4792dc:	cbz	x2, 479b08 <_obstack_memory_used@@Base+0xa5a4>
  4792e0:	mov	w1, w22
  4792e4:	mov	x0, x19
  4792e8:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4792ec:	ldp	x21, x22, [sp, #32]
  4792f0:	ldp	x23, x24, [sp, #48]
  4792f4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4792f8:	ldp	x3, x2, [x19, #272]
  4792fc:	strb	wzr, [x19, #255]
  479300:	mov	x0, x19
  479304:	blr	x3
  479308:	ldr	x0, [x19, #320]
  47930c:	mov	w1, #0x29                  	// #41
  479310:	strb	w1, [x19]
  479314:	strb	w1, [x19, #264]
  479318:	mov	x1, #0x1                   	// #1
  47931c:	add	x0, x0, x1
  479320:	str	x1, [x19, #256]
  479324:	str	x0, [x19, #320]
  479328:	ldr	w0, [x20]
  47932c:	cmp	w0, #0x3e
  479330:	b.ne	47647c <_obstack_memory_used@@Base+0x6f18>  // b.any
  479334:	ldr	x1, [x19, #256]
  479338:	mov	w0, #0x2d                  	// #45
  47933c:	add	x2, x1, #0x1
  479340:	str	x2, [x19, #256]
  479344:	strb	w0, [x19, x1]
  479348:	strb	w0, [x19, #264]
  47934c:	b	47647c <_obstack_memory_used@@Base+0x6f18>
  479350:	ldp	x21, x22, [sp, #32]
  479354:	ldp	x23, x24, [sp, #48]
  479358:	ldp	x25, x26, [sp, #64]
  47935c:	str	x4, [x19, #296]
  479360:	str	w1, [x19, #304]
  479364:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479368:	ldp	x21, x22, [sp, #32]
  47936c:	ldp	x23, x24, [sp, #48]
  479370:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479374:	ldp	x21, x22, [sp, #32]
  479378:	ldp	x23, x24, [sp, #48]
  47937c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479380:	mov	w22, #0x0                   	// #0
  479384:	b	4764e0 <_obstack_memory_used@@Base+0x6f7c>
  479388:	ldr	x0, [x19, #256]
  47938c:	cmp	x0, x22
  479390:	b.eq	479b44 <_obstack_memory_used@@Base+0xa5e0>  // b.none
  479394:	ldp	x21, x22, [sp, #32]
  479398:	ldp	x23, x24, [sp, #48]
  47939c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4793a0:	ldr	x2, [x20, #8]
  4793a4:	mov	w1, w21
  4793a8:	mov	x0, x19
  4793ac:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4793b0:	ldp	x21, x22, [sp, #32]
  4793b4:	ldp	x23, x24, [sp, #48]
  4793b8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4793bc:	cmp	x3, #0xff
  4793c0:	b.ne	479334 <_obstack_memory_used@@Base+0x9dd0>  // b.any
  4793c4:	ldp	x4, x2, [x19, #272]
  4793c8:	strb	wzr, [x19, #255]
  4793cc:	mov	x0, x19
  4793d0:	mov	x1, x3
  4793d4:	blr	x4
  4793d8:	str	xzr, [x19, #256]
  4793dc:	ldr	x0, [x19, #320]
  4793e0:	add	x0, x0, #0x1
  4793e4:	str	x0, [x19, #320]
  4793e8:	b	479334 <_obstack_memory_used@@Base+0x9dd0>
  4793ec:	ldp	x21, x22, [sp, #32]
  4793f0:	ldp	x23, x24, [sp, #48]
  4793f4:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4793f8:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4793fc:	add	x24, x24, #0xeb0
  479400:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  479404:	add	x24, x24, #0xd
  479408:	add	x22, x22, #0xeb1
  47940c:	mov	w20, #0x7b                  	// #123
  479410:	ldr	x1, [x19, #256]
  479414:	b	479438 <_obstack_memory_used@@Base+0x9ed4>
  479418:	mov	x0, x1
  47941c:	add	x1, x1, #0x1
  479420:	str	x1, [x19, #256]
  479424:	cmp	x24, x22
  479428:	strb	w20, [x19, x0]
  47942c:	strb	w20, [x19, #264]
  479430:	b.eq	479468 <_obstack_memory_used@@Base+0x9f04>  // b.none
  479434:	ldrb	w20, [x22], #1
  479438:	cmp	x1, #0xff
  47943c:	b.ne	479418 <_obstack_memory_used@@Base+0x9eb4>  // b.any
  479440:	ldp	x3, x2, [x19, #272]
  479444:	strb	wzr, [x19, #255]
  479448:	mov	x0, x19
  47944c:	blr	x3
  479450:	ldr	x2, [x19, #320]
  479454:	mov	x1, #0x1                   	// #1
  479458:	mov	x0, #0x0                   	// #0
  47945c:	add	x2, x2, x1
  479460:	str	x2, [x19, #320]
  479464:	b	479420 <_obstack_memory_used@@Base+0x9ebc>
  479468:	ldr	w2, [x23, #16]
  47946c:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  479470:	add	x1, x1, #0xec0
  479474:	add	x20, sp, #0x60
  479478:	add	w2, w2, #0x1
  47947c:	mov	x0, x20
  479480:	bl	4023d0 <sprintf@plt>
  479484:	mov	x0, x20
  479488:	bl	402330 <strlen@plt>
  47948c:	ldr	x1, [x19, #256]
  479490:	cbz	x0, 4794f0 <_obstack_memory_used@@Base+0x9f8c>
  479494:	add	x24, x20, x0
  479498:	b	4794bc <_obstack_memory_used@@Base+0x9f58>
  47949c:	mov	x0, x1
  4794a0:	add	x1, x1, #0x1
  4794a4:	str	x1, [x19, #256]
  4794a8:	add	x20, x20, #0x1
  4794ac:	strb	w22, [x19, x0]
  4794b0:	cmp	x24, x20
  4794b4:	strb	w22, [x19, #264]
  4794b8:	b.eq	4794f0 <_obstack_memory_used@@Base+0x9f8c>  // b.none
  4794bc:	ldrb	w22, [x20]
  4794c0:	cmp	x1, #0xff
  4794c4:	b.ne	47949c <_obstack_memory_used@@Base+0x9f38>  // b.any
  4794c8:	ldp	x3, x2, [x19, #272]
  4794cc:	strb	wzr, [x19, #255]
  4794d0:	mov	x0, x19
  4794d4:	blr	x3
  4794d8:	ldr	x2, [x19, #320]
  4794dc:	mov	x1, #0x1                   	// #1
  4794e0:	mov	x0, #0x0                   	// #0
  4794e4:	add	x2, x2, x1
  4794e8:	str	x2, [x19, #320]
  4794ec:	b	4794a4 <_obstack_memory_used@@Base+0x9f40>
  4794f0:	adrp	x20, 492000 <_obstack_memory_used@@Base+0x22a9c>
  4794f4:	add	x20, x20, #0xec8
  4794f8:	add	x24, x20, #0x3
  4794fc:	mov	w22, #0x7d                  	// #125
  479500:	b	479528 <_obstack_memory_used@@Base+0x9fc4>
  479504:	mov	x0, x1
  479508:	add	x1, x1, #0x1
  47950c:	str	x1, [x19, #256]
  479510:	add	x20, x20, #0x1
  479514:	strb	w22, [x19, x0]
  479518:	cmp	x24, x20
  47951c:	strb	w22, [x19, #264]
  479520:	b.eq	479558 <_obstack_memory_used@@Base+0x9ff4>  // b.none
  479524:	ldrb	w22, [x20]
  479528:	cmp	x1, #0xff
  47952c:	b.ne	479504 <_obstack_memory_used@@Base+0x9fa0>  // b.any
  479530:	ldp	x3, x2, [x19, #272]
  479534:	strb	wzr, [x19, #255]
  479538:	mov	x0, x19
  47953c:	blr	x3
  479540:	ldr	x2, [x19, #320]
  479544:	mov	x1, #0x1                   	// #1
  479548:	mov	x0, #0x0                   	// #0
  47954c:	add	x2, x2, x1
  479550:	str	x2, [x19, #320]
  479554:	b	47950c <_obstack_memory_used@@Base+0x9fa8>
  479558:	ldr	x23, [x23, #8]
  47955c:	b	476564 <_obstack_memory_used@@Base+0x7000>
  479560:	ldr	x25, [x25, #16]
  479564:	ldr	w5, [x25]
  479568:	cmp	w5, #0x47
  47956c:	b.eq	479c04 <_obstack_memory_used@@Base+0xa6a0>  // b.none
  479570:	ubfiz	x3, x24, #5, #32
  479574:	sub	w0, w5, #0x1c
  479578:	mov	x1, #0x1f                  	// #31
  47957c:	add	x3, x23, x3
  479580:	cmp	w0, #0x34
  479584:	mov	x2, #0x1                   	// #1
  479588:	movk	x1, #0x1a, lsl #48
  47958c:	b.hi	47762c <_obstack_memory_used@@Base+0x80c8>  // b.pmore
  479590:	lsl	x0, x2, x0
  479594:	tst	x0, x1
  479598:	b.eq	47762c <_obstack_memory_used@@Base+0x80c8>  // b.none
  47959c:	cmp	w24, #0x4
  4795a0:	b.eq	479680 <_obstack_memory_used@@Base+0xa11c>  // b.none
  4795a4:	ldp	x8, x9, [x3, #-32]
  4795a8:	stur	x25, [x3, #-24]
  4795ac:	ldp	x4, x5, [x3, #-16]
  4795b0:	stur	wzr, [x3, #-16]
  4795b4:	stp	x8, x9, [x3]
  4795b8:	sub	x0, x3, #0x20
  4795bc:	add	w24, w24, #0x1
  4795c0:	ldr	x25, [x25, #8]
  4795c4:	stp	x4, x5, [x3, #16]
  4795c8:	ldr	w5, [x25]
  4795cc:	stp	x6, x0, [x3, #-8]
  4795d0:	sub	w0, w5, #0x1c
  4795d4:	str	x3, [x19, #296]
  4795d8:	cmp	w0, #0x34
  4795dc:	add	x3, x3, #0x20
  4795e0:	b.ls	479590 <_obstack_memory_used@@Base+0xa02c>  // b.plast
  4795e4:	b	47762c <_obstack_memory_used@@Base+0x80c8>
  4795e8:	mov	w0, #0x1                   	// #1
  4795ec:	ldp	x21, x22, [sp, #32]
  4795f0:	ldp	x23, x24, [sp, #48]
  4795f4:	str	w0, [x19, #304]
  4795f8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4795fc:	ldr	x4, [x19, #288]
  479600:	add	x0, sp, #0x60
  479604:	str	x0, [x19, #296]
  479608:	mov	w1, w22
  47960c:	mov	x0, x19
  479610:	stp	x3, x20, [sp, #96]
  479614:	str	wzr, [sp, #112]
  479618:	str	x4, [sp, #120]
  47961c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  479620:	ldr	w0, [sp, #112]
  479624:	ldr	x1, [sp, #96]
  479628:	str	x1, [x19, #296]
  47962c:	cbnz	w0, 479d4c <_obstack_memory_used@@Base+0xa7e8>
  479630:	ldr	x1, [x19, #256]
  479634:	cmp	x1, #0xff
  479638:	b.ne	479660 <_obstack_memory_used@@Base+0xa0fc>  // b.any
  47963c:	ldp	x3, x2, [x19, #272]
  479640:	strb	wzr, [x19, #255]
  479644:	mov	x0, x19
  479648:	blr	x3
  47964c:	str	xzr, [x19, #256]
  479650:	ldr	x0, [x19, #320]
  479654:	mov	x1, #0x0                   	// #0
  479658:	add	x0, x0, #0x1
  47965c:	str	x0, [x19, #320]
  479660:	add	x0, x1, #0x1
  479664:	str	x0, [x19, #256]
  479668:	mov	w0, #0x20                  	// #32
  47966c:	strb	w0, [x19, x1]
  479670:	strb	w0, [x19, #264]
  479674:	ldr	x3, [x19, #296]
  479678:	b	476b04 <_obstack_memory_used@@Base+0x75a0>
  47967c:	str	x3, [x19, #296]
  479680:	mov	w0, #0x1                   	// #1
  479684:	ldp	x21, x22, [sp, #32]
  479688:	ldp	x23, x24, [sp, #48]
  47968c:	ldp	x25, x26, [sp, #64]
  479690:	str	w0, [x19, #304]
  479694:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479698:	ldrb	w0, [x0]
  47969c:	sub	w1, w0, #0x63
  4796a0:	sub	w0, w0, #0x72
  4796a4:	and	w1, w1, #0xff
  4796a8:	and	w0, w0, #0xff
  4796ac:	cmp	w1, #0x1
  4796b0:	ccmp	w0, #0x1, #0x0, hi  // hi = pmore
  4796b4:	b.hi	477964 <_obstack_memory_used@@Base+0x8400>  // b.pmore
  4796b8:	mov	w1, w21
  4796bc:	mov	x0, x19
  4796c0:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  4796c4:	ldr	x1, [x19, #256]
  4796c8:	cmp	x1, #0xff
  4796cc:	b.ne	4796f4 <_obstack_memory_used@@Base+0xa190>  // b.any
  4796d0:	ldp	x3, x2, [x19, #272]
  4796d4:	strb	wzr, [x19, #255]
  4796d8:	mov	x0, x19
  4796dc:	blr	x3
  4796e0:	str	xzr, [x19, #256]
  4796e4:	ldr	x0, [x19, #320]
  4796e8:	mov	x1, #0x0                   	// #0
  4796ec:	add	x0, x0, #0x1
  4796f0:	str	x0, [x19, #320]
  4796f4:	add	x0, x1, #0x1
  4796f8:	str	x0, [x19, #256]
  4796fc:	mov	w0, #0x3c                  	// #60
  479700:	strb	w0, [x19, x1]
  479704:	strb	w0, [x19, #264]
  479708:	mov	w1, w21
  47970c:	mov	x0, x19
  479710:	mov	w22, #0x3e                  	// #62
  479714:	ldr	x2, [x20, #16]
  479718:	mov	x23, #0x0                   	// #0
  47971c:	ldr	x2, [x2, #8]
  479720:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  479724:	ldr	x1, [x19, #256]
  479728:	b	47974c <_obstack_memory_used@@Base+0xa1e8>
  47972c:	mov	x0, x1
  479730:	add	x1, x1, #0x1
  479734:	str	x1, [x19, #256]
  479738:	strb	w22, [x19, x0]
  47973c:	strb	w22, [x19, #264]
  479740:	mov	w22, #0x28                  	// #40
  479744:	cbnz	x23, 4798d4 <_obstack_memory_used@@Base+0xa370>
  479748:	mov	x23, #0x1                   	// #1
  47974c:	cmp	x1, #0xff
  479750:	b.ne	47972c <_obstack_memory_used@@Base+0xa1c8>  // b.any
  479754:	ldp	x3, x2, [x19, #272]
  479758:	strb	wzr, [x19, #255]
  47975c:	mov	x0, x19
  479760:	blr	x3
  479764:	ldr	x2, [x19, #320]
  479768:	mov	x1, #0x1                   	// #1
  47976c:	mov	x0, #0x0                   	// #0
  479770:	add	x2, x2, x1
  479774:	str	x2, [x19, #320]
  479778:	b	479734 <_obstack_memory_used@@Base+0xa1d0>
  47977c:	ldr	w4, [x19, #344]
  479780:	ldr	x5, [x19, #336]
  479784:	cmp	w4, #0x0
  479788:	b.le	479d7c <_obstack_memory_used@@Base+0xa818>
  47978c:	sub	w3, w4, #0x1
  479790:	add	x1, x5, #0x10
  479794:	mov	x2, x5
  479798:	add	x3, x1, w3, uxtw #4
  47979c:	b	4797ac <_obstack_memory_used@@Base+0xa248>
  4797a0:	add	x2, x2, #0x10
  4797a4:	cmp	x3, x2
  4797a8:	b.eq	479d7c <_obstack_memory_used@@Base+0xa818>  // b.none
  4797ac:	ldr	x1, [x2]
  4797b0:	cmp	x0, x1
  4797b4:	b.ne	4797a0 <_obstack_memory_used@@Base+0xa23c>  // b.any
  4797b8:	ldr	x4, [x19, #328]
  4797bc:	mov	x1, x4
  4797c0:	cbnz	x4, 4797dc <_obstack_memory_used@@Base+0xa278>
  4797c4:	b	479be0 <_obstack_memory_used@@Base+0xa67c>
  4797c8:	cmp	x3, x20
  4797cc:	ccmp	x4, x1, #0x4, eq  // eq = none
  4797d0:	b.ne	4797e8 <_obstack_memory_used@@Base+0xa284>  // b.any
  4797d4:	ldr	x1, [x1, #8]
  4797d8:	cbz	x1, 479be0 <_obstack_memory_used@@Base+0xa67c>
  4797dc:	ldr	x3, [x1]
  4797e0:	cmp	x3, x0
  4797e4:	b.ne	4797c8 <_obstack_memory_used@@Base+0xa264>  // b.any
  4797e8:	add	x1, x0, #0x8
  4797ec:	mov	x0, x19
  4797f0:	bl	472950 <_obstack_memory_used@@Base+0x33ec>
  4797f4:	cbz	x0, 476338 <_obstack_memory_used@@Base+0x6dd4>
  4797f8:	mov	w22, #0x0                   	// #0
  4797fc:	ldr	w1, [x0]
  479800:	cmp	w1, #0x2f
  479804:	b.ne	4764bc <_obstack_memory_used@@Base+0x6f58>  // b.any
  479808:	ldr	w1, [x19, #316]
  47980c:	tbnz	w1, #31, 479f18 <_obstack_memory_used@@Base+0xa9b4>
  479810:	bl	472910 <_obstack_memory_used@@Base+0x33ac>
  479814:	cbz	x0, 479f2c <_obstack_memory_used@@Base+0xa9c8>
  479818:	ldr	w1, [x0]
  47981c:	b	4764bc <_obstack_memory_used@@Base+0x6f58>
  479820:	ldr	x2, [x20, #8]
  479824:	add	x3, x20, #0x10
  479828:	mov	w1, w21
  47982c:	mov	x0, x19
  479830:	bl	47b408 <_obstack_memory_used@@Base+0xbea4>
  479834:	cbnz	w0, 479d04 <_obstack_memory_used@@Base+0xa7a0>
  479838:	ldp	x24, x3, [x20, #8]
  47983c:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  479840:	add	x1, x1, #0xe0
  479844:	ldr	x0, [x24, #8]
  479848:	ldp	x22, x2, [x3, #8]
  47984c:	ldr	x0, [x0]
  479850:	ldp	x23, x20, [x2, #8]
  479854:	bl	4026d0 <strcmp@plt>
  479858:	cbnz	w0, 479c64 <_obstack_memory_used@@Base+0xa700>
  47985c:	mov	x2, x22
  479860:	mov	w1, w21
  479864:	mov	x0, x19
  479868:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  47986c:	mov	x2, x24
  479870:	mov	w1, w21
  479874:	mov	x0, x19
  479878:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  47987c:	mov	x2, x23
  479880:	mov	w1, w21
  479884:	mov	x0, x19
  479888:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  47988c:	mov	x0, x19
  479890:	mov	x2, #0x3                   	// #3
  479894:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  479898:	add	x1, x1, #0xe8
  47989c:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  4798a0:	mov	w1, w21
  4798a4:	mov	x2, x20
  4798a8:	mov	x0, x19
  4798ac:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  4798b0:	ldp	x21, x22, [sp, #32]
  4798b4:	ldp	x23, x24, [sp, #48]
  4798b8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  4798bc:	sub	w1, w0, #0x61
  4798c0:	and	w1, w1, #0xff
  4798c4:	cmp	w1, #0x5
  4798c8:	b.hi	479e88 <_obstack_memory_used@@Base+0xa924>  // b.pmore
  4798cc:	sub	w0, w0, #0x57
  4798d0:	b	478884 <_obstack_memory_used@@Base+0x9320>
  4798d4:	ldr	x2, [x20, #16]
  4798d8:	mov	w1, w21
  4798dc:	mov	x0, x19
  4798e0:	ldr	x2, [x2, #16]
  4798e4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  4798e8:	ldr	x1, [x19, #256]
  4798ec:	cmp	x1, #0xff
  4798f0:	b.ne	479918 <_obstack_memory_used@@Base+0xa3b4>  // b.any
  4798f4:	ldp	x3, x2, [x19, #272]
  4798f8:	strb	wzr, [x19, #255]
  4798fc:	mov	x0, x19
  479900:	blr	x3
  479904:	str	xzr, [x19, #256]
  479908:	ldr	x0, [x19, #320]
  47990c:	mov	x1, #0x0                   	// #0
  479910:	add	x0, x0, #0x1
  479914:	str	x0, [x19, #320]
  479918:	add	x0, x1, #0x1
  47991c:	str	x0, [x19, #256]
  479920:	mov	w0, #0x29                  	// #41
  479924:	strb	w0, [x19, x1]
  479928:	strb	w0, [x19, #264]
  47992c:	ldp	x21, x22, [sp, #32]
  479930:	ldp	x23, x24, [sp, #48]
  479934:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479938:	ldr	w1, [x19, #316]
  47993c:	tbnz	w1, #31, 4788e4 <_obstack_memory_used@@Base+0x9380>
  479940:	bl	472910 <_obstack_memory_used@@Base+0x33ac>
  479944:	mov	x2, x0
  479948:	cbnz	x0, 4788e4 <_obstack_memory_used@@Base+0x9380>
  47994c:	b	476338 <_obstack_memory_used@@Base+0x6dd4>
  479950:	cmp	w1, #0x63
  479954:	b.eq	479d1c <_obstack_memory_used@@Base+0xa7b8>  // b.none
  479958:	mov	w1, w21
  47995c:	mov	x0, x19
  479960:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  479964:	ldr	x2, [x20, #16]
  479968:	mov	w1, w21
  47996c:	mov	x0, x19
  479970:	ldr	x2, [x2, #16]
  479974:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  479978:	b	477a98 <_obstack_memory_used@@Base+0x8534>
  47997c:	mov	w2, w3
  479980:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  479984:	add	x1, x1, #0xec0
  479988:	add	x20, sp, #0x60
  47998c:	mov	x0, x20
  479990:	bl	4023d0 <sprintf@plt>
  479994:	mov	x0, x20
  479998:	bl	402330 <strlen@plt>
  47999c:	cbz	x0, 479ff8 <_obstack_memory_used@@Base+0xaa94>
  4799a0:	add	x22, x20, x0
  4799a4:	ldr	x1, [x19, #256]
  4799a8:	b	4799cc <_obstack_memory_used@@Base+0xa468>
  4799ac:	mov	x0, x1
  4799b0:	add	x1, x1, #0x1
  4799b4:	str	x1, [x19, #256]
  4799b8:	add	x20, x20, #0x1
  4799bc:	strb	w21, [x19, x0]
  4799c0:	cmp	x22, x20
  4799c4:	strb	w21, [x19, #264]
  4799c8:	b.eq	479a0c <_obstack_memory_used@@Base+0xa4a8>  // b.none
  4799cc:	ldrb	w21, [x20]
  4799d0:	cmp	x1, #0xff
  4799d4:	b.ne	4799ac <_obstack_memory_used@@Base+0xa448>  // b.any
  4799d8:	ldp	x3, x2, [x19, #272]
  4799dc:	strb	wzr, [x19, #255]
  4799e0:	mov	x0, x19
  4799e4:	blr	x3
  4799e8:	ldr	x2, [x19, #320]
  4799ec:	mov	x1, #0x1                   	// #1
  4799f0:	mov	x0, #0x0                   	// #0
  4799f4:	add	x2, x2, x1
  4799f8:	str	x2, [x19, #320]
  4799fc:	b	4799b4 <_obstack_memory_used@@Base+0xa450>
  479a00:	ldp	x21, x22, [sp, #32]
  479a04:	ldp	x23, x24, [sp, #48]
  479a08:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479a0c:	ldp	x21, x22, [sp, #32]
  479a10:	ldp	x23, x24, [sp, #48]
  479a14:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479a18:	ldr	x0, [x22, #8]
  479a1c:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  479a20:	mov	x2, #0x6                   	// #6
  479a24:	add	x1, x1, #0xed0
  479a28:	bl	4024e0 <strncmp@plt>
  479a2c:	cbnz	w0, 477720 <_obstack_memory_used@@Base+0x81bc>
  479a30:	ldr	x2, [x20, #16]
  479a34:	mov	w1, w21
  479a38:	mov	x0, x19
  479a3c:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  479a40:	mov	x0, x19
  479a44:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  479a48:	mov	x2, #0x2                   	// #2
  479a4c:	add	x1, x1, #0xed8
  479a50:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  479a54:	b	4777e0 <_obstack_memory_used@@Base+0x827c>
  479a58:	cmp	x1, #0xff
  479a5c:	b.ne	479a84 <_obstack_memory_used@@Base+0xa520>  // b.any
  479a60:	ldp	x3, x2, [x19, #272]
  479a64:	strb	wzr, [x19, #255]
  479a68:	mov	x0, x19
  479a6c:	blr	x3
  479a70:	str	xzr, [x19, #256]
  479a74:	ldr	x0, [x19, #320]
  479a78:	mov	x1, #0x0                   	// #0
  479a7c:	add	x0, x0, #0x1
  479a80:	str	x0, [x19, #320]
  479a84:	add	x0, x1, #0x1
  479a88:	str	x0, [x19, #256]
  479a8c:	mov	w2, #0x20                  	// #32
  479a90:	strb	w2, [x19, x1]
  479a94:	strb	w2, [x19, #264]
  479a98:	b	479004 <_obstack_memory_used@@Base+0x9aa0>
  479a9c:	ldr	x1, [x19, #256]
  479aa0:	cmp	x1, #0xff
  479aa4:	b.ne	479acc <_obstack_memory_used@@Base+0xa568>  // b.any
  479aa8:	ldp	x3, x2, [x19, #272]
  479aac:	strb	wzr, [x19, #255]
  479ab0:	mov	x0, x19
  479ab4:	blr	x3
  479ab8:	str	xzr, [x19, #256]
  479abc:	ldr	x0, [x19, #320]
  479ac0:	mov	x1, #0x0                   	// #0
  479ac4:	add	x0, x0, #0x1
  479ac8:	str	x0, [x19, #320]
  479acc:	add	x0, x1, #0x1
  479ad0:	str	x0, [x19, #256]
  479ad4:	mov	w2, #0x20                  	// #32
  479ad8:	strb	w2, [x19, x1]
  479adc:	strb	w2, [x19, #264]
  479ae0:	b	47906c <_obstack_memory_used@@Base+0x9b08>
  479ae4:	ldp	x21, x22, [sp, #32]
  479ae8:	ldp	x23, x24, [sp, #48]
  479aec:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479af0:	ldp	x21, x22, [sp, #32]
  479af4:	ldp	x23, x24, [sp, #48]
  479af8:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479afc:	ldp	x21, x22, [sp, #32]
  479b00:	ldp	x23, x24, [sp, #48]
  479b04:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479b08:	ldp	x21, x22, [sp, #32]
  479b0c:	ldp	x23, x24, [sp, #48]
  479b10:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479b14:	ldr	x2, [x20, #8]
  479b18:	mov	w1, w21
  479b1c:	mov	x0, x19
  479b20:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  479b24:	mov	x0, x19
  479b28:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  479b2c:	mov	x2, #0x3                   	// #3
  479b30:	add	x1, x1, #0x140
  479b34:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  479b38:	ldp	x21, x22, [sp, #32]
  479b3c:	ldp	x23, x24, [sp, #48]
  479b40:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479b44:	sub	x22, x22, #0x2
  479b48:	ldp	x23, x24, [sp, #48]
  479b4c:	str	x22, [x19, #256]
  479b50:	ldp	x21, x22, [sp, #32]
  479b54:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479b58:	ldr	x0, [x0, #8]
  479b5c:	ldr	w1, [x0, #16]
  479b60:	cmp	w1, #0x1
  479b64:	b.eq	479ee8 <_obstack_memory_used@@Base+0xa984>  // b.none
  479b68:	ldp	x21, x22, [sp, #32]
  479b6c:	ldp	x23, x24, [sp, #48]
  479b70:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479b74:	ldr	x1, [x0, #8]
  479b78:	ldr	w2, [x1, #16]
  479b7c:	cmp	w2, #0x1
  479b80:	b.ne	477988 <_obstack_memory_used@@Base+0x8424>  // b.any
  479b84:	ldr	x1, [x1, #8]
  479b88:	ldrb	w1, [x1]
  479b8c:	cmp	w1, #0x3e
  479b90:	b.ne	477988 <_obstack_memory_used@@Base+0x8424>  // b.any
  479b94:	ldr	x1, [x19, #256]
  479b98:	cmp	x1, #0xff
  479b9c:	b.ne	479bc4 <_obstack_memory_used@@Base+0xa660>  // b.any
  479ba0:	ldp	x3, x2, [x19, #272]
  479ba4:	strb	wzr, [x19, #255]
  479ba8:	mov	x0, x19
  479bac:	blr	x3
  479bb0:	str	xzr, [x19, #256]
  479bb4:	ldr	x0, [x19, #320]
  479bb8:	mov	x1, #0x0                   	// #0
  479bbc:	add	x0, x0, #0x1
  479bc0:	str	x0, [x19, #320]
  479bc4:	add	x0, x1, #0x1
  479bc8:	str	x0, [x19, #256]
  479bcc:	mov	w0, #0x28                  	// #40
  479bd0:	strb	w0, [x19, x1]
  479bd4:	strb	w0, [x19, #264]
  479bd8:	ldr	x0, [x20, #8]
  479bdc:	b	477988 <_obstack_memory_used@@Base+0x8424>
  479be0:	ldr	x2, [x2, #8]
  479be4:	add	x1, x0, #0x8
  479be8:	ldr	x23, [x19, #288]
  479bec:	str	x2, [x19, #288]
  479bf0:	mov	x0, x19
  479bf4:	bl	472950 <_obstack_memory_used@@Base+0x33ec>
  479bf8:	cbz	x0, 479f30 <_obstack_memory_used@@Base+0xa9cc>
  479bfc:	mov	w22, #0x1                   	// #1
  479c00:	b	4797fc <_obstack_memory_used@@Base+0xa298>
  479c04:	ldr	x25, [x25, #8]
  479c08:	cbz	x25, 479680 <_obstack_memory_used@@Base+0xa11c>
  479c0c:	ldr	w5, [x25]
  479c10:	b	479570 <_obstack_memory_used@@Base+0xa00c>
  479c14:	ldp	x21, x22, [sp, #32]
  479c18:	ldp	x23, x24, [sp, #48]
  479c1c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479c20:	ldp	x21, x22, [sp, #32]
  479c24:	ldp	x23, x24, [sp, #48]
  479c28:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479c2c:	ldp	x21, x22, [sp, #32]
  479c30:	ldp	x23, x24, [sp, #48]
  479c34:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479c38:	ldr	x0, [x2, #16]
  479c3c:	ldr	w0, [x0]
  479c40:	cmp	w0, #0x29
  479c44:	b.eq	479c50 <_obstack_memory_used@@Base+0xa6ec>  // b.none
  479c48:	mov	w0, #0x1                   	// #1
  479c4c:	str	w0, [x19, #304]
  479c50:	ldr	x2, [x2, #8]
  479c54:	mov	w1, w21
  479c58:	mov	x0, x19
  479c5c:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  479c60:	b	4779d0 <_obstack_memory_used@@Base+0x846c>
  479c64:	mov	x0, x19
  479c68:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  479c6c:	mov	x2, #0x4                   	// #4
  479c70:	add	x1, x1, #0xf0
  479c74:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  479c78:	ldr	x0, [x22, #8]
  479c7c:	cbz	x0, 479cd4 <_obstack_memory_used@@Base+0xa770>
  479c80:	mov	w1, w21
  479c84:	mov	x2, x22
  479c88:	mov	x0, x19
  479c8c:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  479c90:	ldr	x1, [x19, #256]
  479c94:	cmp	x1, #0xff
  479c98:	b.ne	479cc0 <_obstack_memory_used@@Base+0xa75c>  // b.any
  479c9c:	ldp	x3, x2, [x19, #272]
  479ca0:	strb	wzr, [x19, #255]
  479ca4:	mov	x0, x19
  479ca8:	blr	x3
  479cac:	str	xzr, [x19, #256]
  479cb0:	ldr	x0, [x19, #320]
  479cb4:	mov	x1, #0x0                   	// #0
  479cb8:	add	x0, x0, #0x1
  479cbc:	str	x0, [x19, #320]
  479cc0:	add	x0, x1, #0x1
  479cc4:	str	x0, [x19, #256]
  479cc8:	mov	w0, #0x20                  	// #32
  479ccc:	strb	w0, [x19, x1]
  479cd0:	strb	w0, [x19, #264]
  479cd4:	mov	x2, x23
  479cd8:	mov	w1, w21
  479cdc:	mov	x0, x19
  479ce0:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  479ce4:	cbz	x20, 479e7c <_obstack_memory_used@@Base+0xa918>
  479ce8:	mov	w1, w21
  479cec:	mov	x2, x20
  479cf0:	mov	x0, x19
  479cf4:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  479cf8:	ldp	x21, x22, [sp, #32]
  479cfc:	ldp	x23, x24, [sp, #48]
  479d00:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479d04:	ldp	x21, x22, [sp, #32]
  479d08:	ldp	x23, x24, [sp, #48]
  479d0c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479d10:	ldp	x21, x22, [sp, #32]
  479d14:	ldp	x23, x24, [sp, #48]
  479d18:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479d1c:	ldrb	w1, [x0, #1]
  479d20:	cmp	w1, #0x6c
  479d24:	b.ne	479958 <_obstack_memory_used@@Base+0xa3f4>  // b.any
  479d28:	ldrb	w0, [x0, #2]
  479d2c:	cbz	w0, 479964 <_obstack_memory_used@@Base+0xa400>
  479d30:	b	479958 <_obstack_memory_used@@Base+0xa3f4>
  479d34:	ldp	x21, x22, [sp, #32]
  479d38:	ldp	x23, x24, [sp, #48]
  479d3c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479d40:	ldp	x21, x22, [sp, #32]
  479d44:	ldp	x23, x24, [sp, #48]
  479d48:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479d4c:	ldp	x21, x22, [sp, #32]
  479d50:	ldp	x23, x24, [sp, #48]
  479d54:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479d58:	ldr	x1, [x20, #8]
  479d5c:	ldr	w2, [x1]
  479d60:	cmp	w2, #0x1
  479d64:	b.ne	478d68 <_obstack_memory_used@@Base+0x9804>  // b.any
  479d68:	ldr	x2, [x20, #16]
  479d6c:	ldr	w2, [x2]
  479d70:	cmp	w2, #0x29
  479d74:	csel	x20, x20, x1, ne  // ne = any
  479d78:	b	478d68 <_obstack_memory_used@@Base+0x9804>
  479d7c:	ldr	w1, [x19, #348]
  479d80:	cmp	w4, w1
  479d84:	b.ge	479dec <_obstack_memory_used@@Base+0xa888>  // b.tcont
  479d88:	sbfiz	x1, x4, #4, #32
  479d8c:	add	w2, w4, #0x1
  479d90:	ldr	x3, [x19, #288]
  479d94:	str	w2, [x19, #344]
  479d98:	str	x0, [x5, x1]
  479d9c:	add	x1, x5, w4, sxtw #4
  479da0:	add	x1, x1, #0x8
  479da4:	cbz	x3, 479f04 <_obstack_memory_used@@Base+0xa9a0>
  479da8:	ldr	w2, [x19, #360]
  479dac:	ldr	w6, [x19, #364]
  479db0:	sbfiz	x5, x2, #4, #32
  479db4:	b	479de4 <_obstack_memory_used@@Base+0xa880>
  479db8:	ldr	x4, [x19, #352]
  479dbc:	add	w2, w2, #0x1
  479dc0:	ldr	x7, [x3, #8]
  479dc4:	add	x4, x4, x5
  479dc8:	str	w2, [x19, #360]
  479dcc:	add	x5, x5, #0x10
  479dd0:	str	x7, [x4, #8]
  479dd4:	str	x4, [x1]
  479dd8:	mov	x1, x4
  479ddc:	ldr	x3, [x3]
  479de0:	cbz	x3, 479f04 <_obstack_memory_used@@Base+0xa9a0>
  479de4:	cmp	w6, w2
  479de8:	b.gt	479db8 <_obstack_memory_used@@Base+0xa854>
  479dec:	mov	w0, #0x1                   	// #1
  479df0:	ldp	x21, x22, [sp, #32]
  479df4:	ldp	x23, x24, [sp, #48]
  479df8:	str	w0, [x19, #304]
  479dfc:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479e00:	ldr	x2, [x20, #8]
  479e04:	mov	w1, w21
  479e08:	mov	x0, x19
  479e0c:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  479e10:	mov	x2, x22
  479e14:	mov	w1, w21
  479e18:	mov	x0, x19
  479e1c:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  479e20:	ldp	x21, x22, [sp, #32]
  479e24:	ldp	x23, x24, [sp, #48]
  479e28:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479e2c:	ldr	x2, [x20, #16]
  479e30:	mov	x0, x19
  479e34:	mov	w1, w21
  479e38:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  479e3c:	str	xzr, [x19, #296]
  479e40:	ldr	w0, [sp, #112]
  479e44:	cbz	w0, 476d48 <_obstack_memory_used@@Base+0x77e4>
  479e48:	ldp	x21, x22, [sp, #32]
  479e4c:	ldp	x23, x24, [sp, #48]
  479e50:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479e54:	cmp	w22, #0x5
  479e58:	b.eq	47a004 <_obstack_memory_used@@Base+0xaaa0>  // b.none
  479e5c:	mov	x0, x19
  479e60:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  479e64:	mov	x2, #0x3                   	// #3
  479e68:	add	x1, x1, #0x108
  479e6c:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  479e70:	ldp	x21, x22, [sp, #32]
  479e74:	ldp	x23, x24, [sp, #48]
  479e78:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479e7c:	ldp	x21, x22, [sp, #32]
  479e80:	ldp	x23, x24, [sp, #48]
  479e84:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479e88:	cmp	x21, x24
  479e8c:	b.ls	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.plast
  479e90:	cmp	x2, #0xff
  479e94:	ccmp	w0, w23, #0x0, ls  // ls = plast
  479e98:	b.ne	4787f0 <_obstack_memory_used@@Base+0x928c>  // b.any
  479e9c:	ldr	x1, [x19, #256]
  479ea0:	and	w22, w2, #0xff
  479ea4:	cmp	x1, #0xff
  479ea8:	b.ne	479ed0 <_obstack_memory_used@@Base+0xa96c>  // b.any
  479eac:	ldp	x3, x2, [x19, #272]
  479eb0:	strb	wzr, [x19, #255]
  479eb4:	mov	x0, x19
  479eb8:	blr	x3
  479ebc:	str	xzr, [x19, #256]
  479ec0:	ldr	x0, [x19, #320]
  479ec4:	mov	x1, #0x0                   	// #0
  479ec8:	add	x0, x0, #0x1
  479ecc:	str	x0, [x19, #320]
  479ed0:	add	x0, x1, #0x1
  479ed4:	str	x0, [x19, #256]
  479ed8:	strb	w22, [x19, x1]
  479edc:	mov	x20, x24
  479ee0:	strb	w22, [x19, #264]
  479ee4:	b	478830 <_obstack_memory_used@@Base+0x92cc>
  479ee8:	ldr	x0, [x0, #8]
  479eec:	ldrb	w0, [x0]
  479ef0:	cmp	w0, #0x3e
  479ef4:	b.eq	47a024 <_obstack_memory_used@@Base+0xaac0>  // b.none
  479ef8:	ldp	x21, x22, [sp, #32]
  479efc:	ldp	x23, x24, [sp, #48]
  479f00:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479f04:	str	xzr, [x1]
  479f08:	b	4797e8 <_obstack_memory_used@@Base+0xa284>
  479f0c:	ldp	x21, x22, [sp, #32]
  479f10:	ldp	x23, x24, [sp, #48]
  479f14:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479f18:	ldr	w1, [x20]
  479f1c:	ldr	x4, [x19, #296]
  479f20:	cmp	w1, #0x2f
  479f24:	csel	x20, x20, x0, ne  // ne = any
  479f28:	b	4764e0 <_obstack_memory_used@@Base+0x6f7c>
  479f2c:	cbz	w22, 476338 <_obstack_memory_used@@Base+0x6dd4>
  479f30:	ldp	x21, x22, [sp, #32]
  479f34:	str	x23, [x19, #288]
  479f38:	ldp	x23, x24, [sp, #48]
  479f3c:	b	476340 <_obstack_memory_used@@Base+0x6ddc>
  479f40:	ldr	x1, [x19, #256]
  479f44:	cmp	x1, #0xff
  479f48:	b.ne	479f70 <_obstack_memory_used@@Base+0xaa0c>  // b.any
  479f4c:	ldp	x3, x2, [x19, #272]
  479f50:	strb	wzr, [x19, #255]
  479f54:	mov	x0, x19
  479f58:	blr	x3
  479f5c:	str	xzr, [x19, #256]
  479f60:	ldr	x0, [x19, #320]
  479f64:	mov	x1, #0x0                   	// #0
  479f68:	add	x0, x0, #0x1
  479f6c:	str	x0, [x19, #320]
  479f70:	add	x0, x1, #0x1
  479f74:	str	x0, [x19, #256]
  479f78:	mov	w0, #0x75                  	// #117
  479f7c:	strb	w0, [x19, x1]
  479f80:	strb	w0, [x19, #264]
  479f84:	ldp	x21, x22, [sp, #32]
  479f88:	ldp	x23, x24, [sp, #48]
  479f8c:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479f90:	mov	x0, x19
  479f94:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  479f98:	mov	x2, #0x2                   	// #2
  479f9c:	add	x1, x1, #0xf8
  479fa0:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  479fa4:	ldp	x21, x22, [sp, #32]
  479fa8:	ldp	x23, x24, [sp, #48]
  479fac:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  479fb0:	ldr	x1, [x19, #256]
  479fb4:	cmp	x1, #0xff
  479fb8:	b.ne	479fe0 <_obstack_memory_used@@Base+0xaa7c>  // b.any
  479fbc:	ldp	x3, x2, [x19, #272]
  479fc0:	strb	wzr, [x19, #255]
  479fc4:	mov	x0, x19
  479fc8:	blr	x3
  479fcc:	str	xzr, [x19, #256]
  479fd0:	ldr	x0, [x19, #320]
  479fd4:	mov	x1, #0x0                   	// #0
  479fd8:	add	x0, x0, #0x1
  479fdc:	str	x0, [x19, #320]
  479fe0:	add	x0, x1, #0x1
  479fe4:	str	x0, [x19, #256]
  479fe8:	mov	w0, #0x2d                  	// #45
  479fec:	strb	w0, [x19, x1]
  479ff0:	strb	w0, [x19, #264]
  479ff4:	b	478c30 <_obstack_memory_used@@Base+0x96cc>
  479ff8:	ldp	x21, x22, [sp, #32]
  479ffc:	ldp	x23, x24, [sp, #48]
  47a000:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47a004:	mov	x0, x19
  47a008:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a00c:	mov	x2, #0x2                   	// #2
  47a010:	add	x1, x1, #0x100
  47a014:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  47a018:	ldp	x21, x22, [sp, #32]
  47a01c:	ldp	x23, x24, [sp, #48]
  47a020:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47a024:	ldr	x1, [x19, #256]
  47a028:	cmp	x1, #0xff
  47a02c:	b.ne	47a054 <_obstack_memory_used@@Base+0xaaf0>  // b.any
  47a030:	ldp	x3, x2, [x19, #272]
  47a034:	strb	wzr, [x19, #255]
  47a038:	mov	x0, x19
  47a03c:	blr	x3
  47a040:	str	xzr, [x19, #256]
  47a044:	ldr	x0, [x19, #320]
  47a048:	mov	x1, #0x0                   	// #0
  47a04c:	add	x0, x0, #0x1
  47a050:	str	x0, [x19, #320]
  47a054:	add	x0, x1, #0x1
  47a058:	str	x0, [x19, #256]
  47a05c:	mov	w0, #0x29                  	// #41
  47a060:	strb	w0, [x19, x1]
  47a064:	strb	w0, [x19, #264]
  47a068:	ldp	x21, x22, [sp, #32]
  47a06c:	ldp	x23, x24, [sp, #48]
  47a070:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47a074:	mov	x2, x22
  47a078:	mov	w1, w21
  47a07c:	mov	x0, x19
  47a080:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  47a084:	b	477eac <_obstack_memory_used@@Base+0x8948>
  47a088:	ldp	x21, x22, [sp, #32]
  47a08c:	ldp	x23, x24, [sp, #48]
  47a090:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47a094:	mov	x0, x19
  47a098:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a09c:	mov	x2, #0x5                   	// #5
  47a0a0:	add	x1, x1, #0x110
  47a0a4:	bl	472030 <_obstack_memory_used@@Base+0x2acc>
  47a0a8:	ldp	x21, x22, [sp, #32]
  47a0ac:	ldp	x23, x24, [sp, #48]
  47a0b0:	b	47630c <_obstack_memory_used@@Base+0x6da8>
  47a0b4:	nop
  47a0b8:	stp	x29, x30, [sp, #-48]!
  47a0bc:	mov	x29, sp
  47a0c0:	stp	x19, x20, [sp, #16]
  47a0c4:	mov	x20, x0
  47a0c8:	cbz	x2, 47a138 <_obstack_memory_used@@Base+0xabd4>
  47a0cc:	ldr	w3, [x2, #4]
  47a0d0:	mov	x19, x2
  47a0d4:	cmp	w3, #0x1
  47a0d8:	b.gt	47a138 <_obstack_memory_used@@Base+0xabd4>
  47a0dc:	ldr	w4, [x0, #308]
  47a0e0:	cmp	w4, #0x400
  47a0e4:	b.gt	47a138 <_obstack_memory_used@@Base+0xabd4>
  47a0e8:	add	w3, w3, #0x1
  47a0ec:	add	w4, w4, #0x1
  47a0f0:	str	w3, [x2, #4]
  47a0f4:	add	x3, sp, #0x20
  47a0f8:	str	w4, [x0, #308]
  47a0fc:	ldr	x4, [x0, #328]
  47a100:	str	x3, [x0, #328]
  47a104:	stp	x2, x4, [sp, #32]
  47a108:	bl	4762a8 <_obstack_memory_used@@Base+0x6d44>
  47a10c:	ldr	w1, [x19, #4]
  47a110:	ldr	x0, [sp, #40]
  47a114:	str	x0, [x20, #328]
  47a118:	ldr	w0, [x20, #308]
  47a11c:	sub	w1, w1, #0x1
  47a120:	str	w1, [x19, #4]
  47a124:	sub	w0, w0, #0x1
  47a128:	str	w0, [x20, #308]
  47a12c:	ldp	x19, x20, [sp, #16]
  47a130:	ldp	x29, x30, [sp], #48
  47a134:	ret
  47a138:	mov	w0, #0x1                   	// #1
  47a13c:	str	w0, [x20, #304]
  47a140:	ldp	x19, x20, [sp, #16]
  47a144:	ldp	x29, x30, [sp], #48
  47a148:	ret
  47a14c:	nop
  47a150:	stp	x29, x30, [sp, #-64]!
  47a154:	mov	x29, sp
  47a158:	stp	x19, x20, [sp, #16]
  47a15c:	mov	x19, x0
  47a160:	ldr	w0, [x2]
  47a164:	stp	x21, x22, [sp, #32]
  47a168:	mov	x20, x2
  47a16c:	sub	w0, w0, #0x3
  47a170:	mov	w21, w1
  47a174:	cmp	w0, #0x4d
  47a178:	b.ls	47a198 <_obstack_memory_used@@Base+0xac34>  // b.plast
  47a17c:	mov	x2, x20
  47a180:	mov	w1, w21
  47a184:	mov	x0, x19
  47a188:	ldp	x19, x20, [sp, #16]
  47a18c:	ldp	x21, x22, [sp, #32]
  47a190:	ldp	x29, x30, [sp], #64
  47a194:	b	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47a198:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47a19c:	add	x1, x1, #0xdc0
  47a1a0:	ldrh	w0, [x1, w0, uxtw #1]
  47a1a4:	adr	x1, 47a1b0 <_obstack_memory_used@@Base+0xac4c>
  47a1a8:	add	x0, x1, w0, sxth #2
  47a1ac:	br	x0
  47a1b0:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a1b4:	add	x20, x20, #0x1c8
  47a1b8:	add	x22, x20, #0x9
  47a1bc:	mov	w21, #0x20                  	// #32
  47a1c0:	ldr	x1, [x19, #256]
  47a1c4:	b	47a1ec <_obstack_memory_used@@Base+0xac88>
  47a1c8:	mov	x0, x1
  47a1cc:	add	x1, x1, #0x1
  47a1d0:	str	x1, [x19, #256]
  47a1d4:	add	x20, x20, #0x1
  47a1d8:	strb	w21, [x19, x0]
  47a1dc:	cmp	x22, x20
  47a1e0:	strb	w21, [x19, #264]
  47a1e4:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a1e8:	ldrb	w21, [x20]
  47a1ec:	cmp	x1, #0xff
  47a1f0:	b.ne	47a1c8 <_obstack_memory_used@@Base+0xac64>  // b.any
  47a1f4:	ldp	x3, x2, [x19, #272]
  47a1f8:	strb	wzr, [x19, #255]
  47a1fc:	mov	x0, x19
  47a200:	blr	x3
  47a204:	ldr	x2, [x19, #320]
  47a208:	mov	x1, #0x1                   	// #1
  47a20c:	mov	x0, #0x0                   	// #0
  47a210:	add	x2, x2, x1
  47a214:	str	x2, [x19, #320]
  47a218:	b	47a1d0 <_obstack_memory_used@@Base+0xac6c>
  47a21c:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a220:	add	x20, x20, #0x1d8
  47a224:	add	x22, x20, #0x9
  47a228:	mov	w21, #0x20                  	// #32
  47a22c:	ldr	x1, [x19, #256]
  47a230:	b	47a258 <_obstack_memory_used@@Base+0xacf4>
  47a234:	mov	x0, x1
  47a238:	add	x1, x1, #0x1
  47a23c:	str	x1, [x19, #256]
  47a240:	add	x20, x20, #0x1
  47a244:	strb	w21, [x19, x0]
  47a248:	cmp	x20, x22
  47a24c:	strb	w21, [x19, #264]
  47a250:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a254:	ldrb	w21, [x20]
  47a258:	cmp	x1, #0xff
  47a25c:	b.ne	47a234 <_obstack_memory_used@@Base+0xacd0>  // b.any
  47a260:	ldp	x3, x2, [x19, #272]
  47a264:	strb	wzr, [x19, #255]
  47a268:	mov	x0, x19
  47a26c:	blr	x3
  47a270:	ldr	x2, [x19, #320]
  47a274:	mov	x1, #0x1                   	// #1
  47a278:	mov	x0, #0x0                   	// #0
  47a27c:	add	x2, x2, x1
  47a280:	str	x2, [x19, #320]
  47a284:	b	47a23c <_obstack_memory_used@@Base+0xacd8>
  47a288:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a28c:	add	x20, x20, #0x1e8
  47a290:	add	x22, x20, #0x6
  47a294:	mov	w21, #0x20                  	// #32
  47a298:	ldr	x1, [x19, #256]
  47a29c:	b	47a2c4 <_obstack_memory_used@@Base+0xad60>
  47a2a0:	mov	x0, x1
  47a2a4:	add	x1, x1, #0x1
  47a2a8:	str	x1, [x19, #256]
  47a2ac:	add	x20, x20, #0x1
  47a2b0:	strb	w21, [x19, x0]
  47a2b4:	cmp	x22, x20
  47a2b8:	strb	w21, [x19, #264]
  47a2bc:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a2c0:	ldrb	w21, [x20]
  47a2c4:	cmp	x1, #0xff
  47a2c8:	b.ne	47a2a0 <_obstack_memory_used@@Base+0xad3c>  // b.any
  47a2cc:	ldp	x3, x2, [x19, #272]
  47a2d0:	strb	wzr, [x19, #255]
  47a2d4:	mov	x0, x19
  47a2d8:	blr	x3
  47a2dc:	ldr	x2, [x19, #320]
  47a2e0:	mov	x1, #0x1                   	// #1
  47a2e4:	mov	x0, #0x0                   	// #0
  47a2e8:	add	x2, x2, x1
  47a2ec:	str	x2, [x19, #320]
  47a2f0:	b	47a2a8 <_obstack_memory_used@@Base+0xad44>
  47a2f4:	ldr	x2, [x2, #8]
  47a2f8:	b	47a180 <_obstack_memory_used@@Base+0xac1c>
  47a2fc:	ldr	x0, [x19, #256]
  47a300:	cmp	x0, #0xff
  47a304:	b.eq	47a8c0 <_obstack_memory_used@@Base+0xb35c>  // b.none
  47a308:	add	x1, x0, #0x1
  47a30c:	str	x1, [x19, #256]
  47a310:	mov	w2, #0x20                  	// #32
  47a314:	strb	w2, [x19, x0]
  47a318:	strb	w2, [x19, #264]
  47a31c:	b	47a50c <_obstack_memory_used@@Base+0xafa8>
  47a320:	ldr	x0, [x19, #256]
  47a324:	add	x1, x0, #0x1
  47a328:	cmp	x0, #0xff
  47a32c:	b.eq	47a918 <_obstack_memory_used@@Base+0xb3b4>  // b.none
  47a330:	str	x1, [x19, #256]
  47a334:	mov	w2, #0x20                  	// #32
  47a338:	strb	w2, [x19, x0]
  47a33c:	strb	w2, [x19, #264]
  47a340:	mov	x21, #0x0                   	// #0
  47a344:	mov	w20, #0x26                  	// #38
  47a348:	b	47a368 <_obstack_memory_used@@Base+0xae04>
  47a34c:	mov	x0, x1
  47a350:	add	x1, x1, #0x1
  47a354:	str	x1, [x19, #256]
  47a358:	strb	w20, [x19, x0]
  47a35c:	strb	w20, [x19, #264]
  47a360:	cbnz	x21, 47a3a4 <_obstack_memory_used@@Base+0xae40>
  47a364:	mov	x21, #0x1                   	// #1
  47a368:	cmp	x1, #0xff
  47a36c:	b.ne	47a34c <_obstack_memory_used@@Base+0xade8>  // b.any
  47a370:	ldp	x3, x2, [x19, #272]
  47a374:	strb	wzr, [x19, #255]
  47a378:	mov	x0, x19
  47a37c:	blr	x3
  47a380:	ldr	x2, [x19, #320]
  47a384:	mov	x0, #0x0                   	// #0
  47a388:	mov	x1, #0x1                   	// #1
  47a38c:	str	x1, [x19, #256]
  47a390:	add	x2, x2, x1
  47a394:	str	x2, [x19, #320]
  47a398:	strb	w20, [x19, x0]
  47a39c:	strb	w20, [x19, #264]
  47a3a0:	cbz	x21, 47a364 <_obstack_memory_used@@Base+0xae00>
  47a3a4:	ldp	x19, x20, [sp, #16]
  47a3a8:	ldp	x21, x22, [sp, #32]
  47a3ac:	ldp	x29, x30, [sp], #64
  47a3b0:	ret
  47a3b4:	ldr	x1, [x19, #256]
  47a3b8:	add	x0, x1, #0x1
  47a3bc:	cmp	x1, #0xff
  47a3c0:	b.eq	47a8f0 <_obstack_memory_used@@Base+0xb38c>  // b.none
  47a3c4:	str	x0, [x19, #256]
  47a3c8:	mov	w0, #0x20                  	// #32
  47a3cc:	strb	w0, [x19, x1]
  47a3d0:	mov	w1, w21
  47a3d4:	strb	w0, [x19, #264]
  47a3d8:	mov	x0, x19
  47a3dc:	ldr	x2, [x20, #16]
  47a3e0:	ldp	x19, x20, [sp, #16]
  47a3e4:	ldp	x21, x22, [sp, #32]
  47a3e8:	ldp	x29, x30, [sp], #64
  47a3ec:	b	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47a3f0:	tbnz	w21, #2, 47a3a4 <_obstack_memory_used@@Base+0xae40>
  47a3f4:	ldr	x1, [x19, #256]
  47a3f8:	add	x0, x1, #0x1
  47a3fc:	cmp	x1, #0xff
  47a400:	b.ne	47a428 <_obstack_memory_used@@Base+0xaec4>  // b.any
  47a404:	ldp	x3, x2, [x19, #272]
  47a408:	strb	wzr, [x19, #255]
  47a40c:	mov	x0, x19
  47a410:	blr	x3
  47a414:	ldr	x2, [x19, #320]
  47a418:	mov	x0, #0x1                   	// #1
  47a41c:	mov	x1, #0x0                   	// #0
  47a420:	add	x2, x2, x0
  47a424:	str	x2, [x19, #320]
  47a428:	str	x0, [x19, #256]
  47a42c:	mov	w0, #0x2a                  	// #42
  47a430:	strb	w0, [x19, x1]
  47a434:	strb	w0, [x19, #264]
  47a438:	b	47a3a4 <_obstack_memory_used@@Base+0xae40>
  47a43c:	ldrb	w0, [x19, #264]
  47a440:	cmp	w0, #0x28
  47a444:	b.eq	47a48c <_obstack_memory_used@@Base+0xaf28>  // b.none
  47a448:	ldr	x1, [x19, #256]
  47a44c:	add	x0, x1, #0x1
  47a450:	cmp	x1, #0xff
  47a454:	b.ne	47a47c <_obstack_memory_used@@Base+0xaf18>  // b.any
  47a458:	ldp	x3, x2, [x19, #272]
  47a45c:	strb	wzr, [x19, #255]
  47a460:	mov	x0, x19
  47a464:	blr	x3
  47a468:	ldr	x2, [x19, #320]
  47a46c:	mov	x0, #0x1                   	// #1
  47a470:	mov	x1, #0x0                   	// #0
  47a474:	add	x2, x2, x0
  47a478:	str	x2, [x19, #320]
  47a47c:	str	x0, [x19, #256]
  47a480:	mov	w0, #0x20                  	// #32
  47a484:	strb	w0, [x19, x1]
  47a488:	strb	w0, [x19, #264]
  47a48c:	ldr	x2, [x20, #8]
  47a490:	mov	w1, w21
  47a494:	mov	x0, x19
  47a498:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a49c:	add	x20, x20, #0x240
  47a4a0:	mov	w21, #0x3a                  	// #58
  47a4a4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47a4a8:	add	x22, x20, #0x3
  47a4ac:	ldr	x1, [x19, #256]
  47a4b0:	b	47a4d8 <_obstack_memory_used@@Base+0xaf74>
  47a4b4:	mov	x0, x1
  47a4b8:	add	x1, x1, #0x1
  47a4bc:	str	x1, [x19, #256]
  47a4c0:	add	x20, x20, #0x1
  47a4c4:	strb	w21, [x19, x0]
  47a4c8:	cmp	x22, x20
  47a4cc:	strb	w21, [x19, #264]
  47a4d0:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a4d4:	ldrb	w21, [x20]
  47a4d8:	cmp	x1, #0xff
  47a4dc:	b.ne	47a4b4 <_obstack_memory_used@@Base+0xaf50>  // b.any
  47a4e0:	ldp	x3, x2, [x19, #272]
  47a4e4:	strb	wzr, [x19, #255]
  47a4e8:	mov	x0, x19
  47a4ec:	blr	x3
  47a4f0:	ldr	x2, [x19, #320]
  47a4f4:	mov	x1, #0x1                   	// #1
  47a4f8:	mov	x0, #0x0                   	// #0
  47a4fc:	add	x2, x2, x1
  47a500:	str	x2, [x19, #320]
  47a504:	b	47a4bc <_obstack_memory_used@@Base+0xaf58>
  47a508:	ldr	x1, [x19, #256]
  47a50c:	cmp	x1, #0xff
  47a510:	b.eq	47a898 <_obstack_memory_used@@Base+0xb334>  // b.none
  47a514:	add	x0, x1, #0x1
  47a518:	str	x0, [x19, #256]
  47a51c:	mov	w0, #0x26                  	// #38
  47a520:	strb	w0, [x19, x1]
  47a524:	strb	w0, [x19, #264]
  47a528:	ldp	x19, x20, [sp, #16]
  47a52c:	ldp	x21, x22, [sp, #32]
  47a530:	ldp	x29, x30, [sp], #64
  47a534:	ret
  47a538:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a53c:	add	x22, x22, #0x218
  47a540:	stp	x23, x24, [sp, #48]
  47a544:	add	x24, x22, #0x6
  47a548:	mov	w23, #0x20                  	// #32
  47a54c:	ldr	x1, [x19, #256]
  47a550:	b	47a578 <_obstack_memory_used@@Base+0xb014>
  47a554:	mov	x0, x1
  47a558:	add	x1, x1, #0x1
  47a55c:	str	x1, [x19, #256]
  47a560:	add	x22, x22, #0x1
  47a564:	strb	w23, [x19, x0]
  47a568:	cmp	x24, x22
  47a56c:	strb	w23, [x19, #264]
  47a570:	b.eq	47a7e0 <_obstack_memory_used@@Base+0xb27c>  // b.none
  47a574:	ldrb	w23, [x22]
  47a578:	cmp	x1, #0xff
  47a57c:	b.ne	47a554 <_obstack_memory_used@@Base+0xaff0>  // b.any
  47a580:	ldp	x3, x2, [x19, #272]
  47a584:	strb	wzr, [x19, #255]
  47a588:	mov	x0, x19
  47a58c:	blr	x3
  47a590:	ldr	x2, [x19, #320]
  47a594:	mov	x1, #0x1                   	// #1
  47a598:	mov	x0, #0x0                   	// #0
  47a59c:	add	x2, x2, x1
  47a5a0:	str	x2, [x19, #320]
  47a5a4:	b	47a55c <_obstack_memory_used@@Base+0xaff8>
  47a5a8:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a5ac:	add	x22, x22, #0x208
  47a5b0:	stp	x23, x24, [sp, #48]
  47a5b4:	add	x24, x22, #0x9
  47a5b8:	mov	w23, #0x20                  	// #32
  47a5bc:	ldr	x1, [x19, #256]
  47a5c0:	b	47a5e8 <_obstack_memory_used@@Base+0xb084>
  47a5c4:	mov	x0, x1
  47a5c8:	add	x1, x1, #0x1
  47a5cc:	str	x1, [x19, #256]
  47a5d0:	add	x22, x22, #0x1
  47a5d4:	strb	w23, [x19, x0]
  47a5d8:	cmp	x22, x24
  47a5dc:	strb	w23, [x19, #264]
  47a5e0:	b.eq	47a7e0 <_obstack_memory_used@@Base+0xb27c>  // b.none
  47a5e4:	ldrb	w23, [x22]
  47a5e8:	cmp	x1, #0xff
  47a5ec:	b.ne	47a5c4 <_obstack_memory_used@@Base+0xb060>  // b.any
  47a5f0:	ldp	x3, x2, [x19, #272]
  47a5f4:	strb	wzr, [x19, #255]
  47a5f8:	mov	x0, x19
  47a5fc:	blr	x3
  47a600:	ldr	x2, [x19, #320]
  47a604:	mov	x1, #0x1                   	// #1
  47a608:	mov	x0, #0x0                   	// #0
  47a60c:	add	x2, x2, x1
  47a610:	str	x2, [x19, #320]
  47a614:	b	47a5cc <_obstack_memory_used@@Base+0xb068>
  47a618:	stp	x23, x24, [sp, #48]
  47a61c:	adrp	x24, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a620:	add	x24, x24, #0x248
  47a624:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a628:	add	x24, x24, #0xa
  47a62c:	add	x22, x22, #0x249
  47a630:	mov	w23, #0x20                  	// #32
  47a634:	ldr	x1, [x19, #256]
  47a638:	b	47a65c <_obstack_memory_used@@Base+0xb0f8>
  47a63c:	mov	x0, x1
  47a640:	add	x1, x1, #0x1
  47a644:	str	x1, [x19, #256]
  47a648:	cmp	x22, x24
  47a64c:	strb	w23, [x19, x0]
  47a650:	strb	w23, [x19, #264]
  47a654:	b.eq	47a890 <_obstack_memory_used@@Base+0xb32c>  // b.none
  47a658:	ldrb	w23, [x22], #1
  47a65c:	cmp	x1, #0xff
  47a660:	b.ne	47a63c <_obstack_memory_used@@Base+0xb0d8>  // b.any
  47a664:	ldp	x3, x2, [x19, #272]
  47a668:	strb	wzr, [x19, #255]
  47a66c:	mov	x0, x19
  47a670:	blr	x3
  47a674:	ldr	x2, [x19, #320]
  47a678:	mov	x1, #0x1                   	// #1
  47a67c:	mov	x0, #0x0                   	// #0
  47a680:	add	x2, x2, x1
  47a684:	str	x2, [x19, #320]
  47a688:	b	47a644 <_obstack_memory_used@@Base+0xb0e0>
  47a68c:	ldr	x1, [x19, #256]
  47a690:	b	47a340 <_obstack_memory_used@@Base+0xaddc>
  47a694:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a698:	add	x20, x20, #0x220
  47a69c:	add	x22, x20, #0x8
  47a6a0:	mov	w21, #0x63                  	// #99
  47a6a4:	ldr	x1, [x19, #256]
  47a6a8:	b	47a6d0 <_obstack_memory_used@@Base+0xb16c>
  47a6ac:	mov	x0, x1
  47a6b0:	add	x1, x1, #0x1
  47a6b4:	str	x1, [x19, #256]
  47a6b8:	add	x20, x20, #0x1
  47a6bc:	strb	w21, [x19, x0]
  47a6c0:	cmp	x22, x20
  47a6c4:	strb	w21, [x19, #264]
  47a6c8:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a6cc:	ldrb	w21, [x20]
  47a6d0:	cmp	x1, #0xff
  47a6d4:	b.ne	47a6ac <_obstack_memory_used@@Base+0xb148>  // b.any
  47a6d8:	ldp	x3, x2, [x19, #272]
  47a6dc:	strb	wzr, [x19, #255]
  47a6e0:	mov	x0, x19
  47a6e4:	blr	x3
  47a6e8:	ldr	x2, [x19, #320]
  47a6ec:	mov	x1, #0x1                   	// #1
  47a6f0:	mov	x0, #0x0                   	// #0
  47a6f4:	add	x2, x2, x1
  47a6f8:	str	x2, [x19, #320]
  47a6fc:	b	47a6b4 <_obstack_memory_used@@Base+0xb150>
  47a700:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a704:	add	x22, x22, #0x230
  47a708:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a70c:	add	x22, x22, #0xa
  47a710:	add	x20, x20, #0x231
  47a714:	mov	w21, #0x69                  	// #105
  47a718:	ldr	x1, [x19, #256]
  47a71c:	b	47a740 <_obstack_memory_used@@Base+0xb1dc>
  47a720:	mov	x0, x1
  47a724:	add	x1, x1, #0x1
  47a728:	str	x1, [x19, #256]
  47a72c:	cmp	x20, x22
  47a730:	strb	w21, [x19, x0]
  47a734:	strb	w21, [x19, #264]
  47a738:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a73c:	ldrb	w21, [x20], #1
  47a740:	cmp	x1, #0xff
  47a744:	b.ne	47a720 <_obstack_memory_used@@Base+0xb1bc>  // b.any
  47a748:	ldp	x3, x2, [x19, #272]
  47a74c:	strb	wzr, [x19, #255]
  47a750:	mov	x0, x19
  47a754:	blr	x3
  47a758:	ldr	x2, [x19, #320]
  47a75c:	mov	x1, #0x1                   	// #1
  47a760:	mov	x0, #0x0                   	// #0
  47a764:	add	x2, x2, x1
  47a768:	str	x2, [x19, #320]
  47a76c:	b	47a728 <_obstack_memory_used@@Base+0xb1c4>
  47a770:	adrp	x22, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a774:	add	x22, x22, #0x1f0
  47a778:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47a77c:	add	x22, x22, #0x11
  47a780:	add	x20, x20, #0x1f1
  47a784:	mov	w21, #0x20                  	// #32
  47a788:	ldr	x1, [x19, #256]
  47a78c:	b	47a7b0 <_obstack_memory_used@@Base+0xb24c>
  47a790:	mov	x0, x1
  47a794:	add	x1, x1, #0x1
  47a798:	str	x1, [x19, #256]
  47a79c:	cmp	x22, x20
  47a7a0:	strb	w21, [x19, x0]
  47a7a4:	strb	w21, [x19, #264]
  47a7a8:	b.eq	47a3a4 <_obstack_memory_used@@Base+0xae40>  // b.none
  47a7ac:	ldrb	w21, [x20], #1
  47a7b0:	cmp	x1, #0xff
  47a7b4:	b.ne	47a790 <_obstack_memory_used@@Base+0xb22c>  // b.any
  47a7b8:	ldp	x3, x2, [x19, #272]
  47a7bc:	strb	wzr, [x19, #255]
  47a7c0:	mov	x0, x19
  47a7c4:	blr	x3
  47a7c8:	ldr	x2, [x19, #320]
  47a7cc:	mov	x1, #0x1                   	// #1
  47a7d0:	mov	x0, #0x0                   	// #0
  47a7d4:	add	x2, x2, x1
  47a7d8:	str	x2, [x19, #320]
  47a7dc:	b	47a798 <_obstack_memory_used@@Base+0xb234>
  47a7e0:	ldr	x2, [x20, #16]
  47a7e4:	cbz	x2, 47a944 <_obstack_memory_used@@Base+0xb3e0>
  47a7e8:	add	x0, x1, #0x1
  47a7ec:	cmp	x1, #0xff
  47a7f0:	b.ne	47a81c <_obstack_memory_used@@Base+0xb2b8>  // b.any
  47a7f4:	ldp	x3, x2, [x19, #272]
  47a7f8:	strb	wzr, [x19, #255]
  47a7fc:	mov	x0, x19
  47a800:	blr	x3
  47a804:	ldr	x3, [x19, #320]
  47a808:	mov	x0, #0x1                   	// #1
  47a80c:	mov	x1, #0x0                   	// #0
  47a810:	add	x3, x3, x0
  47a814:	ldr	x2, [x20, #16]
  47a818:	str	x3, [x19, #320]
  47a81c:	str	x0, [x19, #256]
  47a820:	mov	w0, #0x28                  	// #40
  47a824:	strb	w0, [x19, x1]
  47a828:	strb	w0, [x19, #264]
  47a82c:	mov	w1, w21
  47a830:	mov	x0, x19
  47a834:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47a838:	ldr	x1, [x19, #256]
  47a83c:	add	x0, x1, #0x1
  47a840:	cmp	x1, #0xff
  47a844:	b.ne	47a86c <_obstack_memory_used@@Base+0xb308>  // b.any
  47a848:	ldp	x3, x2, [x19, #272]
  47a84c:	strb	wzr, [x19, #255]
  47a850:	mov	x0, x19
  47a854:	blr	x3
  47a858:	ldr	x2, [x19, #320]
  47a85c:	mov	x0, #0x1                   	// #1
  47a860:	mov	x1, #0x0                   	// #0
  47a864:	add	x2, x2, x0
  47a868:	str	x2, [x19, #320]
  47a86c:	str	x0, [x19, #256]
  47a870:	mov	w0, #0x29                  	// #41
  47a874:	strb	w0, [x19, x1]
  47a878:	strb	w0, [x19, #264]
  47a87c:	ldp	x19, x20, [sp, #16]
  47a880:	ldp	x21, x22, [sp, #32]
  47a884:	ldp	x23, x24, [sp, #48]
  47a888:	ldp	x29, x30, [sp], #64
  47a88c:	ret
  47a890:	ldr	x2, [x20, #8]
  47a894:	b	47a82c <_obstack_memory_used@@Base+0xb2c8>
  47a898:	ldp	x3, x2, [x19, #272]
  47a89c:	strb	wzr, [x19, #255]
  47a8a0:	mov	x0, x19
  47a8a4:	blr	x3
  47a8a8:	ldr	x2, [x19, #320]
  47a8ac:	mov	x0, #0x1                   	// #1
  47a8b0:	mov	x1, #0x0                   	// #0
  47a8b4:	add	x2, x2, x0
  47a8b8:	str	x2, [x19, #320]
  47a8bc:	b	47a518 <_obstack_memory_used@@Base+0xafb4>
  47a8c0:	ldp	x3, x2, [x19, #272]
  47a8c4:	strb	wzr, [x19, #255]
  47a8c8:	mov	x1, x0
  47a8cc:	mov	x0, x19
  47a8d0:	blr	x3
  47a8d4:	ldr	x0, [x19, #320]
  47a8d8:	mov	w2, #0x20                  	// #32
  47a8dc:	mov	x1, #0x1                   	// #1
  47a8e0:	strb	w2, [x19]
  47a8e4:	add	x0, x0, x1
  47a8e8:	str	x0, [x19, #320]
  47a8ec:	b	47a514 <_obstack_memory_used@@Base+0xafb0>
  47a8f0:	ldp	x3, x2, [x19, #272]
  47a8f4:	strb	wzr, [x19, #255]
  47a8f8:	mov	x0, x19
  47a8fc:	blr	x3
  47a900:	ldr	x2, [x19, #320]
  47a904:	mov	x0, #0x1                   	// #1
  47a908:	mov	x1, #0x0                   	// #0
  47a90c:	add	x2, x2, x0
  47a910:	str	x2, [x19, #320]
  47a914:	b	47a3c4 <_obstack_memory_used@@Base+0xae60>
  47a918:	ldp	x3, x2, [x19, #272]
  47a91c:	strb	wzr, [x19, #255]
  47a920:	mov	x1, x0
  47a924:	mov	x0, x19
  47a928:	blr	x3
  47a92c:	ldr	x2, [x19, #320]
  47a930:	mov	x1, #0x1                   	// #1
  47a934:	mov	x0, #0x0                   	// #0
  47a938:	add	x2, x2, x1
  47a93c:	str	x2, [x19, #320]
  47a940:	b	47a330 <_obstack_memory_used@@Base+0xadcc>
  47a944:	ldp	x23, x24, [sp, #48]
  47a948:	b	47a3a4 <_obstack_memory_used@@Base+0xae40>
  47a94c:	nop
  47a950:	stp	x29, x30, [sp, #-64]!
  47a954:	mov	x29, sp
  47a958:	stp	x19, x20, [sp, #16]
  47a95c:	mov	x19, x0
  47a960:	mov	x20, x3
  47a964:	stp	x21, x22, [sp, #32]
  47a968:	mov	x21, x2
  47a96c:	stp	x23, x24, [sp, #48]
  47a970:	mov	w23, w1
  47a974:	cbz	x3, 47a9b8 <_obstack_memory_used@@Base+0xb454>
  47a978:	mov	x2, #0xe000000             	// #234881024
  47a97c:	mov	x4, #0x1                   	// #1
  47a980:	movk	x2, #0x862, lsl #32
  47a984:	ldr	w0, [x3, #16]
  47a988:	cbnz	w0, 47a9b8 <_obstack_memory_used@@Base+0xb454>
  47a98c:	ldr	x0, [x3, #8]
  47a990:	ldr	w0, [x0]
  47a994:	cmp	w0, #0x2b
  47a998:	b.hi	47a9b0 <_obstack_memory_used@@Base+0xb44c>  // b.pmore
  47a99c:	lsl	x0, x4, x0
  47a9a0:	tst	x0, x2
  47a9a4:	b.ne	47aa80 <_obstack_memory_used@@Base+0xb51c>  // b.any
  47a9a8:	tst	x0, #0x1c00000000
  47a9ac:	b.ne	47ab4c <_obstack_memory_used@@Base+0xb5e8>  // b.any
  47a9b0:	ldr	x3, [x3]
  47a9b4:	cbnz	x3, 47a984 <_obstack_memory_used@@Base+0xb420>
  47a9b8:	ldr	x22, [x19, #296]
  47a9bc:	str	xzr, [x19, #296]
  47a9c0:	mov	w1, w23
  47a9c4:	mov	x2, x20
  47a9c8:	mov	x0, x19
  47a9cc:	mov	w3, #0x0                   	// #0
  47a9d0:	bl	47ac00 <_obstack_memory_used@@Base+0xb69c>
  47a9d4:	ldr	x1, [x19, #256]
  47a9d8:	cmp	x1, #0xff
  47a9dc:	b.eq	47ab10 <_obstack_memory_used@@Base+0xb5ac>  // b.none
  47a9e0:	add	x0, x1, #0x1
  47a9e4:	str	x0, [x19, #256]
  47a9e8:	mov	w2, #0x28                  	// #40
  47a9ec:	strb	w2, [x19, x1]
  47a9f0:	strb	w2, [x19, #264]
  47a9f4:	ldr	x2, [x21]
  47a9f8:	cbz	x2, 47aa0c <_obstack_memory_used@@Base+0xb4a8>
  47a9fc:	mov	x0, x19
  47aa00:	mov	w1, w23
  47aa04:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47aa08:	ldr	x0, [x19, #256]
  47aa0c:	cmp	x0, #0xff
  47aa10:	b.eq	47aa54 <_obstack_memory_used@@Base+0xb4f0>  // b.none
  47aa14:	add	x1, x0, #0x1
  47aa18:	str	x1, [x19, #256]
  47aa1c:	mov	w3, #0x29                  	// #41
  47aa20:	strb	w3, [x19, x0]
  47aa24:	mov	x2, x20
  47aa28:	strb	w3, [x19, #264]
  47aa2c:	mov	w1, w23
  47aa30:	mov	x0, x19
  47aa34:	mov	w3, #0x1                   	// #1
  47aa38:	bl	47ac00 <_obstack_memory_used@@Base+0xb69c>
  47aa3c:	ldp	x23, x24, [sp, #48]
  47aa40:	str	x22, [x19, #296]
  47aa44:	ldp	x19, x20, [sp, #16]
  47aa48:	ldp	x21, x22, [sp, #32]
  47aa4c:	ldp	x29, x30, [sp], #64
  47aa50:	ret
  47aa54:	ldp	x3, x2, [x19, #272]
  47aa58:	strb	wzr, [x19, #255]
  47aa5c:	mov	x1, x0
  47aa60:	mov	x0, x19
  47aa64:	blr	x3
  47aa68:	ldr	x2, [x19, #320]
  47aa6c:	mov	x1, #0x1                   	// #1
  47aa70:	mov	x0, #0x0                   	// #0
  47aa74:	add	x2, x2, x1
  47aa78:	str	x2, [x19, #320]
  47aa7c:	b	47aa18 <_obstack_memory_used@@Base+0xb4b4>
  47aa80:	ldrb	w0, [x19, #264]
  47aa84:	ldr	x1, [x19, #256]
  47aa88:	cmp	w0, #0x20
  47aa8c:	b.eq	47aab0 <_obstack_memory_used@@Base+0xb54c>  // b.none
  47aa90:	cmp	x1, #0xff
  47aa94:	b.eq	47ab90 <_obstack_memory_used@@Base+0xb62c>  // b.none
  47aa98:	add	x2, x1, #0x1
  47aa9c:	str	x2, [x19, #256]
  47aaa0:	mov	w0, #0x20                  	// #32
  47aaa4:	strb	w0, [x19, x1]
  47aaa8:	mov	x1, x2
  47aaac:	strb	w0, [x19, #264]
  47aab0:	cmp	x1, #0xff
  47aab4:	b.eq	47ab68 <_obstack_memory_used@@Base+0xb604>  // b.none
  47aab8:	add	x0, x1, #0x1
  47aabc:	str	x0, [x19, #256]
  47aac0:	mov	w24, #0x28                  	// #40
  47aac4:	strb	w24, [x19, x1]
  47aac8:	mov	x0, x19
  47aacc:	strb	w24, [x19, #264]
  47aad0:	mov	x2, x20
  47aad4:	ldr	x22, [x19, #296]
  47aad8:	str	xzr, [x19, #296]
  47aadc:	mov	w1, w23
  47aae0:	mov	w3, #0x0                   	// #0
  47aae4:	bl	47ac00 <_obstack_memory_used@@Base+0xb69c>
  47aae8:	ldr	x0, [x19, #256]
  47aaec:	cmp	x0, #0xff
  47aaf0:	b.eq	47abbc <_obstack_memory_used@@Base+0xb658>  // b.none
  47aaf4:	add	x1, x0, #0x1
  47aaf8:	str	x1, [x19, #256]
  47aafc:	mov	w2, #0x29                  	// #41
  47ab00:	strb	w2, [x19, x0]
  47ab04:	strb	w2, [x19, #264]
  47ab08:	cmp	x1, #0xff
  47ab0c:	b.ne	47a9e0 <_obstack_memory_used@@Base+0xb47c>  // b.any
  47ab10:	ldp	x3, x2, [x19, #272]
  47ab14:	strb	wzr, [x19, #255]
  47ab18:	mov	x0, x19
  47ab1c:	blr	x3
  47ab20:	mov	w1, #0x28                  	// #40
  47ab24:	strb	w1, [x19]
  47ab28:	strb	w1, [x19, #264]
  47ab2c:	mov	x0, #0x1                   	// #1
  47ab30:	ldr	x1, [x19, #320]
  47ab34:	ldr	x2, [x21]
  47ab38:	add	x1, x1, x0
  47ab3c:	str	x0, [x19, #256]
  47ab40:	str	x1, [x19, #320]
  47ab44:	cbnz	x2, 47a9fc <_obstack_memory_used@@Base+0xb498>
  47ab48:	b	47aa14 <_obstack_memory_used@@Base+0xb4b0>
  47ab4c:	ldrb	w0, [x19, #264]
  47ab50:	ldr	x1, [x19, #256]
  47ab54:	and	w2, w0, #0xfffffffd
  47ab58:	cmp	w2, #0x28
  47ab5c:	b.ne	47aa88 <_obstack_memory_used@@Base+0xb524>  // b.any
  47ab60:	cmp	x1, #0xff
  47ab64:	b.ne	47aab8 <_obstack_memory_used@@Base+0xb554>  // b.any
  47ab68:	ldp	x3, x2, [x19, #272]
  47ab6c:	strb	wzr, [x19, #255]
  47ab70:	mov	x0, x19
  47ab74:	blr	x3
  47ab78:	ldr	x2, [x19, #320]
  47ab7c:	mov	x0, #0x1                   	// #1
  47ab80:	mov	x1, #0x0                   	// #0
  47ab84:	add	x2, x2, x0
  47ab88:	str	x2, [x19, #320]
  47ab8c:	b	47aabc <_obstack_memory_used@@Base+0xb558>
  47ab90:	ldp	x3, x2, [x19, #272]
  47ab94:	strb	wzr, [x19, #255]
  47ab98:	mov	x0, x19
  47ab9c:	blr	x3
  47aba0:	ldr	x0, [x19, #320]
  47aba4:	mov	w2, #0x20                  	// #32
  47aba8:	mov	x1, #0x1                   	// #1
  47abac:	strb	w2, [x19]
  47abb0:	add	x0, x0, x1
  47abb4:	str	x0, [x19, #320]
  47abb8:	b	47aab8 <_obstack_memory_used@@Base+0xb554>
  47abbc:	ldp	x3, x2, [x19, #272]
  47abc0:	strb	wzr, [x19, #255]
  47abc4:	mov	x1, x0
  47abc8:	mov	x0, x19
  47abcc:	blr	x3
  47abd0:	strb	w24, [x19, #264]
  47abd4:	mov	w0, #0x2829                	// #10281
  47abd8:	strh	w0, [x19]
  47abdc:	ldr	x1, [x19, #320]
  47abe0:	mov	x0, #0x2                   	// #2
  47abe4:	ldr	x2, [x21]
  47abe8:	add	x1, x1, #0x1
  47abec:	str	x0, [x19, #256]
  47abf0:	str	x1, [x19, #320]
  47abf4:	cbnz	x2, 47a9fc <_obstack_memory_used@@Base+0xb498>
  47abf8:	b	47aa14 <_obstack_memory_used@@Base+0xb4b0>
  47abfc:	nop
  47ac00:	cbz	x2, 47ae5c <_obstack_memory_used@@Base+0xb8f8>
  47ac04:	stp	x29, x30, [sp, #-112]!
  47ac08:	mov	x29, sp
  47ac0c:	stp	x23, x24, [sp, #48]
  47ac10:	mov	x24, #0x1f                  	// #31
  47ac14:	movk	x24, #0x1a, lsl #48
  47ac18:	stp	x19, x20, [sp, #16]
  47ac1c:	mov	w20, w1
  47ac20:	mov	x19, x2
  47ac24:	stp	x21, x22, [sp, #32]
  47ac28:	mov	w21, w3
  47ac2c:	mov	w22, #0x1                   	// #1
  47ac30:	stp	x25, x26, [sp, #64]
  47ac34:	mov	x26, x0
  47ac38:	mov	x25, #0x1                   	// #1
  47ac3c:	b	47ac80 <_obstack_memory_used@@Base+0xb71c>
  47ac40:	ldr	x1, [x19, #24]
  47ac44:	cmp	w5, #0x29
  47ac48:	ldr	x23, [x26, #288]
  47ac4c:	str	w22, [x19, #16]
  47ac50:	str	x1, [x26, #288]
  47ac54:	b.eq	47accc <_obstack_memory_used@@Base+0xb768>  // b.none
  47ac58:	cmp	w5, #0x2a
  47ac5c:	b.eq	47acfc <_obstack_memory_used@@Base+0xb798>  // b.none
  47ac60:	cmp	w5, #0x2
  47ac64:	b.eq	47ad2c <_obstack_memory_used@@Base+0xb7c8>  // b.none
  47ac68:	mov	w1, w20
  47ac6c:	mov	x0, x26
  47ac70:	bl	47a150 <_obstack_memory_used@@Base+0xabec>
  47ac74:	str	x23, [x26, #288]
  47ac78:	ldr	x19, [x19]
  47ac7c:	cbz	x19, 47ace4 <_obstack_memory_used@@Base+0xb780>
  47ac80:	ldr	w2, [x26, #304]
  47ac84:	cbnz	w2, 47ace4 <_obstack_memory_used@@Base+0xb780>
  47ac88:	ldr	w2, [x19, #16]
  47ac8c:	cbnz	w2, 47ac78 <_obstack_memory_used@@Base+0xb714>
  47ac90:	ldr	x2, [x19, #8]
  47ac94:	ldr	w5, [x2]
  47ac98:	cbnz	w21, 47ac40 <_obstack_memory_used@@Base+0xb6dc>
  47ac9c:	sub	w4, w5, #0x1c
  47aca0:	cmp	w4, #0x34
  47aca4:	b.hi	47ac40 <_obstack_memory_used@@Base+0xb6dc>  // b.pmore
  47aca8:	lsl	x4, x25, x4
  47acac:	tst	x4, x24
  47acb0:	b.ne	47ac78 <_obstack_memory_used@@Base+0xb714>  // b.any
  47acb4:	ldr	x1, [x19, #24]
  47acb8:	cmp	w5, #0x29
  47acbc:	ldr	x23, [x26, #288]
  47acc0:	str	w22, [x19, #16]
  47acc4:	str	x1, [x26, #288]
  47acc8:	b.ne	47ac58 <_obstack_memory_used@@Base+0xb6f4>  // b.any
  47accc:	ldr	x3, [x19]
  47acd0:	add	x2, x2, #0x10
  47acd4:	mov	w1, w20
  47acd8:	mov	x0, x26
  47acdc:	bl	47a950 <_obstack_memory_used@@Base+0xb3ec>
  47ace0:	str	x23, [x26, #288]
  47ace4:	ldp	x19, x20, [sp, #16]
  47ace8:	ldp	x21, x22, [sp, #32]
  47acec:	ldp	x23, x24, [sp, #48]
  47acf0:	ldp	x25, x26, [sp, #64]
  47acf4:	ldp	x29, x30, [sp], #112
  47acf8:	ret
  47acfc:	ldr	x3, [x19]
  47ad00:	mov	w1, w20
  47ad04:	mov	x0, x26
  47ad08:	add	x2, x2, #0x8
  47ad0c:	bl	47afd0 <_obstack_memory_used@@Base+0xba6c>
  47ad10:	str	x23, [x26, #288]
  47ad14:	ldp	x19, x20, [sp, #16]
  47ad18:	ldp	x21, x22, [sp, #32]
  47ad1c:	ldp	x23, x24, [sp, #48]
  47ad20:	ldp	x25, x26, [sp, #64]
  47ad24:	ldp	x29, x30, [sp], #112
  47ad28:	ret
  47ad2c:	ldr	x2, [x2, #8]
  47ad30:	mov	w1, w20
  47ad34:	ldr	x21, [x26, #296]
  47ad38:	str	xzr, [x26, #296]
  47ad3c:	mov	x0, x26
  47ad40:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47ad44:	str	x21, [x26, #296]
  47ad48:	tbz	w20, #2, 47ae00 <_obstack_memory_used@@Base+0xb89c>
  47ad4c:	ldr	x1, [x26, #256]
  47ad50:	add	x0, x1, #0x1
  47ad54:	cmp	x1, #0xff
  47ad58:	b.ne	47ad80 <_obstack_memory_used@@Base+0xb81c>  // b.any
  47ad5c:	ldp	x3, x2, [x26, #272]
  47ad60:	strb	wzr, [x26, #255]
  47ad64:	mov	x0, x26
  47ad68:	blr	x3
  47ad6c:	ldr	x2, [x26, #320]
  47ad70:	mov	x0, #0x1                   	// #1
  47ad74:	mov	x1, #0x0                   	// #0
  47ad78:	add	x2, x2, x0
  47ad7c:	str	x2, [x26, #320]
  47ad80:	str	x0, [x26, #256]
  47ad84:	mov	w0, #0x2e                  	// #46
  47ad88:	strb	w0, [x26, x1]
  47ad8c:	strb	w0, [x26, #264]
  47ad90:	ldr	x0, [x19, #8]
  47ad94:	ldr	x21, [x0, #16]
  47ad98:	ldr	w2, [x21]
  47ad9c:	cmp	w2, #0x47
  47ada0:	b.eq	47ae60 <_obstack_memory_used@@Base+0xb8fc>  // b.none
  47ada4:	mov	x1, #0x1f                  	// #31
  47ada8:	mov	x3, #0x1                   	// #1
  47adac:	movk	x1, #0x1a, lsl #48
  47adb0:	sub	w2, w2, #0x1c
  47adb4:	cmp	w2, #0x34
  47adb8:	b.hi	47adc8 <_obstack_memory_used@@Base+0xb864>  // b.pmore
  47adbc:	lsl	x2, x3, x2
  47adc0:	tst	x2, x1
  47adc4:	b.ne	47adf4 <_obstack_memory_used@@Base+0xb890>  // b.any
  47adc8:	mov	x2, x21
  47adcc:	mov	w1, w20
  47add0:	mov	x0, x26
  47add4:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47add8:	str	x23, [x26, #288]
  47addc:	ldp	x19, x20, [sp, #16]
  47ade0:	ldp	x21, x22, [sp, #32]
  47ade4:	ldp	x23, x24, [sp, #48]
  47ade8:	ldp	x25, x26, [sp, #64]
  47adec:	ldp	x29, x30, [sp], #112
  47adf0:	ret
  47adf4:	ldr	x21, [x21, #8]
  47adf8:	ldr	w2, [x21]
  47adfc:	b	47adb0 <_obstack_memory_used@@Base+0xb84c>
  47ae00:	mov	x22, #0x0                   	// #0
  47ae04:	mov	w21, #0x3a                  	// #58
  47ae08:	ldr	x1, [x26, #256]
  47ae0c:	b	47ae2c <_obstack_memory_used@@Base+0xb8c8>
  47ae10:	mov	x0, x1
  47ae14:	add	x1, x1, #0x1
  47ae18:	str	x1, [x26, #256]
  47ae1c:	strb	w21, [x26, x0]
  47ae20:	strb	w21, [x26, #264]
  47ae24:	cbnz	x22, 47ad90 <_obstack_memory_used@@Base+0xb82c>
  47ae28:	mov	x22, #0x1                   	// #1
  47ae2c:	cmp	x1, #0xff
  47ae30:	b.ne	47ae10 <_obstack_memory_used@@Base+0xb8ac>  // b.any
  47ae34:	ldp	x3, x2, [x26, #272]
  47ae38:	strb	wzr, [x26, #255]
  47ae3c:	mov	x0, x26
  47ae40:	blr	x3
  47ae44:	ldr	x2, [x26, #320]
  47ae48:	mov	x1, #0x1                   	// #1
  47ae4c:	mov	x0, #0x0                   	// #0
  47ae50:	add	x2, x2, x1
  47ae54:	str	x2, [x26, #320]
  47ae58:	b	47ae18 <_obstack_memory_used@@Base+0xb8b4>
  47ae5c:	ret
  47ae60:	adrp	x24, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47ae64:	add	x24, x24, #0xeb0
  47ae68:	adrp	x22, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47ae6c:	add	x24, x24, #0xd
  47ae70:	add	x22, x22, #0xeb1
  47ae74:	mov	w19, #0x7b                  	// #123
  47ae78:	ldr	x1, [x26, #256]
  47ae7c:	b	47aea0 <_obstack_memory_used@@Base+0xb93c>
  47ae80:	mov	x0, x1
  47ae84:	add	x1, x1, #0x1
  47ae88:	str	x1, [x26, #256]
  47ae8c:	cmp	x22, x24
  47ae90:	strb	w19, [x26, x0]
  47ae94:	strb	w19, [x26, #264]
  47ae98:	b.eq	47aed0 <_obstack_memory_used@@Base+0xb96c>  // b.none
  47ae9c:	ldrb	w19, [x22], #1
  47aea0:	cmp	x1, #0xff
  47aea4:	b.ne	47ae80 <_obstack_memory_used@@Base+0xb91c>  // b.any
  47aea8:	ldp	x3, x2, [x26, #272]
  47aeac:	strb	wzr, [x26, #255]
  47aeb0:	mov	x0, x26
  47aeb4:	blr	x3
  47aeb8:	ldr	x2, [x26, #320]
  47aebc:	mov	x1, #0x1                   	// #1
  47aec0:	mov	x0, #0x0                   	// #0
  47aec4:	add	x2, x2, x1
  47aec8:	str	x2, [x26, #320]
  47aecc:	b	47ae88 <_obstack_memory_used@@Base+0xb924>
  47aed0:	ldr	w2, [x21, #16]
  47aed4:	adrp	x1, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47aed8:	add	x1, x1, #0xec0
  47aedc:	add	x19, sp, #0x50
  47aee0:	add	w2, w2, #0x1
  47aee4:	mov	x0, x19
  47aee8:	bl	4023d0 <sprintf@plt>
  47aeec:	mov	x0, x19
  47aef0:	bl	402330 <strlen@plt>
  47aef4:	ldr	x1, [x26, #256]
  47aef8:	cbz	x0, 47af58 <_obstack_memory_used@@Base+0xb9f4>
  47aefc:	add	x24, x19, x0
  47af00:	b	47af24 <_obstack_memory_used@@Base+0xb9c0>
  47af04:	mov	x0, x1
  47af08:	add	x1, x1, #0x1
  47af0c:	str	x1, [x26, #256]
  47af10:	add	x19, x19, #0x1
  47af14:	strb	w22, [x26, x0]
  47af18:	cmp	x24, x19
  47af1c:	strb	w22, [x26, #264]
  47af20:	b.eq	47af58 <_obstack_memory_used@@Base+0xb9f4>  // b.none
  47af24:	ldrb	w22, [x19]
  47af28:	cmp	x1, #0xff
  47af2c:	b.ne	47af04 <_obstack_memory_used@@Base+0xb9a0>  // b.any
  47af30:	ldp	x3, x2, [x26, #272]
  47af34:	strb	wzr, [x26, #255]
  47af38:	mov	x0, x26
  47af3c:	blr	x3
  47af40:	ldr	x2, [x26, #320]
  47af44:	mov	x1, #0x1                   	// #1
  47af48:	mov	x0, #0x0                   	// #0
  47af4c:	add	x2, x2, x1
  47af50:	str	x2, [x26, #320]
  47af54:	b	47af0c <_obstack_memory_used@@Base+0xb9a8>
  47af58:	adrp	x19, 492000 <_obstack_memory_used@@Base+0x22a9c>
  47af5c:	add	x19, x19, #0xec8
  47af60:	add	x24, x19, #0x3
  47af64:	mov	w22, #0x7d                  	// #125
  47af68:	b	47af90 <_obstack_memory_used@@Base+0xba2c>
  47af6c:	mov	x0, x1
  47af70:	add	x1, x1, #0x1
  47af74:	str	x1, [x26, #256]
  47af78:	add	x19, x19, #0x1
  47af7c:	strb	w22, [x26, x0]
  47af80:	cmp	x24, x19
  47af84:	strb	w22, [x26, #264]
  47af88:	b.eq	47afc0 <_obstack_memory_used@@Base+0xba5c>  // b.none
  47af8c:	ldrb	w22, [x19]
  47af90:	cmp	x1, #0xff
  47af94:	b.ne	47af6c <_obstack_memory_used@@Base+0xba08>  // b.any
  47af98:	ldp	x3, x2, [x26, #272]
  47af9c:	strb	wzr, [x26, #255]
  47afa0:	mov	x0, x26
  47afa4:	blr	x3
  47afa8:	ldr	x2, [x26, #320]
  47afac:	mov	x1, #0x1                   	// #1
  47afb0:	mov	x0, #0x0                   	// #0
  47afb4:	add	x2, x2, x1
  47afb8:	str	x2, [x26, #320]
  47afbc:	b	47af74 <_obstack_memory_used@@Base+0xba10>
  47afc0:	ldr	x21, [x21, #8]
  47afc4:	ldr	w2, [x21]
  47afc8:	b	47ada4 <_obstack_memory_used@@Base+0xb840>
  47afcc:	nop
  47afd0:	stp	x29, x30, [sp, #-64]!
  47afd4:	mov	x29, sp
  47afd8:	stp	x19, x20, [sp, #16]
  47afdc:	mov	x19, x0
  47afe0:	mov	x20, x3
  47afe4:	stp	x21, x22, [sp, #32]
  47afe8:	mov	x0, x3
  47afec:	mov	w21, w1
  47aff0:	stp	x23, x24, [sp, #48]
  47aff4:	mov	x22, x2
  47aff8:	cbz	x3, 47b024 <_obstack_memory_used@@Base+0xbac0>
  47affc:	nop
  47b000:	ldr	w4, [x0, #16]
  47b004:	cbz	w4, 47b110 <_obstack_memory_used@@Base+0xbbac>
  47b008:	ldr	x0, [x0]
  47b00c:	cbnz	x0, 47b000 <_obstack_memory_used@@Base+0xba9c>
  47b010:	mov	x2, x20
  47b014:	mov	w1, w21
  47b018:	mov	x0, x19
  47b01c:	mov	w3, #0x0                   	// #0
  47b020:	bl	47ac00 <_obstack_memory_used@@Base+0xb69c>
  47b024:	ldr	x23, [x19, #256]
  47b028:	cmp	x23, #0xff
  47b02c:	b.eq	47b13c <_obstack_memory_used@@Base+0xbbd8>  // b.none
  47b030:	add	x1, x23, #0x1
  47b034:	str	x1, [x19, #256]
  47b038:	mov	w0, #0x20                  	// #32
  47b03c:	strb	w0, [x19, x23]
  47b040:	strb	w0, [x19, #264]
  47b044:	cmp	x1, #0xff
  47b048:	b.eq	47b0d4 <_obstack_memory_used@@Base+0xbb70>  // b.none
  47b04c:	add	x0, x1, #0x1
  47b050:	str	x0, [x19, #256]
  47b054:	mov	w2, #0x5b                  	// #91
  47b058:	strb	w2, [x19, x1]
  47b05c:	strb	w2, [x19, #264]
  47b060:	ldr	x2, [x22]
  47b064:	cbz	x2, 47b078 <_obstack_memory_used@@Base+0xbb14>
  47b068:	mov	x0, x19
  47b06c:	mov	w1, w21
  47b070:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47b074:	ldr	x0, [x19, #256]
  47b078:	cmp	x0, #0xff
  47b07c:	b.eq	47b0a8 <_obstack_memory_used@@Base+0xbb44>  // b.none
  47b080:	add	x1, x0, #0x1
  47b084:	str	x1, [x19, #256]
  47b088:	mov	w1, #0x5d                  	// #93
  47b08c:	strb	w1, [x19, x0]
  47b090:	strb	w1, [x19, #264]
  47b094:	ldp	x19, x20, [sp, #16]
  47b098:	ldp	x21, x22, [sp, #32]
  47b09c:	ldp	x23, x24, [sp, #48]
  47b0a0:	ldp	x29, x30, [sp], #64
  47b0a4:	ret
  47b0a8:	ldp	x3, x2, [x19, #272]
  47b0ac:	strb	wzr, [x19, #255]
  47b0b0:	mov	x1, x0
  47b0b4:	mov	x0, x19
  47b0b8:	blr	x3
  47b0bc:	ldr	x2, [x19, #320]
  47b0c0:	mov	x1, #0x1                   	// #1
  47b0c4:	mov	x0, #0x0                   	// #0
  47b0c8:	add	x2, x2, x1
  47b0cc:	str	x2, [x19, #320]
  47b0d0:	b	47b084 <_obstack_memory_used@@Base+0xbb20>
  47b0d4:	ldp	x3, x2, [x19, #272]
  47b0d8:	strb	wzr, [x19, #255]
  47b0dc:	mov	x0, x19
  47b0e0:	blr	x3
  47b0e4:	mov	w1, #0x5b                  	// #91
  47b0e8:	strb	w1, [x19]
  47b0ec:	strb	w1, [x19, #264]
  47b0f0:	mov	x0, #0x1                   	// #1
  47b0f4:	ldr	x1, [x19, #320]
  47b0f8:	ldr	x2, [x22]
  47b0fc:	add	x1, x1, x0
  47b100:	str	x0, [x19, #256]
  47b104:	str	x1, [x19, #320]
  47b108:	cbnz	x2, 47b068 <_obstack_memory_used@@Base+0xbb04>
  47b10c:	b	47b080 <_obstack_memory_used@@Base+0xbb1c>
  47b110:	ldr	x0, [x0, #8]
  47b114:	ldr	w0, [x0]
  47b118:	cmp	w0, #0x2a
  47b11c:	b.ne	47b180 <_obstack_memory_used@@Base+0xbc1c>  // b.any
  47b120:	mov	w1, w21
  47b124:	mov	x2, x20
  47b128:	mov	x0, x19
  47b12c:	mov	w3, #0x0                   	// #0
  47b130:	bl	47ac00 <_obstack_memory_used@@Base+0xb69c>
  47b134:	ldr	x1, [x19, #256]
  47b138:	b	47b044 <_obstack_memory_used@@Base+0xbae0>
  47b13c:	ldp	x3, x2, [x19, #272]
  47b140:	strb	wzr, [x19, #255]
  47b144:	mov	x1, x23
  47b148:	mov	x0, x19
  47b14c:	blr	x3
  47b150:	mov	w1, #0x5b20                	// #23328
  47b154:	mov	w0, #0x5b                  	// #91
  47b158:	strh	w1, [x19]
  47b15c:	strb	w0, [x19, #264]
  47b160:	mov	x0, #0x2                   	// #2
  47b164:	ldr	x1, [x19, #320]
  47b168:	ldr	x2, [x22]
  47b16c:	add	x1, x1, #0x1
  47b170:	str	x0, [x19, #256]
  47b174:	str	x1, [x19, #320]
  47b178:	cbnz	x2, 47b068 <_obstack_memory_used@@Base+0xbb04>
  47b17c:	b	47b080 <_obstack_memory_used@@Base+0xbb1c>
  47b180:	mov	w24, #0x20                  	// #32
  47b184:	mov	x23, #0x0                   	// #0
  47b188:	ldr	x1, [x19, #256]
  47b18c:	b	47b1b4 <_obstack_memory_used@@Base+0xbc50>
  47b190:	mov	x0, x1
  47b194:	add	x1, x1, #0x1
  47b198:	str	x1, [x19, #256]
  47b19c:	cmp	x23, #0x1
  47b1a0:	strb	w24, [x19, x0]
  47b1a4:	strb	w24, [x19, #264]
  47b1a8:	mov	w24, #0x28                  	// #40
  47b1ac:	b.eq	47b1f8 <_obstack_memory_used@@Base+0xbc94>  // b.none
  47b1b0:	mov	x23, #0x1                   	// #1
  47b1b4:	cmp	x1, #0xff
  47b1b8:	b.ne	47b190 <_obstack_memory_used@@Base+0xbc2c>  // b.any
  47b1bc:	ldp	x3, x2, [x19, #272]
  47b1c0:	strb	wzr, [x19, #255]
  47b1c4:	mov	x0, x19
  47b1c8:	blr	x3
  47b1cc:	ldr	x2, [x19, #320]
  47b1d0:	mov	x0, #0x0                   	// #0
  47b1d4:	mov	x1, #0x1                   	// #1
  47b1d8:	str	x1, [x19, #256]
  47b1dc:	add	x2, x2, x1
  47b1e0:	str	x2, [x19, #320]
  47b1e4:	strb	w24, [x19, x0]
  47b1e8:	cmp	x23, #0x1
  47b1ec:	strb	w24, [x19, #264]
  47b1f0:	mov	w24, #0x28                  	// #40
  47b1f4:	b.ne	47b1b0 <_obstack_memory_used@@Base+0xbc4c>  // b.any
  47b1f8:	mov	w1, w21
  47b1fc:	mov	x2, x20
  47b200:	mov	x0, x19
  47b204:	mov	w3, #0x0                   	// #0
  47b208:	bl	47ac00 <_obstack_memory_used@@Base+0xb69c>
  47b20c:	ldr	x1, [x19, #256]
  47b210:	cmp	x1, #0xff
  47b214:	b.eq	47b230 <_obstack_memory_used@@Base+0xbccc>  // b.none
  47b218:	add	x23, x1, #0x1
  47b21c:	str	x23, [x19, #256]
  47b220:	mov	w0, #0x29                  	// #41
  47b224:	strb	w0, [x19, x1]
  47b228:	strb	w0, [x19, #264]
  47b22c:	b	47b028 <_obstack_memory_used@@Base+0xbac4>
  47b230:	ldp	x3, x2, [x19, #272]
  47b234:	strb	wzr, [x19, #255]
  47b238:	mov	x0, x19
  47b23c:	blr	x3
  47b240:	ldr	x0, [x19, #320]
  47b244:	mov	w1, #0x29                  	// #41
  47b248:	strb	w1, [x19]
  47b24c:	add	x0, x0, #0x1
  47b250:	str	x0, [x19, #320]
  47b254:	b	47b030 <_obstack_memory_used@@Base+0xbacc>
  47b258:	ldr	w4, [x2]
  47b25c:	cmp	w4, #0x32
  47b260:	b.eq	47b268 <_obstack_memory_used@@Base+0xbd04>  // b.none
  47b264:	b	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47b268:	stp	x29, x30, [sp, #-48]!
  47b26c:	mov	x29, sp
  47b270:	stp	x19, x20, [sp, #16]
  47b274:	mov	x19, x0
  47b278:	ldr	x0, [x2, #8]
  47b27c:	stp	x21, x22, [sp, #32]
  47b280:	ldrsw	x22, [x0, #16]
  47b284:	ldr	x20, [x0, #8]
  47b288:	cbz	x22, 47b300 <_obstack_memory_used@@Base+0xbd9c>
  47b28c:	add	x22, x20, x22
  47b290:	ldr	x1, [x19, #256]
  47b294:	b	47b2b8 <_obstack_memory_used@@Base+0xbd54>
  47b298:	mov	x2, x1
  47b29c:	add	x1, x1, #0x1
  47b2a0:	str	x1, [x19, #256]
  47b2a4:	add	x20, x20, #0x1
  47b2a8:	cmp	x20, x22
  47b2ac:	strb	w21, [x19, x2]
  47b2b0:	strb	w21, [x19, #264]
  47b2b4:	b.eq	47b300 <_obstack_memory_used@@Base+0xbd9c>  // b.none
  47b2b8:	ldrb	w21, [x20]
  47b2bc:	cmp	x1, #0xff
  47b2c0:	b.ne	47b298 <_obstack_memory_used@@Base+0xbd34>  // b.any
  47b2c4:	ldp	x3, x2, [x19, #272]
  47b2c8:	strb	wzr, [x19, #255]
  47b2cc:	mov	x0, x19
  47b2d0:	add	x20, x20, #0x1
  47b2d4:	blr	x3
  47b2d8:	ldr	x0, [x19, #320]
  47b2dc:	mov	x2, #0x0                   	// #0
  47b2e0:	mov	x1, #0x1                   	// #1
  47b2e4:	str	x1, [x19, #256]
  47b2e8:	add	x0, x0, x1
  47b2ec:	str	x0, [x19, #320]
  47b2f0:	strb	w21, [x19, x2]
  47b2f4:	cmp	x20, x22
  47b2f8:	strb	w21, [x19, #264]
  47b2fc:	b.ne	47b2b8 <_obstack_memory_used@@Base+0xbd54>  // b.any
  47b300:	ldp	x19, x20, [sp, #16]
  47b304:	ldp	x21, x22, [sp, #32]
  47b308:	ldp	x29, x30, [sp], #48
  47b30c:	ret
  47b310:	stp	x29, x30, [sp, #-48]!
  47b314:	mov	x29, sp
  47b318:	str	x21, [sp, #32]
  47b31c:	mov	w21, w1
  47b320:	ldr	w1, [x2]
  47b324:	stp	x19, x20, [sp, #16]
  47b328:	mov	x20, x2
  47b32c:	cmp	w1, #0x31
  47b330:	mov	x19, x0
  47b334:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  47b338:	b.ls	47b3c8 <_obstack_memory_used@@Base+0xbe64>  // b.plast
  47b33c:	cmp	w1, #0x6
  47b340:	b.eq	47b3c8 <_obstack_memory_used@@Base+0xbe64>  // b.none
  47b344:	ldr	x1, [x0, #256]
  47b348:	cmp	x1, #0xff
  47b34c:	b.eq	47b3e4 <_obstack_memory_used@@Base+0xbe80>  // b.none
  47b350:	add	x0, x1, #0x1
  47b354:	str	x0, [x19, #256]
  47b358:	mov	w0, #0x28                  	// #40
  47b35c:	strb	w0, [x19, x1]
  47b360:	mov	x2, x20
  47b364:	strb	w0, [x19, #264]
  47b368:	mov	w1, w21
  47b36c:	mov	x0, x19
  47b370:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47b374:	ldr	x1, [x19, #256]
  47b378:	add	x0, x1, #0x1
  47b37c:	cmp	x1, #0xff
  47b380:	b.ne	47b3a8 <_obstack_memory_used@@Base+0xbe44>  // b.any
  47b384:	ldp	x3, x2, [x19, #272]
  47b388:	strb	wzr, [x19, #255]
  47b38c:	mov	x0, x19
  47b390:	blr	x3
  47b394:	ldr	x2, [x19, #320]
  47b398:	mov	x0, #0x1                   	// #1
  47b39c:	mov	x1, #0x0                   	// #0
  47b3a0:	add	x2, x2, x0
  47b3a4:	str	x2, [x19, #320]
  47b3a8:	str	x0, [x19, #256]
  47b3ac:	mov	w0, #0x29                  	// #41
  47b3b0:	strb	w0, [x19, x1]
  47b3b4:	strb	w0, [x19, #264]
  47b3b8:	ldp	x19, x20, [sp, #16]
  47b3bc:	ldr	x21, [sp, #32]
  47b3c0:	ldp	x29, x30, [sp], #48
  47b3c4:	ret
  47b3c8:	mov	x2, x20
  47b3cc:	mov	w1, w21
  47b3d0:	mov	x0, x19
  47b3d4:	ldp	x19, x20, [sp, #16]
  47b3d8:	ldr	x21, [sp, #32]
  47b3dc:	ldp	x29, x30, [sp], #48
  47b3e0:	b	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47b3e4:	ldp	x3, x2, [x0, #272]
  47b3e8:	strb	wzr, [x0, #255]
  47b3ec:	blr	x3
  47b3f0:	ldr	x2, [x19, #320]
  47b3f4:	mov	x0, #0x1                   	// #1
  47b3f8:	mov	x1, #0x0                   	// #0
  47b3fc:	add	x2, x2, x0
  47b400:	str	x2, [x19, #320]
  47b404:	b	47b354 <_obstack_memory_used@@Base+0xbdf0>
  47b408:	stp	x29, x30, [sp, #-80]!
  47b40c:	mov	x29, sp
  47b410:	stp	x19, x20, [sp, #16]
  47b414:	mov	x19, x0
  47b418:	ldr	x0, [x2, #8]
  47b41c:	stp	x21, x22, [sp, #32]
  47b420:	mov	w22, w1
  47b424:	ldr	x0, [x0]
  47b428:	ldrb	w1, [x0]
  47b42c:	cmp	w1, #0x66
  47b430:	b.ne	47b5c4 <_obstack_memory_used@@Base+0xc060>  // b.any
  47b434:	ldr	x1, [x3]
  47b438:	stp	x23, x24, [sp, #48]
  47b43c:	stp	x25, x26, [sp, #64]
  47b440:	mov	x25, #0x0                   	// #0
  47b444:	ldp	x23, x26, [x1, #8]
  47b448:	ldr	w1, [x26]
  47b44c:	cmp	w1, #0x3c
  47b450:	b.eq	47b68c <_obstack_memory_used@@Base+0xc128>  // b.none
  47b454:	ldr	w21, [x19, #316]
  47b458:	mov	w1, #0xffffffff            	// #-1
  47b45c:	str	w1, [x19, #316]
  47b460:	ldrb	w0, [x0, #1]
  47b464:	cmp	w0, #0x6c
  47b468:	b.eq	47b6ac <_obstack_memory_used@@Base+0xc148>  // b.none
  47b46c:	b.hi	47b5d8 <_obstack_memory_used@@Base+0xc074>  // b.pmore
  47b470:	cmp	w0, #0x4c
  47b474:	b.eq	47b480 <_obstack_memory_used@@Base+0xbf1c>  // b.none
  47b478:	cmp	w0, #0x52
  47b47c:	b.ne	47b5a4 <_obstack_memory_used@@Base+0xc040>  // b.any
  47b480:	ldr	x1, [x19, #256]
  47b484:	add	x0, x1, #0x1
  47b488:	cmp	x1, #0xff
  47b48c:	b.eq	47b76c <_obstack_memory_used@@Base+0xc208>  // b.none
  47b490:	str	x0, [x19, #256]
  47b494:	mov	w0, #0x28                  	// #40
  47b498:	strb	w0, [x19, x1]
  47b49c:	mov	x2, x26
  47b4a0:	strb	w0, [x19, #264]
  47b4a4:	mov	w1, w22
  47b4a8:	mov	x0, x19
  47b4ac:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47b4b0:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  47b4b4:	add	x20, x20, #0x140
  47b4b8:	mov	w1, w22
  47b4bc:	mov	x2, x23
  47b4c0:	mov	x0, x19
  47b4c4:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  47b4c8:	add	x26, x20, #0x3
  47b4cc:	mov	w24, #0x2e                  	// #46
  47b4d0:	ldr	x1, [x19, #256]
  47b4d4:	b	47b4fc <_obstack_memory_used@@Base+0xbf98>
  47b4d8:	mov	x0, x1
  47b4dc:	add	x1, x1, #0x1
  47b4e0:	str	x1, [x19, #256]
  47b4e4:	add	x20, x20, #0x1
  47b4e8:	cmp	x26, x20
  47b4ec:	strb	w24, [x19, x0]
  47b4f0:	strb	w24, [x19, #264]
  47b4f4:	b.eq	47b540 <_obstack_memory_used@@Base+0xbfdc>  // b.none
  47b4f8:	ldrb	w24, [x20]
  47b4fc:	cmp	x1, #0xff
  47b500:	b.ne	47b4d8 <_obstack_memory_used@@Base+0xbf74>  // b.any
  47b504:	ldp	x3, x2, [x19, #272]
  47b508:	strb	wzr, [x19, #255]
  47b50c:	mov	x0, x19
  47b510:	add	x20, x20, #0x1
  47b514:	blr	x3
  47b518:	ldr	x2, [x19, #320]
  47b51c:	mov	x0, #0x0                   	// #0
  47b520:	mov	x1, #0x1                   	// #1
  47b524:	str	x1, [x19, #256]
  47b528:	add	x2, x2, x1
  47b52c:	str	x2, [x19, #320]
  47b530:	strb	w24, [x19, x0]
  47b534:	cmp	x26, x20
  47b538:	strb	w24, [x19, #264]
  47b53c:	b.ne	47b4f8 <_obstack_memory_used@@Base+0xbf94>  // b.any
  47b540:	mov	x2, x23
  47b544:	mov	w1, w22
  47b548:	mov	x0, x19
  47b54c:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  47b550:	mov	x2, x25
  47b554:	mov	w1, w22
  47b558:	mov	x0, x19
  47b55c:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  47b560:	ldr	x1, [x19, #256]
  47b564:	add	x0, x1, #0x1
  47b568:	cmp	x1, #0xff
  47b56c:	b.ne	47b594 <_obstack_memory_used@@Base+0xc030>  // b.any
  47b570:	ldp	x3, x2, [x19, #272]
  47b574:	strb	wzr, [x19, #255]
  47b578:	mov	x0, x19
  47b57c:	blr	x3
  47b580:	ldr	x2, [x19, #320]
  47b584:	mov	x0, #0x1                   	// #1
  47b588:	mov	x1, #0x0                   	// #0
  47b58c:	add	x2, x2, x0
  47b590:	str	x2, [x19, #320]
  47b594:	str	x0, [x19, #256]
  47b598:	mov	w0, #0x29                  	// #41
  47b59c:	strb	w0, [x19, x1]
  47b5a0:	strb	w0, [x19, #264]
  47b5a4:	ldp	x23, x24, [sp, #48]
  47b5a8:	mov	w0, #0x1                   	// #1
  47b5ac:	ldp	x25, x26, [sp, #64]
  47b5b0:	str	w21, [x19, #316]
  47b5b4:	ldp	x19, x20, [sp, #16]
  47b5b8:	ldp	x21, x22, [sp, #32]
  47b5bc:	ldp	x29, x30, [sp], #80
  47b5c0:	ret
  47b5c4:	mov	w0, #0x0                   	// #0
  47b5c8:	ldp	x19, x20, [sp, #16]
  47b5cc:	ldp	x21, x22, [sp, #32]
  47b5d0:	ldp	x29, x30, [sp], #80
  47b5d4:	ret
  47b5d8:	cmp	w0, #0x72
  47b5dc:	b.ne	47b5a4 <_obstack_memory_used@@Base+0xc040>  // b.any
  47b5e0:	ldr	x1, [x19, #256]
  47b5e4:	add	x0, x1, #0x1
  47b5e8:	cmp	x1, #0xff
  47b5ec:	b.eq	47b744 <_obstack_memory_used@@Base+0xc1e0>  // b.none
  47b5f0:	str	x0, [x19, #256]
  47b5f4:	mov	w0, #0x28                  	// #40
  47b5f8:	strb	w0, [x19, x1]
  47b5fc:	mov	x2, x26
  47b600:	strb	w0, [x19, #264]
  47b604:	mov	w1, w22
  47b608:	mov	x0, x19
  47b60c:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47b610:	bl	47b310 <_obstack_memory_used@@Base+0xbdac>
  47b614:	add	x20, x20, #0x260
  47b618:	mov	w1, w22
  47b61c:	mov	x2, x23
  47b620:	mov	x0, x19
  47b624:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  47b628:	add	x22, x20, #0x4
  47b62c:	mov	w24, #0x2e                  	// #46
  47b630:	ldr	x1, [x19, #256]
  47b634:	b	47b65c <_obstack_memory_used@@Base+0xc0f8>
  47b638:	mov	x0, x1
  47b63c:	add	x1, x1, #0x1
  47b640:	str	x1, [x19, #256]
  47b644:	add	x20, x20, #0x1
  47b648:	strb	w24, [x19, x0]
  47b64c:	cmp	x20, x22
  47b650:	strb	w24, [x19, #264]
  47b654:	b.eq	47b5a4 <_obstack_memory_used@@Base+0xc040>  // b.none
  47b658:	ldrb	w24, [x20]
  47b65c:	cmp	x1, #0xff
  47b660:	b.ne	47b638 <_obstack_memory_used@@Base+0xc0d4>  // b.any
  47b664:	ldp	x3, x2, [x19, #272]
  47b668:	strb	wzr, [x19, #255]
  47b66c:	mov	x0, x19
  47b670:	blr	x3
  47b674:	ldr	x2, [x19, #320]
  47b678:	mov	x1, #0x1                   	// #1
  47b67c:	mov	x0, #0x0                   	// #0
  47b680:	add	x2, x2, x1
  47b684:	str	x2, [x19, #320]
  47b688:	b	47b640 <_obstack_memory_used@@Base+0xc0dc>
  47b68c:	ldr	w21, [x19, #316]
  47b690:	mov	w1, #0xffffffff            	// #-1
  47b694:	ldr	x25, [x26, #16]
  47b698:	ldr	x26, [x26, #8]
  47b69c:	str	w1, [x19, #316]
  47b6a0:	ldrb	w0, [x0, #1]
  47b6a4:	cmp	w0, #0x6c
  47b6a8:	b.ne	47b46c <_obstack_memory_used@@Base+0xbf08>  // b.any
  47b6ac:	adrp	x20, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47b6b0:	add	x20, x20, #0x258
  47b6b4:	add	x25, x20, #0x4
  47b6b8:	mov	w24, #0x28                  	// #40
  47b6bc:	ldr	x1, [x19, #256]
  47b6c0:	b	47b6e8 <_obstack_memory_used@@Base+0xc184>
  47b6c4:	mov	x0, x1
  47b6c8:	add	x1, x1, #0x1
  47b6cc:	str	x1, [x19, #256]
  47b6d0:	add	x20, x20, #0x1
  47b6d4:	cmp	x25, x20
  47b6d8:	strb	w24, [x19, x0]
  47b6dc:	strb	w24, [x19, #264]
  47b6e0:	b.eq	47b72c <_obstack_memory_used@@Base+0xc1c8>  // b.none
  47b6e4:	ldrb	w24, [x20]
  47b6e8:	cmp	x1, #0xff
  47b6ec:	b.ne	47b6c4 <_obstack_memory_used@@Base+0xc160>  // b.any
  47b6f0:	ldp	x3, x2, [x19, #272]
  47b6f4:	strb	wzr, [x19, #255]
  47b6f8:	mov	x0, x19
  47b6fc:	add	x20, x20, #0x1
  47b700:	blr	x3
  47b704:	ldr	x2, [x19, #320]
  47b708:	mov	x0, #0x0                   	// #0
  47b70c:	mov	x1, #0x1                   	// #1
  47b710:	str	x1, [x19, #256]
  47b714:	add	x2, x2, x1
  47b718:	str	x2, [x19, #320]
  47b71c:	strb	w24, [x19, x0]
  47b720:	cmp	x25, x20
  47b724:	strb	w24, [x19, #264]
  47b728:	b.ne	47b6e4 <_obstack_memory_used@@Base+0xc180>  // b.any
  47b72c:	mov	x2, x23
  47b730:	mov	w1, w22
  47b734:	mov	x0, x19
  47b738:	bl	47b258 <_obstack_memory_used@@Base+0xbcf4>
  47b73c:	mov	x2, x26
  47b740:	b	47b554 <_obstack_memory_used@@Base+0xbff0>
  47b744:	ldp	x3, x2, [x19, #272]
  47b748:	strb	wzr, [x19, #255]
  47b74c:	mov	x0, x19
  47b750:	blr	x3
  47b754:	ldr	x2, [x19, #320]
  47b758:	mov	x0, #0x1                   	// #1
  47b75c:	mov	x1, #0x0                   	// #0
  47b760:	add	x2, x2, x0
  47b764:	str	x2, [x19, #320]
  47b768:	b	47b5f0 <_obstack_memory_used@@Base+0xc08c>
  47b76c:	ldp	x3, x2, [x19, #272]
  47b770:	strb	wzr, [x19, #255]
  47b774:	mov	x0, x19
  47b778:	blr	x3
  47b77c:	ldr	x2, [x19, #320]
  47b780:	mov	x0, #0x1                   	// #1
  47b784:	mov	x1, #0x0                   	// #0
  47b788:	add	x2, x2, x0
  47b78c:	str	x2, [x19, #320]
  47b790:	b	47b490 <_obstack_memory_used@@Base+0xbf2c>
  47b794:	nop
  47b798:	sub	sp, sp, #0x230
  47b79c:	stp	x29, x30, [sp]
  47b7a0:	mov	x29, sp
  47b7a4:	stp	x19, x20, [sp, #16]
  47b7a8:	mov	x19, x0
  47b7ac:	mov	x20, x1
  47b7b0:	stp	x21, x22, [sp, #32]
  47b7b4:	mov	x21, x2
  47b7b8:	stp	x23, x24, [sp, #48]
  47b7bc:	stp	x25, x26, [sp, #64]
  47b7c0:	str	x27, [sp, #80]
  47b7c4:	ldrb	w24, [x0]
  47b7c8:	cmp	w24, #0x5f
  47b7cc:	b.eq	47b978 <_obstack_memory_used@@Base+0xc414>  // b.none
  47b7d0:	adrp	x1, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47b7d4:	mov	x0, x19
  47b7d8:	add	x1, x1, #0x268
  47b7dc:	mov	x2, #0x8                   	// #8
  47b7e0:	mov	w23, #0x0                   	// #0
  47b7e4:	bl	4024e0 <strncmp@plt>
  47b7e8:	cbnz	w0, 47b838 <_obstack_memory_used@@Base+0xc2d4>
  47b7ec:	ldrb	w0, [x19, #8]
  47b7f0:	mov	w2, #0x5f                  	// #95
  47b7f4:	mov	w1, #0x24                  	// #36
  47b7f8:	cmp	w0, #0x2e
  47b7fc:	ccmp	w0, w2, #0x4, ne  // ne = any
  47b800:	ccmp	w0, w1, #0x4, ne  // ne = any
  47b804:	b.ne	47b838 <_obstack_memory_used@@Base+0xc2d4>  // b.any
  47b808:	ldrb	w0, [x19, #9]
  47b80c:	mov	w1, #0x49                  	// #73
  47b810:	cmp	w0, #0x44
  47b814:	ccmp	w0, w1, #0x4, ne  // ne = any
  47b818:	b.ne	47b838 <_obstack_memory_used@@Base+0xc2d4>  // b.any
  47b81c:	ldrb	w1, [x19, #10]
  47b820:	cmp	w1, w2
  47b824:	b.ne	47b838 <_obstack_memory_used@@Base+0xc2d4>  // b.any
  47b828:	cmp	w0, #0x49
  47b82c:	cset	w23, ne  // ne = any
  47b830:	add	w23, w23, #0x2
  47b834:	nop
  47b838:	mov	x0, x19
  47b83c:	bl	402330 <strlen@plt>
  47b840:	mov	x3, x0
  47b844:	mov	w1, #0x11                  	// #17
  47b848:	add	x0, x19, x0
  47b84c:	stp	x19, x0, [x29, #96]
  47b850:	lsl	w4, w3, #1
  47b854:	str	w1, [x29, #112]
  47b858:	cmp	w4, #0x800
  47b85c:	str	x19, [x29, #120]
  47b860:	mov	w0, #0x0                   	// #0
  47b864:	stp	wzr, w4, [x29, #136]
  47b868:	stp	wzr, w3, [x29, #152]
  47b86c:	stp	xzr, xzr, [x29, #160]
  47b870:	str	xzr, [x29, #176]
  47b874:	b.hi	47b954 <_obstack_memory_used@@Base+0xc3f0>  // b.pmore
  47b878:	mov	x22, sp
  47b87c:	mov	w27, #0x18                  	// #24
  47b880:	sbfiz	x3, x3, #3, #32
  47b884:	cmp	w23, #0x1
  47b888:	add	x3, x3, #0xf
  47b88c:	smsubl	x0, w4, w27, x22
  47b890:	and	x3, x3, #0xfffffffffffffff0
  47b894:	mov	sp, x0
  47b898:	mov	x25, sp
  47b89c:	sub	sp, sp, x3
  47b8a0:	mov	x0, sp
  47b8a4:	str	x25, [x29, #128]
  47b8a8:	str	x0, [x29, #144]
  47b8ac:	b.eq	47b9b8 <_obstack_memory_used@@Base+0xc454>  // b.none
  47b8b0:	sub	w0, w23, #0x2
  47b8b4:	cmp	w0, #0x1
  47b8b8:	b.hi	47b9fc <_obstack_memory_used@@Base+0xc498>  // b.pmore
  47b8bc:	cmp	w23, #0x2
  47b8c0:	ldrb	w0, [x19, #11]
  47b8c4:	add	x24, x19, #0xb
  47b8c8:	str	x24, [x29, #120]
  47b8cc:	cset	w1, ne  // ne = any
  47b8d0:	cmp	w0, #0x5f
  47b8d4:	add	w23, w1, #0x44
  47b8d8:	b.eq	47b98c <_obstack_memory_used@@Base+0xc428>  // b.none
  47b8dc:	cmp	w4, #0x0
  47b8e0:	b.le	47bae0 <_obstack_memory_used@@Base+0xc57c>
  47b8e4:	mov	x0, x24
  47b8e8:	bl	402330 <strlen@plt>
  47b8ec:	mov	w1, #0x1                   	// #1
  47b8f0:	str	wzr, [x25, #4]
  47b8f4:	str	w1, [x29, #136]
  47b8f8:	cmp	w0, #0x0
  47b8fc:	b.le	47bae0 <_obstack_memory_used@@Base+0xc57c>
  47b900:	add	x26, x29, #0x60
  47b904:	str	wzr, [x25]
  47b908:	str	x24, [x25, #8]
  47b90c:	str	w0, [x25, #16]
  47b910:	mov	w1, w23
  47b914:	mov	x2, x25
  47b918:	mov	x3, #0x0                   	// #0
  47b91c:	mov	x0, x26
  47b920:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47b924:	mov	x19, x0
  47b928:	ldr	x23, [x29, #120]
  47b92c:	mov	x0, x23
  47b930:	bl	402330 <strlen@plt>
  47b934:	add	x1, x23, x0
  47b938:	str	x1, [x29, #120]
  47b93c:	ldrb	w0, [x23, x0]
  47b940:	cmp	w0, #0x0
  47b944:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  47b948:	b.ne	47ba1c <_obstack_memory_used@@Base+0xc4b8>  // b.any
  47b94c:	mov	sp, x22
  47b950:	mov	w0, #0x0                   	// #0
  47b954:	mov	sp, x29
  47b958:	ldp	x29, x30, [sp]
  47b95c:	ldp	x19, x20, [sp, #16]
  47b960:	ldp	x21, x22, [sp, #32]
  47b964:	ldp	x23, x24, [sp, #48]
  47b968:	ldp	x25, x26, [sp, #64]
  47b96c:	ldr	x27, [sp, #80]
  47b970:	add	sp, sp, #0x230
  47b974:	ret
  47b978:	ldrb	w0, [x0, #1]
  47b97c:	mov	w23, #0x1                   	// #1
  47b980:	cmp	w0, #0x5a
  47b984:	b.ne	47b7d0 <_obstack_memory_used@@Base+0xc26c>  // b.any
  47b988:	b	47b838 <_obstack_memory_used@@Base+0xc2d4>
  47b98c:	ldrb	w0, [x19, #12]
  47b990:	cmp	w0, #0x5a
  47b994:	b.ne	47b8dc <_obstack_memory_used@@Base+0xc378>  // b.any
  47b998:	add	x26, x29, #0x60
  47b99c:	add	x19, x19, #0xd
  47b9a0:	mov	x0, x26
  47b9a4:	mov	w1, #0x0                   	// #0
  47b9a8:	str	x19, [x29, #120]
  47b9ac:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  47b9b0:	mov	x25, x0
  47b9b4:	b	47b910 <_obstack_memory_used@@Base+0xc3ac>
  47b9b8:	cmp	w24, #0x5f
  47b9bc:	b.ne	47b94c <_obstack_memory_used@@Base+0xc3e8>  // b.any
  47b9c0:	ldrb	w0, [x19, #1]
  47b9c4:	cmp	w0, #0x5a
  47b9c8:	b.ne	47b94c <_obstack_memory_used@@Base+0xc3e8>  // b.any
  47b9cc:	add	x26, x29, #0x60
  47b9d0:	add	x19, x19, #0x2
  47b9d4:	mov	w1, w23
  47b9d8:	mov	x0, x26
  47b9dc:	str	x19, [x29, #120]
  47b9e0:	bl	473c30 <_obstack_memory_used@@Base+0x46cc>
  47b9e4:	ldr	w3, [x29, #112]
  47b9e8:	mov	x19, x0
  47b9ec:	tbnz	w3, #0, 47baec <_obstack_memory_used@@Base+0xc588>
  47b9f0:	ldr	x0, [x29, #120]
  47b9f4:	ldrb	w0, [x0]
  47b9f8:	b	47b940 <_obstack_memory_used@@Base+0xc3dc>
  47b9fc:	add	x0, x29, #0x60
  47ba00:	bl	474978 <_obstack_memory_used@@Base+0x5414>
  47ba04:	ldr	x3, [x29, #120]
  47ba08:	mov	x19, x0
  47ba0c:	ldrb	w0, [x3]
  47ba10:	cmp	w0, #0x0
  47ba14:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  47ba18:	b.eq	47b94c <_obstack_memory_used@@Base+0xc3e8>  // b.none
  47ba1c:	add	x2, x29, #0x208
  47ba20:	add	x23, x29, #0xb8
  47ba24:	mov	x0, x23
  47ba28:	mov	x1, x19
  47ba2c:	str	xzr, [x29, #440]
  47ba30:	stp	xzr, xzr, [x2]
  47ba34:	stp	xzr, xzr, [x2, #16]
  47ba38:	strb	wzr, [x29, #448]
  47ba3c:	stp	x20, x21, [x29, #456]
  47ba40:	stp	xzr, xzr, [x29, #472]
  47ba44:	stp	xzr, xzr, [x29, #488]
  47ba48:	stp	xzr, xzr, [x29, #504]
  47ba4c:	bl	471f48 <_obstack_memory_used@@Base+0x29e4>
  47ba50:	ldr	w0, [x29, #492]
  47ba54:	cmp	w0, #0x7ff
  47ba58:	b.gt	47ba60 <_obstack_memory_used@@Base+0xc4fc>
  47ba5c:	str	wzr, [x29, #492]
  47ba60:	ldr	w3, [x29, #532]
  47ba64:	mov	w4, #0x1                   	// #1
  47ba68:	ldr	w6, [x29, #548]
  47ba6c:	mov	x20, sp
  47ba70:	cmp	w3, #0x0
  47ba74:	mov	x2, x19
  47ba78:	csel	w5, w3, w4, gt
  47ba7c:	mov	x0, x23
  47ba80:	mov	w1, #0x11                  	// #17
  47ba84:	str	xzr, [x29, #552]
  47ba88:	mul	w3, w3, w6
  47ba8c:	sub	sp, sp, w5, sxtw #4
  47ba90:	str	w3, [x29, #548]
  47ba94:	mov	x5, sp
  47ba98:	cmp	w3, #0x0
  47ba9c:	str	x5, [x29, #520]
  47baa0:	csel	w3, w3, w4, gt
  47baa4:	sub	sp, sp, w3, sxtw #4
  47baa8:	mov	x3, sp
  47baac:	str	x3, [x29, #536]
  47bab0:	bl	47a0b8 <_obstack_memory_used@@Base+0xab54>
  47bab4:	mov	sp, x20
  47bab8:	ldr	x1, [x29, #440]
  47babc:	mov	x0, x23
  47bac0:	ldp	x3, x2, [x29, #456]
  47bac4:	strb	wzr, [x23, x1]
  47bac8:	blr	x3
  47bacc:	ldr	w0, [x29, #488]
  47bad0:	mov	sp, x22
  47bad4:	cmp	w0, #0x0
  47bad8:	cset	w0, eq  // eq = none
  47badc:	b	47b954 <_obstack_memory_used@@Base+0xc3f0>
  47bae0:	add	x26, x29, #0x60
  47bae4:	mov	x25, #0x0                   	// #0
  47bae8:	b	47b910 <_obstack_memory_used@@Base+0xc3ac>
  47baec:	ldr	x6, [x29, #120]
  47baf0:	ldrb	w0, [x6]
  47baf4:	cmp	w0, #0x2e
  47baf8:	b.ne	47b940 <_obstack_memory_used@@Base+0xc3dc>  // b.any
  47bafc:	nop
  47bb00:	ldrb	w0, [x6, #1]
  47bb04:	sub	w1, w0, #0x61
  47bb08:	cmp	w0, #0x5f
  47bb0c:	and	w1, w1, #0xff
  47bb10:	ccmp	w1, #0x19, #0x0, ne  // ne = any
  47bb14:	b.ls	47bbf4 <_obstack_memory_used@@Base+0xc690>  // b.plast
  47bb18:	sub	w0, w0, #0x30
  47bb1c:	and	w0, w0, #0xff
  47bb20:	cmp	w0, #0x9
  47bb24:	ldrb	w0, [x6]
  47bb28:	b.hi	47b940 <_obstack_memory_used@@Base+0xc3dc>  // b.pmore
  47bb2c:	mov	x3, x6
  47bb30:	cmp	w0, #0x2e
  47bb34:	b.ne	47bb84 <_obstack_memory_used@@Base+0xc620>  // b.any
  47bb38:	ldrb	w4, [x3, #1]
  47bb3c:	sub	w4, w4, #0x30
  47bb40:	and	w4, w4, #0xff
  47bb44:	cmp	w4, #0x9
  47bb48:	b.hi	47bb84 <_obstack_memory_used@@Base+0xc620>  // b.pmore
  47bb4c:	ldrb	w4, [x3, #2]
  47bb50:	add	x3, x3, #0x2
  47bb54:	sub	w5, w4, #0x30
  47bb58:	and	w5, w5, #0xff
  47bb5c:	cmp	w5, #0x9
  47bb60:	b.hi	47bb7c <_obstack_memory_used@@Base+0xc618>  // b.pmore
  47bb64:	nop
  47bb68:	ldrb	w4, [x3, #1]!
  47bb6c:	sub	w5, w4, #0x30
  47bb70:	and	w5, w5, #0xff
  47bb74:	cmp	w5, #0x9
  47bb78:	b.ls	47bb68 <_obstack_memory_used@@Base+0xc604>  // b.plast
  47bb7c:	cmp	w4, #0x2e
  47bb80:	b.eq	47bb38 <_obstack_memory_used@@Base+0xc5d4>  // b.none
  47bb84:	ldp	w0, w1, [x29, #136]
  47bb88:	str	x3, [x29, #120]
  47bb8c:	sub	x4, x3, x6
  47bb90:	cmp	w0, w1
  47bb94:	b.ge	47bbec <_obstack_memory_used@@Base+0xc688>  // b.tcont
  47bb98:	ldr	x2, [x29, #128]
  47bb9c:	smull	x1, w0, w27
  47bba0:	add	w0, w0, #0x1
  47bba4:	cmp	w4, #0x0
  47bba8:	add	x3, x2, x1
  47bbac:	str	wzr, [x3, #4]
  47bbb0:	str	w0, [x29, #136]
  47bbb4:	b.le	47bbec <_obstack_memory_used@@Base+0xc688>
  47bbb8:	str	xzr, [x2, x1]
  47bbbc:	str	x6, [x3, #8]
  47bbc0:	str	w4, [x3, #16]
  47bbc4:	mov	x2, x19
  47bbc8:	mov	x0, x26
  47bbcc:	mov	w1, #0x4e                  	// #78
  47bbd0:	bl	471e58 <_obstack_memory_used@@Base+0x28f4>
  47bbd4:	ldr	x6, [x29, #120]
  47bbd8:	mov	x19, x0
  47bbdc:	ldrb	w0, [x6]
  47bbe0:	cmp	w0, #0x2e
  47bbe4:	b.eq	47bb00 <_obstack_memory_used@@Base+0xc59c>  // b.none
  47bbe8:	b	47b940 <_obstack_memory_used@@Base+0xc3dc>
  47bbec:	mov	x3, #0x0                   	// #0
  47bbf0:	b	47bbc4 <_obstack_memory_used@@Base+0xc660>
  47bbf4:	ldrb	w0, [x6, #2]
  47bbf8:	add	x3, x6, #0x2
  47bbfc:	b	47bc04 <_obstack_memory_used@@Base+0xc6a0>
  47bc00:	ldrb	w0, [x3, #1]!
  47bc04:	sub	w1, w0, #0x61
  47bc08:	cmp	w0, #0x5f
  47bc0c:	and	w1, w1, #0xff
  47bc10:	ccmp	w1, #0x19, #0x0, ne  // ne = any
  47bc14:	b.ls	47bc00 <_obstack_memory_used@@Base+0xc69c>  // b.plast
  47bc18:	b	47bb30 <_obstack_memory_used@@Base+0xc5cc>
  47bc1c:	nop
  47bc20:	stp	x29, x30, [sp, #-96]!
  47bc24:	mov	x29, sp
  47bc28:	stp	x21, x22, [sp, #32]
  47bc2c:	mov	x21, x3
  47bc30:	cbz	x0, 47bd00 <_obstack_memory_used@@Base+0xc79c>
  47bc34:	stp	x19, x20, [sp, #16]
  47bc38:	cmp	x1, #0x0
  47bc3c:	mov	x19, x1
  47bc40:	mov	x20, x2
  47bc44:	ccmp	x2, #0x0, #0x0, ne  // ne = any
  47bc48:	b.eq	47bcfc <_obstack_memory_used@@Base+0xc798>  // b.none
  47bc4c:	adrp	x1, 472000 <_obstack_memory_used@@Base+0x2a9c>
  47bc50:	add	x2, sp, #0x40
  47bc54:	add	x1, x1, #0xa60
  47bc58:	stp	xzr, xzr, [sp, #64]
  47bc5c:	str	xzr, [sp, #80]
  47bc60:	str	wzr, [sp, #88]
  47bc64:	bl	47b798 <_obstack_memory_used@@Base+0xc234>
  47bc68:	cbz	w0, 47bd54 <_obstack_memory_used@@Base+0xc7f0>
  47bc6c:	ldr	w0, [sp, #88]
  47bc70:	str	x23, [sp, #48]
  47bc74:	ldr	x22, [sp, #64]
  47bc78:	cbnz	w0, 47bcd8 <_obstack_memory_used@@Base+0xc774>
  47bc7c:	ldr	x23, [sp, #80]
  47bc80:	cbz	x22, 47bd78 <_obstack_memory_used@@Base+0xc814>
  47bc84:	cbz	x19, 47bd48 <_obstack_memory_used@@Base+0xc7e4>
  47bc88:	mov	x0, x22
  47bc8c:	bl	402330 <strlen@plt>
  47bc90:	ldr	x1, [x20]
  47bc94:	cmp	x0, x1
  47bc98:	b.cs	47bd20 <_obstack_memory_used@@Base+0xc7bc>  // b.hs, b.nlast
  47bc9c:	add	x2, x0, #0x1
  47bca0:	mov	x1, x22
  47bca4:	mov	x0, x19
  47bca8:	bl	4022e0 <memcpy@plt>
  47bcac:	mov	x0, x22
  47bcb0:	mov	x22, x19
  47bcb4:	bl	402730 <free@plt>
  47bcb8:	cbz	x21, 47bd30 <_obstack_memory_used@@Base+0xc7cc>
  47bcbc:	ldp	x19, x20, [sp, #16]
  47bcc0:	ldr	x23, [sp, #48]
  47bcc4:	str	wzr, [x21]
  47bcc8:	mov	x0, x22
  47bccc:	ldp	x21, x22, [sp, #32]
  47bcd0:	ldp	x29, x30, [sp], #96
  47bcd4:	ret
  47bcd8:	mov	x23, #0x1                   	// #1
  47bcdc:	cbnz	x22, 47bc84 <_obstack_memory_used@@Base+0xc720>
  47bce0:	cbz	x21, 47bd9c <_obstack_memory_used@@Base+0xc838>
  47bce4:	mov	w0, #0xffffffff            	// #-1
  47bce8:	mov	x22, #0x0                   	// #0
  47bcec:	ldp	x19, x20, [sp, #16]
  47bcf0:	ldr	x23, [sp, #48]
  47bcf4:	str	w0, [x21]
  47bcf8:	b	47bcc8 <_obstack_memory_used@@Base+0xc764>
  47bcfc:	ldp	x19, x20, [sp, #16]
  47bd00:	cbz	x21, 47bd64 <_obstack_memory_used@@Base+0xc800>
  47bd04:	mov	w0, #0xfffffffd            	// #-3
  47bd08:	str	w0, [x21]
  47bd0c:	mov	x22, #0x0                   	// #0
  47bd10:	mov	x0, x22
  47bd14:	ldp	x21, x22, [sp, #32]
  47bd18:	ldp	x29, x30, [sp], #96
  47bd1c:	ret
  47bd20:	mov	x0, x19
  47bd24:	bl	402730 <free@plt>
  47bd28:	str	x23, [x20]
  47bd2c:	cbnz	x21, 47bcbc <_obstack_memory_used@@Base+0xc758>
  47bd30:	mov	x0, x22
  47bd34:	ldp	x19, x20, [sp, #16]
  47bd38:	ldp	x21, x22, [sp, #32]
  47bd3c:	ldr	x23, [sp, #48]
  47bd40:	ldp	x29, x30, [sp], #96
  47bd44:	ret
  47bd48:	cbz	x20, 47bcb8 <_obstack_memory_used@@Base+0xc754>
  47bd4c:	str	x23, [x20]
  47bd50:	b	47bd2c <_obstack_memory_used@@Base+0xc7c8>
  47bd54:	ldr	x0, [sp, #64]
  47bd58:	bl	402730 <free@plt>
  47bd5c:	cbnz	x21, 47bd88 <_obstack_memory_used@@Base+0xc824>
  47bd60:	ldp	x19, x20, [sp, #16]
  47bd64:	mov	x22, #0x0                   	// #0
  47bd68:	mov	x0, x22
  47bd6c:	ldp	x21, x22, [sp, #32]
  47bd70:	ldp	x29, x30, [sp], #96
  47bd74:	ret
  47bd78:	cbz	x21, 47bd9c <_obstack_memory_used@@Base+0xc838>
  47bd7c:	cmp	x23, #0x1
  47bd80:	b.eq	47bce4 <_obstack_memory_used@@Base+0xc780>  // b.none
  47bd84:	ldr	x23, [sp, #48]
  47bd88:	mov	w0, #0xfffffffe            	// #-2
  47bd8c:	mov	x22, #0x0                   	// #0
  47bd90:	ldp	x19, x20, [sp, #16]
  47bd94:	str	w0, [x21]
  47bd98:	b	47bcc8 <_obstack_memory_used@@Base+0xc764>
  47bd9c:	mov	x22, #0x0                   	// #0
  47bda0:	ldp	x19, x20, [sp, #16]
  47bda4:	ldr	x23, [sp, #48]
  47bda8:	b	47bd68 <_obstack_memory_used@@Base+0xc804>
  47bdac:	nop
  47bdb0:	cmp	x0, #0x0
  47bdb4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  47bdb8:	b.eq	47bddc <_obstack_memory_used@@Base+0xc878>  // b.none
  47bdbc:	stp	x29, x30, [sp, #-16]!
  47bdc0:	mov	x29, sp
  47bdc4:	bl	47b798 <_obstack_memory_used@@Base+0xc234>
  47bdc8:	cmp	w0, #0x0
  47bdcc:	ldp	x29, x30, [sp], #16
  47bdd0:	mov	w0, #0xfffffffe            	// #-2
  47bdd4:	csel	w0, wzr, w0, ne  // ne = any
  47bdd8:	ret
  47bddc:	mov	w0, #0xfffffffd            	// #-3
  47bde0:	ret
  47bde4:	nop
  47bde8:	stp	x29, x30, [sp, #-16]!
  47bdec:	mov	x29, sp
  47bdf0:	bl	471c88 <_obstack_memory_used@@Base+0x2724>
  47bdf4:	ldr	x0, [x0]
  47bdf8:	cbz	x0, 47be0c <_obstack_memory_used@@Base+0xc8a8>
  47bdfc:	ldr	x1, [x0, #80]
  47be00:	ldr	x0, [x0]
  47be04:	tbz	w1, #0, 47be0c <_obstack_memory_used@@Base+0xc8a8>
  47be08:	ldur	x0, [x0, #-112]
  47be0c:	ldp	x29, x30, [sp], #16
  47be10:	ret
  47be14:	nop
  47be18:	and	w5, w0, #0xff
  47be1c:	cmp	w5, #0x50
  47be20:	b.eq	47bf38 <_obstack_memory_used@@Base+0xc9d4>  // b.none
  47be24:	and	w4, w5, #0xf
  47be28:	cmp	w4, #0x4
  47be2c:	b.eq	47be48 <_obstack_memory_used@@Base+0xc8e4>  // b.none
  47be30:	b.ls	47be5c <_obstack_memory_used@@Base+0xc8f8>  // b.plast
  47be34:	cmp	w4, #0xb
  47be38:	b.eq	47bf5c <_obstack_memory_used@@Base+0xc9f8>  // b.none
  47be3c:	b.ls	47beb8 <_obstack_memory_used@@Base+0xc954>  // b.plast
  47be40:	cmp	w4, #0xc
  47be44:	b.ne	47bf6c <_obstack_memory_used@@Base+0xca08>  // b.any
  47be48:	mov	x0, x2
  47be4c:	ldr	x4, [x0], #8
  47be50:	cbnz	x4, 47bf18 <_obstack_memory_used@@Base+0xc9b4>
  47be54:	str	x4, [x3]
  47be58:	ret
  47be5c:	cmp	w4, #0x2
  47be60:	b.eq	47bf4c <_obstack_memory_used@@Base+0xc9e8>  // b.none
  47be64:	b.ls	47be80 <_obstack_memory_used@@Base+0xc91c>  // b.plast
  47be68:	cmp	w4, #0x3
  47be6c:	b.ne	47bf6c <_obstack_memory_used@@Base+0xca08>  // b.any
  47be70:	mov	x0, x2
  47be74:	ldr	w4, [x0], #4
  47be78:	cbz	x4, 47be54 <_obstack_memory_used@@Base+0xc8f0>
  47be7c:	b	47bf18 <_obstack_memory_used@@Base+0xc9b4>
  47be80:	cbz	w4, 47be48 <_obstack_memory_used@@Base+0xc8e4>
  47be84:	cmp	w4, #0x1
  47be88:	b.ne	47bf6c <_obstack_memory_used@@Base+0xca08>  // b.any
  47be8c:	mov	x0, x2
  47be90:	mov	x4, #0x0                   	// #0
  47be94:	mov	w7, #0x0                   	// #0
  47be98:	ldrb	w8, [x0], #1
  47be9c:	and	x6, x8, #0x7f
  47bea0:	lsl	x6, x6, x7
  47bea4:	add	w7, w7, #0x7
  47bea8:	orr	x4, x4, x6
  47beac:	tbnz	w8, #7, 47be98 <_obstack_memory_used@@Base+0xc934>
  47beb0:	cbz	x4, 47be54 <_obstack_memory_used@@Base+0xc8f0>
  47beb4:	b	47bf18 <_obstack_memory_used@@Base+0xc9b4>
  47beb8:	cmp	w4, #0x9
  47bebc:	b.eq	47bed8 <_obstack_memory_used@@Base+0xc974>  // b.none
  47bec0:	cmp	w4, #0xa
  47bec4:	b.ne	47bf6c <_obstack_memory_used@@Base+0xca08>  // b.any
  47bec8:	mov	x0, x2
  47becc:	ldrsh	x4, [x0], #2
  47bed0:	cbz	x4, 47be54 <_obstack_memory_used@@Base+0xc8f0>
  47bed4:	b	47bf18 <_obstack_memory_used@@Base+0xc9b4>
  47bed8:	mov	x0, x2
  47bedc:	mov	x4, #0x0                   	// #0
  47bee0:	mov	w7, #0x0                   	// #0
  47bee4:	ldrb	w8, [x0], #1
  47bee8:	and	x6, x8, #0x7f
  47beec:	lsl	x6, x6, x7
  47bef0:	add	w7, w7, #0x7
  47bef4:	orr	x4, x4, x6
  47bef8:	tbnz	w8, #7, 47bee4 <_obstack_memory_used@@Base+0xc980>
  47befc:	cmp	w7, #0x3f
  47bf00:	b.hi	47be50 <_obstack_memory_used@@Base+0xc8ec>  // b.pmore
  47bf04:	tbz	w8, #6, 47be50 <_obstack_memory_used@@Base+0xc8ec>
  47bf08:	mov	x6, #0xffffffffffffffff    	// #-1
  47bf0c:	lsl	x7, x6, x7
  47bf10:	orr	x4, x4, x7
  47bf14:	nop
  47bf18:	and	w6, w5, #0x70
  47bf1c:	cmp	w6, #0x10
  47bf20:	csel	x1, x2, x1, eq  // eq = none
  47bf24:	add	x4, x4, x1
  47bf28:	tbz	w5, #7, 47be54 <_obstack_memory_used@@Base+0xc8f0>
  47bf2c:	ldr	x4, [x4]
  47bf30:	str	x4, [x3]
  47bf34:	ret
  47bf38:	add	x0, x2, #0x7
  47bf3c:	and	x0, x0, #0xfffffffffffffff8
  47bf40:	ldr	x4, [x0], #8
  47bf44:	str	x4, [x3]
  47bf48:	ret
  47bf4c:	mov	x0, x2
  47bf50:	ldrh	w4, [x0], #2
  47bf54:	cbz	x4, 47be54 <_obstack_memory_used@@Base+0xc8f0>
  47bf58:	b	47bf18 <_obstack_memory_used@@Base+0xc9b4>
  47bf5c:	mov	x0, x2
  47bf60:	ldrsw	x4, [x0], #4
  47bf64:	cbz	x4, 47be54 <_obstack_memory_used@@Base+0xc8f0>
  47bf68:	b	47bf18 <_obstack_memory_used@@Base+0xc9b4>
  47bf6c:	stp	x29, x30, [sp, #-16]!
  47bf70:	mov	x29, sp
  47bf74:	bl	402650 <abort@plt>
  47bf78:	and	w0, w0, #0xff
  47bf7c:	cmp	w0, #0xff
  47bf80:	b.eq	47bfcc <_obstack_memory_used@@Base+0xca68>  // b.none
  47bf84:	and	w2, w0, #0x70
  47bf88:	cmp	w2, #0x30
  47bf8c:	b.eq	47bfe4 <_obstack_memory_used@@Base+0xca80>  // b.none
  47bf90:	b.hi	47bfa4 <_obstack_memory_used@@Base+0xca40>  // b.pmore
  47bf94:	cmp	w2, #0x20
  47bf98:	b.ne	47bfb4 <_obstack_memory_used@@Base+0xca50>  // b.any
  47bf9c:	ldr	x0, [x1, #808]
  47bfa0:	ret
  47bfa4:	cmp	w2, #0x40
  47bfa8:	b.ne	47bfd4 <_obstack_memory_used@@Base+0xca70>  // b.any
  47bfac:	ldr	x0, [x1, #824]
  47bfb0:	ret
  47bfb4:	b.hi	47bfc0 <_obstack_memory_used@@Base+0xca5c>  // b.pmore
  47bfb8:	tst	w0, #0x60
  47bfbc:	b.eq	47bfcc <_obstack_memory_used@@Base+0xca68>  // b.none
  47bfc0:	stp	x29, x30, [sp, #-16]!
  47bfc4:	mov	x29, sp
  47bfc8:	bl	402650 <abort@plt>
  47bfcc:	mov	x0, #0x0                   	// #0
  47bfd0:	ret
  47bfd4:	cmp	w2, #0x50
  47bfd8:	mov	x0, #0x0                   	// #0
  47bfdc:	b.ne	47bfc0 <_obstack_memory_used@@Base+0xca5c>  // b.any
  47bfe0:	ret
  47bfe4:	ldr	x0, [x1, #816]
  47bfe8:	ret
  47bfec:	nop
  47bff0:	str	xzr, [x3, #1568]
  47bff4:	cmp	x0, x1
  47bff8:	b.cs	47c788 <_obstack_memory_used@@Base+0xd224>  // b.hs, b.nlast
  47bffc:	stp	x29, x30, [sp, #-112]!
  47c000:	mov	x29, sp
  47c004:	stp	x21, x22, [sp, #32]
  47c008:	mov	x21, x2
  47c00c:	mov	x22, x1
  47c010:	stp	x19, x20, [sp, #16]
  47c014:	mov	x20, x3
  47c018:	ldr	x2, [x21, #792]
  47c01c:	stp	x23, x24, [sp, #48]
  47c020:	adrp	x23, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47c024:	ldr	x5, [x21, #832]
  47c028:	stp	x25, x26, [sp, #64]
  47c02c:	add	x23, x23, #0x9ac
  47c030:	ldr	x1, [x20, #1608]
  47c034:	stp	x27, x28, [sp, #80]
  47c038:	add	x5, x2, x5, lsr #63
  47c03c:	add	x27, x29, #0x68
  47c040:	cmp	x1, x5
  47c044:	mov	x25, #0x0                   	// #0
  47c048:	mov	w24, #0x1                   	// #1
  47c04c:	mov	w26, #0x5                   	// #5
  47c050:	b.cs	47c120 <_obstack_memory_used@@Base+0xcbbc>  // b.hs, b.nlast
  47c054:	nop
  47c058:	mov	x19, x0
  47c05c:	ldrb	w4, [x19], #1
  47c060:	and	w5, w4, #0xc0
  47c064:	cmp	w5, #0x40
  47c068:	b.eq	47c61c <_obstack_memory_used@@Base+0xd0b8>  // b.none
  47c06c:	cmp	w5, #0x80
  47c070:	b.eq	47c640 <_obstack_memory_used@@Base+0xd0dc>  // b.none
  47c074:	cmp	w5, #0xc0
  47c078:	b.eq	47c630 <_obstack_memory_used@@Base+0xd0cc>  // b.none
  47c07c:	cmp	w4, #0x2f
  47c080:	b.hi	47c798 <_obstack_memory_used@@Base+0xd234>  // b.pmore
  47c084:	ldrh	w2, [x23, w4, uxtw #1]
  47c088:	adr	x3, 47c094 <_obstack_memory_used@@Base+0xcb30>
  47c08c:	add	x2, x3, w2, sxth #2
  47c090:	br	x2
  47c094:	mov	x1, #0x0                   	// #0
  47c098:	mov	w0, #0x0                   	// #0
  47c09c:	ldrb	w3, [x19], #1
  47c0a0:	and	x2, x3, #0x7f
  47c0a4:	lsl	x2, x2, x0
  47c0a8:	add	w0, w0, #0x7
  47c0ac:	orr	x1, x1, x2
  47c0b0:	tbnz	w3, #7, 47c09c <_obstack_memory_used@@Base+0xcb38>
  47c0b4:	mov	x4, #0x0                   	// #0
  47c0b8:	mov	w2, #0x0                   	// #0
  47c0bc:	nop
  47c0c0:	ldrb	w3, [x19], #1
  47c0c4:	and	x0, x3, #0x7f
  47c0c8:	lsl	x0, x0, x2
  47c0cc:	add	w2, w2, #0x7
  47c0d0:	orr	x4, x4, x0
  47c0d4:	tbnz	w3, #7, 47c0c0 <_obstack_memory_used@@Base+0xcb5c>
  47c0d8:	ldr	x0, [x20, #1624]
  47c0dc:	cmp	x1, #0x61
  47c0e0:	mul	x4, x4, x0
  47c0e4:	b.hi	47c0fc <_obstack_memory_used@@Base+0xcb98>  // b.pmore
  47c0e8:	lsl	x1, x1, #4
  47c0ec:	neg	x4, x4
  47c0f0:	add	x0, x20, x1
  47c0f4:	str	w24, [x0, #8]
  47c0f8:	str	x4, [x20, x1]
  47c0fc:	cmp	x22, x19
  47c100:	b.ls	47c120 <_obstack_memory_used@@Base+0xcbbc>  // b.plast
  47c104:	ldr	x2, [x21, #792]
  47c108:	mov	x0, x19
  47c10c:	ldr	x5, [x21, #832]
  47c110:	ldr	x1, [x20, #1608]
  47c114:	add	x5, x2, x5, lsr #63
  47c118:	cmp	x1, x5
  47c11c:	b.cc	47c058 <_obstack_memory_used@@Base+0xcaf4>  // b.lo, b.ul, b.last
  47c120:	mov	sp, x29
  47c124:	ldp	x19, x20, [sp, #16]
  47c128:	ldp	x21, x22, [sp, #32]
  47c12c:	ldp	x23, x24, [sp, #48]
  47c130:	ldp	x25, x26, [sp, #64]
  47c134:	ldp	x27, x28, [sp, #80]
  47c138:	ldp	x29, x30, [sp], #112
  47c13c:	ret
  47c140:	mov	x1, #0x0                   	// #0
  47c144:	mov	w0, #0x0                   	// #0
  47c148:	ldrb	w3, [x19], #1
  47c14c:	and	x2, x3, #0x7f
  47c150:	lsl	x2, x2, x0
  47c154:	add	w0, w0, #0x7
  47c158:	orr	x1, x1, x2
  47c15c:	tbnz	w3, #7, 47c148 <_obstack_memory_used@@Base+0xcbe4>
  47c160:	str	x1, [x21, #848]
  47c164:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c168:	mov	x1, #0x0                   	// #0
  47c16c:	mov	w0, #0x0                   	// #0
  47c170:	ldrb	w3, [x19], #1
  47c174:	and	x2, x3, #0x7f
  47c178:	lsl	x2, x2, x0
  47c17c:	add	w0, w0, #0x7
  47c180:	orr	x1, x1, x2
  47c184:	tbnz	w3, #7, 47c170 <_obstack_memory_used@@Base+0xcc0c>
  47c188:	cmp	x1, #0x61
  47c18c:	b.hi	47c1a0 <_obstack_memory_used@@Base+0xcc3c>  // b.pmore
  47c190:	lsl	x1, x1, #4
  47c194:	add	x0, x20, x1
  47c198:	str	w26, [x0, #8]
  47c19c:	str	x19, [x20, x1]
  47c1a0:	mov	x3, #0x0                   	// #0
  47c1a4:	mov	w1, #0x0                   	// #0
  47c1a8:	ldrb	w2, [x19], #1
  47c1ac:	and	x0, x2, #0x7f
  47c1b0:	lsl	x0, x0, x1
  47c1b4:	add	w1, w1, #0x7
  47c1b8:	orr	x3, x3, x0
  47c1bc:	tbnz	w2, #7, 47c1a8 <_obstack_memory_used@@Base+0xcc44>
  47c1c0:	add	x19, x19, x3
  47c1c4:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c1c8:	mov	x1, #0x0                   	// #0
  47c1cc:	mov	w0, #0x0                   	// #0
  47c1d0:	ldrb	w3, [x19], #1
  47c1d4:	and	x2, x3, #0x7f
  47c1d8:	lsl	x2, x2, x0
  47c1dc:	add	w0, w0, #0x7
  47c1e0:	orr	x1, x1, x2
  47c1e4:	tbnz	w3, #7, 47c1d0 <_obstack_memory_used@@Base+0xcc6c>
  47c1e8:	mov	x4, #0x0                   	// #0
  47c1ec:	mov	w2, #0x0                   	// #0
  47c1f0:	ldrb	w3, [x19], #1
  47c1f4:	and	x0, x3, #0x7f
  47c1f8:	lsl	x0, x0, x2
  47c1fc:	add	w2, w2, #0x7
  47c200:	orr	x4, x4, x0
  47c204:	tbnz	w3, #7, 47c1f0 <_obstack_memory_used@@Base+0xcc8c>
  47c208:	cmp	w2, #0x3f
  47c20c:	b.hi	47c224 <_obstack_memory_used@@Base+0xccc0>  // b.pmore
  47c210:	mov	x0, #0xffffffffffffffff    	// #-1
  47c214:	tst	x3, #0x40
  47c218:	lsl	x0, x0, x2
  47c21c:	orr	x0, x4, x0
  47c220:	csel	x4, x0, x4, ne  // ne = any
  47c224:	ldr	x0, [x20, #1624]
  47c228:	cmp	x1, #0x61
  47c22c:	mul	x4, x4, x0
  47c230:	b.hi	47c0fc <_obstack_memory_used@@Base+0xcb98>  // b.pmore
  47c234:	lsl	x1, x1, #4
  47c238:	mov	w2, #0x4                   	// #4
  47c23c:	add	x0, x20, x1
  47c240:	str	w2, [x0, #8]
  47c244:	str	x4, [x20, x1]
  47c248:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c24c:	mov	x1, #0x0                   	// #0
  47c250:	mov	w0, #0x0                   	// #0
  47c254:	ldrb	w3, [x19], #1
  47c258:	and	x2, x3, #0x7f
  47c25c:	lsl	x2, x2, x0
  47c260:	add	w0, w0, #0x7
  47c264:	orr	x1, x1, x2
  47c268:	tbnz	w3, #7, 47c254 <_obstack_memory_used@@Base+0xccf0>
  47c26c:	mov	x4, #0x0                   	// #0
  47c270:	mov	w2, #0x0                   	// #0
  47c274:	nop
  47c278:	ldrb	w3, [x19], #1
  47c27c:	and	x0, x3, #0x7f
  47c280:	lsl	x0, x0, x2
  47c284:	add	w2, w2, #0x7
  47c288:	orr	x4, x4, x0
  47c28c:	tbnz	w3, #7, 47c278 <_obstack_memory_used@@Base+0xcd14>
  47c290:	b	47c224 <_obstack_memory_used@@Base+0xccc0>
  47c294:	mov	x1, #0x0                   	// #0
  47c298:	mov	w0, #0x0                   	// #0
  47c29c:	ldrb	w3, [x19], #1
  47c2a0:	and	x2, x3, #0x7f
  47c2a4:	lsl	x2, x2, x0
  47c2a8:	add	w0, w0, #0x7
  47c2ac:	orr	x1, x1, x2
  47c2b0:	tbnz	w3, #7, 47c29c <_obstack_memory_used@@Base+0xcd38>
  47c2b4:	cmp	w0, #0x3f
  47c2b8:	b.hi	47c2d0 <_obstack_memory_used@@Base+0xcd6c>  // b.pmore
  47c2bc:	mov	x2, #0xffffffffffffffff    	// #-1
  47c2c0:	tst	x3, #0x40
  47c2c4:	lsl	x0, x2, x0
  47c2c8:	orr	x0, x1, x0
  47c2cc:	csel	x1, x0, x1, ne  // ne = any
  47c2d0:	ldr	x0, [x20, #1624]
  47c2d4:	mul	x1, x0, x1
  47c2d8:	str	x1, [x20, #1576]
  47c2dc:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c2e0:	mov	x1, #0x0                   	// #0
  47c2e4:	mov	w0, #0x0                   	// #0
  47c2e8:	ldrb	w3, [x19], #1
  47c2ec:	and	x2, x3, #0x7f
  47c2f0:	lsl	x2, x2, x0
  47c2f4:	add	w0, w0, #0x7
  47c2f8:	orr	x1, x1, x2
  47c2fc:	tbnz	w3, #7, 47c2e8 <_obstack_memory_used@@Base+0xcd84>
  47c300:	mov	x3, #0x0                   	// #0
  47c304:	mov	w2, #0x0                   	// #0
  47c308:	str	x1, [x20, #1584]
  47c30c:	nop
  47c310:	ldrb	w1, [x19], #1
  47c314:	and	x0, x1, #0x7f
  47c318:	lsl	x0, x0, x2
  47c31c:	add	w2, w2, #0x7
  47c320:	orr	x3, x3, x0
  47c324:	tbnz	w1, #7, 47c310 <_obstack_memory_used@@Base+0xcdac>
  47c328:	cmp	w2, #0x3f
  47c32c:	b.hi	47c344 <_obstack_memory_used@@Base+0xcde0>  // b.pmore
  47c330:	mov	x0, #0xffffffffffffffff    	// #-1
  47c334:	tst	x1, #0x40
  47c338:	lsl	x0, x0, x2
  47c33c:	orr	x0, x3, x0
  47c340:	csel	x3, x0, x3, ne  // ne = any
  47c344:	ldr	x0, [x20, #1624]
  47c348:	str	w24, [x20, #1600]
  47c34c:	mul	x3, x0, x3
  47c350:	str	x3, [x20, #1576]
  47c354:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c358:	mov	x1, #0x0                   	// #0
  47c35c:	mov	w0, #0x0                   	// #0
  47c360:	ldrb	w3, [x19], #1
  47c364:	and	x2, x3, #0x7f
  47c368:	lsl	x2, x2, x0
  47c36c:	add	w0, w0, #0x7
  47c370:	orr	x1, x1, x2
  47c374:	tbnz	w3, #7, 47c360 <_obstack_memory_used@@Base+0xcdfc>
  47c378:	mov	x4, #0x0                   	// #0
  47c37c:	mov	w2, #0x0                   	// #0
  47c380:	ldrb	w3, [x19], #1
  47c384:	and	x0, x3, #0x7f
  47c388:	lsl	x0, x0, x2
  47c38c:	add	w2, w2, #0x7
  47c390:	orr	x4, x4, x0
  47c394:	tbnz	w3, #7, 47c380 <_obstack_memory_used@@Base+0xce1c>
  47c398:	cmp	w2, #0x3f
  47c39c:	b.hi	47c3b4 <_obstack_memory_used@@Base+0xce50>  // b.pmore
  47c3a0:	mov	x0, #0xffffffffffffffff    	// #-1
  47c3a4:	tst	x3, #0x40
  47c3a8:	lsl	x0, x0, x2
  47c3ac:	orr	x0, x4, x0
  47c3b0:	csel	x4, x0, x4, ne  // ne = any
  47c3b4:	ldr	x0, [x20, #1624]
  47c3b8:	cmp	x1, #0x61
  47c3bc:	mul	x4, x4, x0
  47c3c0:	b.hi	47c0fc <_obstack_memory_used@@Base+0xcb98>  // b.pmore
  47c3c4:	lsl	x1, x1, #4
  47c3c8:	add	x0, x20, x1
  47c3cc:	str	w24, [x0, #8]
  47c3d0:	str	x4, [x20, x1]
  47c3d4:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c3d8:	mov	x1, #0x0                   	// #0
  47c3dc:	mov	w0, #0x0                   	// #0
  47c3e0:	ldrb	w3, [x19], #1
  47c3e4:	and	x2, x3, #0x7f
  47c3e8:	lsl	x2, x2, x0
  47c3ec:	add	w0, w0, #0x7
  47c3f0:	orr	x1, x1, x2
  47c3f4:	tbnz	w3, #7, 47c3e0 <_obstack_memory_used@@Base+0xce7c>
  47c3f8:	cmp	x1, #0x61
  47c3fc:	b.hi	47c414 <_obstack_memory_used@@Base+0xceb0>  // b.pmore
  47c400:	lsl	x1, x1, #4
  47c404:	mov	w2, #0x3                   	// #3
  47c408:	add	x0, x20, x1
  47c40c:	str	w2, [x0, #8]
  47c410:	str	x19, [x20, x1]
  47c414:	mov	x3, #0x0                   	// #0
  47c418:	mov	w1, #0x0                   	// #0
  47c41c:	nop
  47c420:	ldrb	w2, [x19], #1
  47c424:	and	x0, x2, #0x7f
  47c428:	lsl	x0, x0, x1
  47c42c:	add	w1, w1, #0x7
  47c430:	orr	x3, x3, x0
  47c434:	tbnz	w2, #7, 47c420 <_obstack_memory_used@@Base+0xcebc>
  47c438:	add	x19, x19, x3
  47c43c:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c440:	mov	x1, #0x0                   	// #0
  47c444:	mov	w0, #0x0                   	// #0
  47c448:	ldrb	w3, [x19], #1
  47c44c:	and	x2, x3, #0x7f
  47c450:	lsl	x2, x2, x0
  47c454:	add	w0, w0, #0x7
  47c458:	orr	x1, x1, x2
  47c45c:	tbnz	w3, #7, 47c448 <_obstack_memory_used@@Base+0xcee4>
  47c460:	str	x1, [x20, #1576]
  47c464:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c468:	mov	x1, #0x0                   	// #0
  47c46c:	mov	w0, #0x0                   	// #0
  47c470:	ldrb	w3, [x19], #1
  47c474:	and	x2, x3, #0x7f
  47c478:	lsl	x2, x2, x0
  47c47c:	add	w0, w0, #0x7
  47c480:	orr	x1, x1, x2
  47c484:	tbnz	w3, #7, 47c470 <_obstack_memory_used@@Base+0xcf0c>
  47c488:	str	x1, [x20, #1584]
  47c48c:	str	w24, [x20, #1600]
  47c490:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c494:	mov	x1, #0x0                   	// #0
  47c498:	mov	w0, #0x0                   	// #0
  47c49c:	ldrb	w3, [x19], #1
  47c4a0:	and	x2, x3, #0x7f
  47c4a4:	lsl	x2, x2, x0
  47c4a8:	add	w0, w0, #0x7
  47c4ac:	orr	x1, x1, x2
  47c4b0:	tbnz	w3, #7, 47c49c <_obstack_memory_used@@Base+0xcf38>
  47c4b4:	mov	x3, #0x0                   	// #0
  47c4b8:	mov	w2, #0x0                   	// #0
  47c4bc:	str	x1, [x20, #1584]
  47c4c0:	ldrb	w1, [x19], #1
  47c4c4:	and	x0, x1, #0x7f
  47c4c8:	lsl	x0, x0, x2
  47c4cc:	add	w2, w2, #0x7
  47c4d0:	orr	x3, x3, x0
  47c4d4:	tbnz	w1, #7, 47c4c0 <_obstack_memory_used@@Base+0xcf5c>
  47c4d8:	str	x3, [x20, #1576]
  47c4dc:	str	w24, [x20, #1600]
  47c4e0:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c4e4:	mov	x1, #0x0                   	// #0
  47c4e8:	mov	w0, #0x0                   	// #0
  47c4ec:	ldrb	w3, [x19], #1
  47c4f0:	and	x2, x3, #0x7f
  47c4f4:	lsl	x2, x2, x0
  47c4f8:	add	w0, w0, #0x7
  47c4fc:	orr	x1, x1, x2
  47c500:	tbnz	w3, #7, 47c4ec <_obstack_memory_used@@Base+0xcf88>
  47c504:	mov	x4, #0x0                   	// #0
  47c508:	mov	w2, #0x0                   	// #0
  47c50c:	nop
  47c510:	ldrb	w3, [x19], #1
  47c514:	and	x0, x3, #0x7f
  47c518:	lsl	x0, x0, x2
  47c51c:	add	w2, w2, #0x7
  47c520:	orr	x4, x4, x0
  47c524:	tbnz	w3, #7, 47c510 <_obstack_memory_used@@Base+0xcfac>
  47c528:	cmp	x1, #0x61
  47c52c:	b.hi	47c0fc <_obstack_memory_used@@Base+0xcb98>  // b.pmore
  47c530:	lsl	x1, x1, #4
  47c534:	mov	w2, #0x2                   	// #2
  47c538:	add	x0, x20, x1
  47c53c:	str	w2, [x0, #8]
  47c540:	str	x4, [x20, x1]
  47c544:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c548:	mov	x1, #0x0                   	// #0
  47c54c:	mov	w0, #0x0                   	// #0
  47c550:	ldrb	w3, [x19], #1
  47c554:	and	x2, x3, #0x7f
  47c558:	lsl	x2, x2, x0
  47c55c:	add	w0, w0, #0x7
  47c560:	orr	x1, x1, x2
  47c564:	tbnz	w3, #7, 47c550 <_obstack_memory_used@@Base+0xcfec>
  47c568:	cmp	x1, #0x61
  47c56c:	b.hi	47c0fc <_obstack_memory_used@@Base+0xcb98>  // b.pmore
  47c570:	add	x1, x20, x1, lsl #4
  47c574:	str	wzr, [x1, #8]
  47c578:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c57c:	mov	x1, #0x0                   	// #0
  47c580:	mov	w0, #0x0                   	// #0
  47c584:	ldrb	w3, [x19], #1
  47c588:	and	x2, x3, #0x7f
  47c58c:	lsl	x2, x2, x0
  47c590:	add	w0, w0, #0x7
  47c594:	orr	x1, x1, x2
  47c598:	tbnz	w3, #7, 47c584 <_obstack_memory_used@@Base+0xd020>
  47c59c:	cmp	x1, #0x61
  47c5a0:	b.hi	47c0fc <_obstack_memory_used@@Base+0xcb98>  // b.pmore
  47c5a4:	add	x1, x20, x1, lsl #4
  47c5a8:	mov	w0, #0x6                   	// #6
  47c5ac:	str	w0, [x1, #8]
  47c5b0:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c5b4:	mov	x1, #0x0                   	// #0
  47c5b8:	mov	w0, #0x0                   	// #0
  47c5bc:	ldrb	w3, [x19], #1
  47c5c0:	and	x2, x3, #0x7f
  47c5c4:	lsl	x2, x2, x0
  47c5c8:	add	w0, w0, #0x7
  47c5cc:	orr	x1, x1, x2
  47c5d0:	tbnz	w3, #7, 47c5bc <_obstack_memory_used@@Base+0xd058>
  47c5d4:	b	47c568 <_obstack_memory_used@@Base+0xd004>
  47c5d8:	mov	x1, #0x0                   	// #0
  47c5dc:	mov	w0, #0x0                   	// #0
  47c5e0:	ldrb	w3, [x19], #1
  47c5e4:	and	x2, x3, #0x7f
  47c5e8:	lsl	x2, x2, x0
  47c5ec:	add	w0, w0, #0x7
  47c5f0:	orr	x1, x1, x2
  47c5f4:	tbnz	w3, #7, 47c5e0 <_obstack_memory_used@@Base+0xd07c>
  47c5f8:	mov	x4, #0x0                   	// #0
  47c5fc:	mov	w2, #0x0                   	// #0
  47c600:	ldrb	w3, [x19], #1
  47c604:	and	x0, x3, #0x7f
  47c608:	lsl	x0, x0, x2
  47c60c:	add	w2, w2, #0x7
  47c610:	orr	x4, x4, x0
  47c614:	tbnz	w3, #7, 47c600 <_obstack_memory_used@@Base+0xd09c>
  47c618:	b	47c3b4 <_obstack_memory_used@@Base+0xce50>
  47c61c:	ldr	x0, [x20, #1632]
  47c620:	and	x4, x4, #0x3f
  47c624:	madd	x4, x4, x0, x1
  47c628:	str	x4, [x20, #1608]
  47c62c:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c630:	ubfiz	x4, x4, #4, #6
  47c634:	add	x4, x20, x4
  47c638:	str	wzr, [x4, #8]
  47c63c:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c640:	and	w4, w4, #0x3f
  47c644:	mov	x1, #0x0                   	// #0
  47c648:	mov	w5, #0x0                   	// #0
  47c64c:	nop
  47c650:	ldrb	w6, [x19], #1
  47c654:	and	x0, x6, #0x7f
  47c658:	lsl	x0, x0, x5
  47c65c:	add	w5, w5, #0x7
  47c660:	orr	x1, x1, x0
  47c664:	tbnz	w6, #7, 47c650 <_obstack_memory_used@@Base+0xd0ec>
  47c668:	ubfiz	x4, x4, #4, #6
  47c66c:	ldr	x2, [x20, #1624]
  47c670:	add	x0, x20, x4
  47c674:	mul	x1, x1, x2
  47c678:	str	w24, [x0, #8]
  47c67c:	str	x1, [x20, x4]
  47c680:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c684:	ldr	x0, [x20, #544]
  47c688:	eor	x0, x0, #0x1
  47c68c:	str	x0, [x20, #544]
  47c690:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c694:	ldrb	w28, [x20, #1648]
  47c698:	mov	x1, x21
  47c69c:	mov	w0, w28
  47c6a0:	bl	47bf78 <_obstack_memory_used@@Base+0xca14>
  47c6a4:	mov	x2, x19
  47c6a8:	mov	x1, x0
  47c6ac:	mov	x3, x27
  47c6b0:	mov	w0, w28
  47c6b4:	bl	47be18 <_obstack_memory_used@@Base+0xc8b4>
  47c6b8:	mov	x19, x0
  47c6bc:	ldr	x1, [x29, #104]
  47c6c0:	str	x1, [x20, #1608]
  47c6c4:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c6c8:	ldrb	w2, [x0, #1]
  47c6cc:	add	x19, x0, #0x2
  47c6d0:	ldr	x0, [x20, #1632]
  47c6d4:	madd	x1, x2, x0, x1
  47c6d8:	str	x1, [x20, #1608]
  47c6dc:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c6e0:	ldurh	w2, [x0, #1]
  47c6e4:	add	x19, x0, #0x3
  47c6e8:	ldr	x0, [x20, #1632]
  47c6ec:	madd	x1, x2, x0, x1
  47c6f0:	str	x1, [x20, #1608]
  47c6f4:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c6f8:	ldur	w2, [x0, #1]
  47c6fc:	add	x19, x0, #0x5
  47c700:	ldr	x0, [x20, #1632]
  47c704:	madd	x1, x2, x0, x1
  47c708:	str	x1, [x20, #1608]
  47c70c:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c710:	cbz	x25, 47c78c <_obstack_memory_used@@Base+0xd228>
  47c714:	mov	x3, x25
  47c718:	ldr	x25, [x25, #1568]
  47c71c:	mov	x1, x20
  47c720:	mov	x0, x3
  47c724:	mov	x2, #0x648                 	// #1608
  47c728:	bl	4022e0 <memcpy@plt>
  47c72c:	str	x0, [x20, #1568]
  47c730:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c734:	ldr	x28, [x20, #1568]
  47c738:	mov	x0, x20
  47c73c:	mov	x2, #0x648                 	// #1608
  47c740:	mov	x1, x28
  47c744:	bl	4022e0 <memcpy@plt>
  47c748:	str	x25, [x28, #1568]
  47c74c:	mov	x25, x28
  47c750:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c754:	mov	w0, #0x2                   	// #2
  47c758:	mov	x3, #0x0                   	// #0
  47c75c:	mov	w1, #0x0                   	// #0
  47c760:	str	x19, [x20, #1592]
  47c764:	str	w0, [x20, #1600]
  47c768:	ldrb	w2, [x19], #1
  47c76c:	and	x0, x2, #0x7f
  47c770:	lsl	x0, x0, x1
  47c774:	add	w1, w1, #0x7
  47c778:	orr	x3, x3, x0
  47c77c:	tbnz	w2, #7, 47c768 <_obstack_memory_used@@Base+0xd204>
  47c780:	add	x19, x19, x3
  47c784:	b	47c0fc <_obstack_memory_used@@Base+0xcb98>
  47c788:	ret
  47c78c:	sub	sp, sp, #0x650
  47c790:	mov	x3, sp
  47c794:	b	47c71c <_obstack_memory_used@@Base+0xd1b8>
  47c798:	bl	402650 <abort@plt>
  47c79c:	nop
  47c7a0:	adrp	x2, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47c7a4:	add	x1, x2, #0xbb0
  47c7a8:	mov	w0, #0x8                   	// #8
  47c7ac:	strb	w0, [x2, #2992]
  47c7b0:	strb	w0, [x1, #1]
  47c7b4:	strb	w0, [x1, #2]
  47c7b8:	strb	w0, [x1, #3]
  47c7bc:	strb	w0, [x1, #4]
  47c7c0:	strb	w0, [x1, #5]
  47c7c4:	strb	w0, [x1, #6]
  47c7c8:	strb	w0, [x1, #7]
  47c7cc:	strb	w0, [x1, #8]
  47c7d0:	strb	w0, [x1, #9]
  47c7d4:	strb	w0, [x1, #10]
  47c7d8:	strb	w0, [x1, #11]
  47c7dc:	strb	w0, [x1, #12]
  47c7e0:	strb	w0, [x1, #13]
  47c7e4:	strb	w0, [x1, #14]
  47c7e8:	strb	w0, [x1, #15]
  47c7ec:	strb	w0, [x1, #16]
  47c7f0:	strb	w0, [x1, #17]
  47c7f4:	strb	w0, [x1, #18]
  47c7f8:	strb	w0, [x1, #19]
  47c7fc:	strb	w0, [x1, #20]
  47c800:	strb	w0, [x1, #21]
  47c804:	strb	w0, [x1, #22]
  47c808:	strb	w0, [x1, #23]
  47c80c:	strb	w0, [x1, #24]
  47c810:	strb	w0, [x1, #25]
  47c814:	strb	w0, [x1, #26]
  47c818:	strb	w0, [x1, #27]
  47c81c:	strb	w0, [x1, #28]
  47c820:	strb	w0, [x1, #29]
  47c824:	strb	w0, [x1, #30]
  47c828:	strb	w0, [x1, #31]
  47c82c:	strb	w0, [x1, #64]
  47c830:	strb	w0, [x1, #46]
  47c834:	strb	w0, [x1, #65]
  47c838:	strb	w0, [x1, #66]
  47c83c:	strb	w0, [x1, #67]
  47c840:	strb	w0, [x1, #68]
  47c844:	strb	w0, [x1, #69]
  47c848:	strb	w0, [x1, #70]
  47c84c:	strb	w0, [x1, #71]
  47c850:	strb	w0, [x1, #72]
  47c854:	strb	w0, [x1, #73]
  47c858:	strb	w0, [x1, #74]
  47c85c:	strb	w0, [x1, #75]
  47c860:	strb	w0, [x1, #76]
  47c864:	strb	w0, [x1, #77]
  47c868:	strb	w0, [x1, #78]
  47c86c:	strb	w0, [x1, #79]
  47c870:	strb	w0, [x1, #80]
  47c874:	strb	w0, [x1, #81]
  47c878:	strb	w0, [x1, #82]
  47c87c:	strb	w0, [x1, #83]
  47c880:	strb	w0, [x1, #84]
  47c884:	strb	w0, [x1, #85]
  47c888:	strb	w0, [x1, #86]
  47c88c:	strb	w0, [x1, #87]
  47c890:	strb	w0, [x1, #88]
  47c894:	strb	w0, [x1, #89]
  47c898:	strb	w0, [x1, #90]
  47c89c:	strb	w0, [x1, #91]
  47c8a0:	strb	w0, [x1, #92]
  47c8a4:	strb	w0, [x1, #93]
  47c8a8:	strb	w0, [x1, #94]
  47c8ac:	strb	w0, [x1, #95]
  47c8b0:	strb	w0, [x1, #48]
  47c8b4:	strb	w0, [x1, #49]
  47c8b8:	strb	w0, [x1, #50]
  47c8bc:	strb	w0, [x1, #51]
  47c8c0:	strb	w0, [x1, #52]
  47c8c4:	strb	w0, [x1, #53]
  47c8c8:	strb	w0, [x1, #54]
  47c8cc:	strb	w0, [x1, #55]
  47c8d0:	strb	w0, [x1, #56]
  47c8d4:	strb	w0, [x1, #57]
  47c8d8:	strb	w0, [x1, #58]
  47c8dc:	strb	w0, [x1, #59]
  47c8e0:	strb	w0, [x1, #60]
  47c8e4:	strb	w0, [x1, #61]
  47c8e8:	strb	w0, [x1, #62]
  47c8ec:	strb	w0, [x1, #63]
  47c8f0:	strb	w0, [x1, #96]
  47c8f4:	ret
  47c8f8:	stp	x29, x30, [sp, #-112]!
  47c8fc:	mov	x2, #0x680                 	// #1664
  47c900:	mov	x29, sp
  47c904:	stp	x19, x20, [sp, #16]
  47c908:	mov	x20, x0
  47c90c:	mov	x19, x1
  47c910:	mov	x0, x1
  47c914:	mov	w1, #0x0                   	// #0
  47c918:	bl	402530 <memset@plt>
  47c91c:	str	xzr, [x20, #800]
  47c920:	ldr	x2, [x20, #792]
  47c924:	str	xzr, [x20, #848]
  47c928:	cbz	x2, 47cc9c <_obstack_memory_used@@Base+0xd738>
  47c92c:	ldr	d0, [x20, #832]
  47c930:	add	x1, x20, #0x328
  47c934:	stp	x21, x22, [sp, #32]
  47c938:	cmge	d0, d0, #0
  47c93c:	fmov	x0, d0
  47c940:	add	x0, x2, x0
  47c944:	bl	480038 <_obstack_memory_used@@Base+0x10ad4>
  47c948:	mov	x22, x0
  47c94c:	cbz	x0, 47cd00 <_obstack_memory_used@@Base+0xd79c>
  47c950:	ldrsw	x1, [x0, #4]
  47c954:	stp	x23, x24, [sp, #48]
  47c958:	add	x23, x0, #0x4
  47c95c:	sub	x23, x23, x1
  47c960:	ldr	x0, [x20, #824]
  47c964:	str	x0, [x19, #1608]
  47c968:	add	x21, x23, #0x9
  47c96c:	mov	x0, x21
  47c970:	bl	402330 <strlen@plt>
  47c974:	ldrb	w1, [x23, #9]
  47c978:	add	x2, x0, #0x1
  47c97c:	add	x2, x21, x2
  47c980:	cmp	w1, #0x65
  47c984:	b.eq	47cb70 <_obstack_memory_used@@Base+0xd60c>  // b.none
  47c988:	ldrb	w6, [x23, #8]
  47c98c:	ldrb	w3, [x2]
  47c990:	cmp	w6, #0x3
  47c994:	b.hi	47cde0 <_obstack_memory_used@@Base+0xd87c>  // b.pmore
  47c998:	stp	x25, x26, [sp, #64]
  47c99c:	stp	x27, x28, [sp, #80]
  47c9a0:	mov	x5, #0x0                   	// #0
  47c9a4:	mov	w4, #0x0                   	// #0
  47c9a8:	b	47c9b0 <_obstack_memory_used@@Base+0xd44c>
  47c9ac:	ldrb	w3, [x2]
  47c9b0:	and	x1, x3, #0x7f
  47c9b4:	add	x2, x2, #0x1
  47c9b8:	lsl	x1, x1, x4
  47c9bc:	add	w4, w4, #0x7
  47c9c0:	orr	x5, x5, x1
  47c9c4:	tbnz	w3, #7, 47c9ac <_obstack_memory_used@@Base+0xd448>
  47c9c8:	mov	x0, #0x0                   	// #0
  47c9cc:	mov	w3, #0x0                   	// #0
  47c9d0:	str	x5, [x19, #1632]
  47c9d4:	nop
  47c9d8:	mov	x5, x2
  47c9dc:	ldrb	w4, [x2], #1
  47c9e0:	and	x1, x4, #0x7f
  47c9e4:	lsl	x1, x1, x3
  47c9e8:	add	w3, w3, #0x7
  47c9ec:	orr	x0, x0, x1
  47c9f0:	tbnz	w4, #7, 47c9d8 <_obstack_memory_used@@Base+0xd474>
  47c9f4:	cmp	w3, #0x3f
  47c9f8:	b.hi	47ca10 <_obstack_memory_used@@Base+0xd4ac>  // b.pmore
  47c9fc:	mov	x1, #0xffffffffffffffff    	// #-1
  47ca00:	tst	x4, #0x40
  47ca04:	lsl	x3, x1, x3
  47ca08:	orr	x3, x0, x3
  47ca0c:	csel	x0, x3, x0, ne  // ne = any
  47ca10:	str	x0, [x19, #1624]
  47ca14:	cmp	w6, #0x1
  47ca18:	mov	x4, #0x0                   	// #0
  47ca1c:	mov	w3, #0x0                   	// #0
  47ca20:	b.eq	47cb8c <_obstack_memory_used@@Base+0xd628>  // b.none
  47ca24:	nop
  47ca28:	ldrb	w0, [x2], #1
  47ca2c:	and	x1, x0, #0x7f
  47ca30:	lsl	x1, x1, x3
  47ca34:	add	w3, w3, #0x7
  47ca38:	orr	x4, x4, x1
  47ca3c:	tbnz	w0, #7, 47ca28 <_obstack_memory_used@@Base+0xd4c4>
  47ca40:	mov	w0, #0xffffffff            	// #-1
  47ca44:	str	x4, [x19, #1640]
  47ca48:	strb	w0, [x19, #1649]
  47ca4c:	ldrb	w3, [x21]
  47ca50:	cmp	w3, #0x7a
  47ca54:	b.eq	47cbac <_obstack_memory_used@@Base+0xd648>  // b.none
  47ca58:	mov	x24, #0x0                   	// #0
  47ca5c:	cbz	w3, 47ce44 <_obstack_memory_used@@Base+0xd8e0>
  47ca60:	add	x21, x21, #0x1
  47ca64:	add	x25, sp, #0x68
  47ca68:	mov	w26, #0x1                   	// #1
  47ca6c:	b	47ca94 <_obstack_memory_used@@Base+0xd530>
  47ca70:	cmp	w3, #0x52
  47ca74:	b.eq	47cbf0 <_obstack_memory_used@@Base+0xd68c>  // b.none
  47ca78:	cmp	w3, #0x50
  47ca7c:	b.eq	47cbfc <_obstack_memory_used@@Base+0xd698>  // b.none
  47ca80:	cmp	w3, #0x53
  47ca84:	b.ne	47ccb0 <_obstack_memory_used@@Base+0xd74c>  // b.any
  47ca88:	strb	w26, [x19, #1651]
  47ca8c:	ldrb	w3, [x21], #1
  47ca90:	cbz	w3, 47caac <_obstack_memory_used@@Base+0xd548>
  47ca94:	cmp	w3, #0x4c
  47ca98:	b.ne	47ca70 <_obstack_memory_used@@Base+0xd50c>  // b.any
  47ca9c:	ldrb	w0, [x2], #1
  47caa0:	strb	w0, [x19, #1649]
  47caa4:	ldrb	w3, [x21], #1
  47caa8:	cbnz	w3, 47ca94 <_obstack_memory_used@@Base+0xd530>
  47caac:	cbz	x24, 47ccac <_obstack_memory_used@@Base+0xd748>
  47cab0:	ldr	w1, [x23]
  47cab4:	mov	x0, x24
  47cab8:	mov	x3, x19
  47cabc:	mov	x2, x20
  47cac0:	add	x1, x1, #0x4
  47cac4:	add	x1, x23, x1
  47cac8:	bl	47bff0 <_obstack_memory_used@@Base+0xca8c>
  47cacc:	ldrb	w0, [x19, #1648]
  47cad0:	cmp	w0, #0xff
  47cad4:	b.eq	47cdd8 <_obstack_memory_used@@Base+0xd874>  // b.none
  47cad8:	and	w0, w0, #0x7
  47cadc:	cmp	w0, #0x2
  47cae0:	b.eq	47cdd0 <_obstack_memory_used@@Base+0xd86c>  // b.none
  47cae4:	b.ls	47cc44 <_obstack_memory_used@@Base+0xd6e0>  // b.plast
  47cae8:	cmp	w0, #0x3
  47caec:	mov	x21, #0x10                  	// #16
  47caf0:	b.ne	47cc34 <_obstack_memory_used@@Base+0xd6d0>  // b.any
  47caf4:	ldrb	w0, [x19, #1650]
  47caf8:	add	x21, x22, x21
  47cafc:	ldrb	w24, [x19, #1649]
  47cb00:	cbz	w0, 47cc5c <_obstack_memory_used@@Base+0xd6f8>
  47cb04:	mov	x0, #0x0                   	// #0
  47cb08:	mov	w2, #0x0                   	// #0
  47cb0c:	nop
  47cb10:	ldrb	w3, [x21], #1
  47cb14:	and	x1, x3, #0x7f
  47cb18:	lsl	x1, x1, x2
  47cb1c:	add	w2, w2, #0x7
  47cb20:	orr	x0, x0, x1
  47cb24:	tbnz	w3, #7, 47cb10 <_obstack_memory_used@@Base+0xd5ac>
  47cb28:	add	x23, x21, x0
  47cb2c:	cmp	w24, #0xff
  47cb30:	b.ne	47ccd4 <_obstack_memory_used@@Base+0xd770>  // b.any
  47cb34:	ldr	w1, [x22]
  47cb38:	mov	x0, x23
  47cb3c:	mov	x3, x19
  47cb40:	mov	x2, x20
  47cb44:	add	x1, x1, #0x4
  47cb48:	add	x1, x22, x1
  47cb4c:	bl	47bff0 <_obstack_memory_used@@Base+0xca8c>
  47cb50:	ldp	x21, x22, [sp, #32]
  47cb54:	mov	w0, #0x0                   	// #0
  47cb58:	ldp	x23, x24, [sp, #48]
  47cb5c:	ldp	x25, x26, [sp, #64]
  47cb60:	ldp	x27, x28, [sp, #80]
  47cb64:	ldp	x19, x20, [sp, #16]
  47cb68:	ldp	x29, x30, [sp], #112
  47cb6c:	ret
  47cb70:	ldrb	w0, [x23, #10]
  47cb74:	cmp	w0, #0x68
  47cb78:	b.ne	47c988 <_obstack_memory_used@@Base+0xd424>  // b.any
  47cb7c:	ldr	x0, [x2], #8
  47cb80:	add	x21, x23, #0xb
  47cb84:	str	x0, [x19, #1656]
  47cb88:	b	47c988 <_obstack_memory_used@@Base+0xd424>
  47cb8c:	ldrb	w0, [x2]
  47cb90:	add	x2, x5, #0x2
  47cb94:	str	x0, [x19, #1640]
  47cb98:	mov	w0, #0xffffffff            	// #-1
  47cb9c:	strb	w0, [x19, #1649]
  47cba0:	ldrb	w3, [x21]
  47cba4:	cmp	w3, #0x7a
  47cba8:	b.ne	47ca58 <_obstack_memory_used@@Base+0xd4f4>  // b.any
  47cbac:	mov	x0, #0x0                   	// #0
  47cbb0:	mov	w3, #0x0                   	// #0
  47cbb4:	nop
  47cbb8:	ldrb	w4, [x2], #1
  47cbbc:	and	x1, x4, #0x7f
  47cbc0:	lsl	x1, x1, x3
  47cbc4:	add	w3, w3, #0x7
  47cbc8:	orr	x0, x0, x1
  47cbcc:	tbnz	w4, #7, 47cbb8 <_obstack_memory_used@@Base+0xd654>
  47cbd0:	mov	w1, #0x1                   	// #1
  47cbd4:	strb	w1, [x19, #1650]
  47cbd8:	add	x24, x2, x0
  47cbdc:	add	x0, x21, #0x1
  47cbe0:	ldrb	w3, [x21, #1]
  47cbe4:	cbz	w3, 47cab0 <_obstack_memory_used@@Base+0xd54c>
  47cbe8:	mov	x21, x0
  47cbec:	b	47ca60 <_obstack_memory_used@@Base+0xd4fc>
  47cbf0:	ldrb	w0, [x2], #1
  47cbf4:	strb	w0, [x19, #1648]
  47cbf8:	b	47ca8c <_obstack_memory_used@@Base+0xd528>
  47cbfc:	mov	x27, x2
  47cc00:	mov	x1, x20
  47cc04:	ldrb	w28, [x27], #1
  47cc08:	mov	w0, w28
  47cc0c:	bl	47bf78 <_obstack_memory_used@@Base+0xca14>
  47cc10:	mov	x2, x27
  47cc14:	mov	x1, x0
  47cc18:	mov	x3, x25
  47cc1c:	mov	w0, w28
  47cc20:	bl	47be18 <_obstack_memory_used@@Base+0xc8b4>
  47cc24:	mov	x2, x0
  47cc28:	ldr	x1, [sp, #104]
  47cc2c:	str	x1, [x19, #1616]
  47cc30:	b	47ca8c <_obstack_memory_used@@Base+0xd528>
  47cc34:	cmp	w0, #0x4
  47cc38:	mov	x21, #0x18                  	// #24
  47cc3c:	b.eq	47caf4 <_obstack_memory_used@@Base+0xd590>  // b.none
  47cc40:	bl	402650 <abort@plt>
  47cc44:	mov	x21, #0x18                  	// #24
  47cc48:	cbnz	w0, 47cc40 <_obstack_memory_used@@Base+0xd6dc>
  47cc4c:	ldrb	w0, [x19, #1650]
  47cc50:	add	x21, x22, x21
  47cc54:	ldrb	w24, [x19, #1649]
  47cc58:	cbnz	w0, 47cb04 <_obstack_memory_used@@Base+0xd5a0>
  47cc5c:	mov	x23, x21
  47cc60:	cmp	w24, #0xff
  47cc64:	b.eq	47cb34 <_obstack_memory_used@@Base+0xd5d0>  // b.none
  47cc68:	mov	x1, x20
  47cc6c:	mov	w0, w24
  47cc70:	bl	47bf78 <_obstack_memory_used@@Base+0xca14>
  47cc74:	mov	x1, x0
  47cc78:	mov	x2, x21
  47cc7c:	mov	w0, w24
  47cc80:	add	x3, sp, #0x68
  47cc84:	bl	47be18 <_obstack_memory_used@@Base+0xc8b4>
  47cc88:	ldr	x1, [sp, #104]
  47cc8c:	mov	x23, x0
  47cc90:	str	x1, [x20, #800]
  47cc94:	b	47cb34 <_obstack_memory_used@@Base+0xd5d0>
  47cc98:	ldp	x21, x22, [sp, #32]
  47cc9c:	mov	w0, #0x5                   	// #5
  47cca0:	ldp	x19, x20, [sp, #16]
  47cca4:	ldp	x29, x30, [sp], #112
  47cca8:	ret
  47ccac:	mov	x24, x2
  47ccb0:	cbnz	x24, 47cab0 <_obstack_memory_used@@Base+0xd54c>
  47ccb4:	ldp	x25, x26, [sp, #64]
  47ccb8:	ldp	x27, x28, [sp, #80]
  47ccbc:	mov	w0, #0x3                   	// #3
  47ccc0:	ldp	x19, x20, [sp, #16]
  47ccc4:	ldp	x21, x22, [sp, #32]
  47ccc8:	ldp	x23, x24, [sp, #48]
  47cccc:	ldp	x29, x30, [sp], #112
  47ccd0:	ret
  47ccd4:	mov	x1, x20
  47ccd8:	mov	w0, w24
  47ccdc:	bl	47bf78 <_obstack_memory_used@@Base+0xca14>
  47cce0:	mov	x1, x0
  47cce4:	mov	x2, x21
  47cce8:	mov	w0, w24
  47ccec:	add	x3, sp, #0x68
  47ccf0:	bl	47be18 <_obstack_memory_used@@Base+0xc8b4>
  47ccf4:	ldr	x0, [sp, #104]
  47ccf8:	str	x0, [x20, #800]
  47ccfc:	b	47cb34 <_obstack_memory_used@@Base+0xd5d0>
  47cd00:	ldr	x0, [x20, #792]
  47cd04:	mov	w1, #0x1168                	// #4456
  47cd08:	movk	w1, #0xd280, lsl #16
  47cd0c:	ldr	w2, [x0]
  47cd10:	cmp	w2, w1
  47cd14:	b.ne	47cc98 <_obstack_memory_used@@Base+0xd734>  // b.any
  47cd18:	ldr	w1, [x0, #4]
  47cd1c:	mov	w0, #0x1                   	// #1
  47cd20:	movk	w0, #0xd400, lsl #16
  47cd24:	cmp	w1, w0
  47cd28:	b.ne	47cc98 <_obstack_memory_used@@Base+0xd734>  // b.any
  47cd2c:	ldr	x6, [x20, #784]
  47cd30:	mov	w3, #0x1                   	// #1
  47cd34:	mov	x1, x19
  47cd38:	mov	w2, w3
  47cd3c:	add	x8, x6, #0x130
  47cd40:	mov	x4, #0x1f                  	// #31
  47cd44:	mov	x5, #0x130                 	// #304
  47cd48:	mov	x0, #0x8                   	// #8
  47cd4c:	str	x5, [x19, #1576]
  47cd50:	str	x4, [x19, #1584]
  47cd54:	str	w3, [x19, #1600]
  47cd58:	str	w2, [x1, #8]
  47cd5c:	str	x0, [x1], #16
  47cd60:	add	x0, x0, #0x8
  47cd64:	cmp	x0, #0x100
  47cd68:	b.ne	47cd58 <_obstack_memory_used@@Base+0xd7f4>  // b.any
  47cd6c:	ldr	w0, [x6, #592]
  47cd70:	add	x5, x6, #0x250
  47cd74:	cbz	w0, 47ce04 <_obstack_memory_used@@Base+0xd8a0>
  47cd78:	mov	w7, #0x8001                	// #32769
  47cd7c:	add	x4, x19, #0x600
  47cd80:	add	x9, x6, x19
  47cd84:	movk	w7, #0x4650, lsl #16
  47cd88:	mov	w3, #0x1                   	// #1
  47cd8c:	b	47cda0 <_obstack_memory_used@@Base+0xd83c>
  47cd90:	ldr	w0, [x5, #4]
  47cd94:	add	x5, x5, x0
  47cd98:	ldr	w0, [x5]
  47cd9c:	cbz	w0, 47ce04 <_obstack_memory_used@@Base+0xd8a0>
  47cda0:	cmp	w0, w7
  47cda4:	b.ne	47cd90 <_obstack_memory_used@@Base+0xd82c>  // b.any
  47cda8:	sub	x2, x5, #0x520
  47cdac:	add	x0, x19, #0x400
  47cdb0:	sub	x2, x2, x9
  47cdb4:	nop
  47cdb8:	str	w3, [x0, #8]
  47cdbc:	add	x1, x2, x0
  47cdc0:	str	x1, [x0], #16
  47cdc4:	cmp	x4, x0
  47cdc8:	b.ne	47cdb8 <_obstack_memory_used@@Base+0xd854>  // b.any
  47cdcc:	b	47cd90 <_obstack_memory_used@@Base+0xd82c>
  47cdd0:	mov	x21, #0xc                   	// #12
  47cdd4:	b	47caf4 <_obstack_memory_used@@Base+0xd590>
  47cdd8:	mov	x21, #0x8                   	// #8
  47cddc:	b	47caf4 <_obstack_memory_used@@Base+0xd590>
  47cde0:	cmp	w3, #0x8
  47cde4:	b.ne	47ccbc <_obstack_memory_used@@Base+0xd758>  // b.any
  47cde8:	ldrb	w0, [x2, #1]
  47cdec:	cbnz	w0, 47ccbc <_obstack_memory_used@@Base+0xd758>
  47cdf0:	stp	x25, x26, [sp, #64]
  47cdf4:	add	x2, x2, #0x2
  47cdf8:	stp	x27, x28, [sp, #80]
  47cdfc:	ldrb	w3, [x2]
  47ce00:	b	47c9a0 <_obstack_memory_used@@Base+0xd43c>
  47ce04:	mov	w3, #0x1                   	// #1
  47ce08:	strb	w3, [x19, #1651]
  47ce0c:	add	x1, x6, #0x230
  47ce10:	mov	w5, #0x4                   	// #4
  47ce14:	ldr	x2, [x8, #264]
  47ce18:	sub	x1, x1, x8
  47ce1c:	mov	x4, #0x60                  	// #96
  47ce20:	mov	w0, #0x0                   	// #0
  47ce24:	sub	x8, x2, x8
  47ce28:	ldp	x21, x22, [sp, #32]
  47ce2c:	str	x1, [x19, #496]
  47ce30:	str	w3, [x19, #504]
  47ce34:	str	x8, [x19, #1536]
  47ce38:	str	w5, [x19, #1544]
  47ce3c:	str	x4, [x19, #1640]
  47ce40:	b	47cb64 <_obstack_memory_used@@Base+0xd600>
  47ce44:	mov	x24, x2
  47ce48:	b	47cab0 <_obstack_memory_used@@Base+0xd54c>
  47ce4c:	nop
  47ce50:	stp	x29, x30, [sp, #-80]!
  47ce54:	mov	x29, sp
  47ce58:	stp	x21, x22, [sp, #32]
  47ce5c:	mov	x21, x0
  47ce60:	ldr	x0, [x1, #832]
  47ce64:	stp	x19, x20, [sp, #16]
  47ce68:	mov	x20, x1
  47ce6c:	stp	x23, x24, [sp, #48]
  47ce70:	tbz	x0, #62, 47ce7c <_obstack_memory_used@@Base+0xd918>
  47ce74:	ldrb	w1, [x1, #887]
  47ce78:	cbnz	w1, 47ce84 <_obstack_memory_used@@Base+0xd920>
  47ce7c:	ldr	x1, [x20, #248]
  47ce80:	cbz	x1, 47cf40 <_obstack_memory_used@@Base+0xd9dc>
  47ce84:	adrp	x24, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47ce88:	add	x23, x21, #0x358
  47ce8c:	add	x24, x24, #0xbb0
  47ce90:	add	x22, x20, #0x358
  47ce94:	mov	x19, #0x0                   	// #0
  47ce98:	b	47cebc <_obstack_memory_used@@Base+0xd958>
  47ce9c:	cbz	x0, 47ceb0 <_obstack_memory_used@@Base+0xd94c>
  47cea0:	ldrb	w2, [x19, x24]
  47cea4:	cmp	w2, #0x8
  47cea8:	b.ne	47cfac <_obstack_memory_used@@Base+0xda48>  // b.any
  47ceac:	str	x1, [x0]
  47ceb0:	add	x19, x19, #0x1
  47ceb4:	cmp	x19, #0x61
  47ceb8:	b.eq	47cef8 <_obstack_memory_used@@Base+0xd994>  // b.none
  47cebc:	ldrb	w2, [x23, x19]
  47cec0:	ldr	x0, [x21, x19, lsl #3]
  47cec4:	ldr	x1, [x20, x19, lsl #3]
  47cec8:	cbnz	w2, 47cfac <_obstack_memory_used@@Base+0xda48>
  47cecc:	ldrb	w2, [x22, x19]
  47ced0:	cbnz	w2, 47ce9c <_obstack_memory_used@@Base+0xd938>
  47ced4:	cmp	x1, #0x0
  47ced8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  47cedc:	ccmp	x0, x1, #0x4, ne  // ne = any
  47cee0:	b.eq	47ceb0 <_obstack_memory_used@@Base+0xd94c>  // b.none
  47cee4:	ldrb	w2, [x24, x19]
  47cee8:	add	x19, x19, #0x1
  47ceec:	bl	4022e0 <memcpy@plt>
  47cef0:	cmp	x19, #0x61
  47cef4:	b.ne	47cebc <_obstack_memory_used@@Base+0xd958>  // b.any
  47cef8:	ldr	x0, [x21, #832]
  47cefc:	tbz	x0, #62, 47cf08 <_obstack_memory_used@@Base+0xd9a4>
  47cf00:	ldrb	w0, [x21, #887]
  47cf04:	cbnz	w0, 47cf28 <_obstack_memory_used@@Base+0xd9c4>
  47cf08:	ldr	x1, [x21, #248]
  47cf0c:	mov	x0, #0x0                   	// #0
  47cf10:	cbz	x1, 47cf6c <_obstack_memory_used@@Base+0xda08>
  47cf14:	ldp	x19, x20, [sp, #16]
  47cf18:	ldp	x21, x22, [sp, #32]
  47cf1c:	ldp	x23, x24, [sp, #48]
  47cf20:	ldp	x29, x30, [sp], #80
  47cf24:	ret
  47cf28:	mov	x0, #0x0                   	// #0
  47cf2c:	ldp	x19, x20, [sp, #16]
  47cf30:	ldp	x21, x22, [sp, #32]
  47cf34:	ldp	x23, x24, [sp, #48]
  47cf38:	ldp	x29, x30, [sp], #80
  47cf3c:	ret
  47cf40:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47cf44:	ldr	x2, [x20, #784]
  47cf48:	ldrb	w1, [x1, #3023]
  47cf4c:	cmp	w1, #0x8
  47cf50:	b.ne	47cfac <_obstack_memory_used@@Base+0xda48>  // b.any
  47cf54:	str	x2, [sp, #72]
  47cf58:	tbz	x0, #62, 47cf60 <_obstack_memory_used@@Base+0xd9fc>
  47cf5c:	strb	wzr, [x20, #887]
  47cf60:	add	x0, sp, #0x48
  47cf64:	str	x0, [x20, #248]
  47cf68:	b	47ce84 <_obstack_memory_used@@Base+0xd920>
  47cf6c:	ldr	x1, [x20, #832]
  47cf70:	ldr	x0, [x20, #248]
  47cf74:	tbnz	x1, #62, 47cfa0 <_obstack_memory_used@@Base+0xda3c>
  47cf78:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47cf7c:	ldrb	w1, [x1, #3023]
  47cf80:	cmp	w1, #0x8
  47cf84:	b.ne	47cfac <_obstack_memory_used@@Base+0xda48>  // b.any
  47cf88:	ldr	x0, [x0]
  47cf8c:	ldr	x2, [x21, #784]
  47cf90:	ldr	x1, [x20, #848]
  47cf94:	sub	x0, x0, x2
  47cf98:	add	x0, x0, x1
  47cf9c:	b	47cf14 <_obstack_memory_used@@Base+0xd9b0>
  47cfa0:	ldrb	w1, [x20, #887]
  47cfa4:	cbz	w1, 47cf78 <_obstack_memory_used@@Base+0xda14>
  47cfa8:	b	47cf8c <_obstack_memory_used@@Base+0xda28>
  47cfac:	bl	402650 <abort@plt>
  47cfb0:	sub	sp, sp, #0x260
  47cfb4:	cmp	x0, x1
  47cfb8:	stp	x29, x30, [sp]
  47cfbc:	mov	x29, sp
  47cfc0:	str	x3, [sp, #96]
  47cfc4:	b.cs	47d41c <_obstack_memory_used@@Base+0xdeb8>  // b.hs, b.nlast
  47cfc8:	stp	x19, x20, [sp, #16]
  47cfcc:	mov	x19, x0
  47cfd0:	mov	w20, #0x1                   	// #1
  47cfd4:	stp	x21, x22, [sp, #32]
  47cfd8:	mov	x21, x1
  47cfdc:	add	x22, sp, #0x60
  47cfe0:	stp	x23, x24, [sp, #48]
  47cfe4:	adrp	x23, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47cfe8:	mov	x24, x2
  47cfec:	add	x23, x23, #0xa0c
  47cff0:	stp	x25, x26, [sp, #64]
  47cff4:	adrp	x25, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47cff8:	add	x25, x25, #0xbec
  47cffc:	nop
  47d000:	mov	x4, x19
  47d004:	ldrb	w5, [x4], #1
  47d008:	sub	w0, w5, #0x3
  47d00c:	cmp	w0, #0xee
  47d010:	b.ls	47d018 <_obstack_memory_used@@Base+0xdab4>  // b.plast
  47d014:	bl	402650 <abort@plt>
  47d018:	ldrh	w0, [x23, w0, uxtw #1]
  47d01c:	adr	x1, 47d028 <_obstack_memory_used@@Base+0xdac4>
  47d020:	add	x0, x1, w0, sxth #2
  47d024:	br	x0
  47d028:	mov	x3, #0x0                   	// #0
  47d02c:	mov	w1, #0x0                   	// #0
  47d030:	ldrb	w2, [x4], #1
  47d034:	and	x0, x2, #0x7f
  47d038:	lsl	x0, x0, x1
  47d03c:	add	w1, w1, #0x7
  47d040:	orr	x3, x3, x0
  47d044:	tbnz	w2, #7, 47d030 <_obstack_memory_used@@Base+0xdacc>
  47d048:	cmp	w1, #0x3f
  47d04c:	b.ls	47d3b0 <_obstack_memory_used@@Base+0xde4c>  // b.plast
  47d050:	sub	w5, w5, #0x70
  47d054:	cmp	w5, #0x61
  47d058:	b.gt	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d05c:	ldr	x2, [x24, #832]
  47d060:	sxtw	x1, w5
  47d064:	ldr	x0, [x24, x1, lsl #3]
  47d068:	tbz	x2, #62, 47d078 <_obstack_memory_used@@Base+0xdb14>
  47d06c:	add	x1, x24, x1
  47d070:	ldrb	w1, [x1, #856]
  47d074:	cbnz	w1, 47d098 <_obstack_memory_used@@Base+0xdb34>
  47d078:	cmp	w5, #0x2e
  47d07c:	b.eq	47d410 <_obstack_memory_used@@Base+0xdeac>  // b.none
  47d080:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47d084:	add	x1, x1, #0xbb0
  47d088:	ldrb	w1, [x1, w5, sxtw]
  47d08c:	cmp	w1, #0x8
  47d090:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d094:	ldr	x0, [x0]
  47d098:	add	x0, x3, x0
  47d09c:	mov	w3, w20
  47d0a0:	mov	x19, x4
  47d0a4:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d0a8:	mov	w3, w20
  47d0ac:	add	x19, x19, #0x9
  47d0b0:	ldur	x0, [x19, #-8]
  47d0b4:	nop
  47d0b8:	cmp	w3, #0x3f
  47d0bc:	b.gt	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d0c0:	add	w20, w3, #0x1
  47d0c4:	str	x0, [x22, w3, sxtw #3]
  47d0c8:	cmp	x21, x19
  47d0cc:	b.hi	47d000 <_obstack_memory_used@@Base+0xda9c>  // b.pmore
  47d0d0:	cbz	w20, 47d014 <_obstack_memory_used@@Base+0xdab0>
  47d0d4:	sub	w20, w20, #0x1
  47d0d8:	add	x0, sp, #0x60
  47d0dc:	ldp	x29, x30, [sp]
  47d0e0:	ldr	x0, [x0, w20, sxtw #3]
  47d0e4:	ldp	x19, x20, [sp, #16]
  47d0e8:	ldp	x21, x22, [sp, #32]
  47d0ec:	ldp	x23, x24, [sp, #48]
  47d0f0:	ldp	x25, x26, [sp, #64]
  47d0f4:	add	sp, sp, #0x260
  47d0f8:	ret
  47d0fc:	sub	w5, w5, #0x50
  47d100:	cmp	w5, #0x61
  47d104:	b.gt	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d108:	ldr	x2, [x24, #832]
  47d10c:	sxtw	x1, w5
  47d110:	ldr	x0, [x24, x1, lsl #3]
  47d114:	tbz	x2, #62, 47d124 <_obstack_memory_used@@Base+0xdbc0>
  47d118:	add	x1, x24, x1
  47d11c:	ldrb	w1, [x1, #856]
  47d120:	cbnz	w1, 47d09c <_obstack_memory_used@@Base+0xdb38>
  47d124:	cmp	w5, #0x2e
  47d128:	b.eq	47d3fc <_obstack_memory_used@@Base+0xde98>  // b.none
  47d12c:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47d130:	add	x1, x1, #0xbb0
  47d134:	ldrb	w1, [x1, w5, sxtw]
  47d138:	cmp	w1, #0x8
  47d13c:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d140:	mov	w3, w20
  47d144:	mov	x19, x4
  47d148:	ldr	x0, [x0]
  47d14c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d150:	sub	w0, w5, #0x30
  47d154:	mov	w3, w20
  47d158:	mov	x19, x4
  47d15c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d160:	cmp	w20, #0x1
  47d164:	b.le	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d168:	sub	w3, w20, #0x2
  47d16c:	sub	w20, w20, #0x1
  47d170:	sub	w5, w5, #0x1a
  47d174:	cmp	w5, #0x14
  47d178:	ldr	x1, [x22, w20, sxtw #3]
  47d17c:	ldr	x0, [x22, w3, sxtw #3]
  47d180:	b.hi	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.pmore
  47d184:	ldrh	w2, [x25, w5, uxtw #1]
  47d188:	adr	x5, 47d194 <_obstack_memory_used@@Base+0xdc30>
  47d18c:	add	x2, x5, w2, sxth #2
  47d190:	br	x2
  47d194:	cbz	w20, 47d014 <_obstack_memory_used@@Base+0xdab0>
  47d198:	sub	w3, w20, #0x1
  47d19c:	cmp	w5, #0x20
  47d1a0:	ldr	x0, [x22, w3, sxtw #3]
  47d1a4:	b.eq	47d6f8 <_obstack_memory_used@@Base+0xe194>  // b.none
  47d1a8:	b.hi	47d1c8 <_obstack_memory_used@@Base+0xdc64>  // b.pmore
  47d1ac:	cmp	w5, #0x19
  47d1b0:	b.eq	47d42c <_obstack_memory_used@@Base+0xdec8>  // b.none
  47d1b4:	cmp	w5, #0x1f
  47d1b8:	b.ne	47d39c <_obstack_memory_used@@Base+0xde38>  // b.any
  47d1bc:	neg	x0, x0
  47d1c0:	mov	x19, x4
  47d1c4:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d1c8:	cmp	w5, #0x23
  47d1cc:	b.eq	47d3d0 <_obstack_memory_used@@Base+0xde6c>  // b.none
  47d1d0:	cmp	w5, #0x94
  47d1d4:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d1d8:	ldrb	w1, [x19, #1]
  47d1dc:	add	x19, x19, #0x2
  47d1e0:	cmp	w1, #0x4
  47d1e4:	b.eq	47d5e8 <_obstack_memory_used@@Base+0xe084>  // b.none
  47d1e8:	b.hi	47d714 <_obstack_memory_used@@Base+0xe1b0>  // b.pmore
  47d1ec:	cmp	w1, #0x1
  47d1f0:	b.ne	47d704 <_obstack_memory_used@@Base+0xe1a0>  // b.any
  47d1f4:	ldrb	w0, [x0]
  47d1f8:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d1fc:	cmp	w20, #0x2
  47d200:	b.le	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d204:	sub	w1, w20, #0x2
  47d208:	sub	w2, w20, #0x1
  47d20c:	sub	w0, w20, #0x3
  47d210:	mov	x19, x4
  47d214:	sxtw	x1, w1
  47d218:	sxtw	x2, w2
  47d21c:	sxtw	x0, w0
  47d220:	ldr	x5, [x22, x1, lsl #3]
  47d224:	ldr	x3, [x22, x2, lsl #3]
  47d228:	ldr	x4, [x22, x0, lsl #3]
  47d22c:	str	x5, [x22, x2, lsl #3]
  47d230:	str	x4, [x22, x1, lsl #3]
  47d234:	str	x3, [x22, x0, lsl #3]
  47d238:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d23c:	cmp	w20, #0x1
  47d240:	b.le	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d244:	sub	w0, w20, #0x2
  47d248:	sub	w1, w20, #0x1
  47d24c:	mov	x19, x4
  47d250:	sxtw	x0, w0
  47d254:	sxtw	x1, w1
  47d258:	ldr	x3, [x22, x0, lsl #3]
  47d25c:	ldr	x2, [x22, x1, lsl #3]
  47d260:	str	x3, [x22, x1, lsl #3]
  47d264:	str	x2, [x22, x0, lsl #3]
  47d268:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d26c:	ldrb	w3, [x19, #1]
  47d270:	sub	w1, w20, #0x1
  47d274:	add	x19, x19, #0x2
  47d278:	sxtw	x2, w1
  47d27c:	cmp	x3, w1, sxtw
  47d280:	b.ge	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.tcont
  47d284:	sub	x1, x2, x3
  47d288:	mov	w3, w20
  47d28c:	ldr	x0, [x22, x1, lsl #3]
  47d290:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d294:	cmp	w20, #0x1
  47d298:	b.le	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d29c:	sub	w0, w20, #0x2
  47d2a0:	mov	x19, x4
  47d2a4:	mov	w3, w20
  47d2a8:	ldr	x0, [x22, w0, sxtw #3]
  47d2ac:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d2b0:	cbz	w20, 47d014 <_obstack_memory_used@@Base+0xdab0>
  47d2b4:	sub	w20, w20, #0x1
  47d2b8:	mov	x19, x4
  47d2bc:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d2c0:	cbz	w20, 47d014 <_obstack_memory_used@@Base+0xdab0>
  47d2c4:	sub	w0, w20, #0x1
  47d2c8:	mov	x19, x4
  47d2cc:	mov	w3, w20
  47d2d0:	ldr	x0, [x22, w0, sxtw #3]
  47d2d4:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d2d8:	ldursh	x1, [x19, #1]
  47d2dc:	add	x19, x19, #0x3
  47d2e0:	add	x19, x19, x1
  47d2e4:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d2e8:	ldrb	w0, [x19, #1]
  47d2ec:	mov	w3, w20
  47d2f0:	add	x19, x19, #0x2
  47d2f4:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d2f8:	ldrb	w26, [x19, #1]
  47d2fc:	mov	x1, x24
  47d300:	mov	w0, w26
  47d304:	bl	47bf78 <_obstack_memory_used@@Base+0xca14>
  47d308:	add	x2, x19, #0x2
  47d30c:	mov	x1, x0
  47d310:	add	x3, sp, #0x58
  47d314:	mov	w0, w26
  47d318:	bl	47be18 <_obstack_memory_used@@Base+0xc8b4>
  47d31c:	mov	x19, x0
  47d320:	mov	w3, w20
  47d324:	ldr	x0, [sp, #88]
  47d328:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d32c:	cbz	w20, 47d014 <_obstack_memory_used@@Base+0xdab0>
  47d330:	sub	w20, w20, #0x1
  47d334:	add	x1, x19, #0x3
  47d338:	ldr	x0, [x22, w20, sxtw #3]
  47d33c:	cbz	x0, 47d3c8 <_obstack_memory_used@@Base+0xde64>
  47d340:	ldursh	x19, [x19, #1]
  47d344:	add	x19, x1, x19
  47d348:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d34c:	ldursw	x0, [x19, #1]
  47d350:	mov	w3, w20
  47d354:	add	x19, x19, #0x5
  47d358:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d35c:	ldur	w0, [x19, #1]
  47d360:	mov	w3, w20
  47d364:	add	x19, x19, #0x5
  47d368:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d36c:	ldursh	x0, [x19, #1]
  47d370:	mov	w3, w20
  47d374:	add	x19, x19, #0x3
  47d378:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d37c:	ldurh	w0, [x19, #1]
  47d380:	mov	w3, w20
  47d384:	add	x19, x19, #0x3
  47d388:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d38c:	ldrsb	x0, [x19, #1]
  47d390:	mov	w3, w20
  47d394:	add	x19, x19, #0x2
  47d398:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d39c:	cmp	w5, #0x6
  47d3a0:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d3a4:	mov	x19, x4
  47d3a8:	ldr	x0, [x0]
  47d3ac:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d3b0:	mov	x0, #0xffffffffffffffff    	// #-1
  47d3b4:	tst	x2, #0x40
  47d3b8:	lsl	x0, x0, x1
  47d3bc:	orr	x0, x3, x0
  47d3c0:	csel	x3, x0, x3, ne  // ne = any
  47d3c4:	b	47d050 <_obstack_memory_used@@Base+0xdaec>
  47d3c8:	mov	x19, x1
  47d3cc:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d3d0:	mov	x6, #0x0                   	// #0
  47d3d4:	mov	w2, #0x0                   	// #0
  47d3d8:	ldrb	w5, [x4], #1
  47d3dc:	and	x1, x5, #0x7f
  47d3e0:	lsl	x1, x1, x2
  47d3e4:	add	w2, w2, #0x7
  47d3e8:	orr	x6, x6, x1
  47d3ec:	tbnz	w5, #7, 47d3d8 <_obstack_memory_used@@Base+0xde74>
  47d3f0:	add	x0, x0, x6
  47d3f4:	mov	x19, x4
  47d3f8:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d3fc:	cntd	x0
  47d400:	mov	w3, w20
  47d404:	mov	x19, x4
  47d408:	sxtw	x0, w0
  47d40c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d410:	cntd	x0
  47d414:	sxtw	x0, w0
  47d418:	b	47d098 <_obstack_memory_used@@Base+0xdb34>
  47d41c:	mov	x0, x3
  47d420:	ldp	x29, x30, [sp]
  47d424:	add	sp, sp, #0x260
  47d428:	ret
  47d42c:	cmp	x0, #0x0
  47d430:	mov	x19, x4
  47d434:	cneg	x0, x0, lt  // lt = tstop
  47d438:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d43c:	mov	x19, x4
  47d440:	mov	w1, #0x0                   	// #0
  47d444:	mov	x4, #0x0                   	// #0
  47d448:	ldrb	w2, [x19], #1
  47d44c:	and	x0, x2, #0x7f
  47d450:	lsl	x0, x0, x1
  47d454:	add	w1, w1, #0x7
  47d458:	orr	x4, x4, x0
  47d45c:	tbnz	w2, #7, 47d448 <_obstack_memory_used@@Base+0xdee4>
  47d460:	mov	x3, #0x0                   	// #0
  47d464:	mov	w1, #0x0                   	// #0
  47d468:	ldrb	w2, [x19], #1
  47d46c:	and	x0, x2, #0x7f
  47d470:	lsl	x0, x0, x1
  47d474:	add	w1, w1, #0x7
  47d478:	orr	x3, x3, x0
  47d47c:	tbnz	w2, #7, 47d468 <_obstack_memory_used@@Base+0xdf04>
  47d480:	cmp	w1, #0x3f
  47d484:	b.hi	47d49c <_obstack_memory_used@@Base+0xdf38>  // b.pmore
  47d488:	mov	x0, #0xffffffffffffffff    	// #-1
  47d48c:	tst	x2, #0x40
  47d490:	lsl	x0, x0, x1
  47d494:	orr	x0, x3, x0
  47d498:	csel	x3, x0, x3, ne  // ne = any
  47d49c:	cmp	w4, #0x61
  47d4a0:	mov	w1, w4
  47d4a4:	b.gt	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d4a8:	ldr	x2, [x24, #832]
  47d4ac:	sxtw	x4, w4
  47d4b0:	ldr	x0, [x24, x4, lsl #3]
  47d4b4:	tbz	x2, #62, 47d4c4 <_obstack_memory_used@@Base+0xdf60>
  47d4b8:	add	x4, x24, x4
  47d4bc:	ldrb	w2, [x4, #856]
  47d4c0:	cbnz	w2, 47d4e4 <_obstack_memory_used@@Base+0xdf80>
  47d4c4:	cmp	w1, #0x2e
  47d4c8:	b.eq	47d6d8 <_obstack_memory_used@@Base+0xe174>  // b.none
  47d4cc:	adrp	x2, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47d4d0:	add	x2, x2, #0xbb0
  47d4d4:	ldrb	w1, [x2, w1, sxtw]
  47d4d8:	cmp	w1, #0x8
  47d4dc:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d4e0:	ldr	x0, [x0]
  47d4e4:	add	x0, x3, x0
  47d4e8:	mov	w3, w20
  47d4ec:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d4f0:	mov	x19, x4
  47d4f4:	mov	x0, #0x0                   	// #0
  47d4f8:	mov	w2, #0x0                   	// #0
  47d4fc:	nop
  47d500:	ldrb	w4, [x19], #1
  47d504:	and	x1, x4, #0x7f
  47d508:	lsl	x1, x1, x2
  47d50c:	add	w2, w2, #0x7
  47d510:	orr	x0, x0, x1
  47d514:	tbnz	w4, #7, 47d500 <_obstack_memory_used@@Base+0xdf9c>
  47d518:	mov	w3, w20
  47d51c:	cmp	w2, #0x3f
  47d520:	b.hi	47d0b8 <_obstack_memory_used@@Base+0xdb54>  // b.pmore
  47d524:	tbz	w4, #6, 47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d528:	mov	x1, #0xffffffffffffffff    	// #-1
  47d52c:	lsl	x2, x1, x2
  47d530:	orr	x0, x0, x2
  47d534:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d538:	mov	x19, x4
  47d53c:	mov	x0, #0x0                   	// #0
  47d540:	mov	w2, #0x0                   	// #0
  47d544:	nop
  47d548:	ldrb	w3, [x19], #1
  47d54c:	and	x1, x3, #0x7f
  47d550:	lsl	x1, x1, x2
  47d554:	add	w2, w2, #0x7
  47d558:	orr	x0, x0, x1
  47d55c:	tbnz	w3, #7, 47d548 <_obstack_memory_used@@Base+0xdfe4>
  47d560:	mov	w3, w20
  47d564:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d568:	mov	x19, x4
  47d56c:	mov	x3, #0x0                   	// #0
  47d570:	mov	w1, #0x0                   	// #0
  47d574:	nop
  47d578:	ldrb	w2, [x19], #1
  47d57c:	and	x0, x2, #0x7f
  47d580:	lsl	x0, x0, x1
  47d584:	add	w1, w1, #0x7
  47d588:	orr	x3, x3, x0
  47d58c:	tbnz	w2, #7, 47d578 <_obstack_memory_used@@Base+0xe014>
  47d590:	cmp	w3, #0x61
  47d594:	mov	w1, w3
  47d598:	b.gt	47d014 <_obstack_memory_used@@Base+0xdab0>
  47d59c:	ldr	x2, [x24, #832]
  47d5a0:	sxtw	x3, w3
  47d5a4:	ldr	x0, [x24, x3, lsl #3]
  47d5a8:	tbz	x2, #62, 47d5b8 <_obstack_memory_used@@Base+0xe054>
  47d5ac:	add	x3, x24, x3
  47d5b0:	ldrb	w2, [x3, #856]
  47d5b4:	cbnz	w2, 47d4e8 <_obstack_memory_used@@Base+0xdf84>
  47d5b8:	cmp	w1, #0x2e
  47d5bc:	b.eq	47d6e8 <_obstack_memory_used@@Base+0xe184>  // b.none
  47d5c0:	adrp	x2, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47d5c4:	add	x2, x2, #0xbb0
  47d5c8:	ldrb	w1, [x2, w1, sxtw]
  47d5cc:	cmp	w1, #0x8
  47d5d0:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d5d4:	mov	w3, w20
  47d5d8:	ldr	x0, [x0]
  47d5dc:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d5e0:	mov	x19, x4
  47d5e4:	b	47d0c8 <_obstack_memory_used@@Base+0xdb64>
  47d5e8:	ldr	w0, [x0]
  47d5ec:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d5f0:	cmp	x0, x1
  47d5f4:	mov	x19, x4
  47d5f8:	cset	x0, ne  // ne = any
  47d5fc:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d600:	cmp	x0, x1
  47d604:	mov	x19, x4
  47d608:	cset	x0, lt  // lt = tstop
  47d60c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d610:	cmp	x0, x1
  47d614:	mov	x19, x4
  47d618:	cset	x0, le
  47d61c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d620:	cmp	x0, x1
  47d624:	mov	x19, x4
  47d628:	cset	x0, gt
  47d62c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d630:	cmp	x0, x1
  47d634:	mov	x19, x4
  47d638:	cset	x0, ge  // ge = tcont
  47d63c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d640:	cmp	x0, x1
  47d644:	mov	x19, x4
  47d648:	cset	x0, eq  // eq = none
  47d64c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d650:	eor	x0, x0, x1
  47d654:	mov	x19, x4
  47d658:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d65c:	mov	x19, x4
  47d660:	asr	x0, x0, x1
  47d664:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d668:	mov	x19, x4
  47d66c:	lsr	x0, x0, x1
  47d670:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d674:	mov	x19, x4
  47d678:	lsl	x0, x0, x1
  47d67c:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d680:	add	x0, x0, x1
  47d684:	mov	x19, x4
  47d688:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d68c:	orr	x0, x0, x1
  47d690:	mov	x19, x4
  47d694:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d698:	mul	x0, x0, x1
  47d69c:	mov	x19, x4
  47d6a0:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d6a4:	udiv	x2, x0, x1
  47d6a8:	mov	x19, x4
  47d6ac:	msub	x0, x2, x1, x0
  47d6b0:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d6b4:	sub	x0, x0, x1
  47d6b8:	mov	x19, x4
  47d6bc:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d6c0:	sdiv	x0, x0, x1
  47d6c4:	mov	x19, x4
  47d6c8:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d6cc:	and	x0, x0, x1
  47d6d0:	mov	x19, x4
  47d6d4:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d6d8:	cntd	x0
  47d6dc:	sxtw	x0, w0
  47d6e0:	add	x0, x3, x0
  47d6e4:	b	47d4e8 <_obstack_memory_used@@Base+0xdf84>
  47d6e8:	cntd	x0
  47d6ec:	mov	w3, w20
  47d6f0:	sxtw	x0, w0
  47d6f4:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d6f8:	mvn	x0, x0
  47d6fc:	mov	x19, x4
  47d700:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d704:	cmp	w1, #0x2
  47d708:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d70c:	ldrh	w0, [x0]
  47d710:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d714:	cmp	w1, #0x8
  47d718:	b.ne	47d014 <_obstack_memory_used@@Base+0xdab0>  // b.any
  47d71c:	ldr	x0, [x0]
  47d720:	b	47d0b8 <_obstack_memory_used@@Base+0xdb54>
  47d724:	nop
  47d728:	sub	sp, sp, #0x440
  47d72c:	mov	x2, #0x3c0                 	// #960
  47d730:	stp	x29, x30, [sp]
  47d734:	mov	x29, sp
  47d738:	stp	x27, x28, [sp, #80]
  47d73c:	add	x28, sp, #0x80
  47d740:	mov	x27, x0
  47d744:	stp	x19, x20, [sp, #16]
  47d748:	stp	x21, x22, [sp, #32]
  47d74c:	stp	x23, x24, [sp, #48]
  47d750:	stp	x25, x26, [sp, #64]
  47d754:	str	x1, [sp, #104]
  47d758:	mov	x1, x0
  47d75c:	mov	x0, x28
  47d760:	bl	4022e0 <memcpy@plt>
  47d764:	ldr	x1, [sp, #960]
  47d768:	tbz	x1, #62, 47d774 <_obstack_memory_used@@Base+0xe210>
  47d76c:	ldrb	w0, [sp, #1015]
  47d770:	cbnz	w0, 47d77c <_obstack_memory_used@@Base+0xe218>
  47d774:	ldr	x0, [x28, #248]
  47d778:	cbz	x0, 47da48 <_obstack_memory_used@@Base+0xe4e4>
  47d77c:	ldr	x0, [x27, #832]
  47d780:	tbz	x0, #62, 47d788 <_obstack_memory_used@@Base+0xe224>
  47d784:	strb	wzr, [x27, #887]
  47d788:	ldr	x0, [sp, #104]
  47d78c:	ldr	w0, [x0, #1600]
  47d790:	str	xzr, [x27, #248]
  47d794:	cmp	w0, #0x1
  47d798:	b.ne	47d7e8 <_obstack_memory_used@@Base+0xe284>  // b.any
  47d79c:	ldr	x0, [sp, #104]
  47d7a0:	ldr	x0, [x0, #1584]
  47d7a4:	cmp	w0, #0x61
  47d7a8:	b.gt	47d9b0 <_obstack_memory_used@@Base+0xe44c>
  47d7ac:	sxtw	x2, w0
  47d7b0:	ldr	x3, [x28, x2, lsl #3]
  47d7b4:	tbnz	x1, #62, 47da28 <_obstack_memory_used@@Base+0xe4c4>
  47d7b8:	cmp	w0, #0x2e
  47d7bc:	b.eq	47da3c <_obstack_memory_used@@Base+0xe4d8>  // b.none
  47d7c0:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47d7c4:	add	x0, x0, #0xbb0
  47d7c8:	ldrb	w0, [x0, x2]
  47d7cc:	cmp	w0, #0x8
  47d7d0:	b.ne	47d9b0 <_obstack_memory_used@@Base+0xe44c>  // b.any
  47d7d4:	ldr	x3, [x3]
  47d7d8:	ldr	x0, [sp, #104]
  47d7dc:	ldr	x0, [x0, #1576]
  47d7e0:	add	x22, x3, x0
  47d7e4:	b	47d82c <_obstack_memory_used@@Base+0xe2c8>
  47d7e8:	cmp	w0, #0x2
  47d7ec:	b.ne	47d9b0 <_obstack_memory_used@@Base+0xe44c>  // b.any
  47d7f0:	ldr	x0, [sp, #104]
  47d7f4:	mov	x1, #0x0                   	// #0
  47d7f8:	mov	w3, #0x0                   	// #0
  47d7fc:	ldr	x0, [x0, #1592]
  47d800:	ldrb	w4, [x0], #1
  47d804:	and	x2, x4, #0x7f
  47d808:	lsl	x2, x2, x3
  47d80c:	add	w3, w3, #0x7
  47d810:	orr	x1, x1, x2
  47d814:	tbnz	w4, #7, 47d800 <_obstack_memory_used@@Base+0xe29c>
  47d818:	add	x1, x0, x1
  47d81c:	mov	x2, x28
  47d820:	mov	x3, #0x0                   	// #0
  47d824:	bl	47cfb0 <_obstack_memory_used@@Base+0xda4c>
  47d828:	mov	x22, x0
  47d82c:	ldr	x25, [sp, #104]
  47d830:	adrp	x23, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47d834:	add	x26, x27, #0x358
  47d838:	add	x20, x23, #0xbb0
  47d83c:	add	x21, sp, #0x3d8
  47d840:	mov	x24, #0x0                   	// #0
  47d844:	mov	w19, #0x1                   	// #1
  47d848:	str	x22, [x27, #784]
  47d84c:	nop
  47d850:	ldr	w2, [x25, #8]
  47d854:	cmp	w2, #0x3
  47d858:	b.eq	47d8fc <_obstack_memory_used@@Base+0xe398>  // b.none
  47d85c:	b.hi	47d940 <_obstack_memory_used@@Base+0xe3dc>  // b.pmore
  47d860:	cmp	w2, #0x1
  47d864:	b.eq	47d9b4 <_obstack_memory_used@@Base+0xe450>  // b.none
  47d868:	cmp	w2, #0x2
  47d86c:	b.ne	47d894 <_obstack_memory_used@@Base+0xe330>  // b.any
  47d870:	ldr	x0, [x25]
  47d874:	ldrb	w2, [x21, w0, sxtw]
  47d878:	sxtw	x1, w0
  47d87c:	cbnz	w2, 47d9cc <_obstack_memory_used@@Base+0xe468>
  47d880:	ldr	x2, [x27, #832]
  47d884:	ldr	x0, [x28, x1, lsl #3]
  47d888:	tbnz	x2, #62, 47d938 <_obstack_memory_used@@Base+0xe3d4>
  47d88c:	nop
  47d890:	str	x0, [x27, x24, lsl #3]
  47d894:	add	x24, x24, #0x1
  47d898:	add	x25, x25, #0x10
  47d89c:	cmp	x24, #0x62
  47d8a0:	add	x26, x26, #0x1
  47d8a4:	b.ne	47d850 <_obstack_memory_used@@Base+0xe2ec>  // b.any
  47d8a8:	ldr	x3, [sp, #104]
  47d8ac:	ldr	x0, [x27, #832]
  47d8b0:	ldrb	w2, [x3, #1651]
  47d8b4:	orr	x1, x0, #0x8000000000000000
  47d8b8:	and	x0, x0, #0x7fffffffffffffff
  47d8bc:	cmp	w2, #0x0
  47d8c0:	csel	x0, x0, x1, eq  // eq = none
  47d8c4:	ldp	x29, x30, [sp]
  47d8c8:	orr	x1, x0, #0x2000000000000000
  47d8cc:	ldp	x19, x20, [sp, #16]
  47d8d0:	ldp	x21, x22, [sp, #32]
  47d8d4:	ldp	x23, x24, [sp, #48]
  47d8d8:	ldp	x25, x26, [sp, #64]
  47d8dc:	str	x0, [x27, #832]
  47d8e0:	ldr	x2, [x3, #544]
  47d8e4:	tst	x2, #0x1
  47d8e8:	csel	x0, x1, x0, ne  // ne = any
  47d8ec:	str	x0, [x27, #832]
  47d8f0:	ldp	x27, x28, [sp, #80]
  47d8f4:	add	sp, sp, #0x440
  47d8f8:	ret
  47d8fc:	ldr	x0, [x25]
  47d900:	mov	x1, #0x0                   	// #0
  47d904:	mov	w4, #0x0                   	// #0
  47d908:	ldrb	w5, [x0], #1
  47d90c:	and	x2, x5, #0x7f
  47d910:	lsl	x2, x2, x4
  47d914:	add	w4, w4, #0x7
  47d918:	orr	x1, x1, x2
  47d91c:	tbnz	w5, #7, 47d908 <_obstack_memory_used@@Base+0xe3a4>
  47d920:	add	x1, x0, x1
  47d924:	mov	x3, x22
  47d928:	mov	x2, x28
  47d92c:	bl	47cfb0 <_obstack_memory_used@@Base+0xda4c>
  47d930:	ldr	x1, [x27, #832]
  47d934:	tbz	x1, #62, 47d890 <_obstack_memory_used@@Base+0xe32c>
  47d938:	strb	wzr, [x26]
  47d93c:	b	47d890 <_obstack_memory_used@@Base+0xe32c>
  47d940:	cmp	w2, #0x4
  47d944:	b.eq	47d99c <_obstack_memory_used@@Base+0xe438>  // b.none
  47d948:	cmp	w2, #0x5
  47d94c:	b.ne	47d894 <_obstack_memory_used@@Base+0xe330>  // b.any
  47d950:	ldr	x0, [x25]
  47d954:	mov	x1, #0x0                   	// #0
  47d958:	mov	w4, #0x0                   	// #0
  47d95c:	nop
  47d960:	ldrb	w5, [x0], #1
  47d964:	and	x2, x5, #0x7f
  47d968:	lsl	x2, x2, x4
  47d96c:	add	w4, w4, #0x7
  47d970:	orr	x1, x1, x2
  47d974:	tbnz	w5, #7, 47d960 <_obstack_memory_used@@Base+0xe3fc>
  47d978:	add	x1, x0, x1
  47d97c:	mov	x3, x22
  47d980:	mov	x2, x28
  47d984:	bl	47cfb0 <_obstack_memory_used@@Base+0xda4c>
  47d988:	ldrb	w1, [x24, x20]
  47d98c:	cmp	w1, #0x8
  47d990:	b.hi	47d9b0 <_obstack_memory_used@@Base+0xe44c>  // b.pmore
  47d994:	strb	w19, [x26]
  47d998:	b	47d890 <_obstack_memory_used@@Base+0xe32c>
  47d99c:	ldr	x0, [x25]
  47d9a0:	ldrb	w1, [x24, x20]
  47d9a4:	add	x0, x22, x0
  47d9a8:	cmp	w1, #0x8
  47d9ac:	b.ls	47d994 <_obstack_memory_used@@Base+0xe430>  // b.plast
  47d9b0:	bl	402650 <abort@plt>
  47d9b4:	ldr	x1, [x27, #832]
  47d9b8:	ldr	x0, [x25]
  47d9bc:	add	x0, x22, x0
  47d9c0:	tbz	x1, #62, 47d890 <_obstack_memory_used@@Base+0xe32c>
  47d9c4:	strb	wzr, [x26]
  47d9c8:	b	47d890 <_obstack_memory_used@@Base+0xe32c>
  47d9cc:	cmp	w0, #0x61
  47d9d0:	b.gt	47d9b0 <_obstack_memory_used@@Base+0xe44c>
  47d9d4:	ldr	x4, [sp, #960]
  47d9d8:	ldr	x2, [x28, x1, lsl #3]
  47d9dc:	tbz	x4, #62, 47da00 <_obstack_memory_used@@Base+0xe49c>
  47d9e0:	mov	x0, x2
  47d9e4:	nop
  47d9e8:	add	x1, x23, #0xbb0
  47d9ec:	ldrb	w1, [x24, x1]
  47d9f0:	cmp	w1, #0x8
  47d9f4:	b.hi	47d9b0 <_obstack_memory_used@@Base+0xe44c>  // b.pmore
  47d9f8:	strb	w19, [x26]
  47d9fc:	b	47d890 <_obstack_memory_used@@Base+0xe32c>
  47da00:	cmp	w0, #0x2e
  47da04:	b.eq	47da1c <_obstack_memory_used@@Base+0xe4b8>  // b.none
  47da08:	ldrb	w0, [x20, x1]
  47da0c:	cmp	w0, #0x8
  47da10:	b.ne	47d9b0 <_obstack_memory_used@@Base+0xe44c>  // b.any
  47da14:	ldr	x0, [x2]
  47da18:	b	47d9e8 <_obstack_memory_used@@Base+0xe484>
  47da1c:	cntd	x0
  47da20:	sxtw	x0, w0
  47da24:	b	47d9e8 <_obstack_memory_used@@Base+0xe484>
  47da28:	add	x1, sp, #0x3d8
  47da2c:	ldrb	w1, [x1, x2]
  47da30:	cbnz	w1, 47d7d8 <_obstack_memory_used@@Base+0xe274>
  47da34:	cmp	w0, #0x2e
  47da38:	b.ne	47d7c0 <_obstack_memory_used@@Base+0xe25c>  // b.any
  47da3c:	cntd	x0
  47da40:	sxtw	x3, w0
  47da44:	b	47d7d8 <_obstack_memory_used@@Base+0xe274>
  47da48:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47da4c:	ldr	x2, [x27, #784]
  47da50:	ldrb	w0, [x0, #3023]
  47da54:	cmp	w0, #0x8
  47da58:	b.ne	47d9b0 <_obstack_memory_used@@Base+0xe44c>  // b.any
  47da5c:	str	x2, [sp, #120]
  47da60:	tbz	x1, #62, 47da68 <_obstack_memory_used@@Base+0xe504>
  47da64:	strb	wzr, [sp, #1015]
  47da68:	add	x0, sp, #0x78
  47da6c:	str	x0, [x28, #248]
  47da70:	b	47d77c <_obstack_memory_used@@Base+0xe218>
  47da74:	nop
  47da78:	sub	sp, sp, #0x6d0
  47da7c:	stp	x29, x30, [sp]
  47da80:	mov	x29, sp
  47da84:	xpaclri
  47da88:	stp	x19, x20, [sp, #16]
  47da8c:	mov	x19, x0
  47da90:	mov	x20, x30
  47da94:	stp	x21, x22, [sp, #32]
  47da98:	mov	x22, x1
  47da9c:	mov	x21, x2
  47daa0:	mov	w1, #0x0                   	// #0
  47daa4:	mov	x2, #0x3c0                 	// #960
  47daa8:	str	x23, [sp, #48]
  47daac:	bl	402530 <memset@plt>
  47dab0:	mov	x0, #0x4000000000000000    	// #4611686018427387904
  47dab4:	str	x20, [x19, #792]
  47dab8:	str	x0, [x19, #832]
  47dabc:	add	x23, sp, #0x50
  47dac0:	mov	x1, x23
  47dac4:	mov	x0, x19
  47dac8:	bl	47c8f8 <_obstack_memory_used@@Base+0xd394>
  47dacc:	cbnz	w0, 47dcc0 <_obstack_memory_used@@Base+0xe75c>
  47dad0:	adrp	x0, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47dad4:	adrp	x20, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47dad8:	ldr	x0, [x0, #3880]
  47dadc:	cbz	x0, 47db64 <_obstack_memory_used@@Base+0xe600>
  47dae0:	add	x0, x20, #0xbb0
  47dae4:	adrp	x1, 47c000 <_obstack_memory_used@@Base+0xca9c>
  47dae8:	add	x0, x0, #0x64
  47daec:	add	x1, x1, #0x7a0
  47daf0:	bl	4026a0 <pthread_once@plt>
  47daf4:	cbnz	w0, 47db64 <_obstack_memory_used@@Base+0xe600>
  47daf8:	add	x20, x20, #0xbb0
  47dafc:	ldrb	w0, [x20, #31]
  47db00:	cmp	w0, #0x8
  47db04:	b.ne	47dcc0 <_obstack_memory_used@@Base+0xe75c>  // b.any
  47db08:	ldr	x0, [x19, #832]
  47db0c:	str	x22, [sp, #72]
  47db10:	tbz	x0, #62, 47db18 <_obstack_memory_used@@Base+0xe5b4>
  47db14:	strb	wzr, [x19, #887]
  47db18:	add	x0, sp, #0x48
  47db1c:	mov	x3, #0x1f                  	// #31
  47db20:	mov	w2, #0x1                   	// #1
  47db24:	str	x0, [x19, #248]
  47db28:	mov	x1, x23
  47db2c:	mov	x0, x19
  47db30:	str	xzr, [sp, #1656]
  47db34:	str	x3, [sp, #1664]
  47db38:	str	w2, [sp, #1680]
  47db3c:	bl	47d728 <_obstack_memory_used@@Base+0xe1c4>
  47db40:	mov	x30, x21
  47db44:	xpaclri
  47db48:	ldp	x21, x22, [sp, #32]
  47db4c:	ldr	x23, [sp, #48]
  47db50:	str	x30, [x19, #792]
  47db54:	ldp	x29, x30, [sp]
  47db58:	ldp	x19, x20, [sp, #16]
  47db5c:	add	sp, sp, #0x6d0
  47db60:	ret
  47db64:	ldrb	w0, [x20, #2992]
  47db68:	add	x3, x20, #0xbb0
  47db6c:	cbnz	w0, 47daf8 <_obstack_memory_used@@Base+0xe594>
  47db70:	mov	w4, #0x8                   	// #8
  47db74:	strb	w4, [x20, #2992]
  47db78:	strb	w4, [x3, #1]
  47db7c:	strb	w4, [x3, #2]
  47db80:	strb	w4, [x3, #3]
  47db84:	strb	w4, [x3, #4]
  47db88:	strb	w4, [x3, #5]
  47db8c:	strb	w4, [x3, #6]
  47db90:	strb	w4, [x3, #7]
  47db94:	strb	w4, [x3, #8]
  47db98:	strb	w4, [x3, #9]
  47db9c:	strb	w4, [x3, #10]
  47dba0:	strb	w4, [x3, #11]
  47dba4:	strb	w4, [x3, #12]
  47dba8:	strb	w4, [x3, #13]
  47dbac:	strb	w4, [x3, #14]
  47dbb0:	strb	w4, [x3, #15]
  47dbb4:	strb	w4, [x3, #16]
  47dbb8:	strb	w4, [x3, #17]
  47dbbc:	strb	w4, [x3, #18]
  47dbc0:	strb	w4, [x3, #19]
  47dbc4:	strb	w4, [x3, #20]
  47dbc8:	strb	w4, [x3, #21]
  47dbcc:	strb	w4, [x3, #22]
  47dbd0:	strb	w4, [x3, #23]
  47dbd4:	strb	w4, [x3, #24]
  47dbd8:	strb	w4, [x3, #25]
  47dbdc:	strb	w4, [x3, #26]
  47dbe0:	strb	w4, [x3, #27]
  47dbe4:	strb	w4, [x3, #28]
  47dbe8:	strb	w4, [x3, #29]
  47dbec:	strb	w4, [x3, #30]
  47dbf0:	strb	w4, [x3, #31]
  47dbf4:	strb	w4, [x3, #64]
  47dbf8:	strb	w4, [x3, #46]
  47dbfc:	strb	w4, [x3, #65]
  47dc00:	strb	w4, [x3, #66]
  47dc04:	strb	w4, [x3, #67]
  47dc08:	strb	w4, [x3, #68]
  47dc0c:	strb	w4, [x3, #69]
  47dc10:	strb	w4, [x3, #70]
  47dc14:	strb	w4, [x3, #71]
  47dc18:	strb	w4, [x3, #72]
  47dc1c:	strb	w4, [x3, #73]
  47dc20:	strb	w4, [x3, #74]
  47dc24:	strb	w4, [x3, #75]
  47dc28:	strb	w4, [x3, #76]
  47dc2c:	strb	w4, [x3, #77]
  47dc30:	strb	w4, [x3, #78]
  47dc34:	strb	w4, [x3, #79]
  47dc38:	strb	w4, [x3, #80]
  47dc3c:	strb	w4, [x3, #81]
  47dc40:	strb	w4, [x3, #82]
  47dc44:	strb	w4, [x3, #83]
  47dc48:	strb	w4, [x3, #84]
  47dc4c:	strb	w4, [x3, #85]
  47dc50:	strb	w4, [x3, #86]
  47dc54:	strb	w4, [x3, #87]
  47dc58:	strb	w4, [x3, #88]
  47dc5c:	strb	w4, [x3, #89]
  47dc60:	strb	w4, [x3, #90]
  47dc64:	strb	w4, [x3, #91]
  47dc68:	strb	w4, [x3, #92]
  47dc6c:	strb	w4, [x3, #93]
  47dc70:	strb	w4, [x3, #94]
  47dc74:	strb	w4, [x3, #95]
  47dc78:	strb	w4, [x3, #48]
  47dc7c:	strb	w4, [x3, #49]
  47dc80:	strb	w4, [x3, #50]
  47dc84:	strb	w4, [x3, #51]
  47dc88:	strb	w4, [x3, #52]
  47dc8c:	strb	w4, [x3, #53]
  47dc90:	strb	w4, [x3, #54]
  47dc94:	strb	w4, [x3, #55]
  47dc98:	strb	w4, [x3, #56]
  47dc9c:	strb	w4, [x3, #57]
  47dca0:	strb	w4, [x3, #58]
  47dca4:	strb	w4, [x3, #59]
  47dca8:	strb	w4, [x3, #60]
  47dcac:	strb	w4, [x3, #61]
  47dcb0:	strb	w4, [x3, #62]
  47dcb4:	strb	w4, [x3, #63]
  47dcb8:	strb	w4, [x3, #96]
  47dcbc:	b	47daf8 <_obstack_memory_used@@Base+0xe594>
  47dcc0:	bl	402650 <abort@plt>
  47dcc4:	nop
  47dcc8:	stp	x29, x30, [sp, #-32]!
  47dccc:	mov	x29, sp
  47dcd0:	stp	x19, x20, [sp, #16]
  47dcd4:	mov	x20, x1
  47dcd8:	mov	x19, x0
  47dcdc:	bl	47d728 <_obstack_memory_used@@Base+0xe1c4>
  47dce0:	ldr	x0, [x20, #1640]
  47dce4:	add	x1, x20, x0, lsl #4
  47dce8:	ldr	w1, [x1, #8]
  47dcec:	cmp	w1, #0x6
  47dcf0:	b.ne	47dd04 <_obstack_memory_used@@Base+0xe7a0>  // b.any
  47dcf4:	str	xzr, [x19, #792]
  47dcf8:	ldp	x19, x20, [sp, #16]
  47dcfc:	ldp	x29, x30, [sp], #32
  47dd00:	ret
  47dd04:	cmp	w0, #0x61
  47dd08:	b.gt	47dd78 <_obstack_memory_used@@Base+0xe814>
  47dd0c:	ldr	x2, [x19, #832]
  47dd10:	sxtw	x1, w0
  47dd14:	ldr	x17, [x19, x1, lsl #3]
  47dd18:	tbz	x2, #62, 47dd28 <_obstack_memory_used@@Base+0xe7c4>
  47dd1c:	add	x2, x19, x1
  47dd20:	ldrb	w2, [x2, #856]
  47dd24:	cbnz	w2, 47dd48 <_obstack_memory_used@@Base+0xe7e4>
  47dd28:	cmp	w0, #0x2e
  47dd2c:	b.eq	47dd6c <_obstack_memory_used@@Base+0xe808>  // b.none
  47dd30:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47dd34:	add	x0, x0, #0xbb0
  47dd38:	ldrb	w0, [x0, x1]
  47dd3c:	cmp	w0, #0x8
  47dd40:	b.ne	47dd78 <_obstack_memory_used@@Base+0xe814>  // b.any
  47dd44:	ldr	x17, [x17]
  47dd48:	ldr	x0, [x20, #544]
  47dd4c:	str	x17, [x19, #792]
  47dd50:	tbz	w0, #0, 47dd5c <_obstack_memory_used@@Base+0xe7f8>
  47dd54:	ldr	x16, [x19, #784]
  47dd58:	autia1716
  47dd5c:	str	x17, [x19, #792]
  47dd60:	ldp	x19, x20, [sp, #16]
  47dd64:	ldp	x29, x30, [sp], #32
  47dd68:	ret
  47dd6c:	cntd	x0
  47dd70:	sxtw	x17, w0
  47dd74:	b	47dd48 <_obstack_memory_used@@Base+0xe7e4>
  47dd78:	bl	402650 <abort@plt>
  47dd7c:	nop
  47dd80:	sub	sp, sp, #0x6c0
  47dd84:	stp	x29, x30, [sp]
  47dd88:	mov	x29, sp
  47dd8c:	stp	x19, x20, [sp, #16]
  47dd90:	mov	x19, x1
  47dd94:	stp	x21, x22, [sp, #32]
  47dd98:	mov	x21, x0
  47dd9c:	add	x22, sp, #0x40
  47dda0:	stp	x23, x24, [sp, #48]
  47dda4:	mov	x24, x2
  47dda8:	mov	x23, #0x1                   	// #1
  47ddac:	nop
  47ddb0:	mov	x1, x22
  47ddb4:	mov	x0, x19
  47ddb8:	bl	47c8f8 <_obstack_memory_used@@Base+0xd394>
  47ddbc:	ldr	x3, [x19, #784]
  47ddc0:	ldr	x1, [x19, #832]
  47ddc4:	ldr	x2, [x21, #24]
  47ddc8:	sub	x1, x3, x1, lsr #63
  47ddcc:	cmp	x2, x1
  47ddd0:	cset	w20, eq  // eq = none
  47ddd4:	lsl	w20, w20, #2
  47ddd8:	cbnz	w0, 47de24 <_obstack_memory_used@@Base+0xe8c0>
  47dddc:	ldr	x5, [sp, #1680]
  47dde0:	cbz	x5, 47de0c <_obstack_memory_used@@Base+0xe8a8>
  47dde4:	ldr	x2, [x21]
  47dde8:	mov	x4, x19
  47ddec:	mov	x3, x21
  47ddf0:	orr	w1, w20, #0x2
  47ddf4:	mov	w0, #0x1                   	// #1
  47ddf8:	blr	x5
  47ddfc:	cmp	w0, #0x7
  47de00:	b.eq	47de40 <_obstack_memory_used@@Base+0xe8dc>  // b.none
  47de04:	cmp	w0, #0x8
  47de08:	b.ne	47de24 <_obstack_memory_used@@Base+0xe8c0>  // b.any
  47de0c:	cbnz	w20, 47de5c <_obstack_memory_used@@Base+0xe8f8>
  47de10:	add	x23, x23, #0x1
  47de14:	mov	x1, x22
  47de18:	mov	x0, x19
  47de1c:	bl	47dcc8 <_obstack_memory_used@@Base+0xe764>
  47de20:	b	47ddb0 <_obstack_memory_used@@Base+0xe84c>
  47de24:	mov	w0, #0x2                   	// #2
  47de28:	ldp	x29, x30, [sp]
  47de2c:	ldp	x19, x20, [sp, #16]
  47de30:	ldp	x21, x22, [sp, #32]
  47de34:	ldp	x23, x24, [sp, #48]
  47de38:	add	sp, sp, #0x6c0
  47de3c:	ret
  47de40:	str	x23, [x24]
  47de44:	ldp	x29, x30, [sp]
  47de48:	ldp	x19, x20, [sp, #16]
  47de4c:	ldp	x21, x22, [sp, #32]
  47de50:	ldp	x23, x24, [sp, #48]
  47de54:	add	sp, sp, #0x6c0
  47de58:	ret
  47de5c:	bl	402650 <abort@plt>
  47de60:	sub	sp, sp, #0x6d0
  47de64:	stp	x29, x30, [sp]
  47de68:	mov	x29, sp
  47de6c:	stp	x19, x20, [sp, #16]
  47de70:	mov	x20, x0
  47de74:	stp	x21, x22, [sp, #32]
  47de78:	mov	x21, x1
  47de7c:	add	x22, sp, #0x50
  47de80:	stp	x23, x24, [sp, #48]
  47de84:	mov	x23, #0x1                   	// #1
  47de88:	stp	x25, x26, [sp, #64]
  47de8c:	mov	x26, x2
  47de90:	ldp	x25, x24, [x0, #16]
  47de94:	b	47dee8 <_obstack_memory_used@@Base+0xe984>
  47de98:	blr	x25
  47de9c:	mov	w2, w0
  47dea0:	mov	x4, x21
  47dea4:	mov	x3, x20
  47dea8:	mov	w1, #0xa                   	// #10
  47deac:	mov	w0, #0x1                   	// #1
  47deb0:	cbnz	w2, 47df34 <_obstack_memory_used@@Base+0xe9d0>
  47deb4:	ldr	x5, [sp, #1696]
  47deb8:	cbz	x5, 47ded8 <_obstack_memory_used@@Base+0xe974>
  47debc:	ldr	x2, [x20]
  47dec0:	blr	x5
  47dec4:	mov	w19, w0
  47dec8:	cmp	w0, #0x7
  47decc:	b.eq	47df58 <_obstack_memory_used@@Base+0xe9f4>  // b.none
  47ded0:	cmp	w0, #0x8
  47ded4:	b.ne	47df34 <_obstack_memory_used@@Base+0xe9d0>  // b.any
  47ded8:	add	x23, x23, #0x1
  47dedc:	mov	x1, x22
  47dee0:	mov	x0, x21
  47dee4:	bl	47dcc8 <_obstack_memory_used@@Base+0xe764>
  47dee8:	mov	x1, x22
  47deec:	mov	x0, x21
  47def0:	bl	47c8f8 <_obstack_memory_used@@Base+0xd394>
  47def4:	cmp	w0, #0x0
  47def8:	mov	w19, w0
  47defc:	mov	x5, x24
  47df00:	mov	x4, x21
  47df04:	ccmp	w0, #0x5, #0x4, ne  // ne = any
  47df08:	b.ne	47df34 <_obstack_memory_used@@Base+0xe9d0>  // b.any
  47df0c:	cmp	w0, #0x5
  47df10:	mov	x3, x20
  47df14:	mov	w1, #0xa                   	// #10
  47df18:	mov	w0, #0x1                   	// #1
  47df1c:	ldr	x2, [x20]
  47df20:	b.ne	47de98 <_obstack_memory_used@@Base+0xe934>  // b.any
  47df24:	mov	w1, #0x1a                  	// #26
  47df28:	mov	w0, #0x1                   	// #1
  47df2c:	blr	x25
  47df30:	cbz	w0, 47df58 <_obstack_memory_used@@Base+0xe9f4>
  47df34:	mov	w19, #0x2                   	// #2
  47df38:	mov	w0, w19
  47df3c:	ldp	x29, x30, [sp]
  47df40:	ldp	x19, x20, [sp, #16]
  47df44:	ldp	x21, x22, [sp, #32]
  47df48:	ldp	x23, x24, [sp, #48]
  47df4c:	ldp	x25, x26, [sp, #64]
  47df50:	add	sp, sp, #0x6d0
  47df54:	ret
  47df58:	str	x23, [x26]
  47df5c:	mov	w0, w19
  47df60:	ldp	x29, x30, [sp]
  47df64:	ldp	x19, x20, [sp, #16]
  47df68:	ldp	x21, x22, [sp, #32]
  47df6c:	ldp	x23, x24, [sp, #48]
  47df70:	ldp	x25, x26, [sp, #64]
  47df74:	add	sp, sp, #0x6d0
  47df78:	ret
  47df7c:	nop
  47df80:	cmp	w1, #0x61
  47df84:	b.gt	47dfdc <_obstack_memory_used@@Base+0xea78>
  47df88:	ldr	x4, [x0, #832]
  47df8c:	sxtw	x3, w1
  47df90:	ldr	x2, [x0, x3, lsl #3]
  47df94:	tbz	x4, #62, 47dfa4 <_obstack_memory_used@@Base+0xea40>
  47df98:	add	x0, x0, x3
  47df9c:	ldrb	w0, [x0, #856]
  47dfa0:	cbnz	w0, 47dfd4 <_obstack_memory_used@@Base+0xea70>
  47dfa4:	cmp	w1, #0x2e
  47dfa8:	b.eq	47dfc8 <_obstack_memory_used@@Base+0xea64>  // b.none
  47dfac:	adrp	x0, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47dfb0:	add	x0, x0, #0xbb0
  47dfb4:	ldrb	w0, [x0, w1, sxtw]
  47dfb8:	cmp	w0, #0x8
  47dfbc:	b.ne	47dfdc <_obstack_memory_used@@Base+0xea78>  // b.any
  47dfc0:	ldr	x0, [x2]
  47dfc4:	ret
  47dfc8:	cntd	x0
  47dfcc:	sxtw	x0, w0
  47dfd0:	ret
  47dfd4:	mov	x0, x2
  47dfd8:	ret
  47dfdc:	stp	x29, x30, [sp, #-16]!
  47dfe0:	mov	x29, sp
  47dfe4:	bl	402650 <abort@plt>
  47dfe8:	ldr	x0, [x0, #784]
  47dfec:	ret
  47dff0:	cmp	w1, #0x61
  47dff4:	b.gt	47e038 <_obstack_memory_used@@Base+0xead4>
  47dff8:	ldr	x5, [x0, #832]
  47dffc:	adrp	x3, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47e000:	add	x3, x3, #0xbb0
  47e004:	sxtw	x4, w1
  47e008:	ldrb	w1, [x3, w1, sxtw]
  47e00c:	tbz	x5, #62, 47e01c <_obstack_memory_used@@Base+0xeab8>
  47e010:	add	x3, x0, x4
  47e014:	ldrb	w3, [x3, #856]
  47e018:	cbnz	w3, 47e030 <_obstack_memory_used@@Base+0xeacc>
  47e01c:	cmp	w1, #0x8
  47e020:	ldr	x0, [x0, x4, lsl #3]
  47e024:	b.ne	47e038 <_obstack_memory_used@@Base+0xead4>  // b.any
  47e028:	str	x2, [x0]
  47e02c:	ret
  47e030:	str	x2, [x0, x4, lsl #3]
  47e034:	ret
  47e038:	stp	x29, x30, [sp, #-16]!
  47e03c:	mov	x29, sp
  47e040:	bl	402650 <abort@plt>
  47e044:	nop
  47e048:	ldr	x0, [x0, #792]
  47e04c:	ret
  47e050:	ldr	x2, [x0, #832]
  47e054:	ldr	x0, [x0, #792]
  47e058:	lsr	x2, x2, #63
  47e05c:	str	w2, [x1]
  47e060:	ret
  47e064:	nop
  47e068:	str	x1, [x0, #792]
  47e06c:	ret
  47e070:	ldr	x0, [x0, #800]
  47e074:	ret
  47e078:	ldr	x0, [x0, #824]
  47e07c:	ret
  47e080:	stp	x29, x30, [sp, #-48]!
  47e084:	sub	x0, x0, #0x1
  47e088:	mov	x29, sp
  47e08c:	add	x1, sp, #0x18
  47e090:	bl	480038 <_obstack_memory_used@@Base+0x10ad4>
  47e094:	ldr	x1, [sp, #40]
  47e098:	cmp	x0, #0x0
  47e09c:	ldp	x29, x30, [sp], #48
  47e0a0:	csel	x0, x1, x0, ne  // ne = any
  47e0a4:	ret
  47e0a8:	ldr	x0, [x0, #816]
  47e0ac:	ret
  47e0b0:	ldr	x0, [x0, #808]
  47e0b4:	ret
  47e0b8:	sub	sp, sp, #0xa70
  47e0bc:	mov	x2, #0x3c0                 	// #960
  47e0c0:	add	x3, sp, #0x30
  47e0c4:	stp	x29, x30, [sp]
  47e0c8:	mov	x29, sp
  47e0cc:	stp	x19, x20, [sp, #16]
  47e0d0:	mov	x20, x1
  47e0d4:	mov	w1, #0x0                   	// #0
  47e0d8:	str	x21, [sp, #32]
  47e0dc:	mov	x21, x0
  47e0e0:	mov	x0, x3
  47e0e4:	bl	402530 <memset@plt>
  47e0e8:	mov	x2, #0x4000000000000000    	// #4611686018427387904
  47e0ec:	add	x19, sp, #0x3f0
  47e0f0:	add	x21, x21, #0x1
  47e0f4:	mov	x1, x19
  47e0f8:	str	x21, [sp, #840]
  47e0fc:	str	x2, [sp, #880]
  47e100:	bl	47c8f8 <_obstack_memory_used@@Base+0xd394>
  47e104:	cbnz	w0, 47e1b0 <_obstack_memory_used@@Base+0xec4c>
  47e108:	ldr	w0, [sp, #2608]
  47e10c:	cmp	w0, #0x2
  47e110:	b.eq	47e1b0 <_obstack_memory_used@@Base+0xec4c>  // b.none
  47e114:	sub	x4, x20, x20, lsl #3
  47e118:	mov	x1, #0xffffffffffffe680    	// #-6528
  47e11c:	mov	x0, x19
  47e120:	add	x5, x19, #0x620
  47e124:	add	x4, x4, x1
  47e128:	add	x2, x20, #0x334
  47e12c:	b	47e144 <_obstack_memory_used@@Base+0xebe0>
  47e130:	str	xzr, [x4, x2, lsl #3]
  47e134:	add	x0, x0, #0x10
  47e138:	add	x2, x2, #0x1
  47e13c:	cmp	x0, x5
  47e140:	b.eq	47e174 <_obstack_memory_used@@Base+0xec10>  // b.none
  47e144:	ldrb	w3, [x0, #8]
  47e148:	strb	w3, [x2]
  47e14c:	cmp	w3, #0x1
  47e150:	b.eq	47e15c <_obstack_memory_used@@Base+0xebf8>  // b.none
  47e154:	cmp	w3, #0x2
  47e158:	b.ne	47e130 <_obstack_memory_used@@Base+0xebcc>  // b.any
  47e15c:	ldr	x3, [x0]
  47e160:	str	x3, [x4, x2, lsl #3]
  47e164:	add	x0, x0, #0x10
  47e168:	add	x2, x2, #0x1
  47e16c:	cmp	x0, x5
  47e170:	b.ne	47e144 <_obstack_memory_used@@Base+0xebe0>  // b.any
  47e174:	ldr	x1, [sp, #896]
  47e178:	mov	x0, x20
  47e17c:	ldr	x2, [sp, #2584]
  47e180:	stp	x2, x1, [x20, #16]
  47e184:	ldr	x2, [sp, #2592]
  47e188:	strh	w2, [x20, #816]
  47e18c:	ldr	x1, [sp, #2648]
  47e190:	strh	w1, [x20, #818]
  47e194:	ldr	x2, [sp, #2664]
  47e198:	str	x2, [x20, #8]
  47e19c:	ldp	x29, x30, [sp]
  47e1a0:	ldp	x19, x20, [sp, #16]
  47e1a4:	ldr	x21, [sp, #32]
  47e1a8:	add	sp, sp, #0xa70
  47e1ac:	ret
  47e1b0:	mov	x0, #0x0                   	// #0
  47e1b4:	ldp	x29, x30, [sp]
  47e1b8:	ldp	x19, x20, [sp, #16]
  47e1bc:	ldr	x21, [sp, #32]
  47e1c0:	add	sp, sp, #0xa70
  47e1c4:	ret
  47e1c8:	ret
  47e1cc:	nop
  47e1d0:	sub	sp, sp, #0xec0
  47e1d4:	stp	x29, x30, [sp]
  47e1d8:	mov	x29, sp
  47e1dc:	stp	x21, x22, [sp, #64]
  47e1e0:	add	x21, sp, #0xc0
  47e1e4:	add	x22, sp, #0x840
  47e1e8:	stp	x0, x1, [sp, #16]
  47e1ec:	add	x1, sp, #0xec0
  47e1f0:	stp	x2, x3, [sp, #32]
  47e1f4:	mov	x2, x30
  47e1f8:	stp	x19, x20, [sp, #48]
  47e1fc:	mov	x20, x0
  47e200:	add	x19, sp, #0x480
  47e204:	mov	x0, x21
  47e208:	stp	x23, x24, [sp, #80]
  47e20c:	stp	x25, x26, [sp, #96]
  47e210:	stp	x27, x28, [sp, #112]
  47e214:	stp	d8, d9, [sp, #128]
  47e218:	stp	d10, d11, [sp, #144]
  47e21c:	stp	d12, d13, [sp, #160]
  47e220:	stp	d14, d15, [sp, #176]
  47e224:	bl	47da78 <_obstack_memory_used@@Base+0xe514>
  47e228:	mov	x1, x21
  47e22c:	mov	x0, x19
  47e230:	mov	x2, #0x3c0                 	// #960
  47e234:	bl	4022e0 <memcpy@plt>
  47e238:	b	47e26c <_obstack_memory_used@@Base+0xed08>
  47e23c:	cbnz	w2, 47e2d8 <_obstack_memory_used@@Base+0xed74>
  47e240:	ldr	x5, [sp, #3728]
  47e244:	cbz	x5, 47e260 <_obstack_memory_used@@Base+0xecfc>
  47e248:	ldr	x2, [x20]
  47e24c:	blr	x5
  47e250:	cmp	w0, #0x6
  47e254:	b.eq	47e2e0 <_obstack_memory_used@@Base+0xed7c>  // b.none
  47e258:	cmp	w0, #0x8
  47e25c:	b.ne	47e2d8 <_obstack_memory_used@@Base+0xed74>  // b.any
  47e260:	mov	x1, x22
  47e264:	mov	x0, x19
  47e268:	bl	47dcc8 <_obstack_memory_used@@Base+0xe764>
  47e26c:	mov	x1, x22
  47e270:	mov	x0, x19
  47e274:	bl	47c8f8 <_obstack_memory_used@@Base+0xd394>
  47e278:	mov	w2, w0
  47e27c:	mov	w1, #0x1                   	// #1
  47e280:	mov	x4, x19
  47e284:	mov	x3, x20
  47e288:	mov	w0, w1
  47e28c:	cmp	w2, #0x5
  47e290:	b.ne	47e23c <_obstack_memory_used@@Base+0xecd8>  // b.any
  47e294:	mov	x4, #0x0                   	// #0
  47e298:	mov	w0, w2
  47e29c:	ldp	x29, x30, [sp]
  47e2a0:	ldp	x0, x1, [sp, #16]
  47e2a4:	ldp	x2, x3, [sp, #32]
  47e2a8:	ldp	x19, x20, [sp, #48]
  47e2ac:	ldp	x21, x22, [sp, #64]
  47e2b0:	ldp	x23, x24, [sp, #80]
  47e2b4:	ldp	x25, x26, [sp, #96]
  47e2b8:	ldp	x27, x28, [sp, #112]
  47e2bc:	ldp	d8, d9, [sp, #128]
  47e2c0:	ldp	d10, d11, [sp, #144]
  47e2c4:	ldp	d12, d13, [sp, #160]
  47e2c8:	ldp	d14, d15, [sp, #176]
  47e2cc:	add	sp, sp, #0xec0
  47e2d0:	add	sp, sp, x4
  47e2d4:	ret
  47e2d8:	mov	w2, #0x3                   	// #3
  47e2dc:	b	47e294 <_obstack_memory_used@@Base+0xed30>
  47e2e0:	ldr	x4, [sp, #1936]
  47e2e4:	mov	x1, x21
  47e2e8:	ldr	x3, [sp, #1984]
  47e2ec:	mov	x2, #0x3c0                 	// #960
  47e2f0:	mov	x0, x19
  47e2f4:	sub	x3, x4, x3, lsr #63
  47e2f8:	stp	xzr, x3, [x20, #16]
  47e2fc:	bl	4022e0 <memcpy@plt>
  47e300:	mov	x2, x22
  47e304:	mov	x1, x19
  47e308:	mov	x0, x20
  47e30c:	bl	47dd80 <_obstack_memory_used@@Base+0xe81c>
  47e310:	mov	w2, w0
  47e314:	cmp	w0, #0x7
  47e318:	b.ne	47e294 <_obstack_memory_used@@Base+0xed30>  // b.any
  47e31c:	mov	x1, x19
  47e320:	mov	x0, x21
  47e324:	bl	47ce50 <_obstack_memory_used@@Base+0xd8ec>
  47e328:	mov	x4, x0
  47e32c:	ldr	x2, [sp, #1024]
  47e330:	ldr	x1, [sp, #1944]
  47e334:	tbz	x2, #61, 47e348 <_obstack_memory_used@@Base+0xede4>
  47e338:	mov	x17, x1
  47e33c:	ldr	x16, [sp, #976]
  47e340:	pacia1716
  47e344:	mov	x1, x17
  47e348:	ldr	x0, [sp, #1936]
  47e34c:	bl	47e1c8 <_obstack_memory_used@@Base+0xec64>
  47e350:	str	x1, [x29, #8]
  47e354:	b	47e298 <_obstack_memory_used@@Base+0xed34>
  47e358:	sub	sp, sp, #0x850
  47e35c:	stp	x29, x30, [sp]
  47e360:	mov	x29, sp
  47e364:	stp	x19, x20, [sp, #48]
  47e368:	mov	x19, x0
  47e36c:	mov	x20, x2
  47e370:	stp	x21, x22, [sp, #64]
  47e374:	add	x22, sp, #0xd0
  47e378:	mov	x21, x1
  47e37c:	stp	x0, x1, [sp, #16]
  47e380:	mov	x0, x22
  47e384:	add	x1, sp, #0x850
  47e388:	stp	x2, x3, [sp, #32]
  47e38c:	mov	x2, x30
  47e390:	stp	x23, x24, [sp, #80]
  47e394:	add	x23, sp, #0x490
  47e398:	stp	x25, x26, [sp, #96]
  47e39c:	stp	x27, x28, [sp, #112]
  47e3a0:	stp	d8, d9, [sp, #128]
  47e3a4:	stp	d10, d11, [sp, #144]
  47e3a8:	stp	d12, d13, [sp, #160]
  47e3ac:	stp	d14, d15, [sp, #176]
  47e3b0:	bl	47da78 <_obstack_memory_used@@Base+0xe514>
  47e3b4:	mov	x1, x22
  47e3b8:	mov	x2, #0x3c0                 	// #960
  47e3bc:	mov	x0, x23
  47e3c0:	bl	4022e0 <memcpy@plt>
  47e3c4:	stp	x21, x20, [x19, #16]
  47e3c8:	mov	x0, x19
  47e3cc:	mov	x1, x23
  47e3d0:	add	x2, sp, #0xc8
  47e3d4:	bl	47de60 <_obstack_memory_used@@Base+0xe8fc>
  47e3d8:	cmp	w0, #0x7
  47e3dc:	mov	x4, #0x0                   	// #0
  47e3e0:	b.eq	47e420 <_obstack_memory_used@@Base+0xeebc>  // b.none
  47e3e4:	ldp	x29, x30, [sp]
  47e3e8:	ldp	x0, x1, [sp, #16]
  47e3ec:	ldp	x2, x3, [sp, #32]
  47e3f0:	ldp	x19, x20, [sp, #48]
  47e3f4:	ldp	x21, x22, [sp, #64]
  47e3f8:	ldp	x23, x24, [sp, #80]
  47e3fc:	ldp	x25, x26, [sp, #96]
  47e400:	ldp	x27, x28, [sp, #112]
  47e404:	ldp	d8, d9, [sp, #128]
  47e408:	ldp	d10, d11, [sp, #144]
  47e40c:	ldp	d12, d13, [sp, #160]
  47e410:	ldp	d14, d15, [sp, #176]
  47e414:	add	sp, sp, #0x850
  47e418:	add	sp, sp, x4
  47e41c:	ret
  47e420:	mov	x1, x23
  47e424:	mov	x0, x22
  47e428:	bl	47ce50 <_obstack_memory_used@@Base+0xd8ec>
  47e42c:	mov	x4, x0
  47e430:	ldr	x2, [sp, #1040]
  47e434:	ldr	x1, [sp, #1960]
  47e438:	tbz	x2, #61, 47e44c <_obstack_memory_used@@Base+0xeee8>
  47e43c:	mov	x17, x1
  47e440:	ldr	x16, [sp, #992]
  47e444:	pacia1716
  47e448:	mov	x1, x17
  47e44c:	ldr	x0, [sp, #1952]
  47e450:	bl	47e1c8 <_obstack_memory_used@@Base+0xec64>
  47e454:	str	x1, [x29, #8]
  47e458:	b	47e3e4 <_obstack_memory_used@@Base+0xee80>
  47e45c:	nop
  47e460:	sub	sp, sp, #0x850
  47e464:	stp	x29, x30, [sp]
  47e468:	mov	x29, sp
  47e46c:	stp	x19, x20, [sp, #48]
  47e470:	mov	x19, x0
  47e474:	add	x20, sp, #0xd0
  47e478:	stp	x0, x1, [sp, #16]
  47e47c:	mov	x0, x20
  47e480:	add	x1, sp, #0x850
  47e484:	stp	x2, x3, [sp, #32]
  47e488:	mov	x2, x30
  47e48c:	stp	x21, x22, [sp, #64]
  47e490:	add	x21, sp, #0x490
  47e494:	stp	x23, x24, [sp, #80]
  47e498:	stp	x25, x26, [sp, #96]
  47e49c:	stp	x27, x28, [sp, #112]
  47e4a0:	stp	d8, d9, [sp, #128]
  47e4a4:	stp	d10, d11, [sp, #144]
  47e4a8:	stp	d12, d13, [sp, #160]
  47e4ac:	stp	d14, d15, [sp, #176]
  47e4b0:	bl	47da78 <_obstack_memory_used@@Base+0xe514>
  47e4b4:	mov	x1, x20
  47e4b8:	mov	x0, x21
  47e4bc:	mov	x2, #0x3c0                 	// #960
  47e4c0:	bl	4022e0 <memcpy@plt>
  47e4c4:	ldr	x0, [x19, #16]
  47e4c8:	cbnz	x0, 47e558 <_obstack_memory_used@@Base+0xeff4>
  47e4cc:	mov	x0, x19
  47e4d0:	add	x2, sp, #0xc8
  47e4d4:	mov	x1, x21
  47e4d8:	bl	47dd80 <_obstack_memory_used@@Base+0xe81c>
  47e4dc:	cmp	w0, #0x7
  47e4e0:	b.ne	47e56c <_obstack_memory_used@@Base+0xf008>  // b.any
  47e4e4:	mov	x1, x21
  47e4e8:	mov	x0, x20
  47e4ec:	bl	47ce50 <_obstack_memory_used@@Base+0xd8ec>
  47e4f0:	mov	x4, x0
  47e4f4:	ldr	x2, [sp, #1040]
  47e4f8:	ldr	x1, [sp, #1960]
  47e4fc:	tbz	x2, #61, 47e510 <_obstack_memory_used@@Base+0xefac>
  47e500:	mov	x17, x1
  47e504:	ldr	x16, [sp, #992]
  47e508:	pacia1716
  47e50c:	mov	x1, x17
  47e510:	ldr	x0, [sp, #1952]
  47e514:	bl	47e1c8 <_obstack_memory_used@@Base+0xec64>
  47e518:	str	x1, [x29, #8]
  47e51c:	ldp	x29, x30, [sp]
  47e520:	ldp	x0, x1, [sp, #16]
  47e524:	ldp	x2, x3, [sp, #32]
  47e528:	ldp	x19, x20, [sp, #48]
  47e52c:	ldp	x21, x22, [sp, #64]
  47e530:	ldp	x23, x24, [sp, #80]
  47e534:	ldp	x25, x26, [sp, #96]
  47e538:	ldp	x27, x28, [sp, #112]
  47e53c:	ldp	d8, d9, [sp, #128]
  47e540:	ldp	d10, d11, [sp, #144]
  47e544:	ldp	d12, d13, [sp, #160]
  47e548:	ldp	d14, d15, [sp, #176]
  47e54c:	add	sp, sp, #0x850
  47e550:	add	sp, sp, x4
  47e554:	ret
  47e558:	mov	x0, x19
  47e55c:	add	x2, sp, #0xc8
  47e560:	mov	x1, x21
  47e564:	bl	47de60 <_obstack_memory_used@@Base+0xe8fc>
  47e568:	b	47e4dc <_obstack_memory_used@@Base+0xef78>
  47e56c:	bl	402650 <abort@plt>
  47e570:	sub	sp, sp, #0x850
  47e574:	stp	x29, x30, [sp]
  47e578:	mov	x29, sp
  47e57c:	stp	x0, x1, [sp, #16]
  47e580:	ldr	x1, [x0, #16]
  47e584:	stp	x2, x3, [sp, #32]
  47e588:	stp	x19, x20, [sp, #48]
  47e58c:	mov	x19, x0
  47e590:	stp	x21, x22, [sp, #64]
  47e594:	stp	x23, x24, [sp, #80]
  47e598:	stp	x25, x26, [sp, #96]
  47e59c:	stp	x27, x28, [sp, #112]
  47e5a0:	stp	d8, d9, [sp, #128]
  47e5a4:	stp	d10, d11, [sp, #144]
  47e5a8:	stp	d12, d13, [sp, #160]
  47e5ac:	stp	d14, d15, [sp, #176]
  47e5b0:	cbnz	x1, 47e5f8 <_obstack_memory_used@@Base+0xf094>
  47e5b4:	bl	47e1d0 <_obstack_memory_used@@Base+0xec6c>
  47e5b8:	mov	x4, #0x0                   	// #0
  47e5bc:	ldp	x29, x30, [sp]
  47e5c0:	ldp	x0, x1, [sp, #16]
  47e5c4:	ldp	x2, x3, [sp, #32]
  47e5c8:	ldp	x19, x20, [sp, #48]
  47e5cc:	ldp	x21, x22, [sp, #64]
  47e5d0:	ldp	x23, x24, [sp, #80]
  47e5d4:	ldp	x25, x26, [sp, #96]
  47e5d8:	ldp	x27, x28, [sp, #112]
  47e5dc:	ldp	d8, d9, [sp, #128]
  47e5e0:	ldp	d10, d11, [sp, #144]
  47e5e4:	ldp	d12, d13, [sp, #160]
  47e5e8:	ldp	d14, d15, [sp, #176]
  47e5ec:	add	sp, sp, #0x850
  47e5f0:	add	sp, sp, x4
  47e5f4:	ret
  47e5f8:	add	x20, sp, #0xd0
  47e5fc:	mov	x2, x30
  47e600:	mov	x0, x20
  47e604:	add	x1, sp, #0x850
  47e608:	add	x21, sp, #0x490
  47e60c:	bl	47da78 <_obstack_memory_used@@Base+0xe514>
  47e610:	mov	x1, x20
  47e614:	mov	x2, #0x3c0                 	// #960
  47e618:	mov	x0, x21
  47e61c:	bl	4022e0 <memcpy@plt>
  47e620:	mov	x0, x19
  47e624:	mov	x1, x21
  47e628:	add	x2, sp, #0xc8
  47e62c:	bl	47de60 <_obstack_memory_used@@Base+0xe8fc>
  47e630:	cmp	w0, #0x7
  47e634:	b.ne	47e674 <_obstack_memory_used@@Base+0xf110>  // b.any
  47e638:	mov	x1, x21
  47e63c:	mov	x0, x20
  47e640:	bl	47ce50 <_obstack_memory_used@@Base+0xd8ec>
  47e644:	mov	x4, x0
  47e648:	ldr	x2, [sp, #1040]
  47e64c:	ldr	x1, [sp, #1960]
  47e650:	tbz	x2, #61, 47e664 <_obstack_memory_used@@Base+0xf100>
  47e654:	mov	x17, x1
  47e658:	ldr	x16, [sp, #992]
  47e65c:	pacia1716
  47e660:	mov	x1, x17
  47e664:	ldr	x0, [sp, #1952]
  47e668:	bl	47e1c8 <_obstack_memory_used@@Base+0xec64>
  47e66c:	str	x1, [x29, #8]
  47e670:	b	47e5bc <_obstack_memory_used@@Base+0xf058>
  47e674:	bl	402650 <abort@plt>
  47e678:	ldr	x2, [x0, #8]
  47e67c:	mov	x1, x0
  47e680:	cbz	x2, 47e690 <_obstack_memory_used@@Base+0xf12c>
  47e684:	mov	x16, x2
  47e688:	mov	w0, #0x1                   	// #1
  47e68c:	br	x16
  47e690:	ret
  47e694:	nop
  47e698:	sub	sp, sp, #0xae0
  47e69c:	mov	x2, x30
  47e6a0:	stp	x29, x30, [sp]
  47e6a4:	mov	x29, sp
  47e6a8:	stp	x19, x20, [sp, #16]
  47e6ac:	add	x20, sp, #0xa0
  47e6b0:	stp	x21, x22, [sp, #32]
  47e6b4:	mov	x22, x1
  47e6b8:	add	x21, sp, #0x460
  47e6bc:	add	x1, sp, #0xae0
  47e6c0:	stp	x23, x24, [sp, #48]
  47e6c4:	mov	x23, x0
  47e6c8:	mov	x0, x20
  47e6cc:	stp	x25, x26, [sp, #64]
  47e6d0:	stp	x27, x28, [sp, #80]
  47e6d4:	stp	d8, d9, [sp, #96]
  47e6d8:	stp	d10, d11, [sp, #112]
  47e6dc:	stp	d12, d13, [sp, #128]
  47e6e0:	stp	d14, d15, [sp, #144]
  47e6e4:	bl	47da78 <_obstack_memory_used@@Base+0xe514>
  47e6e8:	b	47e708 <_obstack_memory_used@@Base+0xf1a4>
  47e6ec:	blr	x23
  47e6f0:	cbnz	w0, 47e72c <_obstack_memory_used@@Base+0xf1c8>
  47e6f4:	cmp	w19, #0x5
  47e6f8:	b.eq	47e730 <_obstack_memory_used@@Base+0xf1cc>  // b.none
  47e6fc:	mov	x1, x21
  47e700:	mov	x0, x20
  47e704:	bl	47dcc8 <_obstack_memory_used@@Base+0xe764>
  47e708:	mov	x1, x21
  47e70c:	mov	x0, x20
  47e710:	bl	47c8f8 <_obstack_memory_used@@Base+0xd394>
  47e714:	mov	w19, w0
  47e718:	cmp	w0, #0x0
  47e71c:	mov	x1, x22
  47e720:	mov	x0, x20
  47e724:	ccmp	w19, #0x5, #0x4, ne  // ne = any
  47e728:	b.eq	47e6ec <_obstack_memory_used@@Base+0xf188>  // b.none
  47e72c:	mov	w19, #0x3                   	// #3
  47e730:	mov	w0, w19
  47e734:	ldp	x29, x30, [sp]
  47e738:	ldp	x19, x20, [sp, #16]
  47e73c:	ldp	x21, x22, [sp, #32]
  47e740:	ldp	x23, x24, [sp, #48]
  47e744:	ldp	x25, x26, [sp, #64]
  47e748:	ldp	x27, x28, [sp, #80]
  47e74c:	ldp	d8, d9, [sp, #96]
  47e750:	ldp	d10, d11, [sp, #112]
  47e754:	ldp	d12, d13, [sp, #128]
  47e758:	ldp	d14, d15, [sp, #144]
  47e75c:	add	sp, sp, #0xae0
  47e760:	ret
  47e764:	nop
  47e768:	ldr	x3, [x1, #8]
  47e76c:	mov	w4, #0x1                   	// #1
  47e770:	ldr	x1, [x2, #8]
  47e774:	cmp	x3, x1
  47e778:	csetm	w0, cc  // cc = lo, ul, last
  47e77c:	csel	w0, w0, w4, ls  // ls = plast
  47e780:	ret
  47e784:	nop
  47e788:	stp	x29, x30, [sp, #-112]!
  47e78c:	mov	x29, sp
  47e790:	stp	x21, x22, [sp, #32]
  47e794:	lsl	w21, w3, #1
  47e798:	stp	x25, x26, [sp, #64]
  47e79c:	add	w25, w21, #0x1
  47e7a0:	cmp	w25, w4
  47e7a4:	b.ge	47e87c <_obstack_memory_used@@Base+0xf318>  // b.tcont
  47e7a8:	mov	w22, w3
  47e7ac:	stp	x19, x20, [sp, #16]
  47e7b0:	mov	x20, x2
  47e7b4:	stp	x23, x24, [sp, #48]
  47e7b8:	mov	w23, w4
  47e7bc:	mov	x24, x1
  47e7c0:	stp	x27, x28, [sp, #80]
  47e7c4:	mov	x27, x0
  47e7c8:	b	47e820 <_obstack_memory_used@@Base+0xf2bc>
  47e7cc:	ldr	x2, [x20, x26]
  47e7d0:	blr	x24
  47e7d4:	ldr	x3, [sp, #104]
  47e7d8:	tbnz	w0, #31, 47e88c <_obstack_memory_used@@Base+0xf328>
  47e7dc:	ldr	x1, [x20, x28, lsl #3]
  47e7e0:	mov	w21, w25
  47e7e4:	sxtw	x26, w22
  47e7e8:	mov	x2, x1
  47e7ec:	mov	w22, w21
  47e7f0:	mov	x0, x27
  47e7f4:	lsl	w21, w21, #1
  47e7f8:	ldr	x1, [x20, x26, lsl #3]
  47e7fc:	blr	x24
  47e800:	tbz	w0, #31, 47e870 <_obstack_memory_used@@Base+0xf30c>
  47e804:	ldr	x1, [x19]
  47e808:	add	w25, w21, #0x1
  47e80c:	ldr	x0, [x20, x26, lsl #3]
  47e810:	str	x1, [x20, x26, lsl #3]
  47e814:	str	x0, [x19]
  47e818:	cmp	w23, w25
  47e81c:	b.le	47e870 <_obstack_memory_used@@Base+0xf30c>
  47e820:	sbfiz	x19, x25, #3, #32
  47e824:	sxtw	x28, w25
  47e828:	add	x26, x19, #0x8
  47e82c:	add	w21, w25, #0x1
  47e830:	add	x3, x20, x26
  47e834:	str	x3, [sp, #104]
  47e838:	cmp	w21, w23
  47e83c:	add	x19, x20, x19
  47e840:	mov	x0, x27
  47e844:	ldr	x1, [x20, x28, lsl #3]
  47e848:	b.lt	47e7cc <_obstack_memory_used@@Base+0xf268>  // b.tstop
  47e84c:	sxtw	x26, w22
  47e850:	mov	x2, x1
  47e854:	mov	w21, w25
  47e858:	mov	x0, x27
  47e85c:	mov	w22, w21
  47e860:	ldr	x1, [x20, x26, lsl #3]
  47e864:	lsl	w21, w21, #1
  47e868:	blr	x24
  47e86c:	tbnz	w0, #31, 47e804 <_obstack_memory_used@@Base+0xf2a0>
  47e870:	ldp	x19, x20, [sp, #16]
  47e874:	ldp	x23, x24, [sp, #48]
  47e878:	ldp	x27, x28, [sp, #80]
  47e87c:	ldp	x21, x22, [sp, #32]
  47e880:	ldp	x25, x26, [sp, #64]
  47e884:	ldp	x29, x30, [sp], #112
  47e888:	ret
  47e88c:	mov	x19, x3
  47e890:	ldr	x1, [x20, x26]
  47e894:	b	47e7e4 <_obstack_memory_used@@Base+0xf280>
  47e898:	stp	x29, x30, [sp, #-80]!
  47e89c:	mov	x29, sp
  47e8a0:	stp	x19, x20, [sp, #16]
  47e8a4:	ldr	x19, [x2, #8]
  47e8a8:	stp	x21, x22, [sp, #32]
  47e8ac:	mov	x22, x2
  47e8b0:	stp	x23, x24, [sp, #48]
  47e8b4:	add	x21, x2, #0x10
  47e8b8:	lsr	x20, x19, #1
  47e8bc:	mov	x23, x0
  47e8c0:	mov	x24, x1
  47e8c4:	subs	w20, w20, #0x1
  47e8c8:	b.mi	47e900 <_obstack_memory_used@@Base+0xf39c>  // b.first
  47e8cc:	str	x25, [sp, #64]
  47e8d0:	mov	w25, w19
  47e8d4:	nop
  47e8d8:	mov	w3, w20
  47e8dc:	mov	w4, w25
  47e8e0:	mov	x2, x21
  47e8e4:	sub	w20, w20, #0x1
  47e8e8:	mov	x1, x24
  47e8ec:	mov	x0, x23
  47e8f0:	bl	47e788 <_obstack_memory_used@@Base+0xf224>
  47e8f4:	cmn	w20, #0x1
  47e8f8:	b.ne	47e8d8 <_obstack_memory_used@@Base+0xf374>  // b.any
  47e8fc:	ldr	x25, [sp, #64]
  47e900:	sub	w19, w19, #0x1
  47e904:	cmp	w19, #0x0
  47e908:	sxtw	x19, w19
  47e90c:	b.le	47e944 <_obstack_memory_used@@Base+0xf3e0>
  47e910:	ldr	x1, [x21, x19, lsl #3]
  47e914:	mov	w4, w19
  47e918:	ldr	x0, [x22, #16]
  47e91c:	str	x1, [x22, #16]
  47e920:	str	x0, [x21, x19, lsl #3]
  47e924:	mov	x2, x21
  47e928:	sub	x19, x19, #0x1
  47e92c:	mov	x1, x24
  47e930:	mov	x0, x23
  47e934:	mov	w3, #0x0                   	// #0
  47e938:	bl	47e788 <_obstack_memory_used@@Base+0xf224>
  47e93c:	cmp	w19, #0x0
  47e940:	b.gt	47e910 <_obstack_memory_used@@Base+0xf3ac>
  47e944:	ldp	x19, x20, [sp, #16]
  47e948:	ldp	x21, x22, [sp, #32]
  47e94c:	ldp	x23, x24, [sp, #48]
  47e950:	ldp	x29, x30, [sp], #80
  47e954:	ret
  47e958:	and	w0, w0, #0xff
  47e95c:	cmp	w0, #0xff
  47e960:	b.eq	47e9b0 <_obstack_memory_used@@Base+0xf44c>  // b.none
  47e964:	and	w1, w0, #0x7
  47e968:	cmp	w1, #0x2
  47e96c:	b.eq	47e9a8 <_obstack_memory_used@@Base+0xf444>  // b.none
  47e970:	b.ls	47e99c <_obstack_memory_used@@Base+0xf438>  // b.plast
  47e974:	cmp	w1, #0x3
  47e978:	mov	w0, #0x4                   	// #4
  47e97c:	b.ne	47e984 <_obstack_memory_used@@Base+0xf420>  // b.any
  47e980:	ret
  47e984:	cmp	w1, w0
  47e988:	mov	w0, #0x8                   	// #8
  47e98c:	b.eq	47e980 <_obstack_memory_used@@Base+0xf41c>  // b.none
  47e990:	stp	x29, x30, [sp, #-16]!
  47e994:	mov	x29, sp
  47e998:	bl	402650 <abort@plt>
  47e99c:	mov	w0, #0x8                   	// #8
  47e9a0:	cbnz	w1, 47e990 <_obstack_memory_used@@Base+0xf42c>
  47e9a4:	ret
  47e9a8:	mov	w0, w1
  47e9ac:	ret
  47e9b0:	mov	w0, #0x0                   	// #0
  47e9b4:	ret
  47e9b8:	and	w5, w0, #0xff
  47e9bc:	cmp	w5, #0x50
  47e9c0:	b.eq	47ead8 <_obstack_memory_used@@Base+0xf574>  // b.none
  47e9c4:	and	w4, w5, #0xf
  47e9c8:	cmp	w4, #0x4
  47e9cc:	b.eq	47e9e8 <_obstack_memory_used@@Base+0xf484>  // b.none
  47e9d0:	b.ls	47e9fc <_obstack_memory_used@@Base+0xf498>  // b.plast
  47e9d4:	cmp	w4, #0xb
  47e9d8:	b.eq	47eafc <_obstack_memory_used@@Base+0xf598>  // b.none
  47e9dc:	b.ls	47ea58 <_obstack_memory_used@@Base+0xf4f4>  // b.plast
  47e9e0:	cmp	w4, #0xc
  47e9e4:	b.ne	47eb0c <_obstack_memory_used@@Base+0xf5a8>  // b.any
  47e9e8:	mov	x0, x2
  47e9ec:	ldr	x4, [x0], #8
  47e9f0:	cbnz	x4, 47eab8 <_obstack_memory_used@@Base+0xf554>
  47e9f4:	str	x4, [x3]
  47e9f8:	ret
  47e9fc:	cmp	w4, #0x2
  47ea00:	b.eq	47eaec <_obstack_memory_used@@Base+0xf588>  // b.none
  47ea04:	b.ls	47ea20 <_obstack_memory_used@@Base+0xf4bc>  // b.plast
  47ea08:	cmp	w4, #0x3
  47ea0c:	b.ne	47eb0c <_obstack_memory_used@@Base+0xf5a8>  // b.any
  47ea10:	mov	x0, x2
  47ea14:	ldr	w4, [x0], #4
  47ea18:	cbz	x4, 47e9f4 <_obstack_memory_used@@Base+0xf490>
  47ea1c:	b	47eab8 <_obstack_memory_used@@Base+0xf554>
  47ea20:	cbz	w4, 47e9e8 <_obstack_memory_used@@Base+0xf484>
  47ea24:	cmp	w4, #0x1
  47ea28:	b.ne	47eb0c <_obstack_memory_used@@Base+0xf5a8>  // b.any
  47ea2c:	mov	x0, x2
  47ea30:	mov	x4, #0x0                   	// #0
  47ea34:	mov	w7, #0x0                   	// #0
  47ea38:	ldrb	w8, [x0], #1
  47ea3c:	and	x6, x8, #0x7f
  47ea40:	lsl	x6, x6, x7
  47ea44:	add	w7, w7, #0x7
  47ea48:	orr	x4, x4, x6
  47ea4c:	tbnz	w8, #7, 47ea38 <_obstack_memory_used@@Base+0xf4d4>
  47ea50:	cbz	x4, 47e9f4 <_obstack_memory_used@@Base+0xf490>
  47ea54:	b	47eab8 <_obstack_memory_used@@Base+0xf554>
  47ea58:	cmp	w4, #0x9
  47ea5c:	b.eq	47ea78 <_obstack_memory_used@@Base+0xf514>  // b.none
  47ea60:	cmp	w4, #0xa
  47ea64:	b.ne	47eb0c <_obstack_memory_used@@Base+0xf5a8>  // b.any
  47ea68:	mov	x0, x2
  47ea6c:	ldrsh	x4, [x0], #2
  47ea70:	cbz	x4, 47e9f4 <_obstack_memory_used@@Base+0xf490>
  47ea74:	b	47eab8 <_obstack_memory_used@@Base+0xf554>
  47ea78:	mov	x0, x2
  47ea7c:	mov	x4, #0x0                   	// #0
  47ea80:	mov	w7, #0x0                   	// #0
  47ea84:	ldrb	w8, [x0], #1
  47ea88:	and	x6, x8, #0x7f
  47ea8c:	lsl	x6, x6, x7
  47ea90:	add	w7, w7, #0x7
  47ea94:	orr	x4, x4, x6
  47ea98:	tbnz	w8, #7, 47ea84 <_obstack_memory_used@@Base+0xf520>
  47ea9c:	cmp	w7, #0x3f
  47eaa0:	b.hi	47e9f0 <_obstack_memory_used@@Base+0xf48c>  // b.pmore
  47eaa4:	tbz	w8, #6, 47e9f0 <_obstack_memory_used@@Base+0xf48c>
  47eaa8:	mov	x6, #0xffffffffffffffff    	// #-1
  47eaac:	lsl	x7, x6, x7
  47eab0:	orr	x4, x4, x7
  47eab4:	nop
  47eab8:	and	w6, w5, #0x70
  47eabc:	cmp	w6, #0x10
  47eac0:	csel	x1, x2, x1, eq  // eq = none
  47eac4:	add	x4, x4, x1
  47eac8:	tbz	w5, #7, 47e9f4 <_obstack_memory_used@@Base+0xf490>
  47eacc:	ldr	x4, [x4]
  47ead0:	str	x4, [x3]
  47ead4:	ret
  47ead8:	add	x0, x2, #0x7
  47eadc:	and	x0, x0, #0xfffffffffffffff8
  47eae0:	ldr	x4, [x0], #8
  47eae4:	str	x4, [x3]
  47eae8:	ret
  47eaec:	mov	x0, x2
  47eaf0:	ldrh	w4, [x0], #2
  47eaf4:	cbz	x4, 47e9f4 <_obstack_memory_used@@Base+0xf490>
  47eaf8:	b	47eab8 <_obstack_memory_used@@Base+0xf554>
  47eafc:	mov	x0, x2
  47eb00:	ldrsw	x4, [x0], #4
  47eb04:	cbz	x4, 47e9f4 <_obstack_memory_used@@Base+0xf490>
  47eb08:	b	47eab8 <_obstack_memory_used@@Base+0xf554>
  47eb0c:	stp	x29, x30, [sp, #-16]!
  47eb10:	mov	x29, sp
  47eb14:	bl	402650 <abort@plt>
  47eb18:	stp	x29, x30, [sp, #-48]!
  47eb1c:	mov	x29, sp
  47eb20:	stp	x19, x20, [sp, #16]
  47eb24:	mov	x20, x0
  47eb28:	add	x19, x0, #0x9
  47eb2c:	mov	x0, x19
  47eb30:	bl	402330 <strlen@plt>
  47eb34:	ldrb	w3, [x20, #8]
  47eb38:	add	x0, x0, #0x1
  47eb3c:	add	x2, x19, x0
  47eb40:	cmp	w3, #0x3
  47eb44:	b.hi	47ec10 <_obstack_memory_used@@Base+0xf6ac>  // b.pmore
  47eb48:	ldrb	w0, [x20, #9]
  47eb4c:	cmp	w0, #0x7a
  47eb50:	b.eq	47eb64 <_obstack_memory_used@@Base+0xf600>  // b.none
  47eb54:	mov	w0, #0x0                   	// #0
  47eb58:	ldp	x19, x20, [sp, #16]
  47eb5c:	ldp	x29, x30, [sp], #48
  47eb60:	ret
  47eb64:	ldrsb	w1, [x2], #1
  47eb68:	tbnz	w1, #31, 47eb64 <_obstack_memory_used@@Base+0xf600>
  47eb6c:	nop
  47eb70:	mov	x0, x2
  47eb74:	ldrsb	w1, [x2], #1
  47eb78:	tbnz	w1, #31, 47eb70 <_obstack_memory_used@@Base+0xf60c>
  47eb7c:	cmp	w3, #0x1
  47eb80:	b.eq	47ec08 <_obstack_memory_used@@Base+0xf6a4>  // b.none
  47eb84:	nop
  47eb88:	ldrsb	w0, [x2], #1
  47eb8c:	tbnz	w0, #31, 47eb88 <_obstack_memory_used@@Base+0xf624>
  47eb90:	add	x19, x20, #0xa
  47eb94:	nop
  47eb98:	ldrsb	w1, [x2], #1
  47eb9c:	tbnz	w1, #31, 47eb98 <_obstack_memory_used@@Base+0xf634>
  47eba0:	ldrb	w0, [x20, #10]
  47eba4:	add	x20, sp, #0x28
  47eba8:	cmp	w0, #0x52
  47ebac:	b.ne	47ebcc <_obstack_memory_used@@Base+0xf668>  // b.any
  47ebb0:	b	47ebf8 <_obstack_memory_used@@Base+0xf694>
  47ebb4:	add	x2, x2, #0x1
  47ebb8:	cmp	w0, #0x4c
  47ebbc:	b.ne	47eb54 <_obstack_memory_used@@Base+0xf5f0>  // b.any
  47ebc0:	ldrb	w0, [x19, #1]!
  47ebc4:	cmp	w0, #0x52
  47ebc8:	b.eq	47ebf8 <_obstack_memory_used@@Base+0xf694>  // b.none
  47ebcc:	cmp	w0, #0x50
  47ebd0:	b.ne	47ebb4 <_obstack_memory_used@@Base+0xf650>  // b.any
  47ebd4:	ldrb	w0, [x2], #1
  47ebd8:	mov	x3, x20
  47ebdc:	mov	x1, #0x0                   	// #0
  47ebe0:	and	w0, w0, #0x7f
  47ebe4:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47ebe8:	mov	x2, x0
  47ebec:	ldrb	w0, [x19, #1]!
  47ebf0:	cmp	w0, #0x52
  47ebf4:	b.ne	47ebcc <_obstack_memory_used@@Base+0xf668>  // b.any
  47ebf8:	ldrb	w0, [x2]
  47ebfc:	ldp	x19, x20, [sp, #16]
  47ec00:	ldp	x29, x30, [sp], #48
  47ec04:	ret
  47ec08:	add	x2, x0, #0x2
  47ec0c:	b	47eb90 <_obstack_memory_used@@Base+0xf62c>
  47ec10:	ldrb	w1, [x19, x0]
  47ec14:	mov	w0, #0xff                  	// #255
  47ec18:	cmp	w1, #0x8
  47ec1c:	b.ne	47eb58 <_obstack_memory_used@@Base+0xf5f4>  // b.any
  47ec20:	ldrb	w1, [x2, #1]
  47ec24:	cbnz	w1, 47eb58 <_obstack_memory_used@@Base+0xf5f4>
  47ec28:	add	x2, x2, #0x2
  47ec2c:	b	47eb48 <_obstack_memory_used@@Base+0xf5e4>
  47ec30:	and	w0, w0, #0xff
  47ec34:	cmp	w0, #0xff
  47ec38:	b.eq	47ec70 <_obstack_memory_used@@Base+0xf70c>  // b.none
  47ec3c:	and	w3, w0, #0x70
  47ec40:	cmp	w3, #0x20
  47ec44:	b.eq	47ec88 <_obstack_memory_used@@Base+0xf724>  // b.none
  47ec48:	b.ls	47ec5c <_obstack_memory_used@@Base+0xf6f8>  // b.plast
  47ec4c:	cmp	w3, #0x30
  47ec50:	b.ne	47ec78 <_obstack_memory_used@@Base+0xf714>  // b.any
  47ec54:	ldr	x0, [x2]
  47ec58:	ret
  47ec5c:	tst	w0, #0x60
  47ec60:	b.eq	47ec70 <_obstack_memory_used@@Base+0xf70c>  // b.none
  47ec64:	stp	x29, x30, [sp, #-16]!
  47ec68:	mov	x29, sp
  47ec6c:	bl	402650 <abort@plt>
  47ec70:	mov	x0, #0x0                   	// #0
  47ec74:	ret
  47ec78:	cmp	w3, #0x50
  47ec7c:	mov	x0, #0x0                   	// #0
  47ec80:	b.ne	47ec64 <_obstack_memory_used@@Base+0xf700>  // b.any
  47ec84:	ret
  47ec88:	ldr	x0, [x1]
  47ec8c:	ret
  47ec90:	stp	x29, x30, [sp, #-64]!
  47ec94:	mov	x29, sp
  47ec98:	stp	x21, x22, [sp, #32]
  47ec9c:	mov	x22, x2
  47eca0:	ldrh	w21, [x0, #32]
  47eca4:	add	x2, x0, #0x10
  47eca8:	stp	x19, x20, [sp, #16]
  47ecac:	mov	x19, x0
  47ecb0:	ubfx	x21, x21, #3, #8
  47ecb4:	mov	x20, x1
  47ecb8:	add	x1, x0, #0x8
  47ecbc:	mov	w0, w21
  47ecc0:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47ecc4:	add	x2, x20, #0x8
  47ecc8:	mov	x20, x0
  47eccc:	mov	x1, x20
  47ecd0:	add	x3, sp, #0x30
  47ecd4:	mov	w0, w21
  47ecd8:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47ecdc:	ldrh	w0, [x19, #32]
  47ece0:	add	x2, x22, #0x8
  47ece4:	mov	x1, x20
  47ece8:	add	x3, sp, #0x38
  47ecec:	ubfx	x0, x0, #3, #8
  47ecf0:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47ecf4:	ldp	x2, x1, [sp, #48]
  47ecf8:	mov	w3, #0x1                   	// #1
  47ecfc:	ldp	x19, x20, [sp, #16]
  47ed00:	ldp	x21, x22, [sp, #32]
  47ed04:	cmp	x2, x1
  47ed08:	csetm	w0, cc  // cc = lo, ul, last
  47ed0c:	csel	w0, w0, w3, ls  // ls = plast
  47ed10:	ldp	x29, x30, [sp], #64
  47ed14:	ret
  47ed18:	stp	x29, x30, [sp, #-128]!
  47ed1c:	mov	x29, sp
  47ed20:	stp	x21, x22, [sp, #32]
  47ed24:	add	x22, x0, #0x8
  47ed28:	stp	x23, x24, [sp, #48]
  47ed2c:	add	x23, x0, #0x10
  47ed30:	stp	x25, x26, [sp, #64]
  47ed34:	mov	x26, x0
  47ed38:	ldrh	w0, [x0, #32]
  47ed3c:	stp	x19, x20, [sp, #16]
  47ed40:	mov	x19, x1
  47ed44:	mov	x20, x2
  47ed48:	ubfx	x24, x0, #3, #8
  47ed4c:	mov	x1, x22
  47ed50:	mov	x2, x23
  47ed54:	mov	x0, x24
  47ed58:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47ed5c:	ldr	w1, [x19]
  47ed60:	cbz	w1, 47edf4 <_obstack_memory_used@@Base+0xf890>
  47ed64:	stp	x27, x28, [sp, #80]
  47ed68:	add	x27, sp, #0x70
  47ed6c:	mov	x25, x0
  47ed70:	mov	x21, #0x0                   	// #0
  47ed74:	add	x0, sp, #0x78
  47ed78:	str	x0, [sp, #104]
  47ed7c:	nop
  47ed80:	ldr	w1, [x19, #4]
  47ed84:	cbz	w1, 47eddc <_obstack_memory_used@@Base+0xf878>
  47ed88:	ldrb	w0, [x26, #32]
  47ed8c:	tbz	w0, #2, 47edc0 <_obstack_memory_used@@Base+0xf85c>
  47ed90:	add	x28, x19, #0x4
  47ed94:	sub	x28, x28, w1, sxtw
  47ed98:	cmp	x28, x21
  47ed9c:	b.eq	47edc0 <_obstack_memory_used@@Base+0xf85c>  // b.none
  47eda0:	mov	x0, x28
  47eda4:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47eda8:	mov	x2, x23
  47edac:	mov	w24, w0
  47edb0:	mov	x1, x22
  47edb4:	mov	x21, x28
  47edb8:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47edbc:	mov	x25, x0
  47edc0:	cbnz	w24, 47ee10 <_obstack_memory_used@@Base+0xf8ac>
  47edc4:	ldp	x1, x0, [x19, #8]
  47edc8:	stp	x1, x0, [sp, #112]
  47edcc:	cbz	x1, 47eddc <_obstack_memory_used@@Base+0xf878>
  47edd0:	sub	x1, x20, x1
  47edd4:	cmp	x1, x0
  47edd8:	b.cc	47ee78 <_obstack_memory_used@@Base+0xf914>  // b.lo, b.ul, b.last
  47eddc:	ldr	w1, [x19]
  47ede0:	add	x1, x1, #0x4
  47ede4:	add	x19, x19, x1
  47ede8:	ldr	w1, [x19]
  47edec:	cbnz	w1, 47ed80 <_obstack_memory_used@@Base+0xf81c>
  47edf0:	ldp	x27, x28, [sp, #80]
  47edf4:	mov	x0, #0x0                   	// #0
  47edf8:	ldp	x19, x20, [sp, #16]
  47edfc:	ldp	x21, x22, [sp, #32]
  47ee00:	ldp	x23, x24, [sp, #48]
  47ee04:	ldp	x25, x26, [sp, #64]
  47ee08:	ldp	x29, x30, [sp], #128
  47ee0c:	ret
  47ee10:	and	w28, w24, #0xff
  47ee14:	mov	x3, x27
  47ee18:	add	x2, x19, #0x8
  47ee1c:	mov	x1, x25
  47ee20:	mov	w0, w28
  47ee24:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47ee28:	ldr	x3, [sp, #104]
  47ee2c:	mov	x2, x0
  47ee30:	mov	x1, #0x0                   	// #0
  47ee34:	and	w0, w28, #0xf
  47ee38:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47ee3c:	mov	w0, w28
  47ee40:	bl	47e958 <_obstack_memory_used@@Base+0xf3f4>
  47ee44:	lsl	w2, w0, #3
  47ee48:	cmp	w0, #0x8
  47ee4c:	mov	x0, #0x1                   	// #1
  47ee50:	ldr	x1, [sp, #112]
  47ee54:	lsl	x2, x0, x2
  47ee58:	sub	x2, x2, #0x1
  47ee5c:	csinv	x2, x2, xzr, cc  // cc = lo, ul, last
  47ee60:	tst	x1, x2
  47ee64:	b.eq	47eddc <_obstack_memory_used@@Base+0xf878>  // b.none
  47ee68:	ldr	x0, [sp, #120]
  47ee6c:	sub	x1, x20, x1
  47ee70:	cmp	x1, x0
  47ee74:	b.cs	47eddc <_obstack_memory_used@@Base+0xf878>  // b.hs, b.nlast
  47ee78:	mov	x0, x19
  47ee7c:	ldp	x19, x20, [sp, #16]
  47ee80:	ldp	x21, x22, [sp, #32]
  47ee84:	ldp	x23, x24, [sp, #48]
  47ee88:	ldp	x25, x26, [sp, #64]
  47ee8c:	ldp	x27, x28, [sp, #80]
  47ee90:	ldp	x29, x30, [sp], #128
  47ee94:	ret
  47ee98:	stp	x29, x30, [sp, #-80]!
  47ee9c:	add	x3, x1, #0x4
  47eea0:	mov	x29, sp
  47eea4:	stp	x21, x22, [sp, #32]
  47eea8:	mov	x21, x1
  47eeac:	ldrsw	x1, [x1, #4]
  47eeb0:	stp	x19, x20, [sp, #16]
  47eeb4:	mov	x20, x2
  47eeb8:	add	x19, x0, #0x10
  47eebc:	str	x23, [sp, #48]
  47eec0:	add	x23, x0, #0x8
  47eec4:	sub	x0, x3, x1
  47eec8:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47eecc:	and	w22, w0, #0xff
  47eed0:	mov	x2, x19
  47eed4:	mov	x1, x23
  47eed8:	mov	w0, w22
  47eedc:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47eee0:	mov	x1, x0
  47eee4:	add	x3, sp, #0x40
  47eee8:	add	x2, x21, #0x8
  47eeec:	mov	w0, w22
  47eef0:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47eef4:	add	x1, x20, #0x4
  47eef8:	ldrsw	x0, [x20, #4]
  47eefc:	sub	x0, x1, x0
  47ef00:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47ef04:	mov	x2, x19
  47ef08:	and	w19, w0, #0xff
  47ef0c:	mov	x1, x23
  47ef10:	mov	w0, w19
  47ef14:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47ef18:	mov	x1, x0
  47ef1c:	add	x2, x20, #0x8
  47ef20:	add	x3, sp, #0x48
  47ef24:	mov	w0, w19
  47ef28:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47ef2c:	ldp	x2, x1, [sp, #64]
  47ef30:	mov	w3, #0x1                   	// #1
  47ef34:	ldp	x19, x20, [sp, #16]
  47ef38:	ldp	x21, x22, [sp, #32]
  47ef3c:	cmp	x2, x1
  47ef40:	csetm	w0, cc  // cc = lo, ul, last
  47ef44:	csel	w0, w0, w3, ls  // ls = plast
  47ef48:	ldr	x23, [sp, #48]
  47ef4c:	ldp	x29, x30, [sp], #80
  47ef50:	ret
  47ef54:	nop
  47ef58:	stp	x29, x30, [sp, #-112]!
  47ef5c:	mov	x29, sp
  47ef60:	stp	x21, x22, [sp, #32]
  47ef64:	mov	x21, x0
  47ef68:	ldr	w0, [x1]
  47ef6c:	cbz	w0, 47f0d0 <_obstack_memory_used@@Base+0xfb6c>
  47ef70:	stp	x19, x20, [sp, #16]
  47ef74:	mov	x19, x1
  47ef78:	mov	w20, #0x0                   	// #0
  47ef7c:	stp	x25, x26, [sp, #64]
  47ef80:	add	x25, sp, #0x68
  47ef84:	add	x26, x21, #0x8
  47ef88:	stp	x27, x28, [sp, #80]
  47ef8c:	add	x27, x21, #0x10
  47ef90:	mov	x22, #0x0                   	// #0
  47ef94:	mov	x4, #0x0                   	// #0
  47ef98:	stp	x23, x24, [sp, #48]
  47ef9c:	mov	x23, #0x0                   	// #0
  47efa0:	ldr	w2, [x19, #4]
  47efa4:	cbz	w2, 47f06c <_obstack_memory_used@@Base+0xfb08>
  47efa8:	add	x28, x19, #0x4
  47efac:	and	w24, w20, #0xff
  47efb0:	sub	x28, x28, w2, sxtw
  47efb4:	cmp	x28, x4
  47efb8:	b.eq	47f010 <_obstack_memory_used@@Base+0xfaac>  // b.none
  47efbc:	mov	x0, x28
  47efc0:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47efc4:	mov	w20, w0
  47efc8:	cmp	w0, #0xff
  47efcc:	b.eq	47f0ac <_obstack_memory_used@@Base+0xfb48>  // b.none
  47efd0:	and	w24, w0, #0xff
  47efd4:	mov	x2, x27
  47efd8:	mov	w0, w24
  47efdc:	mov	x1, x26
  47efe0:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47efe4:	mov	x23, x0
  47efe8:	ldrh	w2, [x21, #32]
  47efec:	and	w0, w2, #0x7f8
  47eff0:	cmp	w0, #0x7f8
  47eff4:	b.eq	47f0a0 <_obstack_memory_used@@Base+0xfb3c>  // b.none
  47eff8:	ubfx	x2, x2, #3, #8
  47effc:	cmp	w2, w20
  47f000:	b.eq	47f010 <_obstack_memory_used@@Base+0xfaac>  // b.none
  47f004:	ldrb	w0, [x21, #32]
  47f008:	orr	w0, w0, #0x4
  47f00c:	strb	w0, [x21, #32]
  47f010:	mov	x3, x25
  47f014:	add	x2, x19, #0x8
  47f018:	mov	x1, x23
  47f01c:	mov	w0, w24
  47f020:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f024:	mov	w0, w24
  47f028:	bl	47e958 <_obstack_memory_used@@Base+0xf3f4>
  47f02c:	lsl	w2, w0, #3
  47f030:	cmp	w0, #0x8
  47f034:	mov	x0, #0x1                   	// #1
  47f038:	ldr	x3, [sp, #104]
  47f03c:	lsl	x2, x0, x2
  47f040:	sub	x2, x2, #0x1
  47f044:	mov	x4, x28
  47f048:	csinv	x2, x2, xzr, cc  // cc = lo, ul, last
  47f04c:	tst	x3, x2
  47f050:	b.eq	47f06c <_obstack_memory_used@@Base+0xfb08>  // b.none
  47f054:	ldr	x0, [x21]
  47f058:	add	x22, x22, #0x1
  47f05c:	cmp	x0, x3
  47f060:	b.ls	47f068 <_obstack_memory_used@@Base+0xfb04>  // b.plast
  47f064:	str	x3, [x21]
  47f068:	mov	x4, x28
  47f06c:	ldr	w2, [x19]
  47f070:	add	x2, x2, #0x4
  47f074:	add	x19, x19, x2
  47f078:	ldr	w0, [x19]
  47f07c:	cbnz	w0, 47efa0 <_obstack_memory_used@@Base+0xfa3c>
  47f080:	ldp	x19, x20, [sp, #16]
  47f084:	ldp	x23, x24, [sp, #48]
  47f088:	ldp	x25, x26, [sp, #64]
  47f08c:	ldp	x27, x28, [sp, #80]
  47f090:	mov	x0, x22
  47f094:	ldp	x21, x22, [sp, #32]
  47f098:	ldp	x29, x30, [sp], #112
  47f09c:	ret
  47f0a0:	bfi	w2, w24, #3, #8
  47f0a4:	strh	w2, [x21, #32]
  47f0a8:	b	47f010 <_obstack_memory_used@@Base+0xfaac>
  47f0ac:	mov	x22, #0xffffffffffffffff    	// #-1
  47f0b0:	mov	x0, x22
  47f0b4:	ldp	x19, x20, [sp, #16]
  47f0b8:	ldp	x21, x22, [sp, #32]
  47f0bc:	ldp	x23, x24, [sp, #48]
  47f0c0:	ldp	x25, x26, [sp, #64]
  47f0c4:	ldp	x27, x28, [sp, #80]
  47f0c8:	ldp	x29, x30, [sp], #112
  47f0cc:	ret
  47f0d0:	mov	x22, #0x0                   	// #0
  47f0d4:	b	47f090 <_obstack_memory_used@@Base+0xfb2c>
  47f0d8:	stp	x29, x30, [sp, #-112]!
  47f0dc:	mov	x29, sp
  47f0e0:	stp	x21, x22, [sp, #32]
  47f0e4:	add	x21, x0, #0x8
  47f0e8:	add	x22, x0, #0x10
  47f0ec:	stp	x27, x28, [sp, #80]
  47f0f0:	mov	x28, x0
  47f0f4:	ldrh	w0, [x0, #32]
  47f0f8:	stp	x19, x20, [sp, #16]
  47f0fc:	mov	x19, x2
  47f100:	mov	x20, x1
  47f104:	stp	x25, x26, [sp, #64]
  47f108:	ubfx	x26, x0, #3, #8
  47f10c:	mov	x2, x22
  47f110:	mov	x1, x21
  47f114:	mov	x0, x26
  47f118:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f11c:	ldr	w2, [x19]
  47f120:	cbz	w2, 47f1b8 <_obstack_memory_used@@Base+0xfc54>
  47f124:	add	x25, sp, #0x68
  47f128:	stp	x23, x24, [sp, #48]
  47f12c:	mov	x24, x0
  47f130:	mov	x23, #0x0                   	// #0
  47f134:	nop
  47f138:	ldr	w2, [x19, #4]
  47f13c:	cbz	w2, 47f1a0 <_obstack_memory_used@@Base+0xfc3c>
  47f140:	ldrb	w0, [x28, #32]
  47f144:	tbz	w0, #2, 47f178 <_obstack_memory_used@@Base+0xfc14>
  47f148:	add	x27, x19, #0x4
  47f14c:	sub	x27, x27, w2, sxtw
  47f150:	cmp	x27, x23
  47f154:	b.eq	47f178 <_obstack_memory_used@@Base+0xfc14>  // b.none
  47f158:	mov	x0, x27
  47f15c:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47f160:	mov	x2, x22
  47f164:	mov	w26, w0
  47f168:	mov	x1, x21
  47f16c:	mov	x23, x27
  47f170:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f174:	mov	x24, x0
  47f178:	cbnz	w26, 47f1d0 <_obstack_memory_used@@Base+0xfc6c>
  47f17c:	ldr	x0, [x19, #8]
  47f180:	cbz	x0, 47f1a0 <_obstack_memory_used@@Base+0xfc3c>
  47f184:	ldr	x2, [x20]
  47f188:	cbz	x2, 47f1a0 <_obstack_memory_used@@Base+0xfc3c>
  47f18c:	ldr	x3, [x2, #8]
  47f190:	add	x0, x3, #0x2
  47f194:	add	x3, x3, #0x1
  47f198:	str	x3, [x2, #8]
  47f19c:	str	x19, [x2, x0, lsl #3]
  47f1a0:	ldr	w2, [x19]
  47f1a4:	add	x2, x2, #0x4
  47f1a8:	add	x19, x19, x2
  47f1ac:	ldr	w2, [x19]
  47f1b0:	cbnz	w2, 47f138 <_obstack_memory_used@@Base+0xfbd4>
  47f1b4:	ldp	x23, x24, [sp, #48]
  47f1b8:	ldp	x19, x20, [sp, #16]
  47f1bc:	ldp	x21, x22, [sp, #32]
  47f1c0:	ldp	x25, x26, [sp, #64]
  47f1c4:	ldp	x27, x28, [sp, #80]
  47f1c8:	ldp	x29, x30, [sp], #112
  47f1cc:	ret
  47f1d0:	mov	x3, x25
  47f1d4:	add	x2, x19, #0x8
  47f1d8:	mov	x1, x24
  47f1dc:	and	w27, w26, #0xff
  47f1e0:	mov	w0, w27
  47f1e4:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f1e8:	mov	w0, w27
  47f1ec:	bl	47e958 <_obstack_memory_used@@Base+0xf3f4>
  47f1f0:	lsl	w2, w0, #3
  47f1f4:	cmp	w0, #0x8
  47f1f8:	mov	x0, #0x1                   	// #1
  47f1fc:	ldr	x3, [sp, #104]
  47f200:	lsl	x2, x0, x2
  47f204:	sub	x2, x2, #0x1
  47f208:	csinv	x2, x2, xzr, cc  // cc = lo, ul, last
  47f20c:	tst	x2, x3
  47f210:	b.ne	47f184 <_obstack_memory_used@@Base+0xfc20>  // b.any
  47f214:	b	47f1a0 <_obstack_memory_used@@Base+0xfc3c>
  47f218:	stp	x29, x30, [sp, #-128]!
  47f21c:	cmp	x1, #0x2f
  47f220:	mov	x29, sp
  47f224:	stp	x19, x20, [sp, #16]
  47f228:	mov	x19, x2
  47f22c:	ldr	w2, [x2, #40]
  47f230:	ldr	x13, [x0]
  47f234:	ccmp	w2, #0x0, #0x4, hi  // hi = pmore
  47f238:	ldr	x3, [x0, #16]
  47f23c:	b.ne	47f37c <_obstack_memory_used@@Base+0xfe18>  // b.any
  47f240:	cmp	x1, #0x19
  47f244:	b.ls	47f354 <_obstack_memory_used@@Base+0xfdf0>  // b.plast
  47f248:	mov	x10, #0x0                   	// #0
  47f24c:	mov	x15, #0x0                   	// #0
  47f250:	ldrh	w4, [x0, #24]
  47f254:	cbz	w4, 47f36c <_obstack_memory_used@@Base+0xfe08>
  47f258:	mov	w0, #0x38                  	// #56
  47f25c:	mov	w7, #0xe550                	// #58704
  47f260:	mov	x11, #0x0                   	// #0
  47f264:	mov	x12, #0x0                   	// #0
  47f268:	umaddl	x4, w4, w0, x3
  47f26c:	mov	x8, #0x0                   	// #0
  47f270:	mov	x6, #0x0                   	// #0
  47f274:	mov	x9, #0x0                   	// #0
  47f278:	movk	w7, #0x6474, lsl #16
  47f27c:	mov	x14, #0x1                   	// #1
  47f280:	b	47f2a0 <_obstack_memory_used@@Base+0xfd3c>
  47f284:	cmp	w0, w7
  47f288:	b.eq	47f364 <_obstack_memory_used@@Base+0xfe00>  // b.none
  47f28c:	cmp	w0, #0x2
  47f290:	csel	x6, x6, x3, ne  // ne = any
  47f294:	add	x3, x3, #0x38
  47f298:	cmp	x4, x3
  47f29c:	b.eq	47f2e8 <_obstack_memory_used@@Base+0xfd84>  // b.none
  47f2a0:	ldr	w0, [x3]
  47f2a4:	cmp	w0, #0x1
  47f2a8:	b.ne	47f284 <_obstack_memory_used@@Base+0xfd20>  // b.any
  47f2ac:	ldr	x0, [x3, #16]
  47f2b0:	ldr	x5, [x19]
  47f2b4:	add	x0, x13, x0
  47f2b8:	cmp	x5, x0
  47f2bc:	b.cc	47f294 <_obstack_memory_used@@Base+0xfd30>  // b.lo, b.ul, b.last
  47f2c0:	ldr	x2, [x3, #40]
  47f2c4:	add	x3, x3, #0x38
  47f2c8:	add	x2, x0, x2
  47f2cc:	cmp	x5, x2
  47f2d0:	csel	x11, x11, x2, cs  // cs = hs, nlast
  47f2d4:	csel	x12, x12, x0, cs  // cs = hs, nlast
  47f2d8:	csel	x8, x8, x14, cs  // cs = hs, nlast
  47f2dc:	cmp	x4, x3
  47f2e0:	b.ne	47f2a0 <_obstack_memory_used@@Base+0xfd3c>  // b.any
  47f2e4:	nop
  47f2e8:	cbz	x8, 47f36c <_obstack_memory_used@@Base+0xfe08>
  47f2ec:	cmp	x1, #0x2f
  47f2f0:	b.ls	47f32c <_obstack_memory_used@@Base+0xfdc8>  // b.plast
  47f2f4:	adrp	x1, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47f2f8:	add	x1, x1, #0xc18
  47f2fc:	cmp	x10, #0x0
  47f300:	ccmp	x15, #0x0, #0x4, ne  // ne = any
  47f304:	ldr	x0, [x1, #8]
  47f308:	b.eq	47f320 <_obstack_memory_used@@Base+0xfdbc>  // b.none
  47f30c:	ldr	x2, [x10, #40]
  47f310:	str	x2, [x15, #40]
  47f314:	str	x0, [x10, #40]
  47f318:	mov	x0, x10
  47f31c:	str	x10, [x1, #8]
  47f320:	stp	x12, x11, [x0]
  47f324:	stp	x13, x9, [x0, #16]
  47f328:	str	x6, [x0, #32]
  47f32c:	cbz	x9, 47f36c <_obstack_memory_used@@Base+0xfe08>
  47f330:	ldr	x0, [x9, #16]
  47f334:	add	x20, x13, x0
  47f338:	ldrb	w0, [x13, x0]
  47f33c:	cmp	w0, #0x1
  47f340:	b.eq	47f3dc <_obstack_memory_used@@Base+0xfe78>  // b.none
  47f344:	mov	w0, #0x1                   	// #1
  47f348:	ldp	x19, x20, [sp, #16]
  47f34c:	ldp	x29, x30, [sp], #128
  47f350:	ret
  47f354:	mov	w0, #0xffffffff            	// #-1
  47f358:	ldp	x19, x20, [sp, #16]
  47f35c:	ldp	x29, x30, [sp], #128
  47f360:	ret
  47f364:	mov	x9, x3
  47f368:	b	47f294 <_obstack_memory_used@@Base+0xfd30>
  47f36c:	mov	w0, #0x0                   	// #0
  47f370:	ldp	x19, x20, [sp, #16]
  47f374:	ldp	x29, x30, [sp], #128
  47f378:	ret
  47f37c:	ldp	x6, x7, [x0, #32]
  47f380:	adrp	x4, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47f384:	adrp	x5, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47f388:	ldr	x2, [x4, #1952]
  47f38c:	cmp	x6, x2
  47f390:	b.eq	47f4b0 <_obstack_memory_used@@Base+0xff4c>  // b.none
  47f394:	add	x2, x5, #0xc18
  47f398:	str	x6, [x4, #1952]
  47f39c:	add	x4, x2, #0x40
  47f3a0:	add	x2, x2, #0x1c0
  47f3a4:	str	x7, [x5, #3096]
  47f3a8:	stp	xzr, xzr, [x4, #-48]
  47f3ac:	stur	x4, [x4, #-8]
  47f3b0:	add	x4, x4, #0x30
  47f3b4:	cmp	x2, x4
  47f3b8:	b.ne	47f3a8 <_obstack_memory_used@@Base+0xfe44>  // b.any
  47f3bc:	add	x5, x5, #0xc18
  47f3c0:	mov	x10, #0x0                   	// #0
  47f3c4:	add	x2, x5, #0x10
  47f3c8:	mov	x15, #0x0                   	// #0
  47f3cc:	str	xzr, [x5, #392]
  47f3d0:	str	x2, [x5, #8]
  47f3d4:	str	wzr, [x19, #40]
  47f3d8:	b	47f250 <_obstack_memory_used@@Base+0xfcec>
  47f3dc:	stp	x21, x22, [sp, #32]
  47f3e0:	add	x22, x19, #0x8
  47f3e4:	mov	x1, x22
  47f3e8:	stp	x23, x24, [sp, #48]
  47f3ec:	add	x23, x19, #0x10
  47f3f0:	mov	x2, x23
  47f3f4:	ldrb	w21, [x20, #1]
  47f3f8:	mov	w0, w21
  47f3fc:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f400:	add	x3, sp, #0x40
  47f404:	mov	x1, x0
  47f408:	add	x2, x20, #0x4
  47f40c:	mov	w0, w21
  47f410:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f414:	ldrb	w24, [x20, #2]
  47f418:	mov	x21, x0
  47f41c:	cmp	w24, #0xff
  47f420:	b.eq	47f430 <_obstack_memory_used@@Base+0xfecc>  // b.none
  47f424:	ldrb	w0, [x20, #3]
  47f428:	cmp	w0, #0x3b
  47f42c:	b.eq	47f510 <_obstack_memory_used@@Base+0xffac>  // b.none
  47f430:	ldr	x2, [x19]
  47f434:	mov	x3, #0x4                   	// #4
  47f438:	ldp	x5, x4, [x19, #8]
  47f43c:	add	x0, sp, #0x50
  47f440:	ldr	x1, [sp, #64]
  47f444:	stp	xzr, x5, [sp, #80]
  47f448:	stp	x4, x1, [sp, #96]
  47f44c:	str	x3, [sp, #112]
  47f450:	bl	47ed18 <_obstack_memory_used@@Base+0xf7b4>
  47f454:	str	x0, [x19, #32]
  47f458:	cbz	x0, 47f628 <_obstack_memory_used@@Base+0x100c4>
  47f45c:	ldrsw	x1, [x0, #4]
  47f460:	add	x0, x0, #0x4
  47f464:	sub	x0, x0, x1
  47f468:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47f46c:	and	w20, w0, #0xff
  47f470:	mov	x2, x23
  47f474:	mov	x1, x22
  47f478:	mov	w0, w20
  47f47c:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f480:	ldr	x2, [x19, #32]
  47f484:	mov	x1, x0
  47f488:	add	x3, sp, #0x48
  47f48c:	mov	w0, w20
  47f490:	add	x2, x2, #0x8
  47f494:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f498:	ldr	x1, [sp, #72]
  47f49c:	mov	w0, #0x1                   	// #1
  47f4a0:	ldp	x21, x22, [sp, #32]
  47f4a4:	ldp	x23, x24, [sp, #48]
  47f4a8:	str	x1, [x19, #24]
  47f4ac:	b	47f358 <_obstack_memory_used@@Base+0xfdf4>
  47f4b0:	ldr	x2, [x5, #3096]
  47f4b4:	add	x8, x5, #0xc18
  47f4b8:	cmp	x2, x7
  47f4bc:	b.ne	47f394 <_obstack_memory_used@@Base+0xfe30>  // b.any
  47f4c0:	ldr	x7, [x8, #8]
  47f4c4:	cbz	x7, 47f248 <_obstack_memory_used@@Base+0xfce4>
  47f4c8:	mov	x10, x7
  47f4cc:	mov	x15, #0x0                   	// #0
  47f4d0:	ldr	x6, [x19]
  47f4d4:	ldp	x2, x4, [x10]
  47f4d8:	cmp	x6, x2
  47f4dc:	b.cc	47f4e8 <_obstack_memory_used@@Base+0xff84>  // b.lo, b.ul, b.last
  47f4e0:	cmp	x6, x4
  47f4e4:	b.cc	47f640 <_obstack_memory_used@@Base+0x100dc>  // b.lo, b.ul, b.last
  47f4e8:	orr	x2, x2, x4
  47f4ec:	cbz	x2, 47f250 <_obstack_memory_used@@Base+0xfcec>
  47f4f0:	ldr	x2, [x10, #40]
  47f4f4:	cbz	x2, 47f250 <_obstack_memory_used@@Base+0xfcec>
  47f4f8:	mov	x15, x10
  47f4fc:	mov	x10, x2
  47f500:	ldp	x2, x4, [x10]
  47f504:	cmp	x6, x2
  47f508:	b.cc	47f4e8 <_obstack_memory_used@@Base+0xff84>  // b.lo, b.ul, b.last
  47f50c:	b	47f4e0 <_obstack_memory_used@@Base+0xff7c>
  47f510:	mov	x2, x23
  47f514:	mov	x1, x22
  47f518:	mov	w0, w24
  47f51c:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f520:	add	x3, sp, #0x48
  47f524:	mov	x1, x0
  47f528:	mov	x2, x21
  47f52c:	mov	w0, w24
  47f530:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f534:	ldr	x3, [sp, #72]
  47f538:	cbz	x3, 47f618 <_obstack_memory_used@@Base+0x100b4>
  47f53c:	ands	x5, x0, #0x3
  47f540:	ldr	x2, [x19]
  47f544:	b.ne	47f434 <_obstack_memory_used@@Base+0xfed0>  // b.any
  47f548:	ldrsw	x1, [x0]
  47f54c:	add	x1, x1, x20
  47f550:	cmp	x1, x2
  47f554:	b.hi	47f618 <_obstack_memory_used@@Base+0x100b4>  // b.pmore
  47f558:	sub	x3, x3, #0x1
  47f55c:	lsl	x1, x3, #3
  47f560:	add	x21, x0, x1
  47f564:	ldrsw	x1, [x0, x1]
  47f568:	add	x1, x1, x20
  47f56c:	cmp	x1, x2
  47f570:	b.ls	47f5b4 <_obstack_memory_used@@Base+0x10050>  // b.plast
  47f574:	cmp	x5, x3
  47f578:	b.cs	47f664 <_obstack_memory_used@@Base+0x10100>  // b.hs, b.nlast
  47f57c:	add	x1, x5, x3
  47f580:	lsr	x1, x1, #1
  47f584:	lsl	x4, x1, #3
  47f588:	add	x21, x0, x4
  47f58c:	ldrsw	x4, [x0, x4]
  47f590:	add	x4, x4, x20
  47f594:	cmp	x4, x2
  47f598:	b.hi	47f638 <_obstack_memory_used@@Base+0x100d4>  // b.pmore
  47f59c:	add	x5, x1, #0x1
  47f5a0:	lsl	x1, x5, #3
  47f5a4:	ldrsw	x1, [x0, x1]
  47f5a8:	add	x1, x1, x20
  47f5ac:	cmp	x1, x2
  47f5b0:	b.ls	47f574 <_obstack_memory_used@@Base+0x10010>  // b.plast
  47f5b4:	ldrsw	x22, [x21, #4]
  47f5b8:	add	x22, x22, x20
  47f5bc:	add	x1, x22, #0x4
  47f5c0:	ldrsw	x0, [x22, #4]
  47f5c4:	sub	x0, x1, x0
  47f5c8:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47f5cc:	and	w23, w0, #0xff
  47f5d0:	mov	w0, w23
  47f5d4:	bl	47e958 <_obstack_memory_used@@Base+0xf3f4>
  47f5d8:	mov	w2, w0
  47f5dc:	mov	x1, #0x0                   	// #0
  47f5e0:	add	x2, x2, #0x8
  47f5e4:	add	x3, sp, #0x50
  47f5e8:	add	x2, x22, x2
  47f5ec:	and	w0, w23, #0xf
  47f5f0:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f5f4:	ldrsw	x0, [x21]
  47f5f8:	ldr	x1, [sp, #80]
  47f5fc:	add	x20, x0, x20
  47f600:	ldr	x2, [x19]
  47f604:	add	x0, x20, x1
  47f608:	cmp	x2, x0
  47f60c:	b.cs	47f614 <_obstack_memory_used@@Base+0x100b0>  // b.hs, b.nlast
  47f610:	str	x22, [x19, #32]
  47f614:	str	x20, [x19, #24]
  47f618:	mov	w0, #0x1                   	// #1
  47f61c:	ldp	x21, x22, [sp, #32]
  47f620:	ldp	x23, x24, [sp, #48]
  47f624:	b	47f358 <_obstack_memory_used@@Base+0xfdf4>
  47f628:	mov	w0, #0x1                   	// #1
  47f62c:	ldp	x21, x22, [sp, #32]
  47f630:	ldp	x23, x24, [sp, #48]
  47f634:	b	47f348 <_obstack_memory_used@@Base+0xfde4>
  47f638:	mov	x3, x1
  47f63c:	b	47f574 <_obstack_memory_used@@Base+0x10010>
  47f640:	cmp	x10, x7
  47f644:	ldp	x13, x9, [x10, #16]
  47f648:	b.eq	47f32c <_obstack_memory_used@@Base+0xfdc8>  // b.none
  47f64c:	add	x5, x5, #0xc18
  47f650:	ldr	x0, [x10, #40]
  47f654:	str	x0, [x15, #40]
  47f658:	str	x10, [x5, #8]
  47f65c:	str	x7, [x10, #40]
  47f660:	b	47f32c <_obstack_memory_used@@Base+0xfdc8>
  47f664:	bl	402650 <abort@plt>
  47f668:	stp	x29, x30, [sp, #-160]!
  47f66c:	mov	x29, sp
  47f670:	stp	x19, x20, [sp, #16]
  47f674:	mov	x19, x1
  47f678:	ldrb	w1, [x0, #32]
  47f67c:	stp	x23, x24, [sp, #48]
  47f680:	mov	x24, x0
  47f684:	tbz	w1, #0, 47f6f0 <_obstack_memory_used@@Base+0x1018c>
  47f688:	stp	x27, x28, [sp, #80]
  47f68c:	ldr	x27, [x24, #24]
  47f690:	tbnz	w1, #2, 47f764 <_obstack_memory_used@@Base+0x10200>
  47f694:	ldrh	w0, [x24, #32]
  47f698:	tst	w0, #0x7f8
  47f69c:	b.ne	47f8c4 <_obstack_memory_used@@Base+0x10360>  // b.any
  47f6a0:	mov	x2, #0x0                   	// #0
  47f6a4:	ldr	x1, [x27, #8]
  47f6a8:	b	47f6cc <_obstack_memory_used@@Base+0x10168>
  47f6ac:	add	x0, x1, x2
  47f6b0:	lsr	x0, x0, #1
  47f6b4:	add	x3, x0, #0x2
  47f6b8:	ldr	x20, [x27, x3, lsl #3]
  47f6bc:	ldr	x3, [x20, #8]
  47f6c0:	cmp	x19, x3
  47f6c4:	b.cs	47f74c <_obstack_memory_used@@Base+0x101e8>  // b.hs, b.nlast
  47f6c8:	mov	x1, x0
  47f6cc:	cmp	x1, x2
  47f6d0:	b.hi	47f6ac <_obstack_memory_used@@Base+0x10148>  // b.pmore
  47f6d4:	ldp	x27, x28, [sp, #80]
  47f6d8:	mov	x20, #0x0                   	// #0
  47f6dc:	mov	x0, x20
  47f6e0:	ldp	x19, x20, [sp, #16]
  47f6e4:	ldp	x23, x24, [sp, #48]
  47f6e8:	ldp	x29, x30, [sp], #160
  47f6ec:	ret
  47f6f0:	stp	x25, x26, [sp, #64]
  47f6f4:	ldr	w25, [x0, #32]
  47f6f8:	stp	x21, x22, [sp, #32]
  47f6fc:	tst	x25, #0xfffff800
  47f700:	lsr	w25, w25, #11
  47f704:	b.ne	47f96c <_obstack_memory_used@@Base+0x10408>  // b.any
  47f708:	ldr	x20, [x0, #24]
  47f70c:	tbz	w1, #1, 47f81c <_obstack_memory_used@@Base+0x102b8>
  47f710:	ldr	x1, [x20]
  47f714:	cbnz	x1, 47f728 <_obstack_memory_used@@Base+0x101c4>
  47f718:	b	47f848 <_obstack_memory_used@@Base+0x102e4>
  47f71c:	ldr	x1, [x20, #8]!
  47f720:	add	x25, x25, x0
  47f724:	cbz	x1, 47f830 <_obstack_memory_used@@Base+0x102cc>
  47f728:	mov	x0, x24
  47f72c:	bl	47ef58 <_obstack_memory_used@@Base+0xf9f4>
  47f730:	cmn	x0, #0x1
  47f734:	b.ne	47f71c <_obstack_memory_used@@Base+0x101b8>  // b.any
  47f738:	adrp	x0, 493000 <_obstack_memory_used@@Base+0x23a9c>
  47f73c:	mov	x1, #0x7f8                 	// #2040
  47f740:	add	x0, x0, #0xc18
  47f744:	stp	x0, x1, [x24, #24]
  47f748:	b	47f848 <_obstack_memory_used@@Base+0x102e4>
  47f74c:	ldr	x2, [x20, #16]
  47f750:	add	x3, x3, x2
  47f754:	cmp	x19, x3
  47f758:	b.cc	47fc40 <_obstack_memory_used@@Base+0x106dc>  // b.lo, b.ul, b.last
  47f75c:	add	x2, x0, #0x1
  47f760:	b	47f6cc <_obstack_memory_used@@Base+0x10168>
  47f764:	ldr	x28, [x27, #8]
  47f768:	cbz	x28, 47f6d4 <_obstack_memory_used@@Base+0x10170>
  47f76c:	add	x0, x24, #0x8
  47f770:	add	x23, sp, #0x88
  47f774:	stp	x21, x22, [sp, #32]
  47f778:	add	x22, sp, #0x90
  47f77c:	stp	x25, x26, [sp, #64]
  47f780:	add	x26, x24, #0x10
  47f784:	mov	x25, #0x0                   	// #0
  47f788:	str	x0, [sp, #96]
  47f78c:	b	47f7ac <_obstack_memory_used@@Base+0x10248>
  47f790:	ldr	x1, [sp, #144]
  47f794:	add	x0, x0, x1
  47f798:	cmp	x0, x19
  47f79c:	b.hi	47fc38 <_obstack_memory_used@@Base+0x106d4>  // b.pmore
  47f7a0:	add	x25, x24, #0x1
  47f7a4:	cmp	x25, x28
  47f7a8:	b.cs	47f8b4 <_obstack_memory_used@@Base+0x10350>  // b.hs, b.nlast
  47f7ac:	add	x24, x25, x28
  47f7b0:	lsr	x24, x24, #1
  47f7b4:	add	x0, x24, #0x2
  47f7b8:	ldr	x20, [x27, x0, lsl #3]
  47f7bc:	add	x1, x20, #0x4
  47f7c0:	ldrsw	x0, [x20, #4]
  47f7c4:	sub	x0, x1, x0
  47f7c8:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  47f7cc:	ldr	x1, [sp, #96]
  47f7d0:	and	w21, w0, #0xff
  47f7d4:	mov	x2, x26
  47f7d8:	mov	w0, w21
  47f7dc:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f7e0:	mov	x1, x0
  47f7e4:	mov	x3, x23
  47f7e8:	add	x2, x20, #0x8
  47f7ec:	mov	w0, w21
  47f7f0:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f7f4:	mov	x3, x22
  47f7f8:	mov	x2, x0
  47f7fc:	mov	x1, #0x0                   	// #0
  47f800:	and	w0, w21, #0xf
  47f804:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f808:	ldr	x0, [sp, #136]
  47f80c:	cmp	x0, x19
  47f810:	b.ls	47f790 <_obstack_memory_used@@Base+0x1022c>  // b.plast
  47f814:	mov	x28, x24
  47f818:	b	47f7a4 <_obstack_memory_used@@Base+0x10240>
  47f81c:	mov	x1, x20
  47f820:	bl	47ef58 <_obstack_memory_used@@Base+0xf9f4>
  47f824:	mov	x25, x0
  47f828:	cmn	x0, #0x1
  47f82c:	b.eq	47f738 <_obstack_memory_used@@Base+0x101d4>  // b.none
  47f830:	ldr	w0, [x24, #32]
  47f834:	tst	x25, #0xffffffffffe00000
  47f838:	b.eq	47fc7c <_obstack_memory_used@@Base+0x10718>  // b.none
  47f83c:	and	w0, w0, #0x7ff
  47f840:	str	w0, [x24, #32]
  47f844:	cbnz	x25, 47f96c <_obstack_memory_used@@Base+0x10408>
  47f848:	ldr	x0, [x24]
  47f84c:	cmp	x0, x19
  47f850:	b.hi	47f8a8 <_obstack_memory_used@@Base+0x10344>  // b.pmore
  47f854:	ldrb	w1, [x24, #32]
  47f858:	ldr	x21, [x24, #24]
  47f85c:	tbnz	w1, #0, 47fcc0 <_obstack_memory_used@@Base+0x1075c>
  47f860:	tbz	w1, #1, 47fc18 <_obstack_memory_used@@Base+0x106b4>
  47f864:	ldr	x1, [x21]
  47f868:	cbnz	x1, 47f878 <_obstack_memory_used@@Base+0x10314>
  47f86c:	b	47f8a8 <_obstack_memory_used@@Base+0x10344>
  47f870:	ldr	x1, [x21, #8]!
  47f874:	cbz	x1, 47f8a8 <_obstack_memory_used@@Base+0x10344>
  47f878:	mov	x2, x19
  47f87c:	mov	x0, x24
  47f880:	bl	47ed18 <_obstack_memory_used@@Base+0xf7b4>
  47f884:	mov	x20, x0
  47f888:	cbz	x0, 47f870 <_obstack_memory_used@@Base+0x1030c>
  47f88c:	mov	x0, x20
  47f890:	ldp	x19, x20, [sp, #16]
  47f894:	ldp	x21, x22, [sp, #32]
  47f898:	ldp	x23, x24, [sp, #48]
  47f89c:	ldp	x25, x26, [sp, #64]
  47f8a0:	ldp	x29, x30, [sp], #160
  47f8a4:	ret
  47f8a8:	ldp	x21, x22, [sp, #32]
  47f8ac:	ldp	x25, x26, [sp, #64]
  47f8b0:	b	47f6d8 <_obstack_memory_used@@Base+0x10174>
  47f8b4:	ldp	x21, x22, [sp, #32]
  47f8b8:	ldp	x25, x26, [sp, #64]
  47f8bc:	ldp	x27, x28, [sp, #80]
  47f8c0:	b	47f6d8 <_obstack_memory_used@@Base+0x10174>
  47f8c4:	stp	x25, x26, [sp, #64]
  47f8c8:	ubfx	x25, x0, #3, #8
  47f8cc:	add	x2, x24, #0x10
  47f8d0:	add	x1, x24, #0x8
  47f8d4:	mov	x0, x25
  47f8d8:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  47f8dc:	mov	x24, x0
  47f8e0:	ldr	x28, [x27, #8]
  47f8e4:	cbz	x28, 47f8b8 <_obstack_memory_used@@Base+0x10354>
  47f8e8:	and	w0, w25, #0xf
  47f8ec:	add	x23, sp, #0x88
  47f8f0:	mov	x26, #0x0                   	// #0
  47f8f4:	stp	x21, x22, [sp, #32]
  47f8f8:	add	x22, sp, #0x90
  47f8fc:	str	w0, [sp, #96]
  47f900:	b	47f920 <_obstack_memory_used@@Base+0x103bc>
  47f904:	ldr	x1, [sp, #144]
  47f908:	add	x0, x0, x1
  47f90c:	cmp	x0, x19
  47f910:	b.hi	47fc38 <_obstack_memory_used@@Base+0x106d4>  // b.pmore
  47f914:	add	x26, x21, #0x1
  47f918:	cmp	x26, x28
  47f91c:	b.cs	47f8b4 <_obstack_memory_used@@Base+0x10350>  // b.hs, b.nlast
  47f920:	add	x21, x28, x26
  47f924:	mov	x3, x23
  47f928:	mov	x1, x24
  47f92c:	mov	w0, w25
  47f930:	lsr	x21, x21, #1
  47f934:	add	x2, x21, #0x2
  47f938:	ldr	x20, [x27, x2, lsl #3]
  47f93c:	add	x2, x20, #0x8
  47f940:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f944:	mov	x2, x0
  47f948:	ldrb	w0, [sp, #96]
  47f94c:	mov	x3, x22
  47f950:	mov	x1, #0x0                   	// #0
  47f954:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  47f958:	ldr	x0, [sp, #136]
  47f95c:	cmp	x0, x19
  47f960:	b.ls	47f904 <_obstack_memory_used@@Base+0x103a0>  // b.plast
  47f964:	mov	x28, x21
  47f968:	b	47f918 <_obstack_memory_used@@Base+0x103b4>
  47f96c:	add	x20, x25, #0x2
  47f970:	lsl	x20, x20, #3
  47f974:	mov	x0, x20
  47f978:	bl	4024b0 <malloc@plt>
  47f97c:	str	x0, [sp, #144]
  47f980:	mov	x1, x0
  47f984:	cbz	x0, 47f848 <_obstack_memory_used@@Base+0x102e4>
  47f988:	str	xzr, [x1, #8]
  47f98c:	mov	x0, x20
  47f990:	bl	4024b0 <malloc@plt>
  47f994:	str	x0, [sp, #152]
  47f998:	cbz	x0, 47f9a0 <_obstack_memory_used@@Base+0x1043c>
  47f99c:	str	xzr, [x0, #8]
  47f9a0:	ldrb	w0, [x24, #32]
  47f9a4:	ldr	x20, [x24, #24]
  47f9a8:	tbz	w0, #1, 47fc54 <_obstack_memory_used@@Base+0x106f0>
  47f9ac:	ldr	x2, [x20]
  47f9b0:	cbz	x2, 47fcb8 <_obstack_memory_used@@Base+0x10754>
  47f9b4:	add	x22, sp, #0x90
  47f9b8:	mov	x1, x22
  47f9bc:	mov	x0, x24
  47f9c0:	bl	47f0d8 <_obstack_memory_used@@Base+0xfb74>
  47f9c4:	ldr	x2, [x20, #8]!
  47f9c8:	cbnz	x2, 47f9b8 <_obstack_memory_used@@Base+0x10454>
  47f9cc:	ldr	x0, [sp, #144]
  47f9d0:	str	x0, [sp, #96]
  47f9d4:	str	x0, [sp, #120]
  47f9d8:	cbz	x0, 47f9e8 <_obstack_memory_used@@Base+0x10484>
  47f9dc:	ldr	x0, [x0, #8]
  47f9e0:	cmp	x0, x25
  47f9e4:	b.ne	47fcb8 <_obstack_memory_used@@Base+0x10754>  // b.any
  47f9e8:	ldrb	w0, [x24, #32]
  47f9ec:	tbnz	w0, #2, 47fc48 <_obstack_memory_used@@Base+0x106e4>
  47f9f0:	ldrh	w1, [x24, #32]
  47f9f4:	adrp	x0, 47e000 <_obstack_memory_used@@Base+0xea9c>
  47f9f8:	adrp	x20, 47e000 <_obstack_memory_used@@Base+0xea9c>
  47f9fc:	add	x0, x0, #0xc90
  47fa00:	tst	w1, #0x7f8
  47fa04:	add	x20, x20, #0x768
  47fa08:	csel	x20, x20, x0, eq  // eq = none
  47fa0c:	ldr	x22, [sp, #152]
  47fa10:	cbz	x22, 47fc68 <_obstack_memory_used@@Base+0x10704>
  47fa14:	ldr	x1, [sp, #96]
  47fa18:	stp	x27, x28, [sp, #80]
  47fa1c:	ldr	x0, [x1, #8]
  47fa20:	str	x0, [sp, #104]
  47fa24:	cbz	x0, 47fca8 <_obstack_memory_used@@Base+0x10744>
  47fa28:	adrp	x3, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47fa2c:	add	x3, x3, #0xc18
  47fa30:	add	x0, x0, #0x1
  47fa34:	add	x28, x1, #0x10
  47fa38:	add	x27, x3, #0x190
  47fa3c:	mov	x21, x28
  47fa40:	mov	x23, x27
  47fa44:	lsl	x0, x0, #3
  47fa48:	mov	x26, #0x10                  	// #16
  47fa4c:	str	x0, [sp, #112]
  47fa50:	ldr	x0, [sp, #112]
  47fa54:	str	x27, [x22, x26]
  47fa58:	cmp	x0, x26
  47fa5c:	b.eq	47fab8 <_obstack_memory_used@@Base+0x10554>  // b.none
  47fa60:	cmp	x21, x23
  47fa64:	mov	x27, x21
  47fa68:	b.ne	47fa88 <_obstack_memory_used@@Base+0x10524>  // b.any
  47fa6c:	b	47faa8 <_obstack_memory_used@@Base+0x10544>
  47fa70:	sub	x3, x27, x28
  47fa74:	add	x0, x22, x3
  47fa78:	ldr	x27, [x0, #16]
  47fa7c:	str	xzr, [x0, #16]
  47fa80:	cmp	x27, x23
  47fa84:	b.eq	47faa8 <_obstack_memory_used@@Base+0x10544>  // b.none
  47fa88:	ldr	x2, [x27]
  47fa8c:	mov	x0, x24
  47fa90:	ldr	x1, [x21, #8]
  47fa94:	blr	x20
  47fa98:	tbnz	w0, #31, 47fa70 <_obstack_memory_used@@Base+0x1050c>
  47fa9c:	add	x21, x21, #0x8
  47faa0:	add	x26, x26, #0x8
  47faa4:	b	47fa50 <_obstack_memory_used@@Base+0x104ec>
  47faa8:	mov	x27, x23
  47faac:	add	x21, x21, #0x8
  47fab0:	add	x26, x26, #0x8
  47fab4:	b	47fa50 <_obstack_memory_used@@Base+0x104ec>
  47fab8:	add	x6, x22, #0x10
  47fabc:	mov	x5, #0x0                   	// #0
  47fac0:	mov	x3, #0x0                   	// #0
  47fac4:	mov	x0, #0x0                   	// #0
  47fac8:	b	47faec <_obstack_memory_used@@Base+0x10588>
  47facc:	ldr	x4, [sp, #96]
  47fad0:	add	x1, x3, #0x2
  47fad4:	add	x3, x3, #0x1
  47fad8:	str	x2, [x4, x1, lsl #3]
  47fadc:	ldr	x1, [sp, #104]
  47fae0:	add	x0, x0, #0x1
  47fae4:	cmp	x1, x0
  47fae8:	b.eq	47fb08 <_obstack_memory_used@@Base+0x105a4>  // b.none
  47faec:	ldr	x1, [x6, x0, lsl #3]
  47faf0:	ldr	x2, [x28, x0, lsl #3]
  47faf4:	cbnz	x1, 47facc <_obstack_memory_used@@Base+0x10568>
  47faf8:	add	x1, x5, #0x2
  47fafc:	add	x5, x5, #0x1
  47fb00:	str	x2, [x22, x1, lsl #3]
  47fb04:	b	47fadc <_obstack_memory_used@@Base+0x10578>
  47fb08:	ldp	x0, x2, [sp, #144]
  47fb0c:	str	x0, [sp, #96]
  47fb10:	ldr	x0, [sp, #120]
  47fb14:	str	x3, [x0, #8]
  47fb18:	ldr	x0, [sp, #96]
  47fb1c:	str	x5, [x22, #8]
  47fb20:	ldr	x1, [x2, #8]
  47fb24:	ldr	x0, [x0, #8]
  47fb28:	add	x0, x0, x1
  47fb2c:	cmp	x0, x25
  47fb30:	b.ne	47fcbc <_obstack_memory_used@@Base+0x10758>  // b.any
  47fb34:	mov	x1, x20
  47fb38:	mov	x0, x24
  47fb3c:	bl	47e898 <_obstack_memory_used@@Base+0xf334>
  47fb40:	ldr	x25, [sp, #152]
  47fb44:	ldr	x22, [x25, #8]
  47fb48:	cbz	x22, 47fbec <_obstack_memory_used@@Base+0x10688>
  47fb4c:	ldr	x0, [sp, #144]
  47fb50:	str	x0, [sp, #96]
  47fb54:	add	x27, x0, #0x10
  47fb58:	ldr	x28, [x0, #8]
  47fb5c:	nop
  47fb60:	add	x0, x25, x22, lsl #3
  47fb64:	sub	x23, x22, #0x1
  47fb68:	ldr	x26, [x0, #8]
  47fb6c:	cbz	x28, 47fc88 <_obstack_memory_used@@Base+0x10724>
  47fb70:	add	x22, x22, x28
  47fb74:	mov	x21, x28
  47fb78:	sub	x22, x22, #0x1
  47fb7c:	b	47fb90 <_obstack_memory_used@@Base+0x1062c>
  47fb80:	ldr	x0, [x27, x21, lsl #3]
  47fb84:	str	x0, [x27, x22, lsl #3]
  47fb88:	sub	x22, x22, #0x1
  47fb8c:	cbz	x21, 47fbc8 <_obstack_memory_used@@Base+0x10664>
  47fb90:	mov	x28, x21
  47fb94:	sub	x21, x21, #0x1
  47fb98:	mov	x2, x26
  47fb9c:	mov	x0, x24
  47fba0:	ldr	x1, [x27, x21, lsl #3]
  47fba4:	blr	x20
  47fba8:	cmp	w0, #0x0
  47fbac:	b.gt	47fb80 <_obstack_memory_used@@Base+0x1061c>
  47fbb0:	ldr	x0, [sp, #96]
  47fbb4:	add	x22, x22, #0x2
  47fbb8:	str	x26, [x0, x22, lsl #3]
  47fbbc:	cbz	x23, 47fbd4 <_obstack_memory_used@@Base+0x10670>
  47fbc0:	mov	x22, x23
  47fbc4:	b	47fb60 <_obstack_memory_used@@Base+0x105fc>
  47fbc8:	mov	x22, x23
  47fbcc:	mov	x28, #0x0                   	// #0
  47fbd0:	b	47fbb0 <_obstack_memory_used@@Base+0x1064c>
  47fbd4:	ldr	x2, [sp, #96]
  47fbd8:	ldr	x1, [x25, #8]
  47fbdc:	ldr	x0, [x2, #8]
  47fbe0:	ldr	x25, [sp, #152]
  47fbe4:	add	x0, x0, x1
  47fbe8:	str	x0, [x2, #8]
  47fbec:	mov	x0, x25
  47fbf0:	bl	402730 <free@plt>
  47fbf4:	ldp	x27, x28, [sp, #80]
  47fbf8:	ldr	x1, [sp, #144]
  47fbfc:	ldrb	w0, [x24, #32]
  47fc00:	ldr	x2, [x24, #24]
  47fc04:	str	x2, [x1]
  47fc08:	orr	w0, w0, #0x1
  47fc0c:	str	x1, [x24, #24]
  47fc10:	strb	w0, [x24, #32]
  47fc14:	b	47f848 <_obstack_memory_used@@Base+0x102e4>
  47fc18:	mov	x1, x21
  47fc1c:	mov	x2, x19
  47fc20:	mov	x0, x24
  47fc24:	bl	47ed18 <_obstack_memory_used@@Base+0xf7b4>
  47fc28:	mov	x20, x0
  47fc2c:	ldp	x21, x22, [sp, #32]
  47fc30:	ldp	x25, x26, [sp, #64]
  47fc34:	b	47f6dc <_obstack_memory_used@@Base+0x10178>
  47fc38:	ldp	x21, x22, [sp, #32]
  47fc3c:	ldp	x25, x26, [sp, #64]
  47fc40:	ldp	x27, x28, [sp, #80]
  47fc44:	b	47f6dc <_obstack_memory_used@@Base+0x10178>
  47fc48:	adrp	x20, 47e000 <_obstack_memory_used@@Base+0xea9c>
  47fc4c:	add	x20, x20, #0xe98
  47fc50:	b	47fa0c <_obstack_memory_used@@Base+0x104a8>
  47fc54:	mov	x2, x20
  47fc58:	add	x1, sp, #0x90
  47fc5c:	mov	x0, x24
  47fc60:	bl	47f0d8 <_obstack_memory_used@@Base+0xfb74>
  47fc64:	b	47f9cc <_obstack_memory_used@@Base+0x10468>
  47fc68:	ldr	x2, [sp, #96]
  47fc6c:	mov	x1, x20
  47fc70:	mov	x0, x24
  47fc74:	bl	47e898 <_obstack_memory_used@@Base+0xf334>
  47fc78:	b	47fbf8 <_obstack_memory_used@@Base+0x10694>
  47fc7c:	bfi	w0, w25, #11, #21
  47fc80:	str	w0, [x24, #32]
  47fc84:	b	47f844 <_obstack_memory_used@@Base+0x102e0>
  47fc88:	ldr	x2, [sp, #96]
  47fc8c:	add	x1, x22, #0x1
  47fc90:	str	x26, [x2, x1, lsl #3]
  47fc94:	cbz	x23, 47fbd4 <_obstack_memory_used@@Base+0x10670>
  47fc98:	sub	x23, x22, #0x2
  47fc9c:	mov	x22, x23
  47fca0:	ldr	x26, [x0]
  47fca4:	b	47fbb0 <_obstack_memory_used@@Base+0x1064c>
  47fca8:	mov	x2, x22
  47fcac:	mov	x5, #0x0                   	// #0
  47fcb0:	mov	x3, #0x0                   	// #0
  47fcb4:	b	47fb10 <_obstack_memory_used@@Base+0x105ac>
  47fcb8:	stp	x27, x28, [sp, #80]
  47fcbc:	bl	402650 <abort@plt>
  47fcc0:	ldp	x21, x22, [sp, #32]
  47fcc4:	ldp	x25, x26, [sp, #64]
  47fcc8:	b	47f688 <_obstack_memory_used@@Base+0x10124>
  47fccc:	nop
  47fcd0:	stp	x29, x30, [sp, #-48]!
  47fcd4:	mov	x5, #0xffffffffffffffff    	// #-1
  47fcd8:	mov	x4, #0x7f8                 	// #2040
  47fcdc:	mov	x29, sp
  47fce0:	stp	x19, x20, [sp, #16]
  47fce4:	adrp	x20, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47fce8:	mov	x19, x1
  47fcec:	ldr	x1, [x20, #3880]
  47fcf0:	str	x21, [sp, #32]
  47fcf4:	stp	x5, x2, [x19]
  47fcf8:	adrp	x21, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47fcfc:	stp	x3, x0, [x19, #16]
  47fd00:	str	x4, [x19, #32]
  47fd04:	cbz	x1, 47fd14 <_obstack_memory_used@@Base+0x107b0>
  47fd08:	add	x0, x21, #0xc18
  47fd0c:	add	x0, x0, #0x198
  47fd10:	bl	402900 <pthread_mutex_lock@plt>
  47fd14:	add	x1, x21, #0xc18
  47fd18:	ldr	w0, [x1, #464]
  47fd1c:	ldr	x2, [x1, #456]
  47fd20:	str	x2, [x19, #40]
  47fd24:	str	x19, [x1, #456]
  47fd28:	cbz	w0, 47fd5c <_obstack_memory_used@@Base+0x107f8>
  47fd2c:	ldr	x20, [x20, #3880]
  47fd30:	cbz	x20, 47fd4c <_obstack_memory_used@@Base+0x107e8>
  47fd34:	add	x0, x21, #0xc18
  47fd38:	ldp	x19, x20, [sp, #16]
  47fd3c:	add	x0, x0, #0x198
  47fd40:	ldr	x21, [sp, #32]
  47fd44:	ldp	x29, x30, [sp], #48
  47fd48:	b	402920 <pthread_mutex_unlock@plt>
  47fd4c:	ldp	x19, x20, [sp, #16]
  47fd50:	ldr	x21, [sp, #32]
  47fd54:	ldp	x29, x30, [sp], #48
  47fd58:	ret
  47fd5c:	add	x1, x1, #0x1d0
  47fd60:	mov	w0, #0x1                   	// #1
  47fd64:	str	w0, [x1]
  47fd68:	b	47fd2c <_obstack_memory_used@@Base+0x107c8>
  47fd6c:	nop
  47fd70:	cbz	x0, 47fd80 <_obstack_memory_used@@Base+0x1081c>
  47fd74:	ldr	w4, [x0]
  47fd78:	cbz	w4, 47fd80 <_obstack_memory_used@@Base+0x1081c>
  47fd7c:	b	47fcd0 <_obstack_memory_used@@Base+0x1076c>
  47fd80:	ret
  47fd84:	nop
  47fd88:	cbz	x0, 47fda0 <_obstack_memory_used@@Base+0x1083c>
  47fd8c:	ldr	w2, [x0]
  47fd90:	cbz	w2, 47fda0 <_obstack_memory_used@@Base+0x1083c>
  47fd94:	mov	x3, #0x0                   	// #0
  47fd98:	mov	x2, #0x0                   	// #0
  47fd9c:	b	47fcd0 <_obstack_memory_used@@Base+0x1076c>
  47fda0:	ret
  47fda4:	nop
  47fda8:	stp	x29, x30, [sp, #-32]!
  47fdac:	mov	x29, sp
  47fdb0:	str	x19, [sp, #16]
  47fdb4:	mov	x19, x0
  47fdb8:	ldr	w0, [x0]
  47fdbc:	cbnz	w0, 47fdcc <_obstack_memory_used@@Base+0x10868>
  47fdc0:	ldr	x19, [sp, #16]
  47fdc4:	ldp	x29, x30, [sp], #32
  47fdc8:	ret
  47fdcc:	mov	x0, #0x30                  	// #48
  47fdd0:	bl	4024b0 <malloc@plt>
  47fdd4:	mov	x1, x0
  47fdd8:	mov	x0, x19
  47fddc:	ldr	x19, [sp, #16]
  47fde0:	mov	x3, #0x0                   	// #0
  47fde4:	ldp	x29, x30, [sp], #32
  47fde8:	mov	x2, #0x0                   	// #0
  47fdec:	b	47fcd0 <_obstack_memory_used@@Base+0x1076c>
  47fdf0:	stp	x29, x30, [sp, #-48]!
  47fdf4:	mov	x5, #0xffffffffffffffff    	// #-1
  47fdf8:	mov	x4, #0x7fa                 	// #2042
  47fdfc:	mov	x29, sp
  47fe00:	stp	x19, x20, [sp, #16]
  47fe04:	adrp	x20, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47fe08:	mov	x19, x1
  47fe0c:	ldr	x1, [x20, #3880]
  47fe10:	str	x21, [sp, #32]
  47fe14:	stp	x5, x2, [x19]
  47fe18:	adrp	x21, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47fe1c:	stp	x3, x0, [x19, #16]
  47fe20:	str	x4, [x19, #32]
  47fe24:	cbz	x1, 47fe34 <_obstack_memory_used@@Base+0x108d0>
  47fe28:	add	x0, x21, #0xc18
  47fe2c:	add	x0, x0, #0x198
  47fe30:	bl	402900 <pthread_mutex_lock@plt>
  47fe34:	add	x1, x21, #0xc18
  47fe38:	ldr	w0, [x1, #464]
  47fe3c:	ldr	x2, [x1, #456]
  47fe40:	str	x2, [x19, #40]
  47fe44:	str	x19, [x1, #456]
  47fe48:	cbz	w0, 47fe7c <_obstack_memory_used@@Base+0x10918>
  47fe4c:	ldr	x20, [x20, #3880]
  47fe50:	cbz	x20, 47fe6c <_obstack_memory_used@@Base+0x10908>
  47fe54:	add	x0, x21, #0xc18
  47fe58:	ldp	x19, x20, [sp, #16]
  47fe5c:	add	x0, x0, #0x198
  47fe60:	ldr	x21, [sp, #32]
  47fe64:	ldp	x29, x30, [sp], #48
  47fe68:	b	402920 <pthread_mutex_unlock@plt>
  47fe6c:	ldp	x19, x20, [sp, #16]
  47fe70:	ldr	x21, [sp, #32]
  47fe74:	ldp	x29, x30, [sp], #48
  47fe78:	ret
  47fe7c:	add	x1, x1, #0x1d0
  47fe80:	mov	w0, #0x1                   	// #1
  47fe84:	str	w0, [x1]
  47fe88:	b	47fe4c <_obstack_memory_used@@Base+0x108e8>
  47fe8c:	nop
  47fe90:	mov	x3, #0x0                   	// #0
  47fe94:	mov	x2, #0x0                   	// #0
  47fe98:	b	47fdf0 <_obstack_memory_used@@Base+0x1088c>
  47fe9c:	nop
  47fea0:	stp	x29, x30, [sp, #-32]!
  47fea4:	mov	x29, sp
  47fea8:	str	x19, [sp, #16]
  47feac:	mov	x19, x0
  47feb0:	mov	x0, #0x30                  	// #48
  47feb4:	bl	4024b0 <malloc@plt>
  47feb8:	mov	x1, x0
  47febc:	mov	x0, x19
  47fec0:	ldr	x19, [sp, #16]
  47fec4:	mov	x3, #0x0                   	// #0
  47fec8:	ldp	x29, x30, [sp], #32
  47fecc:	mov	x2, #0x0                   	// #0
  47fed0:	b	47fdf0 <_obstack_memory_used@@Base+0x1088c>
  47fed4:	nop
  47fed8:	stp	x29, x30, [sp, #-48]!
  47fedc:	mov	x29, sp
  47fee0:	stp	x19, x20, [sp, #16]
  47fee4:	cbz	x0, 47ffb0 <_obstack_memory_used@@Base+0x10a4c>
  47fee8:	mov	x20, x0
  47feec:	ldr	w0, [x0]
  47fef0:	cbz	w0, 47ffb0 <_obstack_memory_used@@Base+0x10a4c>
  47fef4:	stp	x21, x22, [sp, #32]
  47fef8:	adrp	x21, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  47fefc:	adrp	x22, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  47ff00:	ldr	x0, [x21, #3880]
  47ff04:	cbz	x0, 47ff14 <_obstack_memory_used@@Base+0x109b0>
  47ff08:	add	x0, x22, #0xc18
  47ff0c:	add	x0, x0, #0x198
  47ff10:	bl	402900 <pthread_mutex_lock@plt>
  47ff14:	add	x2, x22, #0xc18
  47ff18:	ldr	x1, [x2, #456]
  47ff1c:	cbz	x1, 47ff64 <_obstack_memory_used@@Base+0x10a00>
  47ff20:	add	x2, x2, #0x1c8
  47ff24:	b	47ff30 <_obstack_memory_used@@Base+0x109cc>
  47ff28:	add	x2, x19, #0x28
  47ff2c:	cbz	x1, 47ff64 <_obstack_memory_used@@Base+0x10a00>
  47ff30:	ldr	x0, [x1, #24]
  47ff34:	mov	x19, x1
  47ff38:	ldr	x1, [x1, #40]
  47ff3c:	cmp	x20, x0
  47ff40:	b.ne	47ff28 <_obstack_memory_used@@Base+0x109c4>  // b.any
  47ff44:	str	x1, [x2]
  47ff48:	ldr	x21, [x21, #3880]
  47ff4c:	cbnz	x21, 47ffc4 <_obstack_memory_used@@Base+0x10a60>
  47ff50:	mov	x0, x19
  47ff54:	ldp	x19, x20, [sp, #16]
  47ff58:	ldp	x21, x22, [sp, #32]
  47ff5c:	ldp	x29, x30, [sp], #48
  47ff60:	ret
  47ff64:	add	x2, x22, #0xc18
  47ff68:	ldr	x19, [x2, #472]
  47ff6c:	cbz	x19, 47ffe4 <_obstack_memory_used@@Base+0x10a80>
  47ff70:	add	x2, x2, #0x1d8
  47ff74:	b	47ff90 <_obstack_memory_used@@Base+0x10a2c>
  47ff78:	ldr	x1, [x0]
  47ff7c:	cmp	x20, x1
  47ff80:	b.eq	47fffc <_obstack_memory_used@@Base+0x10a98>  // b.none
  47ff84:	add	x2, x19, #0x28
  47ff88:	ldr	x19, [x19, #40]
  47ff8c:	cbz	x19, 47ffe4 <_obstack_memory_used@@Base+0x10a80>
  47ff90:	ldrb	w1, [x19, #32]
  47ff94:	ldr	x0, [x19, #24]
  47ff98:	tbnz	w1, #0, 47ff78 <_obstack_memory_used@@Base+0x10a14>
  47ff9c:	cmp	x20, x0
  47ffa0:	b.ne	47ff84 <_obstack_memory_used@@Base+0x10a20>  // b.any
  47ffa4:	ldr	x0, [x19, #40]
  47ffa8:	str	x0, [x2]
  47ffac:	b	47ff48 <_obstack_memory_used@@Base+0x109e4>
  47ffb0:	mov	x19, #0x0                   	// #0
  47ffb4:	mov	x0, x19
  47ffb8:	ldp	x19, x20, [sp, #16]
  47ffbc:	ldp	x29, x30, [sp], #48
  47ffc0:	ret
  47ffc4:	add	x0, x22, #0xc18
  47ffc8:	add	x0, x0, #0x198
  47ffcc:	bl	402920 <pthread_mutex_unlock@plt>
  47ffd0:	mov	x0, x19
  47ffd4:	ldp	x19, x20, [sp, #16]
  47ffd8:	ldp	x21, x22, [sp, #32]
  47ffdc:	ldp	x29, x30, [sp], #48
  47ffe0:	ret
  47ffe4:	ldr	x21, [x21, #3880]
  47ffe8:	cbz	x21, 47fff8 <_obstack_memory_used@@Base+0x10a94>
  47ffec:	add	x0, x22, #0xc18
  47fff0:	add	x0, x0, #0x198
  47fff4:	bl	402920 <pthread_mutex_unlock@plt>
  47fff8:	bl	402650 <abort@plt>
  47fffc:	ldr	x1, [x19, #40]
  480000:	str	x1, [x2]
  480004:	bl	402730 <free@plt>
  480008:	b	47ff48 <_obstack_memory_used@@Base+0x109e4>
  48000c:	nop
  480010:	b	47fed8 <_obstack_memory_used@@Base+0x10974>
  480014:	nop
  480018:	ldr	w1, [x0]
  48001c:	cbnz	w1, 480024 <_obstack_memory_used@@Base+0x10ac0>
  480020:	ret
  480024:	stp	x29, x30, [sp, #-16]!
  480028:	mov	x29, sp
  48002c:	bl	47fed8 <_obstack_memory_used@@Base+0x10974>
  480030:	ldp	x29, x30, [sp], #16
  480034:	b	402730 <free@plt>
  480038:	stp	x29, x30, [sp, #-128]!
  48003c:	mov	x29, sp
  480040:	stp	x23, x24, [sp, #48]
  480044:	adrp	x23, 4ba000 <_obstack_memory_used@@Base+0x4aa9c>
  480048:	add	x2, x23, #0xc18
  48004c:	stp	x19, x20, [sp, #16]
  480050:	mov	x20, x0
  480054:	add	x0, x2, #0x1d0
  480058:	stp	x21, x22, [sp, #32]
  48005c:	mov	x22, x1
  480060:	ldr	w0, [x0]
  480064:	cbnz	w0, 4800c8 <_obstack_memory_used@@Base+0x10b64>
  480068:	mov	w2, #0x1                   	// #1
  48006c:	adrp	x0, 47f000 <_obstack_memory_used@@Base+0xfa9c>
  480070:	add	x1, sp, #0x50
  480074:	add	x0, x0, #0x218
  480078:	stp	x20, xzr, [sp, #80]
  48007c:	stp	xzr, xzr, [sp, #96]
  480080:	str	xzr, [sp, #112]
  480084:	str	w2, [sp, #120]
  480088:	bl	402710 <dl_iterate_phdr@plt>
  48008c:	tbnz	w0, #31, 4801dc <_obstack_memory_used@@Base+0x10c78>
  480090:	ldr	x21, [sp, #112]
  480094:	cbz	x21, 4800b0 <_obstack_memory_used@@Base+0x10b4c>
  480098:	ldr	x0, [sp, #88]
  48009c:	str	x0, [x22]
  4800a0:	ldr	x0, [sp, #96]
  4800a4:	str	x0, [x22, #8]
  4800a8:	ldr	x0, [sp, #104]
  4800ac:	str	x0, [x22, #16]
  4800b0:	mov	x0, x21
  4800b4:	ldp	x19, x20, [sp, #16]
  4800b8:	ldp	x21, x22, [sp, #32]
  4800bc:	ldp	x23, x24, [sp, #48]
  4800c0:	ldp	x29, x30, [sp], #128
  4800c4:	ret
  4800c8:	stp	x25, x26, [sp, #64]
  4800cc:	adrp	x25, 4b9000 <_obstack_memory_used@@Base+0x49a9c>
  4800d0:	ldr	x0, [x25, #3880]
  4800d4:	cbz	x0, 4800e0 <_obstack_memory_used@@Base+0x10b7c>
  4800d8:	add	x0, x2, #0x198
  4800dc:	bl	402900 <pthread_mutex_lock@plt>
  4800e0:	add	x0, x23, #0xc18
  4800e4:	ldr	x19, [x0, #472]
  4800e8:	cbnz	x19, 4800f8 <_obstack_memory_used@@Base+0x10b94>
  4800ec:	b	480174 <_obstack_memory_used@@Base+0x10c10>
  4800f0:	ldr	x19, [x19, #40]
  4800f4:	cbz	x19, 480174 <_obstack_memory_used@@Base+0x10c10>
  4800f8:	ldr	x0, [x19]
  4800fc:	cmp	x20, x0
  480100:	b.cc	4800f0 <_obstack_memory_used@@Base+0x10b8c>  // b.lo, b.ul, b.last
  480104:	mov	x1, x20
  480108:	mov	x0, x19
  48010c:	bl	47f668 <_obstack_memory_used@@Base+0x10104>
  480110:	mov	x21, x0
  480114:	cbz	x0, 480174 <_obstack_memory_used@@Base+0x10c10>
  480118:	ldr	x25, [x25, #3880]
  48011c:	cbnz	x25, 4801e4 <_obstack_memory_used@@Base+0x10c80>
  480120:	ldrb	w0, [x19, #32]
  480124:	ldr	x1, [x19, #8]
  480128:	str	x1, [x22]
  48012c:	ldr	x1, [x19, #16]
  480130:	str	x1, [x22, #8]
  480134:	tbnz	w0, #2, 4801f4 <_obstack_memory_used@@Base+0x10c90>
  480138:	ldrh	w20, [x19, #32]
  48013c:	ubfx	x20, x20, #3, #8
  480140:	add	x2, x19, #0x10
  480144:	add	x1, x19, #0x8
  480148:	mov	w0, w20
  48014c:	bl	47ec30 <_obstack_memory_used@@Base+0xf6cc>
  480150:	add	x3, sp, #0x50
  480154:	mov	x1, x0
  480158:	add	x2, x21, #0x8
  48015c:	mov	w0, w20
  480160:	bl	47e9b8 <_obstack_memory_used@@Base+0xf454>
  480164:	ldr	x0, [sp, #80]
  480168:	ldp	x25, x26, [sp, #64]
  48016c:	str	x0, [x22, #16]
  480170:	b	4800b0 <_obstack_memory_used@@Base+0x10b4c>
  480174:	add	x24, x23, #0xc18
  480178:	add	x26, x24, #0x1d8
  48017c:	nop
  480180:	ldr	x19, [x24, #456]
  480184:	cbz	x19, 48020c <_obstack_memory_used@@Base+0x10ca8>
  480188:	ldr	x2, [x19, #40]
  48018c:	mov	x1, x20
  480190:	mov	x0, x19
  480194:	str	x2, [x24, #456]
  480198:	bl	47f668 <_obstack_memory_used@@Base+0x10104>
  48019c:	mov	x21, x0
  4801a0:	ldr	x2, [x24, #472]
  4801a4:	cbz	x2, 480224 <_obstack_memory_used@@Base+0x10cc0>
  4801a8:	mov	x0, x26
  4801ac:	ldr	x3, [x19]
  4801b0:	b	4801c0 <_obstack_memory_used@@Base+0x10c5c>
  4801b4:	add	x0, x2, #0x28
  4801b8:	ldr	x2, [x2, #40]
  4801bc:	cbz	x2, 4801cc <_obstack_memory_used@@Base+0x10c68>
  4801c0:	ldr	x1, [x2]
  4801c4:	cmp	x1, x3
  4801c8:	b.cs	4801b4 <_obstack_memory_used@@Base+0x10c50>  // b.hs, b.nlast
  4801cc:	str	x2, [x19, #40]
  4801d0:	str	x19, [x0]
  4801d4:	cbz	x21, 480180 <_obstack_memory_used@@Base+0x10c1c>
  4801d8:	b	480118 <_obstack_memory_used@@Base+0x10bb4>
  4801dc:	mov	x21, #0x0                   	// #0
  4801e0:	b	4800b0 <_obstack_memory_used@@Base+0x10b4c>
  4801e4:	add	x0, x23, #0xc18
  4801e8:	add	x0, x0, #0x198
  4801ec:	bl	402920 <pthread_mutex_unlock@plt>
  4801f0:	b	480120 <_obstack_memory_used@@Base+0x10bbc>
  4801f4:	add	x1, x21, #0x4
  4801f8:	ldrsw	x0, [x21, #4]
  4801fc:	sub	x0, x1, x0
  480200:	bl	47eb18 <_obstack_memory_used@@Base+0xf5b4>
  480204:	and	w20, w0, #0xff
  480208:	b	480140 <_obstack_memory_used@@Base+0x10bdc>
  48020c:	ldr	x25, [x25, #3880]
  480210:	cbz	x25, 48022c <_obstack_memory_used@@Base+0x10cc8>
  480214:	add	x0, x24, #0x198
  480218:	bl	402920 <pthread_mutex_unlock@plt>
  48021c:	ldp	x25, x26, [sp, #64]
  480220:	b	480068 <_obstack_memory_used@@Base+0x10b04>
  480224:	mov	x0, x26
  480228:	b	4801cc <_obstack_memory_used@@Base+0x10c68>
  48022c:	ldp	x25, x26, [sp, #64]
  480230:	b	480068 <_obstack_memory_used@@Base+0x10b04>
  480234:	nop
  480238:	stp	x29, x30, [sp, #-64]!
  48023c:	mov	x29, sp
  480240:	stp	x19, x20, [sp, #16]
  480244:	adrp	x20, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  480248:	add	x20, x20, #0xd98
  48024c:	stp	x21, x22, [sp, #32]
  480250:	adrp	x21, 4b8000 <_obstack_memory_used@@Base+0x48a9c>
  480254:	add	x21, x21, #0xd78
  480258:	sub	x20, x20, x21
  48025c:	mov	w22, w0
  480260:	stp	x23, x24, [sp, #48]
  480264:	mov	x23, x1
  480268:	mov	x24, x2
  48026c:	bl	4022a0 <memcpy@plt-0x40>
  480270:	cmp	xzr, x20, asr #3
  480274:	b.eq	4802a0 <_obstack_memory_used@@Base+0x10d3c>  // b.none
  480278:	asr	x20, x20, #3
  48027c:	mov	x19, #0x0                   	// #0
  480280:	ldr	x3, [x21, x19, lsl #3]
  480284:	mov	x2, x24
  480288:	add	x19, x19, #0x1
  48028c:	mov	x1, x23
  480290:	mov	w0, w22
  480294:	blr	x3
  480298:	cmp	x20, x19
  48029c:	b.ne	480280 <_obstack_memory_used@@Base+0x10d1c>  // b.any
  4802a0:	ldp	x19, x20, [sp, #16]
  4802a4:	ldp	x21, x22, [sp, #32]
  4802a8:	ldp	x23, x24, [sp, #48]
  4802ac:	ldp	x29, x30, [sp], #64
  4802b0:	ret
  4802b4:	nop
  4802b8:	ret
  4802bc:	nop
  4802c0:	mov	x2, x1
  4802c4:	mov	x1, x0
  4802c8:	mov	w0, #0x0                   	// #0
  4802cc:	b	4028f0 <__xstat@plt>
  4802d0:	mov	x2, x1
  4802d4:	mov	w1, w0
  4802d8:	mov	w0, #0x0                   	// #0
  4802dc:	b	402840 <__fxstat@plt>
  4802e0:	mov	x2, x1
  4802e4:	mov	x1, x0
  4802e8:	mov	w0, #0x0                   	// #0
  4802ec:	b	4027e0 <__lxstat@plt>

Disassembly of section .fini:

00000000004802f0 <.fini>:
  4802f0:	stp	x29, x30, [sp, #-16]!
  4802f4:	mov	x29, sp
  4802f8:	ldp	x29, x30, [sp], #16
  4802fc:	ret
