$date
	Fri Dec  4 11:23:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ring $end
$var wire 4 ! Count_out [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
$end
#50
