// Seed: 962693898
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_6 = 1;
  always @(id_4 or posedge id_6) begin
    id_6 <= 1;
  end
endmodule
