v++ -c -k  xilGzipZlibCompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibCompressMM.cpp -o xilGzipZlibCompressMM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  xilGzipZlibDecompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibDecompressMM.cpp -o xilGzipZlibDecompressMM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DLL_MODEL=true
v++ -c -k  xilGzipZlibDecompressStream -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibDecompressStream.cpp -o xilGzipZlibDecompressStream.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8 -DLL_MODEL=true -DFREE_RUNNING_KERNEL
v++ -c -k  xilMM2S -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilMM2S.cpp -o xilMM2S.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
v++ -c -k  xilS2MM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilS2MM.cpp -o xilS2MM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressStream
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilGzipZlibDecompressStream

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilS2MM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilS2MM

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilGzipZlibDecompressMM
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilMM2S
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilMM2S

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibCompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilGzipZlibCompressMM
Running Dispatch Server on port:46761
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo.compile_summary, at Wed Jan  4 18:00:34 2023
Running Dispatch Server on port:45643
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo.compile_summary, at Wed Jan  4 18:00:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:00:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:00:34 2023
Running Dispatch Server on port:38667
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo.compile_summary, at Wed Jan  4 18:00:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:00:34 2023
Running Dispatch Server on port:40009
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo.compile_summary, at Wed Jan  4 18:00:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:00:34 2023
Running Dispatch Server on port:39903
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo.compile_summary, at Wed Jan  4 18:00:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:00:34 2023
Running Rule Check Server on port:42391
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressStream/v++_compile_xilGzipZlibDecompressStream_guidance.html', at Wed Jan  4 18:00:35 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibDecompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:42841
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilS2MM/v++_compile_xilS2MM_guidance.html', at Wed Jan  4 18:00:37 2023
Running Rule Check Server on port:42871
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressMM/v++_compile_xilGzipZlibDecompressMM_guidance.html', at Wed Jan  4 18:00:37 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
Running Rule Check Server on port:35825
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilMM2S/v++_compile_xilMM2S_guidance.html', at Wed Jan  4 18:00:38 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
Running Rule Check Server on port:43201
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibCompressMM/v++_compile_xilGzipZlibCompressMM_guidance.html', at Wed Jan  4 18:00:38 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilMM2S'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilS2MM'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibDecompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibCompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilMM2S Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilMM2S/xilMM2S/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'streamDataDm2kSync'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'streamDataDm2kSync'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilMM2S/system_estimate_xilMM2S.xtxt
INFO: [v++ 60-586] Created xilMM2S.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 32s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilS2MM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilS2MM/xilS2MM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'streamDataK2dm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'streamDataK2dm'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilS2MM/system_estimate_xilS2MM.xtxt
INFO: [v++ 60-586] Created xilS2MM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 39s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibDecompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilGzipZlibDecompressMM/xilGzipZlibDecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_burst_transfer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_burst_transfer'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [v++ 204-61] Pipelining loop 'ByteGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ByteGen'
INFO: [v++ 204-61] Pipelining loop 'cnt_lens'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [v++ 204-61] Pipelining loop 'firstCode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'bytegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [v++ 204-61] Pipelining loop 'read_fname'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_fname'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1117_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_3'
INFO: [v++ 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dyn_len_bits'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1068_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1068_2'
INFO: [v++ 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'strd_blk_cpy'
INFO: [v++ 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [v++ 204-61] Pipelining loop 'lzProcessing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lzProcessing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lzliteralUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lzliteralUpsizer'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 70, loop 'VITIS_LOOP_88_1'
INFO: [v++ 200-789] **** Estimated Fmax: 180.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressMM/system_estimate_xilGzipZlibDecompressMM.xtxt
INFO: [v++ 60-586] Created xilGzipZlibDecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 21s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibDecompressStream Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilGzipZlibDecompressStream/xilGzipZlibDecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_415_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_415_1'
INFO: [v++ 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [v++ 204-61] Pipelining loop 'ByteGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ByteGen'
INFO: [v++ 204-61] Pipelining loop 'cnt_lens'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [v++ 204-61] Pipelining loop 'firstCode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'bytegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [v++ 204-61] Pipelining loop 'read_fname'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_fname'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1117_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_3'
INFO: [v++ 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dyn_len_bits'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1068_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1068_2'
INFO: [v++ 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'strd_blk_cpy'
INFO: [v++ 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [v++ 204-61] Pipelining loop 'lzProcessing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lzProcessing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lzliteralUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lzliteralUpsizer'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_528_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_528_1'
INFO: [v++ 200-789] **** Estimated Fmax: 184.26 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressStream/system_estimate_xilGzipZlibDecompressStream.xtxt
INFO: [v++ 60-586] Created xilGzipZlibDecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 45s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibCompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilGzipZlibCompressMM/xilGzipZlibCompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_VITIS_LOOP_697_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_VITIS_LOOP_697_1'
INFO: [v++ 204-61] Pipelining loop 'duplicator'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicator'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_244_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_244_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_278_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_278_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2412_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_2412_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2443_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_2443_7'
INFO: [v++ 204-61] Pipelining loop 'multicoreDistributor'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'multicoreDistributor'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_167_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_167_2'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 204.39 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibCompressMM/system_estimate_xilGzipZlibCompressMM.xtxt
INFO: [v++ 60-586] Created xilGzipZlibCompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 29m 24s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilGzipZlibCompressMM.xo xilGzipZlibDecompressMM.xo xilGzipZlibDecompressStream.xo xilMM2S.xo xilS2MM.xo -o gzip_zlib.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link
Running Dispatch Server on port:42027
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin.link_summary, at Wed Jan  4 18:30:05 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:30:05 2023
Running Rule Check Server on port:34329
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/v++_link_gzip_zlib_guidance.html', at Wed Jan  4 18:30:08 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:30:18] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 18:30:21 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:30:23] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibCompressMM_1_0,xilGzipZlibCompressMM -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0,xilGzipZlibDecompressStream -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilMM2S_1_0,xilMM2S -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibDecompressMM_1_0,xilGzipZlibDecompressMM -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilS2MM_1_0,xilS2MM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:30:42] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 109560 ; free virtual = 208733
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:30:42] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilMM2S:1:xilMM2S_1 -nk xilS2MM:1:xilS2MM_1 -nk xilGzipZlibCompressMM:1:xilGzipZlibCompressMM_1 -nk xilGzipZlibDecompressMM:1:xilGzipZlibDecompressMM_1 -nk xilGzipZlibDecompressStream:1:xilGzipZlibDecompressStream_1 -sc xilMM2S_1.outStream:xilGzipZlibDecompressStream_1.inaxistreamd -sc xilGzipZlibDecompressStream_1.outaxistreamd:xilS2MM_1.inStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilMM2S, num: 1  {xilMM2S_1}
INFO: [CFGEN 83-0]   kernel: xilS2MM, num: 1  {xilS2MM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibCompressMM, num: 1  {xilGzipZlibCompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibDecompressMM, num: 1  {xilGzipZlibDecompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibDecompressStream, num: 1  {xilGzipZlibDecompressStream_1}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilMM2S_1.outStream => xilGzipZlibDecompressStream_1.inaxistreamd
INFO: [CFGEN 83-0]   xilGzipZlibDecompressStream_1.outaxistreamd => xilS2MM_1.inStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.compressd_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.checksumData to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibDecompressMM_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibDecompressMM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibDecompressMM_1.encodedSize to HP0
INFO: [SYSTEM_LINK 82-37] [18:30:51] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 109553 ; free virtual = 208734
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:30:51] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:30:58] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 109550 ; free virtual = 208732
INFO: [v++ 60-1441] [18:30:58] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109603 ; free virtual = 208781
INFO: [v++ 60-1443] [18:30:58] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [18:31:10] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109561 ; free virtual = 208740
INFO: [v++ 60-1443] [18:31:10] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [18:31:11] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109522 ; free virtual = 208701
INFO: [v++ 60-1443] [18:31:11] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilMM2S_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilS2MM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibCompressMM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibDecompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[18:31:44] Run vpl: Step create_project: Started
Creating Vivado project.
[18:32:04] Run vpl: Step create_project: Completed
[18:32:04] Run vpl: Step create_bd: Started
[18:32:32] Run vpl: Step create_bd: Completed
[18:32:32] Run vpl: Step update_bd: Started
[18:32:33] Run vpl: Step update_bd: Completed
[18:32:33] Run vpl: Step generate_target: Started
[18:33:48] Run vpl: Step generate_target: RUNNING...
[18:34:27] Run vpl: Step generate_target: Completed
[18:34:27] Run vpl: Step config_hw_runs: Started
[18:34:36] Run vpl: Step config_hw_runs: Completed
[18:34:36] Run vpl: Step synth: Started
[18:35:06] Block-level synthesis in progress, 0 of 27 jobs complete, 8 jobs running.
[18:35:37] Block-level synthesis in progress, 0 of 27 jobs complete, 8 jobs running.
[18:36:08] Block-level synthesis in progress, 0 of 27 jobs complete, 8 jobs running.
[18:36:38] Block-level synthesis in progress, 1 of 27 jobs complete, 7 jobs running.
[18:37:08] Block-level synthesis in progress, 1 of 27 jobs complete, 8 jobs running.
[18:37:38] Block-level synthesis in progress, 3 of 27 jobs complete, 6 jobs running.
[18:38:08] Block-level synthesis in progress, 4 of 27 jobs complete, 8 jobs running.
[18:38:39] Block-level synthesis in progress, 9 of 27 jobs complete, 3 jobs running.
[18:39:09] Block-level synthesis in progress, 9 of 27 jobs complete, 8 jobs running.
[18:39:39] Block-level synthesis in progress, 9 of 27 jobs complete, 8 jobs running.
[18:40:09] Block-level synthesis in progress, 9 of 27 jobs complete, 8 jobs running.
[18:40:40] Block-level synthesis in progress, 10 of 27 jobs complete, 7 jobs running.
[18:41:10] Block-level synthesis in progress, 12 of 27 jobs complete, 6 jobs running.
[18:41:40] Block-level synthesis in progress, 15 of 27 jobs complete, 6 jobs running.
[18:42:10] Block-level synthesis in progress, 19 of 27 jobs complete, 5 jobs running.
[18:42:41] Block-level synthesis in progress, 21 of 27 jobs complete, 6 jobs running.
[18:43:11] Block-level synthesis in progress, 23 of 27 jobs complete, 4 jobs running.
[18:43:41] Block-level synthesis in progress, 23 of 27 jobs complete, 4 jobs running.
[18:44:12] Block-level synthesis in progress, 23 of 27 jobs complete, 4 jobs running.
[18:44:42] Block-level synthesis in progress, 24 of 27 jobs complete, 3 jobs running.
[18:45:12] Block-level synthesis in progress, 24 of 27 jobs complete, 3 jobs running.
[18:45:43] Block-level synthesis in progress, 24 of 27 jobs complete, 3 jobs running.
[18:46:13] Block-level synthesis in progress, 25 of 27 jobs complete, 2 jobs running.
[18:46:43] Block-level synthesis in progress, 25 of 27 jobs complete, 2 jobs running.
[18:47:14] Block-level synthesis in progress, 25 of 27 jobs complete, 2 jobs running.
[18:47:44] Block-level synthesis in progress, 25 of 27 jobs complete, 2 jobs running.
[18:48:14] Block-level synthesis in progress, 25 of 27 jobs complete, 2 jobs running.
[18:48:45] Block-level synthesis in progress, 25 of 27 jobs complete, 2 jobs running.
[18:49:15] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:49:45] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:50:16] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:50:46] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:51:16] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:51:47] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:52:17] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:52:47] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:53:17] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:53:48] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:54:18] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:54:48] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:55:18] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:55:48] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:56:19] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:56:49] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:57:19] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:57:50] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:58:20] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:58:51] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:59:21] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[18:59:51] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:00:22] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:00:52] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:01:22] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:01:53] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:02:23] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:02:53] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:03:24] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:03:54] Block-level synthesis in progress, 26 of 27 jobs complete, 1 job running.
[19:04:25] Block-level synthesis in progress, 27 of 27 jobs complete, 0 jobs running.
[19:04:55] Top-level synthesis in progress.
[19:05:25] Top-level synthesis in progress.
[19:05:56] Top-level synthesis in progress.
[19:06:26] Top-level synthesis in progress.
[19:06:57] Top-level synthesis in progress.
[19:07:18] Run vpl: Step synth: Completed
[19:07:18] Run vpl: Step impl: Started
[19:10:52] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 39m 35s 

[19:10:52] Starting logic optimization..
[19:11:22] Phase 1 Retarget
[19:11:22] Phase 2 Constant propagation
[19:11:22] Phase 3 Sweep
[19:11:52] Phase 4 BUFG optimization
[19:11:52] Phase 5 Shift Register Optimization
[19:11:52] Phase 6 Post Processing Netlist
[19:15:25] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 33s 

[19:15:25] Starting logic placement..
[19:15:25] Phase 1 Placer Initialization
[19:15:25] Phase 1.1 Placer Initialization Netlist Sorting
[19:15:25] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[19:15:55] Phase 1.3 Build Placer Netlist Model
[19:16:25] Phase 1.4 Constrain Clocks/Macros
[19:16:25] Phase 2 Global Placement
[19:16:25] Phase 2.1 Floorplanning
[19:16:25] Phase 2.1.1 Partition Driven Placement
[19:16:25] Phase 2.1.1.1 PBP: Partition Driven Placement
[19:18:27] Phase 2.1.1.2 PBP: Clock Region Placement
[19:18:27] Phase 2.1.1.3 PBP: Discrete Incremental
[19:18:27] Phase 2.1.1.4 PBP: Compute Congestion
[19:18:27] Phase 2.1.1.5 PBP: Macro Placement
[19:18:27] Phase 2.1.1.6 PBP: UpdateTiming
[19:18:27] Phase 2.1.1.7 PBP: Add part constraints
[19:18:27] Phase 2.2 Update Timing before SLR Path Opt
[19:18:57] Phase 2.3 Global Placement Core
[19:21:30] Phase 2.3.1 Physical Synthesis In Placer
[19:23:02] Phase 3 Detail Placement
[19:23:02] Phase 3.1 Commit Multi Column Macros
[19:23:32] Phase 3.2 Commit Most Macros & LUTRAMs
[19:24:03] Phase 3.3 Small Shape DP
[19:24:03] Phase 3.3.1 Small Shape Clustering
[19:24:33] Phase 3.3.2 Flow Legalize Slice Clusters
[19:24:33] Phase 3.3.3 Slice Area Swap
[19:25:34] Phase 3.4 Re-assign LUT pins
[19:26:04] Phase 3.5 Pipeline Register Optimization
[19:26:04] Phase 4 Post Placement Optimization and Clean-Up
[19:26:04] Phase 4.1 Post Commit Optimization
[19:26:34] Phase 4.1.1 Post Placement Optimization
[19:26:34] Phase 4.1.1.1 BUFG Insertion
[19:26:34] Phase 1 Physical Synthesis Initialization
[19:27:05] Phase 4.2 Post Placement Cleanup
[19:27:05] Phase 4.3 Placer Reporting
[19:27:05] Phase 4.3.1 Print Estimated Congestion
[19:27:05] Phase 4.4 Final Placement Cleanup
[19:27:35] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 12m 10s 

[19:27:35] Starting logic routing..
[19:28:06] Phase 1 Build RT Design
[19:28:36] Phase 2 Router Initialization
[19:28:36] Phase 2.1 Fix Topology Constraints
[19:28:36] Phase 2.2 Pre Route Cleanup
[19:28:36] Phase 2.3 Global Clock Net Routing
[19:29:06] Phase 2.4 Update Timing
[19:30:07] Phase 3 Initial Routing
[19:30:07] Phase 3.1 Global Routing
[19:31:08] Phase 4 Rip-up And Reroute
[19:31:08] Phase 4.1 Global Iteration 0
[19:37:46] Phase 4.2 Global Iteration 1
[19:38:16] Phase 4.3 Global Iteration 2
[19:39:17] Phase 5 Delay and Skew Optimization
[19:39:17] Phase 5.1 Delay CleanUp
[19:39:17] Phase 5.1.1 Update Timing
[19:39:48] Phase 5.2 Clock Skew Optimization
[19:39:48] Phase 6 Post Hold Fix
[19:39:48] Phase 6.1 Hold Fix Iter
[19:39:48] Phase 6.1.1 Update Timing
[19:40:18] Phase 7 Route finalize
[19:40:18] Phase 8 Verifying routed nets
[19:40:18] Phase 9 Depositing Routes
[19:40:49] Phase 10 Post Router Timing
[19:40:49] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 13m 13s 

[19:40:49] Starting bitstream generation..
[19:44:53] Creating bitmap...
[19:45:46] Writing bitstream ./zcu106_base_wrapper.bit...
[19:45:46] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 57s 
[19:45:45] Run vpl: Step impl: Completed
[19:45:46] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [19:45:46] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:05 ; elapsed = 01:14:35 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 108171 ; free virtual = 208382
INFO: [v++ 60-1443] [19:45:46] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [19:45:57] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109080 ; free virtual = 209290
INFO: [v++ 60-1443] [19:45:57] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 7095 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 215968 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 22391 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19573374 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [19:45:57] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109065 ; free virtual = 209294
INFO: [v++ 60-1443] [19:45:57] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [19:45:58] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109067 ; free virtual = 209296
INFO: [v++ 60-1443] [19:45:58] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [19:45:58] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 109067 ; free virtual = 209296
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/system_estimate_gzip_zlib.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gzip_zlib.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/v++_link_gzip_zlib_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 16m 4s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log

v++ -c -k  xilGzipZlibCompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibCompressMM.cpp -o xilGzipZlibCompressMM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
v++ -c -k  xilGzipZlibDecompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibDecompressMM.cpp -o xilGzipZlibDecompressMM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DLL_MODEL=true
v++ -c -k  xilGzipZlibDecompressStream -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibDecompressStream.cpp -o xilGzipZlibDecompressStream.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8 -DLL_MODEL=true -DFREE_RUNNING_KERNEL
v++ -c -k  xilMM2S -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilMM2S.cpp -o xilMM2S.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
v++ -c -k  xilS2MM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilS2MM.cpp -o xilS2MM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilGzipZlibDecompressMM

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibCompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilGzipZlibCompressMM
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilMM2S
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilMM2S
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressStream
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilGzipZlibDecompressStream

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilS2MM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/log/xilS2MM
Running Dispatch Server on port:36833
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo.compile_summary, at Sat Jan  7 12:38:01 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:38:01 2023
Running Dispatch Server on port:37075
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo.compile_summary, at Sat Jan  7 12:38:01 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:38:01 2023
Running Dispatch Server on port:39491
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo.compile_summary, at Sat Jan  7 12:38:02 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:38:02 2023
Running Dispatch Server on port:34667
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo.compile_summary, at Sat Jan  7 12:38:02 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:38:02 2023
Running Dispatch Server on port:37165
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo.compile_summary, at Sat Jan  7 12:38:02 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 12:38:02 2023
Running Rule Check Server on port:43087
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressMM/v++_compile_xilGzipZlibDecompressMM_guidance.html', at Sat Jan  7 12:38:05 2023
Running Rule Check Server on port:45409
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibCompressMM/v++_compile_xilGzipZlibCompressMM_guidance.html', at Sat Jan  7 12:38:05 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
Running Rule Check Server on port:37831
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilMM2S/v++_compile_xilMM2S_guidance.html', at Sat Jan  7 12:38:05 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
Running Rule Check Server on port:46107
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressStream/v++_compile_xilGzipZlibDecompressStream_guidance.html', at Sat Jan  7 12:38:05 2023
Running Rule Check Server on port:35333
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilS2MM/v++_compile_xilS2MM_guidance.html', at Sat Jan  7 12:38:05 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibDecompressStream'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibDecompressMM'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibCompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilMM2S'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilS2MM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilMM2S Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilMM2S/xilMM2S/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'streamDataDm2kSync'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'streamDataDm2kSync'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilMM2S/system_estimate_xilMM2S.xtxt
INFO: [v++ 60-586] Created xilMM2S.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 35s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilS2MM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilS2MM/xilS2MM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'streamDataK2dm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'streamDataK2dm'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilS2MM/system_estimate_xilS2MM.xtxt
INFO: [v++ 60-586] Created xilS2MM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 38s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibDecompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilGzipZlibDecompressMM/xilGzipZlibDecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_burst_transfer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_burst_transfer'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [v++ 204-61] Pipelining loop 'ByteGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ByteGen'
INFO: [v++ 204-61] Pipelining loop 'cnt_lens'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [v++ 204-61] Pipelining loop 'firstCode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'bytegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [v++ 204-61] Pipelining loop 'read_fname'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_fname'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1117_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_3'
INFO: [v++ 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dyn_len_bits'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1068_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1068_2'
INFO: [v++ 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'strd_blk_cpy'
INFO: [v++ 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [v++ 204-61] Pipelining loop 'lzProcessing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lzProcessing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lzliteralUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lzliteralUpsizer'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 70, loop 'VITIS_LOOP_88_1'
INFO: [v++ 200-789] **** Estimated Fmax: 180.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressMM/system_estimate_xilGzipZlibDecompressMM.xtxt
INFO: [v++ 60-586] Created xilGzipZlibDecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 32s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibDecompressStream Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilGzipZlibDecompressStream/xilGzipZlibDecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_415_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_415_1'
INFO: [v++ 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [v++ 204-61] Pipelining loop 'ByteGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ByteGen'
INFO: [v++ 204-61] Pipelining loop 'cnt_lens'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [v++ 204-61] Pipelining loop 'firstCode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'bytegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [v++ 204-61] Pipelining loop 'read_fname'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_fname'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1117_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_3'
INFO: [v++ 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dyn_len_bits'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1068_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1068_2'
INFO: [v++ 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'strd_blk_cpy'
INFO: [v++ 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [v++ 204-61] Pipelining loop 'lzProcessing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lzProcessing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lzliteralUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lzliteralUpsizer'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_528_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_528_1'
INFO: [v++ 200-789] **** Estimated Fmax: 184.26 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibDecompressStream/system_estimate_xilGzipZlibDecompressStream.xtxt
INFO: [v++ 60-586] Created xilGzipZlibDecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 48s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibCompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/xilGzipZlibCompressMM/xilGzipZlibCompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_VITIS_LOOP_697_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_VITIS_LOOP_697_1'
INFO: [v++ 204-61] Pipelining loop 'duplicator'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicator'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_244_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_244_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_278_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_278_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2412_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_2412_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2443_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_2443_7'
INFO: [v++ 204-61] Pipelining loop 'multicoreDistributor'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'multicoreDistributor'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_167_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_167_2'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 204.39 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/report/xilGzipZlibCompressMM/system_estimate_xilGzipZlibCompressMM.xtxt
INFO: [v++ 60-586] Created xilGzipZlibCompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 24m 16s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilGzipZlibCompressMM.xo xilGzipZlibDecompressMM.xo xilGzipZlibDecompressStream.xo xilMM2S.xo xilS2MM.xo -o gzip_zlib.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link
Running Dispatch Server on port:41467
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin.link_summary, at Sat Jan  7 13:02:22 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 13:02:22 2023
Running Rule Check Server on port:35381
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/v++_link_gzip_zlib_guidance.html', at Sat Jan  7 13:02:25 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:02:35] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 13:02:40 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibCompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilGzipZlibDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilMM2S.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/xilS2MM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:02:42] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibCompressMM_1_0,xilGzipZlibCompressMM -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0,xilGzipZlibDecompressStream -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilMM2S_1_0,xilMM2S -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibDecompressMM_1_0,xilGzipZlibDecompressMM -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/iprepo/xilinx_com_hls_xilS2MM_1_0,xilS2MM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:02:59] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 87354 ; free virtual = 194177
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:02:59] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilMM2S:1:xilMM2S_1 -nk xilS2MM:1:xilS2MM_1 -nk xilGzipZlibCompressMM:1:xilGzipZlibCompressMM_1 -nk xilGzipZlibDecompressMM:1:xilGzipZlibDecompressMM_1 -nk xilGzipZlibDecompressStream:1:xilGzipZlibDecompressStream_1 -sc xilMM2S_1.outStream:xilGzipZlibDecompressStream_1.inaxistreamd -sc xilGzipZlibDecompressStream_1.outaxistreamd:xilS2MM_1.inStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilMM2S, num: 1  {xilMM2S_1}
INFO: [CFGEN 83-0]   kernel: xilS2MM, num: 1  {xilS2MM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibCompressMM, num: 1  {xilGzipZlibCompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibDecompressMM, num: 1  {xilGzipZlibDecompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibDecompressStream, num: 1  {xilGzipZlibDecompressStream_1}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilMM2S_1.outStream => xilGzipZlibDecompressStream_1.inaxistreamd
INFO: [CFGEN 83-0]   xilGzipZlibDecompressStream_1.outaxistreamd => xilS2MM_1.inStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.status_flag to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.compressd_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.checksumData to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibDecompressMM_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibDecompressMM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibDecompressMM_1.encodedSize to HP0
INFO: [SYSTEM_LINK 82-37] [13:03:04] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 87337 ; free virtual = 194161
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:03:04] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:03:15] cf2bd finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 87056 ; free virtual = 193891
INFO: [v++ 60-1441] [13:03:15] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 87110 ; free virtual = 193940
INFO: [v++ 60-1443] [13:03:15] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [13:03:26] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 86733 ; free virtual = 193564
INFO: [v++ 60-1443] [13:03:26] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [13:03:30] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 86029 ; free virtual = 192860
INFO: [v++ 60-1443] [13:03:30] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilMM2S_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilS2MM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibCompressMM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibDecompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[13:04:03] Run vpl: Step create_project: Started
Creating Vivado project.
[13:04:21] Run vpl: Step create_project: Completed
[13:04:21] Run vpl: Step create_bd: Started
[13:04:46] Run vpl: Step create_bd: Completed
[13:04:46] Run vpl: Step update_bd: Started
[13:04:46] Run vpl: Step update_bd: Completed
[13:04:46] Run vpl: Step generate_target: Started
[13:06:02] Run vpl: Step generate_target: RUNNING...
[13:06:56] Run vpl: Step generate_target: Completed
[13:06:56] Run vpl: Step config_hw_runs: Started
[13:07:01] Run vpl: Step config_hw_runs: Completed
[13:07:01] Run vpl: Step synth: Started
[13:07:32] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[13:08:02] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:08:33] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:09:03] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:09:33] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:10:03] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:10:33] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:11:03] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:11:33] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:12:03] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:12:33] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:13:04] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:13:34] Block-level synthesis in progress, 0 of 5 jobs complete, 2 jobs running.
[13:14:04] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[13:14:34] Block-level synthesis in progress, 1 of 5 jobs complete, 1 job running.
[13:15:04] Block-level synthesis in progress, 2 of 5 jobs complete, 0 jobs running.
[13:15:34] Block-level synthesis in progress, 2 of 5 jobs complete, 1 job running.
[13:16:04] Block-level synthesis in progress, 2 of 5 jobs complete, 1 job running.
[13:16:35] Block-level synthesis in progress, 2 of 5 jobs complete, 1 job running.
[13:17:05] Block-level synthesis in progress, 2 of 5 jobs complete, 1 job running.
[13:17:35] Block-level synthesis in progress, 2 of 5 jobs complete, 1 job running.
[13:17:49] Run vpl: Step synth: Completed
[13:17:49] Run vpl: Step impl: Started
[13:22:21] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 18m 46s 

[13:22:21] Starting logic optimization..
[13:22:51] Phase 1 Retarget
[13:22:51] Phase 2 Constant propagation
[13:22:51] Phase 3 Sweep
[13:22:51] Phase 4 BUFG optimization
[13:22:51] Phase 5 Shift Register Optimization
[13:22:51] Phase 6 Post Processing Netlist
[13:25:52] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 31s 

[13:25:52] Starting logic placement..
[13:25:52] Phase 1 Placer Initialization
[13:25:52] Phase 1.1 Placer Initialization Netlist Sorting
[13:25:52] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:26:22] Phase 1.3 Build Placer Netlist Model
[13:26:53] Phase 1.4 Constrain Clocks/Macros
[13:26:53] Phase 2 Global Placement
[13:26:53] Phase 2.1 Floorplanning
[13:27:23] Phase 2.1.1 Partition Driven Placement
[13:27:23] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:29:24] Phase 2.1.1.2 PBP: Clock Region Placement
[13:29:24] Phase 2.1.1.3 PBP: Discrete Incremental
[13:29:24] Phase 2.1.1.4 PBP: Compute Congestion
[13:29:24] Phase 2.1.1.5 PBP: Macro Placement
[13:29:24] Phase 2.1.1.6 PBP: UpdateTiming
[13:29:24] Phase 2.1.1.7 PBP: Add part constraints
[13:29:24] Phase 2.2 Update Timing before SLR Path Opt
[13:29:24] Phase 2.3 Global Placement Core
[13:32:25] Phase 2.3.1 Physical Synthesis In Placer
[13:33:56] Phase 3 Detail Placement
[13:33:56] Phase 3.1 Commit Multi Column Macros
[13:33:56] Phase 3.2 Commit Most Macros & LUTRAMs
[13:34:27] Phase 3.3 Small Shape DP
[13:34:27] Phase 3.3.1 Small Shape Clustering
[13:34:57] Phase 3.3.2 Flow Legalize Slice Clusters
[13:34:57] Phase 3.3.3 Slice Area Swap
[13:35:57] Phase 3.4 Re-assign LUT pins
[13:36:28] Phase 3.5 Pipeline Register Optimization
[13:36:28] Phase 4 Post Placement Optimization and Clean-Up
[13:36:28] Phase 4.1 Post Commit Optimization
[13:36:58] Phase 4.1.1 Post Placement Optimization
[13:36:58] Phase 4.1.1.1 BUFG Insertion
[13:36:58] Phase 1 Physical Synthesis Initialization
[13:37:59] Phase 4.2 Post Placement Cleanup
[13:37:59] Phase 4.3 Placer Reporting
[13:37:59] Phase 4.3.1 Print Estimated Congestion
[13:37:59] Phase 4.4 Final Placement Cleanup
[13:39:00] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 13m 07s 

[13:39:00] Starting logic routing..
[13:39:30] Phase 1 Build RT Design
[13:40:00] Phase 2 Router Initialization
[13:40:00] Phase 2.1 Fix Topology Constraints
[13:40:00] Phase 2.2 Pre Route Cleanup
[13:40:00] Phase 2.3 Global Clock Net Routing
[13:40:31] Phase 2.4 Update Timing
[13:42:01] Phase 3 Initial Routing
[13:42:01] Phase 3.1 Global Routing
[13:42:31] Phase 4 Rip-up And Reroute
[13:42:31] Phase 4.1 Global Iteration 0
[13:50:06] Phase 4.2 Global Iteration 1
[13:50:36] Phase 4.3 Global Iteration 2
[13:51:07] Phase 5 Delay and Skew Optimization
[13:51:07] Phase 5.1 Delay CleanUp
[13:51:07] Phase 5.1.1 Update Timing
[13:51:37] Phase 5.2 Clock Skew Optimization
[13:51:37] Phase 6 Post Hold Fix
[13:51:37] Phase 6.1 Hold Fix Iter
[13:51:37] Phase 6.1.1 Update Timing
[13:52:07] Phase 7 Route finalize
[13:52:07] Phase 8 Verifying routed nets
[13:52:07] Phase 9 Depositing Routes
[13:52:37] Phase 10 Post Router Timing
[13:52:37] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 13m 37s 

[13:52:37] Starting bitstream generation..
[13:56:39] Creating bitmap...
[13:57:25] Writing bitstream ./zcu106_base_wrapper.bit...
[13:57:25] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 48s 
[13:57:25] Run vpl: Step impl: Completed
[13:57:25] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [13:57:25] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:34 ; elapsed = 00:53:56 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 100882 ; free virtual = 206608
INFO: [v++ 60-1443] [13:57:25] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [13:57:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 101784 ; free virtual = 207509
INFO: [v++ 60-1443] [13:57:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 7095 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 215968 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/gzip_zlib.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 22391 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19573374 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:57:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 101767 ; free virtual = 207511
INFO: [v++ 60-1443] [13:57:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [13:57:38] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 101757 ; free virtual = 207501
INFO: [v++ 60-1443] [13:57:38] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/link/run_link
INFO: [v++ 60-1441] [13:57:38] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.098 ; gain = 0.000 ; free physical = 101757 ; free virtual = 207501
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/system_estimate_gzip_zlib.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gzip_zlib.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/v++_link_gzip_zlib_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib/gzip_zlib.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 55m 26s
INFO: [v++ 60-1653] Closing dispatch client.
