{
  "comments": [
    {
      "key": {
        "uuid": "b2971a46_fdb59a04",
        "filename": "docs/plat/arm/arm_fpga/index.rst",
        "patchSetId": 1
      },
      "lineNbr": 8,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2020-09-22T21:43:39Z",
      "side": 1,
      "message": "I was wondering where is this interconnect setup done. Is there another piece of fpga firmware from its vendor?",
      "revId": "6ee035e0d3e1cd74f0b8c2dc104c85741f815f17",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "8c47fb64_33200c00",
        "filename": "docs/plat/arm/arm_fpga/index.rst",
        "patchSetId": 1
      },
      "lineNbr": 8,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-09-22T22:32:08Z",
      "side": 1,
      "message": "Yes, the images we use come with SCP and MCP, and their own firmware. The interconnect and DRAM setup is done there, so the A class cores are oven ready when BL31 starts.",
      "parentUuid": "b2971a46_fdb59a04",
      "revId": "6ee035e0d3e1cd74f0b8c2dc104c85741f815f17",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}