/* Generated by Yosys 0.48+51 (git sha1 17a53b838, clang++ 18.1.8 -fPIC -O3) */

module append_auth_tag_0clk_08de2a73(clk, clock_enable, \global_to_module.append_auth_tag_axis_in , \global_to_module.append_auth_tag_axis_out_ready , \global_to_module.append_auth_tag_auth_tag_in , \module_to_global.append_auth_tag_axis_in_ready , \module_to_global.append_auth_tag_auth_tag_in_ready , \module_to_global.append_auth_tag_axis_out );
  wire _0_;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_iffalse;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_iftrue;
  wire append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_return_output;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_iffalse;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_iftrue;
  wire append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_return_output;
  wire append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_cond;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_iffalse;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_iftrue;
  wire [145:0] append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_1c2a_left;
  wire bin_op_and_append_auth_tag_c_l39_c8_1c2a_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_1c2a_right;
  wire bin_op_and_append_auth_tag_c_l39_c8_fb9a_left;
  wire bin_op_and_append_auth_tag_c_l39_c8_fb9a_return_output;
  wire bin_op_and_append_auth_tag_c_l39_c8_fb9a_right;
  wire bin_op_and_append_auth_tag_c_l53_c8_f4cb_left;
  wire bin_op_and_append_auth_tag_c_l53_c8_f4cb_return_output;
  wire bin_op_and_append_auth_tag_c_l53_c8_f4cb_right;
  reg bin_op_eq_append_auth_tag_c_l32_c6_bc32_left = 1'h0;
  wire bin_op_eq_append_auth_tag_c_l32_c6_bc32_return_output;
  wire bin_op_eq_append_auth_tag_c_l32_c6_bc32_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9_return_output;
  wire [127:0] for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9_x;
  input [128:0] \global_to_module.append_auth_tag_auth_tag_in ;
  wire [128:0] \global_to_module.append_auth_tag_auth_tag_in ;
  input [145:0] \global_to_module.append_auth_tag_axis_in ;
  wire [145:0] \global_to_module.append_auth_tag_axis_in ;
  input \global_to_module.append_auth_tag_axis_out_ready ;
  wire \global_to_module.append_auth_tag_axis_out_ready ;
  output \module_to_global.append_auth_tag_auth_tag_in_ready ;
  wire \module_to_global.append_auth_tag_auth_tag_in_ready ;
  output \module_to_global.append_auth_tag_axis_in_ready ;
  wire \module_to_global.append_auth_tag_axis_in_ready ;
  output [145:0] \module_to_global.append_auth_tag_axis_out ;
  wire [145:0] \module_to_global.append_auth_tag_axis_out ;
  wire reg_comb_state;
  wire state;
  wire state_mux_append_auth_tag_c_l32_c3_473c_cond;
  wire state_mux_append_auth_tag_c_l32_c3_473c_iffalse;
  wire state_mux_append_auth_tag_c_l32_c3_473c_iftrue;
  wire state_mux_append_auth_tag_c_l32_c3_473c_return_output;
  wire state_mux_append_auth_tag_c_l39_c5_448d_cond;
  wire state_mux_append_auth_tag_c_l39_c5_448d_iffalse;
  wire state_mux_append_auth_tag_c_l39_c5_448d_iftrue;
  wire state_mux_append_auth_tag_c_l39_c5_448d_return_output;
  wire state_mux_append_auth_tag_c_l53_c5_54db_cond;
  wire state_mux_append_auth_tag_c_l53_c5_54db_iffalse;
  wire state_mux_append_auth_tag_c_l53_c5_54db_iftrue;
  wire state_mux_append_auth_tag_c_l53_c5_54db_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_append_auth_tag_c_l32_c6_bc32_left <= _0_;
  assign \module_to_global.append_auth_tag_axis_in_ready  = clock_enable ? append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_return_output : 1'h0;
  assign \module_to_global.append_auth_tag_auth_tag_in_ready  = clock_enable ? append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_return_output : 1'h0;
  assign \module_to_global.append_auth_tag_axis_out  = clock_enable ? append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_return_output : 146'h0000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_state : 1'hx;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond),
    .iffalse(\global_to_module.append_auth_tag_axis_out_ready ),
    .iftrue(1'h0),
    .return_output(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.append_auth_tag_axis_out_ready ),
    .return_output(append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond),
    .\iffalse.data ({ 17'h1ffff, for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9_return_output[7:0] }),
    .\iffalse.valid (\global_to_module.append_auth_tag_auth_tag_in [128]),
    .\iftrue.data ({ 1'h0, \global_to_module.append_auth_tag_axis_in [143:0] }),
    .\iftrue.valid (\global_to_module.append_auth_tag_axis_in [145]),
    .\return_output.data (append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_return_output[144:0]),
    .\return_output.valid (append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_return_output[145])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l39_c8_1c2a (
    .left(bin_op_and_append_auth_tag_c_l39_c8_1c2a_left),
    .return_output(state_mux_append_auth_tag_c_l39_c5_448d_cond),
    .right(\global_to_module.append_auth_tag_axis_out_ready )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l39_c8_fb9a (
    .left(\global_to_module.append_auth_tag_axis_in [144]),
    .return_output(bin_op_and_append_auth_tag_c_l39_c8_1c2a_left),
    .right(\global_to_module.append_auth_tag_axis_in [145])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_append_auth_tag_c_l53_c8_f4cb (
    .left(\global_to_module.append_auth_tag_auth_tag_in [128]),
    .return_output(state_mux_append_auth_tag_c_l53_c5_54db_cond),
    .right(\global_to_module.append_auth_tag_axis_out_ready )
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_append_auth_tag_c_l32_c6_bc32 (
    .left(bin_op_eq_append_auth_tag_c_l32_c6_bc32_left),
    .return_output(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond),
    .right(1'h0)
  );
  const_sr_0_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_80_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_88_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_96_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_104_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_112_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_120_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_8_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_16_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_24_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_32_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_40_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_48_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_56_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_64_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  const_sr_72_uint128_t_0clk_de264c78 for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9 (
    .return_output(for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9_return_output),
    .x(\global_to_module.append_auth_tag_auth_tag_in [127:0])
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l32_c3_473c (
    .cond(append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond),
    .iffalse(state_mux_append_auth_tag_c_l32_c3_473c_iffalse),
    .iftrue(state_mux_append_auth_tag_c_l32_c3_473c_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l39_c5_448d (
    .cond(state_mux_append_auth_tag_c_l39_c5_448d_cond),
    .iffalse(bin_op_eq_append_auth_tag_c_l32_c6_bc32_left),
    .iftrue(1'h1),
    .return_output(state_mux_append_auth_tag_c_l32_c3_473c_iftrue)
  );
  mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78 state_mux_append_auth_tag_c_l53_c5_54db (
    .cond(state_mux_append_auth_tag_c_l53_c5_54db_cond),
    .iffalse(bin_op_eq_append_auth_tag_c_l32_c6_bc32_left),
    .iftrue(1'h0),
    .return_output(state_mux_append_auth_tag_c_l32_c3_473c_iffalse)
  );
  assign append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_iffalse = \global_to_module.append_auth_tag_axis_out_ready ;
  assign append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_iftrue = 1'h0;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_iffalse = 1'h0;
  assign append_auth_tag_axis_in_ready_mux_append_auth_tag_c_l32_c3_473c_iftrue = \global_to_module.append_auth_tag_axis_out_ready ;
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond;
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_iffalse = { \global_to_module.append_auth_tag_auth_tag_in [128], 17'h1ffff, for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9_return_output[7:0], for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9_return_output[7:0] };
  assign append_auth_tag_axis_out_mux_append_auth_tag_c_l32_c3_473c_iftrue = { \global_to_module.append_auth_tag_axis_in [145], 1'h0, \global_to_module.append_auth_tag_axis_in [143:0] };
  assign bin_op_and_append_auth_tag_c_l39_c8_1c2a_return_output = state_mux_append_auth_tag_c_l39_c5_448d_cond;
  assign bin_op_and_append_auth_tag_c_l39_c8_1c2a_right = \global_to_module.append_auth_tag_axis_out_ready ;
  assign bin_op_and_append_auth_tag_c_l39_c8_fb9a_left = \global_to_module.append_auth_tag_axis_in [144];
  assign bin_op_and_append_auth_tag_c_l39_c8_fb9a_return_output = bin_op_and_append_auth_tag_c_l39_c8_1c2a_left;
  assign bin_op_and_append_auth_tag_c_l39_c8_fb9a_right = \global_to_module.append_auth_tag_axis_in [145];
  assign bin_op_and_append_auth_tag_c_l53_c8_f4cb_left = \global_to_module.append_auth_tag_auth_tag_in [128];
  assign bin_op_and_append_auth_tag_c_l53_c8_f4cb_return_output = state_mux_append_auth_tag_c_l53_c5_54db_cond;
  assign bin_op_and_append_auth_tag_c_l53_c8_f4cb_right = \global_to_module.append_auth_tag_axis_out_ready ;
  assign bin_op_eq_append_auth_tag_c_l32_c6_bc32_return_output = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond;
  assign bin_op_eq_append_auth_tag_c_l32_c6_bc32_right = 1'h0;
  assign clk_en_internal = clock_enable;
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_0_const_sr_0_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_10_const_sr_80_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_11_const_sr_88_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_12_const_sr_96_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_13_const_sr_104_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_14_const_sr_112_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_15_const_sr_120_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_1_const_sr_8_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_2_const_sr_16_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_3_const_sr_24_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_4_const_sr_32_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_5_const_sr_40_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_6_const_sr_48_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_7_const_sr_56_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_8_const_sr_64_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign for_append_auth_tag_c_l48_c36_3f1d_iter_9_const_sr_72_append_auth_tag_c_l48_c174_75f9_x = \global_to_module.append_auth_tag_auth_tag_in [127:0];
  assign state = bin_op_eq_append_auth_tag_c_l32_c6_bc32_left;
  assign state_mux_append_auth_tag_c_l32_c3_473c_cond = append_auth_tag_auth_tag_in_ready_mux_append_auth_tag_c_l32_c3_473c_cond;
  assign state_mux_append_auth_tag_c_l32_c3_473c_return_output = reg_comb_state;
  assign state_mux_append_auth_tag_c_l39_c5_448d_iffalse = bin_op_eq_append_auth_tag_c_l32_c6_bc32_left;
  assign state_mux_append_auth_tag_c_l39_c5_448d_iftrue = 1'h1;
  assign state_mux_append_auth_tag_c_l39_c5_448d_return_output = state_mux_append_auth_tag_c_l32_c3_473c_iftrue;
  assign state_mux_append_auth_tag_c_l53_c5_54db_iffalse = bin_op_eq_append_auth_tag_c_l32_c6_bc32_left;
  assign state_mux_append_auth_tag_c_l53_c5_54db_iftrue = 1'h0;
  assign state_mux_append_auth_tag_c_l53_c5_54db_return_output = state_mux_append_auth_tag_c_l32_c3_473c_iffalse;
endmodule

module axis128_array_to_axis512_0clk_fcdf4ca0(axis_chunks, \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  input [583:0] axis_chunks;
  wire [583:0] axis_chunks;
  wire for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480_left;
  wire for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480_right;
  wire for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_left;
  wire for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480_left;
  wire for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480_right;
  wire for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_left;
  wire for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480_left;
  wire for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480_right;
  wire for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_left;
  wire for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480_left;
  wire for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480_right;
  wire for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_left;
  wire for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output;
  wire for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_right),
    .right(axis_chunks[582])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1 (
    .left(1'h0),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_left),
    .right(for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[581])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[571])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[570])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[569])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[568])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[567])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[566])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[580])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[579])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[578])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[577])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[576])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[575])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[574])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[573])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[572])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_right),
    .right(axis_chunks[436])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209 (
    .left(for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_left),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_left),
    .right(for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[435])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[425])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[424])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[423])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[422])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[421])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[420])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[434])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[433])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[432])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[431])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[430])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[429])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[428])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[427])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[426])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_right),
    .right(axis_chunks[290])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2 (
    .left(for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_left),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_left),
    .right(for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[289])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[279])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[278])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[277])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[276])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[275])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[274])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[288])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[287])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[286])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[285])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[284])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[283])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[282])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[281])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[280])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_right),
    .right(axis_chunks[144])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4 (
    .left(for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_left),
    .return_output(\return_output.tlast ),
    .right(for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[143])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[133])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[132])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[131])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[130])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[129])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[128])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[142])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[141])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[140])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[139])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[138])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[137])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[136])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[135])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output),
    .right(axis_chunks[134])
  );
  assign for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480_return_output = for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_right;
  assign for_axis_h_l342_c3_5a36_iter_0_bin_op_and_axis_h_l345_c20_8480_right = axis_chunks[582];
  assign for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_left = 1'h0;
  assign for_axis_h_l342_c3_5a36_iter_0_bin_op_or_axis_h_l345_c5_4fc1_return_output = for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_left;
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[581];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[571];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[570];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[569];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[568];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[567];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[566];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[580];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[579];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[578];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[577];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[576];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[575];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[574];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[573];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[583];
  assign for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[572];
  assign for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480_return_output = for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_right;
  assign for_axis_h_l342_c3_5a36_iter_1_bin_op_and_axis_h_l345_c20_8480_right = axis_chunks[436];
  assign for_axis_h_l342_c3_5a36_iter_1_bin_op_or_axis_h_l345_c5_8209_return_output = for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_left;
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[435];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[425];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[424];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[423];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[422];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[421];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[420];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[434];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[433];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[432];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[431];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[430];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[429];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[428];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[427];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[437];
  assign for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[426];
  assign for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480_return_output = for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_right;
  assign for_axis_h_l342_c3_5a36_iter_2_bin_op_and_axis_h_l345_c20_8480_right = axis_chunks[290];
  assign for_axis_h_l342_c3_5a36_iter_2_bin_op_or_axis_h_l345_c5_44e2_return_output = for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_left;
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[289];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[279];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[278];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[277];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[276];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[275];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[274];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[288];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[287];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[286];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[285];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[284];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[283];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[282];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[281];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[291];
  assign for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[280];
  assign for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480_return_output = for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_right;
  assign for_axis_h_l342_c3_5a36_iter_3_bin_op_and_axis_h_l345_c20_8480_right = axis_chunks[144];
  assign for_axis_h_l342_c3_5a36_iter_3_bin_op_or_axis_h_l345_c5_20a4_return_output = \return_output.tlast ;
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[143];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[133];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[132];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[131];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[130];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[129];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[128];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[142];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[141];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[140];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[139];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[138];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[137];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[136];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[135];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_left = axis_chunks[145];
  assign for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_right = axis_chunks[134];
  assign \return_output.tdata  = { axis_chunks[565:438], axis_chunks[419:292], axis_chunks[273:146], axis_chunks[127:0] };
  assign \return_output.tkeep  = { for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_0_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_1_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_2_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_0_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_1_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_2_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_3_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_4_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_5_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_6_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_7_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_8_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_9_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_10_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_11_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_12_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_13_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_14_bin_op_and_axis_h_l350_c39_97af_return_output, for_axis_h_l342_c3_5a36_iter_3_for_axis_h_l346_c5_ac7f_iter_15_bin_op_and_axis_h_l350_c39_97af_return_output };
endmodule

module axis128_keep_count_0clk_08de2a73(\axis.tdata , \axis.tkeep , \axis.tlast , return_output);
  input [127:0] \axis.tdata ;
  wire [127:0] \axis.tdata ;
  input [15:0] \axis.tkeep ;
  wire [15:0] \axis.tkeep ;
  input \axis.tlast ;
  wire \axis.tlast ;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_right;
  wire [4:0] for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_return_output;
  wire for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_right;
  output [4:0] return_output;
  wire [4:0] return_output;
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d (
    .left(5'h00),
    .return_output(for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_return_output),
    .right(\axis.tkeep [15])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a (
    .left(for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_return_output),
    .right(\axis.tkeep [5])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f (
    .left(for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_return_output),
    .right(\axis.tkeep [4])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3 (
    .left(for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_return_output),
    .right(\axis.tkeep [3])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687 (
    .left(for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_return_output),
    .right(\axis.tkeep [2])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300 (
    .left(for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_return_output),
    .right(\axis.tkeep [1])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a (
    .left(for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_return_output),
    .right(\axis.tkeep [0])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3 (
    .left(for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_return_output),
    .right(\axis.tkeep [14])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58 (
    .left(for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_return_output),
    .right(\axis.tkeep [13])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23 (
    .left(for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_return_output),
    .right(\axis.tkeep [12])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e (
    .left(for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_return_output),
    .right(\axis.tkeep [11])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d (
    .left(for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_return_output),
    .right(\axis.tkeep [10])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200 (
    .left(for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_return_output),
    .right(\axis.tkeep [9])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa (
    .left(for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_return_output),
    .right(\axis.tkeep [8])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9 (
    .left(for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_return_output),
    .right(\axis.tkeep [7])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45 (
    .left(for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_return_output),
    .right(\axis.tkeep [6])
  );
  assign for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_left = 5'h00;
  assign for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_right = \axis.tkeep [15];
  assign for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_left = for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_right = \axis.tkeep [5];
  assign for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_left = for_axis_h_l90_c3_4dd5_iter_10_bin_op_plus_axis_h_l91_c5_b60a_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_right = \axis.tkeep [4];
  assign for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_left = for_axis_h_l90_c3_4dd5_iter_11_bin_op_plus_axis_h_l91_c5_267f_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_right = \axis.tkeep [3];
  assign for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_left = for_axis_h_l90_c3_4dd5_iter_12_bin_op_plus_axis_h_l91_c5_45a3_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_right = \axis.tkeep [2];
  assign for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_left = for_axis_h_l90_c3_4dd5_iter_13_bin_op_plus_axis_h_l91_c5_f687_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_right = \axis.tkeep [1];
  assign for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_left = for_axis_h_l90_c3_4dd5_iter_14_bin_op_plus_axis_h_l91_c5_c300_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_right = \axis.tkeep [0];
  assign for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_left = for_axis_h_l90_c3_4dd5_iter_0_bin_op_plus_axis_h_l91_c5_ca1d_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_right = \axis.tkeep [14];
  assign for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_left = for_axis_h_l90_c3_4dd5_iter_1_bin_op_plus_axis_h_l91_c5_54b3_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_right = \axis.tkeep [13];
  assign for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_left = for_axis_h_l90_c3_4dd5_iter_2_bin_op_plus_axis_h_l91_c5_8a58_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_right = \axis.tkeep [12];
  assign for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_left = for_axis_h_l90_c3_4dd5_iter_3_bin_op_plus_axis_h_l91_c5_bc23_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_right = \axis.tkeep [11];
  assign for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_left = for_axis_h_l90_c3_4dd5_iter_4_bin_op_plus_axis_h_l91_c5_248e_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_right = \axis.tkeep [10];
  assign for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_left = for_axis_h_l90_c3_4dd5_iter_5_bin_op_plus_axis_h_l91_c5_8d9d_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_right = \axis.tkeep [9];
  assign for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_left = for_axis_h_l90_c3_4dd5_iter_6_bin_op_plus_axis_h_l91_c5_b200_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_right = \axis.tkeep [8];
  assign for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_left = for_axis_h_l90_c3_4dd5_iter_7_bin_op_plus_axis_h_l91_c5_60fa_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_right = \axis.tkeep [7];
  assign for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_left = for_axis_h_l90_c3_4dd5_iter_8_bin_op_plus_axis_h_l91_c5_a0e9_return_output[4:0];
  assign for_axis_h_l90_c3_4dd5_iter_9_bin_op_plus_axis_h_l91_c5_ca45_right = \axis.tkeep [6];
  assign return_output = for_axis_h_l90_c3_4dd5_iter_15_bin_op_plus_axis_h_l91_c5_9a5a_return_output[4:0];
endmodule

module axis128_to_axis512_0clk_c1f85885(clk, clock_enable, \axis_in.data , \axis_in.valid , axis_out_ready, \return_output.axis_out , \return_output.axis_in_ready );
  wire [145:0] _0_;
  wire [577:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l424_c25_31e3_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l424_c25_31e3_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l393_c43_88a1_axis;
  (* unused_bits = "438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583" *)
  wire [583:0] axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  reg [145:0] axis_in_reg = 146'h0000000000000000000000000000000000000;
  wire axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_iffalse;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_iftrue;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_return_output;
  wire axis_in_reg_mux_axis_h_l433_c3_3b0c_cond;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_3b0c_iffalse;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_3b0c_iftrue;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_3b0c_return_output;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_e977_cond;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_e977_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_e977_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_e977_return_output;
  wire axis_out_as_chunks_mux_axis_h_l407_c5_044d_cond;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_044d_iffalse;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_044d_iftrue;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_044d_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [577:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_iffalse;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_iftrue;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_return_output;
  wire axis_out_reg_mux_axis_h_l389_c3_e977_cond;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_e977_iffalse;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_e977_iftrue;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_e977_return_output;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_997f_cond;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_997f_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_997f_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_997f_return_output;
  wire bin_op_and_axis_h_l377_c6_9b42_left;
  wire bin_op_and_axis_h_l377_c6_9b42_return_output;
  wire bin_op_and_axis_h_l377_c6_9b42_right;
  wire bin_op_and_axis_h_l389_c6_07dc_left;
  wire bin_op_and_axis_h_l389_c6_07dc_return_output;
  wire bin_op_and_axis_h_l389_c6_07dc_right;
  wire bin_op_and_axis_h_l433_c6_1cc2_left;
  wire bin_op_and_axis_h_l433_c6_1cc2_return_output;
  wire bin_op_and_axis_h_l433_c6_1cc2_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iftrue;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_return_output;
  wire for_axis_h_l411_c7_d4e9_iter_0_unary_op_not_axis_h_l415_c13_7f54_expr;
  wire for_axis_h_l411_c7_d4e9_iter_0_unary_op_not_axis_h_l415_c13_7f54_return_output;
  wire for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iftrue;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_return_output;
  wire for_axis_h_l411_c7_d4e9_iter_1_unary_op_not_axis_h_l415_c13_7f54_expr;
  wire for_axis_h_l411_c7_d4e9_iter_1_unary_op_not_axis_h_l415_c13_7f54_return_output;
  wire for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iftrue;
  wire [583:0] for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_return_output;
  wire for_axis_h_l411_c7_d4e9_iter_2_unary_op_not_axis_h_l415_c13_7f54_expr;
  wire for_axis_h_l411_c7_d4e9_iter_2_unary_op_not_axis_h_l415_c13_7f54_return_output;
  wire [145:0] reg_comb_axis_in_reg;
  wire [577:0] reg_comb_axis_out_reg;
  output \return_output.axis_in_ready ;
  wire \return_output.axis_in_ready ;
  output [577:0] \return_output.axis_out ;
  reg [577:0] \return_output.axis_out  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l388_c28_5491_expr;
  wire unary_op_not_axis_h_l388_c28_5491_return_output;
  wire unary_op_not_axis_h_l432_c22_d720_expr;
  wire unary_op_not_axis_h_l432_c22_d720_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output.axis_out  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l424_c25_31e3 (
    .axis_chunks(axis128_array_to_axis512_axis_h_l424_c25_31e3_axis_chunks),
    .\return_output.tdata (axis_out_reg_mux_axis_h_l389_c3_e977_iftrue[511:0]),
    .\return_output.tkeep (axis_out_reg_mux_axis_h_l389_c3_e977_iftrue[575:512]),
    .\return_output.tlast (axis_out_reg_mux_axis_h_l389_c3_e977_iftrue[576])
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l393_c43_88a1 (
    .\axis.tdata (\return_output.axis_out [511:0]),
    .\axis.tkeep (axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_return_output),
    .\axis.tlast (axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_return_output),
    .\return_output.axis_chunks (axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond),
    .iffalse(axis_in_reg[143:128]),
    .iftrue(16'h0000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond),
    .iffalse(axis_in_reg[144]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l433_c3_3b0c (
    .cond(axis_in_reg_mux_axis_h_l433_c3_3b0c_cond),
    .\iffalse.data ({ axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_return_output, axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_return_output, axis_in_reg[127:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l432_c22_d720_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_axis_in_reg[144:0]),
    .\return_output.valid (reg_comb_axis_in_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l389_c3_e977 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond),
    .iffalse(axis_in_reg[145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l432_c22_d720_expr)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 axis_out_as_chunks_mux_axis_h_l407_c5_044d (
    .cond(axis_in_reg[144]),
    .iffalse({ axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[437:0], axis_in_reg }),
    .iftrue(axis_out_as_chunks_mux_axis_h_l407_c5_044d_iftrue),
    .return_output(axis128_array_to_axis512_axis_h_l424_c25_31e3_axis_chunks)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond),
    .iffalse(\return_output.axis_out [575:512]),
    .iftrue(64'h0000000000000000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond),
    .iffalse(\return_output.axis_out [576]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l389_c3_e977 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond),
    .\iffalse.data ({ axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_return_output, \return_output.axis_out [511:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l388_c28_5491_expr),
    .\iftrue.data (axis_out_reg_mux_axis_h_l389_c3_e977_iftrue[576:0]),
    .\iftrue.valid (axis128_array_to_axis512_axis_h_l424_c25_31e3_axis_chunks[583]),
    .\return_output.data (reg_comb_axis_out_reg[576:0]),
    .\return_output.valid (reg_comb_axis_out_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l377_c3_997f (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond),
    .iffalse(\return_output.axis_out [577]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l388_c28_5491_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l377_c6_9b42 (
    .left(\return_output.axis_out [577]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l389_c6_07dc (
    .left(axis_in_reg[145]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond),
    .right(bin_op_and_axis_h_l389_c6_07dc_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l433_c6_1cc2 (
    .left(\axis_in.valid ),
    .return_output(axis_in_reg_mux_axis_h_l433_c3_3b0c_cond),
    .right(bin_op_and_axis_h_l433_c6_1cc2_right)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8 (
    .cond(for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond),
    .iffalse({ axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[437:0], axis_in_reg }),
    .iftrue({ axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_d4e9_iter_0_unary_op_not_axis_h_l415_c13_7f54 (
    .expr(axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[437]),
    .return_output(for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8 (
    .cond(for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond),
    .iffalse(for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse),
    .iftrue({ for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_d4e9_iter_1_unary_op_not_axis_h_l415_c13_7f54 (
    .expr(for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[583]),
    .return_output(for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8 (
    .cond(for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond),
    .iffalse(for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse),
    .iftrue({ for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(axis_out_as_chunks_mux_axis_h_l407_c5_044d_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_d4e9_iter_2_unary_op_not_axis_h_l415_c13_7f54 (
    .expr(for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[583]),
    .return_output(for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l388_c28_5491 (
    .expr(unary_op_not_axis_h_l388_c28_5491_expr),
    .return_output(bin_op_and_axis_h_l389_c6_07dc_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l432_c22_d720 (
    .expr(unary_op_not_axis_h_l432_c22_d720_expr),
    .return_output(bin_op_and_axis_h_l433_c6_1cc2_right)
  );
  assign axis128_array_to_axis512_axis_h_l424_c25_31e3_return_output = axis_out_reg_mux_axis_h_l389_c3_e977_iftrue[576:0];
  assign axis512_to_axis128_array_axis_h_l393_c43_88a1_axis = { axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_return_output, \return_output.axis_out [511:0] };
  assign axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_iffalse = axis_in_reg[143:128];
  assign axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_iftrue = 16'h0000;
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_iffalse = axis_in_reg[144];
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l433_c3_3b0c_iffalse = { unary_op_not_axis_h_l432_c22_d720_expr, axis_in_reg_data_tlast_mux_axis_h_l389_c3_e977_return_output, axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_return_output, axis_in_reg[127:0] };
  assign axis_in_reg_mux_axis_h_l433_c3_3b0c_iftrue = { \axis_in.valid , \axis_in.data  };
  assign axis_in_reg_mux_axis_h_l433_c3_3b0c_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_e977_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_e977_iffalse = axis_in_reg[145];
  assign axis_in_reg_valid_mux_axis_h_l389_c3_e977_iftrue = 1'h0;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_e977_return_output = unary_op_not_axis_h_l432_c22_d720_expr;
  assign axis_out_as_chunks_mux_axis_h_l407_c5_044d_cond = axis_in_reg[144];
  assign axis_out_as_chunks_mux_axis_h_l407_c5_044d_iffalse = { axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[437:0], axis_in_reg };
  assign axis_out_as_chunks_mux_axis_h_l407_c5_044d_return_output = axis128_array_to_axis512_axis_h_l424_c25_31e3_axis_chunks;
  assign axis_out_reg = \return_output.axis_out ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_iffalse = \return_output.axis_out [575:512];
  assign axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_iftrue = 64'h0000000000000000;
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_cond = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_iffalse = \return_output.axis_out [576];
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l389_c3_e977_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond;
  assign axis_out_reg_mux_axis_h_l389_c3_e977_iffalse = { unary_op_not_axis_h_l388_c28_5491_expr, axis_out_reg_data_tlast_mux_axis_h_l377_c3_997f_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_return_output, \return_output.axis_out [511:0] };
  assign axis_out_reg_mux_axis_h_l389_c3_e977_iftrue[577] = axis128_array_to_axis512_axis_h_l424_c25_31e3_axis_chunks[583];
  assign axis_out_reg_mux_axis_h_l389_c3_e977_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_997f_cond = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_997f_iffalse = \return_output.axis_out [577];
  assign axis_out_reg_valid_mux_axis_h_l377_c3_997f_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_997f_return_output = unary_op_not_axis_h_l388_c28_5491_expr;
  assign bin_op_and_axis_h_l377_c6_9b42_left = \return_output.axis_out [577];
  assign bin_op_and_axis_h_l377_c6_9b42_return_output = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_997f_cond;
  assign bin_op_and_axis_h_l377_c6_9b42_right = axis_out_ready;
  assign bin_op_and_axis_h_l389_c6_07dc_left = axis_in_reg[145];
  assign bin_op_and_axis_h_l389_c6_07dc_return_output = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_e977_cond;
  assign bin_op_and_axis_h_l433_c6_1cc2_left = \axis_in.valid ;
  assign bin_op_and_axis_h_l433_c6_1cc2_return_output = axis_in_reg_mux_axis_h_l433_c3_3b0c_cond;
  assign clk_en_internal = clock_enable;
  assign for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse = { axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[437:0], axis_in_reg };
  assign for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iftrue = { axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_return_output = for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse;
  assign for_axis_h_l411_c7_d4e9_iter_0_unary_op_not_axis_h_l415_c13_7f54_expr = axis512_to_axis128_array_axis_h_l393_c43_88a1_return_output[437];
  assign for_axis_h_l411_c7_d4e9_iter_0_unary_op_not_axis_h_l415_c13_7f54_return_output = for_axis_h_l411_c7_d4e9_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond;
  assign for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iftrue = { for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_return_output = for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse;
  assign for_axis_h_l411_c7_d4e9_iter_1_unary_op_not_axis_h_l415_c13_7f54_expr = for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[583];
  assign for_axis_h_l411_c7_d4e9_iter_1_unary_op_not_axis_h_l415_c13_7f54_return_output = for_axis_h_l411_c7_d4e9_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond;
  assign for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iftrue = { for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_return_output = axis_out_as_chunks_mux_axis_h_l407_c5_044d_iftrue;
  assign for_axis_h_l411_c7_d4e9_iter_2_unary_op_not_axis_h_l415_c13_7f54_expr = for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_iffalse[583];
  assign for_axis_h_l411_c7_d4e9_iter_2_unary_op_not_axis_h_l415_c13_7f54_return_output = for_axis_h_l411_c7_d4e9_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_47b8_cond;
  assign \return_output.axis_in_ready  = bin_op_and_axis_h_l433_c6_1cc2_right;
  assign unary_op_not_axis_h_l388_c28_5491_return_output = bin_op_and_axis_h_l389_c6_07dc_right;
  assign unary_op_not_axis_h_l432_c22_d720_return_output = bin_op_and_axis_h_l433_c6_1cc2_right;
endmodule

module axis512_to_axis128_0clk_79a197f4(clk, clock_enable, \axis_in.data , \axis_in.valid , axis_out_ready, \return_output.axis_out , \return_output.axis_in_ready );
  wire [577:0] _0_;
  wire [145:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l489_c24_25a2_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l489_c24_25a2_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l478_c43_4594_axis;
  wire [583:0] axis512_to_axis128_array_axis_h_l478_c43_4594_return_output;
  input [576:0] \axis_in.data ;
  wire [576:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire [577:0] axis_in_reg;
  wire axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_iffalse;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_iftrue;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_return_output;
  wire axis_in_reg_mux_axis_h_l474_c3_3a90_cond;
  reg [577:0] axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [577:0] axis_in_reg_mux_axis_h_l474_c3_3a90_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l474_c3_3a90_return_output;
  wire axis_in_reg_mux_axis_h_l507_c3_4fbb_cond;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_4fbb_iffalse;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_4fbb_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_4fbb_return_output;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_4066_cond;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_4066_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_4066_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_4066_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [145:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_iffalse;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_iftrue;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_return_output;
  wire axis_out_reg_mux_axis_h_l474_c3_3a90_cond;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_3a90_iffalse;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_3a90_iftrue;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_3a90_return_output;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_cond;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_return_output;
  wire bin_op_and_axis_h_l462_c6_ef8b_left;
  wire bin_op_and_axis_h_l462_c6_ef8b_return_output;
  wire bin_op_and_axis_h_l462_c6_ef8b_right;
  wire bin_op_and_axis_h_l474_c6_6ea9_left;
  wire bin_op_and_axis_h_l474_c6_6ea9_return_output;
  wire bin_op_and_axis_h_l474_c6_6ea9_right;
  wire bin_op_and_axis_h_l507_c6_6c67_left;
  wire bin_op_and_axis_h_l507_c6_6c67_return_output;
  wire bin_op_and_axis_h_l507_c6_6c67_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [577:0] reg_comb_axis_in_reg;
  wire [145:0] reg_comb_axis_out_reg;
  output \return_output.axis_in_ready ;
  wire \return_output.axis_in_ready ;
  output [145:0] \return_output.axis_out ;
  reg [145:0] \return_output.axis_out  = 146'h0000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l473_c28_2090_expr;
  wire unary_op_not_axis_h_l473_c28_2090_return_output;
  wire unary_op_not_axis_h_l493_c9_db34_expr;
  wire unary_op_not_axis_h_l493_c9_db34_return_output;
  wire unary_op_not_axis_h_l506_c22_821a_expr;
  wire unary_op_not_axis_h_l506_c22_821a_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output.axis_out  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l489_c24_25a2 (
    .axis_chunks({ axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[437:0], 146'h0000000000000000000000000000000000000 }),
    .\return_output.tdata (axis_in_reg_mux_axis_h_l474_c3_3a90_iftrue[511:0]),
    .\return_output.tkeep (axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_iffalse),
    .\return_output.tlast (axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_iffalse)
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l478_c43_4594 (
    .\axis.tdata (axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[511:0]),
    .\axis.tkeep (axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[575:512]),
    .\axis.tlast (axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[576]),
    .\return_output.axis_chunks (axis512_to_axis128_array_axis_h_l478_c43_4594_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond),
    .iffalse(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_iffalse),
    .iftrue(64'h0000000000000000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond),
    .iffalse(axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_iffalse),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l474_c3_3a90 (
    .cond(axis_in_reg_mux_axis_h_l474_c3_3a90_cond),
    .\iffalse.data (axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[576:0]),
    .\iffalse.valid (axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[577]),
    .\iftrue.data ({ axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_return_output, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_return_output, axis_in_reg_mux_axis_h_l474_c3_3a90_iftrue[511:0] }),
    .\iftrue.valid (axis_in_reg_valid_mux_axis_h_l493_c5_4066_return_output),
    .\return_output.data (axis_in_reg_mux_axis_h_l507_c3_4fbb_iffalse[576:0]),
    .\return_output.valid (unary_op_not_axis_h_l506_c22_821a_expr)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l507_c3_4fbb (
    .cond(axis_in_reg_mux_axis_h_l507_c3_4fbb_cond),
    .\iffalse.data (axis_in_reg_mux_axis_h_l507_c3_4fbb_iffalse[576:0]),
    .\iffalse.valid (unary_op_not_axis_h_l506_c22_821a_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_axis_in_reg[576:0]),
    .\return_output.valid (reg_comb_axis_in_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l493_c5_4066 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond),
    .iffalse(axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[577]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_valid_mux_axis_h_l493_c5_4066_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond),
    .iffalse(\return_output.axis_out [143:128]),
    .iftrue(16'h0000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond),
    .iffalse(\return_output.axis_out [144]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l474_c3_3a90 (
    .cond(axis_in_reg_mux_axis_h_l474_c3_3a90_cond),
    .\iffalse.data ({ axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_return_output, axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_return_output, \return_output.axis_out [127:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l473_c28_2090_expr),
    .\iftrue.data (axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[582:438]),
    .\iftrue.valid (axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[583]),
    .\return_output.data (reg_comb_axis_out_reg[144:0]),
    .\return_output.valid (reg_comb_axis_out_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l462_c3_c4ed (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond),
    .iffalse(\return_output.axis_out [145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l473_c28_2090_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l462_c6_ef8b (
    .left(\return_output.axis_out [145]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l474_c6_6ea9 (
    .left(axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[577]),
    .return_output(axis_in_reg_mux_axis_h_l474_c3_3a90_cond),
    .right(bin_op_and_axis_h_l474_c6_6ea9_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l507_c6_6c67 (
    .left(\axis_in.valid ),
    .return_output(axis_in_reg_mux_axis_h_l507_c3_4fbb_cond),
    .right(bin_op_and_axis_h_l507_c6_6c67_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l473_c28_2090 (
    .expr(unary_op_not_axis_h_l473_c28_2090_expr),
    .return_output(bin_op_and_axis_h_l474_c6_6ea9_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l493_c9_db34 (
    .expr(axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[437]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l506_c22_821a (
    .expr(unary_op_not_axis_h_l506_c22_821a_expr),
    .return_output(bin_op_and_axis_h_l507_c6_6c67_right)
  );
  assign axis128_array_to_axis512_axis_h_l489_c24_25a2_axis_chunks = { axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[437:0], 146'h0000000000000000000000000000000000000 };
  assign axis128_array_to_axis512_axis_h_l489_c24_25a2_return_output = { axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_iffalse, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_iffalse, axis_in_reg_mux_axis_h_l474_c3_3a90_iftrue[511:0] };
  assign axis512_to_axis128_array_axis_h_l478_c43_4594_axis = axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[576:0];
  assign axis_in_reg = axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse;
  assign axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_iftrue = 64'h0000000000000000;
  assign axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_cond = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l474_c3_3a90_iftrue[577:512] = { axis_in_reg_valid_mux_axis_h_l493_c5_4066_return_output, axis_in_reg_data_tlast_mux_axis_h_l493_c5_4066_return_output, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_return_output };
  assign axis_in_reg_mux_axis_h_l474_c3_3a90_return_output = { unary_op_not_axis_h_l506_c22_821a_expr, axis_in_reg_mux_axis_h_l507_c3_4fbb_iffalse[576:0] };
  assign axis_in_reg_mux_axis_h_l507_c3_4fbb_iffalse[577] = unary_op_not_axis_h_l506_c22_821a_expr;
  assign axis_in_reg_mux_axis_h_l507_c3_4fbb_iftrue = { \axis_in.valid , \axis_in.data  };
  assign axis_in_reg_mux_axis_h_l507_c3_4fbb_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l493_c5_4066_cond = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond;
  assign axis_in_reg_valid_mux_axis_h_l493_c5_4066_iffalse = axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[577];
  assign axis_in_reg_valid_mux_axis_h_l493_c5_4066_iftrue = 1'h0;
  assign axis_out_reg = \return_output.axis_out ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_iffalse = \return_output.axis_out [143:128];
  assign axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_iftrue = 16'h0000;
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_cond = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_iffalse = \return_output.axis_out [144];
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l474_c3_3a90_cond = axis_in_reg_mux_axis_h_l474_c3_3a90_cond;
  assign axis_out_reg_mux_axis_h_l474_c3_3a90_iffalse = { unary_op_not_axis_h_l473_c28_2090_expr, axis_out_reg_data_tlast_mux_axis_h_l462_c3_c4ed_return_output, axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_return_output, \return_output.axis_out [127:0] };
  assign axis_out_reg_mux_axis_h_l474_c3_3a90_iftrue = axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[583:438];
  assign axis_out_reg_mux_axis_h_l474_c3_3a90_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_cond = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_iffalse = \return_output.axis_out [145];
  assign axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_c4ed_return_output = unary_op_not_axis_h_l473_c28_2090_expr;
  assign bin_op_and_axis_h_l462_c6_ef8b_left = \return_output.axis_out [145];
  assign bin_op_and_axis_h_l462_c6_ef8b_return_output = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_c4ed_cond;
  assign bin_op_and_axis_h_l462_c6_ef8b_right = axis_out_ready;
  assign bin_op_and_axis_h_l474_c6_6ea9_left = axis_in_reg_mux_axis_h_l474_c3_3a90_iffalse[577];
  assign bin_op_and_axis_h_l474_c6_6ea9_return_output = axis_in_reg_mux_axis_h_l474_c3_3a90_cond;
  assign bin_op_and_axis_h_l507_c6_6c67_left = \axis_in.valid ;
  assign bin_op_and_axis_h_l507_c6_6c67_return_output = axis_in_reg_mux_axis_h_l507_c3_4fbb_cond;
  assign clk_en_internal = clock_enable;
  assign \return_output.axis_in_ready  = bin_op_and_axis_h_l507_c6_6c67_right;
  assign unary_op_not_axis_h_l473_c28_2090_return_output = bin_op_and_axis_h_l474_c6_6ea9_right;
  assign unary_op_not_axis_h_l493_c9_db34_expr = axis512_to_axis128_array_axis_h_l478_c43_4594_return_output[437];
  assign unary_op_not_axis_h_l493_c9_db34_return_output = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_4066_cond;
  assign unary_op_not_axis_h_l506_c22_821a_return_output = bin_op_and_axis_h_l507_c6_6c67_right;
endmodule

module axis512_to_axis128_array_0clk_4b8d8b28(\axis.tdata , \axis.tkeep , \axis.tlast , \return_output.axis_chunks );
  input [511:0] \axis.tdata ;
  wire [511:0] \axis.tdata ;
  input [63:0] \axis.tkeep ;
  wire [63:0] \axis.tkeep ;
  input \axis.tlast ;
  wire \axis.tlast ;
  wire for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_left;
  wire for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_return_output;
  wire for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_right;
  wire for_axis_h_l327_c3_9d99_iter_0_unary_op_not_axis_h_l329_c36_5266_expr;
  wire for_axis_h_l327_c3_9d99_iter_0_unary_op_not_axis_h_l329_c36_5266_return_output;
  wire for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_left;
  wire for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_return_output;
  wire for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_right;
  wire for_axis_h_l327_c3_9d99_iter_1_unary_op_not_axis_h_l329_c36_5266_expr;
  wire for_axis_h_l327_c3_9d99_iter_1_unary_op_not_axis_h_l329_c36_5266_return_output;
  wire for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_left;
  wire for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_return_output;
  wire for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_right;
  wire for_axis_h_l327_c3_9d99_iter_2_unary_op_not_axis_h_l329_c36_5266_expr;
  wire for_axis_h_l327_c3_9d99_iter_2_unary_op_not_axis_h_l329_c36_5266_return_output;
  output [583:0] \return_output.axis_chunks ;
  wire [583:0] \return_output.axis_chunks ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1 (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_return_output),
    .right(for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_9d99_iter_0_unary_op_not_axis_h_l329_c36_5266 (
    .expr(\axis.tkeep [47]),
    .return_output(for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1 (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_return_output),
    .right(for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_9d99_iter_1_unary_op_not_axis_h_l329_c36_5266 (
    .expr(\axis.tkeep [31]),
    .return_output(for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1 (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_return_output),
    .right(for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_9d99_iter_2_unary_op_not_axis_h_l329_c36_5266 (
    .expr(\axis.tkeep [15]),
    .return_output(for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_right)
  );
  assign for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_left = \axis.tlast ;
  assign for_axis_h_l327_c3_9d99_iter_0_unary_op_not_axis_h_l329_c36_5266_expr = \axis.tkeep [47];
  assign for_axis_h_l327_c3_9d99_iter_0_unary_op_not_axis_h_l329_c36_5266_return_output = for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_right;
  assign for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_left = \axis.tlast ;
  assign for_axis_h_l327_c3_9d99_iter_1_unary_op_not_axis_h_l329_c36_5266_expr = \axis.tkeep [31];
  assign for_axis_h_l327_c3_9d99_iter_1_unary_op_not_axis_h_l329_c36_5266_return_output = for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_right;
  assign for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_left = \axis.tlast ;
  assign for_axis_h_l327_c3_9d99_iter_2_unary_op_not_axis_h_l329_c36_5266_expr = \axis.tkeep [15];
  assign for_axis_h_l327_c3_9d99_iter_2_unary_op_not_axis_h_l329_c36_5266_return_output = for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_right;
  assign \return_output.axis_chunks  = { \axis.tkeep [63], for_axis_h_l327_c3_9d99_iter_0_bin_op_and_axis_h_l330_c35_91f1_return_output, \axis.tkeep [63:48], \axis.tdata [511:384], \axis.tkeep [47], for_axis_h_l327_c3_9d99_iter_1_bin_op_and_axis_h_l330_c35_91f1_return_output, \axis.tkeep [47:32], \axis.tdata [383:256], \axis.tkeep [31], for_axis_h_l327_c3_9d99_iter_2_bin_op_and_axis_h_l330_c35_91f1_return_output, \axis.tkeep [31:16], \axis.tdata [255:128], \axis.tkeep [15], \axis.tlast , \axis.tkeep [15:0], \axis.tdata [127:0] };
endmodule

module bin_op_and_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \8892.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left & right;
  assign \8892.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_and_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [319:0] \21309.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = left & right;
  assign \21309.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_and_uint8_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [35:0] \19862.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left & { 4'h0, right };
  assign \19862.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_and_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \19889.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left & right;
  assign \19889.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_eq_uint10_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [32:0] \14557.read_pipe ;
  input [9:0] left;
  wire [9:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 9'h000, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \14557.read_pipe  = { left, right, 22'bx011111111111111111111 };
endmodule

module bin_op_eq_uint11_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [35:0] \18769.read_pipe ;
  input [10:0] left;
  wire [10:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 10'h000, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \18769.read_pipe  = { left, right, 24'bx01111111111111111111111 };
endmodule

module bin_op_eq_uint16_t_uint16_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [65:0] \18693.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \18693.read_pipe  = { left, right, 34'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [5:0] \12294.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \12294.read_pipe  = { left, right, 4'bx011 };
endmodule

module bin_op_eq_uint2_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [9:0] \15515.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \15515.read_pipe  = { left, right, 6'bx01111 };
endmodule

module bin_op_eq_uint3_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [13:0] \16613.read_pipe ;
  input [2:0] left;
  wire [2:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \16613.read_pipe  = { left, right, 8'bx0111111 };
endmodule

module bin_op_eq_uint4_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [14:0] \22457.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 3'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \22457.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [15:0] \22495.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == { 2'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \22495.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [16:0] \22382.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == { 1'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \22382.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [17:0] \22420.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \22420.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [257:0] \21414.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \21414.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint7_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [23:0] \18576.read_pipe ;
  input [6:0] left;
  wire [6:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 6'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \18576.read_pipe  = { left, right, 16'bx011111111111111 };
endmodule

module bin_op_eq_uint8_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [26:0] \16548.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 7'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \16548.read_pipe  = { left, right, 18'bx01111111111111111 };
endmodule

module bin_op_eq_uint8_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [28:0] \16457.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == { 5'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \16457.read_pipe  = { left, right, 18'bx01111111111111111 };
endmodule

module bin_op_eq_uint9_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [29:0] \14459.read_pipe ;
  input [8:0] left;
  wire [8:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 8'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \14459.read_pipe  = { left, right, 20'bx0111111111111111111 };
endmodule

module bin_op_gt_int17_t_int32_t_0clk_794ce60a(left, right, return_output);
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca_left;
  wire bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca_return_output;
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca_right;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9_left;
  wire bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9_return_output;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9_right;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348_x;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c_x;
  input [16:0] left;
  wire [16:0] left;
  output return_output;
  wire return_output;
  input [31:0] right;
  wire [31:0] right;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_cond;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_iffalse;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_iftrue;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_return_output;
  bin_op_eq_uint16_t_uint16_t_0clk_de264c78 bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca (
    .left(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348_return_output[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_cond),
    .right(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c_return_output[15:0])
  );
  bin_op_gt_uint16_t_uint16_t_0clk_380ecc95 bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9 (
    .left(left[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_iftrue),
    .right(right[15:0])
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348 (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348_return_output),
    .x(right)
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c_return_output),
    .x({ left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left })
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e (
    .cond(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_cond),
    .iffalse(right[31]),
    .iftrue(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_iftrue),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca_left = const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348_return_output[15:0];
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_cond;
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_1fca_right = const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c_return_output[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9_left = left[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_iftrue;
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_fdd9_right = right[15:0];
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_c348_x = right;
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_290c_x = { left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left };
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_iffalse = right[31];
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_5a7e_return_output = return_output;
endmodule

module bin_op_gt_uint16_t_uint16_t_0clk_380ecc95(left, right, return_output);
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17" *)
  wire [17:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_return_output;
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_right;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  bin_op_minus_int17_t_int17_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_8fde_return_output[16];
endmodule

module bin_op_gt_uint16_t_uint5_t_0clk_5af1a430(left, right, return_output);
  wire [10:0] bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be_left;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be_return_output;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be_right;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_left;
  (* unused_bits = "0 1 2 3 4 6" *)
  wire [6:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_return_output;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_right;
  (* unused_bits = "11 12 13 14 15" *)
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364_return_output;
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [4:0] right;
  wire [4:0] right;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_cond;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_iffalse;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_iftrue;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_return_output;
  bin_op_eq_uint11_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be (
    .left(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364_return_output[10:0]),
    .return_output(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_cond),
    .right(1'h0)
  );
  bin_op_minus_int6_t_int6_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_return_output),
    .right({ 1'h0, left[4:0] })
  );
  const_sr_5_uint16_t_0clk_de264c78 const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364 (
    .return_output(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44 (
    .cond(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_return_output[5]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be_left = const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364_return_output[10:0];
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be_return_output = rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_cond;
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e9be_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_right = { 1'h0, left[4:0] };
  assign const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_5364_x = left;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_iftrue = bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_1d19_return_output[5];
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_cb44_return_output = return_output;
endmodule

module bin_op_gt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_return_output;
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_04e8_return_output[64];
endmodule

module bin_op_gt_uint8_t_uint1_t_0clk_5af1a430(left, right, return_output);
  wire [6:0] bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054_left;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054_return_output;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054_right;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_left;
  (* unused_bits = "0 2" *)
  wire [2:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_return_output;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_right;
  (* unused_bits = "7" *)
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58_return_output;
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58_x;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_cond;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_iffalse;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_iftrue;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_return_output;
  bin_op_eq_uint7_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054 (
    .left(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58_return_output[6:0]),
    .return_output(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_cond),
    .right(1'h0)
  );
  bin_op_minus_int2_t_int2_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_return_output),
    .right({ 1'h0, left[0] })
  );
  const_sr_1_uint8_t_0clk_de264c78 const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58 (
    .return_output(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24 (
    .cond(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_return_output[1]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054_left = const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58_return_output[6:0];
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054_return_output = rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_cond;
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_f054_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_right = { 1'h0, left[0] };
  assign const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_6b58_x = left;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_iftrue = bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_002f_return_output[1];
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_6d24_return_output = return_output;
endmodule

module bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_return_output;
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_df90_expr;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_df90_return_output;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_return_output),
    .right({ 1'h0, right })
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_df90 (
    .expr(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_return_output[64]),
    .return_output(return_output)
  );
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_left = { 1'h0, left };
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_right = { 1'h0, right };
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_df90_expr = bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_1c6f_return_output[64];
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_df90_return_output = return_output;
endmodule

module bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire [133:0] \21393.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [66:0] return_output;
  wire [66:0] return_output;
  input [2:0] right;
  wire [2:0] right;
  assign return_output = { 3'h0, left } * { 64'h0000000000000000, right };
  assign \21393.read_pipe  = { 67'hxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [255:0] \21122.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 64'h0000000000000000, left } * { 64'h0000000000000000, right };
  assign \21122.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_lt_uint16_t_uint6_t_0clk_5af1a430(left, right, return_output);
  wire [9:0] bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba_left;
  wire bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba_return_output;
  wire bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba_right;
  wire [6:0] bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_left;
  (* unused_bits = "0 1 2 3 4 5 7" *)
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_return_output;
  wire [6:0] bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_right;
  (* unused_bits = "10 11 12 13 14 15" *)
  wire [15:0] const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028_return_output;
  wire [15:0] const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [5:0] right;
  wire [5:0] right;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_cond;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_iffalse;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_iftrue;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_return_output;
  bin_op_eq_uint10_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba (
    .left(const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028_return_output[9:0]),
    .return_output(rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_cond),
    .right(1'h0)
  );
  bin_op_minus_int7_t_int7_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a (
    .left({ 1'h0, left[5:0] }),
    .return_output(bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_return_output),
    .right({ 1'h0, right })
  );
  const_sr_6_uint16_t_0clk_de264c78 const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028 (
    .return_output(const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834 (
    .cond(rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_return_output[6]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba_left = const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028_return_output[9:0];
  assign bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba_return_output = rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_cond;
  assign bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_3bba_right = 1'h0;
  assign bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_left = { 1'h0, left[5:0] };
  assign bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_right = { 1'h0, right };
  assign const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_1028_x = left;
  assign rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_iffalse = 1'h0;
  assign rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_iftrue = bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_dc2a_return_output[6];
  assign rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_7834_return_output = return_output;
endmodule

module bin_op_lt_uint16_t_uint7_t_0clk_5af1a430(left, right, return_output);
  wire [8:0] bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7_left;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7_return_output;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7_right;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_left;
  (* unused_bits = "0 1 2 3 4 5 6 8" *)
  wire [8:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_return_output;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_right;
  (* unused_bits = "9 10 11 12 13 14 15" *)
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc_return_output;
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [6:0] right;
  wire [6:0] right;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_cond;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_iffalse;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_iftrue;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_return_output;
  bin_op_eq_uint9_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7 (
    .left(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc_return_output[8:0]),
    .return_output(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_cond),
    .right(1'h0)
  );
  bin_op_minus_int8_t_int8_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4 (
    .left({ 1'h0, left[6:0] }),
    .return_output(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_return_output),
    .right({ 1'h0, right })
  );
  const_sr_7_uint16_t_0clk_de264c78 const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc (
    .return_output(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac (
    .cond(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_return_output[7]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7_left = const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc_return_output[8:0];
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7_return_output = rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_cond;
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_5fe7_right = 1'h0;
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_left = { 1'h0, left[6:0] };
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_right = { 1'h0, right };
  assign const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_85fc_x = left;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_iffalse = 1'h0;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_iftrue = bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_e8d4_return_output[7];
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_90ac_return_output = return_output;
endmodule

module bin_op_lt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708 (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_f708_return_output[64];
endmodule

module bin_op_minus_int17_t_int17_t_0clk_de264c78(left, right, return_output);
  wire [156:0] \21062.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [16:0] right;
  wire [16:0] right;
  assign return_output = { left[16], left } - { right[16], right };
  assign \21062.read_pipe  = { left, right, 123'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int2_t_int2_t_0clk_de264c78(left, right, return_output);
  wire [21:0] \18614.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output [2:0] return_output;
  wire [2:0] return_output;
  input [1:0] right;
  wire [1:0] right;
  assign return_output = { left[1], left } - { right[1], right };
  assign \18614.read_pipe  = { left, right, 18'hxxxxx };
endmodule

module bin_op_minus_int65_t_int65_t_0clk_de264c78(left, right, return_output);
  wire [588:0] \22169.read_pipe ;
  input [64:0] left;
  wire [64:0] left;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  assign return_output = { left[64], left } - { right[64], right };
  assign \22169.read_pipe  = { left, right, 459'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int6_t_int6_t_0clk_de264c78(left, right, return_output);
  wire [57:0] \18807.read_pipe ;
  input [5:0] left;
  wire [5:0] left;
  output [6:0] return_output;
  wire [6:0] return_output;
  input [5:0] right;
  wire [5:0] right;
  assign return_output = { left[5], left } - { right[5], right };
  assign \18807.read_pipe  = { left, right, 46'hxxxxxxxxxxxx };
endmodule

module bin_op_minus_int7_t_int7_t_0clk_de264c78(left, right, return_output);
  wire [66:0] \14595.read_pipe ;
  input [6:0] left;
  wire [6:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [6:0] right;
  wire [6:0] right;
  assign return_output = { left[6], left } - { right[6], right };
  assign \14595.read_pipe  = { left, right, 53'hxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int8_t_int8_t_0clk_de264c78(left, right, return_output);
  wire [75:0] \14497.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [8:0] return_output;
  wire [8:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = { left[7], left } - { right[7], right };
  assign \14497.read_pipe  = { left, right, 60'hxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [130:0] \9156.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input right;
  wire right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 16'h0000, right };
  assign _0_[15:0] = return_output;
  assign \9156.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [134:0] \15817.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 12'h000, right };
  assign _0_[15:0] = return_output;
  assign \15817.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "64" *)
  wire [64:0] _0_;
  wire [577:0] \21493.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign { _0_[64], return_output } = { 1'h0, left } - { 1'h0, right };
  assign _0_[63:0] = return_output;
  assign \21493.read_pipe  = { left, right, 450'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_neq_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [194:0] \21335.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 63'h0000000000000000, right };
  assign return_output = _0_ ? 1'h0 : 1'h1;
  assign \21335.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_or_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \12379.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left | right;
  assign \12379.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_or_uint64_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [259:0] \18920.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left | { 60'h000000000000000, right };
  assign \18920.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [132:0] \9103.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 16'h0000, right };
  assign \9103.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  wire [136:0] \16017.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign return_output = { 1'h0, left } + { 12'h000, right };
  assign \16017.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint320_t_uint320_t_0clk_de264c78(left, right, return_output);
  wire [2883:0] \20128.read_pipe ;
  input [319:0] left;
  wire [319:0] left;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \20128.read_pipe  = { left, right, 2244'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint32_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [260:0] \15131.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 32'h00000000, right };
  assign \15131.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [291:0] \17236.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \17236.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint5_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [44:0] \18867.read_pipe ;
  input [4:0] left;
  wire [4:0] left;
  output [5:0] return_output;
  wire [5:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 5'h00, right };
  assign \18867.read_pipe  = { left, right, 39'hxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [516:0] \21256.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 64'h0000000000000000, right };
  assign \21256.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [579:0] \21143.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \21143.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint8_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [68:0] \16495.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [8:0] return_output;
  wire [8:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 8'h00, right };
  assign \16495.read_pipe  = { left, right, 60'hxxxxxxxxxxxxxxx };
endmodule

module bin_op_xor_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [159:0] \21805.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = left ^ right;
  assign \21805.read_pipe  = { left, right, 96'hxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_xor_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \14341.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left ^ right;
  assign \14341.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bytes_to_u320_t_0clk_4bbc8984(bytes, \return_output.limbs );
  input [319:0] bytes;
  wire [319:0] bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_2638_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_2638_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb (
    .bytes(bytes[319:256]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_2638_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_2638_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb (
    .bytes(bytes[255:192]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_2638_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_2638_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb (
    .bytes(bytes[191:128]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_2638_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_2638_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb (
    .bytes(bytes[127:64]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_2638_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_2638_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb (
    .bytes(bytes[63:0]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_2638_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output)
  );
  assign for_u320_t_bytes_t_h_l44_c1_2638_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes = bytes[319:256];
  assign for_u320_t_bytes_t_h_l44_c1_2638_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes = bytes[255:192];
  assign for_u320_t_bytes_t_h_l44_c1_2638_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes = bytes[191:128];
  assign for_u320_t_bytes_t_h_l44_c1_2638_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes = bytes[127:64];
  assign for_u320_t_bytes_t_h_l44_c1_2638_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_bytes = bytes[63:0];
  assign \return_output.limbs  = { for_u320_t_bytes_t_h_l44_c1_2638_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output, for_u320_t_bytes_t_h_l44_c1_2638_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output, for_u320_t_bytes_t_h_l44_c1_2638_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output, for_u320_t_bytes_t_h_l44_c1_2638_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output, for_u320_t_bytes_t_h_l44_c1_2638_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_bccb_return_output };
endmodule

module bytes_to_uint320_0clk_b3848d7a(src, \return_output.limbs );
  wire [319:0] bytes_to_u320_t_poly1305_h_l77_c12_1715_bytes;
  wire [319:0] bytes_to_u320_t_poly1305_h_l77_c12_1715_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  input [319:0] src;
  wire [319:0] src;
  bytes_to_u320_t_0clk_4bbc8984 bytes_to_u320_t_poly1305_h_l77_c12_1715 (
    .bytes(src),
    .\return_output.limbs (\return_output.limbs )
  );
  assign bytes_to_u320_t_poly1305_h_l77_c12_1715_bytes = src;
  assign bytes_to_u320_t_poly1305_h_l77_c12_1715_return_output = \return_output.limbs ;
endmodule

module bytes_to_uint64_t_0clk_36723c85(bytes, return_output);
  input [63:0] bytes;
  wire [63:0] bytes;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = { bytes[7:0], bytes[15:8], bytes[23:16], bytes[31:24], bytes[39:32], bytes[47:40], bytes[55:48], bytes[63:56] };
endmodule

module chacha20_block_30clk_e6e1d2ce(clk, \state.state , \return_output.state );
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_823a_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_823a_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_0d68_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_0d68_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_7085_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_7085_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_f48c_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_f48c_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_9f78_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_9f78_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_11fa_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_11fa_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_3f49_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_3f49_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_e619_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_e619_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c28_3a33_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c28_3a33_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l82_c29_3fc1_state0;
  input clk;
  wire clk;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_return_output;
  reg [31:0] for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \state.state ;
  wire [511:0] \state.state ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [511:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [479:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [447:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [415:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [383:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [351:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [319:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [287:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [255:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [223:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [191:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [159:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [127:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [95:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [63:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= \state.state [31:0];
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right <= comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l73_c28_823a (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l74_c28_0d68_state0),
    .\state0.state (\state.state )
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l74_c28_0d68 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l75_c28_7085_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l74_c28_0d68_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l75_c28_7085 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l76_c28_f48c_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l75_c28_7085_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l76_c28_f48c (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l77_c28_9f78_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l76_c28_f48c_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l77_c28_9f78 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l78_c28_11fa_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l77_c28_9f78_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l78_c28_11fa (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l79_c28_3f49_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l78_c28_11fa_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l79_c28_3f49 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l80_c28_e619_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l79_c28_3f49_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l80_c28_e619 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l81_c28_3a33_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l80_c28_e619_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l81_c28_3a33 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l82_c29_3fc1_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l81_c28_3a33_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l82_c29_3fc1 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output),
    .\state0.state (chacha20_block_step_chacha20_h_l82_c29_3fc1_state0)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[511:480]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[191:160]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[159:128]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[127:96]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[95:64]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[63:32]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[31:0]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[479:448]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[447:416]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[415:384]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[383:352]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[351:320]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[319:288]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[287:256]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[255:224]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301 (
    .left(chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[223:192]),
    .return_output(for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_return_output),
    .right(for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right)
  );
  assign chacha20_block_step_chacha20_h_l73_c28_823a_return_output = chacha20_block_step_chacha20_h_l74_c28_0d68_state0;
  assign chacha20_block_step_chacha20_h_l73_c28_823a_state0 = \state.state ;
  assign chacha20_block_step_chacha20_h_l74_c28_0d68_return_output = chacha20_block_step_chacha20_h_l75_c28_7085_state0;
  assign chacha20_block_step_chacha20_h_l75_c28_7085_return_output = chacha20_block_step_chacha20_h_l76_c28_f48c_state0;
  assign chacha20_block_step_chacha20_h_l76_c28_f48c_return_output = chacha20_block_step_chacha20_h_l77_c28_9f78_state0;
  assign chacha20_block_step_chacha20_h_l77_c28_9f78_return_output = chacha20_block_step_chacha20_h_l78_c28_11fa_state0;
  assign chacha20_block_step_chacha20_h_l78_c28_11fa_return_output = chacha20_block_step_chacha20_h_l79_c28_3f49_state0;
  assign chacha20_block_step_chacha20_h_l79_c28_3f49_return_output = chacha20_block_step_chacha20_h_l80_c28_e619_state0;
  assign chacha20_block_step_chacha20_h_l80_c28_e619_return_output = chacha20_block_step_chacha20_h_l81_c28_3a33_state0;
  assign chacha20_block_step_chacha20_h_l81_c28_3a33_return_output = chacha20_block_step_chacha20_h_l82_c29_3fc1_state0;
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [511:480];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [191:160];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [159:128];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [127:96];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [95:64];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [63:32];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [31:0];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [479:448];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [447:416];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [415:384];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [383:352];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [351:320];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [319:288];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [287:256];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [255:224];
  assign comb_stage0_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = \state.state [223:192];
  assign for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[511:480];
  assign for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[191:160];
  assign for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[159:128];
  assign for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[127:96];
  assign for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[95:64];
  assign for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[63:32];
  assign for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[31:0];
  assign for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[479:448];
  assign for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[447:416];
  assign for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[415:384];
  assign for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[383:352];
  assign for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[351:320];
  assign for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[319:288];
  assign for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[287:256];
  assign for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[255:224];
  assign for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_left = chacha20_block_step_chacha20_h_l82_c29_3fc1_return_output[223:192];
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage0_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage1_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage10_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage11_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage11_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage12_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage12_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage13_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage13_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage14_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage14_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage15_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage15_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage16_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage16_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage17_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage17_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage18_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage18_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage19_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage19_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage20_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage1_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage2_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage20_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage21_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage21_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage22_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage22_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage23_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage23_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage24_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage24_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage25_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage25_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage26_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage26_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage27_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage27_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage28_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage28_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage29_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage29_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage2_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage3_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage3_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage4_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage4_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage5_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage5_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage6_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage6_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage7_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage7_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage8_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage8_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage9_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign reg_stage9_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right = comb_stage10_for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_right;
  assign \return_output.state  = { for_chacha20_h_l86_c5_e5b5_iter_0_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_1_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_2_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_3_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_4_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_5_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_6_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_7_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_8_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_9_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_10_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_11_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_12_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_13_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_14_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0], for_chacha20_h_l86_c5_e5b5_iter_15_bin_op_plus_chacha20_h_l88_c27_2301_return_output[31:0] };
endmodule

module chacha20_block_step_3clk_8bb6be71(clk, \state0.state , \return_output.state );
  input clk;
  wire clk;
  wire [1023:0] io_registers;
  reg [1023:0] io_registers_r = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [3:0] quarter_round_chacha20_h_l55_c29_ea44_a;
  wire [3:0] quarter_round_chacha20_h_l55_c29_ea44_b;
  wire [3:0] quarter_round_chacha20_h_l55_c29_ea44_c;
  wire [3:0] quarter_round_chacha20_h_l55_c29_ea44_d;
  wire [511:0] quarter_round_chacha20_h_l55_c29_ea44_return_output;
  wire [511:0] quarter_round_chacha20_h_l55_c29_ea44_s;
  wire [3:0] quarter_round_chacha20_h_l56_c29_ee36_a;
  wire [3:0] quarter_round_chacha20_h_l56_c29_ee36_b;
  wire [3:0] quarter_round_chacha20_h_l56_c29_ee36_c;
  wire [3:0] quarter_round_chacha20_h_l56_c29_ee36_d;
  wire [511:0] quarter_round_chacha20_h_l56_c29_ee36_return_output;
  wire [511:0] quarter_round_chacha20_h_l56_c29_ee36_s;
  wire [3:0] quarter_round_chacha20_h_l57_c29_92b4_a;
  wire [3:0] quarter_round_chacha20_h_l57_c29_92b4_b;
  wire [3:0] quarter_round_chacha20_h_l57_c29_92b4_c;
  wire [3:0] quarter_round_chacha20_h_l57_c29_92b4_d;
  wire [511:0] quarter_round_chacha20_h_l57_c29_92b4_return_output;
  wire [511:0] quarter_round_chacha20_h_l57_c29_92b4_s;
  wire [3:0] quarter_round_chacha20_h_l58_c29_ec6c_a;
  wire [3:0] quarter_round_chacha20_h_l58_c29_ec6c_b;
  wire [3:0] quarter_round_chacha20_h_l58_c29_ec6c_c;
  wire [3:0] quarter_round_chacha20_h_l58_c29_ec6c_d;
  wire [511:0] quarter_round_chacha20_h_l58_c29_ec6c_return_output;
  wire [511:0] quarter_round_chacha20_h_l58_c29_ec6c_s;
  wire [3:0] quarter_round_chacha20_h_l59_c29_b5f2_a;
  wire [3:0] quarter_round_chacha20_h_l59_c29_b5f2_b;
  wire [3:0] quarter_round_chacha20_h_l59_c29_b5f2_c;
  wire [3:0] quarter_round_chacha20_h_l59_c29_b5f2_d;
  wire [511:0] quarter_round_chacha20_h_l59_c29_b5f2_return_output;
  wire [511:0] quarter_round_chacha20_h_l59_c29_b5f2_s;
  wire [3:0] quarter_round_chacha20_h_l60_c29_da6a_a;
  wire [3:0] quarter_round_chacha20_h_l60_c29_da6a_b;
  wire [3:0] quarter_round_chacha20_h_l60_c29_da6a_c;
  wire [3:0] quarter_round_chacha20_h_l60_c29_da6a_d;
  wire [511:0] quarter_round_chacha20_h_l60_c29_da6a_return_output;
  wire [511:0] quarter_round_chacha20_h_l60_c29_da6a_s;
  wire [3:0] quarter_round_chacha20_h_l61_c29_ec04_a;
  wire [3:0] quarter_round_chacha20_h_l61_c29_ec04_b;
  wire [3:0] quarter_round_chacha20_h_l61_c29_ec04_c;
  wire [3:0] quarter_round_chacha20_h_l61_c29_ec04_d;
  wire [511:0] quarter_round_chacha20_h_l61_c29_ec04_return_output;
  wire [511:0] quarter_round_chacha20_h_l61_c29_ec04_s;
  wire [3:0] quarter_round_chacha20_h_l62_c29_53cc_a;
  wire [3:0] quarter_round_chacha20_h_l62_c29_53cc_b;
  wire [3:0] quarter_round_chacha20_h_l62_c29_53cc_c;
  wire [3:0] quarter_round_chacha20_h_l62_c29_53cc_d;
  wire [511:0] quarter_round_chacha20_h_l62_c29_53cc_return_output;
  wire [511:0] quarter_round_chacha20_h_l62_c29_53cc_s;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \state0.state ;
  wire [511:0] \state0.state ;
  always @(posedge clk)
    io_registers_r <= { quarter_round_chacha20_h_l62_c29_53cc_return_output, \state0.state  };
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l55_c29_ea44 (
    .a(4'h0),
    .b(4'h4),
    .c(4'h8),
    .d(4'hc),
    .\return_output.state (quarter_round_chacha20_h_l56_c29_ee36_s),
    .\s.state (io_registers_r[511:0])
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l56_c29_ee36 (
    .a(4'h1),
    .b(4'h5),
    .c(4'h9),
    .d(4'hd),
    .\return_output.state (quarter_round_chacha20_h_l57_c29_92b4_s),
    .\s.state (quarter_round_chacha20_h_l56_c29_ee36_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l57_c29_92b4 (
    .a(4'h2),
    .b(4'h6),
    .c(4'ha),
    .d(4'he),
    .\return_output.state (quarter_round_chacha20_h_l58_c29_ec6c_s),
    .\s.state (quarter_round_chacha20_h_l57_c29_92b4_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l58_c29_ec6c (
    .a(4'h3),
    .b(4'h7),
    .c(4'hb),
    .d(4'hf),
    .\return_output.state (quarter_round_chacha20_h_l59_c29_b5f2_s),
    .\s.state (quarter_round_chacha20_h_l58_c29_ec6c_s)
  );
  quarter_round_1clk_76f45219 quarter_round_chacha20_h_l59_c29_b5f2 (
    .a(4'h0),
    .b(4'h5),
    .c(4'ha),
    .clk(clk),
    .d(4'hf),
    .\return_output.state (quarter_round_chacha20_h_l60_c29_da6a_s),
    .\s.state (quarter_round_chacha20_h_l59_c29_b5f2_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l60_c29_da6a (
    .a(4'h1),
    .b(4'h6),
    .c(4'hb),
    .d(4'hc),
    .\return_output.state (quarter_round_chacha20_h_l61_c29_ec04_s),
    .\s.state (quarter_round_chacha20_h_l60_c29_da6a_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l61_c29_ec04 (
    .a(4'h2),
    .b(4'h7),
    .c(4'h8),
    .d(4'hd),
    .\return_output.state (quarter_round_chacha20_h_l62_c29_53cc_s),
    .\s.state (quarter_round_chacha20_h_l61_c29_ec04_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l62_c29_53cc (
    .a(4'h3),
    .b(4'h4),
    .c(4'h9),
    .d(4'he),
    .\return_output.state (quarter_round_chacha20_h_l62_c29_53cc_return_output),
    .\s.state (quarter_round_chacha20_h_l62_c29_53cc_s)
  );
  assign io_registers = { quarter_round_chacha20_h_l62_c29_53cc_return_output, \state0.state  };
  assign quarter_round_chacha20_h_l55_c29_ea44_a = 4'h0;
  assign quarter_round_chacha20_h_l55_c29_ea44_b = 4'h4;
  assign quarter_round_chacha20_h_l55_c29_ea44_c = 4'h8;
  assign quarter_round_chacha20_h_l55_c29_ea44_d = 4'hc;
  assign quarter_round_chacha20_h_l55_c29_ea44_return_output = quarter_round_chacha20_h_l56_c29_ee36_s;
  assign quarter_round_chacha20_h_l55_c29_ea44_s = io_registers_r[511:0];
  assign quarter_round_chacha20_h_l56_c29_ee36_a = 4'h1;
  assign quarter_round_chacha20_h_l56_c29_ee36_b = 4'h5;
  assign quarter_round_chacha20_h_l56_c29_ee36_c = 4'h9;
  assign quarter_round_chacha20_h_l56_c29_ee36_d = 4'hd;
  assign quarter_round_chacha20_h_l56_c29_ee36_return_output = quarter_round_chacha20_h_l57_c29_92b4_s;
  assign quarter_round_chacha20_h_l57_c29_92b4_a = 4'h2;
  assign quarter_round_chacha20_h_l57_c29_92b4_b = 4'h6;
  assign quarter_round_chacha20_h_l57_c29_92b4_c = 4'ha;
  assign quarter_round_chacha20_h_l57_c29_92b4_d = 4'he;
  assign quarter_round_chacha20_h_l57_c29_92b4_return_output = quarter_round_chacha20_h_l58_c29_ec6c_s;
  assign quarter_round_chacha20_h_l58_c29_ec6c_a = 4'h3;
  assign quarter_round_chacha20_h_l58_c29_ec6c_b = 4'h7;
  assign quarter_round_chacha20_h_l58_c29_ec6c_c = 4'hb;
  assign quarter_round_chacha20_h_l58_c29_ec6c_d = 4'hf;
  assign quarter_round_chacha20_h_l58_c29_ec6c_return_output = quarter_round_chacha20_h_l59_c29_b5f2_s;
  assign quarter_round_chacha20_h_l59_c29_b5f2_a = 4'h0;
  assign quarter_round_chacha20_h_l59_c29_b5f2_b = 4'h5;
  assign quarter_round_chacha20_h_l59_c29_b5f2_c = 4'ha;
  assign quarter_round_chacha20_h_l59_c29_b5f2_d = 4'hf;
  assign quarter_round_chacha20_h_l59_c29_b5f2_return_output = quarter_round_chacha20_h_l60_c29_da6a_s;
  assign quarter_round_chacha20_h_l60_c29_da6a_a = 4'h1;
  assign quarter_round_chacha20_h_l60_c29_da6a_b = 4'h6;
  assign quarter_round_chacha20_h_l60_c29_da6a_c = 4'hb;
  assign quarter_round_chacha20_h_l60_c29_da6a_d = 4'hc;
  assign quarter_round_chacha20_h_l60_c29_da6a_return_output = quarter_round_chacha20_h_l61_c29_ec04_s;
  assign quarter_round_chacha20_h_l61_c29_ec04_a = 4'h2;
  assign quarter_round_chacha20_h_l61_c29_ec04_b = 4'h7;
  assign quarter_round_chacha20_h_l61_c29_ec04_c = 4'h8;
  assign quarter_round_chacha20_h_l61_c29_ec04_d = 4'hd;
  assign quarter_round_chacha20_h_l61_c29_ec04_return_output = quarter_round_chacha20_h_l62_c29_53cc_s;
  assign quarter_round_chacha20_h_l62_c29_53cc_a = 4'h3;
  assign quarter_round_chacha20_h_l62_c29_53cc_b = 4'h4;
  assign quarter_round_chacha20_h_l62_c29_53cc_c = 4'h9;
  assign quarter_round_chacha20_h_l62_c29_53cc_d = 4'he;
  assign \return_output.state  = io_registers_r[1023:512];
endmodule

module chacha20_encrypt_0clk_0a498d4a(clk, clock_enable, \global_to_module.chacha20_encrypt_key , \global_to_module.chacha20_encrypt_nonce , \global_to_module.chacha20_encrypt_axis_in , \global_to_module.chacha20_encrypt_poly_key_ready , \global_to_module.chacha20_encrypt_axis_out_ready , \global_to_module.chacha20_encrypt_pipeline_in_ready , \global_to_module.chacha20_encrypt_pipeline_out , \module_to_global.chacha20_encrypt_axis_in_ready , \module_to_global.chacha20_encrypt_poly_key , \module_to_global.chacha20_encrypt_axis_out , \module_to_global.chacha20_encrypt_pipeline_in , \module_to_global.chacha20_encrypt_pipeline_out_ready );
  wire [145:0] chacha20_fsm_chacha20_c_l35_c28_fec3_axis_in;
  wire chacha20_fsm_chacha20_c_l35_c28_fec3_clock_enable;
  wire [577:0] chacha20_fsm_chacha20_c_l35_c28_fec3_from_pipeline;
  wire [255:0] chacha20_fsm_chacha20_c_l35_c28_fec3_key;
  wire [95:0] chacha20_fsm_chacha20_c_l35_c28_fec3_nonce;
  wire chacha20_fsm_chacha20_c_l35_c28_fec3_ready_for_axis_out;
  wire chacha20_fsm_chacha20_c_l35_c28_fec3_ready_for_poly_key_out;
  wire [1366:0] chacha20_fsm_chacha20_c_l35_c28_fec3_return_output;
  wire chacha20_fsm_chacha20_c_l35_c28_fec3_to_pipeline_ready;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [145:0] \global_to_module.chacha20_encrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20_encrypt_axis_in ;
  input \global_to_module.chacha20_encrypt_axis_out_ready ;
  wire \global_to_module.chacha20_encrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20_encrypt_key ;
  wire [255:0] \global_to_module.chacha20_encrypt_key ;
  input [95:0] \global_to_module.chacha20_encrypt_nonce ;
  wire [95:0] \global_to_module.chacha20_encrypt_nonce ;
  input \global_to_module.chacha20_encrypt_pipeline_in_ready ;
  wire \global_to_module.chacha20_encrypt_pipeline_in_ready ;
  input [577:0] \global_to_module.chacha20_encrypt_pipeline_out ;
  wire [577:0] \global_to_module.chacha20_encrypt_pipeline_out ;
  input \global_to_module.chacha20_encrypt_poly_key_ready ;
  wire \global_to_module.chacha20_encrypt_poly_key_ready ;
  output \module_to_global.chacha20_encrypt_axis_in_ready ;
  wire \module_to_global.chacha20_encrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20_encrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20_encrypt_axis_out ;
  output [961:0] \module_to_global.chacha20_encrypt_pipeline_in ;
  wire [961:0] \module_to_global.chacha20_encrypt_pipeline_in ;
  output \module_to_global.chacha20_encrypt_pipeline_out_ready ;
  wire \module_to_global.chacha20_encrypt_pipeline_out_ready ;
  output [256:0] \module_to_global.chacha20_encrypt_poly_key ;
  wire [256:0] \module_to_global.chacha20_encrypt_poly_key ;
  assign \module_to_global.chacha20_encrypt_axis_in_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[0] : 1'h0;
  assign \module_to_global.chacha20_encrypt_poly_key  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[257:1] : 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_axis_out  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[403:258] : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_pipeline_in  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[1365:404] : 962'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_pipeline_out_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[1366] : 1'h0;
  chacha20_fsm_0clk_e0a0bc03 chacha20_fsm_chacha20_c_l35_c28_fec3 (
    .\axis_in.data (\global_to_module.chacha20_encrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.chacha20_encrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .\from_pipeline.data (\global_to_module.chacha20_encrypt_pipeline_out [576:0]),
    .\from_pipeline.valid (\global_to_module.chacha20_encrypt_pipeline_out [577]),
    .key(\global_to_module.chacha20_encrypt_key ),
    .nonce(\global_to_module.chacha20_encrypt_nonce ),
    .ready_for_axis_out(\global_to_module.chacha20_encrypt_axis_out_ready ),
    .ready_for_poly_key_out(\global_to_module.chacha20_encrypt_poly_key_ready ),
    .\return_output.axis (chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[403:258]),
    .\return_output.poly_key (chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[257:1]),
    .\return_output.ready_for_axis_in (chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[0]),
    .\return_output.ready_for_from_pipeline (chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[1366]),
    .\return_output.to_pipeline (chacha20_fsm_chacha20_c_l35_c28_fec3_return_output[1365:404]),
    .to_pipeline_ready(\global_to_module.chacha20_encrypt_pipeline_in_ready )
  );
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_axis_in = \global_to_module.chacha20_encrypt_axis_in ;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_clock_enable = clock_enable;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_from_pipeline = \global_to_module.chacha20_encrypt_pipeline_out ;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_key = \global_to_module.chacha20_encrypt_key ;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_nonce = \global_to_module.chacha20_encrypt_nonce ;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_ready_for_axis_out = \global_to_module.chacha20_encrypt_axis_out_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_ready_for_poly_key_out = \global_to_module.chacha20_encrypt_poly_key_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_fec3_to_pipeline_ready = \global_to_module.chacha20_encrypt_pipeline_in_ready ;
  assign clk_en_internal = clock_enable;
endmodule

module chacha20_encrypt_pipeline_fifo_0clk_b45f1687(clk, clock_enable, ready_for_data_out, \data_in.tdata , \data_in.tkeep , \data_in.tlast , data_in_valid, \return_output.data_out , \return_output.data_out_valid , \return_output.data_in_ready );
  wire _0_;
  wire _1_;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [511:0] \data_in.tdata ;
  wire [511:0] \data_in.tdata ;
  input [63:0] \data_in.tkeep ;
  wire [63:0] \data_in.tkeep ;
  input \data_in.tlast ;
  wire \data_in.tlast ;
  input data_in_valid;
  wire data_in_valid;
  wire [576:0] din_slv;
  wire [576:0] dout_slv;
  input ready_for_data_out;
  wire ready_for_data_out;
  output \return_output.data_in_ready ;
  wire \return_output.data_in_ready ;
  output [576:0] \return_output.data_out ;
  wire [576:0] \return_output.data_out ;
  output \return_output.data_out_valid ;
  wire \return_output.data_out_valid ;
  assign _0_ = data_in_valid & clock_enable;
  assign _1_ = ready_for_data_out & clock_enable;
  pipelinec_fifo_fwft_577_6 pipelinec_fifo_fwft_inst (
    .clk(clk),
    .data_in({ \data_in.tlast , \data_in.tkeep [0], \data_in.tkeep [1], \data_in.tkeep [2], \data_in.tkeep [3], \data_in.tkeep [4], \data_in.tkeep [5], \data_in.tkeep [6], \data_in.tkeep [7], \data_in.tkeep [8], \data_in.tkeep [9], \data_in.tkeep [10], \data_in.tkeep [11], \data_in.tkeep [12], \data_in.tkeep [13], \data_in.tkeep [14], \data_in.tkeep [15], \data_in.tkeep [16], \data_in.tkeep [17], \data_in.tkeep [18], \data_in.tkeep [19], \data_in.tkeep [20], \data_in.tkeep [21], \data_in.tkeep [22], \data_in.tkeep [23], \data_in.tkeep [24], \data_in.tkeep [25], \data_in.tkeep [26], \data_in.tkeep [27], \data_in.tkeep [28], \data_in.tkeep [29], \data_in.tkeep [30], \data_in.tkeep [31], \data_in.tkeep [32], \data_in.tkeep [33], \data_in.tkeep [34], \data_in.tkeep [35], \data_in.tkeep [36], \data_in.tkeep [37], \data_in.tkeep [38], \data_in.tkeep [39], \data_in.tkeep [40], \data_in.tkeep [41], \data_in.tkeep [42], \data_in.tkeep [43], \data_in.tkeep [44], \data_in.tkeep [45], \data_in.tkeep [46], \data_in.tkeep [47], \data_in.tkeep [48], \data_in.tkeep [49], \data_in.tkeep [50], \data_in.tkeep [51], \data_in.tkeep [52], \data_in.tkeep [53], \data_in.tkeep [54], \data_in.tkeep [55], \data_in.tkeep [56], \data_in.tkeep [57], \data_in.tkeep [58], \data_in.tkeep [59], \data_in.tkeep [60], \data_in.tkeep [61], \data_in.tkeep [62], \data_in.tkeep [63], \data_in.tdata [7:0], \data_in.tdata [15:8], \data_in.tdata [23:16], \data_in.tdata [31:24], \data_in.tdata [39:32], \data_in.tdata [47:40], \data_in.tdata [55:48], \data_in.tdata [63:56], \data_in.tdata [71:64], \data_in.tdata [79:72], \data_in.tdata [87:80], \data_in.tdata [95:88], \data_in.tdata [103:96], \data_in.tdata [111:104], \data_in.tdata [119:112], \data_in.tdata [127:120], \data_in.tdata [135:128], \data_in.tdata [143:136], \data_in.tdata [151:144], \data_in.tdata [159:152], \data_in.tdata [167:160], \data_in.tdata [175:168], \data_in.tdata [183:176], \data_in.tdata [191:184], \data_in.tdata [199:192], \data_in.tdata [207:200], \data_in.tdata [215:208], \data_in.tdata [223:216], \data_in.tdata [231:224], \data_in.tdata [239:232], \data_in.tdata [247:240], \data_in.tdata [255:248], \data_in.tdata [263:256], \data_in.tdata [271:264], \data_in.tdata [279:272], \data_in.tdata [287:280], \data_in.tdata [295:288], \data_in.tdata [303:296], \data_in.tdata [311:304], \data_in.tdata [319:312], \data_in.tdata [327:320], \data_in.tdata [335:328], \data_in.tdata [343:336], \data_in.tdata [351:344], \data_in.tdata [359:352], \data_in.tdata [367:360], \data_in.tdata [375:368], \data_in.tdata [383:376], \data_in.tdata [391:384], \data_in.tdata [399:392], \data_in.tdata [407:400], \data_in.tdata [415:408], \data_in.tdata [423:416], \data_in.tdata [431:424], \data_in.tdata [439:432], \data_in.tdata [447:440], \data_in.tdata [455:448], \data_in.tdata [463:456], \data_in.tdata [471:464], \data_in.tdata [479:472], \data_in.tdata [487:480], \data_in.tdata [495:488], \data_in.tdata [503:496], \data_in.tdata [511:504] }),
    .data_out(dout_slv),
    .ready_in(_1_),
    .ready_out(\return_output.data_in_ready ),
    .valid_in(_0_),
    .valid_out(\return_output.data_out_valid )
  );
  assign din_slv = { \data_in.tlast , \data_in.tkeep [0], \data_in.tkeep [1], \data_in.tkeep [2], \data_in.tkeep [3], \data_in.tkeep [4], \data_in.tkeep [5], \data_in.tkeep [6], \data_in.tkeep [7], \data_in.tkeep [8], \data_in.tkeep [9], \data_in.tkeep [10], \data_in.tkeep [11], \data_in.tkeep [12], \data_in.tkeep [13], \data_in.tkeep [14], \data_in.tkeep [15], \data_in.tkeep [16], \data_in.tkeep [17], \data_in.tkeep [18], \data_in.tkeep [19], \data_in.tkeep [20], \data_in.tkeep [21], \data_in.tkeep [22], \data_in.tkeep [23], \data_in.tkeep [24], \data_in.tkeep [25], \data_in.tkeep [26], \data_in.tkeep [27], \data_in.tkeep [28], \data_in.tkeep [29], \data_in.tkeep [30], \data_in.tkeep [31], \data_in.tkeep [32], \data_in.tkeep [33], \data_in.tkeep [34], \data_in.tkeep [35], \data_in.tkeep [36], \data_in.tkeep [37], \data_in.tkeep [38], \data_in.tkeep [39], \data_in.tkeep [40], \data_in.tkeep [41], \data_in.tkeep [42], \data_in.tkeep [43], \data_in.tkeep [44], \data_in.tkeep [45], \data_in.tkeep [46], \data_in.tkeep [47], \data_in.tkeep [48], \data_in.tkeep [49], \data_in.tkeep [50], \data_in.tkeep [51], \data_in.tkeep [52], \data_in.tkeep [53], \data_in.tkeep [54], \data_in.tkeep [55], \data_in.tkeep [56], \data_in.tkeep [57], \data_in.tkeep [58], \data_in.tkeep [59], \data_in.tkeep [60], \data_in.tkeep [61], \data_in.tkeep [62], \data_in.tkeep [63], \data_in.tdata [7:0], \data_in.tdata [15:8], \data_in.tdata [23:16], \data_in.tdata [31:24], \data_in.tdata [39:32], \data_in.tdata [47:40], \data_in.tdata [55:48], \data_in.tdata [63:56], \data_in.tdata [71:64], \data_in.tdata [79:72], \data_in.tdata [87:80], \data_in.tdata [95:88], \data_in.tdata [103:96], \data_in.tdata [111:104], \data_in.tdata [119:112], \data_in.tdata [127:120], \data_in.tdata [135:128], \data_in.tdata [143:136], \data_in.tdata [151:144], \data_in.tdata [159:152], \data_in.tdata [167:160], \data_in.tdata [175:168], \data_in.tdata [183:176], \data_in.tdata [191:184], \data_in.tdata [199:192], \data_in.tdata [207:200], \data_in.tdata [215:208], \data_in.tdata [223:216], \data_in.tdata [231:224], \data_in.tdata [239:232], \data_in.tdata [247:240], \data_in.tdata [255:248], \data_in.tdata [263:256], \data_in.tdata [271:264], \data_in.tdata [279:272], \data_in.tdata [287:280], \data_in.tdata [295:288], \data_in.tdata [303:296], \data_in.tdata [311:304], \data_in.tdata [319:312], \data_in.tdata [327:320], \data_in.tdata [335:328], \data_in.tdata [343:336], \data_in.tdata [351:344], \data_in.tdata [359:352], \data_in.tdata [367:360], \data_in.tdata [375:368], \data_in.tdata [383:376], \data_in.tdata [391:384], \data_in.tdata [399:392], \data_in.tdata [407:400], \data_in.tdata [415:408], \data_in.tdata [423:416], \data_in.tdata [431:424], \data_in.tdata [439:432], \data_in.tdata [447:440], \data_in.tdata [455:448], \data_in.tdata [463:456], \data_in.tdata [471:464], \data_in.tdata [479:472], \data_in.tdata [487:480], \data_in.tdata [495:488], \data_in.tdata [503:496], \data_in.tdata [511:504] };
  assign \return_output.data_out  = { dout_slv[576], dout_slv[512], dout_slv[513], dout_slv[514], dout_slv[515], dout_slv[516], dout_slv[517], dout_slv[518], dout_slv[519], dout_slv[520], dout_slv[521], dout_slv[522], dout_slv[523], dout_slv[524], dout_slv[525], dout_slv[526], dout_slv[527], dout_slv[528], dout_slv[529], dout_slv[530], dout_slv[531], dout_slv[532], dout_slv[533], dout_slv[534], dout_slv[535], dout_slv[536], dout_slv[537], dout_slv[538], dout_slv[539], dout_slv[540], dout_slv[541], dout_slv[542], dout_slv[543], dout_slv[544], dout_slv[545], dout_slv[546], dout_slv[547], dout_slv[548], dout_slv[549], dout_slv[550], dout_slv[551], dout_slv[552], dout_slv[553], dout_slv[554], dout_slv[555], dout_slv[556], dout_slv[557], dout_slv[558], dout_slv[559], dout_slv[560], dout_slv[561], dout_slv[562], dout_slv[563], dout_slv[564], dout_slv[565], dout_slv[566], dout_slv[567], dout_slv[568], dout_slv[569], dout_slv[570], dout_slv[571], dout_slv[572], dout_slv[573], dout_slv[574], dout_slv[575], dout_slv[7:0], dout_slv[15:8], dout_slv[23:16], dout_slv[31:24], dout_slv[39:32], dout_slv[47:40], dout_slv[55:48], dout_slv[63:56], dout_slv[71:64], dout_slv[79:72], dout_slv[87:80], dout_slv[95:88], dout_slv[103:96], dout_slv[111:104], dout_slv[119:112], dout_slv[127:120], dout_slv[135:128], dout_slv[143:136], dout_slv[151:144], dout_slv[159:152], dout_slv[167:160], dout_slv[175:168], dout_slv[183:176], dout_slv[191:184], dout_slv[199:192], dout_slv[207:200], dout_slv[215:208], dout_slv[223:216], dout_slv[231:224], dout_slv[239:232], dout_slv[247:240], dout_slv[255:248], dout_slv[263:256], dout_slv[271:264], dout_slv[279:272], dout_slv[287:280], dout_slv[295:288], dout_slv[303:296], dout_slv[311:304], dout_slv[319:312], dout_slv[327:320], dout_slv[335:328], dout_slv[343:336], dout_slv[351:344], dout_slv[359:352], dout_slv[367:360], dout_slv[375:368], dout_slv[383:376], dout_slv[391:384], dout_slv[399:392], dout_slv[407:400], dout_slv[415:408], dout_slv[423:416], dout_slv[431:424], dout_slv[439:432], dout_slv[447:440], dout_slv[455:448], dout_slv[463:456], dout_slv[471:464], dout_slv[479:472], dout_slv[487:480], dout_slv[495:488], dout_slv[503:496], dout_slv[511:504] };
endmodule

module chacha20_encrypt_pipeline_handshake_0clk_5dc181c1(clk, clock_enable, \global_to_module.chacha20_encrypt_pipeline_in , \global_to_module.chacha20_encrypt_pipeline_no_handshake_out_valid , \global_to_module.chacha20_encrypt_pipeline_no_handshake_out , \global_to_module.chacha20_encrypt_pipeline_out_ready , \module_to_global.chacha20_encrypt_pipeline_in_ready , \module_to_global.chacha20_encrypt_pipeline_no_handshake_in_valid , \module_to_global.chacha20_encrypt_pipeline_no_handshake_in , \module_to_global.chacha20_encrypt_pipeline_out );
  wire [15:0] _0_;
  wire _1_;
  wire bin_op_and_chacha20_c_l29_c1020_6903_left;
  wire bin_op_and_chacha20_c_l29_c1020_6903_return_output;
  wire bin_op_and_chacha20_c_l29_c1020_6903_right;
  wire bin_op_and_chacha20_c_l29_c1127_1405_left;
  wire bin_op_and_chacha20_c_l29_c1127_1405_return_output;
  wire bin_op_and_chacha20_c_l29_c1127_1405_right;
  wire bin_op_and_chacha20_c_l29_c910_9e25_left;
  wire bin_op_and_chacha20_c_l29_c910_9e25_return_output;
  wire bin_op_and_chacha20_c_l29_c910_9e25_right;
  wire bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_left;
  wire bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_return_output;
  reg bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_right = 1'h0;
  reg [15:0] bin_op_lt_chacha20_c_l29_c1000_c470_left = 16'h0000;
  wire bin_op_lt_chacha20_c_l29_c1000_c470_return_output;
  wire [6:0] bin_op_lt_chacha20_c_l29_c1000_c470_right;
  wire [15:0] bin_op_lt_chacha20_c_l29_c1078_9bc5_left;
  wire bin_op_lt_chacha20_c_l29_c1078_9bc5_return_output;
  wire [5:0] bin_op_lt_chacha20_c_l29_c1078_9bc5_right;
  wire [15:0] bin_op_minus_chacha20_c_l29_c1187_f90e_left;
  wire [15:0] bin_op_minus_chacha20_c_l29_c1187_f90e_return_output;
  wire bin_op_minus_chacha20_c_l29_c1187_f90e_right;
  wire [15:0] bin_op_plus_chacha20_c_l29_c1101_d81d_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_chacha20_c_l29_c1101_d81d_return_output;
  wire bin_op_plus_chacha20_c_l29_c1101_d81d_right;
  wire chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_clock_enable;
  wire [576:0] chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_data_in;
  wire chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_data_in_valid;
  wire chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_ready_for_data_out;
  (* unused_bits = "578" *)
  wire [578:0] chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] fifo_count;
  wire fifo_count_mux_chacha20_c_l29_c1017_0608_cond;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1017_0608_iffalse;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1017_0608_iftrue;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1017_0608_return_output;
  wire fifo_count_mux_chacha20_c_l29_c1124_7c44_cond;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1124_7c44_iffalse;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1124_7c44_iftrue;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1124_7c44_return_output;
  input [961:0] \global_to_module.chacha20_encrypt_pipeline_in ;
  wire [961:0] \global_to_module.chacha20_encrypt_pipeline_in ;
  input [576:0] \global_to_module.chacha20_encrypt_pipeline_no_handshake_out ;
  wire [576:0] \global_to_module.chacha20_encrypt_pipeline_no_handshake_out ;
  input \global_to_module.chacha20_encrypt_pipeline_no_handshake_out_valid ;
  wire \global_to_module.chacha20_encrypt_pipeline_no_handshake_out_valid ;
  input \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  wire \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  wire in_ready_reg;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_0608_cond;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_0608_iffalse;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_0608_iftrue;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_0608_return_output;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_7c44_cond;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_7c44_iffalse;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_7c44_iftrue;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_7c44_return_output;
  output \module_to_global.chacha20_encrypt_pipeline_in_ready ;
  wire \module_to_global.chacha20_encrypt_pipeline_in_ready ;
  output [960:0] \module_to_global.chacha20_encrypt_pipeline_no_handshake_in ;
  wire [960:0] \module_to_global.chacha20_encrypt_pipeline_no_handshake_in ;
  output \module_to_global.chacha20_encrypt_pipeline_no_handshake_in_valid ;
  wire \module_to_global.chacha20_encrypt_pipeline_no_handshake_in_valid ;
  output [577:0] \module_to_global.chacha20_encrypt_pipeline_out ;
  wire [577:0] \module_to_global.chacha20_encrypt_pipeline_out ;
  wire [15:0] reg_comb_fifo_count;
  wire reg_comb_in_ready_reg;
  wire unary_op_not_chacha20_c_l29_c1041_543b_expr;
  wire unary_op_not_chacha20_c_l29_c1041_543b_return_output;
  wire unary_op_not_chacha20_c_l29_c1149_c844_expr;
  wire unary_op_not_chacha20_c_l29_c1149_c844_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_lt_chacha20_c_l29_c1000_c470_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_right <= _1_;
  assign \module_to_global.chacha20_encrypt_pipeline_in_ready  = clock_enable ? bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_right : 1'h0;
  assign \module_to_global.chacha20_encrypt_pipeline_no_handshake_in_valid  = clock_enable ? bin_op_and_chacha20_c_l29_c1020_6903_left : 1'h0;
  assign \module_to_global.chacha20_encrypt_pipeline_no_handshake_in  = clock_enable ? \global_to_module.chacha20_encrypt_pipeline_in [960:0] : 961'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_pipeline_out  = clock_enable ? { bin_op_and_chacha20_c_l29_c910_9e25_left, chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_return_output[576:0] } : 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_fifo_count : 16'hxxxx;
  assign _1_ = clock_enable ? reg_comb_in_ready_reg : 1'hx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_c_l29_c1020_6903 (
    .left(bin_op_and_chacha20_c_l29_c1020_6903_left),
    .return_output(fifo_count_mux_chacha20_c_l29_c1017_0608_cond),
    .right(bin_op_and_chacha20_c_l29_c1020_6903_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_c_l29_c1127_1405 (
    .left(bin_op_and_chacha20_c_l29_c1127_1405_left),
    .return_output(fifo_count_mux_chacha20_c_l29_c1124_7c44_cond),
    .right(bin_op_and_chacha20_c_l29_c1127_1405_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_c_l29_c910_9e25 (
    .left(bin_op_and_chacha20_c_l29_c910_9e25_left),
    .return_output(bin_op_and_chacha20_c_l29_c1127_1405_left),
    .right(\global_to_module.chacha20_encrypt_pipeline_out_ready )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488 (
    .left(\global_to_module.chacha20_encrypt_pipeline_in [961]),
    .return_output(bin_op_and_chacha20_c_l29_c1020_6903_left),
    .right(bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_right)
  );
  bin_op_lt_uint16_t_uint7_t_0clk_5af1a430 bin_op_lt_chacha20_c_l29_c1000_c470 (
    .left(bin_op_lt_chacha20_c_l29_c1000_c470_left),
    .return_output(in_ready_reg_mux_chacha20_c_l29_c1124_7c44_iffalse),
    .right(7'h40)
  );
  bin_op_lt_uint16_t_uint6_t_0clk_5af1a430 bin_op_lt_chacha20_c_l29_c1078_9bc5 (
    .left(bin_op_lt_chacha20_c_l29_c1000_c470_left),
    .return_output(in_ready_reg_mux_chacha20_c_l29_c1017_0608_iftrue),
    .right(6'h3f)
  );
  bin_op_minus_uint16_t_uint1_t_0clk_de264c78 bin_op_minus_chacha20_c_l29_c1187_f90e (
    .left(bin_op_lt_chacha20_c_l29_c1000_c470_left),
    .return_output(fifo_count_mux_chacha20_c_l29_c1124_7c44_iftrue),
    .right(1'h1)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_c_l29_c1101_d81d (
    .left(bin_op_lt_chacha20_c_l29_c1000_c470_left),
    .return_output(bin_op_plus_chacha20_c_l29_c1101_d81d_return_output),
    .right(1'h1)
  );
  chacha20_encrypt_pipeline_fifo_0clk_b45f1687 chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.tdata (\global_to_module.chacha20_encrypt_pipeline_no_handshake_out [511:0]),
    .\data_in.tkeep (\global_to_module.chacha20_encrypt_pipeline_no_handshake_out [575:512]),
    .\data_in.tlast (\global_to_module.chacha20_encrypt_pipeline_no_handshake_out [576]),
    .data_in_valid(\global_to_module.chacha20_encrypt_pipeline_no_handshake_out_valid ),
    .ready_for_data_out(\global_to_module.chacha20_encrypt_pipeline_out_ready ),
    .\return_output.data_in_ready (chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_return_output[578]),
    .\return_output.data_out (chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_return_output[576:0]),
    .\return_output.data_out_valid (bin_op_and_chacha20_c_l29_c910_9e25_left)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_c_l29_c1017_0608 (
    .cond(fifo_count_mux_chacha20_c_l29_c1017_0608_cond),
    .iffalse(fifo_count_mux_chacha20_c_l29_c1017_0608_iffalse),
    .iftrue(bin_op_plus_chacha20_c_l29_c1101_d81d_return_output[15:0]),
    .return_output(reg_comb_fifo_count)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_c_l29_c1124_7c44 (
    .cond(fifo_count_mux_chacha20_c_l29_c1124_7c44_cond),
    .iffalse(bin_op_lt_chacha20_c_l29_c1000_c470_left),
    .iftrue(fifo_count_mux_chacha20_c_l29_c1124_7c44_iftrue),
    .return_output(fifo_count_mux_chacha20_c_l29_c1017_0608_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in_ready_reg_mux_chacha20_c_l29_c1017_0608 (
    .cond(fifo_count_mux_chacha20_c_l29_c1017_0608_cond),
    .iffalse(in_ready_reg_mux_chacha20_c_l29_c1017_0608_iffalse),
    .iftrue(in_ready_reg_mux_chacha20_c_l29_c1017_0608_iftrue),
    .return_output(reg_comb_in_ready_reg)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in_ready_reg_mux_chacha20_c_l29_c1124_7c44 (
    .cond(fifo_count_mux_chacha20_c_l29_c1124_7c44_cond),
    .iffalse(in_ready_reg_mux_chacha20_c_l29_c1124_7c44_iffalse),
    .iftrue(1'h1),
    .return_output(in_ready_reg_mux_chacha20_c_l29_c1017_0608_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_c_l29_c1041_543b (
    .expr(bin_op_and_chacha20_c_l29_c1127_1405_left),
    .return_output(bin_op_and_chacha20_c_l29_c1020_6903_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_c_l29_c1149_c844 (
    .expr(bin_op_and_chacha20_c_l29_c1020_6903_left),
    .return_output(bin_op_and_chacha20_c_l29_c1127_1405_right)
  );
  assign bin_op_and_chacha20_c_l29_c1020_6903_return_output = fifo_count_mux_chacha20_c_l29_c1017_0608_cond;
  assign bin_op_and_chacha20_c_l29_c1127_1405_return_output = fifo_count_mux_chacha20_c_l29_c1124_7c44_cond;
  assign bin_op_and_chacha20_c_l29_c910_9e25_return_output = bin_op_and_chacha20_c_l29_c1127_1405_left;
  assign bin_op_and_chacha20_c_l29_c910_9e25_right = \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  assign bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_left = \global_to_module.chacha20_encrypt_pipeline_in [961];
  assign bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_return_output = bin_op_and_chacha20_c_l29_c1020_6903_left;
  assign bin_op_lt_chacha20_c_l29_c1000_c470_return_output = in_ready_reg_mux_chacha20_c_l29_c1124_7c44_iffalse;
  assign bin_op_lt_chacha20_c_l29_c1000_c470_right = 7'h40;
  assign bin_op_lt_chacha20_c_l29_c1078_9bc5_left = bin_op_lt_chacha20_c_l29_c1000_c470_left;
  assign bin_op_lt_chacha20_c_l29_c1078_9bc5_return_output = in_ready_reg_mux_chacha20_c_l29_c1017_0608_iftrue;
  assign bin_op_lt_chacha20_c_l29_c1078_9bc5_right = 6'h3f;
  assign bin_op_minus_chacha20_c_l29_c1187_f90e_left = bin_op_lt_chacha20_c_l29_c1000_c470_left;
  assign bin_op_minus_chacha20_c_l29_c1187_f90e_return_output = fifo_count_mux_chacha20_c_l29_c1124_7c44_iftrue;
  assign bin_op_minus_chacha20_c_l29_c1187_f90e_right = 1'h1;
  assign bin_op_plus_chacha20_c_l29_c1101_d81d_left = bin_op_lt_chacha20_c_l29_c1000_c470_left;
  assign bin_op_plus_chacha20_c_l29_c1101_d81d_right = 1'h1;
  assign chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_clock_enable = clock_enable;
  assign chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_data_in = \global_to_module.chacha20_encrypt_pipeline_no_handshake_out ;
  assign chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_data_in_valid = \global_to_module.chacha20_encrypt_pipeline_no_handshake_out_valid ;
  assign chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_ready_for_data_out = \global_to_module.chacha20_encrypt_pipeline_out_ready ;
  assign chacha20_encrypt_pipeline_fifo_chacha20_c_l29_c595_90aa_return_output[577] = bin_op_and_chacha20_c_l29_c910_9e25_left;
  assign clk_en_internal = clock_enable;
  assign fifo_count = bin_op_lt_chacha20_c_l29_c1000_c470_left;
  assign fifo_count_mux_chacha20_c_l29_c1017_0608_iftrue = bin_op_plus_chacha20_c_l29_c1101_d81d_return_output[15:0];
  assign fifo_count_mux_chacha20_c_l29_c1017_0608_return_output = reg_comb_fifo_count;
  assign fifo_count_mux_chacha20_c_l29_c1124_7c44_iffalse = bin_op_lt_chacha20_c_l29_c1000_c470_left;
  assign fifo_count_mux_chacha20_c_l29_c1124_7c44_return_output = fifo_count_mux_chacha20_c_l29_c1017_0608_iffalse;
  assign in_ready_reg = bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_5488_right;
  assign in_ready_reg_mux_chacha20_c_l29_c1017_0608_cond = fifo_count_mux_chacha20_c_l29_c1017_0608_cond;
  assign in_ready_reg_mux_chacha20_c_l29_c1017_0608_return_output = reg_comb_in_ready_reg;
  assign in_ready_reg_mux_chacha20_c_l29_c1124_7c44_cond = fifo_count_mux_chacha20_c_l29_c1124_7c44_cond;
  assign in_ready_reg_mux_chacha20_c_l29_c1124_7c44_iftrue = 1'h1;
  assign in_ready_reg_mux_chacha20_c_l29_c1124_7c44_return_output = in_ready_reg_mux_chacha20_c_l29_c1017_0608_iffalse;
  assign unary_op_not_chacha20_c_l29_c1041_543b_expr = bin_op_and_chacha20_c_l29_c1127_1405_left;
  assign unary_op_not_chacha20_c_l29_c1041_543b_return_output = bin_op_and_chacha20_c_l29_c1020_6903_right;
  assign unary_op_not_chacha20_c_l29_c1149_c844_expr = bin_op_and_chacha20_c_l29_c1020_6903_left;
  assign unary_op_not_chacha20_c_l29_c1149_c844_return_output = bin_op_and_chacha20_c_l29_c1127_1405_right;
endmodule

module chacha20_encrypt_pipeline_no_handshake_30clk_0a65d2f9(clk, clock_enable, \global_to_module.chacha20_encrypt_pipeline_no_handshake_in , \global_to_module.chacha20_encrypt_pipeline_no_handshake_in_valid , \module_to_global.chacha20_encrypt_pipeline_no_handshake_out , \module_to_global.chacha20_encrypt_pipeline_no_handshake_out_valid );
  wire [7:0] _000_;
  wire _001_;
  wire [7:0] _002_;
  wire _003_;
  wire [7:0] _004_;
  wire _005_;
  wire [7:0] _006_;
  wire _007_;
  wire [7:0] _008_;
  wire _009_;
  wire [7:0] _010_;
  wire _011_;
  wire [7:0] _012_;
  wire _013_;
  wire [7:0] _014_;
  wire _015_;
  wire [7:0] _016_;
  wire _017_;
  wire [7:0] _018_;
  wire _019_;
  wire [7:0] _020_;
  wire _021_;
  wire [7:0] _022_;
  wire _023_;
  wire [7:0] _024_;
  wire _025_;
  wire [7:0] _026_;
  wire _027_;
  wire [7:0] _028_;
  wire _029_;
  wire [7:0] _030_;
  wire _031_;
  wire [7:0] _032_;
  wire _033_;
  wire [7:0] _034_;
  wire _035_;
  wire [7:0] _036_;
  wire _037_;
  wire [7:0] _038_;
  wire _039_;
  wire [7:0] _040_;
  wire _041_;
  wire [7:0] _042_;
  wire _043_;
  wire [7:0] _044_;
  wire _045_;
  wire [7:0] _046_;
  wire _047_;
  wire [7:0] _048_;
  wire _049_;
  wire [7:0] _050_;
  wire _051_;
  wire [7:0] _052_;
  wire _053_;
  wire [7:0] _054_;
  wire _055_;
  wire [7:0] _056_;
  wire _057_;
  wire [7:0] _058_;
  wire _059_;
  wire chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_clock_enable;
  wire [960:0] chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_data;
  wire [7:0] chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_id;
  wire [969:0] chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_return_output;
  wire chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_valid;
  wire chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [576:0] chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data;
  reg [7:0] chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  (* unused_bits = "577 578 579 580 581 582 583 584" *)
  wire [585:0] chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_return_output;
  reg chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire [960:0] chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs;
  wire [576:0] chacha20_loop_body_chacha20_c_l29_c308_33b0_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  reg [7:0] comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  reg comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  input [960:0] \global_to_module.chacha20_encrypt_pipeline_no_handshake_in ;
  wire [960:0] \global_to_module.chacha20_encrypt_pipeline_no_handshake_in ;
  input \global_to_module.chacha20_encrypt_pipeline_no_handshake_in_valid ;
  wire \global_to_module.chacha20_encrypt_pipeline_no_handshake_in_valid ;
  output [576:0] \module_to_global.chacha20_encrypt_pipeline_no_handshake_out ;
  wire [576:0] \module_to_global.chacha20_encrypt_pipeline_no_handshake_out ;
  output \module_to_global.chacha20_encrypt_pipeline_no_handshake_out_valid ;
  wire \module_to_global.chacha20_encrypt_pipeline_no_handshake_out_valid ;
  wire reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  wire reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable;
  wire [7:0] reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  wire reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _000_;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _001_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _002_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _003_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _004_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _005_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _006_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _007_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _008_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _009_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _010_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _011_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _012_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _013_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _014_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _015_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _016_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _017_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _018_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _019_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _020_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _021_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _022_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _023_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _024_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _025_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _026_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _027_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _028_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _029_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _030_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _031_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _032_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _033_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _034_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _035_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _036_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _037_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _038_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _039_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _040_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _041_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _042_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _043_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _044_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _045_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _046_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _047_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _048_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _049_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _050_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _051_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _052_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _053_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _054_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _055_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _056_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _057_;
  always @(posedge clk)
    if (clock_enable) chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id <= _058_;
  always @(posedge clk)
    if (clock_enable) chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid <= _059_;
  assign \module_to_global.chacha20_encrypt_pipeline_no_handshake_out  = clock_enable ? chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_return_output[576:0] : 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_encrypt_pipeline_no_handshake_out_valid  = clock_enable ? chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_return_output[585] : 1'h0;
  assign _000_ = clock_enable ? comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _001_ = clock_enable ? comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _002_ = clock_enable ? comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _003_ = clock_enable ? comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _004_ = clock_enable ? comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _005_ = clock_enable ? comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _006_ = clock_enable ? comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _007_ = clock_enable ? comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _008_ = clock_enable ? comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _009_ = clock_enable ? comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _010_ = clock_enable ? comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _011_ = clock_enable ? comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _012_ = clock_enable ? comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _013_ = clock_enable ? comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _014_ = clock_enable ? comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _015_ = clock_enable ? comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _016_ = clock_enable ? comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _017_ = clock_enable ? comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _018_ = clock_enable ? comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _019_ = clock_enable ? comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _020_ = clock_enable ? comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _021_ = clock_enable ? comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _022_ = clock_enable ? comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _023_ = clock_enable ? comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _024_ = clock_enable ? comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _025_ = clock_enable ? comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _026_ = clock_enable ? comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _027_ = clock_enable ? comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _028_ = clock_enable ? comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _029_ = clock_enable ? comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _030_ = clock_enable ? comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _031_ = clock_enable ? comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _032_ = clock_enable ? comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _033_ = clock_enable ? comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _034_ = clock_enable ? comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _035_ = clock_enable ? comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _036_ = clock_enable ? comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _037_ = clock_enable ? comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _038_ = clock_enable ? comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _039_ = clock_enable ? comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _040_ = clock_enable ? comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _041_ = clock_enable ? comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _042_ = clock_enable ? comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _043_ = clock_enable ? comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _044_ = clock_enable ? comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _045_ = clock_enable ? comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _046_ = clock_enable ? comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _047_ = clock_enable ? comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _048_ = clock_enable ? comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _049_ = clock_enable ? comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _050_ = clock_enable ? comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _051_ = clock_enable ? comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _052_ = clock_enable ? comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _053_ = clock_enable ? comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _054_ = clock_enable ? comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _055_ = clock_enable ? comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _056_ = clock_enable ? comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _057_ = clock_enable ? comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  assign _058_ = clock_enable ? comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id : 8'hxx;
  assign _059_ = clock_enable ? comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid : 1'hx;
  chacha20_encrypt_pipeline_no_handshake_in_reg_func_0clk_b45f1687 chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data.axis_in (\global_to_module.chacha20_encrypt_pipeline_no_handshake_in [576:0]),
    .\data.counter (\global_to_module.chacha20_encrypt_pipeline_no_handshake_in [960:929]),
    .\data.key (\global_to_module.chacha20_encrypt_pipeline_no_handshake_in [832:577]),
    .\data.nonce (\global_to_module.chacha20_encrypt_pipeline_no_handshake_in [928:833]),
    .id(8'h00),
    .\return_output.data (chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs),
    .\return_output.id (comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id),
    .\return_output.valid (comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid),
    .valid(\global_to_module.chacha20_encrypt_pipeline_no_handshake_in_valid )
  );
  chacha20_encrypt_pipeline_no_handshake_out_reg_func_0clk_b45f1687 chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4 (
    .clk(clk),
    .clock_enable(1'h1),
    .\data.tdata (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data[511:0]),
    .\data.tkeep (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data[575:512]),
    .\data.tlast (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data[576]),
    .id(chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id),
    .\return_output.data (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_return_output[576:0]),
    .\return_output.id (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_return_output[584:577]),
    .\return_output.valid (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_return_output[585]),
    .valid(chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid)
  );
  chacha20_loop_body_30clk_d9fa0f4d chacha20_loop_body_chacha20_c_l29_c308_33b0 (
    .clk(clk),
    .\inputs.axis_in (chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs[576:0]),
    .\inputs.counter (chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs[960:929]),
    .\inputs.key (chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs[832:577]),
    .\inputs.nonce (chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs[928:833]),
    .\return_output.tdata (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data[511:0]),
    .\return_output.tkeep (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data[575:512]),
    .\return_output.tlast (chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data[576])
  );
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_clock_enable = clock_enable;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_data = \global_to_module.chacha20_encrypt_pipeline_no_handshake_in ;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_id = 8'h00;
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_return_output = { comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid, comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id, chacha20_loop_body_chacha20_c_l29_c308_33b0_inputs };
  assign chacha20_encrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_7bef_valid = \global_to_module.chacha20_encrypt_pipeline_no_handshake_in_valid ;
  assign chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign chacha20_loop_body_chacha20_c_l29_c308_33b0_return_output = chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_data;
  assign clk_en_internal = clock_enable;
  assign comb_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = clock_enable;
  assign comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage0_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage11_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage12_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage13_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage14_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage15_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage16_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage17_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage18_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage19_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage1_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage20_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage21_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage22_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage23_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage24_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage25_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage26_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage27_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage28_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage29_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage2_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage3_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage4_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage5_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage6_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage7_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage8_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
  assign reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_clock_enable = 1'h1;
  assign reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id = comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_id;
  assign reg_stage9_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid = comb_stage10_chacha20_encrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_f1b4_valid;
endmodule

module chacha20_encrypt_pipeline_no_handshake_in_reg_func_0clk_b45f1687(clk, clock_enable, \data.axis_in , \data.key , \data.nonce , \data.counter , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [969:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [576:0] \data.axis_in ;
  wire [576:0] \data.axis_in ;
  input [31:0] \data.counter ;
  wire [31:0] \data.counter ;
  input [255:0] \data.key ;
  wire [255:0] \data.key ;
  input [95:0] \data.nonce ;
  wire [95:0] \data.nonce ;
  input [7:0] id;
  wire [7:0] id;
  wire [969:0] reg_comb_the_reg;
  output [960:0] \return_output.data ;
  wire [960:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [969:0] the_reg = 970'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.counter , \data.nonce , \data.key , \data.axis_in  } : 970'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.counter , \data.nonce , \data.key , \data.axis_in  };
  assign \return_output.data  = the_reg[960:0];
  assign \return_output.id  = the_reg[968:961];
  assign \return_output.valid  = the_reg[969];
endmodule

module chacha20_encrypt_pipeline_no_handshake_out_reg_func_0clk_b45f1687(clk, clock_enable, \data.tdata , \data.tkeep , \data.tlast , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [585:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [511:0] \data.tdata ;
  wire [511:0] \data.tdata ;
  input [63:0] \data.tkeep ;
  wire [63:0] \data.tkeep ;
  input \data.tlast ;
  wire \data.tlast ;
  input [7:0] id;
  wire [7:0] id;
  wire [585:0] reg_comb_the_reg;
  output [576:0] \return_output.data ;
  wire [576:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [585:0] the_reg = 586'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.tlast , \data.tkeep , \data.tdata  } : 586'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.tlast , \data.tkeep , \data.tdata  };
  assign \return_output.data  = the_reg[576:0];
  assign \return_output.id  = the_reg[584:577];
  assign \return_output.valid  = the_reg[585];
endmodule

module chacha20_fsm_0clk_e0a0bc03(clk, clock_enable, key, nonce, \axis_in.data , \axis_in.valid , ready_for_poly_key_out, ready_for_axis_out, to_pipeline_ready, \from_pipeline.data , \from_pipeline.valid , \return_output.ready_for_axis_in , \return_output.poly_key , \return_output.axis , \return_output.to_pipeline , \return_output.ready_for_from_pipeline );
  wire _0_;
  wire [31:0] _1_;
  wire _2_;
  wire [145:0] axis128_to_axis512_chacha20_h_l291_c38_c487_axis_in;
  wire axis128_to_axis512_chacha20_h_l291_c38_c487_axis_out_ready;
  wire axis128_to_axis512_chacha20_h_l291_c38_c487_clock_enable;
  wire [578:0] axis128_to_axis512_chacha20_h_l291_c38_c487_return_output;
  wire [577:0] axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_in;
  wire axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_out_ready;
  wire axis512_to_axis128_chacha20_h_l366_c39_0a69_clock_enable;
  wire [146:0] axis512_to_axis128_chacha20_h_l366_c39_0a69_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_chacha20_h_l319_c8_b7a6_left;
  wire bin_op_and_chacha20_h_l319_c8_b7a6_return_output;
  wire bin_op_and_chacha20_h_l319_c8_b7a6_right;
  wire bin_op_and_chacha20_h_l350_c8_1f1a_left;
  wire bin_op_and_chacha20_h_l350_c8_1f1a_return_output;
  wire bin_op_and_chacha20_h_l350_c8_1f1a_right;
  wire bin_op_and_chacha20_h_l357_c8_4028_left;
  wire bin_op_and_chacha20_h_l357_c8_4028_return_output;
  wire bin_op_and_chacha20_h_l357_c8_4028_right;
  reg bin_op_eq_chacha20_h_l286_c6_31a1_left = 1'h0;
  wire bin_op_eq_chacha20_h_l286_c6_31a1_return_output;
  wire bin_op_eq_chacha20_h_l286_c6_31a1_right;
  wire bin_op_eq_chacha20_h_l296_c6_0687_left;
  wire bin_op_eq_chacha20_h_l296_c6_0687_return_output;
  wire bin_op_eq_chacha20_h_l296_c6_0687_right;
  wire bin_op_eq_chacha20_h_l300_c6_77af_left;
  wire bin_op_eq_chacha20_h_l300_c6_77af_return_output;
  wire bin_op_eq_chacha20_h_l300_c6_77af_right;
  reg bin_op_eq_chacha20_h_l340_c6_87c1_left = 1'h0;
  wire bin_op_eq_chacha20_h_l340_c6_87c1_return_output;
  wire bin_op_eq_chacha20_h_l340_c6_87c1_right;
  wire bin_op_or_chacha20_h_l302_c8_ed0b_left;
  wire bin_op_or_chacha20_h_l302_c8_ed0b_return_output;
  wire bin_op_or_chacha20_h_l302_c8_ed0b_right;
  reg [31:0] bin_op_plus_chacha20_h_l310_c9_6ab2_left = 32'd0;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l310_c9_6ab2_return_output;
  wire bin_op_plus_chacha20_h_l310_c9_6ab2_right;
  wire [31:0] bin_op_plus_chacha20_h_l320_c7_6155_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l320_c7_6155_return_output;
  wire bin_op_plus_chacha20_h_l320_c7_6155_right;
  wire [31:0] block_count;
  wire block_count_mux_chacha20_h_l300_c3_61a8_cond;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_61a8_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_61a8_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_61a8_return_output;
  wire block_count_mux_chacha20_h_l302_c5_c0ac_cond;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_c0ac_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_c0ac_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_c0ac_return_output;
  wire block_count_mux_chacha20_h_l309_c7_d06e_cond;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_d06e_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_d06e_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_d06e_return_output;
  wire block_count_mux_chacha20_h_l319_c5_5a24_cond;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_5a24_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_5a24_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_5a24_return_output;
  wire block_count_mux_chacha20_h_l322_c7_0805_cond;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_0805_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_0805_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_0805_return_output;
  wire block_in_ready_mux_chacha20_h_l300_c3_61a8_cond;
  wire block_in_ready_mux_chacha20_h_l300_c3_61a8_iffalse;
  wire block_in_ready_mux_chacha20_h_l300_c3_61a8_iftrue;
  wire block_in_ready_mux_chacha20_h_l300_c3_61a8_return_output;
  wire block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_iffalse;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_iftrue;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_cond;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_iffalse;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_iftrue;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_return_output;
  wire [1:0] feedback_vars;
  input [576:0] \from_pipeline.data ;
  wire [576:0] \from_pipeline.data ;
  input \from_pipeline.valid ;
  wire \from_pipeline.valid ;
  wire input_side_state;
  wire input_side_state_mux_chacha20_h_l300_c3_61a8_cond;
  wire input_side_state_mux_chacha20_h_l300_c3_61a8_iffalse;
  wire input_side_state_mux_chacha20_h_l300_c3_61a8_iftrue;
  wire input_side_state_mux_chacha20_h_l300_c3_61a8_return_output;
  wire input_side_state_mux_chacha20_h_l302_c5_c0ac_cond;
  wire input_side_state_mux_chacha20_h_l302_c5_c0ac_iffalse;
  wire input_side_state_mux_chacha20_h_l302_c5_c0ac_iftrue;
  wire input_side_state_mux_chacha20_h_l302_c5_c0ac_return_output;
  wire input_side_state_mux_chacha20_h_l309_c7_d06e_cond;
  wire input_side_state_mux_chacha20_h_l309_c7_d06e_iffalse;
  wire input_side_state_mux_chacha20_h_l309_c7_d06e_iftrue;
  wire input_side_state_mux_chacha20_h_l309_c7_d06e_return_output;
  wire input_side_state_mux_chacha20_h_l319_c5_5a24_cond;
  wire input_side_state_mux_chacha20_h_l319_c5_5a24_iffalse;
  wire input_side_state_mux_chacha20_h_l319_c5_5a24_iftrue;
  wire input_side_state_mux_chacha20_h_l319_c5_5a24_return_output;
  wire input_side_state_mux_chacha20_h_l322_c7_0805_cond;
  wire input_side_state_mux_chacha20_h_l322_c7_0805_iffalse;
  wire input_side_state_mux_chacha20_h_l322_c7_0805_iftrue;
  wire input_side_state_mux_chacha20_h_l322_c7_0805_return_output;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  wire o_poly_key_mux_chacha20_h_l340_c3_8178_cond;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_8178_iffalse;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_8178_iftrue;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_8178_return_output;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_cond;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_iffalse;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_iftrue;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_return_output;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_cond;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_iffalse;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_iftrue;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_return_output;
  wire o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_cond;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iffalse;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iftrue;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_return_output;
  wire o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_cond;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_iffalse;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_iftrue;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_return_output;
  wire o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_cond;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_iffalse;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_iftrue;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_return_output;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_cond;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_iffalse;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_iftrue;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_return_output;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_cond;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_iffalse;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_iftrue;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_return_output;
  wire output_side_state;
  wire output_side_state_mux_chacha20_h_l340_c3_8178_cond;
  wire output_side_state_mux_chacha20_h_l340_c3_8178_iffalse;
  wire output_side_state_mux_chacha20_h_l340_c3_8178_iftrue;
  wire output_side_state_mux_chacha20_h_l340_c3_8178_return_output;
  wire output_side_state_mux_chacha20_h_l350_c5_5b87_cond;
  wire output_side_state_mux_chacha20_h_l350_c5_5b87_iffalse;
  wire output_side_state_mux_chacha20_h_l350_c5_5b87_iftrue;
  wire output_side_state_mux_chacha20_h_l350_c5_5b87_return_output;
  wire output_side_state_mux_chacha20_h_l357_c5_fca1_cond;
  wire output_side_state_mux_chacha20_h_l357_c5_fca1_iffalse;
  wire output_side_state_mux_chacha20_h_l357_c5_fca1_iftrue;
  wire output_side_state_mux_chacha20_h_l357_c5_fca1_return_output;
  wire output_side_state_mux_chacha20_h_l359_c7_17f7_cond;
  wire output_side_state_mux_chacha20_h_l359_c7_17f7_iffalse;
  wire output_side_state_mux_chacha20_h_l359_c7_17f7_iftrue;
  wire output_side_state_mux_chacha20_h_l359_c7_17f7_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  input ready_for_poly_key_out;
  wire ready_for_poly_key_out;
  wire [31:0] reg_comb_block_count;
  wire reg_comb_input_side_state;
  wire reg_comb_output_side_state;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output [256:0] \return_output.poly_key ;
  wire [256:0] \return_output.poly_key ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  output \return_output.ready_for_from_pipeline ;
  wire \return_output.ready_for_from_pipeline ;
  output [961:0] \return_output.to_pipeline ;
  wire [961:0] \return_output.to_pipeline ;
  input to_pipeline_ready;
  wire to_pipeline_ready;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_h_l286_c6_31a1_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_plus_chacha20_h_l310_c9_6ab2_left <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_h_l340_c6_87c1_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_input_side_state : 1'hx;
  assign _1_ = clock_enable ? reg_comb_block_count : 32'hxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_output_side_state : 1'hx;
  axis128_to_axis512_0clk_c1f85885 axis128_to_axis512_chacha20_h_l291_c38_c487 (
    .\axis_in.data (axis128_to_axis512_chacha20_h_l291_c38_c487_axis_in[144:0]),
    .\axis_in.valid (axis128_to_axis512_chacha20_h_l291_c38_c487_axis_in[145]),
    .axis_out_ready(axis128_to_axis512_chacha20_h_l291_c38_c487_axis_out_ready),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output.axis_in_ready (o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_iftrue),
    .\return_output.axis_out ({ bin_op_and_chacha20_h_l319_c8_b7a6_left, block_count_mux_chacha20_h_l322_c7_0805_cond, o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iffalse[575:0] })
  );
  axis512_to_axis128_0clk_79a197f4 axis512_to_axis128_chacha20_h_l366_c39_0a69 (
    .\axis_in.data (axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_in[576:0]),
    .\axis_in.valid (axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_in[577]),
    .axis_out_ready(ready_for_axis_out),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output.axis_in_ready (bin_op_and_chacha20_h_l357_c8_4028_right),
    .\return_output.axis_out (\return_output.axis )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l319_c8_b7a6 (
    .left(bin_op_and_chacha20_h_l319_c8_b7a6_left),
    .return_output(block_count_mux_chacha20_h_l319_c5_5a24_cond),
    .right(to_pipeline_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l350_c8_1f1a (
    .left(\from_pipeline.valid ),
    .return_output(output_side_state_mux_chacha20_h_l350_c5_5b87_cond),
    .right(ready_for_poly_key_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l357_c8_4028 (
    .left(\from_pipeline.valid ),
    .return_output(output_side_state_mux_chacha20_h_l357_c5_fca1_cond),
    .right(bin_op_and_chacha20_h_l357_c8_4028_right)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l286_c6_31a1 (
    .left(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .return_output(dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_cond),
    .right(1'h1)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l296_c6_0687 (
    .left(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .return_output(o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_cond),
    .right(1'h1)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l300_c6_77af (
    .left(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .return_output(block_count_mux_chacha20_h_l300_c3_61a8_cond),
    .right(1'h0)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l340_c6_87c1 (
    .left(bin_op_eq_chacha20_h_l340_c6_87c1_left),
    .return_output(block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_chacha20_h_l302_c8_ed0b (
    .left(\axis_in.valid ),
    .return_output(block_count_mux_chacha20_h_l302_c5_c0ac_cond),
    .right(bin_op_and_chacha20_h_l319_c8_b7a6_left)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_h_l310_c9_6ab2 (
    .left(bin_op_plus_chacha20_h_l310_c9_6ab2_left),
    .return_output(bin_op_plus_chacha20_h_l310_c9_6ab2_return_output),
    .right(1'h1)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_h_l320_c7_6155 (
    .left(bin_op_plus_chacha20_h_l310_c9_6ab2_left),
    .return_output(bin_op_plus_chacha20_h_l320_c7_6155_return_output),
    .right(1'h1)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l300_c3_61a8 (
    .cond(block_count_mux_chacha20_h_l300_c3_61a8_cond),
    .iffalse(block_count_mux_chacha20_h_l300_c3_61a8_iffalse),
    .iftrue(block_count_mux_chacha20_h_l300_c3_61a8_iftrue),
    .return_output(reg_comb_block_count)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l302_c5_c0ac (
    .cond(block_count_mux_chacha20_h_l302_c5_c0ac_cond),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_6ab2_left),
    .iftrue(block_count_mux_chacha20_h_l302_c5_c0ac_iftrue),
    .return_output(block_count_mux_chacha20_h_l300_c3_61a8_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l309_c7_d06e (
    .cond(to_pipeline_ready),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_6ab2_left),
    .iftrue(bin_op_plus_chacha20_h_l310_c9_6ab2_return_output[31:0]),
    .return_output(block_count_mux_chacha20_h_l302_c5_c0ac_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l319_c5_5a24 (
    .cond(block_count_mux_chacha20_h_l319_c5_5a24_cond),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_6ab2_left),
    .iftrue(block_count_mux_chacha20_h_l319_c5_5a24_iftrue),
    .return_output(block_count_mux_chacha20_h_l300_c3_61a8_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l322_c7_0805 (
    .cond(block_count_mux_chacha20_h_l322_c7_0805_cond),
    .iffalse(bin_op_plus_chacha20_h_l320_c7_6155_return_output[31:0]),
    .iftrue(32'd0),
    .return_output(block_count_mux_chacha20_h_l319_c5_5a24_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 block_in_ready_mux_chacha20_h_l300_c3_61a8 (
    .cond(block_count_mux_chacha20_h_l300_c3_61a8_cond),
    .iffalse(to_pipeline_ready),
    .iftrue(1'h0),
    .return_output(axis128_to_axis512_chacha20_h_l291_c38_c487_axis_out_ready)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 block_to_out_axis_in_mux_chacha20_h_l340_c3_8178 (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond),
    .\iffalse.data (\from_pipeline.data ),
    .\iffalse.valid (\from_pipeline.valid ),
    .\iftrue.data (577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_in[576:0]),
    .\return_output.valid (axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_in[577])
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e (
    .cond(dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_cond),
    .\iffalse.data (145'h0000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (axis128_to_axis512_chacha20_h_l291_c38_c487_axis_in[144:0]),
    .\return_output.valid (axis128_to_axis512_chacha20_h_l291_c38_c487_axis_in[145])
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l300_c3_61a8 (
    .cond(block_count_mux_chacha20_h_l300_c3_61a8_cond),
    .iffalse(input_side_state_mux_chacha20_h_l300_c3_61a8_iffalse),
    .iftrue(input_side_state_mux_chacha20_h_l300_c3_61a8_iftrue),
    .return_output(reg_comb_input_side_state)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l302_c5_c0ac (
    .cond(block_count_mux_chacha20_h_l302_c5_c0ac_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .iftrue(input_side_state_mux_chacha20_h_l302_c5_c0ac_iftrue),
    .return_output(input_side_state_mux_chacha20_h_l300_c3_61a8_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l309_c7_d06e (
    .cond(to_pipeline_ready),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .iftrue(1'h1),
    .return_output(input_side_state_mux_chacha20_h_l302_c5_c0ac_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l319_c5_5a24 (
    .cond(block_count_mux_chacha20_h_l319_c5_5a24_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .iftrue(input_side_state_mux_chacha20_h_l319_c5_5a24_iftrue),
    .return_output(input_side_state_mux_chacha20_h_l300_c3_61a8_iffalse)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l322_c7_0805 (
    .cond(block_count_mux_chacha20_h_l322_c7_0805_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_31a1_left),
    .iftrue(1'h0),
    .return_output(input_side_state_mux_chacha20_h_l319_c5_5a24_iftrue)
  );
  mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78 o_poly_key_mux_chacha20_h_l340_c3_8178 (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond),
    .\iffalse.data (256'h0000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ \from_pipeline.data [263:256], \from_pipeline.data [271:264], \from_pipeline.data [279:272], \from_pipeline.data [287:280], \from_pipeline.data [295:288], \from_pipeline.data [303:296], \from_pipeline.data [311:304], \from_pipeline.data [319:312], \from_pipeline.data [327:320], \from_pipeline.data [335:328], \from_pipeline.data [343:336], \from_pipeline.data [351:344], \from_pipeline.data [359:352], \from_pipeline.data [367:360], \from_pipeline.data [375:368], \from_pipeline.data [383:376], \from_pipeline.data [391:384], \from_pipeline.data [399:392], \from_pipeline.data [407:400], \from_pipeline.data [415:408], \from_pipeline.data [423:416], \from_pipeline.data [431:424], \from_pipeline.data [439:432], \from_pipeline.data [447:440], \from_pipeline.data [455:448], \from_pipeline.data [463:456], \from_pipeline.data [471:464], \from_pipeline.data [479:472], \from_pipeline.data [487:480], \from_pipeline.data [495:488], \from_pipeline.data [503:496], \from_pipeline.data [511:504] }),
    .\iftrue.valid (\from_pipeline.valid ),
    .\return_output.data (\return_output.poly_key [255:0]),
    .\return_output.valid (\return_output.poly_key [256])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042 (
    .cond(o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_cond),
    .iffalse(1'h0),
    .iftrue(o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_iftrue),
    .return_output(\return_output.ready_for_axis_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178 (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond),
    .iffalse(bin_op_and_chacha20_h_l357_c8_4028_right),
    .iftrue(ready_for_poly_key_out),
    .return_output(\return_output.ready_for_from_pipeline )
  );
  mux_uint1_t_axis512_t_axis512_t_0clk_de264c78 o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8 (
    .cond(block_count_mux_chacha20_h_l300_c3_61a8_cond),
    .\iffalse.tdata (o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iffalse[511:0]),
    .\iffalse.tkeep (o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iffalse[575:512]),
    .\iffalse.tlast (block_count_mux_chacha20_h_l322_c7_0805_cond),
    .\iftrue.tdata (o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_return_output),
    .\iftrue.tkeep (o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_return_output),
    .\iftrue.tlast (1'h0),
    .\return_output.tdata (\return_output.to_pipeline [511:0]),
    .\return_output.tkeep (\return_output.to_pipeline [575:512]),
    .\return_output.tlast (\return_output.to_pipeline [576])
  );
  mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78 o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac (
    .cond(block_count_mux_chacha20_h_l302_c5_c0ac_cond),
    .iffalse(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .iftrue(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .return_output(o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac (
    .cond(block_count_mux_chacha20_h_l302_c5_c0ac_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'hffffffffffffffff),
    .return_output(o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8 (
    .cond(block_count_mux_chacha20_h_l300_c3_61a8_cond),
    .iffalse(bin_op_and_chacha20_h_l319_c8_b7a6_left),
    .iftrue(o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_iftrue),
    .return_output(o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac (
    .cond(block_count_mux_chacha20_h_l302_c5_c0ac_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l340_c3_8178 (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond),
    .iffalse(output_side_state_mux_chacha20_h_l340_c3_8178_iffalse),
    .iftrue(output_side_state_mux_chacha20_h_l340_c3_8178_iftrue),
    .return_output(reg_comb_output_side_state)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l350_c5_5b87 (
    .cond(output_side_state_mux_chacha20_h_l350_c5_5b87_cond),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_87c1_left),
    .iftrue(1'h1),
    .return_output(output_side_state_mux_chacha20_h_l340_c3_8178_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l357_c5_fca1 (
    .cond(output_side_state_mux_chacha20_h_l357_c5_fca1_cond),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_87c1_left),
    .iftrue(output_side_state_mux_chacha20_h_l357_c5_fca1_iftrue),
    .return_output(output_side_state_mux_chacha20_h_l340_c3_8178_iffalse)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l359_c7_17f7 (
    .cond(\from_pipeline.data [576]),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_87c1_left),
    .iftrue(1'h0),
    .return_output(output_side_state_mux_chacha20_h_l357_c5_fca1_iftrue)
  );
  assign axis128_to_axis512_chacha20_h_l291_c38_c487_clock_enable = clock_enable;
  assign axis128_to_axis512_chacha20_h_l291_c38_c487_return_output = { o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_iftrue, bin_op_and_chacha20_h_l319_c8_b7a6_left, block_count_mux_chacha20_h_l322_c7_0805_cond, o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iffalse[575:0] };
  assign axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_out_ready = ready_for_axis_out;
  assign axis512_to_axis128_chacha20_h_l366_c39_0a69_clock_enable = clock_enable;
  assign axis512_to_axis128_chacha20_h_l366_c39_0a69_return_output = { bin_op_and_chacha20_h_l357_c8_4028_right, \return_output.axis  };
  assign bin_op_and_chacha20_h_l319_c8_b7a6_return_output = block_count_mux_chacha20_h_l319_c5_5a24_cond;
  assign bin_op_and_chacha20_h_l319_c8_b7a6_right = to_pipeline_ready;
  assign bin_op_and_chacha20_h_l350_c8_1f1a_left = \from_pipeline.valid ;
  assign bin_op_and_chacha20_h_l350_c8_1f1a_return_output = output_side_state_mux_chacha20_h_l350_c5_5b87_cond;
  assign bin_op_and_chacha20_h_l350_c8_1f1a_right = ready_for_poly_key_out;
  assign bin_op_and_chacha20_h_l357_c8_4028_left = \from_pipeline.valid ;
  assign bin_op_and_chacha20_h_l357_c8_4028_return_output = output_side_state_mux_chacha20_h_l357_c5_fca1_cond;
  assign bin_op_eq_chacha20_h_l286_c6_31a1_return_output = dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_cond;
  assign bin_op_eq_chacha20_h_l286_c6_31a1_right = 1'h1;
  assign bin_op_eq_chacha20_h_l296_c6_0687_left = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign bin_op_eq_chacha20_h_l296_c6_0687_return_output = o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_cond;
  assign bin_op_eq_chacha20_h_l296_c6_0687_right = 1'h1;
  assign bin_op_eq_chacha20_h_l300_c6_77af_left = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign bin_op_eq_chacha20_h_l300_c6_77af_return_output = block_count_mux_chacha20_h_l300_c3_61a8_cond;
  assign bin_op_eq_chacha20_h_l300_c6_77af_right = 1'h0;
  assign bin_op_eq_chacha20_h_l340_c6_87c1_return_output = block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond;
  assign bin_op_eq_chacha20_h_l340_c6_87c1_right = 1'h0;
  assign bin_op_or_chacha20_h_l302_c8_ed0b_left = \axis_in.valid ;
  assign bin_op_or_chacha20_h_l302_c8_ed0b_return_output = block_count_mux_chacha20_h_l302_c5_c0ac_cond;
  assign bin_op_or_chacha20_h_l302_c8_ed0b_right = bin_op_and_chacha20_h_l319_c8_b7a6_left;
  assign bin_op_plus_chacha20_h_l310_c9_6ab2_right = 1'h1;
  assign bin_op_plus_chacha20_h_l320_c7_6155_left = bin_op_plus_chacha20_h_l310_c9_6ab2_left;
  assign bin_op_plus_chacha20_h_l320_c7_6155_right = 1'h1;
  assign block_count = bin_op_plus_chacha20_h_l310_c9_6ab2_left;
  assign block_count_mux_chacha20_h_l300_c3_61a8_return_output = reg_comb_block_count;
  assign block_count_mux_chacha20_h_l302_c5_c0ac_iffalse = bin_op_plus_chacha20_h_l310_c9_6ab2_left;
  assign block_count_mux_chacha20_h_l302_c5_c0ac_return_output = block_count_mux_chacha20_h_l300_c3_61a8_iftrue;
  assign block_count_mux_chacha20_h_l309_c7_d06e_cond = to_pipeline_ready;
  assign block_count_mux_chacha20_h_l309_c7_d06e_iffalse = bin_op_plus_chacha20_h_l310_c9_6ab2_left;
  assign block_count_mux_chacha20_h_l309_c7_d06e_iftrue = bin_op_plus_chacha20_h_l310_c9_6ab2_return_output[31:0];
  assign block_count_mux_chacha20_h_l309_c7_d06e_return_output = block_count_mux_chacha20_h_l302_c5_c0ac_iftrue;
  assign block_count_mux_chacha20_h_l319_c5_5a24_iffalse = bin_op_plus_chacha20_h_l310_c9_6ab2_left;
  assign block_count_mux_chacha20_h_l319_c5_5a24_return_output = block_count_mux_chacha20_h_l300_c3_61a8_iffalse;
  assign block_count_mux_chacha20_h_l322_c7_0805_iffalse = bin_op_plus_chacha20_h_l320_c7_6155_return_output[31:0];
  assign block_count_mux_chacha20_h_l322_c7_0805_iftrue = 32'd0;
  assign block_count_mux_chacha20_h_l322_c7_0805_return_output = block_count_mux_chacha20_h_l319_c5_5a24_iftrue;
  assign block_in_ready_mux_chacha20_h_l300_c3_61a8_cond = block_count_mux_chacha20_h_l300_c3_61a8_cond;
  assign block_in_ready_mux_chacha20_h_l300_c3_61a8_iffalse = to_pipeline_ready;
  assign block_in_ready_mux_chacha20_h_l300_c3_61a8_iftrue = 1'h0;
  assign block_in_ready_mux_chacha20_h_l300_c3_61a8_return_output = axis128_to_axis512_chacha20_h_l291_c38_c487_axis_out_ready;
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_iffalse = { \from_pipeline.valid , \from_pipeline.data  };
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_iftrue = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_return_output = axis512_to_axis128_chacha20_h_l366_c39_0a69_axis_in;
  assign clk_en_internal = clock_enable;
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_iffalse = 146'h0000000000000000000000000000000000000;
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_iftrue = { \axis_in.valid , \axis_in.data  };
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_ec4e_return_output = axis128_to_axis512_chacha20_h_l291_c38_c487_axis_in;
  assign feedback_vars = { axis128_to_axis512_chacha20_h_l291_c38_c487_axis_out_ready, bin_op_and_chacha20_h_l357_c8_4028_right };
  assign input_side_state = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign input_side_state_mux_chacha20_h_l300_c3_61a8_cond = block_count_mux_chacha20_h_l300_c3_61a8_cond;
  assign input_side_state_mux_chacha20_h_l300_c3_61a8_return_output = reg_comb_input_side_state;
  assign input_side_state_mux_chacha20_h_l302_c5_c0ac_cond = block_count_mux_chacha20_h_l302_c5_c0ac_cond;
  assign input_side_state_mux_chacha20_h_l302_c5_c0ac_iffalse = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign input_side_state_mux_chacha20_h_l302_c5_c0ac_return_output = input_side_state_mux_chacha20_h_l300_c3_61a8_iftrue;
  assign input_side_state_mux_chacha20_h_l309_c7_d06e_cond = to_pipeline_ready;
  assign input_side_state_mux_chacha20_h_l309_c7_d06e_iffalse = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign input_side_state_mux_chacha20_h_l309_c7_d06e_iftrue = 1'h1;
  assign input_side_state_mux_chacha20_h_l309_c7_d06e_return_output = input_side_state_mux_chacha20_h_l302_c5_c0ac_iftrue;
  assign input_side_state_mux_chacha20_h_l319_c5_5a24_cond = block_count_mux_chacha20_h_l319_c5_5a24_cond;
  assign input_side_state_mux_chacha20_h_l319_c5_5a24_iffalse = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign input_side_state_mux_chacha20_h_l319_c5_5a24_return_output = input_side_state_mux_chacha20_h_l300_c3_61a8_iffalse;
  assign input_side_state_mux_chacha20_h_l322_c7_0805_cond = block_count_mux_chacha20_h_l322_c7_0805_cond;
  assign input_side_state_mux_chacha20_h_l322_c7_0805_iffalse = bin_op_eq_chacha20_h_l286_c6_31a1_left;
  assign input_side_state_mux_chacha20_h_l322_c7_0805_iftrue = 1'h0;
  assign input_side_state_mux_chacha20_h_l322_c7_0805_return_output = input_side_state_mux_chacha20_h_l319_c5_5a24_iftrue;
  assign o_poly_key_mux_chacha20_h_l340_c3_8178_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond;
  assign o_poly_key_mux_chacha20_h_l340_c3_8178_iffalse = 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign o_poly_key_mux_chacha20_h_l340_c3_8178_iftrue = { \from_pipeline.valid , \from_pipeline.data [263:256], \from_pipeline.data [271:264], \from_pipeline.data [279:272], \from_pipeline.data [287:280], \from_pipeline.data [295:288], \from_pipeline.data [303:296], \from_pipeline.data [311:304], \from_pipeline.data [319:312], \from_pipeline.data [327:320], \from_pipeline.data [335:328], \from_pipeline.data [343:336], \from_pipeline.data [351:344], \from_pipeline.data [359:352], \from_pipeline.data [367:360], \from_pipeline.data [375:368], \from_pipeline.data [383:376], \from_pipeline.data [391:384], \from_pipeline.data [399:392], \from_pipeline.data [407:400], \from_pipeline.data [415:408], \from_pipeline.data [423:416], \from_pipeline.data [431:424], \from_pipeline.data [439:432], \from_pipeline.data [447:440], \from_pipeline.data [455:448], \from_pipeline.data [463:456], \from_pipeline.data [471:464], \from_pipeline.data [479:472], \from_pipeline.data [487:480], \from_pipeline.data [495:488], \from_pipeline.data [503:496], \from_pipeline.data [511:504] };
  assign o_poly_key_mux_chacha20_h_l340_c3_8178_return_output = \return_output.poly_key ;
  assign o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_iffalse = 1'h0;
  assign o_ready_for_axis_in_mux_chacha20_h_l296_c3_e042_return_output = \return_output.ready_for_axis_in ;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_iffalse = bin_op_and_chacha20_h_l357_c8_4028_right;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_iftrue = ready_for_poly_key_out;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_8178_return_output = \return_output.ready_for_from_pipeline ;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_cond = block_count_mux_chacha20_h_l300_c3_61a8_cond;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iffalse[576] = block_count_mux_chacha20_h_l322_c7_0805_cond;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_iftrue = { 1'h0, o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_return_output, o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_return_output };
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_61a8_return_output = \return_output.to_pipeline [576:0];
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_cond = block_count_mux_chacha20_h_l302_c5_c0ac_cond;
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_iffalse = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_c0ac_iftrue = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_cond = block_count_mux_chacha20_h_l302_c5_c0ac_cond;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_iffalse = 64'h0000000000000000;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_c0ac_iftrue = 64'hffffffffffffffff;
  assign o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_cond = block_count_mux_chacha20_h_l300_c3_61a8_cond;
  assign o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_iffalse = bin_op_and_chacha20_h_l319_c8_b7a6_left;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_cond = block_count_mux_chacha20_h_l302_c5_c0ac_cond;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_iffalse = 1'h0;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_iftrue = 1'h1;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_c0ac_return_output = o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_iftrue;
  assign output_side_state = bin_op_eq_chacha20_h_l340_c6_87c1_left;
  assign output_side_state_mux_chacha20_h_l340_c3_8178_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_8178_cond;
  assign output_side_state_mux_chacha20_h_l340_c3_8178_return_output = reg_comb_output_side_state;
  assign output_side_state_mux_chacha20_h_l350_c5_5b87_iffalse = bin_op_eq_chacha20_h_l340_c6_87c1_left;
  assign output_side_state_mux_chacha20_h_l350_c5_5b87_iftrue = 1'h1;
  assign output_side_state_mux_chacha20_h_l350_c5_5b87_return_output = output_side_state_mux_chacha20_h_l340_c3_8178_iftrue;
  assign output_side_state_mux_chacha20_h_l357_c5_fca1_iffalse = bin_op_eq_chacha20_h_l340_c6_87c1_left;
  assign output_side_state_mux_chacha20_h_l357_c5_fca1_return_output = output_side_state_mux_chacha20_h_l340_c3_8178_iffalse;
  assign output_side_state_mux_chacha20_h_l359_c7_17f7_cond = \from_pipeline.data [576];
  assign output_side_state_mux_chacha20_h_l359_c7_17f7_iffalse = bin_op_eq_chacha20_h_l340_c6_87c1_left;
  assign output_side_state_mux_chacha20_h_l359_c7_17f7_iftrue = 1'h0;
  assign output_side_state_mux_chacha20_h_l359_c7_17f7_return_output = output_side_state_mux_chacha20_h_l357_c5_fca1_iftrue;
  assign \return_output.to_pipeline [961:577] = { o_to_pipeline_valid_mux_chacha20_h_l300_c3_61a8_return_output, bin_op_plus_chacha20_h_l310_c9_6ab2_left, nonce, key };
endmodule

module chacha20_init_0clk_50a1b8d0(key, nonce, counter, \return_output.state );
  input [31:0] counter;
  wire [31:0] counter;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  assign \return_output.state  = { 128'h617078653320646e79622d326b206574, key[231:224], key[239:232], key[247:240], key[255:248], key[199:192], key[207:200], key[215:208], key[223:216], key[167:160], key[175:168], key[183:176], key[191:184], key[135:128], key[143:136], key[151:144], key[159:152], key[103:96], key[111:104], key[119:112], key[127:120], key[71:64], key[79:72], key[87:80], key[95:88], key[39:32], key[47:40], key[55:48], key[63:56], key[7:0], key[15:8], key[23:16], key[31:24], counter, nonce[71:64], nonce[79:72], nonce[87:80], nonce[95:88], nonce[39:32], nonce[47:40], nonce[55:48], nonce[63:56], nonce[7:0], nonce[15:8], nonce[23:16], nonce[31:24] };
endmodule

module chacha20_loop_body_30clk_d9fa0f4d(clk, \inputs.axis_in , \inputs.key , \inputs.nonce , \inputs.counter , \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  wire [511:0] chacha20_block_chacha20_h_l216_c26_ca1c_return_output;
  wire [511:0] chacha20_block_chacha20_h_l216_c26_ca1c_state;
  wire [31:0] chacha20_init_chacha20_h_l215_c26_b8fc_counter;
  wire [255:0] chacha20_init_chacha20_h_l215_c26_b8fc_key;
  wire [95:0] chacha20_init_chacha20_h_l215_c26_b8fc_nonce;
  wire [511:0] chacha20_init_chacha20_h_l215_c26_b8fc_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l219_c38_1875_x;
  input clk;
  wire clk;
  wire [576:0] comb_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [576:0] comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_right;
  reg [7:0] for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_return_output;
  wire [7:0] for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_right;
  input [576:0] \inputs.axis_in ;
  wire [576:0] \inputs.axis_in ;
  input [31:0] \inputs.counter ;
  wire [31:0] \inputs.counter ;
  input [255:0] \inputs.key ;
  wire [255:0] \inputs.key ;
  input [95:0] \inputs.nonce ;
  wire [95:0] \inputs.nonce ;
  wire [576:0] reg_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511" *)
  reg [576:0] reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [576:0] reg_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [511:504];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [503:496];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [495:488];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [487:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [479:472];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [471:464];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [463:456];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [455:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [447:440];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [439:432];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [431:424];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [423:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [415:408];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [407:400];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [399:392];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [391:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [383:376];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [375:368];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [367:360];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [359:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [351:344];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [343:336];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [335:328];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [327:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [319:312];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [311:304];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [303:296];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [295:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [287:280];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [279:272];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [271:264];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [263:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [255:248];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [247:240];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [239:232];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [231:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [223:216];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [215:208];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [207:200];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [199:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [191:184];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [183:176];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [175:168];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [167:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [159:152];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [151:144];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [143:136];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [135:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [127:120];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [119:112];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [111:104];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [103:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [95:88];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [87:80];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [79:72];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [71:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [63:56];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [55:48];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [47:40];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [39:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [31:24];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [23:16];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [15:8];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= \inputs.axis_in [7:0];
  always @(posedge clk)
    comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= \inputs.axis_in ;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage1_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage2_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage3_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage4_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage5_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage6_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage7_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage8_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage9_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage10_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage11_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage12_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage13_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage14_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage15_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage16_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage17_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage18_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage19_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage20_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage21_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage22_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage23_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage24_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage25_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage26_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage27_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage28_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left <= comb_stage29_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  always @(posedge clk)
    reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output <= comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  chacha20_block_30clk_e6e1d2ce chacha20_block_chacha20_h_l216_c26_ca1c (
    .clk(clk),
    .\return_output.state (chacha20_state_to_bytes_chacha20_h_l219_c38_1875_x),
    .\state.state (chacha20_block_chacha20_h_l216_c26_ca1c_state)
  );
  chacha20_init_0clk_50a1b8d0 chacha20_init_chacha20_h_l215_c26_b8fc (
    .counter(\inputs.counter ),
    .key(\inputs.key ),
    .nonce(\inputs.nonce ),
    .\return_output.state (chacha20_block_chacha20_h_l216_c26_ca1c_state)
  );
  chacha20_state_to_bytes_0clk_d3fba2d7 chacha20_state_to_bytes_chacha20_h_l219_c38_1875 (
    .\return_output.data (chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output),
    .\x.state (chacha20_state_to_bytes_chacha20_h_l219_c38_1875_x)
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[511:504])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[431:424])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[423:416])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[415:408])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[407:400])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[399:392])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[391:384])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[383:376])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[375:368])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[367:360])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[359:352])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[503:496])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[351:344])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[343:336])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[335:328])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[327:320])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[319:312])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[311:304])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[303:296])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[295:288])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[287:280])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[279:272])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[495:488])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[271:264])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[263:256])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[255:248])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[247:240])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[239:232])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[231:224])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[223:216])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[215:208])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[207:200])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[199:192])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[487:480])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[191:184])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[183:176])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[175:168])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[167:160])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[159:152])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[151:144])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[143:136])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[135:128])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[127:120])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[119:112])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[479:472])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[111:104])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[103:96])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[95:88])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[87:80])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[79:72])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[71:64])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[63:56])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[55:48])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[47:40])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[39:32])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[471:464])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[31:24])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[23:16])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[15:8])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[7:0])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[463:456])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[455:448])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[447:440])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a (
    .left(for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left),
    .return_output(for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[439:432])
  );
  assign chacha20_block_chacha20_h_l216_c26_ca1c_return_output = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_x;
  assign chacha20_init_chacha20_h_l215_c26_b8fc_counter = \inputs.counter ;
  assign chacha20_init_chacha20_h_l215_c26_b8fc_key = \inputs.key ;
  assign chacha20_init_chacha20_h_l215_c26_b8fc_nonce = \inputs.nonce ;
  assign chacha20_init_chacha20_h_l215_c26_b8fc_return_output = chacha20_block_chacha20_h_l216_c26_ca1c_state;
  assign comb_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = \inputs.axis_in ;
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [511:504];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [431:424];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [423:416];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [415:408];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [407:400];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [399:392];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [391:384];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [383:376];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [375:368];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [367:360];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [359:352];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [503:496];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [351:344];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [343:336];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [335:328];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [327:320];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [319:312];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [311:304];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [303:296];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [295:288];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [287:280];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [279:272];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [495:488];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [271:264];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [263:256];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [255:248];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [247:240];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [239:232];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [231:224];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [223:216];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [215:208];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [207:200];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [199:192];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [487:480];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [191:184];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [183:176];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [175:168];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [167:160];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [159:152];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [151:144];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [143:136];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [135:128];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [127:120];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [119:112];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [479:472];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [111:104];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [103:96];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [95:88];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [87:80];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [79:72];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [71:64];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [63:56];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [55:48];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [47:40];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [39:32];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [471:464];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [31:24];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [23:16];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [15:8];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [7:0];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [463:456];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [455:448];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [447:440];
  assign comb_stage0_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = \inputs.axis_in [439:432];
  assign for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[511:504];
  assign for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[431:424];
  assign for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[423:416];
  assign for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[415:408];
  assign for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[407:400];
  assign for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[399:392];
  assign for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[391:384];
  assign for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[383:376];
  assign for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[375:368];
  assign for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[367:360];
  assign for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[359:352];
  assign for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[503:496];
  assign for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[351:344];
  assign for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[343:336];
  assign for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[335:328];
  assign for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[327:320];
  assign for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[319:312];
  assign for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[311:304];
  assign for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[303:296];
  assign for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[295:288];
  assign for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[287:280];
  assign for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[279:272];
  assign for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[495:488];
  assign for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[271:264];
  assign for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[263:256];
  assign for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[255:248];
  assign for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[247:240];
  assign for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[239:232];
  assign for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[231:224];
  assign for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[223:216];
  assign for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[215:208];
  assign for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[207:200];
  assign for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[199:192];
  assign for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[487:480];
  assign for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[191:184];
  assign for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[183:176];
  assign for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[175:168];
  assign for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[167:160];
  assign for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[159:152];
  assign for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[151:144];
  assign for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[143:136];
  assign for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[135:128];
  assign for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[127:120];
  assign for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[119:112];
  assign for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[479:472];
  assign for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[111:104];
  assign for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[103:96];
  assign for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[95:88];
  assign for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[87:80];
  assign for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[79:72];
  assign for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[71:64];
  assign for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[63:56];
  assign for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[55:48];
  assign for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[47:40];
  assign for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[39:32];
  assign for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[471:464];
  assign for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[31:24];
  assign for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[23:16];
  assign for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[15:8];
  assign for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[7:0];
  assign for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[463:456];
  assign for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[455:448];
  assign for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[447:440];
  assign for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_right = chacha20_state_to_bytes_chacha20_h_l219_c38_1875_return_output[439:432];
  assign reg_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage0_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage1_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage10_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage11_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage11_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage12_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage12_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage13_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage13_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage14_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage14_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage15_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage15_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage16_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage16_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage17_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage17_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage18_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage18_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage19_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage19_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage20_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage1_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage2_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage20_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage21_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage21_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage22_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage22_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage23_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage23_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage24_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage24_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage25_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage25_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage26_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage26_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage27_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage27_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage28_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage28_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage29_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage29_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage2_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage3_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage3_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage4_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage4_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage5_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage5_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage6_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage6_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage7_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage7_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage8_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage8_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage9_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output = comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign reg_stage9_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left = comb_stage10_for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_left;
  assign \return_output.tdata  = { for_chacha20_h_l225_c3_bf68_iter_0_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_1_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_2_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_3_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_4_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_5_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_6_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_7_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_8_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_9_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_10_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_11_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_12_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_13_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_14_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_15_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_16_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_17_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_18_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_19_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_20_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_21_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_22_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_23_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_24_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_25_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_26_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_27_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_28_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_29_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_30_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_31_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_32_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_33_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_34_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_35_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_36_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_37_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_38_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_39_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_40_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_41_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_42_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_43_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_44_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_45_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_46_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_47_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_48_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_49_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_50_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_51_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_52_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_53_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_54_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_55_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_56_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_57_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_58_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_59_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_60_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_61_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_62_bin_op_xor_chacha20_h_l227_c19_674a_return_output, for_chacha20_h_l225_c3_bf68_iter_63_bin_op_xor_chacha20_h_l227_c19_674a_return_output };
  assign \return_output.tkeep  = reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output[575:512];
  assign \return_output.tlast  = reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_52ed_return_output[576];
endmodule

module chacha20_state_to_bytes_0clk_d3fba2d7(\x.state , \return_output.data );
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_f395_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x;
  output [511:0] \return_output.data ;
  wire [511:0] \return_output.data ;
  input [511:0] \x.state ;
  wire [511:0] \x.state ;
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [511:480])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [191:160])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [159:128])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [127:96])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [95:64])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [63:32])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [31:0])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [479:448])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [447:416])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [415:384])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [383:352])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [351:320])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [319:288])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [287:256])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [255:224])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_f395_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_f395_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output),
    .x(\x.state [223:192])
  );
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [511:480];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [191:160];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [159:128];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [127:96];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [95:64];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [63:32];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [31:0];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [479:448];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [447:416];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [415:384];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [383:352];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [351:320];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [319:288];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [287:256];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [255:224];
  assign for_chacha20_state_bytes_t_h_l16_c1_f395_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_x = \x.state [223:192];
  assign \return_output.data  = { for_chacha20_state_bytes_t_h_l16_c1_f395_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output, for_chacha20_state_bytes_t_h_l16_c1_f395_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_75d5_return_output };
endmodule

module chacha20poly1305_encrypt(clk_80p0, encrypt_key, encrypt_nonce, encrypt_aad, encrypt_aad_len, encrypt_s_axis_tdata, encrypt_s_axis_tkeep, encrypt_s_axis_tlast, encrypt_s_axis_tvalid, encrypt_m_axis_tready, encrypt_s_axis_tready, encrypt_m_axis_tdata, encrypt_m_axis_tkeep, encrypt_m_axis_tlast, encrypt_m_axis_tvalid);
  input clk_80p0;
  wire clk_80p0;
  input [255:0] encrypt_aad;
  wire [255:0] encrypt_aad;
  input [7:0] encrypt_aad_len;
  wire [7:0] encrypt_aad_len;
  input [255:0] encrypt_key;
  wire [255:0] encrypt_key;
  output [127:0] encrypt_m_axis_tdata;
  wire [127:0] encrypt_m_axis_tdata;
  output [15:0] encrypt_m_axis_tkeep;
  wire [15:0] encrypt_m_axis_tkeep;
  output encrypt_m_axis_tlast;
  wire encrypt_m_axis_tlast;
  input encrypt_m_axis_tready;
  wire encrypt_m_axis_tready;
  output encrypt_m_axis_tvalid;
  wire encrypt_m_axis_tvalid;
  input [95:0] encrypt_nonce;
  wire [95:0] encrypt_nonce;
  input [127:0] encrypt_s_axis_tdata;
  wire [127:0] encrypt_s_axis_tdata;
  input [15:0] encrypt_s_axis_tkeep;
  wire [15:0] encrypt_s_axis_tkeep;
  input encrypt_s_axis_tlast;
  wire encrypt_s_axis_tlast;
  output encrypt_s_axis_tready;
  wire encrypt_s_axis_tready;
  input encrypt_s_axis_tvalid;
  wire encrypt_s_axis_tvalid;
  wire [8267:0] global_to_module;
  wire [7651:0] module_to_global;
  append_auth_tag_0clk_08de2a73 append_auth_tag_0clk_08de2a73 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.append_auth_tag_auth_tag_in (global_to_module[6674:6546]),
    .\global_to_module.append_auth_tag_axis_in (global_to_module[6544:6399]),
    .\global_to_module.append_auth_tag_axis_out_ready (global_to_module[6545]),
    .\module_to_global.append_auth_tag_auth_tag_in_ready (global_to_module[8120]),
    .\module_to_global.append_auth_tag_axis_in_ready (global_to_module[7579]),
    .\module_to_global.append_auth_tag_axis_out (global_to_module[8266:8121])
  );
  chacha20_encrypt_0clk_0a498d4a chacha20_encrypt_0clk_0a498d4a (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_encrypt_axis_in (global_to_module[3910:3765]),
    .\global_to_module.chacha20_encrypt_axis_out_ready (global_to_module[3912]),
    .\global_to_module.chacha20_encrypt_key (global_to_module[3668:3413]),
    .\global_to_module.chacha20_encrypt_nonce (global_to_module[3764:3669]),
    .\global_to_module.chacha20_encrypt_pipeline_in_ready (global_to_module[3913]),
    .\global_to_module.chacha20_encrypt_pipeline_out (global_to_module[4491:3914]),
    .\global_to_module.chacha20_encrypt_poly_key_ready (global_to_module[3911]),
    .\module_to_global.chacha20_encrypt_axis_in_ready (global_to_module[6821]),
    .\module_to_global.chacha20_encrypt_axis_out (global_to_module[7577:7432]),
    .\module_to_global.chacha20_encrypt_pipeline_in (global_to_module[2833:1872]),
    .\module_to_global.chacha20_encrypt_pipeline_out_ready (global_to_module[3412]),
    .\module_to_global.chacha20_encrypt_poly_key (global_to_module[7430:7174])
  );
  chacha20_encrypt_pipeline_handshake_0clk_5dc181c1 chacha20_encrypt_pipeline_handshake_0clk_5dc181c1 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_encrypt_pipeline_in (global_to_module[2833:1872]),
    .\global_to_module.chacha20_encrypt_pipeline_no_handshake_out (global_to_module[3411:2835]),
    .\global_to_module.chacha20_encrypt_pipeline_no_handshake_out_valid (global_to_module[2834]),
    .\global_to_module.chacha20_encrypt_pipeline_out_ready (global_to_module[3412]),
    .\module_to_global.chacha20_encrypt_pipeline_in_ready (global_to_module[3913]),
    .\module_to_global.chacha20_encrypt_pipeline_no_handshake_in (global_to_module[1870:910]),
    .\module_to_global.chacha20_encrypt_pipeline_no_handshake_in_valid (global_to_module[1871]),
    .\module_to_global.chacha20_encrypt_pipeline_out (global_to_module[4491:3914])
  );
  chacha20_encrypt_pipeline_no_handshake_30clk_0a65d2f9 chacha20_encrypt_pipeline_no_handshake_30clk_0a65d2f9 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_encrypt_pipeline_no_handshake_in (global_to_module[1870:910]),
    .\global_to_module.chacha20_encrypt_pipeline_no_handshake_in_valid (global_to_module[1871]),
    .\module_to_global.chacha20_encrypt_pipeline_no_handshake_out (global_to_module[3411:2835]),
    .\module_to_global.chacha20_encrypt_pipeline_no_handshake_out_valid (global_to_module[2834])
  );
  chacha20poly1305_encrypt_io_wires_0clk_c89b169c chacha20poly1305_encrypt_io_wires_0clk_c89b169c (
    .\global_to_module.chacha20poly1305_encrypt_axis_in_ready (global_to_module[146]),
    .\global_to_module.chacha20poly1305_encrypt_axis_out (global_to_module[908:763]),
    .\global_to_module.encrypt_aad (encrypt_aad),
    .\global_to_module.encrypt_aad_len (encrypt_aad_len),
    .\global_to_module.encrypt_key (encrypt_key),
    .\global_to_module.encrypt_m_axis_tready (encrypt_m_axis_tready),
    .\global_to_module.encrypt_nonce (encrypt_nonce),
    .\global_to_module.encrypt_s_axis_tdata (encrypt_s_axis_tdata),
    .\global_to_module.encrypt_s_axis_tkeep (encrypt_s_axis_tkeep),
    .\global_to_module.encrypt_s_axis_tlast (encrypt_s_axis_tlast),
    .\global_to_module.encrypt_s_axis_tvalid (encrypt_s_axis_tvalid),
    .\module_to_global.chacha20poly1305_encrypt_aad (global_to_module[7835:7580]),
    .\module_to_global.chacha20poly1305_encrypt_aad_len (global_to_module[7843:7836]),
    .\module_to_global.chacha20poly1305_encrypt_axis_in (global_to_module[6820:6675]),
    .\module_to_global.chacha20poly1305_encrypt_axis_out_ready (global_to_module[8267]),
    .\module_to_global.chacha20poly1305_encrypt_key (global_to_module[7077:6822]),
    .\module_to_global.chacha20poly1305_encrypt_nonce (global_to_module[7173:7078]),
    .\module_to_global.encrypt_m_axis_tdata (encrypt_m_axis_tdata),
    .\module_to_global.encrypt_m_axis_tkeep (encrypt_m_axis_tkeep),
    .\module_to_global.encrypt_m_axis_tlast (encrypt_m_axis_tlast),
    .\module_to_global.encrypt_m_axis_tvalid (encrypt_m_axis_tvalid),
    .\module_to_global.encrypt_s_axis_tready (encrypt_s_axis_tready)
  );
  encrypt_dataflow_0clk_098d5770 encrypt_dataflow_0clk_098d5770 (
    .\global_to_module.append_auth_tag_auth_tag_in_ready (global_to_module[8120]),
    .\global_to_module.append_auth_tag_axis_in_ready (global_to_module[7579]),
    .\global_to_module.append_auth_tag_axis_out (global_to_module[8266:8121]),
    .\global_to_module.chacha20_encrypt_axis_in_ready (global_to_module[6821]),
    .\global_to_module.chacha20_encrypt_axis_out (global_to_module[7577:7432]),
    .\global_to_module.chacha20_encrypt_poly_key (global_to_module[7430:7174]),
    .\global_to_module.chacha20poly1305_encrypt_aad (global_to_module[7835:7580]),
    .\global_to_module.chacha20poly1305_encrypt_aad_len (global_to_module[7843:7836]),
    .\global_to_module.chacha20poly1305_encrypt_axis_in (global_to_module[6820:6675]),
    .\global_to_module.chacha20poly1305_encrypt_axis_out_ready (global_to_module[8267]),
    .\global_to_module.chacha20poly1305_encrypt_key (global_to_module[7077:6822]),
    .\global_to_module.chacha20poly1305_encrypt_nonce (global_to_module[7173:7078]),
    .\global_to_module.poly1305_mac_encrypt_auth_tag (global_to_module[8119:7991]),
    .\global_to_module.poly1305_mac_encrypt_data_in_ready (global_to_module[7990]),
    .\global_to_module.poly1305_mac_encrypt_key_ready (global_to_module[7431]),
    .\global_to_module.prep_auth_data_encrypt_axis_in_ready (global_to_module[7578]),
    .\global_to_module.prep_auth_data_encrypt_axis_out (global_to_module[7989:7844]),
    .\module_to_global.append_auth_tag_auth_tag_in (global_to_module[6674:6546]),
    .\module_to_global.append_auth_tag_axis_in (global_to_module[6544:6399]),
    .\module_to_global.append_auth_tag_axis_out_ready (global_to_module[6545]),
    .\module_to_global.chacha20_encrypt_axis_in (global_to_module[3910:3765]),
    .\module_to_global.chacha20_encrypt_axis_out_ready (global_to_module[3912]),
    .\module_to_global.chacha20_encrypt_key (global_to_module[3668:3413]),
    .\module_to_global.chacha20_encrypt_nonce (global_to_module[3764:3669]),
    .\module_to_global.chacha20_encrypt_poly_key_ready (global_to_module[3911]),
    .\module_to_global.chacha20poly1305_encrypt_axis_in_ready (global_to_module[146]),
    .\module_to_global.chacha20poly1305_encrypt_axis_out (global_to_module[908:763]),
    .\module_to_global.poly1305_mac_encrypt_auth_tag_ready (global_to_module[6076]),
    .\module_to_global.poly1305_mac_encrypt_data_in (global_to_module[6075:5930]),
    .\module_to_global.poly1305_mac_encrypt_key (global_to_module[5929:5673]),
    .\module_to_global.prep_auth_data_encrypt_aad (global_to_module[4747:4492]),
    .\module_to_global.prep_auth_data_encrypt_aad_len (global_to_module[4755:4748]),
    .\module_to_global.prep_auth_data_encrypt_axis_in (global_to_module[4901:4756]),
    .\module_to_global.prep_auth_data_encrypt_axis_out_ready (global_to_module[4902])
  );
  poly1305_mac_encrypt_0clk_a460be28 poly1305_mac_encrypt_0clk_a460be28 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_encrypt_auth_tag_ready (global_to_module[6076]),
    .\global_to_module.poly1305_mac_encrypt_compute_in_ready (global_to_module[6398]),
    .\global_to_module.poly1305_mac_encrypt_compute_out (global_to_module[6397:6077]),
    .\global_to_module.poly1305_mac_encrypt_data_in (global_to_module[6075:5930]),
    .\global_to_module.poly1305_mac_encrypt_key (global_to_module[5929:5673]),
    .\module_to_global.poly1305_mac_encrypt_auth_tag (global_to_module[8119:7991]),
    .\module_to_global.poly1305_mac_encrypt_compute_in (global_to_module[5671:4903]),
    .\module_to_global.poly1305_mac_encrypt_compute_out_ready (global_to_module[5672]),
    .\module_to_global.poly1305_mac_encrypt_data_in_ready (global_to_module[7990]),
    .\module_to_global.poly1305_mac_encrypt_key_ready (global_to_module[7431])
  );
  poly1305_mac_encrypt_compute_0clk_31cfddb2 poly1305_mac_encrypt_compute_0clk_31cfddb2 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_encrypt_compute_in (global_to_module[5671:4903]),
    .\global_to_module.poly1305_mac_encrypt_compute_out_ready (global_to_module[5672]),
    .\module_to_global.poly1305_mac_encrypt_compute_in_ready (global_to_module[6398]),
    .\module_to_global.poly1305_mac_encrypt_compute_out (global_to_module[6397:6077])
  );
  prep_auth_data_encrypt_0clk_4a74e401 prep_auth_data_encrypt_0clk_4a74e401 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.prep_auth_data_encrypt_aad (global_to_module[4747:4492]),
    .\global_to_module.prep_auth_data_encrypt_aad_len (global_to_module[4755:4748]),
    .\global_to_module.prep_auth_data_encrypt_axis_in (global_to_module[4901:4756]),
    .\global_to_module.prep_auth_data_encrypt_axis_out_ready (global_to_module[4902]),
    .\module_to_global.prep_auth_data_encrypt_axis_in_ready (global_to_module[7578]),
    .\module_to_global.prep_auth_data_encrypt_axis_out (global_to_module[7989:7844])
  );
  assign { global_to_module[909], global_to_module[762:147], global_to_module[145:0] } = { encrypt_m_axis_tready, encrypt_aad_len, encrypt_aad, encrypt_nonce, encrypt_key, encrypt_s_axis_tvalid, encrypt_s_axis_tlast, encrypt_s_axis_tkeep, encrypt_s_axis_tdata };
  assign module_to_global = { global_to_module[6545], global_to_module[908:763], global_to_module[6076], global_to_module[6674:6546], global_to_module[4902], global_to_module[6075:5930], global_to_module[4755:4492], global_to_module[3912], global_to_module[6544:6399], global_to_module[4901:4756], global_to_module[3911], global_to_module[5929:5673], global_to_module[3764:3413], global_to_module[146], global_to_module[3910:3765], global_to_module[8266:8120], global_to_module[7579], global_to_module[5672:4903], global_to_module[8119:7990], global_to_module[7431], global_to_module[6398:6077], global_to_module[7989:7844], global_to_module[7578], global_to_module[3412], global_to_module[2833:1872], global_to_module[7577:7432], global_to_module[7430:7174], global_to_module[6821], global_to_module[4491:3914], global_to_module[1870:910], global_to_module[1871], global_to_module[3913], global_to_module[2834], global_to_module[3411:2835], global_to_module[8267], encrypt_m_axis_tvalid, encrypt_m_axis_tlast, encrypt_m_axis_tkeep, encrypt_m_axis_tdata, global_to_module[7843:7580], global_to_module[7173:6822], encrypt_s_axis_tready, global_to_module[6820:6675] };
endmodule

module chacha20poly1305_encrypt_io_wires_0clk_c89b169c(\global_to_module.encrypt_s_axis_tdata , \global_to_module.encrypt_s_axis_tkeep , \global_to_module.encrypt_s_axis_tlast , \global_to_module.encrypt_s_axis_tvalid , \global_to_module.chacha20poly1305_encrypt_axis_in_ready , \global_to_module.encrypt_key , \global_to_module.encrypt_nonce , \global_to_module.encrypt_aad , \global_to_module.encrypt_aad_len , \global_to_module.chacha20poly1305_encrypt_axis_out , \global_to_module.encrypt_m_axis_tready , \module_to_global.chacha20poly1305_encrypt_axis_in , \module_to_global.encrypt_s_axis_tready , \module_to_global.chacha20poly1305_encrypt_key , \module_to_global.chacha20poly1305_encrypt_nonce , \module_to_global.chacha20poly1305_encrypt_aad , \module_to_global.chacha20poly1305_encrypt_aad_len , \module_to_global.encrypt_m_axis_tdata , \module_to_global.encrypt_m_axis_tkeep , \module_to_global.encrypt_m_axis_tlast , \module_to_global.encrypt_m_axis_tvalid 
, \module_to_global.chacha20poly1305_encrypt_axis_out_ready );
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output;
  wire [127:0] for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_6b52_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output;
  wire [15:0] for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_1f14_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_942e_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_942e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output;
  wire [95:0] for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_37bd_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output;
  wire [255:0] for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_2d12_x;
  input \global_to_module.chacha20poly1305_encrypt_axis_in_ready ;
  wire \global_to_module.chacha20poly1305_encrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20poly1305_encrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20poly1305_encrypt_axis_out ;
  input [255:0] \global_to_module.encrypt_aad ;
  wire [255:0] \global_to_module.encrypt_aad ;
  input [7:0] \global_to_module.encrypt_aad_len ;
  wire [7:0] \global_to_module.encrypt_aad_len ;
  input [255:0] \global_to_module.encrypt_key ;
  wire [255:0] \global_to_module.encrypt_key ;
  input \global_to_module.encrypt_m_axis_tready ;
  wire \global_to_module.encrypt_m_axis_tready ;
  input [95:0] \global_to_module.encrypt_nonce ;
  wire [95:0] \global_to_module.encrypt_nonce ;
  input [127:0] \global_to_module.encrypt_s_axis_tdata ;
  wire [127:0] \global_to_module.encrypt_s_axis_tdata ;
  input [15:0] \global_to_module.encrypt_s_axis_tkeep ;
  wire [15:0] \global_to_module.encrypt_s_axis_tkeep ;
  input \global_to_module.encrypt_s_axis_tlast ;
  wire \global_to_module.encrypt_s_axis_tlast ;
  input \global_to_module.encrypt_s_axis_tvalid ;
  wire \global_to_module.encrypt_s_axis_tvalid ;
  output [255:0] \module_to_global.chacha20poly1305_encrypt_aad ;
  wire [255:0] \module_to_global.chacha20poly1305_encrypt_aad ;
  output [7:0] \module_to_global.chacha20poly1305_encrypt_aad_len ;
  wire [7:0] \module_to_global.chacha20poly1305_encrypt_aad_len ;
  output [145:0] \module_to_global.chacha20poly1305_encrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20poly1305_encrypt_axis_in ;
  output \module_to_global.chacha20poly1305_encrypt_axis_out_ready ;
  wire \module_to_global.chacha20poly1305_encrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20poly1305_encrypt_key ;
  wire [255:0] \module_to_global.chacha20poly1305_encrypt_key ;
  output [95:0] \module_to_global.chacha20poly1305_encrypt_nonce ;
  wire [95:0] \module_to_global.chacha20poly1305_encrypt_nonce ;
  output [127:0] \module_to_global.encrypt_m_axis_tdata ;
  wire [127:0] \module_to_global.encrypt_m_axis_tdata ;
  output [15:0] \module_to_global.encrypt_m_axis_tkeep ;
  wire [15:0] \module_to_global.encrypt_m_axis_tkeep ;
  output \module_to_global.encrypt_m_axis_tlast ;
  wire \module_to_global.encrypt_m_axis_tlast ;
  output \module_to_global.encrypt_m_axis_tvalid ;
  wire \module_to_global.encrypt_m_axis_tvalid ;
  output \module_to_global.encrypt_s_axis_tready ;
  wire \module_to_global.encrypt_s_axis_tready ;
  const_sr_0_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_80_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_88_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_96_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_104_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_112_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_120_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_8_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_16_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_24_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_32_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_40_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_48_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_56_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_64_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_72_uint128_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_6b52 (
    .return_output(for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output),
    .x(\global_to_module.encrypt_s_axis_tdata )
  );
  const_sr_0_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_10_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_11_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_12_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_13_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_14_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_15_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_1_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_2_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_3_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_4_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_5_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_6_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_7_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_8_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_9_uint16_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_1f14 (
    .return_output(for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output),
    .x(\global_to_module.encrypt_s_axis_tkeep )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_942e (
    .return_output(for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_942e_return_output),
    .x(\global_to_module.encrypt_key )
  );
  const_sr_0_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_80_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_88_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_8_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_16_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_24_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_32_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_40_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_48_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_56_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_64_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_72_uint96_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_37bd (
    .return_output(for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output),
    .x(\global_to_module.encrypt_nonce )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_2d12 (
    .return_output(for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output),
    .x(\global_to_module.encrypt_aad )
  );
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_6b52_x = \global_to_module.encrypt_s_axis_tdata ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_1f14_x = \global_to_module.encrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_942e_x = \global_to_module.encrypt_key ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_37bd_x = \global_to_module.encrypt_nonce ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_2d12_x = \global_to_module.encrypt_aad ;
  assign \module_to_global.chacha20poly1305_encrypt_aad  = { for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0], for_chacha20poly1305_encrypt_h_l55_c34_29b2_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l55_c165_2d12_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_encrypt_aad_len  = \global_to_module.encrypt_aad_len ;
  assign \module_to_global.chacha20poly1305_encrypt_axis_in  = { \global_to_module.encrypt_s_axis_tvalid , \global_to_module.encrypt_s_axis_tlast , for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_1_const_sr_1_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_2_const_sr_2_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_3_const_sr_3_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_4_const_sr_4_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_5_const_sr_5_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_6_const_sr_6_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_7_const_sr_7_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_8_const_sr_8_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_9_const_sr_9_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_10_const_sr_10_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_11_const_sr_11_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_12_const_sr_12_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_13_const_sr_13_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_14_const_sr_14_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l49_c29_3b4c_iter_15_const_sr_15_chacha20poly1305_encrypt_h_l49_c155_1f14_return_output[0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0], for_chacha20poly1305_encrypt_h_l48_c34_8a41_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l48_c180_6b52_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_encrypt_axis_out_ready  = \global_to_module.encrypt_m_axis_tready ;
  assign \module_to_global.chacha20poly1305_encrypt_key  = { for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_12_const_sr_96_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_13_const_sr_104_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_14_const_sr_112_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_15_const_sr_120_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_16_const_sr_128_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_17_const_sr_136_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_18_const_sr_144_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_19_const_sr_152_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_20_const_sr_160_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_21_const_sr_168_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_22_const_sr_176_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_23_const_sr_184_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_24_const_sr_192_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_25_const_sr_200_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_26_const_sr_208_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_27_const_sr_216_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_28_const_sr_224_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_29_const_sr_232_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_30_const_sr_240_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0], for_chacha20poly1305_encrypt_h_l53_c34_e5ed_iter_31_const_sr_248_chacha20poly1305_encrypt_h_l53_c165_942e_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_encrypt_nonce  = { for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_0_const_sr_0_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_1_const_sr_8_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_2_const_sr_16_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_3_const_sr_24_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_4_const_sr_32_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_5_const_sr_40_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_6_const_sr_48_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_7_const_sr_56_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_8_const_sr_64_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_9_const_sr_72_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_10_const_sr_80_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0], for_chacha20poly1305_encrypt_h_l54_c34_1a0c_iter_11_const_sr_88_chacha20poly1305_encrypt_h_l54_c167_37bd_return_output[7:0] };
  assign \module_to_global.encrypt_m_axis_tdata  = { \global_to_module.chacha20poly1305_encrypt_axis_out [7:0], \global_to_module.chacha20poly1305_encrypt_axis_out [15:8], \global_to_module.chacha20poly1305_encrypt_axis_out [23:16], \global_to_module.chacha20poly1305_encrypt_axis_out [31:24], \global_to_module.chacha20poly1305_encrypt_axis_out [39:32], \global_to_module.chacha20poly1305_encrypt_axis_out [47:40], \global_to_module.chacha20poly1305_encrypt_axis_out [55:48], \global_to_module.chacha20poly1305_encrypt_axis_out [63:56], \global_to_module.chacha20poly1305_encrypt_axis_out [71:64], \global_to_module.chacha20poly1305_encrypt_axis_out [79:72], \global_to_module.chacha20poly1305_encrypt_axis_out [87:80], \global_to_module.chacha20poly1305_encrypt_axis_out [95:88], \global_to_module.chacha20poly1305_encrypt_axis_out [103:96], \global_to_module.chacha20poly1305_encrypt_axis_out [111:104], \global_to_module.chacha20poly1305_encrypt_axis_out [119:112], \global_to_module.chacha20poly1305_encrypt_axis_out [127:120] };
  assign \module_to_global.encrypt_m_axis_tkeep  = { \global_to_module.chacha20poly1305_encrypt_axis_out [128], \global_to_module.chacha20poly1305_encrypt_axis_out [129], \global_to_module.chacha20poly1305_encrypt_axis_out [130], \global_to_module.chacha20poly1305_encrypt_axis_out [131], \global_to_module.chacha20poly1305_encrypt_axis_out [132], \global_to_module.chacha20poly1305_encrypt_axis_out [133], \global_to_module.chacha20poly1305_encrypt_axis_out [134], \global_to_module.chacha20poly1305_encrypt_axis_out [135], \global_to_module.chacha20poly1305_encrypt_axis_out [136], \global_to_module.chacha20poly1305_encrypt_axis_out [137], \global_to_module.chacha20poly1305_encrypt_axis_out [138], \global_to_module.chacha20poly1305_encrypt_axis_out [139], \global_to_module.chacha20poly1305_encrypt_axis_out [140], \global_to_module.chacha20poly1305_encrypt_axis_out [141], \global_to_module.chacha20poly1305_encrypt_axis_out [142], \global_to_module.chacha20poly1305_encrypt_axis_out [143] };
  assign \module_to_global.encrypt_m_axis_tlast  = \global_to_module.chacha20poly1305_encrypt_axis_out [144];
  assign \module_to_global.encrypt_m_axis_tvalid  = \global_to_module.chacha20poly1305_encrypt_axis_out [145];
  assign \module_to_global.encrypt_s_axis_tready  = \global_to_module.chacha20poly1305_encrypt_axis_in_ready ;
endmodule

module clamp_0clk_295015b8(\r.bytes , \return_output.bytes );
  wire [7:0] bin_op_and_poly1305_h_l57_c5_b8b9_left;
  wire [7:0] bin_op_and_poly1305_h_l57_c5_b8b9_return_output;
  wire [3:0] bin_op_and_poly1305_h_l57_c5_b8b9_right;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_f874_left;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_f874_return_output;
  wire [3:0] bin_op_and_poly1305_h_l58_c5_f874_right;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_712d_left;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_712d_return_output;
  wire [3:0] bin_op_and_poly1305_h_l59_c5_712d_right;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_3a30_left;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_3a30_return_output;
  wire [3:0] bin_op_and_poly1305_h_l60_c5_3a30_right;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_4c72_left;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_4c72_return_output;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_4c72_right;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_f982_left;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_f982_return_output;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_f982_right;
  wire [7:0] bin_op_and_poly1305_h_l63_c5_c93f_left;
  wire [7:0] bin_op_and_poly1305_h_l63_c5_c93f_return_output;
  wire [7:0] bin_op_and_poly1305_h_l63_c5_c93f_right;
  input [127:0] \r.bytes ;
  wire [127:0] \r.bytes ;
  output [127:0] \return_output.bytes ;
  wire [127:0] \return_output.bytes ;
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l57_c5_b8b9 (
    .left(\r.bytes [103:96]),
    .return_output(bin_op_and_poly1305_h_l57_c5_b8b9_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l58_c5_f874 (
    .left(\r.bytes [71:64]),
    .return_output(bin_op_and_poly1305_h_l58_c5_f874_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l59_c5_712d (
    .left(\r.bytes [39:32]),
    .return_output(bin_op_and_poly1305_h_l59_c5_712d_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l60_c5_3a30 (
    .left(\r.bytes [7:0]),
    .return_output(bin_op_and_poly1305_h_l60_c5_3a30_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l61_c5_4c72 (
    .left(\r.bytes [95:88]),
    .return_output(bin_op_and_poly1305_h_l61_c5_4c72_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l62_c5_f982 (
    .left(\r.bytes [63:56]),
    .return_output(bin_op_and_poly1305_h_l62_c5_f982_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l63_c5_c93f (
    .left(\r.bytes [31:24]),
    .return_output(bin_op_and_poly1305_h_l63_c5_c93f_return_output),
    .right(8'hfc)
  );
  assign bin_op_and_poly1305_h_l57_c5_b8b9_left = \r.bytes [103:96];
  assign bin_op_and_poly1305_h_l57_c5_b8b9_right = 4'hf;
  assign bin_op_and_poly1305_h_l58_c5_f874_left = \r.bytes [71:64];
  assign bin_op_and_poly1305_h_l58_c5_f874_right = 4'hf;
  assign bin_op_and_poly1305_h_l59_c5_712d_left = \r.bytes [39:32];
  assign bin_op_and_poly1305_h_l59_c5_712d_right = 4'hf;
  assign bin_op_and_poly1305_h_l60_c5_3a30_left = \r.bytes [7:0];
  assign bin_op_and_poly1305_h_l60_c5_3a30_right = 4'hf;
  assign bin_op_and_poly1305_h_l61_c5_4c72_left = \r.bytes [95:88];
  assign bin_op_and_poly1305_h_l61_c5_4c72_right = 8'hfc;
  assign bin_op_and_poly1305_h_l62_c5_f982_left = \r.bytes [63:56];
  assign bin_op_and_poly1305_h_l62_c5_f982_right = 8'hfc;
  assign bin_op_and_poly1305_h_l63_c5_c93f_left = \r.bytes [31:24];
  assign bin_op_and_poly1305_h_l63_c5_c93f_right = 8'hfc;
  assign \return_output.bytes  = { \r.bytes [127:104], bin_op_and_poly1305_h_l57_c5_b8b9_return_output, bin_op_and_poly1305_h_l61_c5_4c72_return_output, \r.bytes [87:72], bin_op_and_poly1305_h_l58_c5_f874_return_output, bin_op_and_poly1305_h_l62_c5_f982_return_output, \r.bytes [55:40], bin_op_and_poly1305_h_l59_c5_712d_return_output, bin_op_and_poly1305_h_l63_c5_c93f_return_output, \r.bytes [23:8], bin_op_and_poly1305_h_l60_c5_3a30_return_output };
endmodule

module const_sr_0_uint128_t_0clk_de264c78(x, return_output);
  wire [255:0] \2232.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2232.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint16_t_0clk_de264c78(x, return_output);
  wire [31:0] \2536.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2536.read_pipe  = { 16'hxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint256_t_0clk_de264c78(x, return_output);
  wire [511:0] \2840.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2840.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint320_t_0clk_de264c78(x, return_output);
  wire [639:0] \20180.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \20180.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint8_t_0clk_de264c78(x, return_output);
  wire [15:0] \16070.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16070.read_pipe  = { 8'hxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint96_t_0clk_de264c78(x, return_output);
  wire [191:0] \3448.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3448.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_104_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [255:0] \2479.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2479.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[127:104] };
endmodule

module const_sr_104_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [511:0] \3087.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3087.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[255:104] };
endmodule

module const_sr_10_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [31:0] \2726.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2726.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 10'h000, x[15:10] };
endmodule

module const_sr_112_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [255:0] \2498.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2498.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[127:112] };
endmodule

module const_sr_112_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [511:0] \3106.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3106.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[255:112] };
endmodule

module const_sr_11_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10" *)
  wire [31:0] \2745.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2745.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 11'h000, x[15:11] };
endmodule

module const_sr_120_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [255:0] \2517.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2517.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[127:120] };
endmodule

module const_sr_120_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [511:0] \3125.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3125.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[255:120] };
endmodule

module const_sr_128_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [511:0] \3144.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3144.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[255:128] };
endmodule

module const_sr_128_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [639:0] \20218.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \20218.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[319:128] };
endmodule

module const_sr_12_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [31:0] \2764.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2764.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 12'h000, x[15:12] };
endmodule

module const_sr_136_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135" *)
  wire [511:0] \3163.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3163.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 136'h0000000000000000000000000000000000, x[255:136] };
endmodule

module const_sr_13_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12" *)
  wire [31:0] \2783.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2783.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 13'h0000, x[15:13] };
endmodule

module const_sr_144_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143" *)
  wire [511:0] \3182.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3182.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 144'h000000000000000000000000000000000000, x[255:144] };
endmodule

module const_sr_14_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [31:0] \2802.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2802.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 14'h0000, x[15:14] };
endmodule

module const_sr_152_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151" *)
  wire [511:0] \3201.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3201.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 152'h00000000000000000000000000000000000000, x[255:152] };
endmodule

module const_sr_15_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14" *)
  wire [31:0] \2821.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2821.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 15'h0000, x[15] };
endmodule

module const_sr_160_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159" *)
  wire [511:0] \3220.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3220.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 160'h0000000000000000000000000000000000000000, x[255:160] };
endmodule

module const_sr_168_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167" *)
  wire [511:0] \3239.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3239.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 168'h000000000000000000000000000000000000000000, x[255:168] };
endmodule

module const_sr_16_int32_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [63:0] \18674.read_pipe ;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] x;
  wire [31:0] x;
  assign \18674.read_pipe  = { 32'hxxxxxxxx, x };
  assign return_output = { x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31:16] };
endmodule

module const_sr_16_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [255:0] \2270.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2270.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[127:16] };
endmodule

module const_sr_16_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \16222.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \16222.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_16_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [511:0] \2878.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2878.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[255:16] };
endmodule

module const_sr_16_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16108.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16108.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_16_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [191:0] \3486.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3486.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[95:16] };
endmodule

module const_sr_176_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175" *)
  wire [511:0] \3258.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3258.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 176'h00000000000000000000000000000000000000000000, x[255:176] };
endmodule

module const_sr_184_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183" *)
  wire [511:0] \3277.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3277.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 184'h0000000000000000000000000000000000000000000000, x[255:184] };
endmodule

module const_sr_192_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [511:0] \3296.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3296.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[255:192] };
endmodule

module const_sr_192_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [639:0] \20237.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \20237.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[319:192] };
endmodule

module const_sr_1_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [31:0] \2555.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2555.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 1'h0, x[15:1] };
endmodule

module const_sr_1_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [15:0] \18557.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \18557.read_pipe  = { 8'hxx, x };
  assign return_output = { 1'h0, x[7:1] };
endmodule

module const_sr_200_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199" *)
  wire [511:0] \3315.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3315.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 200'h00000000000000000000000000000000000000000000000000, x[255:200] };
endmodule

module const_sr_208_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207" *)
  wire [511:0] \3334.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3334.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 208'h0000000000000000000000000000000000000000000000000000, x[255:208] };
endmodule

module const_sr_216_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215" *)
  wire [511:0] \3353.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3353.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 216'h000000000000000000000000000000000000000000000000000000, x[255:216] };
endmodule

module const_sr_224_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223" *)
  wire [511:0] \3372.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3372.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 224'h00000000000000000000000000000000000000000000000000000000, x[255:224] };
endmodule

module const_sr_232_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231" *)
  wire [511:0] \3391.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3391.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 232'h0000000000000000000000000000000000000000000000000000000000, x[255:232] };
endmodule

module const_sr_240_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239" *)
  wire [511:0] \3410.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3410.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 240'h000000000000000000000000000000000000000000000000000000000000, x[255:240] };
endmodule

module const_sr_248_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247" *)
  wire [511:0] \3429.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3429.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 248'h00000000000000000000000000000000000000000000000000000000000000, x[255:248] };
endmodule

module const_sr_24_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [255:0] \2289.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2289.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[127:24] };
endmodule

module const_sr_24_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \16241.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \16241.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_24_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [511:0] \2897.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2897.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[255:24] };
endmodule

module const_sr_24_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16127.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16127.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_24_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [191:0] \3505.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3505.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[95:24] };
endmodule

module const_sr_256_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [639:0] \20256.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \20256.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 256'h0000000000000000000000000000000000000000000000000000000000000000, x[319:256] };
endmodule

module const_sr_2_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [31:0] \2574.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2574.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 2'h0, x[15:2] };
endmodule

module const_sr_2_uint64_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [127:0] \21374.read_pipe ;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] x;
  wire [63:0] x;
  assign \21374.read_pipe  = { 64'hxxxxxxxxxxxxxxxx, x };
  assign return_output = { 2'h0, x[63:2] };
endmodule

module const_sr_32_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [255:0] \2308.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2308.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[127:32] };
endmodule

module const_sr_32_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \16260.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \16260.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_32_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [511:0] \2916.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2916.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[255:32] };
endmodule

module const_sr_32_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16146.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16146.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_32_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [191:0] \3524.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3524.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[95:32] };
endmodule

module const_sr_3_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2" *)
  wire [31:0] \2593.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2593.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 3'h0, x[15:3] };
endmodule

module const_sr_40_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [255:0] \2327.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2327.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[127:40] };
endmodule

module const_sr_40_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \16279.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \16279.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_40_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [511:0] \2935.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2935.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[255:40] };
endmodule

module const_sr_40_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16165.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16165.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_40_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [191:0] \3543.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3543.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[95:40] };
endmodule

module const_sr_48_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [255:0] \2346.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2346.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[127:48] };
endmodule

module const_sr_48_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \16298.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \16298.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_48_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [511:0] \2954.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2954.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[255:48] };
endmodule

module const_sr_48_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16184.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16184.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_48_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [191:0] \3562.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3562.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[95:48] };
endmodule

module const_sr_4_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3" *)
  wire [31:0] \2612.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2612.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 4'h0, x[15:4] };
endmodule

module const_sr_56_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [255:0] \2365.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2365.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[127:56] };
endmodule

module const_sr_56_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \16317.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \16317.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_56_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [511:0] \2973.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2973.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[255:56] };
endmodule

module const_sr_56_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16203.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16203.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_56_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [191:0] \3581.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3581.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[95:56] };
endmodule

module const_sr_5_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4" *)
  wire [31:0] \2631.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2631.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 5'h00, x[15:5] };
endmodule

module const_sr_64_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [255:0] \2384.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2384.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[127:64] };
endmodule

module const_sr_64_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [511:0] \2992.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2992.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[255:64] };
endmodule

module const_sr_64_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [639:0] \20199.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \20199.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[319:64] };
endmodule

module const_sr_64_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [191:0] \3600.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3600.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[95:64] };
endmodule

module const_sr_6_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [31:0] \2650.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2650.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 6'h00, x[15:6] };
endmodule

module const_sr_72_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [255:0] \2403.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2403.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[127:72] };
endmodule

module const_sr_72_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [511:0] \3011.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3011.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[255:72] };
endmodule

module const_sr_72_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [191:0] \3619.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3619.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[95:72] };
endmodule

module const_sr_7_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [31:0] \2669.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2669.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 7'h00, x[15:7] };
endmodule

module const_sr_80_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [255:0] \2422.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2422.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[127:80] };
endmodule

module const_sr_80_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [511:0] \3030.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3030.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[255:80] };
endmodule

module const_sr_80_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [191:0] \3638.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3638.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[95:80] };
endmodule

module const_sr_88_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [255:0] \2441.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2441.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[127:88] };
endmodule

module const_sr_88_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [511:0] \3049.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3049.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[255:88] };
endmodule

module const_sr_88_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [191:0] \3657.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3657.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[95:88] };
endmodule

module const_sr_8_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [255:0] \2251.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2251.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[127:8] };
endmodule

module const_sr_8_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \2688.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2688.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 8'h00, x[15:8] };
endmodule

module const_sr_8_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [511:0] \2859.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \2859.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[255:8] };
endmodule

module const_sr_8_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \16089.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \16089.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_8_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [191:0] \3467.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \3467.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[95:8] };
endmodule

module const_sr_96_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [255:0] \2460.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2460.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[127:96] };
endmodule

module const_sr_96_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [511:0] \3068.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3068.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[255:96] };
endmodule

module const_sr_9_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8" *)
  wire [31:0] \2707.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \2707.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 9'h000, x[15:9] };
endmodule

module encrypt_dataflow_0clk_098d5770(\global_to_module.chacha20poly1305_encrypt_axis_in , \global_to_module.chacha20_encrypt_axis_in_ready , \global_to_module.chacha20poly1305_encrypt_key , \global_to_module.chacha20poly1305_encrypt_nonce , \global_to_module.chacha20_encrypt_poly_key , \global_to_module.poly1305_mac_encrypt_key_ready , \global_to_module.chacha20_encrypt_axis_out , \global_to_module.prep_auth_data_encrypt_axis_in_ready , \global_to_module.append_auth_tag_axis_in_ready , \global_to_module.chacha20poly1305_encrypt_aad , \global_to_module.chacha20poly1305_encrypt_aad_len , \global_to_module.prep_auth_data_encrypt_axis_out , \global_to_module.poly1305_mac_encrypt_data_in_ready , \global_to_module.poly1305_mac_encrypt_auth_tag , \global_to_module.append_auth_tag_auth_tag_in_ready , \global_to_module.append_auth_tag_axis_out , \global_to_module.chacha20poly1305_encrypt_axis_out_ready , \module_to_global.chacha20_encrypt_axis_in , \module_to_global.chacha20poly1305_encrypt_axis_in_ready , \module_to_global.chacha20_encrypt_key , \module_to_global.chacha20_encrypt_nonce 
, \module_to_global.poly1305_mac_encrypt_key , \module_to_global.chacha20_encrypt_poly_key_ready , \module_to_global.prep_auth_data_encrypt_axis_in , \module_to_global.append_auth_tag_axis_in , \module_to_global.chacha20_encrypt_axis_out_ready , \module_to_global.prep_auth_data_encrypt_aad , \module_to_global.prep_auth_data_encrypt_aad_len , \module_to_global.poly1305_mac_encrypt_data_in , \module_to_global.prep_auth_data_encrypt_axis_out_ready , \module_to_global.append_auth_tag_auth_tag_in , \module_to_global.poly1305_mac_encrypt_auth_tag_ready , \module_to_global.chacha20poly1305_encrypt_axis_out , \module_to_global.append_auth_tag_axis_out_ready );
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_cond;
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_iffalse;
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_iftrue;
  wire append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_return_output;
  wire bin_op_and_encrypt_dataflow_c_l25_c39_3435_left;
  wire bin_op_and_encrypt_dataflow_c_l25_c39_3435_return_output;
  wire bin_op_and_encrypt_dataflow_c_l25_c39_3435_right;
  wire bin_op_or_encrypt_dataflow_c_l26_c8_5027_left;
  wire bin_op_or_encrypt_dataflow_c_l26_c8_5027_return_output;
  wire bin_op_or_encrypt_dataflow_c_l26_c8_5027_right;
  wire bin_op_or_encrypt_dataflow_c_l29_c8_327c_left;
  wire bin_op_or_encrypt_dataflow_c_l29_c8_327c_return_output;
  wire bin_op_or_encrypt_dataflow_c_l29_c8_327c_right;
  input \global_to_module.append_auth_tag_auth_tag_in_ready ;
  wire \global_to_module.append_auth_tag_auth_tag_in_ready ;
  input \global_to_module.append_auth_tag_axis_in_ready ;
  wire \global_to_module.append_auth_tag_axis_in_ready ;
  input [145:0] \global_to_module.append_auth_tag_axis_out ;
  wire [145:0] \global_to_module.append_auth_tag_axis_out ;
  input \global_to_module.chacha20_encrypt_axis_in_ready ;
  wire \global_to_module.chacha20_encrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20_encrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20_encrypt_axis_out ;
  input [256:0] \global_to_module.chacha20_encrypt_poly_key ;
  wire [256:0] \global_to_module.chacha20_encrypt_poly_key ;
  input [255:0] \global_to_module.chacha20poly1305_encrypt_aad ;
  wire [255:0] \global_to_module.chacha20poly1305_encrypt_aad ;
  input [7:0] \global_to_module.chacha20poly1305_encrypt_aad_len ;
  wire [7:0] \global_to_module.chacha20poly1305_encrypt_aad_len ;
  input [145:0] \global_to_module.chacha20poly1305_encrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20poly1305_encrypt_axis_in ;
  input \global_to_module.chacha20poly1305_encrypt_axis_out_ready ;
  wire \global_to_module.chacha20poly1305_encrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20poly1305_encrypt_key ;
  wire [255:0] \global_to_module.chacha20poly1305_encrypt_key ;
  input [95:0] \global_to_module.chacha20poly1305_encrypt_nonce ;
  wire [95:0] \global_to_module.chacha20poly1305_encrypt_nonce ;
  input [128:0] \global_to_module.poly1305_mac_encrypt_auth_tag ;
  wire [128:0] \global_to_module.poly1305_mac_encrypt_auth_tag ;
  input \global_to_module.poly1305_mac_encrypt_data_in_ready ;
  wire \global_to_module.poly1305_mac_encrypt_data_in_ready ;
  input \global_to_module.poly1305_mac_encrypt_key_ready ;
  wire \global_to_module.poly1305_mac_encrypt_key_ready ;
  input \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  wire \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  input [145:0] \global_to_module.prep_auth_data_encrypt_axis_out ;
  wire [145:0] \global_to_module.prep_auth_data_encrypt_axis_out ;
  output [128:0] \module_to_global.append_auth_tag_auth_tag_in ;
  wire [128:0] \module_to_global.append_auth_tag_auth_tag_in ;
  output [145:0] \module_to_global.append_auth_tag_axis_in ;
  wire [145:0] \module_to_global.append_auth_tag_axis_in ;
  output \module_to_global.append_auth_tag_axis_out_ready ;
  wire \module_to_global.append_auth_tag_axis_out_ready ;
  output [145:0] \module_to_global.chacha20_encrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20_encrypt_axis_in ;
  output \module_to_global.chacha20_encrypt_axis_out_ready ;
  wire \module_to_global.chacha20_encrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20_encrypt_key ;
  wire [255:0] \module_to_global.chacha20_encrypt_key ;
  output [95:0] \module_to_global.chacha20_encrypt_nonce ;
  wire [95:0] \module_to_global.chacha20_encrypt_nonce ;
  output \module_to_global.chacha20_encrypt_poly_key_ready ;
  wire \module_to_global.chacha20_encrypt_poly_key_ready ;
  output \module_to_global.chacha20poly1305_encrypt_axis_in_ready ;
  wire \module_to_global.chacha20poly1305_encrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20poly1305_encrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20poly1305_encrypt_axis_out ;
  output \module_to_global.poly1305_mac_encrypt_auth_tag_ready ;
  wire \module_to_global.poly1305_mac_encrypt_auth_tag_ready ;
  output [145:0] \module_to_global.poly1305_mac_encrypt_data_in ;
  wire [145:0] \module_to_global.poly1305_mac_encrypt_data_in ;
  output [256:0] \module_to_global.poly1305_mac_encrypt_key ;
  wire [256:0] \module_to_global.poly1305_mac_encrypt_key ;
  output [255:0] \module_to_global.prep_auth_data_encrypt_aad ;
  wire [255:0] \module_to_global.prep_auth_data_encrypt_aad ;
  output [7:0] \module_to_global.prep_auth_data_encrypt_aad_len ;
  wire [7:0] \module_to_global.prep_auth_data_encrypt_aad_len ;
  output [145:0] \module_to_global.prep_auth_data_encrypt_axis_in ;
  wire [145:0] \module_to_global.prep_auth_data_encrypt_axis_in ;
  output \module_to_global.prep_auth_data_encrypt_axis_out_ready ;
  wire \module_to_global.prep_auth_data_encrypt_axis_out_ready ;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_cond;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_iffalse;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_iftrue;
  wire prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_return_output;
  wire unary_op_not_encrypt_dataflow_c_l26_c43_2d51_expr;
  wire unary_op_not_encrypt_dataflow_c_l26_c43_2d51_return_output;
  wire unary_op_not_encrypt_dataflow_c_l29_c43_70fe_expr;
  wire unary_op_not_encrypt_dataflow_c_l29_c43_70fe_return_output;
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c (
    .cond(append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.chacha20_encrypt_axis_out [145]),
    .return_output(append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_return_output)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_encrypt_dataflow_c_l25_c39_3435 (
    .left(\global_to_module.prep_auth_data_encrypt_axis_in_ready ),
    .return_output(bin_op_or_encrypt_dataflow_c_l26_c8_5027_left),
    .right(\global_to_module.append_auth_tag_axis_in_ready )
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_encrypt_dataflow_c_l26_c8_5027 (
    .left(bin_op_or_encrypt_dataflow_c_l26_c8_5027_left),
    .return_output(prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_cond),
    .right(bin_op_or_encrypt_dataflow_c_l26_c8_5027_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_encrypt_dataflow_c_l29_c8_327c (
    .left(bin_op_or_encrypt_dataflow_c_l26_c8_5027_left),
    .return_output(append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_cond),
    .right(bin_op_or_encrypt_dataflow_c_l29_c8_327c_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae (
    .cond(prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_cond),
    .iffalse(1'h0),
    .iftrue(\global_to_module.chacha20_encrypt_axis_out [145]),
    .return_output(prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_encrypt_dataflow_c_l26_c43_2d51 (
    .expr(\global_to_module.prep_auth_data_encrypt_axis_in_ready ),
    .return_output(bin_op_or_encrypt_dataflow_c_l26_c8_5027_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_encrypt_dataflow_c_l29_c43_70fe (
    .expr(\global_to_module.append_auth_tag_axis_in_ready ),
    .return_output(bin_op_or_encrypt_dataflow_c_l29_c8_327c_right)
  );
  assign append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_iffalse = 1'h0;
  assign append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_iftrue = \global_to_module.chacha20_encrypt_axis_out [145];
  assign bin_op_and_encrypt_dataflow_c_l25_c39_3435_left = \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  assign bin_op_and_encrypt_dataflow_c_l25_c39_3435_return_output = bin_op_or_encrypt_dataflow_c_l26_c8_5027_left;
  assign bin_op_and_encrypt_dataflow_c_l25_c39_3435_right = \global_to_module.append_auth_tag_axis_in_ready ;
  assign bin_op_or_encrypt_dataflow_c_l26_c8_5027_return_output = prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_cond;
  assign bin_op_or_encrypt_dataflow_c_l29_c8_327c_left = bin_op_or_encrypt_dataflow_c_l26_c8_5027_left;
  assign bin_op_or_encrypt_dataflow_c_l29_c8_327c_return_output = append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_cond;
  assign \module_to_global.append_auth_tag_auth_tag_in  = \global_to_module.poly1305_mac_encrypt_auth_tag ;
  assign \module_to_global.append_auth_tag_axis_in  = { append_auth_tag_axis_in_valid_mux_encrypt_dataflow_c_l29_c5_df1c_return_output, \global_to_module.chacha20_encrypt_axis_out [144:0] };
  assign \module_to_global.append_auth_tag_axis_out_ready  = \global_to_module.chacha20poly1305_encrypt_axis_out_ready ;
  assign \module_to_global.chacha20_encrypt_axis_in  = \global_to_module.chacha20poly1305_encrypt_axis_in ;
  assign \module_to_global.chacha20_encrypt_axis_out_ready  = bin_op_or_encrypt_dataflow_c_l26_c8_5027_left;
  assign \module_to_global.chacha20_encrypt_key  = \global_to_module.chacha20poly1305_encrypt_key ;
  assign \module_to_global.chacha20_encrypt_nonce  = \global_to_module.chacha20poly1305_encrypt_nonce ;
  assign \module_to_global.chacha20_encrypt_poly_key_ready  = \global_to_module.poly1305_mac_encrypt_key_ready ;
  assign \module_to_global.chacha20poly1305_encrypt_axis_in_ready  = \global_to_module.chacha20_encrypt_axis_in_ready ;
  assign \module_to_global.chacha20poly1305_encrypt_axis_out  = \global_to_module.append_auth_tag_axis_out ;
  assign \module_to_global.poly1305_mac_encrypt_auth_tag_ready  = \global_to_module.append_auth_tag_auth_tag_in_ready ;
  assign \module_to_global.poly1305_mac_encrypt_data_in  = \global_to_module.prep_auth_data_encrypt_axis_out ;
  assign \module_to_global.poly1305_mac_encrypt_key  = \global_to_module.chacha20_encrypt_poly_key ;
  assign \module_to_global.prep_auth_data_encrypt_aad  = \global_to_module.chacha20poly1305_encrypt_aad ;
  assign \module_to_global.prep_auth_data_encrypt_aad_len  = \global_to_module.chacha20poly1305_encrypt_aad_len ;
  assign \module_to_global.prep_auth_data_encrypt_axis_in  = { prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_return_output, \global_to_module.chacha20_encrypt_axis_out [144:0] };
  assign \module_to_global.prep_auth_data_encrypt_axis_out_ready  = \global_to_module.poly1305_mac_encrypt_data_in_ready ;
  assign prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_iffalse = 1'h0;
  assign prep_auth_data_encrypt_axis_in_valid_mux_encrypt_dataflow_c_l26_c5_faae_iftrue = \global_to_module.chacha20_encrypt_axis_out [145];
  assign unary_op_not_encrypt_dataflow_c_l26_c43_2d51_expr = \global_to_module.prep_auth_data_encrypt_axis_in_ready ;
  assign unary_op_not_encrypt_dataflow_c_l26_c43_2d51_return_output = bin_op_or_encrypt_dataflow_c_l26_c8_5027_right;
  assign unary_op_not_encrypt_dataflow_c_l29_c43_70fe_expr = \global_to_module.append_auth_tag_axis_in_ready ;
  assign unary_op_not_encrypt_dataflow_c_l29_c43_70fe_return_output = bin_op_or_encrypt_dataflow_c_l29_c8_327c_right;
endmodule

module mux_uint1_t_append_auth_tag_state_t_append_auth_tag_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \12357.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \12357.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1752:0] \17808.read_pipe ;
  input cond;
  wire cond;
  input [583:0] iffalse;
  wire [583:0] iffalse;
  input [583:0] iftrue;
  wire [583:0] iftrue;
  output [583:0] return_output;
  wire [583:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17808.read_pipe  = { iffalse, iftrue, cond, 584'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [438:0] \12335.read_pipe ;
  input cond;
  wire cond;
  input [144:0] \iffalse.data ;
  wire [144:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [144:0] \iftrue.data ;
  wire [144:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [144:0] \return_output.data ;
  wire [144:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \12335.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_axis512_t_0clk_de264c78(cond, \iftrue.tdata , \iftrue.tkeep , \iftrue.tlast , \iffalse.tdata , \iffalse.tkeep , \iffalse.tlast , \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  wire [1731:0] \15043.read_pipe ;
  input cond;
  wire cond;
  input [511:0] \iffalse.tdata ;
  wire [511:0] \iffalse.tdata ;
  input [63:0] \iffalse.tkeep ;
  wire [63:0] \iffalse.tkeep ;
  input \iffalse.tlast ;
  wire \iffalse.tlast ;
  input [511:0] \iftrue.tdata ;
  wire [511:0] \iftrue.tdata ;
  input [63:0] \iftrue.tkeep ;
  wire [63:0] \iftrue.tkeep ;
  input \iftrue.tlast ;
  wire \iftrue.tlast ;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  assign { \return_output.tlast , \return_output.tkeep , \return_output.tdata  } = cond ? { \iftrue.tlast , \iftrue.tkeep , \iftrue.tdata  } : { \iffalse.tlast , \iffalse.tkeep , \iffalse.tdata  };
  assign \15043.read_pipe  = { \iffalse.tlast , \iffalse.tkeep , \iffalse.tdata , \iftrue.tlast , \iftrue.tkeep , \iftrue.tdata , cond, 577'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [1734:0] \15214.read_pipe ;
  input cond;
  wire cond;
  input [576:0] \iffalse.data ;
  wire [576:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [576:0] \iftrue.data ;
  wire [576:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [576:0] \return_output.data ;
  wire [576:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \15214.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \15016.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15016.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78(cond, \iftrue.block_bytes , \iftrue.r , \iftrue.a , \iffalse.block_bytes , \iffalse.r , \iffalse.a , \return_output.block_bytes , \return_output.r , \return_output.a );
  wire [2304:0] \16591.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse.a ;
  wire [319:0] \iffalse.a ;
  input [127:0] \iffalse.block_bytes ;
  wire [127:0] \iffalse.block_bytes ;
  input [319:0] \iffalse.r ;
  wire [319:0] \iffalse.r ;
  input [319:0] \iftrue.a ;
  wire [319:0] \iftrue.a ;
  input [127:0] \iftrue.block_bytes ;
  wire [127:0] \iftrue.block_bytes ;
  input [319:0] \iftrue.r ;
  wire [319:0] \iftrue.r ;
  output [319:0] \return_output.a ;
  wire [319:0] \return_output.a ;
  output [127:0] \return_output.block_bytes ;
  wire [127:0] \return_output.block_bytes ;
  output [319:0] \return_output.r ;
  wire [319:0] \return_output.r ;
  assign { \return_output.a , \return_output.r , \return_output.block_bytes  } = cond ? { \iftrue.a , \iftrue.r , \iftrue.block_bytes  } : { \iffalse.a , \iffalse.r , \iffalse.block_bytes  };
  assign \16591.read_pipe  = { \iffalse.a , \iffalse.r , \iffalse.block_bytes , \iftrue.a , \iftrue.r , \iftrue.block_bytes , cond, 768'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [9:0] \16699.read_pipe ;
  input cond;
  wire cond;
  input [2:0] iffalse;
  wire [2:0] iffalse;
  input [2:0] iftrue;
  wire [2:0] iftrue;
  output [2:0] return_output;
  wire [2:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16699.read_pipe  = { iffalse, iftrue, cond, 3'hx };
endmodule

module mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78(cond, \iftrue.ready_for_axis_in , \iftrue.axis , \iffalse.ready_for_axis_in , \iffalse.axis , \return_output.ready_for_axis_in , \return_output.axis );
  wire [441:0] \15578.read_pipe ;
  input cond;
  wire cond;
  input [145:0] \iffalse.axis ;
  wire [145:0] \iffalse.axis ;
  input \iffalse.ready_for_axis_in ;
  wire \iffalse.ready_for_axis_in ;
  input [145:0] \iftrue.axis ;
  wire [145:0] \iftrue.axis ;
  input \iftrue.ready_for_axis_in ;
  wire \iftrue.ready_for_axis_in ;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  assign { \return_output.axis , \return_output.ready_for_axis_in  } = cond ? { \iftrue.axis , \iftrue.ready_for_axis_in  } : { \iffalse.axis , \iffalse.ready_for_axis_in  };
  assign \15578.read_pipe  = { \iffalse.axis , \iffalse.ready_for_axis_in , \iftrue.axis , \iftrue.ready_for_axis_in , cond, 147'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [6:0] \15600.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15600.read_pipe  = { iffalse, iftrue, cond, 2'hx };
endmodule

module mux_uint1_t_u320_t_u320_t_0clk_de264c78(cond, \iftrue.limbs , \iffalse.limbs , \return_output.limbs );
  wire [960:0] \16651.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse.limbs ;
  wire [319:0] \iffalse.limbs ;
  input [319:0] \iftrue.limbs ;
  wire [319:0] \iftrue.limbs ;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  assign \return_output.limbs  = cond ? \iftrue.limbs  : \iffalse.limbs ;
  assign \16651.read_pipe  = { \iffalse.limbs , \iftrue.limbs , cond, 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [387:0] \16677.read_pipe ;
  input cond;
  wire cond;
  input [127:0] \iffalse.data ;
  wire [127:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [127:0] \iftrue.data ;
  wire [127:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [127:0] \return_output.data ;
  wire [127:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \16677.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 129'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \9021.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \9021.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \17347.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17347.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \15087.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15087.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \8999.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \8999.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [771:0] \15188.read_pipe ;
  input cond;
  wire cond;
  input [255:0] \iffalse.data ;
  wire [255:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [255:0] \iftrue.data ;
  wire [255:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [255:0] \return_output.data ;
  wire [255:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \15188.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 257'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [96:0] \15065.read_pipe ;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  output [31:0] return_output;
  wire [31:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15065.read_pipe  = { iffalse, iftrue, cond, 32'hxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0(clk, cond, iftrue, iffalse, return_output);
  wire [96:0] \22705.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  wire [193:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96" *)
  wire [193:0] manual_registers_r;
  output [31:0] return_output;
  wire [31:0] return_output;
  reg [161:0] _0_;
  always @(posedge clk)
    _0_ <= { iffalse, iftrue, cond, manual_registers_r[193:129], return_output };
  assign { manual_registers_r[193:129], manual_registers_r[96:0] } = _0_;
  assign return_output = manual_registers_r[129] ? manual_registers_r[161:130] : manual_registers_r[193:162];
  assign \22705.read_pipe  = { manual_registers_r[193:129], 32'hxxxxxxxx };
  assign manual_registers = { iffalse, iftrue, cond, 32'hxxxxxxxx, manual_registers_r[193:129], return_output };
  assign manual_registers_r[128:97] = 32'hxxxxxxxx;
endmodule

module mux_uint1_t_uint64_t_uint64_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \21234.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \21234.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [768:0] \15552.read_pipe ;
  input cond;
  wire cond;
  input [255:0] iffalse;
  wire [255:0] iffalse;
  input [255:0] iftrue;
  wire [255:0] iftrue;
  output [255:0] return_output;
  wire [255:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15552.read_pipe  = { iffalse, iftrue, cond, 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1536:0] \15109.read_pipe ;
  input cond;
  wire cond;
  input [511:0] iffalse;
  wire [511:0] iffalse;
  input [511:0] iftrue;
  wire [511:0] iftrue;
  output [511:0] return_output;
  wire [511:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15109.read_pipe  = { iffalse, iftrue, cond, 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [24:0] \15681.read_pipe ;
  input cond;
  wire cond;
  input [7:0] iffalse;
  wire [7:0] iffalse;
  input [7:0] iftrue;
  wire [7:0] iftrue;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \15681.read_pipe  = { iffalse, iftrue, cond, 8'hxx };
endmodule

module pipelinec_fifo_fwft_577_6(clk, valid_in, data_in, ready_in, ready_out, valid_out, data_out);
  wire [576:0] _000_;
  wire [6:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire [6:0] _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire [6:0] _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire [6:0] _014_;
  wire [6:0] _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire [576:0] _111_;
  wire [576:0] _112_;
  wire [576:0] _113_;
  wire [576:0] _114_;
  wire [576:0] _115_;
  wire [576:0] _116_;
  wire [576:0] _117_;
  wire [576:0] _118_;
  wire [576:0] _119_;
  wire [576:0] _120_;
  wire [576:0] _121_;
  wire [576:0] _122_;
  wire [576:0] _123_;
  wire [576:0] _124_;
  wire [576:0] _125_;
  wire [576:0] _126_;
  wire [576:0] _127_;
  wire [576:0] _128_;
  wire [576:0] _129_;
  wire [576:0] _130_;
  wire [576:0] _131_;
  wire [576:0] _132_;
  wire [576:0] _133_;
  wire [576:0] _134_;
  wire [576:0] _135_;
  wire [576:0] _136_;
  wire [576:0] _137_;
  wire [576:0] _138_;
  wire [576:0] _139_;
  wire [576:0] _140_;
  wire [576:0] _141_;
  wire [576:0] _142_;
  wire [576:0] _143_;
  wire [576:0] _144_;
  wire [576:0] _145_;
  wire [576:0] _146_;
  wire [576:0] _147_;
  wire [576:0] _148_;
  wire [576:0] _149_;
  wire [576:0] _150_;
  wire [576:0] _151_;
  wire [576:0] _152_;
  wire [576:0] _153_;
  wire [576:0] _154_;
  wire [576:0] _155_;
  wire [576:0] _156_;
  wire [576:0] _157_;
  wire [576:0] _158_;
  wire [576:0] _159_;
  wire [576:0] _160_;
  wire [576:0] _161_;
  wire [576:0] _162_;
  wire [576:0] _163_;
  wire [576:0] _164_;
  wire [576:0] _165_;
  wire [576:0] _166_;
  wire [576:0] _167_;
  wire [576:0] _168_;
  wire [576:0] _169_;
  wire [576:0] _170_;
  wire [576:0] _171_;
  wire [576:0] _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  input clk;
  wire clk;
  input [576:0] data_in;
  wire [576:0] data_in;
  output [576:0] data_out;
  reg [576:0] data_out;
  wire [576:0] data_out_pipe;
  wire [576:0] data_out_pipe_reg;
  wire empty;
  wire full;
  reg [576:0] \mem[0]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[10]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[11]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[12]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[13]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[14]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[15]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[16]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[17]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[18]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[19]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[1]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[20]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[21]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[22]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[23]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[24]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[25]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[26]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[27]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[28]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[29]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[2]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[30]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[31]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[32]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[33]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[34]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[35]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[36]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[37]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[38]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[39]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[3]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[40]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[41]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[42]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[43]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[44]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[45]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[46]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[47]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[48]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[49]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[4]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[50]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[51]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[52]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[53]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[54]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[55]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[56]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[57]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[58]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[59]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[5]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[60]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[61]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[62]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[63]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[6]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[7]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[8]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[9]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire pipe_ready;
  (* dont_touch = "TRUE" *)
  (* keep = "TRUE" *)
  (* unused_bits = "0" *)
  reg por = 1'h1;
  reg [6:0] rd_ptr_reg = 7'h00;
  input ready_in;
  wire ready_in;
  output ready_out;
  wire ready_out;
  wire ready_out_internal;
  input valid_in;
  wire valid_in;
  output valid_out;
  wire valid_out;
  wire valid_out_pipe;
  reg valid_out_pipe_reg = 1'h0;
  reg [6:0] wr_ptr_reg = 7'h00;
  always @(posedge clk)
    if (_008_) data_out <= _000_;
  always @(posedge clk)
    if (_004_) wr_ptr_reg <= _014_;
  always @(posedge clk)
    if (_012_) rd_ptr_reg <= _015_;
  always @(posedge clk)
    if (_016_) valid_out_pipe_reg <= _013_;
  always @(posedge clk)
    if (_236_) \mem[9]  <= data_in;
  always @(posedge clk)
    if (_235_) \mem[8]  <= data_in;
  always @(posedge clk)
    if (_234_) \mem[7]  <= data_in;
  always @(posedge clk)
    if (_233_) \mem[6]  <= data_in;
  always @(posedge clk)
    if (_232_) \mem[63]  <= data_in;
  always @(posedge clk)
    if (_231_) \mem[62]  <= data_in;
  always @(posedge clk)
    if (_230_) \mem[61]  <= data_in;
  always @(posedge clk)
    if (_229_) \mem[60]  <= data_in;
  always @(posedge clk)
    if (_228_) \mem[5]  <= data_in;
  always @(posedge clk)
    if (_227_) \mem[59]  <= data_in;
  always @(posedge clk)
    if (_226_) \mem[58]  <= data_in;
  always @(posedge clk)
    if (_225_) \mem[57]  <= data_in;
  always @(posedge clk)
    if (_224_) \mem[56]  <= data_in;
  always @(posedge clk)
    if (_223_) \mem[55]  <= data_in;
  always @(posedge clk)
    if (_222_) \mem[54]  <= data_in;
  always @(posedge clk)
    if (_221_) \mem[53]  <= data_in;
  always @(posedge clk)
    if (_220_) \mem[52]  <= data_in;
  always @(posedge clk)
    if (_219_) \mem[51]  <= data_in;
  always @(posedge clk)
    if (_218_) \mem[50]  <= data_in;
  always @(posedge clk)
    if (_217_) \mem[4]  <= data_in;
  always @(posedge clk)
    if (_216_) \mem[49]  <= data_in;
  always @(posedge clk)
    if (_215_) \mem[48]  <= data_in;
  always @(posedge clk)
    if (_214_) \mem[47]  <= data_in;
  always @(posedge clk)
    if (_213_) \mem[46]  <= data_in;
  always @(posedge clk)
    if (_212_) \mem[45]  <= data_in;
  always @(posedge clk)
    if (_211_) \mem[44]  <= data_in;
  always @(posedge clk)
    if (_210_) \mem[43]  <= data_in;
  always @(posedge clk)
    if (_209_) \mem[42]  <= data_in;
  always @(posedge clk)
    if (_208_) \mem[41]  <= data_in;
  always @(posedge clk)
    if (_207_) \mem[40]  <= data_in;
  always @(posedge clk)
    if (_206_) \mem[3]  <= data_in;
  always @(posedge clk)
    if (_205_) \mem[39]  <= data_in;
  always @(posedge clk)
    if (_204_) \mem[38]  <= data_in;
  always @(posedge clk)
    if (_203_) \mem[37]  <= data_in;
  always @(posedge clk)
    if (_202_) \mem[36]  <= data_in;
  always @(posedge clk)
    if (_201_) \mem[35]  <= data_in;
  always @(posedge clk)
    if (_200_) \mem[34]  <= data_in;
  always @(posedge clk)
    if (_199_) \mem[33]  <= data_in;
  always @(posedge clk)
    if (_198_) \mem[32]  <= data_in;
  always @(posedge clk)
    if (_197_) \mem[31]  <= data_in;
  always @(posedge clk)
    if (_196_) \mem[30]  <= data_in;
  always @(posedge clk)
    if (_195_) \mem[2]  <= data_in;
  always @(posedge clk)
    if (_194_) \mem[29]  <= data_in;
  always @(posedge clk)
    if (_193_) \mem[28]  <= data_in;
  always @(posedge clk)
    if (_192_) \mem[27]  <= data_in;
  always @(posedge clk)
    if (_191_) \mem[26]  <= data_in;
  always @(posedge clk)
    if (_190_) \mem[25]  <= data_in;
  always @(posedge clk)
    if (_189_) \mem[24]  <= data_in;
  always @(posedge clk)
    if (_188_) \mem[23]  <= data_in;
  always @(posedge clk)
    if (_187_) \mem[22]  <= data_in;
  always @(posedge clk)
    if (_186_) \mem[21]  <= data_in;
  always @(posedge clk)
    if (_185_) \mem[20]  <= data_in;
  always @(posedge clk)
    if (_184_) \mem[1]  <= data_in;
  always @(posedge clk)
    if (_183_) \mem[19]  <= data_in;
  always @(posedge clk)
    if (_182_) \mem[18]  <= data_in;
  always @(posedge clk)
    if (_181_) \mem[17]  <= data_in;
  always @(posedge clk)
    if (_180_) \mem[16]  <= data_in;
  always @(posedge clk)
    if (_179_) \mem[15]  <= data_in;
  always @(posedge clk)
    if (_178_) \mem[14]  <= data_in;
  always @(posedge clk)
    if (_177_) \mem[13]  <= data_in;
  always @(posedge clk)
    if (_176_) \mem[12]  <= data_in;
  always @(posedge clk)
    if (_175_) \mem[11]  <= data_in;
  always @(posedge clk)
    if (_174_) \mem[10]  <= data_in;
  always @(posedge clk)
    if (_173_) \mem[0]  <= data_in;
  assign _105_ = ~ wr_ptr_reg[0];
  assign _106_ = ~ wr_ptr_reg[1];
  assign _107_ = ~ wr_ptr_reg[2];
  assign _108_ = ~ wr_ptr_reg[3];
  assign _109_ = ~ wr_ptr_reg[4];
  assign _110_ = ~ wr_ptr_reg[5];
  assign _017_ = _106_ & _107_;
  assign _018_ = _105_ & _017_;
  assign _019_ = _109_ & _110_;
  assign _020_ = _108_ & _019_;
  assign _021_ = _018_ & _020_;
  assign _022_ = wr_ptr_reg[0] & _017_;
  assign _023_ = _022_ & _020_;
  assign _024_ = wr_ptr_reg[1] & _107_;
  assign _025_ = _105_ & _024_;
  assign _026_ = _025_ & _020_;
  assign _027_ = wr_ptr_reg[0] & _024_;
  assign _028_ = _027_ & _020_;
  assign _029_ = _106_ & wr_ptr_reg[2];
  assign _030_ = _105_ & _029_;
  assign _031_ = _030_ & _020_;
  assign _032_ = wr_ptr_reg[0] & _029_;
  assign _033_ = _032_ & _020_;
  assign _034_ = wr_ptr_reg[1] & wr_ptr_reg[2];
  assign _035_ = _105_ & _034_;
  assign _036_ = _035_ & _020_;
  assign _037_ = wr_ptr_reg[0] & _034_;
  assign _038_ = _037_ & _020_;
  assign _039_ = wr_ptr_reg[3] & _019_;
  assign _040_ = _018_ & _039_;
  assign _041_ = _022_ & _039_;
  assign _042_ = _025_ & _039_;
  assign _043_ = _027_ & _039_;
  assign _044_ = _030_ & _039_;
  assign _045_ = _032_ & _039_;
  assign _046_ = _035_ & _039_;
  assign _047_ = _037_ & _039_;
  assign _048_ = wr_ptr_reg[4] & _110_;
  assign _049_ = _108_ & _048_;
  assign _050_ = _018_ & _049_;
  assign _051_ = _022_ & _049_;
  assign _052_ = _025_ & _049_;
  assign _053_ = _027_ & _049_;
  assign _054_ = _030_ & _049_;
  assign _055_ = _032_ & _049_;
  assign _056_ = _035_ & _049_;
  assign _057_ = _037_ & _049_;
  assign _058_ = wr_ptr_reg[3] & _048_;
  assign _059_ = _018_ & _058_;
  assign _060_ = _022_ & _058_;
  assign _061_ = _025_ & _058_;
  assign _062_ = _027_ & _058_;
  assign _063_ = _030_ & _058_;
  assign _064_ = _032_ & _058_;
  assign _065_ = _035_ & _058_;
  assign _066_ = _037_ & _058_;
  assign _067_ = _109_ & wr_ptr_reg[5];
  assign _068_ = _108_ & _067_;
  assign _069_ = _018_ & _068_;
  assign _070_ = _022_ & _068_;
  assign _071_ = _025_ & _068_;
  assign _072_ = _027_ & _068_;
  assign _073_ = _030_ & _068_;
  assign _074_ = _032_ & _068_;
  assign _075_ = _035_ & _068_;
  assign _076_ = _037_ & _068_;
  assign _077_ = wr_ptr_reg[3] & _067_;
  assign _078_ = _018_ & _077_;
  assign _079_ = _022_ & _077_;
  assign _080_ = _025_ & _077_;
  assign _081_ = _027_ & _077_;
  assign _082_ = _030_ & _077_;
  assign _083_ = _032_ & _077_;
  assign _084_ = _035_ & _077_;
  assign _085_ = _037_ & _077_;
  assign _086_ = wr_ptr_reg[4] & wr_ptr_reg[5];
  assign _087_ = _108_ & _086_;
  assign _088_ = _018_ & _087_;
  assign _089_ = _022_ & _087_;
  assign _090_ = _025_ & _087_;
  assign _091_ = _027_ & _087_;
  assign _092_ = _030_ & _087_;
  assign _093_ = _032_ & _087_;
  assign _094_ = _035_ & _087_;
  assign _095_ = _037_ & _087_;
  assign _096_ = wr_ptr_reg[3] & _086_;
  assign _097_ = _018_ & _096_;
  assign _098_ = _022_ & _096_;
  assign _099_ = _025_ & _096_;
  assign _100_ = _027_ & _096_;
  assign _101_ = _030_ & _096_;
  assign _102_ = _032_ & _096_;
  assign _103_ = _035_ & _096_;
  assign _104_ = _037_ & _096_;
  assign _016_ = | { _008_, ready_in };
  assign _001_[6] = ~ rd_ptr_reg[6];
  assign _000_ = rd_ptr_reg[5] ? _112_ : _111_;
  assign _111_ = rd_ptr_reg[4] ? _114_ : _113_;
  assign _112_ = rd_ptr_reg[4] ? _116_ : _115_;
  assign _113_ = rd_ptr_reg[3] ? _118_ : _117_;
  assign _114_ = rd_ptr_reg[3] ? _120_ : _119_;
  assign _115_ = rd_ptr_reg[3] ? _122_ : _121_;
  assign _116_ = rd_ptr_reg[3] ? _124_ : _123_;
  assign _117_ = rd_ptr_reg[2] ? _126_ : _125_;
  assign _118_ = rd_ptr_reg[2] ? _128_ : _127_;
  assign _119_ = rd_ptr_reg[2] ? _130_ : _129_;
  assign _120_ = rd_ptr_reg[2] ? _132_ : _131_;
  assign _121_ = rd_ptr_reg[2] ? _134_ : _133_;
  assign _122_ = rd_ptr_reg[2] ? _136_ : _135_;
  assign _123_ = rd_ptr_reg[2] ? _138_ : _137_;
  assign _124_ = rd_ptr_reg[2] ? _140_ : _139_;
  assign _125_ = rd_ptr_reg[1] ? _142_ : _141_;
  assign _135_ = rd_ptr_reg[1] ? _144_ : _143_;
  assign _136_ = rd_ptr_reg[1] ? _146_ : _145_;
  assign _137_ = rd_ptr_reg[1] ? _148_ : _147_;
  assign _138_ = rd_ptr_reg[1] ? _150_ : _149_;
  assign _139_ = rd_ptr_reg[1] ? _152_ : _151_;
  assign _140_ = rd_ptr_reg[1] ? _154_ : _153_;
  assign _126_ = rd_ptr_reg[1] ? _156_ : _155_;
  assign _127_ = rd_ptr_reg[1] ? _158_ : _157_;
  assign _128_ = rd_ptr_reg[1] ? _160_ : _159_;
  assign _129_ = rd_ptr_reg[1] ? _162_ : _161_;
  assign _130_ = rd_ptr_reg[1] ? _164_ : _163_;
  assign _131_ = rd_ptr_reg[1] ? _166_ : _165_;
  assign _132_ = rd_ptr_reg[1] ? _168_ : _167_;
  assign _133_ = rd_ptr_reg[1] ? _170_ : _169_;
  assign _134_ = rd_ptr_reg[1] ? _172_ : _171_;
  assign _141_ = rd_ptr_reg[0] ? \mem[1]  : \mem[0] ;
  assign _163_ = rd_ptr_reg[0] ? \mem[21]  : \mem[20] ;
  assign _164_ = rd_ptr_reg[0] ? \mem[23]  : \mem[22] ;
  assign _165_ = rd_ptr_reg[0] ? \mem[25]  : \mem[24] ;
  assign _166_ = rd_ptr_reg[0] ? \mem[27]  : \mem[26] ;
  assign _167_ = rd_ptr_reg[0] ? \mem[29]  : \mem[28] ;
  assign _168_ = rd_ptr_reg[0] ? \mem[31]  : \mem[30] ;
  assign _169_ = rd_ptr_reg[0] ? \mem[33]  : \mem[32] ;
  assign _170_ = rd_ptr_reg[0] ? \mem[35]  : \mem[34] ;
  assign _171_ = rd_ptr_reg[0] ? \mem[37]  : \mem[36] ;
  assign _172_ = rd_ptr_reg[0] ? \mem[39]  : \mem[38] ;
  assign _142_ = rd_ptr_reg[0] ? \mem[3]  : \mem[2] ;
  assign _143_ = rd_ptr_reg[0] ? \mem[41]  : \mem[40] ;
  assign _144_ = rd_ptr_reg[0] ? \mem[43]  : \mem[42] ;
  assign _145_ = rd_ptr_reg[0] ? \mem[45]  : \mem[44] ;
  assign _146_ = rd_ptr_reg[0] ? \mem[47]  : \mem[46] ;
  assign _147_ = rd_ptr_reg[0] ? \mem[49]  : \mem[48] ;
  assign _148_ = rd_ptr_reg[0] ? \mem[51]  : \mem[50] ;
  assign _149_ = rd_ptr_reg[0] ? \mem[53]  : \mem[52] ;
  assign _150_ = rd_ptr_reg[0] ? \mem[55]  : \mem[54] ;
  assign _151_ = rd_ptr_reg[0] ? \mem[57]  : \mem[56] ;
  assign _152_ = rd_ptr_reg[0] ? \mem[59]  : \mem[58] ;
  assign _155_ = rd_ptr_reg[0] ? \mem[5]  : \mem[4] ;
  assign _153_ = rd_ptr_reg[0] ? \mem[61]  : \mem[60] ;
  assign _154_ = rd_ptr_reg[0] ? \mem[63]  : \mem[62] ;
  assign _156_ = rd_ptr_reg[0] ? \mem[7]  : \mem[6] ;
  assign _157_ = rd_ptr_reg[0] ? \mem[9]  : \mem[8] ;
  assign _158_ = rd_ptr_reg[0] ? \mem[11]  : \mem[10] ;
  assign _159_ = rd_ptr_reg[0] ? \mem[13]  : \mem[12] ;
  assign _160_ = rd_ptr_reg[0] ? \mem[15]  : \mem[14] ;
  assign _161_ = rd_ptr_reg[0] ? \mem[17]  : \mem[16] ;
  assign _162_ = rd_ptr_reg[0] ? \mem[19]  : \mem[18] ;
  assign _173_ = _021_ & _004_;
  assign _174_ = _042_ & _004_;
  assign _175_ = _043_ & _004_;
  assign _176_ = _044_ & _004_;
  assign _177_ = _045_ & _004_;
  assign _178_ = _046_ & _004_;
  assign _179_ = _047_ & _004_;
  assign _180_ = _050_ & _004_;
  assign _181_ = _051_ & _004_;
  assign _182_ = _052_ & _004_;
  assign _183_ = _053_ & _004_;
  assign _184_ = _023_ & _004_;
  assign _185_ = _054_ & _004_;
  assign _186_ = _055_ & _004_;
  assign _187_ = _056_ & _004_;
  assign _188_ = _057_ & _004_;
  assign _189_ = _059_ & _004_;
  assign _190_ = _060_ & _004_;
  assign _191_ = _061_ & _004_;
  assign _192_ = _062_ & _004_;
  assign _193_ = _063_ & _004_;
  assign _194_ = _064_ & _004_;
  assign _195_ = _026_ & _004_;
  assign _196_ = _065_ & _004_;
  assign _197_ = _066_ & _004_;
  assign _198_ = _069_ & _004_;
  assign _199_ = _070_ & _004_;
  assign _200_ = _071_ & _004_;
  assign _201_ = _072_ & _004_;
  assign _202_ = _073_ & _004_;
  assign _203_ = _074_ & _004_;
  assign _204_ = _075_ & _004_;
  assign _205_ = _076_ & _004_;
  assign _206_ = _028_ & _004_;
  assign _207_ = _078_ & _004_;
  assign _208_ = _079_ & _004_;
  assign _209_ = _080_ & _004_;
  assign _210_ = _081_ & _004_;
  assign _211_ = _082_ & _004_;
  assign _212_ = _083_ & _004_;
  assign _213_ = _084_ & _004_;
  assign _214_ = _085_ & _004_;
  assign _215_ = _088_ & _004_;
  assign _216_ = _089_ & _004_;
  assign _217_ = _031_ & _004_;
  assign _218_ = _090_ & _004_;
  assign _219_ = _091_ & _004_;
  assign _220_ = _092_ & _004_;
  assign _221_ = _093_ & _004_;
  assign _222_ = _094_ & _004_;
  assign _223_ = _095_ & _004_;
  assign _224_ = _097_ & _004_;
  assign _225_ = _098_ & _004_;
  assign _226_ = _099_ & _004_;
  assign _227_ = _100_ & _004_;
  assign _228_ = _033_ & _004_;
  assign _229_ = _101_ & _004_;
  assign _230_ = _102_ & _004_;
  assign _231_ = _103_ & _004_;
  assign _232_ = _104_ & _004_;
  assign _233_ = _036_ & _004_;
  assign _234_ = _038_ & _004_;
  assign _235_ = _040_ & _004_;
  assign _236_ = _041_ & _004_;
  assign _002_ = wr_ptr_reg == { _001_[6], rd_ptr_reg[5:0] };
  assign full = _002_ ? 1'h1 : 1'h0;
  assign _003_ = wr_ptr_reg == rd_ptr_reg;
  assign empty = _003_ ? 1'h1 : 1'h0;
  assign ready_out_internal = ~ full;
  assign _004_ = valid_in & ready_out_internal;
  assign _005_ = wr_ptr_reg + 7'h01;
  assign _006_ = ready_in ? 1'h0 : 1'hx;
  assign _007_ = ~ valid_out_pipe_reg;
  assign _008_ = ready_in | _007_;
  assign _009_ = ~ empty;
  assign _010_ = rd_ptr_reg + 7'h01;
  assign _011_ = empty ? 1'h0 : 1'h1;
  assign _012_ = _009_ & _008_;
  assign _013_ = _008_ ? _011_ : _006_;
  assign _014_ = _004_ ? _005_ : 7'hxx;
  assign _015_ = _012_ ? _010_ : 7'hxx;
  always @(posedge clk)
    por <= 1'h0;
  assign _001_[5:0] = rd_ptr_reg[5:0];
  assign data_out_pipe = data_out;
  assign data_out_pipe_reg = data_out;
  assign pipe_ready = 1'h1;
  assign ready_out = ready_out_internal;
  assign valid_out = valid_out_pipe_reg;
  assign valid_out_pipe = valid_out_pipe_reg;
endmodule

module poly1305_mac_encrypt_0clk_a460be28(clk, clock_enable, \global_to_module.poly1305_mac_encrypt_key , \global_to_module.poly1305_mac_encrypt_data_in , \global_to_module.poly1305_mac_encrypt_auth_tag_ready , \global_to_module.poly1305_mac_encrypt_compute_out , \global_to_module.poly1305_mac_encrypt_compute_in_ready , \module_to_global.poly1305_mac_encrypt_key_ready , \module_to_global.poly1305_mac_encrypt_data_in_ready , \module_to_global.poly1305_mac_encrypt_auth_tag , \module_to_global.poly1305_mac_encrypt_compute_in , \module_to_global.poly1305_mac_encrypt_compute_out_ready );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.poly1305_mac_encrypt_auth_tag_ready ;
  wire \global_to_module.poly1305_mac_encrypt_auth_tag_ready ;
  input \global_to_module.poly1305_mac_encrypt_compute_in_ready ;
  wire \global_to_module.poly1305_mac_encrypt_compute_in_ready ;
  input [320:0] \global_to_module.poly1305_mac_encrypt_compute_out ;
  wire [320:0] \global_to_module.poly1305_mac_encrypt_compute_out ;
  input [145:0] \global_to_module.poly1305_mac_encrypt_data_in ;
  wire [145:0] \global_to_module.poly1305_mac_encrypt_data_in ;
  input [256:0] \global_to_module.poly1305_mac_encrypt_key ;
  wire [256:0] \global_to_module.poly1305_mac_encrypt_key ;
  output [128:0] \module_to_global.poly1305_mac_encrypt_auth_tag ;
  wire [128:0] \module_to_global.poly1305_mac_encrypt_auth_tag ;
  output [768:0] \module_to_global.poly1305_mac_encrypt_compute_in ;
  wire [768:0] \module_to_global.poly1305_mac_encrypt_compute_in ;
  output \module_to_global.poly1305_mac_encrypt_compute_out_ready ;
  wire \module_to_global.poly1305_mac_encrypt_compute_out_ready ;
  output \module_to_global.poly1305_mac_encrypt_data_in_ready ;
  wire \module_to_global.poly1305_mac_encrypt_data_in_ready ;
  output \module_to_global.poly1305_mac_encrypt_key_ready ;
  wire \module_to_global.poly1305_mac_encrypt_key_ready ;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_clock_enable;
  wire [145:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_data_in;
  wire [319:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_from_compute;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_from_compute_valid;
  wire [256:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_key;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_ready_for_auth_tag_out;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_ready_for_to_compute;
  wire [899:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output;
  assign \module_to_global.poly1305_mac_encrypt_key_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[0] : 1'h0;
  assign \module_to_global.poly1305_mac_encrypt_data_in_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[1] : 1'h0;
  assign \module_to_global.poly1305_mac_encrypt_auth_tag  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[130:2] : 129'h000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_encrypt_compute_in  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[899:131] : 769'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_encrypt_compute_out_ready  = clock_enable ? 1'h1 : 1'h0;
  poly1305_mac_fsm_0clk_22f85077 poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.data (\global_to_module.poly1305_mac_encrypt_data_in [144:0]),
    .\data_in.valid (\global_to_module.poly1305_mac_encrypt_data_in [145]),
    .\from_compute.limbs (\global_to_module.poly1305_mac_encrypt_compute_out [319:0]),
    .from_compute_valid(\global_to_module.poly1305_mac_encrypt_compute_out [320]),
    .\key.data (\global_to_module.poly1305_mac_encrypt_key [255:0]),
    .\key.valid (\global_to_module.poly1305_mac_encrypt_key [256]),
    .ready_for_auth_tag_out(\global_to_module.poly1305_mac_encrypt_auth_tag_ready ),
    .ready_for_to_compute(\global_to_module.poly1305_mac_encrypt_compute_in_ready ),
    .\return_output.auth_tag (poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[130:2]),
    .\return_output.ready_for_data_in (poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[1]),
    .\return_output.ready_for_key (poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[0]),
    .\return_output.to_compute (poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[898:131]),
    .\return_output.to_compute_valid (poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_return_output[899])
  );
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_clock_enable = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_data_in = \global_to_module.poly1305_mac_encrypt_data_in ;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_from_compute = \global_to_module.poly1305_mac_encrypt_compute_out [319:0];
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_from_compute_valid = \global_to_module.poly1305_mac_encrypt_compute_out [320];
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_key = \global_to_module.poly1305_mac_encrypt_key ;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_ready_for_auth_tag_out = \global_to_module.poly1305_mac_encrypt_auth_tag_ready ;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_10a6_ready_for_to_compute = \global_to_module.poly1305_mac_encrypt_compute_in_ready ;
endmodule

module poly1305_mac_encrypt_compute_0clk_31cfddb2(clk, clock_enable, \global_to_module.poly1305_mac_encrypt_compute_in , \global_to_module.poly1305_mac_encrypt_compute_out_ready , \module_to_global.poly1305_mac_encrypt_compute_out , \module_to_global.poly1305_mac_encrypt_compute_in_ready );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [768:0] \global_to_module.poly1305_mac_encrypt_compute_in ;
  wire [768:0] \global_to_module.poly1305_mac_encrypt_compute_in ;
  input \global_to_module.poly1305_mac_encrypt_compute_out_ready ;
  wire \global_to_module.poly1305_mac_encrypt_compute_out_ready ;
  output \module_to_global.poly1305_mac_encrypt_compute_in_ready ;
  wire \module_to_global.poly1305_mac_encrypt_compute_in_ready ;
  output [320:0] \module_to_global.poly1305_mac_encrypt_compute_out ;
  wire [320:0] \module_to_global.poly1305_mac_encrypt_compute_out ;
  wire poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_clock_enable;
  wire poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_ready_for_stream_out;
  wire [321:0] poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_return_output;
  wire [768:0] poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_stream_in;
  assign \module_to_global.poly1305_mac_encrypt_compute_out  = clock_enable ? poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_return_output[320:0] : 321'h000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_encrypt_compute_in_ready  = clock_enable ? poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_return_output[321] : 1'h0;
  poly1305_mac_loop_body_mcp4_0clk_5e31fb6c poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d (
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_stream_out(\global_to_module.poly1305_mac_encrypt_compute_out_ready ),
    .\return_output.ready_for_stream_in (poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_return_output[321]),
    .\return_output.stream_out (poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_return_output[320:0]),
    .\stream_in.data (\global_to_module.poly1305_mac_encrypt_compute_in [767:0]),
    .\stream_in.valid (\global_to_module.poly1305_mac_encrypt_compute_in [768])
  );
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_clock_enable = clock_enable;
  assign poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_ready_for_stream_out = \global_to_module.poly1305_mac_encrypt_compute_out_ready ;
  assign poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_c17d_stream_in = \global_to_module.poly1305_mac_encrypt_compute_in ;
endmodule

module poly1305_mac_fsm_0clk_22f85077(clk, clock_enable, \key.data , \key.valid , \data_in.data , \data_in.valid , ready_for_auth_tag_out, \from_compute.limbs , from_compute_valid, ready_for_to_compute, \return_output.ready_for_key , \return_output.ready_for_data_in , \return_output.auth_tag , \return_output.to_compute , \return_output.to_compute_valid );
  wire [2:0] _0_;
  wire _1_;
  wire [319:0] _2_;
  wire [319:0] _3_;
  wire [319:0] _4_;
  wire [319:0] a;
  wire a_mux_poly1305_h_l387_c3_2e1e_cond;
  wire [319:0] a_mux_poly1305_h_l387_c3_2e1e_iffalse;
  wire [319:0] a_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire [319:0] a_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire a_mux_poly1305_h_l415_c9_64ff_cond;
  wire [319:0] a_mux_poly1305_h_l415_c9_64ff_iffalse;
  wire [319:0] a_mux_poly1305_h_l415_c9_64ff_iftrue;
  wire [319:0] a_mux_poly1305_h_l415_c9_64ff_return_output;
  wire a_mux_poly1305_h_l417_c5_90ab_cond;
  reg [319:0] a_mux_poly1305_h_l417_c5_90ab_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] a_mux_poly1305_h_l417_c5_90ab_iftrue;
  wire [319:0] a_mux_poly1305_h_l417_c5_90ab_return_output;
  wire a_mux_poly1305_h_l429_c9_76b0_cond;
  wire [319:0] a_mux_poly1305_h_l429_c9_76b0_iffalse;
  wire [319:0] a_mux_poly1305_h_l429_c9_76b0_iftrue;
  wire [319:0] a_mux_poly1305_h_l429_c9_76b0_return_output;
  wire bin_op_and_poly1305_h_l396_c8_4fba_left;
  wire bin_op_and_poly1305_h_l396_c8_4fba_return_output;
  wire bin_op_and_poly1305_h_l396_c8_4fba_right;
  wire bin_op_and_poly1305_h_l441_c8_c388_left;
  wire bin_op_and_poly1305_h_l441_c8_c388_return_output;
  wire bin_op_and_poly1305_h_l441_c8_c388_right;
  wire bin_op_and_poly1305_h_l454_c26_86d6_left;
  wire bin_op_and_poly1305_h_l454_c26_86d6_return_output;
  wire bin_op_and_poly1305_h_l454_c26_86d6_right;
  wire bin_op_and_poly1305_h_l458_c8_c820_left;
  wire bin_op_and_poly1305_h_l458_c8_c820_return_output;
  wire bin_op_and_poly1305_h_l458_c8_c820_right;
  reg [2:0] bin_op_eq_poly1305_h_l387_c6_f29d_left = 3'h0;
  wire bin_op_eq_poly1305_h_l387_c6_f29d_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l387_c6_f29d_right;
  wire [2:0] bin_op_eq_poly1305_h_l415_c12_4b95_left;
  wire bin_op_eq_poly1305_h_l415_c12_4b95_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l415_c12_4b95_right;
  wire [2:0] bin_op_eq_poly1305_h_l429_c12_eced_left;
  wire bin_op_eq_poly1305_h_l429_c12_eced_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l429_c12_eced_right;
  wire [2:0] bin_op_eq_poly1305_h_l434_c12_dcc6_left;
  wire bin_op_eq_poly1305_h_l434_c12_dcc6_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l434_c12_dcc6_right;
  wire [2:0] bin_op_eq_poly1305_h_l447_c6_72f0_left;
  wire bin_op_eq_poly1305_h_l447_c6_72f0_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l447_c6_72f0_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l410_c11_1c62_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l410_c11_1c62_src;
  wire [319:0] bytes_to_uint320_poly1305_h_l411_c11_822b_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l411_c11_822b_src;
  wire [127:0] clamp_poly1305_h_l408_c17_c7fa_r;
  wire [127:0] clamp_poly1305_h_l408_c17_c7fa_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [144:0] \data_in.data ;
  wire [144:0] \data_in.data ;
  input \data_in.valid ;
  wire \data_in.valid ;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835_return_output;
  wire [255:0] for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835_x;
  input [319:0] \from_compute.limbs ;
  wire [319:0] \from_compute.limbs ;
  input from_compute_valid;
  wire from_compute_valid;
  wire is_last_block;
  wire is_last_block_mux_poly1305_h_l387_c3_2e1e_cond;
  reg is_last_block_mux_poly1305_h_l387_c3_2e1e_iffalse = 1'h0;
  wire is_last_block_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire is_last_block_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire is_last_block_mux_poly1305_h_l447_c3_efb3_cond;
  wire is_last_block_mux_poly1305_h_l447_c3_efb3_iffalse;
  wire is_last_block_mux_poly1305_h_l447_c3_efb3_iftrue;
  wire is_last_block_mux_poly1305_h_l447_c3_efb3_return_output;
  input [255:0] \key.data ;
  wire [255:0] \key.data ;
  input \key.valid ;
  wire \key.valid ;
  wire o_auth_tag_mux_poly1305_h_l387_c3_2e1e_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire o_auth_tag_mux_poly1305_h_l415_c9_64ff_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l415_c9_64ff_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l415_c9_64ff_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l415_c9_64ff_return_output;
  wire o_auth_tag_mux_poly1305_h_l429_c9_76b0_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l429_c9_76b0_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l429_c9_76b0_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l429_c9_76b0_return_output;
  wire o_auth_tag_mux_poly1305_h_l434_c9_90a5_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l434_c9_90a5_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l434_c9_90a5_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l434_c9_90a5_return_output;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_cond;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_iffalse;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_iftrue;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_return_output;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_cond;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_iffalse;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire o_to_compute_mux_poly1305_h_l447_c3_efb3_cond;
  wire [767:0] o_to_compute_mux_poly1305_h_l447_c3_efb3_iffalse;
  wire [767:0] o_to_compute_mux_poly1305_h_l447_c3_efb3_iftrue;
  wire [767:0] o_to_compute_mux_poly1305_h_l447_c3_efb3_return_output;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_cond;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_iffalse;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_iftrue;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_return_output;
  wire [319:0] r;
  wire r_mux_poly1305_h_l387_c3_2e1e_cond;
  reg [319:0] r_mux_poly1305_h_l387_c3_2e1e_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] r_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire [319:0] r_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire r_mux_poly1305_h_l396_c5_05c0_cond;
  wire [319:0] r_mux_poly1305_h_l396_c5_05c0_iffalse;
  wire [319:0] r_mux_poly1305_h_l396_c5_05c0_iftrue;
  wire [319:0] r_mux_poly1305_h_l396_c5_05c0_return_output;
  input ready_for_auth_tag_out;
  wire ready_for_auth_tag_out;
  input ready_for_to_compute;
  wire ready_for_to_compute;
  wire [319:0] reg_comb_a;
  wire reg_comb_is_last_block;
  wire [319:0] reg_comb_r;
  wire [319:0] reg_comb_s;
  wire [2:0] reg_comb_state;
  output [128:0] \return_output.auth_tag ;
  wire [128:0] \return_output.auth_tag ;
  output \return_output.ready_for_data_in ;
  wire \return_output.ready_for_data_in ;
  output \return_output.ready_for_key ;
  wire \return_output.ready_for_key ;
  output [767:0] \return_output.to_compute ;
  wire [767:0] \return_output.to_compute ;
  output \return_output.to_compute_valid ;
  wire \return_output.to_compute_valid ;
  wire [319:0] s;
  wire s_mux_poly1305_h_l387_c3_2e1e_cond;
  reg [319:0] s_mux_poly1305_h_l387_c3_2e1e_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] s_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire [319:0] s_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire s_mux_poly1305_h_l396_c5_05c0_cond;
  wire [319:0] s_mux_poly1305_h_l396_c5_05c0_iffalse;
  wire [319:0] s_mux_poly1305_h_l396_c5_05c0_iftrue;
  wire [319:0] s_mux_poly1305_h_l396_c5_05c0_return_output;
  wire [2:0] state;
  wire state_mux_poly1305_h_l387_c3_2e1e_cond;
  wire [2:0] state_mux_poly1305_h_l387_c3_2e1e_iffalse;
  wire [2:0] state_mux_poly1305_h_l387_c3_2e1e_iftrue;
  wire [2:0] state_mux_poly1305_h_l387_c3_2e1e_return_output;
  wire state_mux_poly1305_h_l396_c5_05c0_cond;
  wire [2:0] state_mux_poly1305_h_l396_c5_05c0_iffalse;
  wire [2:0] state_mux_poly1305_h_l396_c5_05c0_iftrue;
  wire [2:0] state_mux_poly1305_h_l396_c5_05c0_return_output;
  wire state_mux_poly1305_h_l415_c9_64ff_cond;
  wire [2:0] state_mux_poly1305_h_l415_c9_64ff_iffalse;
  wire [2:0] state_mux_poly1305_h_l415_c9_64ff_iftrue;
  wire [2:0] state_mux_poly1305_h_l415_c9_64ff_return_output;
  wire state_mux_poly1305_h_l417_c5_90ab_cond;
  wire [2:0] state_mux_poly1305_h_l417_c5_90ab_iffalse;
  wire [2:0] state_mux_poly1305_h_l417_c5_90ab_iftrue;
  wire [2:0] state_mux_poly1305_h_l417_c5_90ab_return_output;
  wire state_mux_poly1305_h_l422_c7_acab_cond;
  wire [2:0] state_mux_poly1305_h_l422_c7_acab_iffalse;
  wire [2:0] state_mux_poly1305_h_l422_c7_acab_iftrue;
  wire [2:0] state_mux_poly1305_h_l422_c7_acab_return_output;
  wire state_mux_poly1305_h_l429_c9_76b0_cond;
  wire [2:0] state_mux_poly1305_h_l429_c9_76b0_iffalse;
  wire [2:0] state_mux_poly1305_h_l429_c9_76b0_iftrue;
  wire [2:0] state_mux_poly1305_h_l429_c9_76b0_return_output;
  wire state_mux_poly1305_h_l434_c9_90a5_cond;
  wire [2:0] state_mux_poly1305_h_l434_c9_90a5_iffalse;
  wire [2:0] state_mux_poly1305_h_l434_c9_90a5_iftrue;
  wire [2:0] state_mux_poly1305_h_l434_c9_90a5_return_output;
  wire state_mux_poly1305_h_l441_c5_0a64_cond;
  wire [2:0] state_mux_poly1305_h_l441_c5_0a64_iffalse;
  wire [2:0] state_mux_poly1305_h_l441_c5_0a64_iftrue;
  wire [2:0] state_mux_poly1305_h_l441_c5_0a64_return_output;
  wire state_mux_poly1305_h_l447_c3_efb3_cond;
  wire [2:0] state_mux_poly1305_h_l447_c3_efb3_iffalse;
  wire [2:0] state_mux_poly1305_h_l447_c3_efb3_iftrue;
  wire [2:0] state_mux_poly1305_h_l447_c3_efb3_return_output;
  wire state_mux_poly1305_h_l458_c5_558f_cond;
  wire [2:0] state_mux_poly1305_h_l458_c5_558f_iffalse;
  wire [2:0] state_mux_poly1305_h_l458_c5_558f_iftrue;
  wire [2:0] state_mux_poly1305_h_l458_c5_558f_return_output;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [319:0] u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output;
  wire [319:0] u320_t_to_bytes_poly1305_h_l436_c34_e778_x;
  wire [319:0] uint320_add_poly1305_h_l431_c9_3f56_a;
  wire [319:0] uint320_add_poly1305_h_l431_c9_3f56_b;
  wire [319:0] uint320_add_poly1305_h_l431_c9_3f56_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_h_l387_c6_f29d_left <= _0_;
  always @(posedge clk)
    if (clock_enable) is_last_block_mux_poly1305_h_l387_c3_2e1e_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) a_mux_poly1305_h_l417_c5_90ab_iffalse <= _2_;
  always @(posedge clk)
    if (clock_enable) r_mux_poly1305_h_l387_c3_2e1e_iffalse <= _3_;
  always @(posedge clk)
    if (clock_enable) s_mux_poly1305_h_l387_c3_2e1e_iffalse <= _4_;
  assign _0_ = clock_enable ? reg_comb_state : 3'hx;
  assign _1_ = clock_enable ? reg_comb_is_last_block : 1'hx;
  assign _2_ = clock_enable ? reg_comb_a : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _3_ = clock_enable ? reg_comb_r : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _4_ = clock_enable ? reg_comb_s : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .\iftrue.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\return_output.limbs (reg_comb_a)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l415_c9_64ff (
    .cond(a_mux_poly1305_h_l415_c9_64ff_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l415_c9_64ff_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l415_c9_64ff_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l387_c3_2e1e_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l417_c5_90ab (
    .cond(from_compute_valid),
    .\iffalse.limbs (a_mux_poly1305_h_l417_c5_90ab_iffalse),
    .\iftrue.limbs (\from_compute.limbs ),
    .\return_output.limbs (a_mux_poly1305_h_l415_c9_64ff_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l429_c9_76b0 (
    .cond(a_mux_poly1305_h_l429_c9_76b0_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l417_c5_90ab_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l429_c9_76b0_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l415_c9_64ff_iffalse)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l396_c8_4fba (
    .left(\key.valid ),
    .return_output(r_mux_poly1305_h_l396_c5_05c0_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l441_c8_c388 (
    .left(1'h1),
    .return_output(state_mux_poly1305_h_l441_c5_0a64_cond),
    .right(ready_for_auth_tag_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l454_c26_86d6 (
    .left(\data_in.valid ),
    .return_output(bin_op_and_poly1305_h_l458_c8_c820_left),
    .right(ready_for_to_compute)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l458_c8_c820 (
    .left(bin_op_and_poly1305_h_l458_c8_c820_left),
    .return_output(state_mux_poly1305_h_l458_c5_558f_cond),
    .right(ready_for_to_compute)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l387_c6_f29d (
    .left(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .return_output(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .right(3'h0)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l415_c12_4b95 (
    .left(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .return_output(a_mux_poly1305_h_l415_c9_64ff_cond),
    .right(3'h2)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l429_c12_eced (
    .left(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .return_output(a_mux_poly1305_h_l429_c9_76b0_cond),
    .right(3'h3)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l434_c12_dcc6 (
    .left(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .return_output(o_auth_tag_mux_poly1305_h_l434_c9_90a5_cond),
    .right(3'h4)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l447_c6_72f0 (
    .left(bin_op_eq_poly1305_h_l447_c6_72f0_left),
    .return_output(is_last_block_mux_poly1305_h_l447_c3_efb3_cond),
    .right(3'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l410_c11_1c62 (
    .\return_output.limbs (r_mux_poly1305_h_l396_c5_05c0_iftrue),
    .src({ clamp_poly1305_h_l408_c17_c7fa_return_output, 192'h000000000000000000000000000000000000000000000000 })
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l411_c11_822b (
    .\return_output.limbs (s_mux_poly1305_h_l396_c5_05c0_iftrue),
    .src({ for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 })
  );
  clamp_0clk_295015b8 clamp_poly1305_h_l408_c17_c7fa (
    .\r.bytes ({ for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835_return_output[7:0] }),
    .\return_output.bytes (clamp_poly1305_h_l408_c17_c7fa_return_output)
  );
  const_sr_0_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835 (
    .return_output(for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835_return_output),
    .x(\key.data )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .iffalse(is_last_block_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .iftrue(1'h0),
    .return_output(is_last_block_mux_poly1305_h_l447_c3_efb3_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_h_l447_c3_efb3 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_efb3_cond),
    .iffalse(is_last_block_mux_poly1305_h_l447_c3_efb3_iffalse),
    .iftrue(\data_in.data [144]),
    .return_output(reg_comb_is_last_block)
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (\return_output.auth_tag [127:0]),
    .\return_output.valid (\return_output.auth_tag [128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l415_c9_64ff (
    .cond(a_mux_poly1305_h_l415_c9_64ff_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l415_c9_64ff_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l415_c9_64ff_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l429_c9_76b0 (
    .cond(a_mux_poly1305_h_l429_c9_76b0_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l429_c9_76b0_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l429_c9_76b0_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l415_c9_64ff_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l415_c9_64ff_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l434_c9_90a5 (
    .cond(o_auth_tag_mux_poly1305_h_l434_c9_90a5_cond),
    .\iffalse.data (128'h00000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[199:192], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[207:200], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[215:208], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[223:216], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[231:224], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[239:232], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[247:240], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[255:248], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[263:256], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[271:264], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[279:272], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[287:280], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[295:288], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[303:296], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[311:304], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[319:312] }),
    .\iftrue.valid (1'h1),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l429_c9_76b0_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l429_c9_76b0_iffalse[128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_efb3_cond),
    .iffalse(1'h0),
    .iftrue(ready_for_to_compute),
    .return_output(\return_output.ready_for_data_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_key_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(\return_output.ready_for_key )
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 o_to_compute_mux_poly1305_h_l447_c3_efb3 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_efb3_cond),
    .\iffalse.a (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse.block_bytes (128'h00000000000000000000000000000000),
    .\iffalse.r (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.a (reg_comb_a),
    .\iftrue.block_bytes (\data_in.data [127:0]),
    .\iftrue.r (reg_comb_r),
    .\return_output.a (\return_output.to_compute [767:448]),
    .\return_output.block_bytes (\return_output.to_compute [127:0]),
    .\return_output.r (\return_output.to_compute [447:128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_compute_valid_mux_poly1305_h_l447_c3_efb3 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_efb3_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_and_poly1305_h_l458_c8_c820_left),
    .return_output(\return_output.to_compute_valid )
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .\iffalse.limbs (r_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .\iftrue.limbs (r_mux_poly1305_h_l387_c3_2e1e_iftrue),
    .\return_output.limbs (reg_comb_r)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_h_l396_c5_05c0 (
    .cond(r_mux_poly1305_h_l396_c5_05c0_cond),
    .\iffalse.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.limbs (r_mux_poly1305_h_l396_c5_05c0_iftrue),
    .\return_output.limbs (r_mux_poly1305_h_l387_c3_2e1e_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .\iffalse.limbs (s_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .\iftrue.limbs (s_mux_poly1305_h_l387_c3_2e1e_iftrue),
    .\return_output.limbs (reg_comb_s)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_h_l396_c5_05c0 (
    .cond(r_mux_poly1305_h_l396_c5_05c0_cond),
    .\iffalse.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.limbs (s_mux_poly1305_h_l396_c5_05c0_iftrue),
    .\return_output.limbs (s_mux_poly1305_h_l387_c3_2e1e_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l387_c3_2e1e (
    .cond(a_mux_poly1305_h_l387_c3_2e1e_cond),
    .iffalse(state_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .iftrue(state_mux_poly1305_h_l387_c3_2e1e_iftrue),
    .return_output(bin_op_eq_poly1305_h_l447_c6_72f0_left)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l396_c5_05c0 (
    .cond(r_mux_poly1305_h_l396_c5_05c0_cond),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .iftrue(3'h1),
    .return_output(state_mux_poly1305_h_l387_c3_2e1e_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l415_c9_64ff (
    .cond(a_mux_poly1305_h_l415_c9_64ff_cond),
    .iffalse(state_mux_poly1305_h_l415_c9_64ff_iffalse),
    .iftrue(state_mux_poly1305_h_l415_c9_64ff_iftrue),
    .return_output(state_mux_poly1305_h_l387_c3_2e1e_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l417_c5_90ab (
    .cond(from_compute_valid),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .iftrue(state_mux_poly1305_h_l417_c5_90ab_iftrue),
    .return_output(state_mux_poly1305_h_l415_c9_64ff_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l422_c7_acab (
    .cond(is_last_block_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .iffalse(3'h1),
    .iftrue(3'h3),
    .return_output(state_mux_poly1305_h_l417_c5_90ab_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l429_c9_76b0 (
    .cond(a_mux_poly1305_h_l429_c9_76b0_cond),
    .iffalse(state_mux_poly1305_h_l429_c9_76b0_iffalse),
    .iftrue(3'h4),
    .return_output(state_mux_poly1305_h_l415_c9_64ff_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l434_c9_90a5 (
    .cond(o_auth_tag_mux_poly1305_h_l434_c9_90a5_cond),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .iftrue(state_mux_poly1305_h_l434_c9_90a5_iftrue),
    .return_output(state_mux_poly1305_h_l429_c9_76b0_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l441_c5_0a64 (
    .cond(state_mux_poly1305_h_l441_c5_0a64_cond),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_f29d_left),
    .iftrue(3'h0),
    .return_output(state_mux_poly1305_h_l434_c9_90a5_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l447_c3_efb3 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_efb3_cond),
    .iffalse(bin_op_eq_poly1305_h_l447_c6_72f0_left),
    .iftrue(state_mux_poly1305_h_l447_c3_efb3_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l458_c5_558f (
    .cond(state_mux_poly1305_h_l458_c5_558f_cond),
    .iffalse(bin_op_eq_poly1305_h_l447_c6_72f0_left),
    .iftrue(3'h2),
    .return_output(state_mux_poly1305_h_l447_c3_efb3_iftrue)
  );
  u320_t_to_bytes_0clk_801a240b u320_t_to_bytes_poly1305_h_l436_c34_e778 (
    .\return_output.data (u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output),
    .\x.limbs (a_mux_poly1305_h_l417_c5_90ab_iffalse)
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l431_c9_3f56 (
    .\a.limbs (a_mux_poly1305_h_l417_c5_90ab_iffalse),
    .\b.limbs (s_mux_poly1305_h_l387_c3_2e1e_iffalse),
    .\return_output.limbs (a_mux_poly1305_h_l429_c9_76b0_iftrue)
  );
  assign a = a_mux_poly1305_h_l417_c5_90ab_iffalse;
  assign a_mux_poly1305_h_l387_c3_2e1e_iftrue = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign a_mux_poly1305_h_l387_c3_2e1e_return_output = reg_comb_a;
  assign a_mux_poly1305_h_l415_c9_64ff_return_output = a_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign a_mux_poly1305_h_l417_c5_90ab_cond = from_compute_valid;
  assign a_mux_poly1305_h_l417_c5_90ab_iftrue = \from_compute.limbs ;
  assign a_mux_poly1305_h_l417_c5_90ab_return_output = a_mux_poly1305_h_l415_c9_64ff_iftrue;
  assign a_mux_poly1305_h_l429_c9_76b0_iffalse = a_mux_poly1305_h_l417_c5_90ab_iffalse;
  assign a_mux_poly1305_h_l429_c9_76b0_return_output = a_mux_poly1305_h_l415_c9_64ff_iffalse;
  assign bin_op_and_poly1305_h_l396_c8_4fba_left = \key.valid ;
  assign bin_op_and_poly1305_h_l396_c8_4fba_return_output = r_mux_poly1305_h_l396_c5_05c0_cond;
  assign bin_op_and_poly1305_h_l396_c8_4fba_right = 1'h1;
  assign bin_op_and_poly1305_h_l441_c8_c388_left = 1'h1;
  assign bin_op_and_poly1305_h_l441_c8_c388_return_output = state_mux_poly1305_h_l441_c5_0a64_cond;
  assign bin_op_and_poly1305_h_l441_c8_c388_right = ready_for_auth_tag_out;
  assign bin_op_and_poly1305_h_l454_c26_86d6_left = \data_in.valid ;
  assign bin_op_and_poly1305_h_l454_c26_86d6_return_output = bin_op_and_poly1305_h_l458_c8_c820_left;
  assign bin_op_and_poly1305_h_l454_c26_86d6_right = ready_for_to_compute;
  assign bin_op_and_poly1305_h_l458_c8_c820_return_output = state_mux_poly1305_h_l458_c5_558f_cond;
  assign bin_op_and_poly1305_h_l458_c8_c820_right = ready_for_to_compute;
  assign bin_op_eq_poly1305_h_l387_c6_f29d_return_output = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign bin_op_eq_poly1305_h_l387_c6_f29d_right = 3'h0;
  assign bin_op_eq_poly1305_h_l415_c12_4b95_left = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign bin_op_eq_poly1305_h_l415_c12_4b95_return_output = a_mux_poly1305_h_l415_c9_64ff_cond;
  assign bin_op_eq_poly1305_h_l415_c12_4b95_right = 3'h2;
  assign bin_op_eq_poly1305_h_l429_c12_eced_left = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign bin_op_eq_poly1305_h_l429_c12_eced_return_output = a_mux_poly1305_h_l429_c9_76b0_cond;
  assign bin_op_eq_poly1305_h_l429_c12_eced_right = 3'h3;
  assign bin_op_eq_poly1305_h_l434_c12_dcc6_left = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign bin_op_eq_poly1305_h_l434_c12_dcc6_return_output = o_auth_tag_mux_poly1305_h_l434_c9_90a5_cond;
  assign bin_op_eq_poly1305_h_l434_c12_dcc6_right = 3'h4;
  assign bin_op_eq_poly1305_h_l447_c6_72f0_return_output = is_last_block_mux_poly1305_h_l447_c3_efb3_cond;
  assign bin_op_eq_poly1305_h_l447_c6_72f0_right = 3'h1;
  assign bytes_to_uint320_poly1305_h_l410_c11_1c62_return_output = r_mux_poly1305_h_l396_c5_05c0_iftrue;
  assign bytes_to_uint320_poly1305_h_l410_c11_1c62_src = { clamp_poly1305_h_l408_c17_c7fa_return_output, 192'h000000000000000000000000000000000000000000000000 };
  assign bytes_to_uint320_poly1305_h_l411_c11_822b_return_output = s_mux_poly1305_h_l396_c5_05c0_iftrue;
  assign bytes_to_uint320_poly1305_h_l411_c11_822b_src = { for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 };
  assign clamp_poly1305_h_l408_c17_c7fa_r = { for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835_return_output[7:0], for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835_return_output[7:0] };
  assign clk_en_internal = clock_enable;
  assign for_poly1305_h_l398_c38_0fd6_iter_0_const_sr_0_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_10_const_sr_80_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_11_const_sr_88_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_12_const_sr_96_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_13_const_sr_104_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_14_const_sr_112_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_15_const_sr_120_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_16_const_sr_128_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_17_const_sr_136_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_18_const_sr_144_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_19_const_sr_152_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_1_const_sr_8_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_20_const_sr_160_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_21_const_sr_168_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_22_const_sr_176_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_23_const_sr_184_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_24_const_sr_192_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_25_const_sr_200_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_26_const_sr_208_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_27_const_sr_216_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_28_const_sr_224_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_29_const_sr_232_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_2_const_sr_16_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_30_const_sr_240_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_31_const_sr_248_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_3_const_sr_24_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_4_const_sr_32_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_5_const_sr_40_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_6_const_sr_48_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_7_const_sr_56_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_8_const_sr_64_poly1305_h_l398_c162_b835_x = \key.data ;
  assign for_poly1305_h_l398_c38_0fd6_iter_9_const_sr_72_poly1305_h_l398_c162_b835_x = \key.data ;
  assign is_last_block = is_last_block_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign is_last_block_mux_poly1305_h_l387_c3_2e1e_cond = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign is_last_block_mux_poly1305_h_l387_c3_2e1e_iftrue = 1'h0;
  assign is_last_block_mux_poly1305_h_l387_c3_2e1e_return_output = is_last_block_mux_poly1305_h_l447_c3_efb3_iffalse;
  assign is_last_block_mux_poly1305_h_l447_c3_efb3_iftrue = \data_in.data [144];
  assign is_last_block_mux_poly1305_h_l447_c3_efb3_return_output = reg_comb_is_last_block;
  assign o_auth_tag_mux_poly1305_h_l387_c3_2e1e_cond = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l387_c3_2e1e_return_output = \return_output.auth_tag ;
  assign o_auth_tag_mux_poly1305_h_l415_c9_64ff_cond = a_mux_poly1305_h_l415_c9_64ff_cond;
  assign o_auth_tag_mux_poly1305_h_l415_c9_64ff_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l415_c9_64ff_return_output = o_auth_tag_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign o_auth_tag_mux_poly1305_h_l429_c9_76b0_cond = a_mux_poly1305_h_l429_c9_76b0_cond;
  assign o_auth_tag_mux_poly1305_h_l429_c9_76b0_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l429_c9_76b0_return_output = o_auth_tag_mux_poly1305_h_l415_c9_64ff_iffalse;
  assign o_auth_tag_mux_poly1305_h_l434_c9_90a5_iffalse = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l434_c9_90a5_iftrue = { 1'h1, u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[199:192], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[207:200], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[215:208], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[223:216], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[231:224], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[239:232], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[247:240], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[255:248], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[263:256], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[271:264], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[279:272], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[287:280], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[295:288], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[303:296], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[311:304], u320_t_to_bytes_poly1305_h_l436_c34_e778_return_output[319:312] };
  assign o_auth_tag_mux_poly1305_h_l434_c9_90a5_return_output = o_auth_tag_mux_poly1305_h_l429_c9_76b0_iffalse;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_cond = is_last_block_mux_poly1305_h_l447_c3_efb3_cond;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_iffalse = 1'h0;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_iftrue = ready_for_to_compute;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_efb3_return_output = \return_output.ready_for_data_in ;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_cond = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_iffalse = 1'h0;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_iftrue = 1'h1;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_2e1e_return_output = \return_output.ready_for_key ;
  assign o_to_compute_mux_poly1305_h_l447_c3_efb3_cond = is_last_block_mux_poly1305_h_l447_c3_efb3_cond;
  assign o_to_compute_mux_poly1305_h_l447_c3_efb3_iffalse = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_compute_mux_poly1305_h_l447_c3_efb3_iftrue = { reg_comb_a, reg_comb_r, \data_in.data [127:0] };
  assign o_to_compute_mux_poly1305_h_l447_c3_efb3_return_output = \return_output.to_compute ;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_cond = is_last_block_mux_poly1305_h_l447_c3_efb3_cond;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_iffalse = 1'h0;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_iftrue = bin_op_and_poly1305_h_l458_c8_c820_left;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_efb3_return_output = \return_output.to_compute_valid ;
  assign r = r_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign r_mux_poly1305_h_l387_c3_2e1e_cond = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign r_mux_poly1305_h_l387_c3_2e1e_return_output = reg_comb_r;
  assign r_mux_poly1305_h_l396_c5_05c0_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign r_mux_poly1305_h_l396_c5_05c0_return_output = r_mux_poly1305_h_l387_c3_2e1e_iftrue;
  assign s = s_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign s_mux_poly1305_h_l387_c3_2e1e_cond = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign s_mux_poly1305_h_l387_c3_2e1e_return_output = reg_comb_s;
  assign s_mux_poly1305_h_l396_c5_05c0_cond = r_mux_poly1305_h_l396_c5_05c0_cond;
  assign s_mux_poly1305_h_l396_c5_05c0_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign s_mux_poly1305_h_l396_c5_05c0_return_output = s_mux_poly1305_h_l387_c3_2e1e_iftrue;
  assign state = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign state_mux_poly1305_h_l387_c3_2e1e_cond = a_mux_poly1305_h_l387_c3_2e1e_cond;
  assign state_mux_poly1305_h_l387_c3_2e1e_return_output = bin_op_eq_poly1305_h_l447_c6_72f0_left;
  assign state_mux_poly1305_h_l396_c5_05c0_cond = r_mux_poly1305_h_l396_c5_05c0_cond;
  assign state_mux_poly1305_h_l396_c5_05c0_iffalse = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign state_mux_poly1305_h_l396_c5_05c0_iftrue = 3'h1;
  assign state_mux_poly1305_h_l396_c5_05c0_return_output = state_mux_poly1305_h_l387_c3_2e1e_iftrue;
  assign state_mux_poly1305_h_l415_c9_64ff_cond = a_mux_poly1305_h_l415_c9_64ff_cond;
  assign state_mux_poly1305_h_l415_c9_64ff_return_output = state_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign state_mux_poly1305_h_l417_c5_90ab_cond = from_compute_valid;
  assign state_mux_poly1305_h_l417_c5_90ab_iffalse = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign state_mux_poly1305_h_l417_c5_90ab_return_output = state_mux_poly1305_h_l415_c9_64ff_iftrue;
  assign state_mux_poly1305_h_l422_c7_acab_cond = is_last_block_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign state_mux_poly1305_h_l422_c7_acab_iffalse = 3'h1;
  assign state_mux_poly1305_h_l422_c7_acab_iftrue = 3'h3;
  assign state_mux_poly1305_h_l422_c7_acab_return_output = state_mux_poly1305_h_l417_c5_90ab_iftrue;
  assign state_mux_poly1305_h_l429_c9_76b0_cond = a_mux_poly1305_h_l429_c9_76b0_cond;
  assign state_mux_poly1305_h_l429_c9_76b0_iftrue = 3'h4;
  assign state_mux_poly1305_h_l429_c9_76b0_return_output = state_mux_poly1305_h_l415_c9_64ff_iffalse;
  assign state_mux_poly1305_h_l434_c9_90a5_cond = o_auth_tag_mux_poly1305_h_l434_c9_90a5_cond;
  assign state_mux_poly1305_h_l434_c9_90a5_iffalse = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign state_mux_poly1305_h_l434_c9_90a5_return_output = state_mux_poly1305_h_l429_c9_76b0_iffalse;
  assign state_mux_poly1305_h_l441_c5_0a64_iffalse = bin_op_eq_poly1305_h_l387_c6_f29d_left;
  assign state_mux_poly1305_h_l441_c5_0a64_iftrue = 3'h0;
  assign state_mux_poly1305_h_l441_c5_0a64_return_output = state_mux_poly1305_h_l434_c9_90a5_iftrue;
  assign state_mux_poly1305_h_l447_c3_efb3_cond = is_last_block_mux_poly1305_h_l447_c3_efb3_cond;
  assign state_mux_poly1305_h_l447_c3_efb3_iffalse = bin_op_eq_poly1305_h_l447_c6_72f0_left;
  assign state_mux_poly1305_h_l447_c3_efb3_return_output = reg_comb_state;
  assign state_mux_poly1305_h_l458_c5_558f_iffalse = bin_op_eq_poly1305_h_l447_c6_72f0_left;
  assign state_mux_poly1305_h_l458_c5_558f_iftrue = 3'h2;
  assign state_mux_poly1305_h_l458_c5_558f_return_output = state_mux_poly1305_h_l447_c3_efb3_iftrue;
  assign u320_t_to_bytes_poly1305_h_l436_c34_e778_x = a_mux_poly1305_h_l417_c5_90ab_iffalse;
  assign uint320_add_poly1305_h_l431_c9_3f56_a = a_mux_poly1305_h_l417_c5_90ab_iffalse;
  assign uint320_add_poly1305_h_l431_c9_3f56_b = s_mux_poly1305_h_l387_c3_2e1e_iffalse;
  assign uint320_add_poly1305_h_l431_c9_3f56_return_output = a_mux_poly1305_h_l429_c9_76b0_iftrue;
endmodule

module poly1305_mac_loop_body_0clk_eea59ee4(\inputs.block_bytes , \inputs.r , \inputs.a , \return_output.limbs );
  wire [63:0] bin_op_or_poly1305_h_l314_c5_e584_left;
  wire [63:0] bin_op_or_poly1305_h_l314_c5_e584_return_output;
  wire [3:0] bin_op_or_poly1305_h_l314_c5_e584_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l311_c16_253d_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l311_c16_253d_src;
  input [319:0] \inputs.a ;
  wire [319:0] \inputs.a ;
  input [127:0] \inputs.block_bytes ;
  wire [127:0] \inputs.block_bytes ;
  input [319:0] \inputs.r ;
  wire [319:0] \inputs.r ;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  wire [319:0] uint320_add_poly1305_h_l317_c9_45c6_a;
  wire [319:0] uint320_add_poly1305_h_l317_c9_45c6_b;
  wire [319:0] uint320_add_poly1305_h_l317_c9_45c6_return_output;
  wire [319:0] uint320_mod_prime_poly1305_h_l324_c9_8396_a;
  wire [319:0] uint320_mod_prime_poly1305_h_l324_c9_8396_return_output;
  wire [319:0] uint320_mul_poly1305_h_l321_c9_0730_a;
  wire [319:0] uint320_mul_poly1305_h_l321_c9_0730_b;
  wire [319:0] uint320_mul_poly1305_h_l321_c9_0730_return_output;
  bin_op_or_uint64_t_uint4_t_0clk_de264c78 bin_op_or_poly1305_h_l314_c5_e584 (
    .left(bytes_to_uint320_poly1305_h_l311_c16_253d_return_output[191:128]),
    .return_output(bin_op_or_poly1305_h_l314_c5_e584_return_output),
    .right(4'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l311_c16_253d (
    .\return_output.limbs (bytes_to_uint320_poly1305_h_l311_c16_253d_return_output),
    .src({ \inputs.block_bytes , 192'h000000000000000000000000000000000000000000000000 })
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l317_c9_45c6 (
    .\a.limbs (\inputs.a ),
    .\b.limbs ({ bytes_to_uint320_poly1305_h_l311_c16_253d_return_output[319:192], bin_op_or_poly1305_h_l314_c5_e584_return_output, bytes_to_uint320_poly1305_h_l311_c16_253d_return_output[127:0] }),
    .\return_output.limbs (uint320_mul_poly1305_h_l321_c9_0730_a)
  );
  uint320_mod_prime_0clk_461d892c uint320_mod_prime_poly1305_h_l324_c9_8396 (
    .\a.limbs (uint320_mod_prime_poly1305_h_l324_c9_8396_a),
    .\return_output.limbs (\return_output.limbs )
  );
  uint320_mul_0clk_babc4282 uint320_mul_poly1305_h_l321_c9_0730 (
    .\a.limbs (uint320_mul_poly1305_h_l321_c9_0730_a),
    .\b.limbs (\inputs.r ),
    .\return_output.limbs (uint320_mod_prime_poly1305_h_l324_c9_8396_a)
  );
  assign bin_op_or_poly1305_h_l314_c5_e584_left = bytes_to_uint320_poly1305_h_l311_c16_253d_return_output[191:128];
  assign bin_op_or_poly1305_h_l314_c5_e584_right = 4'h1;
  assign bytes_to_uint320_poly1305_h_l311_c16_253d_src = { \inputs.block_bytes , 192'h000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l317_c9_45c6_a = \inputs.a ;
  assign uint320_add_poly1305_h_l317_c9_45c6_b = { bytes_to_uint320_poly1305_h_l311_c16_253d_return_output[319:192], bin_op_or_poly1305_h_l314_c5_e584_return_output, bytes_to_uint320_poly1305_h_l311_c16_253d_return_output[127:0] };
  assign uint320_add_poly1305_h_l317_c9_45c6_return_output = uint320_mul_poly1305_h_l321_c9_0730_a;
  assign uint320_mod_prime_poly1305_h_l324_c9_8396_return_output = \return_output.limbs ;
  assign uint320_mul_poly1305_h_l321_c9_0730_b = \inputs.r ;
  assign uint320_mul_poly1305_h_l321_c9_0730_return_output = uint320_mod_prime_poly1305_h_l324_c9_8396_a;
endmodule

module poly1305_mac_loop_body_mcp4_0clk_5e31fb6c(clk, clock_enable, \stream_in.data , \stream_in.valid , ready_for_stream_out, \return_output.stream_out , \return_output.ready_for_stream_in );
  wire [767:0] _0_;
  wire [319:0] _1_;
  wire [7:0] _2_;
  wire bin_op_and_poly1305_mac_c_l21_c280_165d_left;
  wire bin_op_and_poly1305_mac_c_l21_c280_165d_return_output;
  wire bin_op_and_poly1305_mac_c_l21_c280_165d_right;
  wire bin_op_and_poly1305_mac_c_l21_c472_56ce_left;
  wire bin_op_and_poly1305_mac_c_l21_c472_56ce_return_output;
  wire bin_op_and_poly1305_mac_c_l21_c472_56ce_right;
  reg [7:0] bin_op_eq_poly1305_mac_c_l21_c223_ed01_left = 8'h00;
  wire bin_op_eq_poly1305_mac_c_l21_c223_ed01_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l21_c223_ed01_right;
  wire [7:0] bin_op_eq_poly1305_mac_c_l21_c417_97d0_left;
  wire bin_op_eq_poly1305_mac_c_l21_c417_97d0_return_output;
  wire bin_op_eq_poly1305_mac_c_l21_c417_97d0_right;
  wire [7:0] bin_op_gt_poly1305_mac_c_l21_c360_2759_left;
  wire bin_op_gt_poly1305_mac_c_l21_c360_2759_return_output;
  wire bin_op_gt_poly1305_mac_c_l21_c360_2759_right;
  wire [7:0] bin_op_plus_poly1305_mac_c_l21_c386_fa8c_left;
  (* unused_bits = "8" *)
  wire [8:0] bin_op_plus_poly1305_mac_c_l21_c386_fa8c_return_output;
  wire bin_op_plus_poly1305_mac_c_l21_c386_fa8c_right;
  reg [319:0] capture = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [7:0] cycles_since_launch;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_return_output;
  wire [767:0] launch;
  wire launch_mux_poly1305_mac_c_l21_c414_3859_cond;
  reg [767:0] launch_mux_poly1305_mac_c_l21_c414_3859_iffalse = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c414_3859_iftrue;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c414_3859_return_output;
  wire launch_mux_poly1305_mac_c_l21_c469_c274_cond;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c469_c274_iffalse;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c469_c274_iftrue;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c469_c274_return_output;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_cond;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_iffalse;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_iftrue;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_return_output;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_cond;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_iffalse;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_iftrue;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_return_output;
  wire [767:0] poly1305_mac_loop_body_poly1305_mac_c_l21_c90_9a3b_inputs;
  wire [319:0] poly1305_mac_loop_body_poly1305_mac_c_l21_c90_9a3b_return_output;
  input ready_for_stream_out;
  wire ready_for_stream_out;
  wire [319:0] reg_comb_capture;
  wire [7:0] reg_comb_cycles_since_launch;
  wire [767:0] reg_comb_launch;
  output \return_output.ready_for_stream_in ;
  wire \return_output.ready_for_stream_in ;
  output [320:0] \return_output.stream_out ;
  wire [320:0] \return_output.stream_out ;
  input [767:0] \stream_in.data ;
  wire [767:0] \stream_in.data ;
  input \stream_in.valid ;
  wire \stream_in.valid ;
  always @(posedge clk)
    if (clock_enable) launch_mux_poly1305_mac_c_l21_c414_3859_iffalse <= _0_;
  always @(posedge clk)
    if (clock_enable) capture <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_mac_c_l21_c223_ed01_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_launch : 768'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_capture : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_cycles_since_launch : 8'hxx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l21_c280_165d (
    .left(1'h1),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_cond),
    .right(ready_for_stream_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l21_c472_56ce (
    .left(\stream_in.valid ),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_cond),
    .right(1'h1)
  );
  bin_op_eq_uint8_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l21_c223_ed01 (
    .left(bin_op_eq_poly1305_mac_c_l21_c223_ed01_left),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_cond),
    .right(3'h5)
  );
  bin_op_eq_uint8_t_uint1_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l21_c417_97d0 (
    .left(bin_op_eq_poly1305_mac_c_l21_c417_97d0_left),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond),
    .right(1'h0)
  );
  bin_op_gt_uint8_t_uint1_t_0clk_5af1a430 bin_op_gt_poly1305_mac_c_l21_c360_2759 (
    .left(bin_op_eq_poly1305_mac_c_l21_c223_ed01_left),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_cond),
    .right(1'h0)
  );
  bin_op_plus_uint8_t_uint1_t_0clk_de264c78 bin_op_plus_poly1305_mac_c_l21_c386_fa8c (
    .left(bin_op_eq_poly1305_mac_c_l21_c223_ed01_left),
    .return_output(bin_op_plus_poly1305_mac_c_l21_c386_fa8c_return_output),
    .right(1'h1)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_cond),
    .iffalse(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iffalse),
    .iftrue(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iftrue),
    .return_output(bin_op_eq_poly1305_mac_c_l21_c417_97d0_left)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c223_ed01_left),
    .iftrue(8'h00),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c223_ed01_left),
    .iftrue(bin_op_plus_poly1305_mac_c_l21_c386_fa8c_return_output[7:0]),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iffalse)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c417_97d0_left),
    .iftrue(cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_iftrue),
    .return_output(reg_comb_cycles_since_launch)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c417_97d0_left),
    .iftrue(8'h01),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_iftrue)
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 launch_mux_poly1305_mac_c_l21_c414_3859 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond),
    .\iffalse.a (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[767:448]),
    .\iffalse.block_bytes (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[127:0]),
    .\iffalse.r (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[447:128]),
    .\iftrue.a (launch_mux_poly1305_mac_c_l21_c414_3859_iftrue[767:448]),
    .\iftrue.block_bytes (launch_mux_poly1305_mac_c_l21_c414_3859_iftrue[127:0]),
    .\iftrue.r (launch_mux_poly1305_mac_c_l21_c414_3859_iftrue[447:128]),
    .\return_output.a (reg_comb_launch[767:448]),
    .\return_output.block_bytes (reg_comb_launch[127:0]),
    .\return_output.r (reg_comb_launch[447:128])
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 launch_mux_poly1305_mac_c_l21_c469_c274 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_cond),
    .\iffalse.a (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[767:448]),
    .\iffalse.block_bytes (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[127:0]),
    .\iffalse.r (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[447:128]),
    .\iftrue.a (\stream_in.data [767:448]),
    .\iftrue.block_bytes (\stream_in.data [127:0]),
    .\iftrue.r (\stream_in.data [447:128]),
    .\return_output.a (launch_mux_poly1305_mac_c_l21_c414_3859_iftrue[767:448]),
    .\return_output.block_bytes (launch_mux_poly1305_mac_c_l21_c414_3859_iftrue[127:0]),
    .\return_output.r (launch_mux_poly1305_mac_c_l21_c414_3859_iftrue[447:128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(\return_output.ready_for_stream_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_return_output)
  );
  poly1305_mac_loop_body_0clk_eea59ee4 poly1305_mac_loop_body_poly1305_mac_c_l21_c90_9a3b (
    .\inputs.a (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[767:448]),
    .\inputs.block_bytes (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[127:0]),
    .\inputs.r (launch_mux_poly1305_mac_c_l21_c414_3859_iffalse[447:128]),
    .\return_output.limbs (reg_comb_capture)
  );
  assign bin_op_and_poly1305_mac_c_l21_c280_165d_left = 1'h1;
  assign bin_op_and_poly1305_mac_c_l21_c280_165d_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_cond;
  assign bin_op_and_poly1305_mac_c_l21_c280_165d_right = ready_for_stream_out;
  assign bin_op_and_poly1305_mac_c_l21_c472_56ce_left = \stream_in.valid ;
  assign bin_op_and_poly1305_mac_c_l21_c472_56ce_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_cond;
  assign bin_op_and_poly1305_mac_c_l21_c472_56ce_right = 1'h1;
  assign bin_op_eq_poly1305_mac_c_l21_c223_ed01_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_cond;
  assign bin_op_eq_poly1305_mac_c_l21_c223_ed01_right = 3'h5;
  assign bin_op_eq_poly1305_mac_c_l21_c417_97d0_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond;
  assign bin_op_eq_poly1305_mac_c_l21_c417_97d0_right = 1'h0;
  assign bin_op_gt_poly1305_mac_c_l21_c360_2759_left = bin_op_eq_poly1305_mac_c_l21_c223_ed01_left;
  assign bin_op_gt_poly1305_mac_c_l21_c360_2759_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_cond;
  assign bin_op_gt_poly1305_mac_c_l21_c360_2759_right = 1'h0;
  assign bin_op_plus_poly1305_mac_c_l21_c386_fa8c_left = bin_op_eq_poly1305_mac_c_l21_c223_ed01_left;
  assign bin_op_plus_poly1305_mac_c_l21_c386_fa8c_right = 1'h1;
  assign clk_en_internal = clock_enable;
  assign cycles_since_launch = bin_op_eq_poly1305_mac_c_l21_c223_ed01_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_return_output = bin_op_eq_poly1305_mac_c_l21_c417_97d0_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_iffalse = bin_op_eq_poly1305_mac_c_l21_c223_ed01_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_iftrue = 8'h00;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c277_9d1d_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iftrue;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_iffalse = bin_op_eq_poly1305_mac_c_l21_c223_ed01_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_iftrue = bin_op_plus_poly1305_mac_c_l21_c386_fa8c_return_output[7:0];
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c357_a2f1_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_iffalse;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_iffalse = bin_op_eq_poly1305_mac_c_l21_c417_97d0_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_return_output = reg_comb_cycles_since_launch;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_iffalse = bin_op_eq_poly1305_mac_c_l21_c417_97d0_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_iftrue = 8'h01;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_iftrue;
  assign launch = launch_mux_poly1305_mac_c_l21_c414_3859_iffalse;
  assign launch_mux_poly1305_mac_c_l21_c414_3859_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond;
  assign launch_mux_poly1305_mac_c_l21_c414_3859_return_output = reg_comb_launch;
  assign launch_mux_poly1305_mac_c_l21_c469_c274_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c469_c274_cond;
  assign launch_mux_poly1305_mac_c_l21_c469_c274_iffalse = launch_mux_poly1305_mac_c_l21_c414_3859_iffalse;
  assign launch_mux_poly1305_mac_c_l21_c469_c274_iftrue = \stream_in.data ;
  assign launch_mux_poly1305_mac_c_l21_c469_c274_return_output = launch_mux_poly1305_mac_c_l21_c414_3859_iftrue;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c414_3859_cond;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_iffalse = 1'h0;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_iftrue = 1'h1;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_3859_return_output = \return_output.ready_for_stream_in ;
  assign o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c220_4ac7_cond;
  assign o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_iffalse = 1'h0;
  assign o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_iftrue = 1'h1;
  assign poly1305_mac_loop_body_poly1305_mac_c_l21_c90_9a3b_inputs = launch_mux_poly1305_mac_c_l21_c414_3859_iffalse;
  assign poly1305_mac_loop_body_poly1305_mac_c_l21_c90_9a3b_return_output = reg_comb_capture;
  assign \return_output.stream_out  = { o_stream_out_valid_mux_poly1305_mac_c_l21_c220_4ac7_return_output, capture };
endmodule

module prep_auth_data_encrypt_0clk_4a74e401(clk, clock_enable, \global_to_module.prep_auth_data_encrypt_aad , \global_to_module.prep_auth_data_encrypt_aad_len , \global_to_module.prep_auth_data_encrypt_axis_in , \global_to_module.prep_auth_data_encrypt_axis_out_ready , \module_to_global.prep_auth_data_encrypt_axis_in_ready , \module_to_global.prep_auth_data_encrypt_axis_out );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [255:0] \global_to_module.prep_auth_data_encrypt_aad ;
  wire [255:0] \global_to_module.prep_auth_data_encrypt_aad ;
  input [7:0] \global_to_module.prep_auth_data_encrypt_aad_len ;
  wire [7:0] \global_to_module.prep_auth_data_encrypt_aad_len ;
  input [145:0] \global_to_module.prep_auth_data_encrypt_axis_in ;
  wire [145:0] \global_to_module.prep_auth_data_encrypt_axis_in ;
  input \global_to_module.prep_auth_data_encrypt_axis_out_ready ;
  wire \global_to_module.prep_auth_data_encrypt_axis_out_ready ;
  output \module_to_global.prep_auth_data_encrypt_axis_in_ready ;
  wire \module_to_global.prep_auth_data_encrypt_axis_in_ready ;
  output [145:0] \module_to_global.prep_auth_data_encrypt_axis_out ;
  wire [145:0] \module_to_global.prep_auth_data_encrypt_axis_out ;
  wire [255:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_aad;
  wire [7:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_aad_len;
  wire [145:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_axis_in;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_clock_enable;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_ready_for_axis_out;
  wire [146:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_return_output;
  assign \module_to_global.prep_auth_data_encrypt_axis_in_ready  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_return_output[0] : 1'h0;
  assign \module_to_global.prep_auth_data_encrypt_axis_out  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_return_output[146:1] : 146'h0000000000000000000000000000000000000;
  prep_auth_data_fsm_0clk_342f27e4 prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709 (
    .aad(\global_to_module.prep_auth_data_encrypt_aad ),
    .aad_len(\global_to_module.prep_auth_data_encrypt_aad_len ),
    .\axis_in.data (\global_to_module.prep_auth_data_encrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.prep_auth_data_encrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_axis_out(\global_to_module.prep_auth_data_encrypt_axis_out_ready ),
    .\return_output.axis (prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_return_output[146:1]),
    .\return_output.ready_for_axis_in (prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_return_output[0])
  );
  assign clk_en_internal = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_aad = \global_to_module.prep_auth_data_encrypt_aad ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_aad_len = \global_to_module.prep_auth_data_encrypt_aad_len ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_axis_in = \global_to_module.prep_auth_data_encrypt_axis_in ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_clock_enable = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_d709_ready_for_axis_out = \global_to_module.prep_auth_data_encrypt_axis_out_ready ;
endmodule

module prep_auth_data_fsm_0clk_342f27e4(clk, clock_enable, aad, aad_len, \axis_in.data , \axis_in.valid , ready_for_axis_out, \return_output.ready_for_axis_in , \return_output.axis );
  wire [1:0] _0_;
  wire [255:0] _1_;
  wire [15:0] _2_;
  input [255:0] aad;
  wire [255:0] aad;
  input [7:0] aad_len;
  wire [7:0] aad_len;
  wire [255:0] aad_reg;
  wire aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_37dc_return_output;
  wire aad_reg_mux_prep_auth_data_h_l41_c5_41ce_cond;
  reg [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_41ce_return_output;
  wire aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_56e1_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_56e1_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_56e1_return_output;
  wire [144:0] axis128_keep_count_prep_auth_data_h_l112_c18_053a_axis;
  wire [4:0] axis128_keep_count_prep_auth_data_h_l112_c18_053a_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_prep_auth_data_h_l111_c8_b786_left;
  wire bin_op_and_prep_auth_data_h_l111_c8_b786_return_output;
  wire bin_op_and_prep_auth_data_h_l111_c8_b786_right;
  wire bin_op_and_prep_auth_data_h_l143_c8_ff24_left;
  wire bin_op_and_prep_auth_data_h_l143_c8_ff24_return_output;
  wire bin_op_and_prep_auth_data_h_l143_c8_ff24_right;
  wire bin_op_and_prep_auth_data_h_l76_c8_275b_left;
  wire bin_op_and_prep_auth_data_h_l76_c8_275b_return_output;
  wire bin_op_and_prep_auth_data_h_l76_c8_275b_right;
  reg [1:0] bin_op_eq_prep_auth_data_h_l38_c6_921e_left = 2'h0;
  wire bin_op_eq_prep_auth_data_h_l38_c6_921e_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l38_c6_921e_right;
  wire [1:0] bin_op_eq_prep_auth_data_h_l61_c11_a925_left;
  wire bin_op_eq_prep_auth_data_h_l61_c11_a925_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l61_c11_a925_right;
  wire [1:0] bin_op_eq_prep_auth_data_h_l93_c11_fcee_left;
  wire bin_op_eq_prep_auth_data_h_l93_c11_fcee_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l93_c11_fcee_right;
  wire [7:0] bin_op_gt_prep_auth_data_h_l45_c10_1a24_left;
  wire bin_op_gt_prep_auth_data_h_l45_c10_1a24_return_output;
  wire bin_op_gt_prep_auth_data_h_l45_c10_1a24_right;
  reg [15:0] bin_op_gt_prep_auth_data_h_l79_c10_6002_left = 16'h0000;
  wire bin_op_gt_prep_auth_data_h_l79_c10_6002_return_output;
  wire [4:0] bin_op_gt_prep_auth_data_h_l79_c10_6002_right;
  wire [15:0] bin_op_minus_prep_auth_data_h_l83_c9_473d_left;
  wire [15:0] bin_op_minus_prep_auth_data_h_l83_c9_473d_return_output;
  wire [4:0] bin_op_minus_prep_auth_data_h_l83_c9_473d_right;
  wire [15:0] bin_op_plus_prep_auth_data_h_l112_c7_ce03_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_prep_auth_data_h_l112_c7_ce03_return_output;
  wire [4:0] bin_op_plus_prep_auth_data_h_l112_c7_ce03_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] counter;
  wire counter_mux_prep_auth_data_h_l111_c5_7742_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_7742_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_7742_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_7742_return_output;
  wire counter_mux_prep_auth_data_h_l38_c3_37dc_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_37dc_return_output;
  wire counter_mux_prep_auth_data_h_l41_c5_41ce_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_41ce_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_41ce_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_41ce_return_output;
  wire counter_mux_prep_auth_data_h_l45_c7_56e1_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_56e1_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_56e1_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_56e1_return_output;
  wire counter_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire counter_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire counter_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire counter_mux_prep_auth_data_h_l93_c8_e7d5_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_e7d5_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_e7d5_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_e7d5_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_0_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_0_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_10_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_10_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_11_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_11_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_12_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_12_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_13_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_13_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_14_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_14_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_15_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_15_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_1_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_1_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_2_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_2_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_3_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_3_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_4_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_4_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_5_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_5_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_6_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_6_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_7_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_7_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_8_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_8_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_return_output;
  wire for_prep_auth_data_h_l102_c5_c739_iter_9_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr;
  wire for_prep_auth_data_h_l102_c5_c739_iter_9_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda_x;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right;
  wire for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_return_output;
  wire o_mux_prep_auth_data_h_l38_c3_37dc_cond;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_37dc_return_output;
  wire o_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire o_mux_prep_auth_data_h_l93_c8_e7d5_cond;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_e7d5_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_e7d5_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_e7d5_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  wire [255:0] reg_comb_aad_reg;
  wire [15:0] reg_comb_counter;
  wire [1:0] reg_comb_state;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  wire [1:0] state;
  wire state_mux_prep_auth_data_h_l111_c5_7742_cond;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_7742_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_7742_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_7742_return_output;
  wire state_mux_prep_auth_data_h_l114_c7_87e6_cond;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_87e6_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_87e6_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_87e6_return_output;
  wire state_mux_prep_auth_data_h_l143_c5_5f2f_cond;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_5f2f_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_5f2f_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_5f2f_return_output;
  wire state_mux_prep_auth_data_h_l38_c3_37dc_cond;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_37dc_return_output;
  wire state_mux_prep_auth_data_h_l41_c5_41ce_cond;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_41ce_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_41ce_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_41ce_return_output;
  wire state_mux_prep_auth_data_h_l45_c7_56e1_cond;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_56e1_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_56e1_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_56e1_return_output;
  wire state_mux_prep_auth_data_h_l61_c8_129a_cond;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_129a_return_output;
  wire state_mux_prep_auth_data_h_l76_c5_2541_cond;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_2541_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_2541_return_output;
  wire state_mux_prep_auth_data_h_l79_c7_b209_cond;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_b209_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_b209_return_output;
  wire state_mux_prep_auth_data_h_l93_c8_e7d5_cond;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_e7d5_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_e7d5_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_e7d5_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_prep_auth_data_h_l38_c6_921e_left <= _0_;
  always @(posedge clk)
    if (clock_enable) aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_gt_prep_auth_data_h_l79_c10_6002_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_state : 2'hx;
  assign _1_ = clock_enable ? reg_comb_aad_reg : 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_counter : 16'hxxxx;
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[127:120]),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[47:40]),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[39:32]),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[31:24]),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[23:16]),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[15:8]),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[7:0]),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[119:112]),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[111:104]),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[103:96]),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[95:88]),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[87:80]),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[79:72]),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[71:64]),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[63:56]),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[55:48]),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l38_c3_37dc (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond),
    .iffalse({ aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[127:0] }),
    .iftrue(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_iftrue),
    .return_output(reg_comb_aad_reg)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l41_c5_41ce (
    .cond(\axis_in.valid ),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iftrue),
    .return_output(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l45_c7_56e1 (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse),
    .iftrue(aad),
    .return_output(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iftrue)
  );
  axis128_keep_count_0clk_08de2a73 axis128_keep_count_prep_auth_data_h_l112_c18_053a (
    .\axis.tdata (\axis_in.data [127:0]),
    .\axis.tkeep (\axis_in.data [143:128]),
    .\axis.tlast (\axis_in.data [144]),
    .return_output(bin_op_plus_prep_auth_data_h_l112_c7_ce03_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l111_c8_b786 (
    .left(\axis_in.valid ),
    .return_output(counter_mux_prep_auth_data_h_l111_c5_7742_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l143_c8_ff24 (
    .left(1'h1),
    .return_output(state_mux_prep_auth_data_h_l143_c5_5f2f_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l76_c8_275b (
    .left(1'h1),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .right(ready_for_axis_out)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l38_c6_921e (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .return_output(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond),
    .right(2'h0)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l61_c11_a925 (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .right(2'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l93_c11_fcee (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .return_output(counter_mux_prep_auth_data_h_l93_c8_e7d5_cond),
    .right(2'h2)
  );
  bin_op_gt_uint8_t_uint1_t_0clk_5af1a430 bin_op_gt_prep_auth_data_h_l45_c10_1a24 (
    .left(aad_len),
    .return_output(aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond),
    .right(1'h0)
  );
  bin_op_gt_uint16_t_uint5_t_0clk_5af1a430 bin_op_gt_prep_auth_data_h_l79_c10_6002 (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .right(5'h10)
  );
  bin_op_minus_uint16_t_uint5_t_0clk_de264c78 bin_op_minus_prep_auth_data_h_l83_c9_473d (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .return_output(counter_mux_prep_auth_data_h_l79_c7_b209_iftrue),
    .right(5'h10)
  );
  bin_op_plus_uint16_t_uint5_t_0clk_de264c78 bin_op_plus_prep_auth_data_h_l112_c7_ce03 (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .return_output(bin_op_plus_prep_auth_data_h_l112_c7_ce03_return_output),
    .right(bin_op_plus_prep_auth_data_h_l112_c7_ce03_right)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l111_c5_7742 (
    .cond(counter_mux_prep_auth_data_h_l111_c5_7742_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .iftrue(bin_op_plus_prep_auth_data_h_l112_c7_ce03_return_output[15:0]),
    .return_output(counter_mux_prep_auth_data_h_l93_c8_e7d5_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l38_c3_37dc (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond),
    .iffalse(counter_mux_prep_auth_data_h_l38_c3_37dc_iffalse),
    .iftrue(counter_mux_prep_auth_data_h_l38_c3_37dc_iftrue),
    .return_output(reg_comb_counter)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l41_c5_41ce (
    .cond(\axis_in.valid ),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .iftrue(counter_mux_prep_auth_data_h_l41_c5_41ce_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l38_c3_37dc_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l45_c7_56e1 (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond),
    .iffalse(16'h0000),
    .iftrue({ 8'h00, aad_len }),
    .return_output(counter_mux_prep_auth_data_h_l41_c5_41ce_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(counter_mux_prep_auth_data_h_l61_c8_129a_iffalse),
    .iftrue(counter_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l38_c3_37dc_iffalse)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .iftrue(counter_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(16'h0000),
    .iftrue(counter_mux_prep_auth_data_h_l79_c7_b209_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l93_c8_e7d5 (
    .cond(counter_mux_prep_auth_data_h_l93_c8_e7d5_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_6002_left),
    .iftrue(counter_mux_prep_auth_data_h_l93_c8_e7d5_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l61_c8_129a_iffalse)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [127:120]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_0_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [143]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [47:40]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_10_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [133]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [39:32]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_11_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [132]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [31:24]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_12_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [131]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [23:16]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_13_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [130]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [15:8]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_14_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [129]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [7:0]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_15_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [128]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [119:112]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_1_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [142]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [111:104]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_2_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [141]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [103:96]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_3_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [140]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [95:88]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_4_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [139]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [87:80]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_5_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [138]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [79:72]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_6_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [137]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [71:64]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_7_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [136]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [63:56]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_8_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [135]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8 (
    .cond(for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_cond),
    .iffalse(\axis_in.data [55:48]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_c739_iter_9_unary_op_not_prep_auth_data_h_l105_c11_1adb (
    .expr(\axis_in.data [134]),
    .return_output(for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_cond)
  );
  const_sr_0_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_8_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_16_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_24_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_32_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_40_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_48_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_56_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725 (
    .return_output(for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725_return_output),
    .x(aad_len)
  );
  const_sr_0_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_8_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_16_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_24_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_32_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_40_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_48_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  const_sr_56_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda (
    .return_output(for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_6002_left)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd0)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd10)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd11)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd12)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd13)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd14)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd15)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd1)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd2)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd3)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd4)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd5)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd6)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd7)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd8)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0 (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left }),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .right(32'd9)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6 (
    .cond(for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176]),
    .return_output(for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_return_output)
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l38_c3_37dc (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond),
    .\iffalse.axis (o_mux_prep_auth_data_h_l38_c3_37dc_iffalse[146:1]),
    .\iffalse.ready_for_axis_in (o_mux_prep_auth_data_h_l38_c3_37dc_iffalse[0]),
    .\iftrue.axis (146'h0000000000000000000000000000000000000),
    .\iftrue.ready_for_axis_in (1'h0),
    .\return_output.axis (\return_output.axis ),
    .\return_output.ready_for_axis_in (\return_output.ready_for_axis_in )
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .\iffalse.axis (o_mux_prep_auth_data_h_l61_c8_129a_iffalse[146:1]),
    .\iffalse.ready_for_axis_in (o_mux_prep_auth_data_h_l61_c8_129a_iffalse[0]),
    .\iftrue.axis ({ 18'h2ffff, for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_return_output }),
    .\iftrue.ready_for_axis_in (1'h0),
    .\return_output.axis (o_mux_prep_auth_data_h_l38_c3_37dc_iffalse[146:1]),
    .\return_output.ready_for_axis_in (o_mux_prep_auth_data_h_l38_c3_37dc_iffalse[0])
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l93_c8_e7d5 (
    .cond(counter_mux_prep_auth_data_h_l93_c8_e7d5_cond),
    .\iffalse.axis ({ 18'h3ffff, for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda_return_output[7:0] }),
    .\iffalse.ready_for_axis_in (1'h0),
    .\iftrue.axis ({ \axis_in.valid , 17'h0ffff, for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_return_output }),
    .\iftrue.ready_for_axis_in (ready_for_axis_out),
    .\return_output.axis (o_mux_prep_auth_data_h_l61_c8_129a_iffalse[146:1]),
    .\return_output.ready_for_axis_in (o_mux_prep_auth_data_h_l61_c8_129a_iffalse[0])
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l111_c5_7742 (
    .cond(counter_mux_prep_auth_data_h_l111_c5_7742_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .iftrue(state_mux_prep_auth_data_h_l111_c5_7742_iftrue),
    .return_output(state_mux_prep_auth_data_h_l93_c8_e7d5_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l114_c7_87e6 (
    .cond(\axis_in.data [144]),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .iftrue(2'h3),
    .return_output(state_mux_prep_auth_data_h_l111_c5_7742_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l143_c5_5f2f (
    .cond(state_mux_prep_auth_data_h_l143_c5_5f2f_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .iftrue(2'h0),
    .return_output(state_mux_prep_auth_data_h_l93_c8_e7d5_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l38_c3_37dc (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond),
    .iffalse(state_mux_prep_auth_data_h_l38_c3_37dc_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l38_c3_37dc_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l41_c5_41ce (
    .cond(\axis_in.valid ),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .iftrue(state_mux_prep_auth_data_h_l41_c5_41ce_iftrue),
    .return_output(state_mux_prep_auth_data_h_l38_c3_37dc_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l45_c7_56e1 (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond),
    .iffalse(2'h2),
    .iftrue(2'h1),
    .return_output(state_mux_prep_auth_data_h_l41_c5_41ce_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l61_c8_129a (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond),
    .iffalse(state_mux_prep_auth_data_h_l61_c8_129a_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l61_c8_129a_iftrue),
    .return_output(state_mux_prep_auth_data_h_l38_c3_37dc_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l76_c5_2541 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .iftrue(state_mux_prep_auth_data_h_l76_c5_2541_iftrue),
    .return_output(state_mux_prep_auth_data_h_l61_c8_129a_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l79_c7_b209 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond),
    .iffalse(2'h2),
    .iftrue(bin_op_eq_prep_auth_data_h_l38_c6_921e_left),
    .return_output(state_mux_prep_auth_data_h_l76_c5_2541_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l93_c8_e7d5 (
    .cond(counter_mux_prep_auth_data_h_l93_c8_e7d5_cond),
    .iffalse(state_mux_prep_auth_data_h_l93_c8_e7d5_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l93_c8_e7d5_iftrue),
    .return_output(state_mux_prep_auth_data_h_l61_c8_129a_iffalse)
  );
  assign aad_reg = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse;
  assign aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[127:120];
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[47:40];
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_10_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[39:32];
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_11_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[31:24];
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_12_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[23:16];
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_13_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[15:8];
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_14_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[7:0];
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_15_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[119:112];
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_1_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[111:104];
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_2_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[103:96];
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_3_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[95:88];
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_4_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[87:80];
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_5_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[79:72];
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_6_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[71:64];
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_7_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[63:56];
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_8_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_return_output = aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[55:48];
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_b209_return_output = aad_reg_9_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign aad_reg_mux_prep_auth_data_h_l38_c3_37dc_iffalse = { aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_1_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_2_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_3_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_4_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_5_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_6_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_7_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_8_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_9_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_10_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_11_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_12_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_13_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_14_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_15_mux_prep_auth_data_h_l61_c8_129a_return_output, aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[127:0] };
  assign aad_reg_mux_prep_auth_data_h_l38_c3_37dc_return_output = reg_comb_aad_reg;
  assign aad_reg_mux_prep_auth_data_h_l41_c5_41ce_cond = \axis_in.valid ;
  assign aad_reg_mux_prep_auth_data_h_l41_c5_41ce_return_output = aad_reg_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_56e1_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_56e1_iftrue = aad;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_56e1_return_output = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iftrue;
  assign axis128_keep_count_prep_auth_data_h_l112_c18_053a_axis = \axis_in.data ;
  assign axis128_keep_count_prep_auth_data_h_l112_c18_053a_return_output = bin_op_plus_prep_auth_data_h_l112_c7_ce03_right;
  assign bin_op_and_prep_auth_data_h_l111_c8_b786_left = \axis_in.valid ;
  assign bin_op_and_prep_auth_data_h_l111_c8_b786_return_output = counter_mux_prep_auth_data_h_l111_c5_7742_cond;
  assign bin_op_and_prep_auth_data_h_l111_c8_b786_right = ready_for_axis_out;
  assign bin_op_and_prep_auth_data_h_l143_c8_ff24_left = 1'h1;
  assign bin_op_and_prep_auth_data_h_l143_c8_ff24_return_output = state_mux_prep_auth_data_h_l143_c5_5f2f_cond;
  assign bin_op_and_prep_auth_data_h_l143_c8_ff24_right = ready_for_axis_out;
  assign bin_op_and_prep_auth_data_h_l76_c8_275b_left = 1'h1;
  assign bin_op_and_prep_auth_data_h_l76_c8_275b_return_output = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign bin_op_and_prep_auth_data_h_l76_c8_275b_right = ready_for_axis_out;
  assign bin_op_eq_prep_auth_data_h_l38_c6_921e_return_output = aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond;
  assign bin_op_eq_prep_auth_data_h_l38_c6_921e_right = 2'h0;
  assign bin_op_eq_prep_auth_data_h_l61_c11_a925_left = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign bin_op_eq_prep_auth_data_h_l61_c11_a925_return_output = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign bin_op_eq_prep_auth_data_h_l61_c11_a925_right = 2'h1;
  assign bin_op_eq_prep_auth_data_h_l93_c11_fcee_left = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign bin_op_eq_prep_auth_data_h_l93_c11_fcee_return_output = counter_mux_prep_auth_data_h_l93_c8_e7d5_cond;
  assign bin_op_eq_prep_auth_data_h_l93_c11_fcee_right = 2'h2;
  assign bin_op_gt_prep_auth_data_h_l45_c10_1a24_left = aad_len;
  assign bin_op_gt_prep_auth_data_h_l45_c10_1a24_return_output = aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond;
  assign bin_op_gt_prep_auth_data_h_l45_c10_1a24_right = 1'h0;
  assign bin_op_gt_prep_auth_data_h_l79_c10_6002_return_output = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign bin_op_gt_prep_auth_data_h_l79_c10_6002_right = 5'h10;
  assign bin_op_minus_prep_auth_data_h_l83_c9_473d_left = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign bin_op_minus_prep_auth_data_h_l83_c9_473d_return_output = counter_mux_prep_auth_data_h_l79_c7_b209_iftrue;
  assign bin_op_minus_prep_auth_data_h_l83_c9_473d_right = 5'h10;
  assign bin_op_plus_prep_auth_data_h_l112_c7_ce03_left = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign clk_en_internal = clock_enable;
  assign counter = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign counter_mux_prep_auth_data_h_l111_c5_7742_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign counter_mux_prep_auth_data_h_l111_c5_7742_iftrue = bin_op_plus_prep_auth_data_h_l112_c7_ce03_return_output[15:0];
  assign counter_mux_prep_auth_data_h_l111_c5_7742_return_output = counter_mux_prep_auth_data_h_l93_c8_e7d5_iftrue;
  assign counter_mux_prep_auth_data_h_l38_c3_37dc_cond = aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond;
  assign counter_mux_prep_auth_data_h_l38_c3_37dc_return_output = reg_comb_counter;
  assign counter_mux_prep_auth_data_h_l41_c5_41ce_cond = \axis_in.valid ;
  assign counter_mux_prep_auth_data_h_l41_c5_41ce_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign counter_mux_prep_auth_data_h_l41_c5_41ce_return_output = counter_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  assign counter_mux_prep_auth_data_h_l45_c7_56e1_cond = aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond;
  assign counter_mux_prep_auth_data_h_l45_c7_56e1_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_h_l45_c7_56e1_iftrue = { 8'h00, aad_len };
  assign counter_mux_prep_auth_data_h_l45_c7_56e1_return_output = counter_mux_prep_auth_data_h_l41_c5_41ce_iftrue;
  assign counter_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign counter_mux_prep_auth_data_h_l61_c8_129a_return_output = counter_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  assign counter_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign counter_mux_prep_auth_data_h_l76_c5_2541_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign counter_mux_prep_auth_data_h_l76_c5_2541_return_output = counter_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign counter_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign counter_mux_prep_auth_data_h_l79_c7_b209_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_h_l79_c7_b209_return_output = counter_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign counter_mux_prep_auth_data_h_l93_c8_e7d5_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign counter_mux_prep_auth_data_h_l93_c8_e7d5_return_output = counter_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  assign for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [127:120];
  assign for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_0_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [143];
  assign for_prep_auth_data_h_l102_c5_c739_iter_0_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [47:40];
  assign for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_10_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [133];
  assign for_prep_auth_data_h_l102_c5_c739_iter_10_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [39:32];
  assign for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_11_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [132];
  assign for_prep_auth_data_h_l102_c5_c739_iter_11_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [31:24];
  assign for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_12_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [131];
  assign for_prep_auth_data_h_l102_c5_c739_iter_12_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [23:16];
  assign for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_13_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [130];
  assign for_prep_auth_data_h_l102_c5_c739_iter_13_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [15:8];
  assign for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_14_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [129];
  assign for_prep_auth_data_h_l102_c5_c739_iter_14_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [7:0];
  assign for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_15_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [128];
  assign for_prep_auth_data_h_l102_c5_c739_iter_15_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [119:112];
  assign for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_1_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [142];
  assign for_prep_auth_data_h_l102_c5_c739_iter_1_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [111:104];
  assign for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_2_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [141];
  assign for_prep_auth_data_h_l102_c5_c739_iter_2_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [103:96];
  assign for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_3_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [140];
  assign for_prep_auth_data_h_l102_c5_c739_iter_3_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [95:88];
  assign for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_4_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [139];
  assign for_prep_auth_data_h_l102_c5_c739_iter_4_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [87:80];
  assign for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_5_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [138];
  assign for_prep_auth_data_h_l102_c5_c739_iter_5_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [79:72];
  assign for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_6_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [137];
  assign for_prep_auth_data_h_l102_c5_c739_iter_6_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [71:64];
  assign for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_7_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [136];
  assign for_prep_auth_data_h_l102_c5_c739_iter_7_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [63:56];
  assign for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_8_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [135];
  assign for_prep_auth_data_h_l102_c5_c739_iter_8_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_iffalse = \axis_in.data [55:48];
  assign for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_c739_iter_9_unary_op_not_prep_auth_data_h_l105_c11_1adb_expr = \axis_in.data [134];
  assign for_prep_auth_data_h_l102_c5_c739_iter_9_unary_op_not_prep_auth_data_h_l105_c11_1adb_return_output = for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_cond;
  assign for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725_x = aad_len;
  assign for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda_x = bin_op_gt_prep_auth_data_h_l79_c10_6002_left;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd0;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[255:248];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd10;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[175:168];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd11;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[167:160];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd12;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[159:152];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd13;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[151:144];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd14;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[143:136];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd15;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[135:128];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd1;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[247:240];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd2;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[239:232];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd3;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[231:224];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd4;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[223:216];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd5;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[215:208];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd6;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[207:200];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd7;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[199:192];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd8;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[191:184];
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_6002_left };
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_return_output = for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_cond;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_c3d0_right = 32'd9;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_41ce_iffalse[183:176];
  assign o_mux_prep_auth_data_h_l38_c3_37dc_cond = aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond;
  assign o_mux_prep_auth_data_h_l38_c3_37dc_iftrue = 147'h0000000000000000000000000000000000000;
  assign o_mux_prep_auth_data_h_l38_c3_37dc_return_output = { \return_output.axis , \return_output.ready_for_axis_in  };
  assign o_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign o_mux_prep_auth_data_h_l61_c8_129a_iftrue = { 18'h2ffff, for_prep_auth_data_h_l66_c5_6bf7_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_0bc6_return_output, for_prep_auth_data_h_l66_c5_6bf7_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_0bc6_return_output, 1'h0 };
  assign o_mux_prep_auth_data_h_l61_c8_129a_return_output = o_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  assign o_mux_prep_auth_data_h_l93_c8_e7d5_cond = counter_mux_prep_auth_data_h_l93_c8_e7d5_cond;
  assign o_mux_prep_auth_data_h_l93_c8_e7d5_iffalse = { 18'h3ffff, for_prep_auth_data_h_l125_c5_195c_iter_0_const_sr_0_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_1_const_sr_8_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_2_const_sr_16_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_3_const_sr_24_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_4_const_sr_32_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_5_const_sr_40_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_6_const_sr_48_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l125_c5_195c_iter_7_const_sr_56_prep_auth_data_h_l127_c32_d725_return_output, for_prep_auth_data_h_l132_c5_906c_iter_0_const_sr_0_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_1_const_sr_8_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_2_const_sr_16_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_3_const_sr_24_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_4_const_sr_32_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_5_const_sr_40_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_6_const_sr_48_prep_auth_data_h_l134_c32_0dda_return_output[7:0], for_prep_auth_data_h_l132_c5_906c_iter_7_const_sr_56_prep_auth_data_h_l134_c32_0dda_return_output[7:0], 1'h0 };
  assign o_mux_prep_auth_data_h_l93_c8_e7d5_iftrue = { \axis_in.valid , 17'h0ffff, for_prep_auth_data_h_l102_c5_c739_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_1fa8_return_output, for_prep_auth_data_h_l102_c5_c739_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_1fa8_return_output, ready_for_axis_out };
  assign o_mux_prep_auth_data_h_l93_c8_e7d5_return_output = o_mux_prep_auth_data_h_l61_c8_129a_iffalse;
  assign state = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l111_c5_7742_cond = counter_mux_prep_auth_data_h_l111_c5_7742_cond;
  assign state_mux_prep_auth_data_h_l111_c5_7742_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l111_c5_7742_return_output = state_mux_prep_auth_data_h_l93_c8_e7d5_iftrue;
  assign state_mux_prep_auth_data_h_l114_c7_87e6_cond = \axis_in.data [144];
  assign state_mux_prep_auth_data_h_l114_c7_87e6_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l114_c7_87e6_iftrue = 2'h3;
  assign state_mux_prep_auth_data_h_l114_c7_87e6_return_output = state_mux_prep_auth_data_h_l111_c5_7742_iftrue;
  assign state_mux_prep_auth_data_h_l143_c5_5f2f_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l143_c5_5f2f_iftrue = 2'h0;
  assign state_mux_prep_auth_data_h_l143_c5_5f2f_return_output = state_mux_prep_auth_data_h_l93_c8_e7d5_iffalse;
  assign state_mux_prep_auth_data_h_l38_c3_37dc_cond = aad_reg_mux_prep_auth_data_h_l38_c3_37dc_cond;
  assign state_mux_prep_auth_data_h_l38_c3_37dc_return_output = reg_comb_state;
  assign state_mux_prep_auth_data_h_l41_c5_41ce_cond = \axis_in.valid ;
  assign state_mux_prep_auth_data_h_l41_c5_41ce_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l41_c5_41ce_return_output = state_mux_prep_auth_data_h_l38_c3_37dc_iftrue;
  assign state_mux_prep_auth_data_h_l45_c7_56e1_cond = aad_reg_mux_prep_auth_data_h_l45_c7_56e1_cond;
  assign state_mux_prep_auth_data_h_l45_c7_56e1_iffalse = 2'h2;
  assign state_mux_prep_auth_data_h_l45_c7_56e1_iftrue = 2'h1;
  assign state_mux_prep_auth_data_h_l45_c7_56e1_return_output = state_mux_prep_auth_data_h_l41_c5_41ce_iftrue;
  assign state_mux_prep_auth_data_h_l61_c8_129a_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_129a_cond;
  assign state_mux_prep_auth_data_h_l61_c8_129a_return_output = state_mux_prep_auth_data_h_l38_c3_37dc_iffalse;
  assign state_mux_prep_auth_data_h_l76_c5_2541_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_2541_cond;
  assign state_mux_prep_auth_data_h_l76_c5_2541_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l76_c5_2541_return_output = state_mux_prep_auth_data_h_l61_c8_129a_iftrue;
  assign state_mux_prep_auth_data_h_l79_c7_b209_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_b209_cond;
  assign state_mux_prep_auth_data_h_l79_c7_b209_iffalse = 2'h2;
  assign state_mux_prep_auth_data_h_l79_c7_b209_iftrue = bin_op_eq_prep_auth_data_h_l38_c6_921e_left;
  assign state_mux_prep_auth_data_h_l79_c7_b209_return_output = state_mux_prep_auth_data_h_l76_c5_2541_iftrue;
  assign state_mux_prep_auth_data_h_l93_c8_e7d5_cond = counter_mux_prep_auth_data_h_l93_c8_e7d5_cond;
  assign state_mux_prep_auth_data_h_l93_c8_e7d5_return_output = state_mux_prep_auth_data_h_l61_c8_129a_iffalse;
endmodule

module quarter_round_0clk_638872ab(\s.state , a, b, c, d, \return_output.state );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_d893_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l35_c19_d893_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_d893_right;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_9a7a_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l37_c19_9a7a_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_9a7a_right;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_9f42_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l39_c19_9f42_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_9f42_right;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_12c5_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l41_c19_12c5_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_12c5_right;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_ad0b_left;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_ad0b_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_ad0b_right;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_5c26_left;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_5c26_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_5c26_right;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_02ef_left;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_02ef_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_02ef_right;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_7f0a_left;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_7f0a_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_7f0a_right;
  input [3:0] c;
  wire [3:0] c;
  input [3:0] d;
  wire [3:0] d;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \s.state ;
  wire [511:0] \s.state ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_var_dim_0;
  assign bin_op_plus_chacha20_h_l37_c19_9a7a_right = { bin_op_xor_chacha20_h_l36_c29_ad0b_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l36_c29_ad0b_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l39_c19_9f42_right = { bin_op_xor_chacha20_h_l38_c29_5c26_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l38_c29_5c26_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l41_c19_12c5_right = { bin_op_xor_chacha20_h_l40_c28_02ef_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l40_c28_02ef_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_elem_val = { bin_op_xor_chacha20_h_l42_c28_7f0a_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l42_c28_7f0a_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l35_c19_d893 (
    .left(bin_op_plus_chacha20_h_l35_c19_d893_left),
    .return_output(bin_op_plus_chacha20_h_l35_c19_d893_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_d893_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l37_c19_9a7a (
    .left(bin_op_plus_chacha20_h_l37_c19_9a7a_left),
    .return_output(bin_op_plus_chacha20_h_l37_c19_9a7a_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_9a7a_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l39_c19_9f42 (
    .left(bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l39_c19_9f42_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_9f42_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l41_c19_12c5 (
    .left(bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l41_c19_12c5_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_12c5_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l36_c29_ad0b (
    .left(bin_op_xor_chacha20_h_l36_c29_ad0b_left),
    .return_output(bin_op_xor_chacha20_h_l36_c29_ad0b_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l38_c29_5c26 (
    .left(bin_op_plus_chacha20_h_l35_c19_d893_right),
    .return_output(bin_op_xor_chacha20_h_l38_c29_5c26_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l40_c28_02ef (
    .left(bin_op_plus_chacha20_h_l37_c19_9a7a_right),
    .return_output(bin_op_xor_chacha20_h_l40_c28_02ef_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l42_c28_7f0a (
    .left(bin_op_plus_chacha20_h_l39_c19_9f42_right),
    .return_output(bin_op_xor_chacha20_h_l42_c28_7f0a_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b (
    .elem_val(bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0]),
    .\ref_toks_0.state (\s.state ),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0),
    .var_dim_0(a)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_elem_val),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0),
    .var_dim_0(b)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0),
    .var_dim_0(c)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_12c5_right),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0),
    .\return_output.data (\return_output.state ),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9 (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_d893_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255 (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_d893_right),
    .var_dim_0(b)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336 (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_xor_chacha20_h_l36_c29_ad0b_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l37_c19_9a7a_left),
    .var_dim_0(c)
  );
  assign bin_op_plus_chacha20_h_l39_c19_9f42_left = bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0];
  assign bin_op_plus_chacha20_h_l41_c19_12c5_left = bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l36_c29_ad0b_right = bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0];
  assign bin_op_xor_chacha20_h_l38_c29_5c26_left = bin_op_plus_chacha20_h_l35_c19_d893_right;
  assign bin_op_xor_chacha20_h_l38_c29_5c26_right = bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l40_c28_02ef_left = bin_op_plus_chacha20_h_l37_c19_9a7a_right;
  assign bin_op_xor_chacha20_h_l40_c28_02ef_right = bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0];
  assign bin_op_xor_chacha20_h_l42_c28_7f0a_left = bin_op_plus_chacha20_h_l39_c19_9f42_right;
  assign bin_op_xor_chacha20_h_l42_c28_7f0a_right = bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_elem_val = bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0 = \s.state ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0 = a;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0 = b;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_elem_val = bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0 = c;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_elem_val = bin_op_plus_chacha20_h_l41_c19_12c5_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_return_output = \return_output.state ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_return_output = bin_op_plus_chacha20_h_l35_c19_d893_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_return_output = bin_op_plus_chacha20_h_l35_c19_d893_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_var_dim_0 = b;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_return_output = bin_op_xor_chacha20_h_l36_c29_ad0b_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_return_output = bin_op_plus_chacha20_h_l37_c19_9a7a_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_var_dim_0 = c;
endmodule

module quarter_round_1clk_76f45219(clk, \s.state , a, b, c, d, \return_output.state );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_d893_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l35_c19_d893_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_d893_right;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_9a7a_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l37_c19_9a7a_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_9a7a_right;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_9f42_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l39_c19_9f42_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_9f42_right;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_12c5_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l41_c19_12c5_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_12c5_right;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_ad0b_left;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_ad0b_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_ad0b_right;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_5c26_left;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_5c26_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_5c26_right;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_02ef_left;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_02ef_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_02ef_right;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_7f0a_left;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_7f0a_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_7f0a_right;
  input [3:0] c;
  wire [3:0] c;
  input clk;
  wire clk;
  wire [511:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0;
  input [3:0] d;
  wire [3:0] d;
  wire [511:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \s.state ;
  wire [511:0] \s.state ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_elem_val;
  reg [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_var_dim_0;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0 <= \s.state ;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0 <= a;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0 <= b;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0 <= c;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0 <= d;
  assign bin_op_plus_chacha20_h_l37_c19_9a7a_right = { bin_op_xor_chacha20_h_l36_c29_ad0b_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l36_c29_ad0b_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l39_c19_9f42_right = { bin_op_xor_chacha20_h_l38_c29_5c26_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l38_c29_5c26_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l41_c19_12c5_right = { bin_op_xor_chacha20_h_l40_c28_02ef_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l40_c28_02ef_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_elem_val = { bin_op_xor_chacha20_h_l42_c28_7f0a_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l42_c28_7f0a_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l35_c19_d893 (
    .left(bin_op_plus_chacha20_h_l35_c19_d893_left),
    .return_output(bin_op_plus_chacha20_h_l35_c19_d893_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_d893_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l37_c19_9a7a (
    .left(bin_op_plus_chacha20_h_l37_c19_9a7a_left),
    .return_output(bin_op_plus_chacha20_h_l37_c19_9a7a_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_9a7a_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l39_c19_9f42 (
    .left(bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l39_c19_9f42_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_9f42_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l41_c19_12c5 (
    .left(bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l41_c19_12c5_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_12c5_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l36_c29_ad0b (
    .left(bin_op_xor_chacha20_h_l36_c29_ad0b_left),
    .return_output(bin_op_xor_chacha20_h_l36_c29_ad0b_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l38_c29_5c26 (
    .left(bin_op_plus_chacha20_h_l35_c19_d893_right),
    .return_output(bin_op_xor_chacha20_h_l38_c29_5c26_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l40_c28_02ef (
    .left(bin_op_plus_chacha20_h_l37_c19_9a7a_right),
    .return_output(bin_op_xor_chacha20_h_l40_c28_02ef_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l42_c28_7f0a (
    .left(bin_op_plus_chacha20_h_l39_c19_9f42_right),
    .return_output(bin_op_xor_chacha20_h_l42_c28_7f0a_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b (
    .elem_val(bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_elem_val),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_12c5_right),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0),
    .\return_output.data (\return_output.state ),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9 (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_d893_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255 (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_d893_right),
    .var_dim_0(b)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336 (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_xor_chacha20_h_l36_c29_ad0b_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l37_c19_9a7a_left),
    .var_dim_0(c)
  );
  assign bin_op_plus_chacha20_h_l39_c19_9f42_left = bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0];
  assign bin_op_plus_chacha20_h_l41_c19_12c5_left = bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l36_c29_ad0b_right = bin_op_plus_chacha20_h_l35_c19_d893_return_output[31:0];
  assign bin_op_xor_chacha20_h_l38_c29_5c26_left = bin_op_plus_chacha20_h_l35_c19_d893_right;
  assign bin_op_xor_chacha20_h_l38_c29_5c26_right = bin_op_plus_chacha20_h_l37_c19_9a7a_return_output[31:0];
  assign bin_op_xor_chacha20_h_l40_c28_02ef_left = bin_op_plus_chacha20_h_l37_c19_9a7a_right;
  assign bin_op_xor_chacha20_h_l40_c28_02ef_right = bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0];
  assign bin_op_xor_chacha20_h_l42_c28_7f0a_left = bin_op_plus_chacha20_h_l39_c19_9f42_right;
  assign bin_op_xor_chacha20_h_l42_c28_7f0a_right = bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0];
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0 = \s.state ;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0 = a;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0 = b;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0 = c;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0 = d;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_ref_toks_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_var_dim_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_elem_val = bin_op_plus_chacha20_h_l39_c19_9f42_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_7f2b_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_cb1c_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_elem_val = bin_op_plus_chacha20_h_l41_c19_12c5_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_dc88_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_elem_val = bin_op_plus_chacha20_h_l41_c19_12c5_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_2f11_return_output = \return_output.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_return_output = bin_op_plus_chacha20_h_l35_c19_d893_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_3ec9_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_return_output = bin_op_plus_chacha20_h_l35_c19_d893_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_4255_var_dim_0 = b;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_return_output = bin_op_xor_chacha20_h_l36_c29_ad0b_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_9336_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_return_output = bin_op_plus_chacha20_h_l37_c19_9a7a_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_1fac_var_dim_0 = c;
endmodule

module u320_t_to_bytes_0clk_801a240b(\x.limbs , \return_output.data );
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_72f5_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x;
  output [319:0] \return_output.data ;
  wire [319:0] \return_output.data ;
  input [319:0] \x.limbs ;
  wire [319:0] \x.limbs ;
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_72f5_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_72f5_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output),
    .x(\x.limbs [319:256])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_72f5_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_72f5_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output),
    .x(\x.limbs [255:192])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_72f5_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_72f5_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output),
    .x(\x.limbs [191:128])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_72f5_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_72f5_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output),
    .x(\x.limbs [127:64])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_72f5_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_72f5_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output),
    .x(\x.limbs [63:0])
  );
  assign for_u320_t_bytes_t_h_l16_c1_72f5_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x = \x.limbs [319:256];
  assign for_u320_t_bytes_t_h_l16_c1_72f5_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x = \x.limbs [255:192];
  assign for_u320_t_bytes_t_h_l16_c1_72f5_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x = \x.limbs [191:128];
  assign for_u320_t_bytes_t_h_l16_c1_72f5_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x = \x.limbs [127:64];
  assign for_u320_t_bytes_t_h_l16_c1_72f5_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_x = \x.limbs [63:0];
  assign \return_output.data  = { for_u320_t_bytes_t_h_l16_c1_72f5_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output, for_u320_t_bytes_t_h_l16_c1_72f5_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output, for_u320_t_bytes_t_h_l16_c1_72f5_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output, for_u320_t_bytes_t_h_l16_c1_72f5_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output, for_u320_t_bytes_t_h_l16_c1_72f5_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_7390_return_output };
endmodule

module uint320_add_0clk_10d8c973(\a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [319:0] bin_op_plus_poly1305_h_l92_c25_b884_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l92_c25_b884_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l92_c25_b884_right;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_0_const_sr_0_poly1305_h_l95_c23_59d6_return_output;
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_0_const_sr_0_poly1305_h_l95_c23_59d6_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_1_const_sr_64_poly1305_h_l95_c23_59d6_return_output;
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_1_const_sr_64_poly1305_h_l95_c23_59d6_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_2_const_sr_128_poly1305_h_l95_c23_59d6_return_output;
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_2_const_sr_128_poly1305_h_l95_c23_59d6_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_3_const_sr_192_poly1305_h_l95_c23_59d6_return_output;
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_3_const_sr_192_poly1305_h_l95_c23_59d6_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_4_const_sr_256_poly1305_h_l95_c23_59d6_return_output;
  wire [319:0] for_poly1305_h_l94_c5_8e72_iter_4_const_sr_256_poly1305_h_l95_c23_59d6_x;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_plus_uint320_t_uint320_t_0clk_de264c78 bin_op_plus_poly1305_h_l92_c25_b884 (
    .left({ \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l92_c25_b884_return_output),
    .right({ \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_8e72_iter_0_const_sr_0_poly1305_h_l95_c23_59d6 (
    .return_output(for_poly1305_h_l94_c5_8e72_iter_0_const_sr_0_poly1305_h_l95_c23_59d6_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_8e72_iter_1_const_sr_64_poly1305_h_l95_c23_59d6 (
    .return_output(for_poly1305_h_l94_c5_8e72_iter_1_const_sr_64_poly1305_h_l95_c23_59d6_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_8e72_iter_2_const_sr_128_poly1305_h_l95_c23_59d6 (
    .return_output(for_poly1305_h_l94_c5_8e72_iter_2_const_sr_128_poly1305_h_l95_c23_59d6_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_8e72_iter_3_const_sr_192_poly1305_h_l95_c23_59d6 (
    .return_output(for_poly1305_h_l94_c5_8e72_iter_3_const_sr_192_poly1305_h_l95_c23_59d6_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_8e72_iter_4_const_sr_256_poly1305_h_l95_c23_59d6 (
    .return_output(for_poly1305_h_l94_c5_8e72_iter_4_const_sr_256_poly1305_h_l95_c23_59d6_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l92_c25_b884_left = { \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] };
  assign bin_op_plus_poly1305_h_l92_c25_b884_right = { \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] };
  assign for_poly1305_h_l94_c5_8e72_iter_0_const_sr_0_poly1305_h_l95_c23_59d6_x = bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0];
  assign for_poly1305_h_l94_c5_8e72_iter_1_const_sr_64_poly1305_h_l95_c23_59d6_x = bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0];
  assign for_poly1305_h_l94_c5_8e72_iter_2_const_sr_128_poly1305_h_l95_c23_59d6_x = bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0];
  assign for_poly1305_h_l94_c5_8e72_iter_3_const_sr_192_poly1305_h_l95_c23_59d6_x = bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0];
  assign for_poly1305_h_l94_c5_8e72_iter_4_const_sr_256_poly1305_h_l95_c23_59d6_x = bin_op_plus_poly1305_h_l92_c25_b884_return_output[319:0];
  assign \return_output.limbs  = { for_poly1305_h_l94_c5_8e72_iter_0_const_sr_0_poly1305_h_l95_c23_59d6_return_output[63:0], for_poly1305_h_l94_c5_8e72_iter_1_const_sr_64_poly1305_h_l95_c23_59d6_return_output[63:0], for_poly1305_h_l94_c5_8e72_iter_2_const_sr_128_poly1305_h_l95_c23_59d6_return_output[63:0], for_poly1305_h_l94_c5_8e72_iter_3_const_sr_192_poly1305_h_l95_c23_59d6_return_output[63:0], for_poly1305_h_l94_c5_8e72_iter_4_const_sr_256_poly1305_h_l95_c23_59d6_return_output[63:0] };
endmodule

module uint320_mod_prime_0clk_461d892c(\a.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  wire a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond;
  wire [63:0] a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iffalse;
  wire [63:0] a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iftrue;
  wire [63:0] a_limbs_0_mux_poly1305_h_l186_c5_2c3a_return_output;
  wire a_limbs_1_mux_poly1305_h_l186_c5_2c3a_cond;
  wire [63:0] a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iffalse;
  wire [63:0] a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue;
  wire [63:0] a_limbs_1_mux_poly1305_h_l186_c5_2c3a_return_output;
  wire a_limbs_2_mux_poly1305_h_l186_c5_2c3a_cond;
  wire [63:0] a_limbs_2_mux_poly1305_h_l186_c5_2c3a_iffalse;
  wire [63:0] a_limbs_2_mux_poly1305_h_l186_c5_2c3a_iftrue;
  wire [63:0] a_limbs_2_mux_poly1305_h_l186_c5_2c3a_return_output;
  wire a_mux_poly1305_h_l166_c5_690a_cond;
  wire [319:0] a_mux_poly1305_h_l166_c5_690a_iffalse;
  wire [319:0] a_mux_poly1305_h_l166_c5_690a_iftrue;
  wire [319:0] a_mux_poly1305_h_l166_c5_690a_return_output;
  wire [63:0] bin_op_and_poly1305_h_l165_c26_cebe_left;
  wire [63:0] bin_op_and_poly1305_h_l165_c26_cebe_return_output;
  wire [63:0] bin_op_and_poly1305_h_l165_c26_cebe_right;
  wire [63:0] bin_op_and_poly1305_h_l171_c9_68db_left;
  wire [63:0] bin_op_and_poly1305_h_l171_c9_68db_return_output;
  wire [63:0] bin_op_and_poly1305_h_l171_c9_68db_right;
  wire [63:0] bin_op_and_poly1305_h_l186_c10_7736_left;
  wire [63:0] bin_op_and_poly1305_h_l186_c10_7736_return_output;
  wire [63:0] bin_op_and_poly1305_h_l186_c10_7736_right;
  wire bin_op_and_poly1305_h_l186_c10_ab30_left;
  wire bin_op_and_poly1305_h_l186_c10_ab30_return_output;
  wire bin_op_and_poly1305_h_l186_c10_ab30_right;
  wire bin_op_and_poly1305_h_l186_c10_ca62_left;
  wire bin_op_and_poly1305_h_l186_c10_ca62_return_output;
  wire bin_op_and_poly1305_h_l186_c10_ca62_right;
  wire bin_op_and_poly1305_h_l200_c42_28e2_left;
  wire bin_op_and_poly1305_h_l200_c42_28e2_return_output;
  wire bin_op_and_poly1305_h_l200_c42_28e2_right;
  wire [63:0] bin_op_and_poly1305_h_l204_c9_b416_left;
  wire [63:0] bin_op_and_poly1305_h_l204_c9_b416_return_output;
  wire [63:0] bin_op_and_poly1305_h_l204_c9_b416_right;
  wire [63:0] bin_op_eq_poly1305_h_l186_c10_45b5_left;
  wire bin_op_eq_poly1305_h_l186_c10_45b5_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l186_c10_45b5_right;
  wire [63:0] bin_op_eq_poly1305_h_l187_c9_032d_left;
  wire bin_op_eq_poly1305_h_l187_c9_032d_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l187_c9_032d_right;
  wire [63:0] bin_op_eq_poly1305_h_l200_c42_95bd_left;
  wire bin_op_eq_poly1305_h_l200_c42_95bd_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l200_c42_95bd_right;
  wire [63:0] bin_op_gt_poly1305_h_l196_c19_81ef_left;
  wire bin_op_gt_poly1305_h_l196_c19_81ef_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l196_c19_81ef_right;
  wire [63:0] bin_op_gt_poly1305_h_l200_c19_98b6_left;
  wire bin_op_gt_poly1305_h_l200_c19_98b6_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l200_c19_98b6_right;
  wire [63:0] bin_op_gte_poly1305_h_l188_c9_94dd_left;
  wire bin_op_gte_poly1305_h_l188_c9_94dd_return_output;
  wire [63:0] bin_op_gte_poly1305_h_l188_c9_94dd_right;
  wire [63:0] bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_left;
  (* unused_bits = "64 65 66" *)
  wire [66:0] bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_return_output;
  wire [2:0] bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_right;
  wire [63:0] bin_op_minus_poly1305_h_l195_c16_8ebc_left;
  wire [63:0] bin_op_minus_poly1305_h_l195_c16_8ebc_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l195_c16_8ebc_right;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_890a_left;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_890a_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_890a_right;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_c5d1_left;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_c5d1_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_c5d1_right;
  wire [63:0] bin_op_minus_poly1305_h_l203_c9_37af_left;
  wire [63:0] bin_op_minus_poly1305_h_l203_c9_37af_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l203_c9_37af_right;
  wire [63:0] bin_op_neq_poly1305_h_l166_c22_f9b6_left;
  wire bin_op_neq_poly1305_h_l166_c22_f9b6_return_output;
  wire bin_op_neq_poly1305_h_l166_c22_f9b6_right;
  wire [63:0] bin_op_neq_poly1305_h_l166_c36_3d6b_left;
  wire bin_op_neq_poly1305_h_l166_c36_3d6b_return_output;
  wire bin_op_neq_poly1305_h_l166_c36_3d6b_right;
  wire [63:0] bin_op_neq_poly1305_h_l166_c9_292d_left;
  wire bin_op_neq_poly1305_h_l166_c9_292d_return_output;
  wire bin_op_neq_poly1305_h_l166_c9_292d_right;
  wire [63:0] bin_op_neq_poly1305_h_l200_c64_90ce_left;
  wire bin_op_neq_poly1305_h_l200_c64_90ce_return_output;
  wire bin_op_neq_poly1305_h_l200_c64_90ce_right;
  wire bin_op_or_poly1305_h_l166_c9_89d7_left;
  wire bin_op_or_poly1305_h_l166_c9_89d7_return_output;
  wire bin_op_or_poly1305_h_l166_c9_89d7_right;
  wire bin_op_or_poly1305_h_l166_c9_e925_left;
  wire bin_op_or_poly1305_h_l166_c9_e925_return_output;
  wire bin_op_or_poly1305_h_l166_c9_e925_right;
  wire bin_op_or_poly1305_h_l200_c19_8d69_left;
  wire bin_op_or_poly1305_h_l200_c19_8d69_return_output;
  wire bin_op_or_poly1305_h_l200_c19_8d69_right;
  wire [63:0] const_sr_2_poly1305_h_l179_c26_9e1c_return_output;
  wire [63:0] const_sr_2_poly1305_h_l179_c26_9e1c_x;
  wire mux_poly1305_h_l196_c19_2e52_cond;
  wire [63:0] mux_poly1305_h_l196_c19_2e52_iffalse;
  wire [63:0] mux_poly1305_h_l196_c19_2e52_iftrue;
  wire [63:0] mux_poly1305_h_l196_c19_2e52_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  wire [319:0] uint320_add_poly1305_h_l182_c13_ee5a_a;
  wire [319:0] uint320_add_poly1305_h_l182_c13_ee5a_b;
  wire [319:0] uint320_add_poly1305_h_l182_c13_ee5a_return_output;
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_0_mux_poly1305_h_l186_c5_2c3a (
    .cond(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond),
    .iffalse(a_mux_poly1305_h_l166_c5_690a_return_output[319:256]),
    .iftrue(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .return_output(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_1_mux_poly1305_h_l186_c5_2c3a (
    .cond(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond),
    .iffalse(a_mux_poly1305_h_l166_c5_690a_return_output[255:192]),
    .iftrue(a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .return_output(a_limbs_1_mux_poly1305_h_l186_c5_2c3a_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_2_mux_poly1305_h_l186_c5_2c3a (
    .cond(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond),
    .iffalse(a_mux_poly1305_h_l166_c5_690a_return_output[191:128]),
    .iftrue(a_limbs_2_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .return_output(a_limbs_2_mux_poly1305_h_l186_c5_2c3a_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l166_c5_690a (
    .cond(a_mux_poly1305_h_l166_c5_690a_cond),
    .\iffalse.limbs (\a.limbs ),
    .\iftrue.limbs (a_mux_poly1305_h_l166_c5_690a_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l166_c5_690a_return_output)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l165_c26_cebe (
    .left(\a.limbs [191:128]),
    .return_output(bin_op_neq_poly1305_h_l166_c9_292d_left),
    .right(64'hfffffc0000000000)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l171_c9_68db (
    .left(\a.limbs [191:128]),
    .return_output(bin_op_and_poly1305_h_l171_c9_68db_return_output),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l186_c10_7736 (
    .left(a_mux_poly1305_h_l166_c5_690a_return_output[191:128]),
    .return_output(bin_op_eq_poly1305_h_l186_c10_45b5_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l186_c10_ab30 (
    .left(bin_op_and_poly1305_h_l186_c10_ab30_left),
    .return_output(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond),
    .right(bin_op_and_poly1305_h_l186_c10_ab30_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l186_c10_ca62 (
    .left(bin_op_and_poly1305_h_l186_c10_ca62_left),
    .return_output(bin_op_and_poly1305_h_l186_c10_ab30_left),
    .right(bin_op_and_poly1305_h_l186_c10_ca62_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l200_c42_28e2 (
    .left(bin_op_and_poly1305_h_l200_c42_28e2_left),
    .return_output(bin_op_or_poly1305_h_l200_c19_8d69_right),
    .right(bin_op_and_poly1305_h_l200_c42_28e2_right)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l204_c9_b416 (
    .left(bin_op_and_poly1305_h_l204_c9_b416_left),
    .return_output(a_limbs_2_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l186_c10_45b5 (
    .left(bin_op_eq_poly1305_h_l186_c10_45b5_left),
    .return_output(bin_op_and_poly1305_h_l186_c10_ca62_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l187_c9_032d (
    .left(a_mux_poly1305_h_l166_c5_690a_return_output[255:192]),
    .return_output(bin_op_and_poly1305_h_l186_c10_ca62_right),
    .right(64'hffffffffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l200_c42_95bd (
    .left(a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .return_output(bin_op_and_poly1305_h_l200_c42_28e2_left),
    .right(a_mux_poly1305_h_l166_c5_690a_return_output[255:192])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l196_c19_81ef (
    .left(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .return_output(mux_poly1305_h_l196_c19_2e52_cond),
    .right(a_mux_poly1305_h_l166_c5_690a_return_output[319:256])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l200_c19_98b6 (
    .left(a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .return_output(bin_op_or_poly1305_h_l200_c19_8d69_left),
    .right(a_mux_poly1305_h_l166_c5_690a_return_output[255:192])
  );
  bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad bin_op_gte_poly1305_h_l188_c9_94dd (
    .left(a_mux_poly1305_h_l166_c5_690a_return_output[319:256]),
    .return_output(bin_op_and_poly1305_h_l186_c10_ab30_right),
    .right(64'hfffffffffffffffb)
  );
  bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78 bin_op_inferred_mult_poly1305_h_l179_c26_f8b5 (
    .left(bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_left),
    .return_output(bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_return_output),
    .right(3'h5)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l195_c16_8ebc (
    .left(a_mux_poly1305_h_l166_c5_690a_return_output[319:256]),
    .return_output(a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .right(64'hfffffffffffffffb)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l199_c16_890a (
    .left(bin_op_minus_poly1305_h_l199_c16_890a_left),
    .return_output(a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue),
    .right(bin_op_minus_poly1305_h_l199_c16_890a_right)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l199_c16_c5d1 (
    .left(a_mux_poly1305_h_l166_c5_690a_return_output[255:192]),
    .return_output(bin_op_minus_poly1305_h_l199_c16_890a_left),
    .right(64'hffffffffffffffff)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l203_c9_37af (
    .left(a_mux_poly1305_h_l166_c5_690a_return_output[191:128]),
    .return_output(bin_op_and_poly1305_h_l204_c9_b416_left),
    .right({ 63'h0000000000000000, bin_op_or_poly1305_h_l200_c19_8d69_return_output })
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l166_c22_f9b6 (
    .left(\a.limbs [127:64]),
    .return_output(bin_op_or_poly1305_h_l166_c9_89d7_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l166_c36_3d6b (
    .left(\a.limbs [63:0]),
    .return_output(bin_op_or_poly1305_h_l166_c9_e925_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l166_c9_292d (
    .left(bin_op_neq_poly1305_h_l166_c9_292d_left),
    .return_output(bin_op_or_poly1305_h_l166_c9_89d7_left),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l200_c64_90ce (
    .left(bin_op_minus_poly1305_h_l199_c16_890a_right),
    .return_output(bin_op_and_poly1305_h_l200_c42_28e2_right),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l166_c9_89d7 (
    .left(bin_op_or_poly1305_h_l166_c9_89d7_left),
    .return_output(bin_op_or_poly1305_h_l166_c9_e925_left),
    .right(bin_op_or_poly1305_h_l166_c9_89d7_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l166_c9_e925 (
    .left(bin_op_or_poly1305_h_l166_c9_e925_left),
    .return_output(a_mux_poly1305_h_l166_c5_690a_cond),
    .right(bin_op_or_poly1305_h_l166_c9_e925_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l200_c19_8d69 (
    .left(bin_op_or_poly1305_h_l200_c19_8d69_left),
    .return_output(bin_op_or_poly1305_h_l200_c19_8d69_return_output),
    .right(bin_op_or_poly1305_h_l200_c19_8d69_right)
  );
  const_sr_2_uint64_t_0clk_de264c78 const_sr_2_poly1305_h_l179_c26_9e1c (
    .return_output(bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_left),
    .x(bin_op_neq_poly1305_h_l166_c9_292d_left)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 mux_poly1305_h_l196_c19_2e52 (
    .cond(mux_poly1305_h_l196_c19_2e52_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(bin_op_minus_poly1305_h_l199_c16_890a_right)
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l182_c13_ee5a (
    .\a.limbs ({ \a.limbs [319:192], bin_op_and_poly1305_h_l171_c9_68db_return_output, 128'h00000000000000000000000000000000 }),
    .\b.limbs ({ bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 }),
    .\return_output.limbs (a_mux_poly1305_h_l166_c5_690a_iftrue)
  );
  assign a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iffalse = a_mux_poly1305_h_l166_c5_690a_return_output[319:256];
  assign a_limbs_1_mux_poly1305_h_l186_c5_2c3a_cond = a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond;
  assign a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iffalse = a_mux_poly1305_h_l166_c5_690a_return_output[255:192];
  assign a_limbs_2_mux_poly1305_h_l186_c5_2c3a_cond = a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond;
  assign a_limbs_2_mux_poly1305_h_l186_c5_2c3a_iffalse = a_mux_poly1305_h_l166_c5_690a_return_output[191:128];
  assign a_mux_poly1305_h_l166_c5_690a_iffalse = \a.limbs ;
  assign bin_op_and_poly1305_h_l165_c26_cebe_left = \a.limbs [191:128];
  assign bin_op_and_poly1305_h_l165_c26_cebe_return_output = bin_op_neq_poly1305_h_l166_c9_292d_left;
  assign bin_op_and_poly1305_h_l165_c26_cebe_right = 64'hfffffc0000000000;
  assign bin_op_and_poly1305_h_l171_c9_68db_left = \a.limbs [191:128];
  assign bin_op_and_poly1305_h_l171_c9_68db_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l186_c10_7736_left = a_mux_poly1305_h_l166_c5_690a_return_output[191:128];
  assign bin_op_and_poly1305_h_l186_c10_7736_return_output = bin_op_eq_poly1305_h_l186_c10_45b5_left;
  assign bin_op_and_poly1305_h_l186_c10_7736_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l186_c10_ab30_return_output = a_limbs_0_mux_poly1305_h_l186_c5_2c3a_cond;
  assign bin_op_and_poly1305_h_l186_c10_ca62_return_output = bin_op_and_poly1305_h_l186_c10_ab30_left;
  assign bin_op_and_poly1305_h_l200_c42_28e2_return_output = bin_op_or_poly1305_h_l200_c19_8d69_right;
  assign bin_op_and_poly1305_h_l204_c9_b416_return_output = a_limbs_2_mux_poly1305_h_l186_c5_2c3a_iftrue;
  assign bin_op_and_poly1305_h_l204_c9_b416_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l186_c10_45b5_return_output = bin_op_and_poly1305_h_l186_c10_ca62_left;
  assign bin_op_eq_poly1305_h_l186_c10_45b5_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l187_c9_032d_left = a_mux_poly1305_h_l166_c5_690a_return_output[255:192];
  assign bin_op_eq_poly1305_h_l187_c9_032d_return_output = bin_op_and_poly1305_h_l186_c10_ca62_right;
  assign bin_op_eq_poly1305_h_l187_c9_032d_right = 64'hffffffffffffffff;
  assign bin_op_eq_poly1305_h_l200_c42_95bd_left = a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue;
  assign bin_op_eq_poly1305_h_l200_c42_95bd_return_output = bin_op_and_poly1305_h_l200_c42_28e2_left;
  assign bin_op_eq_poly1305_h_l200_c42_95bd_right = a_mux_poly1305_h_l166_c5_690a_return_output[255:192];
  assign bin_op_gt_poly1305_h_l196_c19_81ef_left = a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iftrue;
  assign bin_op_gt_poly1305_h_l196_c19_81ef_return_output = mux_poly1305_h_l196_c19_2e52_cond;
  assign bin_op_gt_poly1305_h_l196_c19_81ef_right = a_mux_poly1305_h_l166_c5_690a_return_output[319:256];
  assign bin_op_gt_poly1305_h_l200_c19_98b6_left = a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue;
  assign bin_op_gt_poly1305_h_l200_c19_98b6_return_output = bin_op_or_poly1305_h_l200_c19_8d69_left;
  assign bin_op_gt_poly1305_h_l200_c19_98b6_right = a_mux_poly1305_h_l166_c5_690a_return_output[255:192];
  assign bin_op_gte_poly1305_h_l188_c9_94dd_left = a_mux_poly1305_h_l166_c5_690a_return_output[319:256];
  assign bin_op_gte_poly1305_h_l188_c9_94dd_return_output = bin_op_and_poly1305_h_l186_c10_ab30_right;
  assign bin_op_gte_poly1305_h_l188_c9_94dd_right = 64'hfffffffffffffffb;
  assign bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_right = 3'h5;
  assign bin_op_minus_poly1305_h_l195_c16_8ebc_left = a_mux_poly1305_h_l166_c5_690a_return_output[319:256];
  assign bin_op_minus_poly1305_h_l195_c16_8ebc_return_output = a_limbs_0_mux_poly1305_h_l186_c5_2c3a_iftrue;
  assign bin_op_minus_poly1305_h_l195_c16_8ebc_right = 64'hfffffffffffffffb;
  assign bin_op_minus_poly1305_h_l199_c16_890a_return_output = a_limbs_1_mux_poly1305_h_l186_c5_2c3a_iftrue;
  assign bin_op_minus_poly1305_h_l199_c16_c5d1_left = a_mux_poly1305_h_l166_c5_690a_return_output[255:192];
  assign bin_op_minus_poly1305_h_l199_c16_c5d1_return_output = bin_op_minus_poly1305_h_l199_c16_890a_left;
  assign bin_op_minus_poly1305_h_l199_c16_c5d1_right = 64'hffffffffffffffff;
  assign bin_op_minus_poly1305_h_l203_c9_37af_left = a_mux_poly1305_h_l166_c5_690a_return_output[191:128];
  assign bin_op_minus_poly1305_h_l203_c9_37af_return_output = bin_op_and_poly1305_h_l204_c9_b416_left;
  assign bin_op_minus_poly1305_h_l203_c9_37af_right = { 63'h0000000000000000, bin_op_or_poly1305_h_l200_c19_8d69_return_output };
  assign bin_op_neq_poly1305_h_l166_c22_f9b6_left = \a.limbs [127:64];
  assign bin_op_neq_poly1305_h_l166_c22_f9b6_return_output = bin_op_or_poly1305_h_l166_c9_89d7_right;
  assign bin_op_neq_poly1305_h_l166_c22_f9b6_right = 1'h0;
  assign bin_op_neq_poly1305_h_l166_c36_3d6b_left = \a.limbs [63:0];
  assign bin_op_neq_poly1305_h_l166_c36_3d6b_return_output = bin_op_or_poly1305_h_l166_c9_e925_right;
  assign bin_op_neq_poly1305_h_l166_c36_3d6b_right = 1'h0;
  assign bin_op_neq_poly1305_h_l166_c9_292d_return_output = bin_op_or_poly1305_h_l166_c9_89d7_left;
  assign bin_op_neq_poly1305_h_l166_c9_292d_right = 1'h0;
  assign bin_op_neq_poly1305_h_l200_c64_90ce_left = bin_op_minus_poly1305_h_l199_c16_890a_right;
  assign bin_op_neq_poly1305_h_l200_c64_90ce_return_output = bin_op_and_poly1305_h_l200_c42_28e2_right;
  assign bin_op_neq_poly1305_h_l200_c64_90ce_right = 1'h0;
  assign bin_op_or_poly1305_h_l166_c9_89d7_return_output = bin_op_or_poly1305_h_l166_c9_e925_left;
  assign bin_op_or_poly1305_h_l166_c9_e925_return_output = a_mux_poly1305_h_l166_c5_690a_cond;
  assign const_sr_2_poly1305_h_l179_c26_9e1c_return_output = bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_left;
  assign const_sr_2_poly1305_h_l179_c26_9e1c_x = bin_op_neq_poly1305_h_l166_c9_292d_left;
  assign mux_poly1305_h_l196_c19_2e52_iffalse = 64'h0000000000000000;
  assign mux_poly1305_h_l196_c19_2e52_iftrue = 64'h0000000000000001;
  assign mux_poly1305_h_l196_c19_2e52_return_output = bin_op_minus_poly1305_h_l199_c16_890a_right;
  assign \return_output.limbs  = { a_limbs_0_mux_poly1305_h_l186_c5_2c3a_return_output, a_limbs_1_mux_poly1305_h_l186_c5_2c3a_return_output, a_limbs_2_mux_poly1305_h_l186_c5_2c3a_return_output, a_mux_poly1305_h_l166_c5_690a_return_output[127:0] };
  assign uint320_add_poly1305_h_l182_c13_ee5a_a = { \a.limbs [319:192], bin_op_and_poly1305_h_l171_c9_68db_return_output, 128'h00000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l182_c13_ee5a_b = { bin_op_inferred_mult_poly1305_h_l179_c26_f8b5_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l182_c13_ee5a_return_output = a_mux_poly1305_h_l166_c5_690a_iftrue;
endmodule

module uint320_mul_0clk_babc4282(\a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_right;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_right;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_right;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_right;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_right;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_right;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_right;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_right;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_right;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_right;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue;
  wire for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_return_output;
  wire [63:0] for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_right;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [127:64])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10 (
    .left(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [127:64])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a (
    .left(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5 (
    .left(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [127:64]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08 (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .right(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46 (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709 (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_left),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a (
    .cond(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0 (
    .cond(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [127:64]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6 (
    .left(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6 (
    .left(\a.limbs [63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3 (
    .left(for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output),
    .right(for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1 (
    .left(for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_return_output),
    .right(64'h0000000000000000)
  );
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_left;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_right;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c786_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_left;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_right;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [191:128];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_0854_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_left;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_right;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [127:64];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_lt_poly1305_h_l135_c22_cc46_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_47ac_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_left;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_right;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_left = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l135_c13_b333_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_9d69_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_left;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_right;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_3618_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_030f_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_left;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_right;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [191:128];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_lt_poly1305_h_l135_c22_cc46_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_98f1_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_e829_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_left;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_right;
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [127:64];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_4_bin_op_plus_poly1305_h_l134_c13_4c10_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_left = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l135_c13_c88b_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [191:128];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_bece_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_left;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_right;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [191:128];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_lt_poly1305_h_l135_c22_cc46_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_26d9_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_4e39_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_left;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_right;
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [191:128];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [191:128];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_3_bin_op_plus_poly1305_h_l134_c13_020a_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_left = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l135_c13_6fe7_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [127:64];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_left = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_return_output = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_cond;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l133_c21_8b08_right = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_left = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_return_output = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_cond;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_lt_poly1305_h_l135_c22_cc46_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_02d4_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_left = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l133_c21_810a_return_output = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_left;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_mux_poly1305_h_l135_c22_a4e0_return_output = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_right;
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [127:64];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_2_bin_op_plus_poly1305_h_l134_c13_65b5_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_left = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_right = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l135_c13_c709_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_left = \a.limbs [63:0];
  assign for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_left = for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_3fe6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_right = for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_1_bin_op_plus_poly1305_h_l134_c13_13b6_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_left = for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l132_c19_7ff3_return_output[63:0];
  assign for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_right = 64'h0000000000000000;
  assign \return_output.limbs  = { for_poly1305_h_l121_c5_709e_iter_0_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_3e15_return_output[63:0], for_poly1305_h_l121_c5_709e_iter_1_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_4b69_return_output[63:0], for_poly1305_h_l121_c5_709e_iter_2_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_8d04_return_output[63:0], for_poly1305_h_l121_c5_709e_iter_3_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_de9d_return_output[63:0], for_poly1305_h_l121_c5_709e_iter_4_for_poly1305_h_l124_c9_db05_iter_0_bin_op_plus_poly1305_h_l134_c13_37d1_return_output[63:0] };
endmodule

module uint32_mux16_0clk_4e6656cf(sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_4026_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_4026_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_4026_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_4026_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_1111_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_1111_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_1111_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_1111_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_1df3_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_1df3_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_1df3_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_1df3_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_a3d8_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_a3d8_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_a3d8_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_a3d8_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_c315_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_c315_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_c315_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_c315_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_b258_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_b258_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_b258_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_b258_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_9311_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_9311_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_9311_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_9311_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_71a4_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_71a4_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_71a4_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_71a4_return_output;
  wire layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_2618_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_49ec_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_49ec_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_1542_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_1542_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_5ad4_return_output;
  wire layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_2d91_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_0fb7_return_output;
  wire layer3_node0_mux_bit_math_h_l190_c3_67cb_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_67cb_return_output;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node0_mux_bit_math_h_l18_c3_4026 (
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node1_mux_bit_math_h_l29_c3_1111 (
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node2_mux_bit_math_h_l40_c3_1df3 (
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node3_mux_bit_math_h_l51_c3_a3d8 (
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node4_mux_bit_math_h_l62_c3_c315 (
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node5_mux_bit_math_h_l73_c3_b258 (
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node6_mux_bit_math_h_l84_c3_9311 (
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node7_mux_bit_math_h_l95_c3_71a4 (
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_2618 (
    .cond(sel[1]),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_49ec (
    .cond(sel[1]),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_1542 (
    .cond(sel[1]),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_5ad4 (
    .cond(sel[1]),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_2d91 (
    .cond(sel[2]),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_0fb7 (
    .cond(sel[2]),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_67cb (
    .cond(sel[3]),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue),
    .return_output(return_output)
  );
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_return_output = layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_return_output = layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_return_output = layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_return_output = layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_return_output = layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_return_output = layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_return_output = layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_return_output = layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_2618_cond = sel[1];
  assign layer1_node0_mux_bit_math_h_l112_c3_2618_return_output = layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_49ec_cond = sel[1];
  assign layer1_node1_mux_bit_math_h_l123_c3_49ec_return_output = layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_1542_cond = sel[1];
  assign layer1_node2_mux_bit_math_h_l134_c3_1542_return_output = layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond = sel[1];
  assign layer1_node3_mux_bit_math_h_l145_c3_5ad4_return_output = layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_2d91_cond = sel[2];
  assign layer2_node0_mux_bit_math_h_l162_c3_2d91_return_output = layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond = sel[2];
  assign layer2_node1_mux_bit_math_h_l173_c3_0fb7_return_output = layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_67cb_cond = sel[3];
  assign layer3_node0_mux_bit_math_h_l190_c3_67cb_return_output = return_output;
endmodule

module uint32_mux16_1clk_3b941596(clk, sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input clk;
  wire clk;
  wire comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  wire comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_49ec_cond;
  wire comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_1542_cond;
  wire comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond;
  wire comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  wire comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond;
  wire comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_67cb_cond;
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_4026_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_4026_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_4026_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_4026_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_1111_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_1111_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_1111_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_1111_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_1df3_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_1df3_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_1df3_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_1df3_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_a3d8_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_a3d8_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_a3d8_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_a3d8_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_c315_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_c315_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_c315_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_c315_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_b258_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_b258_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_b258_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_b258_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_9311_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_9311_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_9311_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_9311_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_71a4_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_71a4_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_71a4_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_71a4_return_output;
  reg layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_2618_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_49ec_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_49ec_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_1542_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_1542_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_5ad4_return_output;
  reg layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_2d91_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_0fb7_return_output;
  reg layer3_node0_mux_bit_math_h_l190_c3_67cb_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_67cb_return_output;
  wire reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  wire reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_49ec_cond;
  wire reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_1542_cond;
  wire reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond;
  wire reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  wire reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond;
  wire reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_67cb_cond;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  always @(posedge clk)
    layer1_node0_mux_bit_math_h_l112_c3_2618_cond <= sel[1];
  always @(posedge clk)
    layer2_node0_mux_bit_math_h_l162_c3_2d91_cond <= sel[2];
  always @(posedge clk)
    layer3_node0_mux_bit_math_h_l190_c3_67cb_cond <= sel[3];
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node0_mux_bit_math_h_l18_c3_4026 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node1_mux_bit_math_h_l29_c3_1111 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node2_mux_bit_math_h_l40_c3_1df3 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node3_mux_bit_math_h_l51_c3_a3d8 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node4_mux_bit_math_h_l62_c3_c315 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node5_mux_bit_math_h_l73_c3_b258 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node6_mux_bit_math_h_l84_c3_9311 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node7_mux_bit_math_h_l95_c3_71a4 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_2618 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_2618_cond),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_49ec (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_2618_cond),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_1542 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_2618_cond),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_5ad4 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_2618_cond),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_2d91 (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_2d91_cond),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_0fb7 (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_2d91_cond),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_67cb (
    .cond(layer3_node0_mux_bit_math_h_l190_c3_67cb_cond),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue),
    .return_output(return_output)
  );
  assign comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_2618_cond = sel[1];
  assign comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_49ec_cond = sel[1];
  assign comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_1542_cond = sel[1];
  assign comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond = sel[1];
  assign comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_2d91_cond = sel[2];
  assign comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond = sel[2];
  assign comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_67cb_cond = sel[3];
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_4026_return_output = layer1_node0_mux_bit_math_h_l112_c3_2618_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_1111_return_output = layer1_node0_mux_bit_math_h_l112_c3_2618_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_1df3_return_output = layer1_node1_mux_bit_math_h_l123_c3_49ec_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_a3d8_return_output = layer1_node1_mux_bit_math_h_l123_c3_49ec_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_c315_return_output = layer1_node2_mux_bit_math_h_l134_c3_1542_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_b258_return_output = layer1_node2_mux_bit_math_h_l134_c3_1542_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_9311_return_output = layer1_node3_mux_bit_math_h_l145_c3_5ad4_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_71a4_return_output = layer1_node3_mux_bit_math_h_l145_c3_5ad4_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_2618_return_output = layer2_node0_mux_bit_math_h_l162_c3_2d91_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_49ec_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign layer1_node1_mux_bit_math_h_l123_c3_49ec_return_output = layer2_node0_mux_bit_math_h_l162_c3_2d91_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_1542_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign layer1_node2_mux_bit_math_h_l134_c3_1542_return_output = layer2_node1_mux_bit_math_h_l173_c3_0fb7_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign layer1_node3_mux_bit_math_h_l145_c3_5ad4_return_output = layer2_node1_mux_bit_math_h_l173_c3_0fb7_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_2d91_return_output = layer3_node0_mux_bit_math_h_l190_c3_67cb_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond = layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  assign layer2_node1_mux_bit_math_h_l173_c3_0fb7_return_output = layer3_node0_mux_bit_math_h_l190_c3_67cb_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_67cb_return_output = return_output;
  assign reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_2618_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_49ec_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_1542_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_5ad4_cond = layer1_node0_mux_bit_math_h_l112_c3_2618_cond;
  assign reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_2d91_cond = layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  assign reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_0fb7_cond = layer2_node0_mux_bit_math_h_l162_c3_2d91_cond;
  assign reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_67cb_cond = layer3_node0_mux_bit_math_h_l190_c3_67cb_cond;
endmodule

module uint32_t_to_bytes_0clk_a5a1cd4e(x, \return_output.data );
  output [31:0] \return_output.data ;
  wire [31:0] \return_output.data ;
  input [31:0] x;
  wire [31:0] x;
  assign \return_output.data  = { x[7:0], x[15:8], x[23:16], x[31:24] };
endmodule

module uint64_t_to_bytes_0clk_25f4cd11(x, \return_output.data );
  output [63:0] \return_output.data ;
  wire [63:0] \return_output.data ;
  input [63:0] x;
  wire [63:0] x;
  assign \return_output.data  = { x[7:0], x[15:8], x[23:16], x[31:24], x[39:32], x[47:40], x[55:48], x[63:56] };
endmodule

module unary_op_not_uint1_t_0clk_de264c78(expr, return_output);
  wire [2:0] \8978.read_pipe ;
  input expr;
  wire expr;
  output return_output;
  wire return_output;
  assign return_output = ~ expr;
  assign \8978.read_pipe  = { expr, 2'hx };
endmodule

module var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28(elem_val, \ref_toks_0.state , var_dim_0, \return_output.data );
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669_right;
  input [31:0] elem_val;
  wire [31:0] elem_val;
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [511:0] \return_output.data ;
  wire [511:0] \return_output.data ;
  wire rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_cond;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_iffalse;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_iftrue;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_return_output;
  wire rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_cond;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_iffalse;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_iftrue;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_return_output;
  wire rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_cond;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_iffalse;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_iftrue;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_return_output;
  wire rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_cond;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_iffalse;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_iftrue;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_return_output;
  wire rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_cond;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_iffalse;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_iftrue;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_return_output;
  wire rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_cond;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_iffalse;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_iftrue;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_return_output;
  wire rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_cond;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_iffalse;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_iftrue;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_return_output;
  wire rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_cond;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_iffalse;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_iftrue;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_return_output;
  wire rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_cond;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_iffalse;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_iftrue;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_return_output;
  wire rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_cond;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_iffalse;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_iftrue;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_return_output;
  wire rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_cond;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_iffalse;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_iftrue;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_return_output;
  wire rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_cond;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_iffalse;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_iftrue;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_return_output;
  wire rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_cond;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_iffalse;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_iftrue;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_return_output;
  wire rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_cond;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_iffalse;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_iftrue;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_return_output;
  wire rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_cond;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_iffalse;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_iftrue;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_return_output;
  wire rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_cond;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_iffalse;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_iftrue;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_return_output;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346 (
    .left(var_dim_0),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_cond),
    .right(4'h8)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf (
    .left(var_dim_0),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_cond),
    .right(4'he)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1 (
    .left(var_dim_0),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_cond),
    .right(4'hb)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9 (
    .left(var_dim_0),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_cond),
    .right(1'h0)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd (
    .left(var_dim_0),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_cond),
    .right(2'h3)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e (
    .left(var_dim_0),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_cond),
    .right(3'h6)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6 (
    .left(var_dim_0),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_cond),
    .right(4'hc)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d (
    .left(var_dim_0),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_cond),
    .right(4'h9)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000 (
    .left(var_dim_0),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_cond),
    .right(4'hf)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74 (
    .left(var_dim_0),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_cond),
    .right(1'h1)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446 (
    .left(var_dim_0),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_cond),
    .right(3'h7)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def (
    .left(var_dim_0),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_cond),
    .right(3'h4)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f (
    .left(var_dim_0),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_cond),
    .right(4'ha)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a (
    .left(var_dim_0),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_cond),
    .right(4'hd)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1 (
    .left(var_dim_0),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_cond),
    .right(2'h2)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669 (
    .left(var_dim_0),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_cond),
    .right(3'h5)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419 (
    .cond(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_cond),
    .iffalse(\ref_toks_0.state [511:480]),
    .iftrue(elem_val),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8 (
    .cond(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_cond),
    .iffalse(\ref_toks_0.state [191:160]),
    .iftrue(elem_val),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525 (
    .cond(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_cond),
    .iffalse(\ref_toks_0.state [159:128]),
    .iftrue(elem_val),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4 (
    .cond(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_cond),
    .iffalse(\ref_toks_0.state [127:96]),
    .iftrue(elem_val),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8 (
    .cond(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_cond),
    .iffalse(\ref_toks_0.state [95:64]),
    .iftrue(elem_val),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2 (
    .cond(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_cond),
    .iffalse(\ref_toks_0.state [63:32]),
    .iftrue(elem_val),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442 (
    .cond(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_cond),
    .iffalse(\ref_toks_0.state [31:0]),
    .iftrue(elem_val),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77 (
    .cond(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_cond),
    .iffalse(\ref_toks_0.state [479:448]),
    .iftrue(elem_val),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442 (
    .cond(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_cond),
    .iffalse(\ref_toks_0.state [447:416]),
    .iftrue(elem_val),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd (
    .cond(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_cond),
    .iffalse(\ref_toks_0.state [415:384]),
    .iftrue(elem_val),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78 (
    .cond(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_cond),
    .iffalse(\ref_toks_0.state [383:352]),
    .iftrue(elem_val),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc (
    .cond(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_cond),
    .iffalse(\ref_toks_0.state [351:320]),
    .iftrue(elem_val),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138 (
    .cond(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_cond),
    .iffalse(\ref_toks_0.state [319:288]),
    .iftrue(elem_val),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75 (
    .cond(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_cond),
    .iffalse(\ref_toks_0.state [287:256]),
    .iftrue(elem_val),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac (
    .cond(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_cond),
    .iffalse(\ref_toks_0.state [255:224]),
    .iftrue(elem_val),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198 (
    .cond(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_cond),
    .iffalse(\ref_toks_0.state [223:192]),
    .iftrue(elem_val),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_return_output)
  );
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346_return_output = rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_d346_right = 4'h8;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf_return_output = rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_4fbf_right = 4'he;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1_return_output = rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_c7b1_right = 4'hb;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9_return_output = rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_13e9_right = 1'h0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd_return_output = rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_dddd_right = 2'h3;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e_return_output = rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_306e_right = 3'h6;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6_return_output = rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_f1a6_right = 4'hc;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d_return_output = rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_446d_right = 4'h9;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000_return_output = rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_f000_right = 4'hf;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74_return_output = rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_5d74_right = 1'h1;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446_return_output = rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_d446_right = 3'h7;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def_return_output = rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7def_right = 3'h4;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f_return_output = rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_e61f_right = 4'ha;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a_return_output = rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_976a_right = 4'hd;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1_return_output = rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_49a1_right = 2'h2;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669_return_output = rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_d669_right = 3'h5;
  assign \return_output.data  = { rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_return_output, rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_return_output, rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_return_output, rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_return_output, rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_return_output, rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_return_output, rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_return_output, rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_return_output, rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_return_output, rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_return_output, rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_return_output, rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_return_output, rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_return_output, rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_return_output, rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_return_output, rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_return_output };
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_iffalse = \ref_toks_0.state [511:480];
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_6419_iftrue = elem_val;
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_iffalse = \ref_toks_0.state [191:160];
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_e0f8_iftrue = elem_val;
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_iffalse = \ref_toks_0.state [159:128];
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_7525_iftrue = elem_val;
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_iffalse = \ref_toks_0.state [127:96];
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_57f4_iftrue = elem_val;
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_iffalse = \ref_toks_0.state [95:64];
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_47e8_iftrue = elem_val;
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_iffalse = \ref_toks_0.state [63:32];
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_6dc2_iftrue = elem_val;
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_iffalse = \ref_toks_0.state [31:0];
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_b442_iftrue = elem_val;
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_iffalse = \ref_toks_0.state [479:448];
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_7a77_iftrue = elem_val;
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_iffalse = \ref_toks_0.state [447:416];
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_4442_iftrue = elem_val;
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_iffalse = \ref_toks_0.state [415:384];
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_58dd_iftrue = elem_val;
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_iffalse = \ref_toks_0.state [383:352];
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_bb78_iftrue = elem_val;
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_iffalse = \ref_toks_0.state [351:320];
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_99dc_iftrue = elem_val;
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_iffalse = \ref_toks_0.state [319:288];
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_c138_iftrue = elem_val;
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_iffalse = \ref_toks_0.state [287:256];
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_fe75_iftrue = elem_val;
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_iffalse = \ref_toks_0.state [255:224];
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_15ac_iftrue = elem_val;
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_iffalse = \ref_toks_0.state [223:192];
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_0198_iftrue = elem_val;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8(\ref_toks_0.state , var_dim_0, return_output);
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_0clk_4e6656cf uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8 (
    .in0(\ref_toks_0.state [511:480]),
    .in1(\ref_toks_0.state [479:448]),
    .in10(\ref_toks_0.state [191:160]),
    .in11(\ref_toks_0.state [159:128]),
    .in12(\ref_toks_0.state [127:96]),
    .in13(\ref_toks_0.state [95:64]),
    .in14(\ref_toks_0.state [63:32]),
    .in15(\ref_toks_0.state [31:0]),
    .in2(\ref_toks_0.state [447:416]),
    .in3(\ref_toks_0.state [415:384]),
    .in4(\ref_toks_0.state [383:352]),
    .in5(\ref_toks_0.state [351:320]),
    .in6(\ref_toks_0.state [319:288]),
    .in7(\ref_toks_0.state [287:256]),
    .in8(\ref_toks_0.state [255:224]),
    .in9(\ref_toks_0.state [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in0 = \ref_toks_0.state [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in1 = \ref_toks_0.state [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in10 = \ref_toks_0.state [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in11 = \ref_toks_0.state [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in12 = \ref_toks_0.state [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in13 = \ref_toks_0.state [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in14 = \ref_toks_0.state [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in15 = \ref_toks_0.state [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in2 = \ref_toks_0.state [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in3 = \ref_toks_0.state [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in4 = \ref_toks_0.state [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in5 = \ref_toks_0.state [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in6 = \ref_toks_0.state [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in7 = \ref_toks_0.state [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in8 = \ref_toks_0.state [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in9 = \ref_toks_0.state [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_sel = var_dim_0;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01(clk, \ref_toks_0.state , var_dim_0, return_output);
  input clk;
  wire clk;
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_1clk_3b941596 uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8 (
    .clk(clk),
    .in0(\ref_toks_0.state [511:480]),
    .in1(\ref_toks_0.state [479:448]),
    .in10(\ref_toks_0.state [191:160]),
    .in11(\ref_toks_0.state [159:128]),
    .in12(\ref_toks_0.state [127:96]),
    .in13(\ref_toks_0.state [95:64]),
    .in14(\ref_toks_0.state [63:32]),
    .in15(\ref_toks_0.state [31:0]),
    .in2(\ref_toks_0.state [447:416]),
    .in3(\ref_toks_0.state [415:384]),
    .in4(\ref_toks_0.state [383:352]),
    .in5(\ref_toks_0.state [351:320]),
    .in6(\ref_toks_0.state [319:288]),
    .in7(\ref_toks_0.state [287:256]),
    .in8(\ref_toks_0.state [255:224]),
    .in9(\ref_toks_0.state [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in0 = \ref_toks_0.state [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in1 = \ref_toks_0.state [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in10 = \ref_toks_0.state [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in11 = \ref_toks_0.state [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in12 = \ref_toks_0.state [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in13 = \ref_toks_0.state [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in14 = \ref_toks_0.state [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in15 = \ref_toks_0.state [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in2 = \ref_toks_0.state [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in3 = \ref_toks_0.state [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in4 = \ref_toks_0.state [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in5 = \ref_toks_0.state [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in6 = \ref_toks_0.state [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in7 = \ref_toks_0.state [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in8 = \ref_toks_0.state [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_in9 = \ref_toks_0.state [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_31a8_sel = var_dim_0;
endmodule
