ARM GAS  /tmp/ccijdp3x.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_SPI2_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
ARM GAS  /tmp/ccijdp3x.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 0D48     		ldr	r0, .L5
  41 0004 0D4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 23 is_stmt 0 view .LVU12
  59 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 0018 4FF40072 		mov	r2, #512
  63 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 001e C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccijdp3x.s 			page 3


  68              		.loc 1 48 23 is_stmt 0 view .LVU18
  69 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 21 is_stmt 0 view .LVU20
  72 0022 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU21
  74              		.loc 1 50 29 is_stmt 0 view .LVU22
  75 0024 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  76              		.loc 1 51 3 is_stmt 1 view .LVU23
  77              		.loc 1 51 28 is_stmt 0 view .LVU24
  78 0026 0A23     		movs	r3, #10
  79 0028 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 7 is_stmt 0 view .LVU26
  82 002a FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 52 6 view .LVU27
  85 002e 00B9     		cbnz	r0, .L4
  86              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  87              		.loc 1 60 1 view .LVU28
  88 0030 08BD     		pop	{r3, pc}
  89              	.L4:
  54:Core/Src/spi.c ****   }
  90              		.loc 1 54 5 is_stmt 1 view .LVU29
  91 0032 FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 60 1 is_stmt 0 view .LVU30
  94 0036 FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0038 00000000 		.word	hspi2
  99 003c 00380040 		.word	1073756160
 100              		.cfi_endproc
 101              	.LFE235:
 103              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_SPI_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu fpv4-sp-d16
 111              	HAL_SPI_MspInit:
 112              	.LVL2:
 113              	.LFB236:
ARM GAS  /tmp/ccijdp3x.s 			page 4


  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 114              		.loc 1 63 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 32
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 63 1 is_stmt 0 view .LVU32
 119 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 120              	.LCFI1:
 121              		.cfi_def_cfa_offset 24
 122              		.cfi_offset 4, -24
 123              		.cfi_offset 5, -20
 124              		.cfi_offset 6, -16
 125              		.cfi_offset 7, -12
 126              		.cfi_offset 8, -8
 127              		.cfi_offset 14, -4
 128 0004 88B0     		sub	sp, sp, #32
 129              	.LCFI2:
 130              		.cfi_def_cfa_offset 56
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 131              		.loc 1 65 3 is_stmt 1 view .LVU33
 132              		.loc 1 65 20 is_stmt 0 view .LVU34
 133 0006 0023     		movs	r3, #0
 134 0008 0393     		str	r3, [sp, #12]
 135 000a 0493     		str	r3, [sp, #16]
 136 000c 0593     		str	r3, [sp, #20]
 137 000e 0693     		str	r3, [sp, #24]
 138 0010 0793     		str	r3, [sp, #28]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 139              		.loc 1 66 3 is_stmt 1 view .LVU35
 140              		.loc 1 66 15 is_stmt 0 view .LVU36
 141 0012 0268     		ldr	r2, [r0]
 142              		.loc 1 66 5 view .LVU37
 143 0014 254B     		ldr	r3, .L11
 144 0016 9A42     		cmp	r2, r3
 145 0018 02D0     		beq	.L10
 146              	.LVL3:
 147              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  75:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  76:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  77:Core/Src/spi.c ****     PC1     ------> SPI2_MOSI
  78:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
  79:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccijdp3x.s 			page 5


  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
  89:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  90:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  93:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
  96:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  97:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  98:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  99:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 100:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 101:Core/Src/spi.c **** 
 102:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 105:Core/Src/spi.c ****   }
 106:Core/Src/spi.c **** }
 148              		.loc 1 106 1 view .LVU38
 149 001a 08B0     		add	sp, sp, #32
 150              	.LCFI3:
 151              		.cfi_remember_state
 152              		.cfi_def_cfa_offset 24
 153              		@ sp needed
 154 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 155              	.LVL4:
 156              	.L10:
 157              	.LCFI4:
 158              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 159              		.loc 1 72 5 is_stmt 1 view .LVU39
 160              	.LBB2:
  72:Core/Src/spi.c **** 
 161              		.loc 1 72 5 view .LVU40
 162 0020 0024     		movs	r4, #0
 163 0022 0094     		str	r4, [sp]
  72:Core/Src/spi.c **** 
 164              		.loc 1 72 5 view .LVU41
 165 0024 03F50033 		add	r3, r3, #131072
 166 0028 1A6C     		ldr	r2, [r3, #64]
 167 002a 42F48042 		orr	r2, r2, #16384
 168 002e 1A64     		str	r2, [r3, #64]
  72:Core/Src/spi.c **** 
 169              		.loc 1 72 5 view .LVU42
 170 0030 1A6C     		ldr	r2, [r3, #64]
 171 0032 02F48042 		and	r2, r2, #16384
 172 0036 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 173              		.loc 1 72 5 view .LVU43
 174 0038 009A     		ldr	r2, [sp]
 175              	.LBE2:
  72:Core/Src/spi.c **** 
ARM GAS  /tmp/ccijdp3x.s 			page 6


 176              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 74 5 view .LVU45
 178              	.LBB3:
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 74 5 view .LVU46
 180 003a 0194     		str	r4, [sp, #4]
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 74 5 view .LVU47
 182 003c 1A6B     		ldr	r2, [r3, #48]
 183 003e 42F00402 		orr	r2, r2, #4
 184 0042 1A63     		str	r2, [r3, #48]
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185              		.loc 1 74 5 view .LVU48
 186 0044 1A6B     		ldr	r2, [r3, #48]
 187 0046 02F00402 		and	r2, r2, #4
 188 004a 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 189              		.loc 1 74 5 view .LVU49
 190 004c 019A     		ldr	r2, [sp, #4]
 191              	.LBE3:
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 192              		.loc 1 74 5 view .LVU50
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 193              		.loc 1 75 5 view .LVU51
 194              	.LBB4:
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 195              		.loc 1 75 5 view .LVU52
 196 004e 0294     		str	r4, [sp, #8]
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 197              		.loc 1 75 5 view .LVU53
 198 0050 1A6B     		ldr	r2, [r3, #48]
 199 0052 42F00202 		orr	r2, r2, #2
 200 0056 1A63     		str	r2, [r3, #48]
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 201              		.loc 1 75 5 view .LVU54
 202 0058 1B6B     		ldr	r3, [r3, #48]
 203 005a 03F00203 		and	r3, r3, #2
 204 005e 0293     		str	r3, [sp, #8]
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 205              		.loc 1 75 5 view .LVU55
 206 0060 029B     		ldr	r3, [sp, #8]
 207              	.LBE4:
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 208              		.loc 1 75 5 view .LVU56
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 81 5 view .LVU57
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 81 25 is_stmt 0 view .LVU58
 211 0062 0225     		movs	r5, #2
 212 0064 0395     		str	r5, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 82 5 is_stmt 1 view .LVU59
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 82 26 is_stmt 0 view .LVU60
 215 0066 0495     		str	r5, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccijdp3x.s 			page 7


 216              		.loc 1 83 5 is_stmt 1 view .LVU61
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217              		.loc 1 83 26 is_stmt 0 view .LVU62
 218 0068 0594     		str	r4, [sp, #20]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 219              		.loc 1 84 5 is_stmt 1 view .LVU63
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 220              		.loc 1 84 27 is_stmt 0 view .LVU64
 221 006a 0326     		movs	r6, #3
 222 006c 0696     		str	r6, [sp, #24]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 223              		.loc 1 85 5 is_stmt 1 view .LVU65
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 224              		.loc 1 85 31 is_stmt 0 view .LVU66
 225 006e 0723     		movs	r3, #7
 226 0070 0793     		str	r3, [sp, #28]
  86:Core/Src/spi.c **** 
 227              		.loc 1 86 5 is_stmt 1 view .LVU67
 228 0072 DFF84080 		ldr	r8, .L11+8
 229 0076 03A9     		add	r1, sp, #12
 230 0078 4046     		mov	r0, r8
 231              	.LVL5:
  86:Core/Src/spi.c **** 
 232              		.loc 1 86 5 is_stmt 0 view .LVU68
 233 007a FFF7FEFF 		bl	HAL_GPIO_Init
 234              	.LVL6:
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235              		.loc 1 88 5 is_stmt 1 view .LVU69
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 236              		.loc 1 88 25 is_stmt 0 view .LVU70
 237 007e 0423     		movs	r3, #4
 238 0080 0393     		str	r3, [sp, #12]
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 89 5 is_stmt 1 view .LVU71
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 89 26 is_stmt 0 view .LVU72
 241 0082 0495     		str	r5, [sp, #16]
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 242              		.loc 1 90 5 is_stmt 1 view .LVU73
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 243              		.loc 1 90 26 is_stmt 0 view .LVU74
 244 0084 0594     		str	r4, [sp, #20]
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 245              		.loc 1 91 5 is_stmt 1 view .LVU75
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 246              		.loc 1 91 27 is_stmt 0 view .LVU76
 247 0086 0696     		str	r6, [sp, #24]
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 248              		.loc 1 92 5 is_stmt 1 view .LVU77
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 249              		.loc 1 92 31 is_stmt 0 view .LVU78
 250 0088 0527     		movs	r7, #5
 251 008a 0797     		str	r7, [sp, #28]
  93:Core/Src/spi.c **** 
 252              		.loc 1 93 5 is_stmt 1 view .LVU79
 253 008c 03A9     		add	r1, sp, #12
 254 008e 4046     		mov	r0, r8
ARM GAS  /tmp/ccijdp3x.s 			page 8


 255 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 256              	.LVL7:
  95:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 95 5 view .LVU80
  95:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258              		.loc 1 95 25 is_stmt 0 view .LVU81
 259 0094 4FF48063 		mov	r3, #1024
 260 0098 0393     		str	r3, [sp, #12]
  96:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 96 5 is_stmt 1 view .LVU82
  96:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 96 26 is_stmt 0 view .LVU83
 263 009a 0495     		str	r5, [sp, #16]
  97:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 264              		.loc 1 97 5 is_stmt 1 view .LVU84
  97:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 265              		.loc 1 97 26 is_stmt 0 view .LVU85
 266 009c 0594     		str	r4, [sp, #20]
  98:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 267              		.loc 1 98 5 is_stmt 1 view .LVU86
  98:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 268              		.loc 1 98 27 is_stmt 0 view .LVU87
 269 009e 0696     		str	r6, [sp, #24]
  99:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 270              		.loc 1 99 5 is_stmt 1 view .LVU88
  99:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 271              		.loc 1 99 31 is_stmt 0 view .LVU89
 272 00a0 0797     		str	r7, [sp, #28]
 100:Core/Src/spi.c **** 
 273              		.loc 1 100 5 is_stmt 1 view .LVU90
 274 00a2 03A9     		add	r1, sp, #12
 275 00a4 0248     		ldr	r0, .L11+4
 276 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 277              	.LVL8:
 278              		.loc 1 106 1 is_stmt 0 view .LVU91
 279 00aa B6E7     		b	.L7
 280              	.L12:
 281              		.align	2
 282              	.L11:
 283 00ac 00380040 		.word	1073756160
 284 00b0 00040240 		.word	1073873920
 285 00b4 00080240 		.word	1073874944
 286              		.cfi_endproc
 287              	.LFE236:
 289              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 290              		.align	1
 291              		.global	HAL_SPI_MspDeInit
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 295              		.fpu fpv4-sp-d16
 297              	HAL_SPI_MspDeInit:
 298              	.LVL9:
 299              	.LFB237:
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 109:Core/Src/spi.c **** {
ARM GAS  /tmp/ccijdp3x.s 			page 9


 300              		.loc 1 109 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		.loc 1 109 1 is_stmt 0 view .LVU93
 305 0000 08B5     		push	{r3, lr}
 306              	.LCFI5:
 307              		.cfi_def_cfa_offset 8
 308              		.cfi_offset 3, -8
 309              		.cfi_offset 14, -4
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 310              		.loc 1 111 3 is_stmt 1 view .LVU94
 311              		.loc 1 111 15 is_stmt 0 view .LVU95
 312 0002 0268     		ldr	r2, [r0]
 313              		.loc 1 111 5 view .LVU96
 314 0004 094B     		ldr	r3, .L17
 315 0006 9A42     		cmp	r2, r3
 316 0008 00D0     		beq	.L16
 317              	.LVL10:
 318              	.L13:
 112:Core/Src/spi.c ****   {
 113:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 116:Core/Src/spi.c ****     /* Peripheral clock disable */
 117:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 120:Core/Src/spi.c ****     PC1     ------> SPI2_MOSI
 121:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
 122:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 123:Core/Src/spi.c ****     */
 124:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 125:Core/Src/spi.c **** 
 126:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 127:Core/Src/spi.c **** 
 128:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 129:Core/Src/spi.c **** 
 130:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 131:Core/Src/spi.c ****   }
 132:Core/Src/spi.c **** }
 319              		.loc 1 132 1 view .LVU97
 320 000a 08BD     		pop	{r3, pc}
 321              	.LVL11:
 322              	.L16:
 117:Core/Src/spi.c **** 
 323              		.loc 1 117 5 is_stmt 1 view .LVU98
 324 000c 084A     		ldr	r2, .L17+4
 325 000e 136C     		ldr	r3, [r2, #64]
 326 0010 23F48043 		bic	r3, r3, #16384
 327 0014 1364     		str	r3, [r2, #64]
 124:Core/Src/spi.c **** 
 328              		.loc 1 124 5 view .LVU99
 329 0016 0621     		movs	r1, #6
 330 0018 0648     		ldr	r0, .L17+8
 331              	.LVL12:
ARM GAS  /tmp/ccijdp3x.s 			page 10


 124:Core/Src/spi.c **** 
 332              		.loc 1 124 5 is_stmt 0 view .LVU100
 333 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 334              	.LVL13:
 126:Core/Src/spi.c **** 
 335              		.loc 1 126 5 is_stmt 1 view .LVU101
 336 001e 4FF48061 		mov	r1, #1024
 337 0022 0548     		ldr	r0, .L17+12
 338 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 339              	.LVL14:
 340              		.loc 1 132 1 is_stmt 0 view .LVU102
 341 0028 EFE7     		b	.L13
 342              	.L18:
 343 002a 00BF     		.align	2
 344              	.L17:
 345 002c 00380040 		.word	1073756160
 346 0030 00380240 		.word	1073887232
 347 0034 00080240 		.word	1073874944
 348 0038 00040240 		.word	1073873920
 349              		.cfi_endproc
 350              	.LFE237:
 352              		.comm	hspi2,88,4
 353              		.text
 354              	.Letext0:
 355              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 356              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 357              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 358              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 359              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 360              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 361              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 362              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 363              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 364              		.file 11 "Core/Inc/spi.h"
 365              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccijdp3x.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccijdp3x.s:18     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccijdp3x.s:26     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccijdp3x.s:98     .text.MX_SPI2_Init:0000000000000038 $d
                            *COM*:0000000000000058 hspi2
     /tmp/ccijdp3x.s:104    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccijdp3x.s:111    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccijdp3x.s:283    .text.HAL_SPI_MspInit:00000000000000ac $d
     /tmp/ccijdp3x.s:290    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccijdp3x.s:297    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccijdp3x.s:345    .text.HAL_SPI_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
