$date
	Sun Oct 23 00:54:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#662865
b101 !
1"
#662866
b101 &
b101 %
1$
#662867
0"
#662870
b10000 &
b10000 %
#662874
b1000 &
b1000 %
#662878
b100 &
b100 %
#662882
b10 &
b10 %
#662886
b1 &
1#
b1 %
#662890
b0 &
b0 %
0#
0$
#1617296
b10001 !
1"
#1617298
b10001 &
b10001 %
1$
#1617299
0"
#1617302
b110100 &
b110100 %
#1617306
b11010 &
b11010 %
#1617310
b1101 &
b1101 %
#1617314
b101000 &
b101000 %
#1617318
b10100 &
b10100 %
#1617322
b1010 &
b1010 %
#1617326
b101 &
b101 %
#1617330
b10000 &
b10000 %
#1617334
b1000 &
b1000 %
#1617338
b100 &
b100 %
#1617342
b10 &
b10 %
#1617346
b1 &
b1 %
1#
#1617350
b0 &
0#
b0 %
0$
#2664282
b1111 &
b1111 %
1$
b1111 !
1"
#2664283
0"
#2664286
b101110 &
b101110 %
#2664290
b10111 &
b10111 %
#2664294
b1000110 &
b1000110 %
#2664298
b100011 &
b100011 %
#2664302
b1101010 &
b1101010 %
#2664306
b110101 &
b110101 %
#2664310
b10100000 &
b10100000 %
#2664314
b1010000 &
b1010000 %
#2664318
b101000 &
b101000 %
#2664322
b10100 &
b10100 %
#2664326
b1010 &
b1010 %
#2664330
b101 &
b101 %
#2664334
b10000 &
b10000 %
#2664338
b1000 &
b1000 %
#2664342
b100 &
b100 %
#2664346
b10 &
b10 %
#2664350
b1 &
1#
b1 %
#2664354
b0 &
b0 %
0#
0$
#4500012
