

================================================================
== Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Tue Nov  2 10:41:59 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40007|  2457607|  0.400 ms|  24.576 ms|  40007|  2457607|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40005|  2457605|         7|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    389|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     51|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     250|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     250|    553|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_9s_17_1_1_U65  |mul_8s_9s_17_1_1  |        0|   0|  0|  51|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0|  51|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_17s_17_4_1_U67   |mac_muladd_8s_8s_17s_17_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_9ns_18s_18_4_1_U68  |mac_muladd_8s_9ns_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U66  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |C_fu_240_p2                       |         +|   0|  0|  14|           9|           6|
    |add_ln101_1_fu_369_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln102_1_fu_452_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln102_2_fu_466_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln102_fu_472_p2               |         +|   0|  0|  26|          19|          19|
    |add_ln103_1_fu_354_p2             |         +|   0|  0|  22|          22|          22|
    |add_ln103_fu_345_p2               |         +|   0|  0|  22|          22|          22|
    |add_ln89_fu_225_p2                |         +|   0|  0|  39|          32|           1|
    |x_2_fu_308_p2                     |         +|   0|  0|  23|          16|           1|
    |y_1_fu_294_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_553_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln101_fu_384_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln102_fu_488_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89_fu_219_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln92_fu_272_p2               |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln100_fu_583_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_416_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_520_p2                |        or|   0|  0|   2|           1|           1|
    |B_fu_526_p3                       |    select|   0|  0|   8|           1|           8|
    |G_fu_422_p3                       |    select|   0|  0|   8|           1|           8|
    |R_fu_589_p3                       |    select|   0|  0|   8|           1|           8|
    |select_ln100_fu_575_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln101_fu_408_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln102_fu_512_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln72_1_fu_314_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln72_fu_277_p3             |    select|   0|  0|  16|           1|           1|
    |D_fu_246_p2                       |       xor|   0|  0|   9|           8|           9|
    |E_fu_260_p2                       |       xor|   0|  0|   9|           9|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 389|         274|         246|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   32|         64|
    |in_channels_ch1_blk_n                 |   9|          2|    1|          2|
    |in_channels_ch2_blk_n                 |   9|          2|    1|          2|
    |in_channels_ch3_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_fu_128                 |   9|          2|   32|         64|
    |x_fu_124                              |   9|          2|   16|         32|
    |y_fu_120                              |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|  101|        202|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_719                         |   8|   0|    8|          0|
    |D_reg_663                         |   8|   0|    8|          0|
    |E_reg_679                         |   8|   0|    8|          0|
    |G_reg_714                         |   8|   0|    8|          0|
    |R_reg_729                         |   8|   0|    8|          0|
    |V_reg_658                         |   8|   0|    8|          0|
    |add_ln103_1_reg_704               |  22|   0|   22|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln92_reg_689                 |   1|   0|    1|          0|
    |indvar_flatten_fu_128             |  32|   0|   32|          0|
    |select_ln72_reg_694               |  16|   0|   16|          0|
    |x_fu_124                          |  16|   0|   16|          0|
    |y_fu_120                          |  16|   0|   16|          0|
    |zext_ln103_1_reg_724              |  22|   0|   64|         42|
    |D_reg_663                         |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 250|  32|  236|         42|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y|  return value|
|in_channels_ch1_dout       |   in|    8|     ap_fifo|                                   in_channels_ch1|       pointer|
|in_channels_ch1_empty_n    |   in|    1|     ap_fifo|                                   in_channels_ch1|       pointer|
|in_channels_ch1_read       |  out|    1|     ap_fifo|                                   in_channels_ch1|       pointer|
|in_channels_ch2_dout       |   in|    8|     ap_fifo|                                   in_channels_ch2|       pointer|
|in_channels_ch2_empty_n    |   in|    1|     ap_fifo|                                   in_channels_ch2|       pointer|
|in_channels_ch2_read       |  out|    1|     ap_fifo|                                   in_channels_ch2|       pointer|
|in_channels_ch3_dout       |   in|    8|     ap_fifo|                                   in_channels_ch3|       pointer|
|in_channels_ch3_empty_n    |   in|    1|     ap_fifo|                                   in_channels_ch3|       pointer|
|in_channels_ch3_read       |  out|    1|     ap_fifo|                                   in_channels_ch3|       pointer|
|bound                      |   in|   32|     ap_none|                                             bound|        scalar|
|height                     |   in|   16|     ap_none|                                            height|        scalar|
|out_channels_ch1_address0  |  out|   22|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|                                  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 19 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 20 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %y"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln89 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [yuv_filter.c:89]   --->   Operation 26 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %indvar_flatten_load, i32 1" [yuv_filter.c:89]   --->   Operation 27 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge.loopexit, void %._crit_edge7.loopexit.exitStub" [yuv_filter.c:89]   --->   Operation 28 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %add_ln89, i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 29 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.59>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%Y = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_channels_ch1" [yuv_filter.c:94]   --->   Operation 30 'read' 'Y' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%U = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_channels_ch2" [yuv_filter.c:95]   --->   Operation 31 'read' 'U' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_channels_ch3" [yuv_filter.c:96]   --->   Operation 32 'read' 'V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y" [yuv_filter.c:97]   --->   Operation 33 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln97, i9 496" [yuv_filter.c:97]   --->   Operation 34 'add' 'C' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%D = xor i8 %U, i8 128" [yuv_filter.c:98]   --->   Operation 35 'xor' 'D' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C" [yuv_filter.c:100]   --->   Operation 36 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 37 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %D" [yuv_filter.c:101]   --->   Operation 38 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 39 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 40 [1/1] (0.99ns)   --->   "%E = xor i8 %V, i8 128" [yuv_filter.c:99]   --->   Operation 40 'xor' 'E' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 41 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln100_3 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 42 'sext' 'sext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 43 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 44 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [yuv_filter.c:92]   --->   Operation 45 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.42ns)   --->   "%icmp_ln92 = icmp_eq  i16 %y_load, i16 %height_read" [yuv_filter.c:92]   --->   Operation 46 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%select_ln72 = select i1 %icmp_ln92, i16 0, i16 %y_load" [yuv_filter.c:72]   --->   Operation 47 'select' 'select_ln72' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 48 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 49 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 50 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 51 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 52 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_2 = sext i16 %mul_ln101" [yuv_filter.c:101]   --->   Operation 53 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (4.35ns)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 54 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %mul_ln101_1, i17 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 55 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (2.07ns)   --->   "%y_1 = add i16 %select_ln72, i16 1" [yuv_filter.c:92]   --->   Operation 56 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln92 = store i16 %y_1, i16 %y" [yuv_filter.c:92]   --->   Operation 57 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.96>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [yuv_filter.c:89]   --->   Operation 58 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_load, i16 1" [yuv_filter.c:89]   --->   Operation 59 'add' 'x_2' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.80ns)   --->   "%select_ln72_1 = select i1 %icmp_ln92, i16 %x_2, i16 %x_load" [yuv_filter.c:72]   --->   Operation 60 'select' 'select_ln72_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i16 %select_ln72_1" [yuv_filter.c:103]   --->   Operation 61 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln103, i10 0" [yuv_filter.c:103]   --->   Operation 62 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i16 %select_ln72_1" [yuv_filter.c:103]   --->   Operation 63 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln103_1, i8 0" [yuv_filter.c:103]   --->   Operation 64 'bitconcatenate' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i22 %tmp_cast, i22 %tmp_1_cast" [yuv_filter.c:103]   --->   Operation 65 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i16 %select_ln72" [yuv_filter.c:103]   --->   Operation 66 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i22 %add_ln103, i22 %zext_ln103" [yuv_filter.c:103]   --->   Operation 67 'add' 'add_ln103_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 68 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 69 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 70 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln100_4 = sext i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 71 'sext' 'sext_ln100_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 72 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %mul_ln101_1, i17 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 73 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i17 %add_ln101" [yuv_filter.c:101]   --->   Operation 74 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.13ns)   --->   "%add_ln101_1 = add i18 %sext_ln101_3, i18 %add_ln100" [yuv_filter.c:101]   --->   Operation 75 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln101_1, i32 16, i32 17" [yuv_filter.c:101]   --->   Operation 76 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp_eq  i2 %tmp_2, i2 1" [yuv_filter.c:101]   --->   Operation 77 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln101_1, i32 17" [yuv_filter.c:101]   --->   Operation 78 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln101_1, i32 8, i32 15" [yuv_filter.c:101]   --->   Operation 79 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 255, i8 0" [yuv_filter.c:101]   --->   Operation 80 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, i1 %tmp_3" [yuv_filter.c:101]   --->   Operation 81 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 82 'select' 'G' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0" [yuv_filter.c:102]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i17 %shl_ln" [yuv_filter.c:102]   --->   Operation 84 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0" [yuv_filter.c:102]   --->   Operation 85 'bitconcatenate' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i10 %shl_ln102_1" [yuv_filter.c:102]   --->   Operation 86 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.10ns)   --->   "%add_ln102_1 = add i18 %sext_ln102_1, i18 %sext_ln102_2" [yuv_filter.c:102]   --->   Operation 87 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 88 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 89 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.07ns)   --->   "%add_ln102_2 = add i16 %trunc_ln102, i16 %trunc_ln100" [yuv_filter.c:102]   --->   Operation 90 'add' 'add_ln102_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102_3, i19 %sext_ln100_4" [yuv_filter.c:102]   --->   Operation 91 'add' 'add_ln102' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln102, i32 16, i32 18" [yuv_filter.c:102]   --->   Operation 92 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp_sgt  i3 %tmp_4, i3 0" [yuv_filter.c:102]   --->   Operation 93 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln102, i32 18" [yuv_filter.c:102]   --->   Operation 94 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln102_2, i32 8, i32 15" [yuv_filter.c:102]   --->   Operation 95 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 255, i8 0" [yuv_filter.c:102]   --->   Operation 96 'select' 'select_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %tmp_5" [yuv_filter.c:102]   --->   Operation 97 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 98 'select' 'B' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %select_ln72_1, i16 %x" [yuv_filter.c:72]   --->   Operation 99 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i22 %add_ln103_1" [yuv_filter.c:103]   --->   Operation 100 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln103_1" [yuv_filter.c:104]   --->   Operation 101 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln103_1" [yuv_filter.c:105]   --->   Operation 102 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 103 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln100_1, i32 16, i32 17" [yuv_filter.c:100]   --->   Operation 104 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp_eq  i2 %tmp, i2 1" [yuv_filter.c:100]   --->   Operation 105 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln100_1, i32 17" [yuv_filter.c:100]   --->   Operation 106 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln100_1, i32 8, i32 15" [yuv_filter.c:100]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 255, i8 0" [yuv_filter.c:100]   --->   Operation 108 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, i1 %tmp_1" [yuv_filter.c:100]   --->   Operation 109 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 110 'select' 'R' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln104 = store i8 %G, i22 %out_channels_ch2_addr" [yuv_filter.c:104]   --->   Operation 111 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln105 = store i8 %B, i22 %out_channels_ch3_addr" [yuv_filter.c:105]   --->   Operation 112 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [yuv_filter.c:72]   --->   Operation 115 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [yuv_filter.c:72]   --->   Operation 116 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln103_1" [yuv_filter.c:103]   --->   Operation 117 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln103 = store i8 %R, i22 %out_channels_ch1_addr" [yuv_filter.c:103]   --->   Operation 118 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 01111000]
x                     (alloca           ) [ 01111100]
indvar_flatten        (alloca           ) [ 01000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
height_read           (read             ) [ 01111000]
bound_read            (read             ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
icmp_ln89             (icmp             ) [ 01111110]
add_ln89              (add              ) [ 00000000]
br_ln89               (br               ) [ 00000000]
store_ln89            (store            ) [ 00000000]
Y                     (read             ) [ 00000000]
U                     (read             ) [ 00000000]
V                     (read             ) [ 01010000]
zext_ln97             (zext             ) [ 00000000]
C                     (add              ) [ 00000000]
D                     (xor              ) [ 01011100]
sext_ln100            (sext             ) [ 01011000]
sext_ln101            (sext             ) [ 01011000]
E                     (xor              ) [ 01001000]
sext_ln100_3          (sext             ) [ 01001100]
y_load                (load             ) [ 00000000]
icmp_ln92             (icmp             ) [ 01000100]
select_ln72           (select           ) [ 01000100]
mul_ln100             (mul              ) [ 01000100]
sext_ln100_1          (sext             ) [ 00000000]
mul_ln101             (mul              ) [ 00000000]
sext_ln101_2          (sext             ) [ 01000100]
mul_ln101_1           (mul              ) [ 01000100]
y_1                   (add              ) [ 00000000]
store_ln92            (store            ) [ 00000000]
x_load                (load             ) [ 00000000]
x_2                   (add              ) [ 00000000]
select_ln72_1         (select           ) [ 00000000]
trunc_ln103           (trunc            ) [ 00000000]
tmp_cast              (bitconcatenate   ) [ 00000000]
trunc_ln103_1         (trunc            ) [ 00000000]
tmp_1_cast            (bitconcatenate   ) [ 00000000]
add_ln103             (add              ) [ 00000000]
zext_ln103            (zext             ) [ 00000000]
add_ln103_1           (add              ) [ 01000010]
mul_ln100_1           (mul              ) [ 01000010]
add_ln100             (add              ) [ 01000010]
trunc_ln100           (trunc            ) [ 00000000]
sext_ln100_4          (sext             ) [ 00000000]
add_ln101             (add              ) [ 00000000]
sext_ln101_3          (sext             ) [ 00000000]
add_ln101_1           (add              ) [ 00000000]
tmp_2                 (partselect       ) [ 00000000]
icmp_ln101            (icmp             ) [ 00000000]
tmp_3                 (bitselect        ) [ 00000000]
trunc_ln3             (partselect       ) [ 00000000]
select_ln101          (select           ) [ 00000000]
or_ln101              (or               ) [ 00000000]
G                     (select           ) [ 01000010]
shl_ln                (bitconcatenate   ) [ 00000000]
sext_ln102_1          (sext             ) [ 00000000]
shl_ln102_1           (bitconcatenate   ) [ 00000000]
sext_ln102_2          (sext             ) [ 00000000]
add_ln102_1           (add              ) [ 00000000]
trunc_ln102           (trunc            ) [ 00000000]
sext_ln102_3          (sext             ) [ 00000000]
add_ln102_2           (add              ) [ 00000000]
add_ln102             (add              ) [ 00000000]
tmp_4                 (partselect       ) [ 00000000]
icmp_ln102            (icmp             ) [ 00000000]
tmp_5                 (bitselect        ) [ 00000000]
trunc_ln4             (partselect       ) [ 00000000]
select_ln102          (select           ) [ 00000000]
or_ln102              (or               ) [ 00000000]
B                     (select           ) [ 01000010]
store_ln72            (store            ) [ 00000000]
zext_ln103_1          (zext             ) [ 01000001]
out_channels_ch2_addr (getelementptr    ) [ 00000000]
out_channels_ch3_addr (getelementptr    ) [ 00000000]
add_ln100_1           (add              ) [ 00000000]
tmp                   (partselect       ) [ 00000000]
icmp_ln100            (icmp             ) [ 00000000]
tmp_1                 (bitselect        ) [ 00000000]
trunc_ln              (partselect       ) [ 00000000]
select_ln100          (select           ) [ 00000000]
or_ln100              (or               ) [ 00000000]
R                     (select           ) [ 01000001]
store_ln104           (store            ) [ 00000000]
store_ln105           (store            ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln72     (specpipeline     ) [ 00000000]
specloopname_ln72     (specloopname     ) [ 00000000]
out_channels_ch1_addr (getelementptr    ) [ 00000000]
store_ln103           (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="y_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="height_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bound_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Y_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="U_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="V_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_channels_ch2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="22" slack="0"/>
<pin id="166" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_channels_ch3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="22" slack="0"/>
<pin id="173" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln104_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="22" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln105_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="22" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="1"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_channels_ch1_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="22" slack="1"/>
<pin id="192" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln103_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln0_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvar_flatten_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln89_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln89_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln89_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln97_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="C_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="D_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln100_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln101_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="E_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln100_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_3/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="y_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="3"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln92_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="3"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln72_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="16" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln100_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mul_ln101_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="y_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln92_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="3"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="x_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="4"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="x_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln72_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="16" slack="0"/>
<pin id="318" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln103_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="22" slack="0"/>
<pin id="327" dir="0" index="1" bw="12" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln103_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103_1/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_1_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="22" slack="0"/>
<pin id="339" dir="0" index="1" bw="14" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln103_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="0"/>
<pin id="347" dir="0" index="1" bw="22" slack="0"/>
<pin id="348" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln103_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln103_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln100_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="18" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln100_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="18" slack="0"/>
<pin id="365" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_4/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln101_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_3/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln101_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="17" slack="0"/>
<pin id="371" dir="0" index="1" bw="18" slack="0"/>
<pin id="372" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="18" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln101_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="18" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="18" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln101_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln101_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="G_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="17" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="3"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln102_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="0"/>
<pin id="439" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln102_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="3"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln102_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln102_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="0" index="1" bw="10" slack="0"/>
<pin id="455" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln102_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="18" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln102_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="18" slack="0"/>
<pin id="464" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_3/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln102_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_2/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln102_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="18" slack="0"/>
<pin id="474" dir="0" index="1" bw="18" slack="0"/>
<pin id="475" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="19" slack="0"/>
<pin id="481" dir="0" index="2" bw="6" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln102_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="19" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="5" slack="0"/>
<pin id="507" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln102_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="0" index="2" bw="8" slack="0"/>
<pin id="516" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln102_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="B_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln72_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="4"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln103_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="22" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="18" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln100_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="18" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="18" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="5" slack="0"/>
<pin id="571" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln100_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln100_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="R_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/6 "/>
</bind>
</comp>

<comp id="597" class="1007" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="0" index="2" bw="8" slack="0"/>
<pin id="601" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100/2 add_ln100/4 "/>
</bind>
</comp>

<comp id="608" class="1007" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="17" slack="0"/>
<pin id="612" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101/2 sext_ln101_2/4 add_ln101/4 "/>
</bind>
</comp>

<comp id="617" class="1007" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="9" slack="0"/>
<pin id="620" dir="0" index="2" bw="18" slack="0"/>
<pin id="621" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100_1/3 add_ln100_1/5 "/>
</bind>
</comp>

<comp id="628" class="1005" name="y_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="635" class="1005" name="x_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="642" class="1005" name="indvar_flatten_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="649" class="1005" name="height_read_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="3"/>
<pin id="651" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln89_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="5"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="658" class="1005" name="V_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="663" class="1005" name="D_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="3"/>
<pin id="665" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="669" class="1005" name="sext_ln100_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="18" slack="1"/>
<pin id="671" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100 "/>
</bind>
</comp>

<comp id="674" class="1005" name="sext_ln101_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln101 "/>
</bind>
</comp>

<comp id="679" class="1005" name="E_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="684" class="1005" name="sext_ln100_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="icmp_ln92_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="694" class="1005" name="select_ln72_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="1"/>
<pin id="696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln72 "/>
</bind>
</comp>

<comp id="699" class="1005" name="mul_ln101_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="17" slack="1"/>
<pin id="701" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln103_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="22" slack="1"/>
<pin id="706" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln100_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="18" slack="1"/>
<pin id="711" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="714" class="1005" name="G_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="719" class="1005" name="B_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln103_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="R_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="102" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="102" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="138" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="144" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="150" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="240" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="246" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="269" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="277" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="305" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="314" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="325" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="337" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="388"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="369" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="369" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="413"><net_src comp="384" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="384" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="390" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="408" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="398" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="86" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="440"><net_src comp="430" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="90" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="437" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="360" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="462" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="363" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="94" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="492"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="98" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="472" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="508"><net_src comp="100" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="466" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="488" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="488" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="494" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="512" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="502" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="314" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="557"><net_src comp="544" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="76" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="580"><net_src comp="553" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="82" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="66" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="553" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="559" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="575" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="566" pin="4"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="252" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="54" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="605"><net_src comp="597" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="606"><net_src comp="597" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="607"><net_src comp="597" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="613"><net_src comp="256" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="50" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="288" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="622"><net_src comp="265" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="52" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="597" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="617" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="626"><net_src comp="617" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="627"><net_src comp="617" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="631"><net_src comp="120" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="638"><net_src comp="124" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="645"><net_src comp="128" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="652"><net_src comp="132" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="657"><net_src comp="219" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="156" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="666"><net_src comp="246" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="672"><net_src comp="252" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="677"><net_src comp="256" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="682"><net_src comp="260" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="687"><net_src comp="265" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="692"><net_src comp="272" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="697"><net_src comp="277" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="702"><net_src comp="288" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="707"><net_src comp="354" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="712"><net_src comp="597" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="717"><net_src comp="422" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="722"><net_src comp="526" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="727"><net_src comp="539" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="732"><net_src comp="589" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="195" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {7 }
	Port: out_channels_ch2 | {6 }
	Port: out_channels_ch3 | {6 }
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
 - Input state : 
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : bound | {1 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : height | {1 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : out_channels_ch1 | {}
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : out_channels_ch2 | {}
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : out_channels_ch3 | {}
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : in_channels_ch1 | {2 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : in_channels_ch2 | {2 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : in_channels_ch3 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln89 : 2
		add_ln89 : 2
		br_ln89 : 3
		store_ln89 : 3
	State 2
		C : 1
		sext_ln100 : 2
		mul_ln100 : 3
		mul_ln101 : 1
	State 3
		mul_ln100_1 : 1
	State 4
		icmp_ln92 : 1
		select_ln72 : 2
		add_ln100 : 1
		sext_ln101_2 : 1
		mul_ln101_1 : 1
		add_ln101 : 2
		y_1 : 3
		store_ln92 : 4
	State 5
		x_2 : 1
		select_ln72_1 : 2
		trunc_ln103 : 3
		tmp_cast : 4
		trunc_ln103_1 : 3
		tmp_1_cast : 4
		add_ln103 : 5
		add_ln103_1 : 6
		trunc_ln100 : 1
		sext_ln100_4 : 1
		add_ln100_1 : 1
		sext_ln101_3 : 1
		add_ln101_1 : 2
		tmp_2 : 3
		icmp_ln101 : 4
		tmp_3 : 3
		trunc_ln3 : 3
		select_ln101 : 5
		or_ln101 : 5
		G : 5
		sext_ln102_1 : 1
		sext_ln102_2 : 1
		add_ln102_1 : 2
		trunc_ln102 : 3
		sext_ln102_3 : 3
		add_ln102_2 : 4
		add_ln102 : 4
		tmp_4 : 5
		icmp_ln102 : 6
		tmp_5 : 5
		trunc_ln4 : 5
		select_ln102 : 7
		or_ln102 : 7
		B : 7
		store_ln72 : 3
	State 6
		out_channels_ch2_addr : 1
		out_channels_ch3_addr : 1
		tmp : 1
		icmp_ln100 : 2
		tmp_1 : 1
		trunc_ln : 1
		select_ln100 : 3
		or_ln100 : 3
		R : 3
		store_ln104 : 2
		store_ln105 : 2
	State 7
		store_ln103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln89_fu_225     |    0    |    0    |    39   |
|          |         C_fu_240        |    0    |    0    |    15   |
|          |        y_1_fu_294       |    0    |    0    |    23   |
|          |        x_2_fu_308       |    0    |    0    |    23   |
|    add   |     add_ln103_fu_345    |    0    |    0    |    22   |
|          |    add_ln103_1_fu_354   |    0    |    0    |    22   |
|          |    add_ln101_1_fu_369   |    0    |    0    |    25   |
|          |    add_ln102_1_fu_452   |    0    |    0    |    24   |
|          |    add_ln102_2_fu_466   |    0    |    0    |    23   |
|          |     add_ln102_fu_472    |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln72_fu_277   |    0    |    0    |    16   |
|          |   select_ln72_1_fu_314  |    0    |    0    |    16   |
|          |   select_ln101_fu_408   |    0    |    0    |    8    |
|  select  |         G_fu_422        |    0    |    0    |    8    |
|          |   select_ln102_fu_512   |    0    |    0    |    8    |
|          |         B_fu_526        |    0    |    0    |    8    |
|          |   select_ln100_fu_575   |    0    |    0    |    8    |
|          |         R_fu_589        |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln89_fu_219    |    0    |    0    |    18   |
|          |     icmp_ln92_fu_272    |    0    |    0    |    13   |
|   icmp   |    icmp_ln101_fu_384    |    0    |    0    |    8    |
|          |    icmp_ln102_fu_488    |    0    |    0    |    8    |
|          |    icmp_ln100_fu_553    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln101_1_fu_288   |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|    xor   |         D_fu_246        |    0    |    0    |    8    |
|          |         E_fu_260        |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln101_fu_416     |    0    |    0    |    2    |
|    or    |     or_ln102_fu_520     |    0    |    0    |    2    |
|          |     or_ln100_fu_583     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_597       |    1    |    0    |    0    |
|  muladd  |        grp_fu_608       |    1    |    0    |    0    |
|          |        grp_fu_617       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | height_read_read_fu_132 |    0    |    0    |    0    |
|          |  bound_read_read_fu_138 |    0    |    0    |    0    |
|   read   |      Y_read_fu_144      |    0    |    0    |    0    |
|          |      U_read_fu_150      |    0    |    0    |    0    |
|          |      V_read_fu_156      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln97_fu_236    |    0    |    0    |    0    |
|   zext   |    zext_ln103_fu_351    |    0    |    0    |    0    |
|          |   zext_ln103_1_fu_539   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln100_fu_252    |    0    |    0    |    0    |
|          |    sext_ln101_fu_256    |    0    |    0    |    0    |
|          |   sext_ln100_3_fu_265   |    0    |    0    |    0    |
|          |   sext_ln100_1_fu_285   |    0    |    0    |    0    |
|   sext   |   sext_ln100_4_fu_363   |    0    |    0    |    0    |
|          |   sext_ln101_3_fu_366   |    0    |    0    |    0    |
|          |   sext_ln102_1_fu_437   |    0    |    0    |    0    |
|          |   sext_ln102_2_fu_448   |    0    |    0    |    0    |
|          |   sext_ln102_3_fu_462   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln103_fu_321   |    0    |    0    |    0    |
|   trunc  |   trunc_ln103_1_fu_333  |    0    |    0    |    0    |
|          |    trunc_ln100_fu_360   |    0    |    0    |    0    |
|          |    trunc_ln102_fu_458   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_cast_fu_325     |    0    |    0    |    0    |
|bitconcatenate|    tmp_1_cast_fu_337    |    0    |    0    |    0    |
|          |      shl_ln_fu_430      |    0    |    0    |    0    |
|          |    shl_ln102_1_fu_441   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_374      |    0    |    0    |    0    |
|          |     trunc_ln3_fu_398    |    0    |    0    |    0    |
|partselect|       tmp_4_fu_478      |    0    |    0    |    0    |
|          |     trunc_ln4_fu_502    |    0    |    0    |    0    |
|          |        tmp_fu_544       |    0    |    0    |    0    |
|          |     trunc_ln_fu_566     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_390      |    0    |    0    |    0    |
| bitselect|       tmp_5_fu_494      |    0    |    0    |    0    |
|          |       tmp_1_fu_559      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   449   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       B_reg_719      |    8   |
|       D_reg_663      |    8   |
|       E_reg_679      |    8   |
|       G_reg_714      |    8   |
|       R_reg_729      |    8   |
|       V_reg_658      |    8   |
|   add_ln100_reg_709  |   18   |
|  add_ln103_1_reg_704 |   22   |
|  height_read_reg_649 |   16   |
|   icmp_ln89_reg_654  |    1   |
|   icmp_ln92_reg_689  |    1   |
|indvar_flatten_reg_642|   32   |
|  mul_ln101_1_reg_699 |   17   |
|  select_ln72_reg_694 |   16   |
| sext_ln100_3_reg_684 |   18   |
|  sext_ln100_reg_669  |   18   |
|  sext_ln101_reg_674  |   16   |
|       x_reg_635      |   16   |
|       y_reg_628      |   16   |
| zext_ln103_1_reg_724 |   64   |
+----------------------+--------+
|         Total        |   319  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_597 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_608 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_617 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_617 |  p1  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   76   ||  6.4713 ||    41   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   449  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   319  |   490  |
+-----------+--------+--------+--------+--------+
