Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx-2025-1/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serialAdder_tb_behav xil_defaultlib.serialAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'E' [/home/student/karanovl/csci355/vivado/lab_final/lab_final.srcs/sources_1/new/serialAdder.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'E' [/home/student/karanovl/csci355/vivado/lab_final/lab_final.srcs/sources_1/new/serialAdder.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pdata' [/home/student/karanovl/csci355/vivado/lab_final/lab_final.srcs/sources_1/new/serialAdder.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shiftReg
Compiling module xil_defaultlib.serialAdder
Compiling module xil_defaultlib.serialAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serialAdder_tb_behav
