########################################################################################
#
# Stingray sensor mode settings for Scooby
#
# Adapted for RX-51

V14 03-June-2008

C EXTCLK  1 1 		ExtClk source: 1=19.200, 2=26.000, 3=98.304MHz ; Divider: 0=/1,1=/2,2=/4 ... 7=/14

S Mode1_poweron_Mode2_16VGA_2592x1968_12.07fps
# MFR settings 1.7 (from application note E190)
 126C	CC	Need to set firstly
 1269	00	Strobe and Data of CCP2 delay are minimized.
 1220	89	Refined value of Min H_COUNT 
 123A	07	Frequency of SPCK setting (SPCK=MRCK)
 1241	94	Initial setting
 1242	02	Initial setting
 124B	00	Initial setting
 1255	FF	Initial setting
 1256	9F	Initial setting
 1258	00	Initial setting
 125D	88	From parallel out to serial out
 125E	C0	From w/ embeded data to w/o embeded data
 1263	98	Initial setting
 1268	C6	CCP2 out is from STOP to ACTIVE
 1434	00	Initial setting
 1163	44	Initial setting
 1166	29	Initial setting
 1140	02	Initial setting
 1011	24	Initial setting
 1151	80	Initial setting
 1152	23	Initial setting
 1014	05	Initial setting( for improvement2 of lower frequency noise )
 1033	06	
 1034	79	
 1423	3F	
 1424	3F	
 1426	00	
 1439	00	Switch of Preset-White-balance (0d:disable / 1d:enable)
 161F	60	Switch of blemish correction (0d:disable / 1d:enable)
 1634	00	Switch of auto noise correction (0d:disable / 1d:enable)
 1646	00	Initial setting
 1648	00	Initial setting
 113E	01	Initial setting
 113F	22	Initial setting
#S Mode2_16VGA_2592x1968_12.07fps
 1239 64
 1238 02
 123B 70
 123A 07
 121B 64
 121D 64
 1221 00
 1220 89
 1223 00
 1222 54
 125D 88 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode1_16VGA_2592x1968_13.12fps_DPCM10-8
 1239 57
 1238 82
 123B 70
 123A 06
 121B 64
 121D 64
 1221 00
 1220 80 <-changed to v14 7E->80
 1223 00
 1222 54
 125D 83 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode3_4VGA_1296x984_29.99fps_DPCM10-8
 1239 64
 1238 02
 123B 71
 123A 06
 121B 63
 121D 63
 1221 00
 1220 7E
 1223 00
 1222 54
 125D 83 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode4_SVGA_864x656_29.88fps
 1239 64
 1238 02
 123B 71
 123A 07
 121B 62
 121D 62
 1221 00
 1220 A6
 1223 00
 1222 54
 125D 88 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode5_VGA_648x492_29.93fps
 1239 64
 1238 02
 123B 71
 123A 07
 121B 61
 121D 61
 1221 00
 1220 DD
 1223 00
 1222 54
 125D 88 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode2_16VGA_2592x1968_3.99fps
 1239 64
 1238 02
 123B 70
 123A 07
 121B 64
 121D 64
 1221 00
 1220 89
 1223 00
 1222 FE

S Mode_648x492_5fps
 1239 64
 1238 02
 123B 71
 123A 57 # VCO_DIV: divide pixel clock by 6
 121B 61
 121D 61
 1221 00
 1220 DD
 1223 00
 1222 54
 125D 88 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode3_4VGA_1296x984_5fps
 1239 7B
 1238 82
 123B 70
 123A 17
 121B 63
 121D 63
 1221 00
 1220 89
 1223 00
 1222 FA
 125D 88 ;CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]

S Mode_4VGA_1296x984_25fps_DPCM10-8
 1239 4F       # CKVAR_DIV
 1238 02       # CKVAR_DIV[8] CKREF_DIV
 123B 70       # MRCK_DIV LVDSCK_DIV
 123A 05       # VCO_DIV SPCK_DIV
 121B 63       # PIC_SIZE MONI_MODE
 1220 85       # H_COUNT
 1221 00       # H_COUNT[10:8]
 1222 58       # V_COUNT
 1223 00       # V_COUNT[12:8]
 121D 63       # H_SIZE H_INTERMIT
 125D 83       # CCP_LVDS_MODE/ */ */ */ */ CCP_COMP_MODE[2-0]
