# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_4_1_SHIFT_REG.srcs/sources_1/new/D_FF.vhd" \
"../../../../Esercizio_4_1_SHIFT_REG.srcs/sources_1/new/SR_Component.vhd" \
"../../../../Esercizio_4_1_SHIFT_REG.srcs/sources_1/imports/new/mux_2_1.vhd" \
"../../../../Esercizio_4_1_SHIFT_REG.srcs/sources_1/new/shif_register.vhd" \
"../../../../Esercizio_4_1_SHIFT_REG.srcs/sim_1/new/shift_register_tb.vhd" \

# Do not sort compile order
nosort
