m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.1
vCONTROL
!s110 1652045299
!i10b 1
!s100 lYBHA9b`Pmeo@NgEOT=050
IC@c`[YR:L=G:S2dL1KUdK2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1
w1652008470
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1652045299.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@c@o@n@t@r@o@l
vMULT_ACC
Z6 !s110 1652045300
!i10b 1
!s100 9Skd9@n;g9YKVhT_SkNEd3
IN=RV0aKY9MOO>f7`<T`[X2
R0
R1
w1652036600
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v
L0 2
R2
r1
!s85 0
31
Z7 !s108 1652045300.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v|
!i113 1
R4
R5
n@m@u@l@t_@a@c@c
vREG_MUX
R6
!i10b 1
!s100 n`J9jUXkUEc0FXH@NJgiE1
I5f8]C4QikCb`k[;KHgIEc0
R0
R1
w1651690350
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/REG_MUX.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/REG_MUX.v
L0 1
R2
r1
!s85 0
31
R3
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/REG_MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/REG_MUX.v|
!i113 1
R4
R5
n@r@e@g_@m@u@x
vROM
R6
!i10b 1
!s100 TN>BL<_71BJ7gHJPTJ3zY2
IN^23?zSJfB8`_4Mn@hI402
R0
R1
w1652037492
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v
L0 1
R2
r1
!s85 0
31
R7
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v|
!i113 1
R4
R5
n@r@o@m
vSEC_FILTER
R6
!i10b 1
!s100 O8mY1TnW=SzWbIT]o9DT51
Iz6S;gMHC_O4Zae@JVzVcT0
R0
R1
w1651439320
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v
L0 1
R2
r1
!s85 0
31
R7
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v|
!i113 1
R4
R5
n@s@e@c_@f@i@l@t@e@r
vTB_CONTROL
R6
!i10b 1
!s100 QKTW?B_>A>P:Q4Tb>4TF22
IW7e`MRn4GPjX:YIDWzz2M3
R0
R1
w1651942132
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_CONTROL.v
L0 3
R2
r1
!s85 0
31
R7
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_CONTROL.v|
!i113 1
R4
R5
n@t@b_@c@o@n@t@r@o@l
vTB_MULT_ACC
Z8 !s110 1652045301
!i10b 1
!s100 k87CbI<:VZPm[IfDjUU3:1
ITI=LEUXYBGE?OZDl8;_cV1
R0
R1
w1651942146
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_MULT_ACC.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_MULT_ACC.v
L0 3
R2
r1
!s85 0
31
Z9 !s108 1652045301.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_MULT_ACC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_MULT_ACC.v|
!i113 1
R4
R5
n@t@b_@m@u@l@t_@a@c@c
vTB_REG_MUX
R6
!i10b 1
!s100 [UD??VGZoo]CR9817ZS_H3
I5Bi[Z;=__7FY5]X<UeQOo0
R0
R1
w1652045287
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_REG_MUX.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_REG_MUX.v
L0 3
R2
r1
!s85 0
31
R7
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_REG_MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_REG_MUX.v|
!i113 1
R4
R5
n@t@b_@r@e@g_@m@u@x
vTB_ROM
R6
!i10b 1
!s100 X>SQ6b[VS?YNkg6ULMVna2
IkNHW^aWYCn`Kzh_^ik9bj1
R0
R1
w1651927393
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_ROM.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_ROM.v
L0 3
R2
r1
!s85 0
31
R7
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_ROM.v|
!i113 1
R4
R5
n@t@b_@r@o@m
vTB_SEC_FILTER
R8
!i10b 1
!s100 NPd2m57@QcgI3h<ZGRmUh2
IJ6Unb0=W6h@G@bEN:V:]=0
R0
R1
w1652027002
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v
L0 3
R2
r1
!s85 0
31
R9
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/TB_SEC_FILTER.v|
!i113 1
R4
R5
n@t@b_@s@e@c_@f@i@l@t@e@r
