{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 09:03:08 2011 " "Info: Processing started: Thu Apr 28 09:03:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA -c FPGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA -c FPGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "vpclkin\[0\] " "Info: Assuming node \"vpclkin\[0\]\" is an undefined clock" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vpclkin\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[7\] " "Info: Detected ripple clock \"sse_counter\[7\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "vs_0_o2_1_a " "Info: Detected gated clock \"vs_0_o2_1_a\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 128 19 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vs_0_o2_1_a" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[12\] " "Info: Detected ripple clock \"sse_counter\[12\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[6\] " "Info: Detected ripple clock \"sse_counter\[6\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[8\] " "Info: Detected ripple clock \"sse_counter\[8\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[9\] " "Info: Detected ripple clock \"sse_counter\[9\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[16\] " "Info: Detected ripple clock \"sse_counter\[16\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[14\] " "Info: Detected ripple clock \"sse_counter\[14\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[17\] " "Info: Detected ripple clock \"sse_counter\[17\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[15\] " "Info: Detected ripple clock \"sse_counter\[15\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[19\] " "Info: Detected ripple clock \"sse_counter\[19\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[18\] " "Info: Detected ripple clock \"sse_counter\[18\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "vs_0_o2_1 " "Info: Detected gated clock \"vs_0_o2_1\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 129 17 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vs_0_o2_1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "vs_0_o2_a " "Info: Detected gated clock \"vs_0_o2_a\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 130 17 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vs_0_o2_a" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[10\] " "Info: Detected ripple clock \"sse_counter\[10\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[11\] " "Info: Detected ripple clock \"sse_counter\[11\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "vs_0_a2_a " "Info: Detected gated clock \"vs_0_a2_a\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 134 17 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vs_0_a2_a" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "hs_0_a2_3 " "Info: Detected gated clock \"hs_0_a2_3\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 121 17 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "hs_0_a2_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "vs_0_o2 " "Info: Detected gated clock \"vs_0_o2\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 131 15 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vs_0_o2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sse_counter\[13\] " "Info: Detected ripple clock \"sse_counter\[13\]\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sse_counter\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "vs_0_a2 " "Info: Detected gated clock \"vs_0_a2\" as buffer" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "vs_0_a2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "vpclkin\[0\] register frame_counter\[0\] register frame_counter\[7\] 196.12 MHz 5.099 ns Internal " "Info: Clock \"vpclkin\[0\]\" has Internal fmax of 196.12 MHz between source register \"frame_counter\[0\]\" and destination register \"frame_counter\[7\]\" (period= 5.099 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.983 ns + Longest register register " "Info: + Longest register to register delay is 1.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frame_counter\[0\] 1 REG LCFF_X25_Y13_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 3; REG Node = 'frame_counter\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { frame_counter[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.495 ns) 0.855 ns frame_counter_c0_cout 2 COMB LCCOMB_X25_Y13_N2 2 " "Info: 2: + IC(0.360 ns) + CELL(0.495 ns) = 0.855 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 2; COMB Node = 'frame_counter_c0_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.855 ns" { frame_counter[0] frame_counter_c0_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 86 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.935 ns frame_counter_c1_cout 3 COMB LCCOMB_X25_Y13_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.935 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 2; COMB Node = 'frame_counter_c1_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { frame_counter_c0_cout frame_counter_c1_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 87 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.015 ns frame_counter_c2_cout 4 COMB LCCOMB_X25_Y13_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.015 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 2; COMB Node = 'frame_counter_c2_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { frame_counter_c1_cout frame_counter_c2_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 88 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.095 ns frame_counter_c3_cout 5 COMB LCCOMB_X25_Y13_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.095 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 2; COMB Node = 'frame_counter_c3_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { frame_counter_c2_cout frame_counter_c3_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 89 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.175 ns frame_counter_c4_cout 6 COMB LCCOMB_X25_Y13_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.175 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 2; COMB Node = 'frame_counter_c4_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { frame_counter_c3_cout frame_counter_c4_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 90 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.255 ns frame_counter_c5_cout 7 COMB LCCOMB_X25_Y13_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.255 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'frame_counter_c5_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { frame_counter_c4_cout frame_counter_c5_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 91 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.429 ns frame_counter_c6_cout 8 COMB LCCOMB_X25_Y13_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 1.429 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 1; COMB Node = 'frame_counter_c6_cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { frame_counter_c5_cout frame_counter_c6_cout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 92 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.887 ns frame_counter_c7_combout 9 COMB LCCOMB_X25_Y13_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 1.887 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 1; COMB Node = 'frame_counter_c7_combout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { frame_counter_c6_cout frame_counter_c7_combout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 55 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.983 ns frame_counter\[7\] 10 REG LCFF_X25_Y13_N17 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 1.983 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'frame_counter\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { frame_counter_c7_combout frame_counter[7] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 81.85 % ) " "Info: Total cell delay = 1.623 ns ( 81.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.360 ns ( 18.15 % ) " "Info: Total interconnect delay = 0.360 ns ( 18.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.983 ns" { frame_counter[0] frame_counter_c0_cout frame_counter_c1_cout frame_counter_c2_cout frame_counter_c3_cout frame_counter_c4_cout frame_counter_c5_cout frame_counter_c6_cout frame_counter_c7_combout frame_counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.983 ns" { frame_counter[0] frame_counter_c0_cout frame_counter_c1_cout frame_counter_c2_cout frame_counter_c3_cout frame_counter_c4_cout frame_counter_c5_cout frame_counter_c6_cout frame_counter_c7_combout frame_counter[7] } { 0.000ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.877 ns - Smallest " "Info: - Smallest clock skew is -2.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] destination 11.435 ns + Shortest register " "Info: + Shortest clock path from clock \"vpclkin\[0\]\" to destination register is 11.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.879 ns) 7.860 ns sse_counter\[13\] 2 REG LCFF_X24_Y11_N7 4 " "Info: 2: + IC(6.118 ns) + CELL(0.879 ns) = 7.860 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 4; REG Node = 'sse_counter\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.997 ns" { vpclkin[0] sse_counter[13] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.513 ns) 8.763 ns vs_0_a2 3 COMB LCCOMB_X24_Y11_N28 1 " "Info: 3: + IC(0.390 ns) + CELL(0.513 ns) = 8.763 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'vs_0_a2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.903 ns" { sse_counter[13] vs_0_a2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.000 ns) 10.036 ns vs_0_a2~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.273 ns) + CELL(0.000 ns) = 10.036 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'vs_0_a2~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.273 ns" { vs_0_a2 vs_0_a2~clkctrl } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.602 ns) 11.435 ns frame_counter\[7\] 5 REG LCFF_X25_Y13_N17 2 " "Info: 5: + IC(0.797 ns) + CELL(0.602 ns) = 11.435 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 2; REG Node = 'frame_counter\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.399 ns" { vs_0_a2~clkctrl frame_counter[7] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 24.98 % ) " "Info: Total cell delay = 2.857 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.578 ns ( 75.02 % ) " "Info: Total interconnect delay = 8.578 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { vpclkin[0] sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[7] } { 0.000ns 0.000ns 6.118ns 0.390ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.513ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] source 14.312 ns - Longest register " "Info: - Longest clock path from clock \"vpclkin\[0\]\" to source register is 14.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.879 ns) 7.860 ns sse_counter\[11\] 2 REG LCFF_X24_Y11_N3 6 " "Info: 2: + IC(6.118 ns) + CELL(0.879 ns) = 7.860 ns; Loc. = LCFF_X24_Y11_N3; Fanout = 6; REG Node = 'sse_counter\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.997 ns" { vpclkin[0] sse_counter[11] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.542 ns) 9.403 ns vs_0_o2_1_a 3 COMB LCCOMB_X24_Y12_N2 1 " "Info: 3: + IC(1.001 ns) + CELL(0.542 ns) = 9.403 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 1; COMB Node = 'vs_0_o2_1_a'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { sse_counter[11] vs_0_o2_1_a } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 128 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.879 ns vs_0_o2_1 4 COMB LCCOMB_X24_Y12_N4 1 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 9.879 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'vs_0_o2_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { vs_0_o2_1_a vs_0_o2_1 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 129 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.178 ns) 10.920 ns vs_0_o2 5 COMB LCCOMB_X24_Y11_N26 1 " "Info: 5: + IC(0.863 ns) + CELL(0.178 ns) = 10.920 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 1; COMB Node = 'vs_0_o2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.041 ns" { vs_0_o2_1 vs_0_o2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 131 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.427 ns) 11.640 ns vs_0_a2 6 COMB LCCOMB_X24_Y11_N28 1 " "Info: 6: + IC(0.293 ns) + CELL(0.427 ns) = 11.640 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'vs_0_a2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.720 ns" { vs_0_o2 vs_0_a2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.000 ns) 12.913 ns vs_0_a2~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(1.273 ns) + CELL(0.000 ns) = 12.913 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'vs_0_a2~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.273 ns" { vs_0_a2 vs_0_a2~clkctrl } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.602 ns) 14.312 ns frame_counter\[0\] 8 REG LCFF_X25_Y13_N3 3 " "Info: 8: + IC(0.797 ns) + CELL(0.602 ns) = 14.312 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 3; REG Node = 'frame_counter\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.399 ns" { vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.669 ns ( 25.64 % ) " "Info: Total cell delay = 3.669 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.643 ns ( 74.36 % ) " "Info: Total interconnect delay = 10.643 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { vpclkin[0] sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[7] } { 0.000ns 0.000ns 6.118ns 0.390ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.513ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.983 ns" { frame_counter[0] frame_counter_c0_cout frame_counter_c1_cout frame_counter_c2_cout frame_counter_c3_cout frame_counter_c4_cout frame_counter_c5_cout frame_counter_c6_cout frame_counter_c7_combout frame_counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.983 ns" { frame_counter[0] frame_counter_c0_cout frame_counter_c1_cout frame_counter_c2_cout frame_counter_c3_cout frame_counter_c4_cout frame_counter_c5_cout frame_counter_c6_cout frame_counter_c7_combout frame_counter[7] } { 0.000ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { vpclkin[0] sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[7] } { 0.000ns 0.000ns 6.118ns 0.390ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.513ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "vpclkin\[0\] 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"vpclkin\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "frame_counter\[0\] frame_counter\[0\] vpclkin\[0\] 1.909 ns " "Info: Found hold time violation between source  pin or register \"frame_counter\[0\]\" and destination pin or register \"frame_counter\[0\]\" for clock \"vpclkin\[0\]\" (Hold time is 1.909 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.877 ns + Largest " "Info: + Largest clock skew is 2.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] destination 14.312 ns + Longest register " "Info: + Longest clock path from clock \"vpclkin\[0\]\" to destination register is 14.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.879 ns) 7.860 ns sse_counter\[11\] 2 REG LCFF_X24_Y11_N3 6 " "Info: 2: + IC(6.118 ns) + CELL(0.879 ns) = 7.860 ns; Loc. = LCFF_X24_Y11_N3; Fanout = 6; REG Node = 'sse_counter\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.997 ns" { vpclkin[0] sse_counter[11] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.542 ns) 9.403 ns vs_0_o2_1_a 3 COMB LCCOMB_X24_Y12_N2 1 " "Info: 3: + IC(1.001 ns) + CELL(0.542 ns) = 9.403 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 1; COMB Node = 'vs_0_o2_1_a'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { sse_counter[11] vs_0_o2_1_a } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 128 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.879 ns vs_0_o2_1 4 COMB LCCOMB_X24_Y12_N4 1 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 9.879 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'vs_0_o2_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { vs_0_o2_1_a vs_0_o2_1 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 129 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.178 ns) 10.920 ns vs_0_o2 5 COMB LCCOMB_X24_Y11_N26 1 " "Info: 5: + IC(0.863 ns) + CELL(0.178 ns) = 10.920 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 1; COMB Node = 'vs_0_o2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.041 ns" { vs_0_o2_1 vs_0_o2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 131 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.427 ns) 11.640 ns vs_0_a2 6 COMB LCCOMB_X24_Y11_N28 1 " "Info: 6: + IC(0.293 ns) + CELL(0.427 ns) = 11.640 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'vs_0_a2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.720 ns" { vs_0_o2 vs_0_a2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.000 ns) 12.913 ns vs_0_a2~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(1.273 ns) + CELL(0.000 ns) = 12.913 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'vs_0_a2~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.273 ns" { vs_0_a2 vs_0_a2~clkctrl } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.602 ns) 14.312 ns frame_counter\[0\] 8 REG LCFF_X25_Y13_N3 3 " "Info: 8: + IC(0.797 ns) + CELL(0.602 ns) = 14.312 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 3; REG Node = 'frame_counter\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.399 ns" { vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.669 ns ( 25.64 % ) " "Info: Total cell delay = 3.669 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.643 ns ( 74.36 % ) " "Info: Total interconnect delay = 10.643 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] source 11.435 ns - Shortest register " "Info: - Shortest clock path from clock \"vpclkin\[0\]\" to source register is 11.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.879 ns) 7.860 ns sse_counter\[13\] 2 REG LCFF_X24_Y11_N7 4 " "Info: 2: + IC(6.118 ns) + CELL(0.879 ns) = 7.860 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 4; REG Node = 'sse_counter\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.997 ns" { vpclkin[0] sse_counter[13] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.513 ns) 8.763 ns vs_0_a2 3 COMB LCCOMB_X24_Y11_N28 1 " "Info: 3: + IC(0.390 ns) + CELL(0.513 ns) = 8.763 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'vs_0_a2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.903 ns" { sse_counter[13] vs_0_a2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.000 ns) 10.036 ns vs_0_a2~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.273 ns) + CELL(0.000 ns) = 10.036 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'vs_0_a2~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.273 ns" { vs_0_a2 vs_0_a2~clkctrl } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.602 ns) 11.435 ns frame_counter\[0\] 5 REG LCFF_X25_Y13_N3 3 " "Info: 5: + IC(0.797 ns) + CELL(0.602 ns) = 11.435 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 3; REG Node = 'frame_counter\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.399 ns" { vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 24.98 % ) " "Info: Total cell delay = 2.857 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.578 ns ( 75.02 % ) " "Info: Total interconnect delay = 8.578 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { vpclkin[0] sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 0.390ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.513ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { vpclkin[0] sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 0.390ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.513ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.977 ns - Shortest register register " "Info: - Shortest register to register delay is 0.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frame_counter\[0\] 1 REG LCFF_X25_Y13_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 3; REG Node = 'frame_counter\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { frame_counter[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.521 ns) 0.881 ns frame_counter_c0_combout 2 COMB LCCOMB_X25_Y13_N2 1 " "Info: 2: + IC(0.360 ns) + CELL(0.521 ns) = 0.881 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 1; COMB Node = 'frame_counter_c0_combout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { frame_counter[0] frame_counter_c0_combout } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 46 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.977 ns frame_counter\[0\] 3 REG LCFF_X25_Y13_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.977 ns; Loc. = LCFF_X25_Y13_N3; Fanout = 3; REG Node = 'frame_counter\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { frame_counter_c0_combout frame_counter[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 63.15 % ) " "Info: Total cell delay = 0.617 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.360 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.360 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.977 ns" { frame_counter[0] frame_counter_c0_combout frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.977 ns" { frame_counter[0] frame_counter_c0_combout frame_counter[0] } { 0.000ns 0.360ns 0.000ns } { 0.000ns 0.521ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { vpclkin[0] sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] vs_0_a2 vs_0_a2~clkctrl frame_counter[0] } { 0.000ns 0.000ns 6.118ns 0.390ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.513ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.977 ns" { frame_counter[0] frame_counter_c0_combout frame_counter[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.977 ns" { frame_counter[0] frame_counter_c0_combout frame_counter[0] } { 0.000ns 0.360ns 0.000ns } { 0.000ns 0.521ns 0.096ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "pix_counter\[5\] vpctlin\[0\] vpclkin\[0\] 0.406 ns register " "Info: tsu for register \"pix_counter\[5\]\" (data pin = \"vpctlin\[0\]\", clock pin = \"vpclkin\[0\]\") is 0.406 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.712 ns + Longest pin register " "Info: + Longest pin to register delay is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpctlin\[0\] 1 PIN PIN_129 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_129; Fanout = 31; PIN Node = 'vpctlin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpctlin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 26 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.109 ns) + CELL(0.740 ns) 7.712 ns pix_counter\[5\] 2 REG LCFF_X22_Y13_N15 3 " "Info: 2: + IC(6.109 ns) + CELL(0.740 ns) = 7.712 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'pix_counter\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.849 ns" { vpctlin[0] pix_counter[5] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 35 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 20.79 % ) " "Info: Total cell delay = 1.603 ns ( 20.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.109 ns ( 79.21 % ) " "Info: Total interconnect delay = 6.109 ns ( 79.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.712 ns" { vpctlin[0] pix_counter[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.712 ns" { vpctlin[0] vpctlin[0]~combout pix_counter[5] } { 0.000ns 0.000ns 6.109ns } { 0.000ns 0.863ns 0.740ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 35 24 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] destination 7.268 ns - Shortest register " "Info: - Shortest clock path from clock \"vpclkin\[0\]\" to destination register is 7.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.803 ns) + CELL(0.602 ns) 7.268 ns pix_counter\[5\] 2 REG LCFF_X22_Y13_N15 3 " "Info: 2: + IC(5.803 ns) + CELL(0.602 ns) = 7.268 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'pix_counter\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.405 ns" { vpclkin[0] pix_counter[5] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 35 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 20.16 % ) " "Info: Total cell delay = 1.465 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.803 ns ( 79.84 % ) " "Info: Total interconnect delay = 5.803 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.268 ns" { vpclkin[0] pix_counter[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.268 ns" { vpclkin[0] vpclkin[0]~combout pix_counter[5] } { 0.000ns 0.000ns 5.803ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.712 ns" { vpctlin[0] pix_counter[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.712 ns" { vpctlin[0] vpctlin[0]~combout pix_counter[5] } { 0.000ns 0.000ns 6.109ns } { 0.000ns 0.863ns 0.740ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.268 ns" { vpclkin[0] pix_counter[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.268 ns" { vpclkin[0] vpclkin[0]~combout pix_counter[5] } { 0.000ns 0.000ns 5.803ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "vpclkin\[0\] vpdout\[7\] frame_counter\[5\] 19.652 ns register " "Info: tco from clock \"vpclkin\[0\]\" to destination pin \"vpdout\[7\]\" through register \"frame_counter\[5\]\" is 19.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] source 14.312 ns + Longest register " "Info: + Longest clock path from clock \"vpclkin\[0\]\" to source register is 14.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.879 ns) 7.860 ns sse_counter\[11\] 2 REG LCFF_X24_Y11_N3 6 " "Info: 2: + IC(6.118 ns) + CELL(0.879 ns) = 7.860 ns; Loc. = LCFF_X24_Y11_N3; Fanout = 6; REG Node = 'sse_counter\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.997 ns" { vpclkin[0] sse_counter[11] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.542 ns) 9.403 ns vs_0_o2_1_a 3 COMB LCCOMB_X24_Y12_N2 1 " "Info: 3: + IC(1.001 ns) + CELL(0.542 ns) = 9.403 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 1; COMB Node = 'vs_0_o2_1_a'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { sse_counter[11] vs_0_o2_1_a } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 128 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.879 ns vs_0_o2_1 4 COMB LCCOMB_X24_Y12_N4 1 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 9.879 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'vs_0_o2_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { vs_0_o2_1_a vs_0_o2_1 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 129 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.178 ns) 10.920 ns vs_0_o2 5 COMB LCCOMB_X24_Y11_N26 1 " "Info: 5: + IC(0.863 ns) + CELL(0.178 ns) = 10.920 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 1; COMB Node = 'vs_0_o2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.041 ns" { vs_0_o2_1 vs_0_o2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 131 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.427 ns) 11.640 ns vs_0_a2 6 COMB LCCOMB_X24_Y11_N28 1 " "Info: 6: + IC(0.293 ns) + CELL(0.427 ns) = 11.640 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'vs_0_a2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.720 ns" { vs_0_o2 vs_0_a2 } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.000 ns) 12.913 ns vs_0_a2~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(1.273 ns) + CELL(0.000 ns) = 12.913 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'vs_0_a2~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.273 ns" { vs_0_a2 vs_0_a2~clkctrl } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 47 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.602 ns) 14.312 ns frame_counter\[5\] 8 REG LCFF_X25_Y13_N13 3 " "Info: 8: + IC(0.797 ns) + CELL(0.602 ns) = 14.312 ns; Loc. = LCFF_X25_Y13_N13; Fanout = 3; REG Node = 'frame_counter\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.399 ns" { vs_0_a2~clkctrl frame_counter[5] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.669 ns ( 25.64 % ) " "Info: Total cell delay = 3.669 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.643 ns ( 74.36 % ) " "Info: Total interconnect delay = 10.643 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[5] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.063 ns + Longest register pin " "Info: + Longest register to pin delay is 5.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frame_counter\[5\] 1 REG LCFF_X25_Y13_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N13; Fanout = 3; REG Node = 'frame_counter\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { frame_counter[5] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 34 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.521 ns) 1.109 ns vpdout_x\[7\] 2 COMB LCCOMB_X25_Y13_N20 1 " "Info: 2: + IC(0.588 ns) + CELL(0.521 ns) = 1.109 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 1; COMB Node = 'vpdout_x\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.109 ns" { frame_counter[5] vpdout_x[7] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 37 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(2.850 ns) 5.063 ns vpdout\[7\] 3 PIN PIN_94 0 " "Info: 3: + IC(1.104 ns) + CELL(2.850 ns) = 5.063 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'vpdout\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.954 ns" { vpdout_x[7] vpdout[7] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 25 54 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.371 ns ( 66.58 % ) " "Info: Total cell delay = 3.371 ns ( 66.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.692 ns ( 33.42 % ) " "Info: Total interconnect delay = 1.692 ns ( 33.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.063 ns" { frame_counter[5] vpdout_x[7] vpdout[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.063 ns" { frame_counter[5] vpdout_x[7] vpdout[7] } { 0.000ns 0.588ns 1.104ns } { 0.000ns 0.521ns 2.850ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.312 ns" { vpclkin[0] sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.312 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[11] vs_0_o2_1_a vs_0_o2_1 vs_0_o2 vs_0_a2 vs_0_a2~clkctrl frame_counter[5] } { 0.000ns 0.000ns 6.118ns 1.001ns 0.298ns 0.863ns 0.293ns 1.273ns 0.797ns } { 0.000ns 0.863ns 0.879ns 0.542ns 0.178ns 0.178ns 0.427ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.063 ns" { frame_counter[5] vpdout_x[7] vpdout[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.063 ns" { frame_counter[5] vpdout_x[7] vpdout[7] } { 0.000ns 0.588ns 1.104ns } { 0.000ns 0.521ns 2.850ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "vpdin\[9\] vpdout\[9\] 11.661 ns Longest " "Info: Longest tpd from source pin \"vpdin\[9\]\" to destination pin \"vpdout\[9\]\" is 11.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpdin\[9\] 1 PIN PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'vpdin\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpdin[9] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 24 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.521 ns) 7.365 ns vpdout_x\[9\] 2 COMB LCCOMB_X25_Y13_N26 1 " "Info: 2: + IC(5.981 ns) + CELL(0.521 ns) = 7.365 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 1; COMB Node = 'vpdout_x\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.502 ns" { vpdin[9] vpdout_x[9] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 37 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(2.850 ns) 11.661 ns vpdout\[9\] 3 PIN PIN_92 0 " "Info: 3: + IC(1.446 ns) + CELL(2.850 ns) = 11.661 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'vpdout\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.296 ns" { vpdout_x[9] vpdout[9] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 25 54 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.234 ns ( 36.31 % ) " "Info: Total cell delay = 4.234 ns ( 36.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.427 ns ( 63.69 % ) " "Info: Total interconnect delay = 7.427 ns ( 63.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.661 ns" { vpdin[9] vpdout_x[9] vpdout[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.661 ns" { vpdin[9] vpdin[9]~combout vpdout_x[9] vpdout[9] } { 0.000ns 0.000ns 5.981ns 1.446ns } { 0.000ns 0.863ns 0.521ns 2.850ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "sse_counter\[13\] vpctlin\[0\] vpclkin\[0\] 0.151 ns register " "Info: th for register \"sse_counter\[13\]\" (data pin = \"vpctlin\[0\]\", clock pin = \"vpclkin\[0\]\") is 0.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vpclkin\[0\] destination 7.583 ns + Longest register " "Info: + Longest clock path from clock \"vpclkin\[0\]\" to destination register is 7.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpclkin\[0\] 1 CLK PIN_126 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_126; Fanout = 31; CLK Node = 'vpclkin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpclkin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 28 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.602 ns) 7.583 ns sse_counter\[13\] 2 REG LCFF_X24_Y11_N7 4 " "Info: 2: + IC(6.118 ns) + CELL(0.602 ns) = 7.583 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 4; REG Node = 'sse_counter\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.720 ns" { vpclkin[0] sse_counter[13] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 19.32 % ) " "Info: Total cell delay = 1.465 ns ( 19.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.118 ns ( 80.68 % ) " "Info: Total interconnect delay = 6.118 ns ( 80.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.583 ns" { vpclkin[0] sse_counter[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.583 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] } { 0.000ns 0.000ns 6.118ns } { 0.000ns 0.863ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.718 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns vpctlin\[0\] 1 PIN PIN_129 31 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_129; Fanout = 31; PIN Node = 'vpctlin\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { vpctlin[0] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 26 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(0.740 ns) 7.718 ns sse_counter\[13\] 2 REG LCFF_X24_Y11_N7 4 " "Info: 2: + IC(6.115 ns) + CELL(0.740 ns) = 7.718 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 4; REG Node = 'sse_counter\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.855 ns" { vpctlin[0] sse_counter[13] } "NODE_NAME" } } { "rev_1/fpga.vqm" "" { Text "E:/project/IRISking/ikemb-0001/project/hardware/OV7720/fpga_v2/rev_1/fpga.vqm" 36 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 20.77 % ) " "Info: Total cell delay = 1.603 ns ( 20.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 79.23 % ) " "Info: Total interconnect delay = 6.115 ns ( 79.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.718 ns" { vpctlin[0] sse_counter[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.718 ns" { vpctlin[0] vpctlin[0]~combout sse_counter[13] } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.863ns 0.740ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.583 ns" { vpclkin[0] sse_counter[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.583 ns" { vpclkin[0] vpclkin[0]~combout sse_counter[13] } { 0.000ns 0.000ns 6.118ns } { 0.000ns 0.863ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.718 ns" { vpctlin[0] sse_counter[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.718 ns" { vpctlin[0] vpctlin[0]~combout sse_counter[13] } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.863ns 0.740ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 09:03:08 2011 " "Info: Processing ended: Thu Apr 28 09:03:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
