###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        48129   # Number of WRITE/WRITEP commands
num_reads_done                 =       796048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       625295   # Number of read row buffer hits
num_read_cmds                  =       796045   # Number of READ/READP commands
num_writes_done                =        48148   # Number of read requests issued
num_write_row_hits             =        28934   # Number of write row buffer hits
num_act_cmds                   =       190801   # Number of ACT commands
num_pre_cmds                   =       190776   # Number of PRE commands
num_ondemand_pres              =       169067   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9257823   # Cyles of rank active rank.0
rank_active_cycles.1           =      8944175   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       742177   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1055825   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       785376   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14486   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7321   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7758   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2707   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2206   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2719   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4388   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          271   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16206   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           32   # Write cmd latency (cycles)
write_latency[80-99]           =           54   # Write cmd latency (cycles)
write_latency[100-119]         =           92   # Write cmd latency (cycles)
write_latency[120-139]         =          185   # Write cmd latency (cycles)
write_latency[140-159]         =          269   # Write cmd latency (cycles)
write_latency[160-179]         =          384   # Write cmd latency (cycles)
write_latency[180-199]         =          631   # Write cmd latency (cycles)
write_latency[200-]            =        46457   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       276905   # Read request latency (cycles)
read_latency[40-59]            =        93240   # Read request latency (cycles)
read_latency[60-79]            =        95463   # Read request latency (cycles)
read_latency[80-99]            =        48425   # Read request latency (cycles)
read_latency[100-119]          =        38303   # Read request latency (cycles)
read_latency[120-139]          =        34941   # Read request latency (cycles)
read_latency[140-159]          =        25646   # Read request latency (cycles)
read_latency[160-179]          =        21238   # Read request latency (cycles)
read_latency[180-199]          =        17802   # Read request latency (cycles)
read_latency[200-]             =       144082   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.4026e+08   # Write energy
read_energy                    =  3.20965e+09   # Read energy
act_energy                     =  5.22032e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.56245e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.06796e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77688e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58117e+09   # Active standby energy rank.1
average_read_latency           =      137.793   # Average read request latency (cycles)
average_interarrival           =      11.8449   # Average request interarrival latency (cycles)
total_energy                   =  1.68977e+10   # Total energy (pJ)
average_power                  =      1689.77   # Average power (mW)
average_bandwidth              =      7.20381   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        48833   # Number of WRITE/WRITEP commands
num_reads_done                 =       839263   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       642644   # Number of read row buffer hits
num_read_cmds                  =       839260   # Number of READ/READP commands
num_writes_done                =        48849   # Number of read requests issued
num_write_row_hits             =        29033   # Number of write row buffer hits
num_act_cmds                   =       217357   # Number of ACT commands
num_pre_cmds                   =       217329   # Number of PRE commands
num_ondemand_pres              =       194849   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9069853   # Cyles of rank active rank.0
rank_active_cycles.1           =      9089528   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       930147   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       910472   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       829718   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15049   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7052   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7475   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2592   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2057   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2726   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4325   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          818   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          252   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16135   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           34   # Write cmd latency (cycles)
write_latency[80-99]           =           71   # Write cmd latency (cycles)
write_latency[100-119]         =           93   # Write cmd latency (cycles)
write_latency[120-139]         =          196   # Write cmd latency (cycles)
write_latency[140-159]         =          223   # Write cmd latency (cycles)
write_latency[160-179]         =          445   # Write cmd latency (cycles)
write_latency[180-199]         =          634   # Write cmd latency (cycles)
write_latency[200-]            =        47113   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       260870   # Read request latency (cycles)
read_latency[40-59]            =        96263   # Read request latency (cycles)
read_latency[60-79]            =       109676   # Read request latency (cycles)
read_latency[80-99]            =        54966   # Read request latency (cycles)
read_latency[100-119]          =        44586   # Read request latency (cycles)
read_latency[120-139]          =        39737   # Read request latency (cycles)
read_latency[140-159]          =        27942   # Read request latency (cycles)
read_latency[160-179]          =        22540   # Read request latency (cycles)
read_latency[180-199]          =        18566   # Read request latency (cycles)
read_latency[200-]             =       164114   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.43774e+08   # Write energy
read_energy                    =   3.3839e+09   # Read energy
act_energy                     =  5.94689e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.46471e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.37027e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65959e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67187e+09   # Active standby energy rank.1
average_read_latency           =      155.635   # Average read request latency (cycles)
average_interarrival           =      11.2587   # Average request interarrival latency (cycles)
total_energy                   =   1.7142e+10   # Total energy (pJ)
average_power                  =       1714.2   # Average power (mW)
average_bandwidth              =      7.57856   # Average bandwidth
