// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s (
        ap_ready,
        data_val,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [5:0] data_val;
output  [11:0] ap_return;
input   ap_rst;

wire   [9:0] tmp_fu_34_p3;
wire   [11:0] zext_ln73_fu_42_p1;
wire   [11:0] sub_ln73_fu_46_p2;
wire   [11:0] conv_i_i_fu_30_p1;

assign ap_ready = 1'b1;

assign conv_i_i_fu_30_p1 = data_val;

assign sub_ln73_fu_46_p2 = (12'd0 - zext_ln73_fu_42_p1);

assign tmp_fu_34_p3 = {{data_val}, {4'd0}};

assign zext_ln73_fu_42_p1 = tmp_fu_34_p3;

assign ap_return = (sub_ln73_fu_46_p2 - conv_i_i_fu_30_p1);

endmodule //myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s
