Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Tue Sep  9 20:23:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_impl_1.twr lab2_impl_1.udb -gui -msgset C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/promote.xml

-----------------------------------------
Design:          lab2_mk_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 52.6042%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
s0[0]                                   |                     input
s0[1]                                   |                     input
s0[2]                                   |                     input
s0[3]                                   |                     input
anode1                                  |                    output
anode0                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        22
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
count/counter_5__i26/D                   |   28.266 ns 
count/counter_5__i25/D                   |   28.543 ns 
count/counter_5__i24/D                   |   28.820 ns 
count/counter_5__i23/D                   |   29.652 ns 
count/counter_5__i22/D                   |   29.929 ns 
count/counter_5__i21/D                   |   30.206 ns 
count/counter_5__i20/D                   |   30.483 ns 
count/counter_5__i19/D                   |   30.760 ns 
count/counter_5__i18/D                   |   31.037 ns 
count/counter_5__i17/D                   |   31.314 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i26/D  (SLICE_R9C31B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 27
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.265 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.000                 15.348  2       
count/counter_5_add_4_21/CI0->count/counter_5_add_4_21/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
count/n686                                                   NET DELAY               0.000                 15.625  2       
count/counter_5_add_4_21/CI1->count/counter_5_add_4_21/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
count/n223                                                   NET DELAY               0.000                 15.902  2       
count/counter_5_add_4_23/CI0->count/counter_5_add_4_23/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
count/n689                                                   NET DELAY               0.000                 16.179  2       
count/counter_5_add_4_23/CI1->count/counter_5_add_4_23/CO1
                                          SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
count/n225                                                   NET DELAY               0.555                 17.011  2       
count/counter_5_add_4_25/CI0->count/counter_5_add_4_25/CO0
                                          SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
count/n692                                                   NET DELAY               0.000                 17.288  2       
count/counter_5_add_4_25/CI1->count/counter_5_add_4_25/CO1
                                          SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
count/n227                                                   NET DELAY               0.661                 18.226  2       
count/counter_5_add_4_27/D0->count/counter_5_add_4_27/S0
                                          SLICE_R9C31B       D0_TO_F0_DELAY          0.476                 18.702  1       
count/anode1_c_N_24[25]                                      NET DELAY               0.000                 18.702  1       
count/counter_5__i26/D                                       ENDPOINT                0.000                 18.702  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
count/counter_5__i26/CK                                      CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.701)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.265  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i25/D  (SLICE_R9C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.542 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.000                 15.348  2       
count/counter_5_add_4_21/CI0->count/counter_5_add_4_21/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
count/n686                                                   NET DELAY               0.000                 15.625  2       
count/counter_5_add_4_21/CI1->count/counter_5_add_4_21/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
count/n223                                                   NET DELAY               0.000                 15.902  2       
count/counter_5_add_4_23/CI0->count/counter_5_add_4_23/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
count/n689                                                   NET DELAY               0.000                 16.179  2       
count/counter_5_add_4_23/CI1->count/counter_5_add_4_23/CO1
                                          SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
count/n225                                                   NET DELAY               0.555                 17.011  2       
count/counter_5_add_4_25/CI0->count/counter_5_add_4_25/CO0
                                          SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
count/n692                                                   NET DELAY               0.661                 17.949  2       
count/counter_5_add_4_25/D1->count/counter_5_add_4_25/S1
                                          SLICE_R9C31A       D1_TO_F1_DELAY          0.476                 18.425  1       
count/anode1_c_N_24[24]                                      NET DELAY               0.000                 18.425  1       
count/counter_5__i25/D                                       ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i24/CK   count/counter_5__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.542  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i24/D  (SLICE_R9C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.819 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.000                 15.348  2       
count/counter_5_add_4_21/CI0->count/counter_5_add_4_21/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
count/n686                                                   NET DELAY               0.000                 15.625  2       
count/counter_5_add_4_21/CI1->count/counter_5_add_4_21/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
count/n223                                                   NET DELAY               0.000                 15.902  2       
count/counter_5_add_4_23/CI0->count/counter_5_add_4_23/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
count/n689                                                   NET DELAY               0.000                 16.179  2       
count/counter_5_add_4_23/CI1->count/counter_5_add_4_23/CO1
                                          SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
count/n225                                                   NET DELAY               1.216                 17.672  2       
count/counter_5_add_4_25/D0->count/counter_5_add_4_25/S0
                                          SLICE_R9C31A       D0_TO_F0_DELAY          0.476                 18.148  1       
count/anode1_c_N_24[23]                                      NET DELAY               0.000                 18.148  1       
count/counter_5__i24/D                                       ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i24/CK   count/counter_5__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.819  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i23/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.651 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.000                 15.348  2       
count/counter_5_add_4_21/CI0->count/counter_5_add_4_21/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
count/n686                                                   NET DELAY               0.000                 15.625  2       
count/counter_5_add_4_21/CI1->count/counter_5_add_4_21/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
count/n223                                                   NET DELAY               0.000                 15.902  2       
count/counter_5_add_4_23/CI0->count/counter_5_add_4_23/CO0
                                          SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
count/n689                                                   NET DELAY               0.661                 16.840  2       
count/counter_5_add_4_23/D1->count/counter_5_add_4_23/S1
                                          SLICE_R9C30D       D1_TO_F1_DELAY          0.476                 17.316  1       
count/anode1_c_N_24[22]                                      NET DELAY               0.000                 17.316  1       
count/counter_5__i23/D                                       ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i22/CK   count/counter_5__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.651  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i22/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.928 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.000                 15.348  2       
count/counter_5_add_4_21/CI0->count/counter_5_add_4_21/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
count/n686                                                   NET DELAY               0.000                 15.625  2       
count/counter_5_add_4_21/CI1->count/counter_5_add_4_21/CO1
                                          SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
count/n223                                                   NET DELAY               0.661                 16.563  2       
count/counter_5_add_4_23/D0->count/counter_5_add_4_23/S0
                                          SLICE_R9C30D       D0_TO_F0_DELAY          0.476                 17.039  1       
count/anode1_c_N_24[21]                                      NET DELAY               0.000                 17.039  1       
count/counter_5__i22/D                                       ENDPOINT                0.000                 17.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i22/CK   count/counter_5__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.038)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.928  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i21/D  (SLICE_R9C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.205 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.000                 15.348  2       
count/counter_5_add_4_21/CI0->count/counter_5_add_4_21/CO0
                                          SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
count/n686                                                   NET DELAY               0.661                 16.286  2       
count/counter_5_add_4_21/D1->count/counter_5_add_4_21/S1
                                          SLICE_R9C30C       D1_TO_F1_DELAY          0.476                 16.762  1       
count/anode1_c_N_24[20]                                      NET DELAY               0.000                 16.762  1       
count/counter_5__i21/D                                       ENDPOINT                0.000                 16.762  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i20/CK   count/counter_5__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.761)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.205  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i20/D  (SLICE_R9C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.482 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.000                 15.071  2       
count/counter_5_add_4_19/CI1->count/counter_5_add_4_19/CO1
                                          SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
count/n221                                                   NET DELAY               0.661                 16.009  2       
count/counter_5_add_4_21/D0->count/counter_5_add_4_21/S0
                                          SLICE_R9C30C       D0_TO_F0_DELAY          0.476                 16.485  1       
count/anode1_c_N_24[19]                                      NET DELAY               0.000                 16.485  1       
count/counter_5__i20/D                                       ENDPOINT                0.000                 16.485  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i20/CK   count/counter_5__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.484)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.482  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i19/D  (SLICE_R9C30B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.759 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.000                 14.794  2       
count/counter_5_add_4_19/CI0->count/counter_5_add_4_19/CO0
                                          SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
count/n683                                                   NET DELAY               0.661                 15.732  2       
count/counter_5_add_4_19/D1->count/counter_5_add_4_19/S1
                                          SLICE_R9C30B       D1_TO_F1_DELAY          0.476                 16.208  1       
count/anode1_c_N_24[18]                                      NET DELAY               0.000                 16.208  1       
count/counter_5__i19/D                                       ENDPOINT                0.000                 16.208  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i18/CK   count/counter_5__i19/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.207)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.759  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i18/D  (SLICE_R9C30B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.036 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.000                 14.517  2       
count/counter_5_add_4_17/CI1->count/counter_5_add_4_17/CO1
                                          SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
count/n219                                                   NET DELAY               0.661                 15.455  2       
count/counter_5_add_4_19/D0->count/counter_5_add_4_19/S0
                                          SLICE_R9C30B       D0_TO_F0_DELAY          0.476                 15.931  1       
count/anode1_c_N_24[17]                                      NET DELAY               0.000                 15.931  1       
count/counter_5__i18/D                                       ENDPOINT                0.000                 15.931  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i18/CK   count/counter_5__i19/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.930)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.036  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i1/Q  (SLICE_R9C28A)
Path End         : count/counter_5__i17/D  (SLICE_R9C30A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.313 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
count/clk                                                    NET DELAY               5.499                  5.499  15      
count/counter_5__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
count/counter_5__i1/CK->count/counter_5__i1/Q
                                          SLICE_R9C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
count/n26                                                    NET DELAY               2.022                  8.909  1       
count/counter_5_add_4_1/C1->count/counter_5_add_4_1/CO1
                                          SLICE_R9C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
count/n203                                                   NET DELAY               0.000                  9.252  2       
count/counter_5_add_4_3/CI0->count/counter_5_add_4_3/CO0
                                          SLICE_R9C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
count/n659                                                   NET DELAY               0.000                  9.529  2       
count/counter_5_add_4_3/CI1->count/counter_5_add_4_3/CO1
                                          SLICE_R9C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
count/n205                                                   NET DELAY               0.000                  9.806  2       
count/counter_5_add_4_5/CI0->count/counter_5_add_4_5/CO0
                                          SLICE_R9C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
count/n662                                                   NET DELAY               0.000                 10.083  2       
count/counter_5_add_4_5/CI1->count/counter_5_add_4_5/CO1
                                          SLICE_R9C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
count/n207                                                   NET DELAY               0.000                 10.360  2       
count/counter_5_add_4_7/CI0->count/counter_5_add_4_7/CO0
                                          SLICE_R9C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
count/n665                                                   NET DELAY               0.000                 10.637  2       
count/counter_5_add_4_7/CI1->count/counter_5_add_4_7/CO1
                                          SLICE_R9C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
count/n209                                                   NET DELAY               0.555                 11.469  2       
count/counter_5_add_4_9/CI0->count/counter_5_add_4_9/CO0
                                          SLICE_R9C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
count/n668                                                   NET DELAY               0.000                 11.746  2       
count/counter_5_add_4_9/CI1->count/counter_5_add_4_9/CO1
                                          SLICE_R9C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
count/n211                                                   NET DELAY               0.000                 12.023  2       
count/counter_5_add_4_11/CI0->count/counter_5_add_4_11/CO0
                                          SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
count/n671                                                   NET DELAY               0.000                 12.300  2       
count/counter_5_add_4_11/CI1->count/counter_5_add_4_11/CO1
                                          SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
count/n213                                                   NET DELAY               0.000                 12.577  2       
count/counter_5_add_4_13/CI0->count/counter_5_add_4_13/CO0
                                          SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
count/n674                                                   NET DELAY               0.000                 12.854  2       
count/counter_5_add_4_13/CI1->count/counter_5_add_4_13/CO1
                                          SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
count/n215                                                   NET DELAY               0.000                 13.131  2       
count/counter_5_add_4_15/CI0->count/counter_5_add_4_15/CO0
                                          SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
count/n677                                                   NET DELAY               0.000                 13.408  2       
count/counter_5_add_4_15/CI1->count/counter_5_add_4_15/CO1
                                          SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
count/n217                                                   NET DELAY               0.555                 14.240  2       
count/counter_5_add_4_17/CI0->count/counter_5_add_4_17/CO0
                                          SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
count/n680                                                   NET DELAY               0.661                 15.178  2       
count/counter_5_add_4_17/D1->count/counter_5_add_4_17/S1
                                          SLICE_R9C30A       D1_TO_F1_DELAY          0.476                 15.654  1       
count/anode1_c_N_24[16]                                      NET DELAY               0.000                 15.654  1       
count/counter_5__i17/D                                       ENDPOINT                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
count/clk                                                    NET DELAY               5.499                 47.165  15      
{count/counter_5__i16/CK   count/counter_5__i17/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.313  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
count/counter_5__i14/D                   |    1.913 ns 
count/counter_5__i15/D                   |    1.913 ns 
count/counter_5__i16/D                   |    1.913 ns 
count/counter_5__i17/D                   |    1.913 ns 
count/counter_5__i18/D                   |    1.913 ns 
count/counter_5__i19/D                   |    1.913 ns 
count/counter_5__i20/D                   |    1.913 ns 
count/counter_5__i21/D                   |    1.913 ns 
count/counter_5__i22/D                   |    1.913 ns 
count/counter_5__i23/D                   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : count/counter_5__i14/Q  (SLICE_R9C29D)
Path End         : count/counter_5__i14/D  (SLICE_R9C29D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i14/CK   count/counter_5__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i14/CK->count/counter_5__i14/Q
                                          SLICE_R9C29D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
count/n13                                                    NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_15/C0->count/counter_5_add_4_15/S0
                                          SLICE_R9C29D       C0_TO_F0_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[13]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i14/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i14/CK   count/counter_5__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i15/Q  (SLICE_R9C29D)
Path End         : count/counter_5__i15/D  (SLICE_R9C29D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i14/CK   count/counter_5__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i15/CK->count/counter_5__i15/Q
                                          SLICE_R9C29D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
count/n12                                                    NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_15/C1->count/counter_5_add_4_15/S1
                                          SLICE_R9C29D       C1_TO_F1_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[14]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i15/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i14/CK   count/counter_5__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i16/Q  (SLICE_R9C30A)
Path End         : count/counter_5__i16/D  (SLICE_R9C30A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i16/CK   count/counter_5__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i16/CK->count/counter_5__i16/Q
                                          SLICE_R9C30A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
count/n11                                                    NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_17/C0->count/counter_5_add_4_17/S0
                                          SLICE_R9C30A       C0_TO_F0_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[15]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i16/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i16/CK   count/counter_5__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i17/Q  (SLICE_R9C30A)
Path End         : count/counter_5__i17/D  (SLICE_R9C30A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i16/CK   count/counter_5__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i17/CK->count/counter_5__i17/Q
                                          SLICE_R9C30A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
count/n10                                                    NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_17/C1->count/counter_5_add_4_17/S1
                                          SLICE_R9C30A       C1_TO_F1_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[16]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i17/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i16/CK   count/counter_5__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i18/Q  (SLICE_R9C30B)
Path End         : count/counter_5__i18/D  (SLICE_R9C30B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i18/CK   count/counter_5__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i18/CK->count/counter_5__i18/Q
                                          SLICE_R9C30B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
count/n9                                                     NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_19/C0->count/counter_5_add_4_19/S0
                                          SLICE_R9C30B       C0_TO_F0_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[17]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i18/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i18/CK   count/counter_5__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i19/Q  (SLICE_R9C30B)
Path End         : count/counter_5__i19/D  (SLICE_R9C30B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i18/CK   count/counter_5__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i19/CK->count/counter_5__i19/Q
                                          SLICE_R9C30B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
count/n8                                                     NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_19/C1->count/counter_5_add_4_19/S1
                                          SLICE_R9C30B       C1_TO_F1_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[18]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i19/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i18/CK   count/counter_5__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i20/Q  (SLICE_R9C30C)
Path End         : count/counter_5__i20/D  (SLICE_R9C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i20/CK   count/counter_5__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i20/CK->count/counter_5__i20/Q
                                          SLICE_R9C30C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
count/n7                                                     NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_21/C0->count/counter_5_add_4_21/S0
                                          SLICE_R9C30C       C0_TO_F0_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[19]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i20/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i20/CK   count/counter_5__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i21/Q  (SLICE_R9C30C)
Path End         : count/counter_5__i21/D  (SLICE_R9C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i20/CK   count/counter_5__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i21/CK->count/counter_5__i21/Q
                                          SLICE_R9C30C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
count/n6                                                     NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_21/C1->count/counter_5_add_4_21/S1
                                          SLICE_R9C30C       C1_TO_F1_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[20]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i21/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i20/CK   count/counter_5__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i22/Q  (SLICE_R9C30D)
Path End         : count/counter_5__i22/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i22/CK   count/counter_5__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i22/CK->count/counter_5__i22/Q
                                          SLICE_R9C30D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
count/n5                                                     NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_23/C0->count/counter_5_add_4_23/S0
                                          SLICE_R9C30D       C0_TO_F0_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[21]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i22/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i22/CK   count/counter_5__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count/counter_5__i23/Q  (SLICE_R9C30D)
Path End         : count/counter_5__i23/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i22/CK   count/counter_5__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
count/counter_5__i23/CK->count/counter_5__i23/Q
                                          SLICE_R9C30D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
count/n4                                                     NET DELAY        0.882                  4.745  1       
count/counter_5_add_4_23/C1->count/counter_5_add_4_23/S1
                                          SLICE_R9C30D       C1_TO_F1_DELAY   0.252                  4.997  1       
count/anode1_c_N_24[22]                                      NET DELAY        0.000                  4.997  1       
count/counter_5__i23/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
count/clk                                                    NET DELAY        3.084                  3.084  16      
{count/counter_5__i22/CK   count/counter_5__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



