Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Mar 15 04:24:06 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Gyro_Test_timing_summary_routed.rpt -pb Gyro_Test_timing_summary_routed.pb -rpx Gyro_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    118         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (219)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: Gyro_Reader/slwClk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (219)
--------------------------------------------------
 There are 219 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.573        0.000                      0                   74        0.155        0.000                      0                   74        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.573        0.000                      0                   74        0.155        0.000                      0                   74        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.101ns (42.553%)  route 2.836ns (57.447%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.794    10.024    SSG_DISP/CathMod/clear
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.101ns (42.553%)  route 2.836ns (57.447%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.794    10.024    SSG_DISP/CathMod/clear
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.101ns (42.553%)  route 2.836ns (57.447%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.794    10.024    SSG_DISP/CathMod/clear
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.101ns (42.553%)  route 2.836ns (57.447%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.794    10.024    SSG_DISP/CathMod/clear
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X37Y43         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.101ns (43.865%)  route 2.689ns (56.135%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.647     9.876    SSG_DISP/CathMod/clear
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.101ns (43.865%)  route 2.689ns (56.135%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.647     9.876    SSG_DISP/CathMod/clear
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.101ns (43.865%)  route 2.689ns (56.135%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.647     9.876    SSG_DISP/CathMod/clear
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.101ns (43.865%)  route 2.689ns (56.135%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.647     9.876    SSG_DISP/CathMod/clear
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X37Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.101ns (45.036%)  route 2.564ns (54.964%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.522     9.751    SSG_DISP/CathMod/clear
    SLICE_X37Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X37Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.101ns (45.036%)  route 2.564ns (54.964%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    SSG_DISP/CathMod/CLK
    SLICE_X37Y44         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.147    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.803 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.837     8.202    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.303     8.505 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.601     9.105    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.522     9.751    SSG_DISP/CathMod/clear
    SLICE_X37Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X37Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[0]/Q
                         net (fo=9, routed)           0.074     1.662    Gyro_Reader/counterSCL[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.707 r  Gyro_Reader/counterSCL[5]_i_1/O
                         net (fo=1, routed)           0.000     1.707    Gyro_Reader/counterSCL[5]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.834     1.961    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     1.552    Gyro_Reader/counterSCL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[4]/Q
                         net (fo=6, routed)           0.080     1.668    Gyro_Reader/counterSDA[4]
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.713 r  Gyro_Reader/counterSDA[8]_i_2/O
                         net (fo=1, routed)           0.000     1.713    Gyro_Reader/counterSDA_3[8]
    SLICE_X32Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.092     1.552    Gyro_Reader/counterSDA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[0]/Q
                         net (fo=8, routed)           0.130     1.718    Gyro_Reader/counterSDA[0]
    SLICE_X33Y49         LUT4 (Prop_lut4_I0_O)        0.048     1.766 r  Gyro_Reader/counterSDA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Gyro_Reader/counterSDA_3[3]
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[3]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.107     1.567    Gyro_Reader/counterSDA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.576%)  route 0.177ns (48.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[0]/Q
                         net (fo=9, routed)           0.177     1.766    Gyro_Reader/counterSCL[0]
    SLICE_X30Y49         LUT4 (Prop_lut4_I2_O)        0.048     1.814 r  Gyro_Reader/counterSCL[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Gyro_Reader/counterSCL_2[2]
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[2]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.131     1.613    Gyro_Reader/counterSCL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[0]/Q
                         net (fo=8, routed)           0.131     1.719    Gyro_Reader/counterSDA[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.049     1.768 r  Gyro_Reader/counterSDA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Gyro_Reader/counterSDA_3[4]
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.104     1.564    Gyro_Reader/counterSDA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.176%)  route 0.177ns (48.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[0]/Q
                         net (fo=9, routed)           0.177     1.766    Gyro_Reader/counterSCL[0]
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.811 r  Gyro_Reader/counterSCL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    Gyro_Reader/counterSCL_2[1]
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[1]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.602    Gyro_Reader/counterSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.619%)  route 0.181ns (49.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[0]/Q
                         net (fo=9, routed)           0.181     1.770    Gyro_Reader/counterSCL[0]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  Gyro_Reader/counterSCL[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Gyro_Reader/counterSCL_2[4]
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[4]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     1.603    Gyro_Reader/counterSCL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[0]/Q
                         net (fo=8, routed)           0.130     1.718    Gyro_Reader/counterSDA[0]
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  Gyro_Reader/counterSDA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    Gyro_Reader/counterSDA_3[2]
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.551    Gyro_Reader/counterSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.976%)  route 0.171ns (45.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  Gyro_Reader/counterSCL_reg[4]/Q
                         net (fo=6, routed)           0.171     1.782    Gyro_Reader/counterSCL[4]
    SLICE_X28Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  Gyro_Reader/counterSCL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    Gyro_Reader/counterSCL_2[0]
    SLICE_X28Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.834     1.961    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.575    Gyro_Reader/counterSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[2]/Q
                         net (fo=6, routed)           0.167     1.756    Gyro_Reader/counterSDA[2]
    SLICE_X33Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  Gyro_Reader/counterSDA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Gyro_Reader/counterSDA_3[5]
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     1.539    Gyro_Reader/counterSDA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   Gyro_Reader/SDAR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   Gyro_Reader/SDAW_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   Gyro_Reader/counterSCL_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   Gyro_Reader/counterSCL_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y49   Gyro_Reader/counterSCL_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y49   Gyro_Reader/counterSCL_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   Gyro_Reader/SDAR_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   Gyro_Reader/SDAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   Gyro_Reader/SDAW_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   Gyro_Reader/SDAW_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   Gyro_Reader/counterSCL_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   Gyro_Reader/counterSCL_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   Gyro_Reader/SDAR_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   Gyro_Reader/SDAR_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   Gyro_Reader/SDAW_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   Gyro_Reader/SDAW_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   Gyro_Reader/counterSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   Gyro_Reader/counterSCL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   Gyro_Reader/counterSCL_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 4.580ns (39.323%)  route 7.067ns (60.677%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[58]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Gyro_Reader/FSM_onehot_PS_reg[58]/Q
                         net (fo=3, routed)           0.907     1.326    Gyro_Reader/FSM_onehot_PS_reg_n_0_[58]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.299     1.625 r  Gyro_Reader/SDAW_i_3/O
                         net (fo=1, routed)           0.664     2.289    Gyro_Reader/SDAW_i_3_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.413 r  Gyro_Reader/SDAW_i_2/O
                         net (fo=2, routed)           0.855     3.268    Gyro_Reader/SDAW_i_2_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  Gyro_Reader/SCL_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.555     3.947    Gyro_Reader/SCL_OBUF_inst_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.071 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.086     8.157    SCL_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    11.647 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    11.647    SCL
    G2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[77]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 4.423ns (46.097%)  route 5.172ns (53.903%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[77]/C
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Gyro_Reader/FSM_onehot_PS_reg[77]/Q
                         net (fo=3, routed)           0.894     1.372    Gyro_Reader/storeData_0[0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.298     1.670 f  Gyro_Reader/SDA_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.263     1.933    Gyro_Reader/SDA_IOBUF_inst_i_3_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.057 f  Gyro_Reader/SDA_IOBUF_inst_i_2/O
                         net (fo=2, routed)           4.016     6.072    SDA_IOBUF_inst/T
    J2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.523     9.596 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.596    SDA
    J2                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 3.960ns (52.346%)  route 3.605ns (47.654%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[1]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[1]/Q
                         net (fo=1, routed)           3.605     4.061    CATHODES_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.566 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.566    CATHODES[1]
    V5                                                                r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 3.987ns (53.213%)  route 3.506ns (46.787%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[0]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[0]/Q
                         net (fo=1, routed)           3.506     3.962    CATHODES_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.493 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.493    CATHODES[0]
    U7                                                                r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 4.047ns (54.410%)  route 3.391ns (45.590%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[5]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/CATHODES_reg[5]/Q
                         net (fo=1, routed)           3.391     3.909    CATHODES_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.438 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.438    CATHODES[5]
    W6                                                                r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 3.976ns (53.588%)  route 3.443ns (46.412%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[2]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[2]/Q
                         net (fo=1, routed)           3.443     3.899    CATHODES_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.419 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.419    CATHODES[2]
    U5                                                                r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 3.992ns (54.733%)  route 3.301ns (45.267%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[3]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[3]/Q
                         net (fo=1, routed)           3.301     3.757    CATHODES_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.293 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.293    CATHODES[3]
    V8                                                                r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 4.029ns (55.339%)  route 3.251ns (44.661%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[6]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/CATHODES_reg[6]/Q
                         net (fo=1, routed)           3.251     3.769    CATHODES_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.280 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.280    CATHODES[6]
    W7                                                                r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 3.991ns (54.890%)  route 3.280ns (45.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[4]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[4]/Q
                         net (fo=1, routed)           3.280     3.736    CATHODES_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.271 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.271    CATHODES[4]
    U8                                                                r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/ANODES_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 3.966ns (55.855%)  route 3.135ns (44.145%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDSE                         0.000     0.000 r  SSG_DISP/CathMod/ANODES_reg[3]/C
    SLICE_X35Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/ANODES_reg[3]/Q
                         net (fo=1, routed)           3.135     3.591    ANODES_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.101 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.101    ANODES[3]
    W4                                                                r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/storeData_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/dataR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE                         0.000     0.000 r  Gyro_Reader/storeData_reg[7]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/storeData_reg[7]/Q
                         net (fo=2, routed)           0.074     0.202    Gyro_Reader/storeData[7]
    SLICE_X34Y49         FDRE                                         r  Gyro_Reader/dataR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[23]/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[23]/Q
                         net (fo=2, routed)           0.066     0.207    Gyro_Reader/FSM_onehot_PS_reg_n_0_[23]
    SLICE_X30Y46         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[5]/C
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[5]/Q
                         net (fo=2, routed)           0.073     0.214    Gyro_Reader/FSM_onehot_PS_reg_n_0_[5]
    SLICE_X28Y46         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[79]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[79]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[79]/Q
                         net (fo=1, routed)           0.116     0.244    Gyro_Reader/FSM_onehot_PS_reg_n_0_[79]
    SLICE_X32Y46         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.841%)  route 0.119ns (48.159%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[55]/C
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[55]/Q
                         net (fo=1, routed)           0.119     0.247    Gyro_Reader/FSM_onehot_PS_reg_n_0_[55]
    SLICE_X30Y47         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.169%)  route 0.122ns (48.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[63]/C
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[63]/Q
                         net (fo=2, routed)           0.122     0.250    Gyro_Reader/FSM_onehot_PS_reg_n_0_[63]
    SLICE_X28Y45         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/holdCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/holdCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  Gyro_Reader/holdCount_reg[3]/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/holdCount_reg[3]/Q
                         net (fo=5, routed)           0.066     0.207    Gyro_Reader/holdCount[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.252 r  Gyro_Reader/holdCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.252    Gyro_Reader/holdCount__0[5]
    SLICE_X34Y47         FDRE                                         r  Gyro_Reader/holdCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[68]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[68]/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[68]/Q
                         net (fo=2, routed)           0.128     0.256    Gyro_Reader/FSM_onehot_PS_reg_n_0_[68]
    SLICE_X31Y47         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[54]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[54]/C
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[54]/Q
                         net (fo=2, routed)           0.131     0.259    Gyro_Reader/FSM_onehot_PS_reg_n_0_[54]
    SLICE_X29Y46         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[67]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[68]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.555%)  route 0.136ns (51.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[67]/C
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[67]/Q
                         net (fo=2, routed)           0.136     0.264    Gyro_Reader/FSM_onehot_PS_reg_n_0_[67]
    SLICE_X31Y46         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[68]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/slwClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.737ns  (logic 4.194ns (43.071%)  route 5.543ns (56.929%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  Gyro_Reader/slwClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Gyro_Reader/slwClk_reg/Q
                         net (fo=3, routed)           0.790     6.334    Gyro_Reader/slwClk_reg_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.458 r  Gyro_Reader/SCL_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.667     7.125    Gyro_Reader/SCL_OBUF_inst_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.086    11.335    SCL_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    14.825 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    14.825    SCL
    G2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 3.964ns (49.163%)  route 4.099ns (50.837%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  Gyro_Reader/SDAW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  Gyro_Reader/SDAW_reg/Q
                         net (fo=1, routed)           4.099     9.641    SDA_IOBUF_inst/I
    J2                   OBUFT (Prop_obuft_I_O)       3.508    13.149 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.149    SDA
    J2                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.160ns  (logic 0.580ns (49.997%)  route 0.580ns (50.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.580     6.110    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.234 r  Gyro_Reader/storeData[6]_i_1/O
                         net (fo=1, routed)           0.000     6.234    Gyro_Reader/storeData[6]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.156ns  (logic 0.580ns (50.170%)  route 0.576ns (49.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.576     6.106    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.230 r  Gyro_Reader/storeData[4]_i_1/O
                         net (fo=1, routed)           0.000     6.230    Gyro_Reader/storeData[4]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.155ns  (logic 0.575ns (49.781%)  route 0.580ns (50.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.580     6.110    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.119     6.229 r  Gyro_Reader/storeData[7]_i_1/O
                         net (fo=1, routed)           0.000     6.229    Gyro_Reader/storeData[7]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.574ns (49.910%)  route 0.576ns (50.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.576     6.106    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.118     6.224 r  Gyro_Reader/storeData[5]_i_1/O
                         net (fo=1, routed)           0.000     6.224    Gyro_Reader/storeData[5]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.010ns  (logic 0.580ns (57.427%)  route 0.430ns (42.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.430     5.960    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.084 r  Gyro_Reader/storeData[2]_i_1/O
                         net (fo=1, routed)           0.000     6.084    Gyro_Reader/storeData[2]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.006ns  (logic 0.580ns (57.655%)  route 0.426ns (42.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.426     5.956    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.080 r  Gyro_Reader/storeData[0]_i_1/O
                         net (fo=1, routed)           0.000     6.080    Gyro_Reader/storeData[0]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.005ns  (logic 0.575ns (57.215%)  route 0.430ns (42.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.430     5.960    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.119     6.079 r  Gyro_Reader/storeData[3]_i_1/O
                         net (fo=1, routed)           0.000     6.079    Gyro_Reader/storeData[3]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.000ns  (logic 0.574ns (57.401%)  route 0.426ns (42.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.426     5.956    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.118     6.074 r  Gyro_Reader/storeData[1]_i_1/O
                         net (fo=1, routed)           0.000     6.074    Gyro_Reader/storeData[1]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.298%)  route 0.163ns (46.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.163     1.748    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  Gyro_Reader/storeData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Gyro_Reader/storeData[0]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.145%)  route 0.164ns (46.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.164     1.749    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  Gyro_Reader/storeData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Gyro_Reader/storeData[2]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.189ns (53.696%)  route 0.163ns (46.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.163     1.748    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.048     1.796 r  Gyro_Reader/storeData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    Gyro_Reader/storeData[1]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.190ns (53.675%)  route 0.164ns (46.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.164     1.749    Gyro_Reader/SDAR
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.049     1.798 r  Gyro_Reader/storeData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Gyro_Reader/storeData[3]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  Gyro_Reader/storeData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.030%)  route 0.227ns (54.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.227     1.812    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  Gyro_Reader/storeData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Gyro_Reader/storeData[4]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.921%)  route 0.228ns (55.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.228     1.813    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  Gyro_Reader/storeData[6]_i_1/O
                         net (fo=1, routed)           0.000     1.858    Gyro_Reader/storeData[6]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.189ns (45.426%)  route 0.227ns (54.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.227     1.812    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.048     1.860 r  Gyro_Reader/storeData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    Gyro_Reader/storeData[5]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.190ns (45.448%)  route 0.228ns (54.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=8, routed)           0.228     1.813    Gyro_Reader/SDAR
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.049     1.862 r  Gyro_Reader/storeData[7]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Gyro_Reader/storeData[7]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  Gyro_Reader/storeData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.350ns (47.587%)  route 1.487ns (52.413%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  Gyro_Reader/SDAW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/SDAW_reg/Q
                         net (fo=1, routed)           1.487     3.074    SDA_IOBUF_inst/I
    J2                   OBUFT (Prop_obuft_I_O)       1.209     4.283 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.283    SDA
    J2                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/sclClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.377ns (45.551%)  route 1.646ns (54.449%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  Gyro_Reader/sclClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/sclClk_reg/Q
                         net (fo=2, routed)           0.169     1.756    Gyro_Reader/sclClk_reg_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.477     3.278    SCL_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     4.469 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000     4.469    SCL
    G2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Gyro_Reader/SDAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 1.453ns (31.672%)  route 3.135ns (68.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.135     4.589    Gyro_Reader/SDA_IBUF
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435     4.776    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/SDAW_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.989%)  route 3.016ns (76.011%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[33]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gyro_Reader/FSM_onehot_PS_reg[33]/Q
                         net (fo=3, routed)           1.394     1.850    Gyro_Reader/FSM_onehot_PS_reg_n_0_[33]
    SLICE_X29Y46         LUT4 (Prop_lut4_I1_O)        0.124     1.974 r  Gyro_Reader/SCL_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.154     2.128    Gyro_Reader/SCL_OBUF_inst_i_15_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.252 r  Gyro_Reader/SCL_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.644     2.896    Gyro_Reader/SCL_OBUF_inst_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.020 f  Gyro_Reader/SCL_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.824     3.844    Gyro_Reader/SCL_OBUF_inst_i_2_n_0
    SLICE_X31Y45         LUT3 (Prop_lut3_I0_O)        0.124     3.968 r  Gyro_Reader/SDAW_i_1/O
                         net (fo=1, routed)           0.000     3.968    Gyro_Reader/SDA
    SLICE_X31Y45         FDRE                                         r  Gyro_Reader/SDAW_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.786    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  Gyro_Reader/SDAW_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/SDAW_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.253%)  route 0.172ns (42.747%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[3]/C
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.063     0.204    Gyro_Reader/FSM_onehot_PS_reg_n_0_[3]
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.249 r  Gyro_Reader/SDAW_i_2/O
                         net (fo=2, routed)           0.109     0.358    Gyro_Reader/SDAW_i_2_n_0
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.403 r  Gyro_Reader/SDAW_i_1/O
                         net (fo=1, routed)           0.000     0.403    Gyro_Reader/SDA
    SLICE_X31Y45         FDRE                                         r  Gyro_Reader/SDAW_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.959    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  Gyro_Reader/SDAW_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Gyro_Reader/SDAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.221ns (13.379%)  route 1.433ns (86.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.433     1.655    Gyro_Reader/SDA_IBUF
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.829     1.957    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  Gyro_Reader/SDAR_reg/C





