

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_15_x0'
================================================================
* Date:           Sun Sep 18 12:10:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9861|     9861|  32.867 us|  32.867 us|  9861|  9861|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_15_x0_loop_1                                                                |     7296|     7296|       114|          -|          -|    64|        no|
        | + C_drain_IO_L1_out_15_x0_loop_2                                                               |      112|      112|         7|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_15_x0_loop_3                                                             |        2|        2|         1|          -|          -|     2|        no|
        |- C_drain_IO_L1_out_15_x0_loop_4_C_drain_IO_L1_out_15_x0_loop_5_C_drain_IO_L1_out_15_x0_loop_6  |     2562|     2562|         4|          1|          1|  2560|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 3 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x0131, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x0130, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_8_1_x0104, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:4649]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:4651]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln4649 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:4649]   --->   Operation 18 'specmemcore' 'specmemcore_ln4649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln4650 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:4650]   --->   Operation 19 'specmemcore' 'specmemcore_ln4650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_113 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln4657 = br void" [./dut.cpp:4657]   --->   Operation 22 'br' 'br_ln4657' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 23 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 24 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 25 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln4657 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader" [./dut.cpp:4657]   --->   Operation 27 'br' 'br_ln4657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln4657 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [./dut.cpp:4657]   --->   Operation 28 'specloopname' 'specloopname_ln4657' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%div_i_i120_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %c6_V, i32 1, i32 5"   --->   Operation 29 'partselect' 'div_i_i120_udiv' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 31 'zext' 'idxprom' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_114 = getelementptr i32 %buf_data_split_V, i64 0, i64 %idxprom"   --->   Operation 32 'getelementptr' 'buf_data_split_V_addr_114' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln4659 = br void" [./dut.cpp:4659]   --->   Operation 33 'br' 'br_ln4659' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln4680 = br void %.preheader.preheader" [./dut.cpp:4680]   --->   Operation 34 'br' 'br_ln4680' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_398, void, i5 0, void %.split11"   --->   Operation 35 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_398 = add i5 %c7_V, i5 1"   --->   Operation 36 'add' 'add_ln691_398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c7_V, i5 %div_i_i120_udiv" [./dut.cpp:4663]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln4663 = zext i10 %tmp_s" [./dut.cpp:4663]   --->   Operation 38 'zext' 'zext_ln4663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln4663" [./dut.cpp:4663]   --->   Operation 39 'getelementptr' 'local_C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln890_282 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 40 'icmp' 'icmp_ln890_282' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln4659 = br i1 %icmp_ln890_282, void %.split9, void" [./dut.cpp:4659]   --->   Operation 42 'br' 'br_ln4659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:4663]   --->   Operation 43 'load' 'buf_data_V' <Predicate = (!icmp_ln890_282)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_282)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln4659 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [./dut.cpp:4659]   --->   Operation 45 'specloopname' 'specloopname_ln4659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:4663]   --->   Operation 46 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln4664 = br void" [./dut.cpp:4664]   --->   Operation 47 'br' 'br_ln4664' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_399, void %.split7, i2 0, void %.split9"   --->   Operation 48 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %.split7, i64 %buf_data_V, void %.split9"   --->   Operation 49 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.43ns)   --->   "%add_ln691_399 = add i2 %n_V, i2 1"   --->   Operation 50 'add' 'add_ln691_399' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 51 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln4664 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:4664]   --->   Operation 54 'br' 'br_ln4664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28"   --->   Operation 55 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_115 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:4665]   --->   Operation 57 'getelementptr' 'buf_data_split_V_addr_115' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln4665 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_115" [./dut.cpp:4665]   --->   Operation 58 'store' 'store_ln4665' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 59 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 60 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_8_1_x0104" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'tmp' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln4675 = store i32 %tmp, i1 %buf_data_split_V_addr_114" [./dut.cpp:4675]   --->   Operation 63 'store' 'store_ln4675' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 64 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_113"   --->   Operation 64 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 65 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 65 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 66 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_113"   --->   Operation 66 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 67 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 67 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln4677 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:4677]   --->   Operation 69 'store' 'store_ln4677' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 2.31>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 %add_ln890_167, void, i12 0, void %.preheader.preheader.preheader"   --->   Operation 71 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890, void, i4 8, void %.preheader.preheader.preheader"   --->   Operation 72 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 %select_ln890_452, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_451, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 74 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%c6_V_92 = phi i6 %add_ln691_397, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 75 'phi' 'c6_V_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.74ns)   --->   "%add_ln890_167 = add i12 %indvar_flatten13, i12 1"   --->   Operation 76 'add' 'add_ln890_167' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.62ns)   --->   "%icmp_ln890_281 = icmp_eq  i12 %indvar_flatten13, i12 2560"   --->   Operation 77 'icmp' 'icmp_ln890_281' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_281, void %.preheader, void"   --->   Operation 78 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln691_395 = add i4 %c4_V, i4 1"   --->   Operation 79 'add' 'add_ln691_395' <Predicate = (!icmp_ln890_281)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_15_x0_loop_4_C_drain_IO_L1_out_15_x0_loop_5_C_drain_IO_L1_out_15_x0_loop_6_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_283 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_283' <Predicate = (!icmp_ln890_281)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln4680 = select i1 %icmp_ln890_283, i5 0, i5 %c5_V" [./dut.cpp:4680]   --->   Operation 83 'select' 'select_ln4680' <Predicate = (!icmp_ln890_281)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_395, i4 8"   --->   Operation 84 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_281)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.65ns)   --->   "%cmp_i_i48 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 85 'icmp' 'cmp_i_i48' <Predicate = (!icmp_ln890_281)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln4680_1 = select i1 %icmp_ln890_283, i1 %cmp_i_i_mid1, i1 %cmp_i_i48" [./dut.cpp:4680]   --->   Operation 86 'select' 'select_ln4680_1' <Predicate = (!icmp_ln890_281)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln4680)   --->   "%xor_ln4680 = xor i1 %icmp_ln890_283, i1 1" [./dut.cpp:4680]   --->   Operation 87 'xor' 'xor_ln4680' <Predicate = (!icmp_ln890_281)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln890_284 = icmp_eq  i6 %c6_V_92, i6 32"   --->   Operation 88 'icmp' 'icmp_ln890_284' <Predicate = (!icmp_ln890_281)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln4680 = and i1 %icmp_ln890_284, i1 %xor_ln4680" [./dut.cpp:4680]   --->   Operation 89 'and' 'and_ln4680' <Predicate = (!icmp_ln890_281)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_283, i4 %add_ln691_395, i4 %c4_V"   --->   Operation 90 'select' 'select_ln890' <Predicate = (!icmp_ln890_281)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln691_396 = add i5 %select_ln4680, i5 1"   --->   Operation 91 'add' 'add_ln691_396' <Predicate = (!icmp_ln890_281)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_15_x0_loop_5_C_drain_IO_L1_out_15_x0_loop_6_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_449)   --->   "%or_ln890 = or i1 %and_ln4680, i1 %icmp_ln890_283"   --->   Operation 93 'or' 'or_ln890' <Predicate = (!icmp_ln890_281)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_449 = select i1 %or_ln890, i6 0, i6 %c6_V_92"   --->   Operation 94 'select' 'select_ln890_449' <Predicate = (!icmp_ln890_281)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln4688)   --->   "%trunc_ln4688 = trunc i5 %add_ln691_396" [./dut.cpp:4688]   --->   Operation 95 'trunc' 'trunc_ln4688' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln4688)   --->   "%trunc_ln4688_1 = trunc i5 %c5_V" [./dut.cpp:4688]   --->   Operation 96 'trunc' 'trunc_ln4688_1' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln4688)   --->   "%select_ln4680_2 = select i1 %icmp_ln890_283, i4 0, i4 %trunc_ln4688_1" [./dut.cpp:4680]   --->   Operation 97 'select' 'select_ln4680_2' <Predicate = (!icmp_ln890_281)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln4688)   --->   "%select_ln890_450 = select i1 %and_ln4680, i4 %trunc_ln4688, i4 %select_ln4680_2"   --->   Operation 98 'select' 'select_ln890_450' <Predicate = (!icmp_ln890_281)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln4688)   --->   "%tmp_230_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_450, i5 0"   --->   Operation 99 'bitconcatenate' 'tmp_230_cast' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.27ns)   --->   "%select_ln890_451 = select i1 %and_ln4680, i5 %add_ln691_396, i5 %select_ln4680"   --->   Operation 100 'select' 'select_ln890_451' <Predicate = (!icmp_ln890_281)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln4688)   --->   "%zext_ln4688 = zext i6 %select_ln890_449" [./dut.cpp:4688]   --->   Operation 101 'zext' 'zext_ln4688' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln4688 = add i9 %tmp_230_cast, i9 %zext_ln4688" [./dut.cpp:4688]   --->   Operation 102 'add' 'add_ln4688' <Predicate = (!icmp_ln890_281)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln4688_1 = zext i9 %add_ln4688" [./dut.cpp:4688]   --->   Operation 103 'zext' 'zext_ln4688_1' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%local_C_V_addr_40 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln4688_1" [./dut.cpp:4688]   --->   Operation 104 'getelementptr' 'local_C_V_addr_40' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln4685 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:4685]   --->   Operation 105 'specpipeline' 'specpipeline_ln4685' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln4685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [./dut.cpp:4685]   --->   Operation 106 'specloopname' 'specloopname_ln4685' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln4687 = br i1 %select_ln4680_1, void, void" [./dut.cpp:4687]   --->   Operation 107 'br' 'br_ln4687' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_397 = add i6 %select_ln890_449, i6 1"   --->   Operation 108 'add' 'add_ln691_397' <Predicate = (!icmp_ln890_281)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 109 'add' 'add_ln890' <Predicate = (!icmp_ln890_281)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.30ns)   --->   "%select_ln890_452 = select i1 %icmp_ln890_283, i11 1, i11 %add_ln890"   --->   Operation 110 'select' 'select_ln890_452' <Predicate = (!icmp_ln890_281)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 4> <Delay = 1.21>
ST_9 : Operation 111 [1/1] (1.21ns)   --->   "%tmp_38 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_9_x0131" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'tmp_38' <Predicate = (!icmp_ln890_281 & !select_ln4680_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln890_281 & !select_ln4680_1)> <Delay = 0.38>
ST_9 : Operation 113 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_40" [./dut.cpp:4688]   --->   Operation 113 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_281 & select_ln4680_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln4689 = br void" [./dut.cpp:4689]   --->   Operation 114 'br' 'br_ln4689' <Predicate = (!icmp_ln890_281 & select_ln4680_1)> <Delay = 0.38>

State 10 <SV = 3> <Delay = 1.20>
ST_10 : Operation 115 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_40" [./dut.cpp:4688]   --->   Operation 115 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_281 & select_ln4680_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 5> <Delay = 1.21>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%fifo_data_40 = phi i64 %local_C_V_load, void, i64 %tmp_38, void"   --->   Operation 116 'phi' 'fifo_data_40' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_8_x0130, i64 %fifo_data_40" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (!icmp_ln890_281)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_281)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln4696 = ret" [./dut.cpp:4696]   --->   Operation 119 'ret' 'ret_ln4696' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691') [15]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691') [15]  (0 ns)
	'add' operation ('add_ln691') [16]  (0.706 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_398') [28]  (0 ns)
	'getelementptr' operation ('local_C_V_addr', ./dut.cpp:4663) [32]  (0 ns)
	'load' operation ('buf_data.V', ./dut.cpp:4663) on array 'local_C.V', ./dut.cpp:4649 [38]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('buf_data.V', ./dut.cpp:4663) on array 'local_C.V', ./dut.cpp:4649 [38]  (1.2 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_8_1_x0104' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [57]  (1.22 ns)
	'store' operation ('store_ln4675', ./dut.cpp:4675) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf_data_split.V', ./dut.cpp:4651 [58]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:4651 [59]  (0.699 ns)

 <State 7>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:4651 [59]  (0.699 ns)
	'store' operation ('store_ln4677', ./dut.cpp:4677) of variable '__Result__' on array 'local_C.V', ./dut.cpp:4649 [62]  (1.2 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_452') [71]  (0 ns)
	'icmp' operation ('icmp_ln890_283') [81]  (0.617 ns)
	'select' operation ('select_ln4680', ./dut.cpp:4680) [82]  (0.278 ns)
	'add' operation ('add_ln691_396') [90]  (0.707 ns)
	'select' operation ('select_ln890_450') [97]  (0 ns)
	'add' operation ('add_ln4688', ./dut.cpp:4688) [101]  (0.715 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L1_out_1_9_x0131' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [108]  (1.22 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_C_V_load', ./dut.cpp:4688) on array 'local_C.V', ./dut.cpp:4649 [111]  (1.2 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('local_C_V_load', ./dut.cpp:4688) [114]  (0 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_8_x0130' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [115]  (1.22 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
