// Seed: 1300871137
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  type_7(
      1, id_3
  );
  logic id_5;
endmodule
