--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FPGA_top.twx FPGA_top.ncd -o FPGA_top.twr FPGA_top.pcf
-ucf FPGA_top.ucf

Design file:              FPGA_top.ncd
Physical constraint file: FPGA_top.pcf
Device,package,speed:     xa6slx75,fgg484,I,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 
12 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 395 paths analyzed, 138 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.626ns.
--------------------------------------------------------------------------------

Paths for end point I_FSM/RstUART (SLICE_X30Y130.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     246.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/State_FSM_FFd1 (FF)
  Destination:          I_FSM/RstUART (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.729 - 0.762)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/State_FSM_FFd1 to I_FSM/RstUART
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y148.AQ     Tcko                  0.447   I_FSM/State_FSM_FFd2
                                                       I_FSM/State_FSM_FFd1
    SLICE_X18Y147.D5     net (fanout=10)       0.407   I_FSM/State_FSM_FFd1
    SLICE_X18Y147.D      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n01291
    SLICE_X30Y130.SR     net (fanout=2)        1.926   I_FSM/_n0129
    SLICE_X30Y130.CLK    Tsrck                 0.425   I_FSM/RstUART
                                                       I_FSM/RstUART
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.075ns logic, 2.333ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/State_FSM_FFd2 (FF)
  Destination:          I_FSM/RstUART (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.729 - 0.762)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/State_FSM_FFd2 to I_FSM/RstUART
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y148.BQ     Tcko                  0.447   I_FSM/State_FSM_FFd2
                                                       I_FSM/State_FSM_FFd2
    SLICE_X18Y147.D6     net (fanout=12)       0.341   I_FSM/State_FSM_FFd2
    SLICE_X18Y147.D      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n01291
    SLICE_X30Y130.SR     net (fanout=2)        1.926   I_FSM/_n0129
    SLICE_X30Y130.CLK    Tsrck                 0.425   I_FSM/RstUART
                                                       I_FSM/RstUART
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.075ns logic, 2.267ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/cnt_5 (SLICE_X20Y148.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     246.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/cnt_4 (FF)
  Destination:          I_FSM/cnt_5 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/cnt_4 to I_FSM/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y148.AQ     Tcko                  0.408   I_FSM/cnt<7>
                                                       I_FSM/cnt_4
    SLICE_X21Y148.D1     net (fanout=2)        0.773   I_FSM/cnt<4>
    SLICE_X21Y148.D      Tilo                  0.259   I_FSM/flag
                                                       I_FSM/n00061
    SLICE_X18Y147.A3     net (fanout=4)        0.508   I_FSM/n00061
    SLICE_X18Y147.A      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n0179
    SLICE_X18Y147.B6     net (fanout=2)        0.124   I_FSM/_n0179
    SLICE_X18Y147.B      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/Mcount_cnt_val1
    SLICE_X20Y148.SR     net (fanout=2)        0.474   I_FSM/Mcount_cnt_val
    SLICE_X20Y148.CLK    Tsrck                 0.455   I_FSM/cnt<7>
                                                       I_FSM/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.528ns logic, 1.879ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/cnt_2 (FF)
  Destination:          I_FSM/cnt_5 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.144 - 0.155)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/cnt_2 to I_FSM/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y147.CQ     Tcko                  0.408   I_FSM/cnt<3>
                                                       I_FSM/cnt_2
    SLICE_X21Y148.D3     net (fanout=2)        0.483   I_FSM/cnt<2>
    SLICE_X21Y148.D      Tilo                  0.259   I_FSM/flag
                                                       I_FSM/n00061
    SLICE_X18Y147.A3     net (fanout=4)        0.508   I_FSM/n00061
    SLICE_X18Y147.A      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n0179
    SLICE_X18Y147.B6     net (fanout=2)        0.124   I_FSM/_n0179
    SLICE_X18Y147.B      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/Mcount_cnt_val1
    SLICE_X20Y148.SR     net (fanout=2)        0.474   I_FSM/Mcount_cnt_val
    SLICE_X20Y148.CLK    Tsrck                 0.455   I_FSM/cnt<7>
                                                       I_FSM/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.528ns logic, 1.589ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/cnt_5 (FF)
  Destination:          I_FSM/cnt_5 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/cnt_5 to I_FSM/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y148.BQ     Tcko                  0.408   I_FSM/cnt<7>
                                                       I_FSM/cnt_5
    SLICE_X21Y148.D2     net (fanout=2)        0.433   I_FSM/cnt<5>
    SLICE_X21Y148.D      Tilo                  0.259   I_FSM/flag
                                                       I_FSM/n00061
    SLICE_X18Y147.A3     net (fanout=4)        0.508   I_FSM/n00061
    SLICE_X18Y147.A      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n0179
    SLICE_X18Y147.B6     net (fanout=2)        0.124   I_FSM/_n0179
    SLICE_X18Y147.B      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/Mcount_cnt_val1
    SLICE_X20Y148.SR     net (fanout=2)        0.474   I_FSM/Mcount_cnt_val
    SLICE_X20Y148.CLK    Tsrck                 0.455   I_FSM/cnt<7>
                                                       I_FSM/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.528ns logic, 1.539ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/cnt_4 (SLICE_X20Y148.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     246.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/cnt_4 (FF)
  Destination:          I_FSM/cnt_4 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/cnt_4 to I_FSM/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y148.AQ     Tcko                  0.408   I_FSM/cnt<7>
                                                       I_FSM/cnt_4
    SLICE_X21Y148.D1     net (fanout=2)        0.773   I_FSM/cnt<4>
    SLICE_X21Y148.D      Tilo                  0.259   I_FSM/flag
                                                       I_FSM/n00061
    SLICE_X18Y147.A3     net (fanout=4)        0.508   I_FSM/n00061
    SLICE_X18Y147.A      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n0179
    SLICE_X18Y147.B6     net (fanout=2)        0.124   I_FSM/_n0179
    SLICE_X18Y147.B      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/Mcount_cnt_val1
    SLICE_X20Y148.SR     net (fanout=2)        0.474   I_FSM/Mcount_cnt_val
    SLICE_X20Y148.CLK    Tsrck                 0.444   I_FSM/cnt<7>
                                                       I_FSM/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.517ns logic, 1.879ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/cnt_2 (FF)
  Destination:          I_FSM/cnt_4 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.144 - 0.155)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/cnt_2 to I_FSM/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y147.CQ     Tcko                  0.408   I_FSM/cnt<3>
                                                       I_FSM/cnt_2
    SLICE_X21Y148.D3     net (fanout=2)        0.483   I_FSM/cnt<2>
    SLICE_X21Y148.D      Tilo                  0.259   I_FSM/flag
                                                       I_FSM/n00061
    SLICE_X18Y147.A3     net (fanout=4)        0.508   I_FSM/n00061
    SLICE_X18Y147.A      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n0179
    SLICE_X18Y147.B6     net (fanout=2)        0.124   I_FSM/_n0179
    SLICE_X18Y147.B      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/Mcount_cnt_val1
    SLICE_X20Y148.SR     net (fanout=2)        0.474   I_FSM/Mcount_cnt_val
    SLICE_X20Y148.CLK    Tsrck                 0.444   I_FSM/cnt<7>
                                                       I_FSM/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.517ns logic, 1.589ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/cnt_5 (FF)
  Destination:          I_FSM/cnt_4 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/cnt_5 to I_FSM/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y148.BQ     Tcko                  0.408   I_FSM/cnt<7>
                                                       I_FSM/cnt_5
    SLICE_X21Y148.D2     net (fanout=2)        0.433   I_FSM/cnt<5>
    SLICE_X21Y148.D      Tilo                  0.259   I_FSM/flag
                                                       I_FSM/n00061
    SLICE_X18Y147.A3     net (fanout=4)        0.508   I_FSM/n00061
    SLICE_X18Y147.A      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/_n0179
    SLICE_X18Y147.B6     net (fanout=2)        0.124   I_FSM/_n0179
    SLICE_X18Y147.B      Tilo                  0.203   I_FSM/AndEnable
                                                       I_FSM/Mcount_cnt_val1
    SLICE_X20Y148.SR     net (fanout=2)        0.474   I_FSM/Mcount_cnt_val
    SLICE_X20Y148.CLK    Tsrck                 0.444   I_FSM/cnt<7>
                                                       I_FSM/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.517ns logic, 1.539ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 12 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_UART_top/I_BAUDGEN/baudRateReg_0 (SLICE_X31Y125.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_UART_top/I_BAUDGEN/baudRateReg_4 (FF)
  Destination:          I_UART_top/I_BAUDGEN/baudRateReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (0.704 - 0.461)
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_UART_top/I_BAUDGEN/baudRateReg_4 to I_UART_top/I_BAUDGEN/baudRateReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y126.AQ     Tcko                  0.198   I_UART_top/I_BAUDGEN/baudRateReg<4>
                                                       I_UART_top/I_BAUDGEN/baudRateReg_4
    SLICE_X31Y125.A6     net (fanout=7)        0.137   I_UART_top/I_BAUDGEN/baudRateReg<4>
    SLICE_X31Y125.CLK    Tah         (-Th)    -0.215   I_UART_top/I_BAUDGEN/baudRateReg<3>
                                                       I_UART_top/I_BAUDGEN/Mcount_baudRateReg_eqn_01
                                                       I_UART_top/I_BAUDGEN/baudRateReg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.413ns logic, 0.137ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point I_UART_top/I_BAUDGEN/baudRateReg_1 (SLICE_X31Y125.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_UART_top/I_BAUDGEN/baudRateReg_4 (FF)
  Destination:          I_UART_top/I_BAUDGEN/baudRateReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (0.704 - 0.461)
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_UART_top/I_BAUDGEN/baudRateReg_4 to I_UART_top/I_BAUDGEN/baudRateReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y126.AQ     Tcko                  0.198   I_UART_top/I_BAUDGEN/baudRateReg<4>
                                                       I_UART_top/I_BAUDGEN/baudRateReg_4
    SLICE_X31Y125.B6     net (fanout=7)        0.137   I_UART_top/I_BAUDGEN/baudRateReg<4>
    SLICE_X31Y125.CLK    Tah         (-Th)    -0.215   I_UART_top/I_BAUDGEN/baudRateReg<3>
                                                       I_UART_top/I_BAUDGEN/Mcount_baudRateReg_eqn_11
                                                       I_UART_top/I_BAUDGEN/baudRateReg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.413ns logic, 0.137ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/Triger (SLICE_X20Y149.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_FSM/Triger (FF)
  Destination:          I_FSM/Triger (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_FSM/Triger to I_FSM/Triger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y149.AQ     Tcko                  0.200   I_FSM/Triger
                                                       I_FSM/Triger
    SLICE_X20Y149.A6     net (fanout=2)        0.026   I_FSM/Triger
    SLICE_X20Y149.CLK    Tah         (-Th)    -0.190   I_FSM/Triger
                                                       I_FSM/Triger_rstpot
                                                       I_FSM/Triger
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 12 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 248.270ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: newClk/clkout1_buf/I0
  Logical resource: newClk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: newClk/clkdv
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: I_FSM/cnt<3>/CLK
  Logical resource: I_FSM/cnt_0/CK
  Location pin: SLICE_X20Y147.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: I_FSM/cnt<3>/CLK
  Logical resource: I_FSM/cnt_1/CK
  Location pin: SLICE_X20Y147.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_OSC                     |     20.833ns|     16.000ns|      0.302ns|            0|            0|            0|          395|
| TS_newClk_clkdv               |    250.000ns|      3.626ns|          N/A|            0|            0|          395|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock M_CLK_OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLK_OSC      |    3.626|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 395 paths, 0 nets, and 155 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 06 00:27:30 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4638 MB



