

================================================================
== Vivado HLS Report for 'pattern_generator_cross'
================================================================
* Date:           Sat Apr 30 19:08:09 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PATTERN_GENERATOR_CROSS
* Solution:       Zynq
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  368222|  368222|  368223|  368223|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  368220|  368220|       722|          -|          -|   510|    no    |
        | + Loop 1.1  |     720|     720|         1|          -|          -|   720|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outputStream_V), !map !0

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @pattern_generator_cross_str) nounwind

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %outputStream_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecReset(i32* @lineX, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecReset(i1* @dirX, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecReset(i32* @lineY, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecReset(i1* @dirY, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: lineX_load [1/1] 0.00ns
:8  %lineX_load = load i32* @lineX, align 4

ST_1: lineY_load [1/1] 0.00ns
:9  %lineY_load = load i32* @lineY, align 4

ST_1: stg_15 [1/1] 1.57ns
:10  br label %.loopexit


 <State 2>: 2.52ns
ST_2: y [1/1] 0.00ns
.loopexit:0  %y = phi i9 [ 0, %0 ], [ %y_1, %.preheader ]

ST_2: y_cast2 [1/1] 0.00ns
.loopexit:1  %y_cast2 = zext i9 %y to i32

ST_2: exitcond5 [1/1] 2.03ns
.loopexit:2  %exitcond5 = icmp eq i9 %y, -2

ST_2: empty [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 510, i64 510, i64 510)

ST_2: y_1 [1/1] 1.84ns
.loopexit:4  %y_1 = add i9 %y, 1

ST_2: stg_21 [1/1] 0.00ns
.loopexit:5  br i1 %exitcond5, label %6, label %.preheader.preheader

ST_2: tmp_3 [1/1] 2.03ns
.preheader.preheader:0  %tmp_3 = icmp ult i9 %y, -32

ST_2: tmp_s [1/1] 2.52ns
.preheader.preheader:1  %tmp_s = icmp eq i32 %y_cast2, %lineY_load

ST_2: stg_24 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_2: tmp_2 [1/1] 2.52ns
:0  %tmp_2 = icmp eq i32 %lineX_load, 0

ST_2: stg_26 [1/1] 0.00ns
:1  br i1 %tmp_2, label %7, label %8

ST_2: tmp_4 [1/1] 2.52ns
:0  %tmp_4 = icmp eq i32 %lineX_load, 639

ST_2: stg_28 [1/1] 0.00ns
:1  br i1 %tmp_4, label %9, label %._crit_edge8

ST_2: stg_29 [1/1] 1.57ns
:0  store i1 true, i1* @dirX, align 1

ST_2: stg_30 [1/1] 0.00ns
:1  br label %._crit_edge8

ST_2: stg_31 [1/1] 1.57ns
._crit_edge8:0  br label %10

ST_2: stg_32 [1/1] 1.57ns
:0  store i1 false, i1* @dirX, align 1

ST_2: stg_33 [1/1] 1.57ns
:1  br label %10

ST_2: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = phi i32 [ %lineX_load, %._crit_edge8 ], [ 0, %7 ]

ST_2: tmp_8 [1/1] 2.52ns
:1  %tmp_8 = icmp eq i32 %lineY_load, 0

ST_2: stg_36 [1/1] 0.00ns
:2  br i1 %tmp_8, label %11, label %12

ST_2: tmp_1 [1/1] 2.52ns
:0  %tmp_1 = icmp eq i32 %lineY_load, 479

ST_2: stg_38 [1/1] 0.00ns
:1  br i1 %tmp_1, label %13, label %._crit_edge9

ST_2: stg_39 [1/1] 1.57ns
:0  store i1 true, i1* @dirY, align 1

ST_2: stg_40 [1/1] 0.00ns
:1  br label %._crit_edge9

ST_2: stg_41 [1/1] 1.57ns
._crit_edge9:0  br label %14

ST_2: stg_42 [1/1] 1.57ns
:0  store i1 false, i1* @dirY, align 1

ST_2: stg_43 [1/1] 1.57ns
:1  br label %14


 <State 3>: 3.89ns
ST_3: x [1/1] 0.00ns
.preheader:0  %x = phi i10 [ %x_1, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_3: x_cast1 [1/1] 0.00ns
.preheader:1  %x_cast1 = zext i10 %x to i32

ST_3: exitcond [1/1] 2.07ns
.preheader:2  %exitcond = icmp eq i10 %x, -304

ST_3: empty_2 [1/1] 0.00ns
.preheader:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)

ST_3: x_1 [1/1] 1.84ns
.preheader:4  %x_1 = add i10 %x, 1

ST_3: stg_49 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_6 [1/1] 2.07ns
:0  %tmp_6 = icmp ult i10 %x, -384

ST_3: or_cond [1/1] 1.37ns
:1  %or_cond = and i1 %tmp_3, %tmp_6

ST_3: stg_52 [1/1] 0.00ns
:2  br i1 %or_cond, label %2, label %._crit_edge

ST_3: tmp_9 [1/1] 2.52ns
:0  %tmp_9 = icmp eq i32 %x_cast1, %lineX_load

ST_3: or_cond7 [1/1] 1.37ns
:1  %or_cond7 = or i1 %tmp_9, %tmp_s

ST_3: stg_55 [1/1] 0.00ns
:2  br i1 %or_cond7, label %3, label %4

ST_3: stg_56 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outputStream_V, i8 62)

ST_3: stg_57 [1/1] 0.00ns
:1  br label %5

ST_3: stg_58 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outputStream_V, i8 -63)

ST_3: stg_59 [1/1] 0.00ns
:1  br label %5

ST_3: stg_60 [1/1] 0.00ns
:0  br label %._crit_edge

ST_3: stg_61 [1/1] 0.00ns
._crit_edge:0  br label %.preheader


 <State 4>: 3.81ns
ST_4: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = phi i32 [ %lineY_load, %._crit_edge9 ], [ 0, %11 ]

ST_4: dirX_load [1/1] 0.00ns
:1  %dirX_load = load i1* @dirX, align 1

ST_4: storemerge_v_cast_cast [1/1] 1.37ns
:2  %storemerge_v_cast_cast = select i1 %dirX_load, i32 -1, i32 1

ST_4: storemerge [1/1] 2.44ns
:3  %storemerge = add i32 %tmp_7, %storemerge_v_cast_cast

ST_4: stg_66 [1/1] 0.00ns
:4  store i32 %storemerge, i32* @lineX, align 4

ST_4: dirY_load [1/1] 0.00ns
:5  %dirY_load = load i1* @dirY, align 1

ST_4: storemerge4_v_cast_cast [1/1] 1.37ns
:6  %storemerge4_v_cast_cast = select i1 %dirY_load, i32 -1, i32 1

ST_4: storemerge4 [1/1] 2.44ns
:7  %storemerge4 = add i32 %tmp_5, %storemerge4_v_cast_cast

ST_4: stg_70 [1/1] 0.00ns
:8  store i32 %storemerge4, i32* @lineY, align 4

ST_4: stg_71 [1/1] 0.00ns
:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ outputStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x229a0adf250; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lineX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x229a0ae1410; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ lineY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x229a0ae1020; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dirX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x229a0ae0570; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dirY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x229a0adfb50; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5                   (specbitsmap      ) [ 00000]
stg_6                   (spectopmodule    ) [ 00000]
stg_7                   (specinterface    ) [ 00000]
stg_8                   (specinterface    ) [ 00000]
stg_9                   (specreset        ) [ 00000]
stg_10                  (specreset        ) [ 00000]
stg_11                  (specreset        ) [ 00000]
stg_12                  (specreset        ) [ 00000]
lineX_load              (load             ) [ 00110]
lineY_load              (load             ) [ 00111]
stg_15                  (br               ) [ 01110]
y                       (phi              ) [ 00100]
y_cast2                 (zext             ) [ 00000]
exitcond5               (icmp             ) [ 00110]
empty                   (speclooptripcount) [ 00000]
y_1                     (add              ) [ 01110]
stg_21                  (br               ) [ 00000]
tmp_3                   (icmp             ) [ 00010]
tmp_s                   (icmp             ) [ 00010]
stg_24                  (br               ) [ 00110]
tmp_2                   (icmp             ) [ 00110]
stg_26                  (br               ) [ 00000]
tmp_4                   (icmp             ) [ 00110]
stg_28                  (br               ) [ 00000]
stg_29                  (store            ) [ 00000]
stg_30                  (br               ) [ 00000]
stg_31                  (br               ) [ 00000]
stg_32                  (store            ) [ 00000]
stg_33                  (br               ) [ 00000]
tmp_7                   (phi              ) [ 00111]
tmp_8                   (icmp             ) [ 00110]
stg_36                  (br               ) [ 00000]
tmp_1                   (icmp             ) [ 00110]
stg_38                  (br               ) [ 00000]
stg_39                  (store            ) [ 00000]
stg_40                  (br               ) [ 00000]
stg_41                  (br               ) [ 00111]
stg_42                  (store            ) [ 00000]
stg_43                  (br               ) [ 00111]
x                       (phi              ) [ 00010]
x_cast1                 (zext             ) [ 00000]
exitcond                (icmp             ) [ 00110]
empty_2                 (speclooptripcount) [ 00000]
x_1                     (add              ) [ 00110]
stg_49                  (br               ) [ 01110]
tmp_6                   (icmp             ) [ 00000]
or_cond                 (and              ) [ 00110]
stg_52                  (br               ) [ 00000]
tmp_9                   (icmp             ) [ 00000]
or_cond7                (or               ) [ 00110]
stg_55                  (br               ) [ 00000]
stg_56                  (write            ) [ 00000]
stg_57                  (br               ) [ 00000]
stg_58                  (write            ) [ 00000]
stg_59                  (br               ) [ 00000]
stg_60                  (br               ) [ 00000]
stg_61                  (br               ) [ 00110]
tmp_5                   (phi              ) [ 00001]
dirX_load               (load             ) [ 00000]
storemerge_v_cast_cast  (select           ) [ 00000]
storemerge              (add              ) [ 00000]
stg_66                  (store            ) [ 00000]
dirY_load               (load             ) [ 00000]
storemerge4_v_cast_cast (select           ) [ 00000]
storemerge4             (add              ) [ 00000]
stg_70                  (store            ) [ 00000]
stg_71                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lineX">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineX"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lineY">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lineY"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dirX">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dirX"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dirY">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dirY"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pattern_generator_cross_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/3 stg_58/3 "/>
</bind>
</comp>

<comp id="77" class="1005" name="y_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="1"/>
<pin id="79" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="y_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="tmp_7_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_7_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="x_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="1"/>
<pin id="101" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="x_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="tmp_5_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_5_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="lineX_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineX_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lineY_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineY_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="y_cast2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="exitcond5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="y_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="11" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="stg_29_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="stg_32_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_8_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_39_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_39/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stg_42_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_cast1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_cond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_cond7_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="dirX_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dirX_load/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="storemerge_v_cast_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_v_cast_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="storemerge_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="stg_66_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dirY_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dirY_load/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="storemerge4_v_cast_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge4_v_cast_cast/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="storemerge4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="storemerge4/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="stg_70_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="lineX_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineX_load "/>
</bind>
</comp>

<comp id="293" class="1005" name="lineY_load_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineY_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="y_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_s_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="334" class="1005" name="x_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="60" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="62" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="64" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="81" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="81" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="81" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="81" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="129" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="103" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="103" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="103" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="103" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="200" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="88" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="8" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="114" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="265" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="4" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="121" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="296"><net_src comp="125" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="307"><net_src comp="139" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="312"><net_src comp="145" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="317"><net_src comp="151" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="337"><net_src comp="210" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputStream_V | {3 }
  - Chain level:
	State 1
	State 2
		y_cast2 : 1
		exitcond5 : 1
		y_1 : 1
		stg_21 : 2
		tmp_3 : 1
		tmp_s : 2
		stg_26 : 1
		stg_28 : 1
		tmp_7 : 1
		stg_36 : 1
		stg_38 : 1
	State 3
		x_cast1 : 1
		exitcond : 1
		x_1 : 1
		stg_49 : 2
		tmp_6 : 1
		or_cond : 2
		stg_52 : 2
		tmp_9 : 2
		or_cond7 : 3
		stg_55 : 3
	State 4
		storemerge_v_cast_cast : 1
		storemerge : 2
		stg_66 : 3
		storemerge4_v_cast_cast : 1
		storemerge4 : 2
		stg_70 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           y_1_fu_139           |    0    |    9    |
|    add   |           x_1_fu_210           |    0    |    10   |
|          |        storemerge_fu_249       |    0    |    32   |
|          |       storemerge4_fu_273       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        exitcond5_fu_133        |    0    |    3    |
|          |          tmp_3_fu_145          |    0    |    3    |
|          |          tmp_s_fu_151          |    0    |    11   |
|          |          tmp_2_fu_156          |    0    |    11   |
|   icmp   |          tmp_4_fu_161          |    0    |    11   |
|          |          tmp_8_fu_178          |    0    |    11   |
|          |          tmp_1_fu_183          |    0    |    11   |
|          |         exitcond_fu_204        |    0    |    4    |
|          |          tmp_6_fu_216          |    0    |    4    |
|          |          tmp_9_fu_227          |    0    |    11   |
|----------|--------------------------------|---------|---------|
|  select  |  storemerge_v_cast_cast_fu_241 |    0    |    1    |
|          | storemerge4_v_cast_cast_fu_265 |    0    |    1    |
|----------|--------------------------------|---------|---------|
|    and   |         or_cond_fu_222         |    0    |    1    |
|----------|--------------------------------|---------|---------|
|    or    |         or_cond7_fu_232        |    0    |    1    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_68        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |         y_cast2_fu_129         |    0    |    0    |
|          |         x_cast1_fu_200         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   167   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|lineX_load_reg_285|   32   |
|lineY_load_reg_293|   32   |
|   tmp_3_reg_309  |    1   |
|   tmp_5_reg_110  |   32   |
|   tmp_7_reg_88   |   32   |
|   tmp_s_reg_314  |    1   |
|    x_1_reg_334   |   10   |
|     x_reg_99     |   10   |
|    y_1_reg_304   |    9   |
|     y_reg_77     |    9   |
+------------------+--------+
|       Total      |   168  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_68 |  p2  |   2  |   7  |   14   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |   14   ||  1.571  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   167  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   168  |   167  |
+-----------+--------+--------+--------+
