 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 21:07:02 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__5_/Q (DFFX1_HVT)         0.21       0.21 r
  U11119/Y (OA22X1_HVT)                    0.13       0.33 r
  U10539/Y (AND3X1_HVT)                    0.09       0.43 r
  U10538/Y (NAND2X0_HVT)                   0.05       0.48 f
  U10540/Y (NAND2X0_HVT)                   0.06       0.54 r
  U10266/Y (AOI22X1_HVT)                   0.18       0.72 f
  U11137/Y (MUX21X1_HVT)                   0.16       0.88 r
  U11140/Y (OR2X1_HVT)                     0.09       0.97 r
  U11143/Y (AO22X1_HVT)                    0.09       1.06 r
  U10317/Y (AO22X1_HVT)                    0.09       1.15 r
  U10314/Y (NAND4X0_HVT)                   0.08       1.23 f
  U10312/Y (AND3X1_HVT)                    0.12       1.35 f
  U10258/Y (NAND2X2_HVT)                   0.13       1.48 r
  U10257/Y (INVX0_HVT)                     0.06       1.54 f
  U10294/Y (AO22X1_HVT)                    0.09       1.63 f
  U10286/Y (INVX0_HVT)                     0.03       1.66 r
  U10285/Y (OA22X1_HVT)                    0.09       1.75 r
  U10284/Y (NAND2X0_HVT)                   0.05       1.80 f
  U10289/Y (AO21X1_HVT)                    0.07       1.87 f
  U10563/Y (NAND2X0_HVT)                   0.04       1.91 r
  U10322/Y (NAND2X0_HVT)                   0.06       1.97 f
  U10248/Y (NAND2X4_HVT)                   0.14       2.11 r
  U11245/Y (MUX21X1_HVT)                   0.14       2.25 r
  U11247/Y (NAND2X0_HVT)                   0.07       2.33 f
  U11253/Y (NAND3X0_HVT)                   0.06       2.39 r
  U10225/Y (AND2X1_HVT)                    0.08       2.47 r
  U10224/Y (AND2X1_HVT)                    0.07       2.54 r
  U10307/Y (AO22X1_HVT)                    0.13       2.67 r
  U10212/Y (INVX1_HVT)                     0.05       2.72 f
  U15254/Y (NAND2X0_HVT)                   0.05       2.77 r
  U15256/Y (NAND3X0_HVT)                   0.07       2.84 f
  U15257/Y (AND2X1_HVT)                    0.09       2.93 f
  res4_comp_reg_2_/D (DFFX1_HVT)           0.00       2.93 f
  data arrival time                                   2.93

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_2_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.06       2.94
  data required time                                  2.94
  -----------------------------------------------------------
  data required time                                  2.94
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: part_reg_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__5_/Q (DFFX1_HVT)         0.21       0.21 r
  U11119/Y (OA22X1_HVT)                    0.13       0.33 r
  U10539/Y (AND3X1_HVT)                    0.09       0.43 r
  U10538/Y (NAND2X0_HVT)                   0.05       0.48 f
  U10540/Y (NAND2X0_HVT)                   0.06       0.54 r
  U10266/Y (AOI22X1_HVT)                   0.18       0.72 f
  U11137/Y (MUX21X1_HVT)                   0.16       0.88 r
  U11140/Y (OR2X1_HVT)                     0.09       0.97 r
  U11143/Y (AO22X1_HVT)                    0.09       1.06 r
  U10317/Y (AO22X1_HVT)                    0.09       1.15 r
  U10314/Y (NAND4X0_HVT)                   0.08       1.23 f
  U10312/Y (AND3X1_HVT)                    0.12       1.35 f
  U10258/Y (NAND2X2_HVT)                   0.13       1.48 r
  U10257/Y (INVX0_HVT)                     0.06       1.54 f
  U10294/Y (AO22X1_HVT)                    0.09       1.63 f
  U10286/Y (INVX0_HVT)                     0.03       1.66 r
  U10285/Y (OA22X1_HVT)                    0.09       1.75 r
  U10284/Y (NAND2X0_HVT)                   0.05       1.80 f
  U10289/Y (AO21X1_HVT)                    0.07       1.87 f
  U10563/Y (NAND2X0_HVT)                   0.04       1.91 r
  U10322/Y (NAND2X0_HVT)                   0.06       1.97 f
  U10248/Y (NAND2X4_HVT)                   0.14       2.11 r
  U10253/Y (MUX21X1_HVT)                   0.14       2.25 r
  U11250/Y (OA22X1_HVT)                    0.13       2.38 r
  U11251/Y (NAND3X0_HVT)                   0.10       2.48 f
  U10306/Y (NAND3X0_HVT)                   0.07       2.55 r
  U11259/Y (AND2X1_HVT)                    0.08       2.63 r
  U10352/Y (AO21X1_HVT)                    0.12       2.74 r
  U11291/Y (AND4X1_HVT)                    0.15       2.89 r
  res4_comp_reg_1_/D (DFFX1_HVT)           0.00       2.89 r
  data arrival time                                   2.89

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_1_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.09       2.91
  data required time                                  2.91
  -----------------------------------------------------------
  data required time                                  2.91
  data arrival time                                  -2.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: part_reg_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__5_/Q (DFFX1_HVT)         0.21       0.21 r
  U11119/Y (OA22X1_HVT)                    0.13       0.33 r
  U10539/Y (AND3X1_HVT)                    0.09       0.43 r
  U10538/Y (NAND2X0_HVT)                   0.05       0.48 f
  U10540/Y (NAND2X0_HVT)                   0.06       0.54 r
  U10266/Y (AOI22X1_HVT)                   0.18       0.72 f
  U11137/Y (MUX21X1_HVT)                   0.16       0.88 r
  U11140/Y (OR2X1_HVT)                     0.09       0.97 r
  U11143/Y (AO22X1_HVT)                    0.09       1.06 r
  U10317/Y (AO22X1_HVT)                    0.09       1.15 r
  U10314/Y (NAND4X0_HVT)                   0.08       1.23 f
  U10312/Y (AND3X1_HVT)                    0.12       1.35 f
  U10258/Y (NAND2X2_HVT)                   0.13       1.48 r
  U10257/Y (INVX0_HVT)                     0.06       1.54 f
  U10294/Y (AO22X1_HVT)                    0.09       1.63 f
  U10286/Y (INVX0_HVT)                     0.03       1.66 r
  U10285/Y (OA22X1_HVT)                    0.09       1.75 r
  U10284/Y (NAND2X0_HVT)                   0.05       1.80 f
  U10289/Y (AO21X1_HVT)                    0.07       1.87 f
  U10563/Y (NAND2X0_HVT)                   0.04       1.91 r
  U10322/Y (NAND2X0_HVT)                   0.06       1.97 f
  U10248/Y (NAND2X4_HVT)                   0.14       2.11 r
  U10253/Y (MUX21X1_HVT)                   0.14       2.25 r
  U11250/Y (OA22X1_HVT)                    0.13       2.38 r
  U11251/Y (NAND3X0_HVT)                   0.10       2.48 f
  U10306/Y (NAND3X0_HVT)                   0.07       2.55 r
  U11259/Y (AND2X1_HVT)                    0.08       2.63 r
  U10352/Y (AO21X1_HVT)                    0.12       2.74 r
  U10345/Y (OA22X1_HVT)                    0.10       2.84 r
  U10347/Y (NAND2X0_HVT)                   0.05       2.89 f
  res4_comp_reg_0_/D (DFFX1_HVT)           0.00       2.89 f
  data arrival time                                   2.89

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_0_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.07       2.93
  data required time                                  2.93
  -----------------------------------------------------------
  data required time                                  2.93
  data arrival time                                  -2.89
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: part_reg_reg_5__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__5_/Q (DFFX1_HVT)         0.21       0.21 r
  U11119/Y (OA22X1_HVT)                    0.13       0.33 r
  U10539/Y (AND3X1_HVT)                    0.09       0.43 r
  U10538/Y (NAND2X0_HVT)                   0.05       0.48 f
  U10540/Y (NAND2X0_HVT)                   0.06       0.54 r
  U10266/Y (AOI22X1_HVT)                   0.18       0.72 f
  U11137/Y (MUX21X1_HVT)                   0.16       0.88 r
  U11140/Y (OR2X1_HVT)                     0.09       0.97 r
  U11143/Y (AO22X1_HVT)                    0.09       1.06 r
  U10317/Y (AO22X1_HVT)                    0.09       1.15 r
  U10314/Y (NAND4X0_HVT)                   0.08       1.23 f
  U10312/Y (AND3X1_HVT)                    0.12       1.35 f
  U10258/Y (NAND2X2_HVT)                   0.13       1.48 r
  U10257/Y (INVX0_HVT)                     0.06       1.54 f
  U10294/Y (AO22X1_HVT)                    0.09       1.63 f
  U10286/Y (INVX0_HVT)                     0.03       1.66 r
  U10285/Y (OA22X1_HVT)                    0.09       1.75 r
  U10284/Y (NAND2X0_HVT)                   0.05       1.80 f
  U10289/Y (AO21X1_HVT)                    0.07       1.87 f
  U10563/Y (NAND2X0_HVT)                   0.04       1.91 r
  U10322/Y (NAND2X0_HVT)                   0.06       1.97 f
  U10248/Y (NAND2X4_HVT)                   0.14       2.11 r
  U10253/Y (MUX21X1_HVT)                   0.14       2.25 r
  U11250/Y (OA22X1_HVT)                    0.13       2.38 r
  U11251/Y (NAND3X0_HVT)                   0.10       2.48 f
  U10306/Y (NAND3X0_HVT)                   0.07       2.55 r
  U11259/Y (AND2X1_HVT)                    0.08       2.63 r
  U10352/Y (AO21X1_HVT)                    0.12       2.74 r
  U15258/Y (INVX0_HVT)                     0.04       2.78 f
  U10944/Y (OA21X1_HVT)                    0.08       2.86 f
  res4_comp_reg_3_/D (DFFX1_HVT)           0.00       2.86 f
  data arrival time                                   2.86

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_3_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.07       2.93
  data required time                                  2.93
  -----------------------------------------------------------
  data required time                                  2.93
  data arrival time                                  -2.86
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
