<profile>

<section name = "Vivado HLS Report for 'memWrite'" level="0">
<item name = "Date">Fri Nov  9 23:10:58 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 5.801, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 82689</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 826</column>
<column name="Register">-, -, 9473, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 19</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Hi_assign_1_fu_2554_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_2_fu_2010_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_3_fu_2661_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_4_fu_3175_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_5_fu_1651_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_6_fu_1667_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_7_fu_2402_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_8_fu_2773_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_9_fu_2869_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_fu_2452_p2">+, 0, 0, 17, 2, 10</column>
<column name="grp_fu_978_p2">+, 0, 0, 17, 10, 1</column>
<column name="outputWordMemCtrl_co_1_fu_3275_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_174_fu_2496_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_176_fu_2508_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_180_fu_2538_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_190_fu_2594_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_192_fu_2606_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_196_fu_2636_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_208_fu_2050_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_210_fu_2062_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_214_fu_2092_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_225_fu_3131_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_236_fu_3220_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_251_fu_2182_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_270_fu_2309_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_289_fu_2429_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_305_fu_2802_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_307_fu_2814_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_311_fu_2844_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_324_fu_3348_p2">-, 0, 0, 17, 9, 10</column>
<column name="addressReturnOut_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="addressReturnOut_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1437">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1470">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1610">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1710">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1726">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_831">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_836">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op216_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op455_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op457_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op562_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op568_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op569_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op572_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op575_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op577_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op585_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op595_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op596_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="memWrCtrl_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrCtrl_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_2_fu_1224_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_3_fu_1288_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_4_fu_1390_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_5_fu_1478_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_replaceLocatio_2_fu_1244_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_13_fu_3499_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_17_fu_3306_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_19_fu_3095_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_20_fu_3169_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_21_fu_3258_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_s_fu_3481_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan4_fu_3157_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan5_fu_3246_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan6_fu_2236_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan7_fu_2363_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan8_fu_2735_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan9_fu_3401_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan_fu_3039_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_memWr_replaceLocati_2_fu_1316_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_5_fu_1418_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_8_fu_1528_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_158_fu_3051_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_159_fu_3057_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_261_fu_2248_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_262_fu_2254_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_280_fu_2375_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_281_fu_2381_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_299_fu_2747_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_300_fu_2752_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_334_fu_3413_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_335_fu_3418_p2">and, 0, 0, 512, 512, 512</column>
<column name="addressReturnOut_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="grp_fu_989_p2">icmp, 0, 0, 13, 10, 2</column>
<column name="icmp3_fu_1606_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_fu_1590_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="memWrCtrl_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="memWrData_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_107_i_i_fu_1106_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_109_i_i_fu_1112_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_112_i_i_fu_1923_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_113_i_i_fu_1118_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="tmp_122_i_i_fu_2126_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_141_fu_2941_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="tmp_171_fu_2476_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_187_fu_2574_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_205_fu_2030_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_221_fu_3108_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_232_fu_3194_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_245_fu_2145_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_264_fu_2272_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_283_fu_2412_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_302_fu_2783_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_318_fu_2879_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_156_fu_3033_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_183_fu_2548_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_184_fu_3475_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_199_fu_2646_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_200_fu_3493_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_217_fu_2102_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_218_fu_3089_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_229_fu_3151_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_240_fu_3240_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_259_fu_2230_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_278_fu_2357_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_297_fu_2729_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_314_fu_2854_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_315_fu_3300_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_332_fu_3395_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="Hi_assign_s_fu_2931_p2">or, 0, 0, 9, 9, 7</column>
<column name="Lo_assign_1_fu_2564_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_3_fu_2020_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_4_fu_3185_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_6_fu_1641_p2">or, 0, 0, 9, 9, 4</column>
<column name="Lo_assign_7_fu_1657_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_8_fu_2393_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_fu_2462_p2">or, 0, 0, 9, 9, 6</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1564">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1580">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1587">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op177_read_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op178_read_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op500_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op579_write_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op581_write_state5">or, 0, 0, 2, 1, 1</column>
<column name="brmerge101_i_i_fu_1730_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge111_i_i_fu_1157_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_1568_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_6_fu_1496_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_7_fu_1124_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_fu_1679_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_replaceLocatio_8_fu_1546_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_14_fu_2260_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_15_fu_2387_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_16_fu_2758_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_18_fu_3424_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_22_fu_3063_p2">or, 0, 0, 512, 512, 512</column>
<column name="tmp1_fu_1724_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp4_fu_1484_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp5_fu_1490_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp6_fu_1534_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp7_fu_1540_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp8_fu_1151_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_115_i_i_fu_2442_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_117_i_i_fu_2000_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_118_i_i_fu_2652_p2">or, 0, 0, 9, 9, 4</column>
<column name="tmp_123_i_i_fu_2764_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_124_i_i_fu_2860_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_21_fu_1755_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_22_fu_1330_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_23_fu_1180_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_s_fu_1709_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_loa_1_fu_1208_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_1_fu_1230_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_2_fu_1272_p3">select, 0, 0, 3, 1, 2</column>
<column name="memWr_location_V_loc_3_fu_1302_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_4_fu_1366_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_5_fu_1404_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_6_fu_1454_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_7_fu_1514_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_8_fu_1134_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_fu_1693_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_2_fu_1294_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_3_fu_1358_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_4_fu_1396_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_5_fu_1446_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_6_fu_1504_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_fu_1701_p3">select, 0, 0, 3, 1, 1</column>
<column name="memWr_replaceLocatio_10_fu_1560_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_3_fu_1250_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_4_fu_1336_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_5_fu_1344_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_6_fu_1424_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_7_fu_1432_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_9_fu_1552_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_01416_1_0_v_cast_i_s_fu_3268_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_106_i_i_fu_1264_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_107_i_i_fu_1322_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_memWr_location_V_lo_2_fu_1172_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_memWr_location_V_lo_fu_1685_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_memWr_location_V_ne_1_fu_1142_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_memWr_location_V_ne_fu_1715_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_memWr_replaceLocati_1_fu_1280_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_memWr_replaceLocati_3_fu_1374_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_4_fu_1382_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_6_fu_1462_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_7_fu_1470_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_fu_1216_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux102_i_i_fu_1736_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_mux103_i_i_fu_1761_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux113_i_i_fu_1163_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux114_i_i_fu_1186_p3">select, 0, 0, 2, 1, 2</column>
<column name="sel_SEBB_i_i_fu_1612_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_145_fu_2961_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_146_fu_2969_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_147_fu_2977_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_154_fu_3019_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_177_fu_2514_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_178_fu_2522_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_179_fu_2530_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_193_fu_2612_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_194_fu_2620_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_195_fu_2628_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_211_fu_2068_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_212_fu_2076_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_213_fu_2084_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_223_fu_3117_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_224_fu_3124_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_234_fu_3204_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_235_fu_3212_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_248_fu_2160_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_249_fu_2167_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_250_fu_2174_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_257_fu_2216_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_267_fu_2287_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_268_fu_2294_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_269_fu_2301_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_276_fu_2343_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_286_fu_2421_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_287_fu_2678_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_288_fu_2683_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_28_fu_1625_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_295_fu_2716_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_308_fu_2820_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_309_fu_2828_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_310_fu_2836_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_321_fu_3329_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_322_fu_3335_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_323_fu_3341_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_330_fu_3382_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_152_fu_3003_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_155_fu_3027_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_228_fu_3145_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_239_fu_3234_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_255_fu_2200_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_258_fu_2224_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_274_fu_2327_p2">shl, 0, 0, 2171, 5, 512</column>
<column name="tmp_277_fu_2351_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_293_fu_2700_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_296_fu_2723_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_328_fu_3366_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_331_fu_3389_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="not_htMemWriteInputS_1_fu_1202_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_2_fu_1238_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_3_fu_1258_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_4_fu_1310_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_5_fu_1352_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_6_fu_1412_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_7_fu_1440_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_8_fu_1522_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_fu_1745_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_144_fu_2955_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_148_fu_2985_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_157_fu_3045_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_175_fu_2502_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_191_fu_2600_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_209_fu_2056_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_230_fu_3163_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_241_fu_3252_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_247_fu_2154_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_260_fu_2242_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_266_fu_2281_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_279_fu_2369_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_285_fu_2673_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_298_fu_2741_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_306_fu_2808_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_320_fu_3323_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_333_fu_3407_p2">xor, 0, 0, 512, 512, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addressAssignDramIn_s_TDATA_blk_n">9, 2, 1, 2</column>
<column name="addressAssignFlashIn_TDATA_blk_n">9, 2, 1, 2</column>
<column name="addressReturnOut_V_V_1_data_out">9, 2, 32, 64</column>
<column name="addressReturnOut_V_V_1_state">15, 3, 2, 6</column>
<column name="addressReturnOut_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter3_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter4_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_htMemWriteInputStatu_10_phi_fu_649_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_11_phi_fu_689_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_12_phi_fu_729_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_13_phi_fu_769_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_14_phi_fu_809_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_15_phi_fu_849_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_16_phi_fu_889_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_17_phi_fu_929_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_26_phi_fu_434_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_27_phi_fu_445_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_28_phi_fu_455_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_29_phi_fu_465_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_30_phi_fu_475_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_31_phi_fu_485_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_32_phi_fu_495_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_33_phi_fu_505_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_8_phi_fu_515_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_9_phi_fu_607_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_memWr_location_V_fla_1_phi_fu_545_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_memWr_location_V_fla_8_phi_fu_525_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_memWr_location_V_fla_9_phi_fu_565_p12">33, 6, 1, 6</column>
<column name="ap_phi_mux_memWr_location_V_new_1_phi_fu_556_p4">15, 3, 2, 6</column>
<column name="ap_phi_mux_memWr_location_V_new_8_phi_fu_536_p4">15, 3, 2, 6</column>
<column name="ap_phi_mux_memWr_location_V_new_9_phi_fu_587_p12">27, 5, 2, 10</column>
<column name="ap_phi_mux_outputWord_address_V_1_phi_fu_969_p6">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter3_outputWord_address_V_1_reg_966">15, 3, 32, 96</column>
<column name="comp2memWrKey_V_blk_n">9, 2, 1, 2</column>
<column name="comp2memWrMd_V_blk_n">9, 2, 1, 2</column>
<column name="comp2memWrMemData_V_s_blk_n">9, 2, 1, 2</column>
<column name="comp2memWrStatus_V_b_blk_n">9, 2, 1, 2</column>
<column name="dec2cc_V_V_blk_n">9, 2, 1, 2</column>
<column name="flushAck_V_blk_n">9, 2, 1, 2</column>
<column name="memWr2out_V_blk_n">9, 2, 1, 2</column>
<column name="memWr2out_V_din">41, 8, 57, 456</column>
<column name="memWrCtrl_V_1_data_in">27, 5, 40, 200</column>
<column name="memWrCtrl_V_1_data_out">9, 2, 40, 80</column>
<column name="memWrCtrl_V_1_state">15, 3, 2, 6</column>
<column name="memWrCtrl_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="memWrData_V_V_1_data_in">27, 5, 512, 2560</column>
<column name="memWrData_V_V_1_data_out">9, 2, 512, 1024</column>
<column name="memWrData_V_V_1_state">15, 3, 2, 6</column>
<column name="memWrData_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="memWrState">41, 8, 3, 24</column>
<column name="memWriteAddress_V">9, 2, 10, 20</column>
<column name="outputWord_address_V_1_reg_966">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Hi_assign_3_reg_3824">3, 0, 10, 7</column>
<column name="Hi_assign_5_reg_3680">3, 0, 10, 7</column>
<column name="Hi_assign_6_reg_3693">3, 0, 10, 7</column>
<column name="Hi_assign_7_reg_3780">3, 0, 10, 7</column>
<column name="Hi_assign_9_reg_3846">3, 0, 10, 7</column>
<column name="Lo_assign_3_reg_3743">2, 0, 9, 7</column>
<column name="Lo_assign_3_reg_3743_pp0_iter2_reg">2, 0, 9, 7</column>
<column name="Lo_assign_6_reg_3674">2, 0, 9, 7</column>
<column name="Lo_assign_7_reg_3687">2, 0, 9, 7</column>
<column name="Lo_assign_8_reg_3773">2, 0, 9, 7</column>
<column name="Lo_assign_8_reg_3773_pp0_iter2_reg">2, 0, 9, 7</column>
<column name="addressReturnOut_V_V_1_payload_A">32, 0, 32, 0</column>
<column name="addressReturnOut_V_V_1_payload_B">32, 0, 32, 0</column>
<column name="addressReturnOut_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="addressReturnOut_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="addressReturnOut_V_V_1_state">2, 0, 2, 0</column>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter3_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter4_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_outputWord_address_V_1_reg_966">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_outputWord_address_V_1_reg_966">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_outputWord_address_V_1_reg_966">32, 0, 32, 0</column>
<column name="brmerge101_i_i_reg_3710">1, 0, 1, 0</column>
<column name="brmerge101_i_i_reg_3710_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge101_i_i_reg_3710_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="brmerge101_i_i_reg_3710_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3618">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3618_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3618_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3618_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3640">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3640_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3640_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3640_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="guard_variable_for_m">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_1">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_2">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_3">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_4">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_5">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_6">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_7">1, 0, 1, 0</column>
<column name="htMemWriteInputWordM">16, 0, 16, 0</column>
<column name="htMemWriteInputWordM_1">8, 0, 8, 0</column>
<column name="htMemWriteInputWordM_3">32, 0, 32, 0</column>
<column name="htMemWriteInputWordM_4">8, 0, 8, 0</column>
<column name="htMemWriteInputWordM_5_reg_3551">16, 0, 16, 0</column>
<column name="htMemWriteInputWordM_5_reg_3551_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="icmp3_reg_3652">1, 0, 1, 0</column>
<column name="icmp3_reg_3652_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp3_reg_3652_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp3_reg_3652_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_reg_3644">1, 0, 1, 0</column>
<column name="icmp_reg_3644_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_reg_3644_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_reg_3644_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="memWrCtrl_V_1_payload_A">40, 0, 40, 0</column>
<column name="memWrCtrl_V_1_payload_B">40, 0, 40, 0</column>
<column name="memWrCtrl_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrCtrl_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrCtrl_V_1_state">2, 0, 2, 0</column>
<column name="memWrData_V_V_1_payload_A">512, 0, 512, 0</column>
<column name="memWrData_V_V_1_payload_B">512, 0, 512, 0</column>
<column name="memWrData_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_state">2, 0, 2, 0</column>
<column name="memWrState">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3536">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3536_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3536_pp0_iter2_reg">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3536_pp0_iter3_reg">3, 0, 3, 0</column>
<column name="memWr_flushDone_V">1, 0, 1, 0</column>
<column name="memWr_flushReq_V">1, 0, 1, 0</column>
<column name="memWr_location_V">2, 0, 2, 0</column>
<column name="memWr_location_V_fla_6_reg_3632">1, 0, 1, 0</column>
<column name="memWr_location_V_fla_6_reg_3632_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWr_location_V_fla_6_reg_3632_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="memWr_location_V_fla_6_reg_3632_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="memWr_location_V_loa_reg_3556">2, 0, 2, 0</column>
<column name="memWr_location_V_loa_reg_3556_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="memWr_location_V_loa_reg_3556_pp0_iter2_reg">2, 0, 2, 0</column>
<column name="memWr_memInitialized">1, 0, 1, 0</column>
<column name="memWr_memInitialized_1_reg_3719">1, 0, 1, 0</column>
<column name="memWr_memInitialized_1_reg_3719_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWr_memInitialized_1_reg_3719_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="memWr_replaceLocatio">2, 0, 2, 0</column>
<column name="memWr_replaceLocatio_8_reg_3636">1, 0, 1, 0</column>
<column name="memWr_replaceLocatio_8_reg_3636_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWr_replaceLocatio_8_reg_3636_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="memWriteAddress_V">10, 0, 10, 0</column>
<column name="memWriteAddress_V_lo_reg_3540">10, 0, 10, 0</column>
<column name="memWriteAddress_V_lo_reg_3540_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="memWriteAddress_V_lo_reg_3540_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="outputWord_address_V_1_reg_966">32, 0, 32, 0</column>
<column name="outputWord_operation_reg_3546">8, 0, 8, 0</column>
<column name="outputWord_operation_reg_3546_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="outputWord_operation_reg_3546_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="outputWord_operation_reg_3546_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="p_Result_15_reg_3768">512, 0, 512, 0</column>
<column name="p_Result_16_reg_3831">512, 0, 512, 0</column>
<column name="p_mux103_i_i_reg_3714">2, 0, 2, 0</column>
<column name="p_mux114_i_i_reg_3622">2, 0, 2, 0</column>
<column name="r_V_2_reg_3735">2, 0, 9, 7</column>
<column name="r_V_2_reg_3735_pp0_iter2_reg">2, 0, 9, 7</column>
<column name="r_V_4_reg_3665">2, 0, 9, 7</column>
<column name="r_V_4_reg_3665_pp0_iter1_reg">2, 0, 9, 7</column>
<column name="reg_1015">512, 0, 512, 0</column>
<column name="reg_1015_pp0_iter1_reg">512, 0, 512, 0</column>
<column name="reg_1015_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3581">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3581_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3581_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3581_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3606">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3606_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3606_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3606_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3610">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3610_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3610_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3610_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_112_i_i_reg_3731">1, 0, 1, 0</column>
<column name="tmp_112_i_i_reg_3731_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_112_i_i_reg_3731_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3614">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3614_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3614_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3614_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_122_i_i_reg_3763">1, 0, 1, 0</column>
<column name="tmp_122_i_i_reg_3763_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_140_reg_3598">1, 0, 1, 0</column>
<column name="tmp_140_reg_3598_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_140_reg_3598_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_140_reg_3598_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_3585">1, 0, 1, 0</column>
<column name="tmp_14_reg_3585_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_3585_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_3585_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_17_reg_3723">1, 0, 1, 0</column>
<column name="tmp_17_reg_3723_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_17_reg_3723_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_180_reg_3804">9, 0, 10, 1</column>
<column name="tmp_180_reg_3804_pp0_iter2_reg">9, 0, 10, 1</column>
<column name="tmp_180_reg_3804_pp0_iter3_reg">9, 0, 10, 1</column>
<column name="tmp_183_reg_3809">512, 0, 512, 0</column>
<column name="tmp_183_reg_3809_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="tmp_183_reg_3809_pp0_iter3_reg">512, 0, 512, 0</column>
<column name="tmp_18_reg_3589">1, 0, 1, 0</column>
<column name="tmp_18_reg_3589_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_18_reg_3589_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_18_reg_3589_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_196_reg_3814">9, 0, 10, 1</column>
<column name="tmp_196_reg_3814_pp0_iter2_reg">9, 0, 10, 1</column>
<column name="tmp_196_reg_3814_pp0_iter3_reg">9, 0, 10, 1</column>
<column name="tmp_199_reg_3819">512, 0, 512, 0</column>
<column name="tmp_199_reg_3819_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="tmp_199_reg_3819_pp0_iter3_reg">512, 0, 512, 0</column>
<column name="tmp_204_reg_3627">7, 0, 7, 0</column>
<column name="tmp_204_reg_3627_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="tmp_204_reg_3627_pp0_iter2_reg">7, 0, 7, 0</column>
<column name="tmp_20_reg_3727">1, 0, 1, 0</column>
<column name="tmp_20_reg_3727_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_20_reg_3727_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_214_reg_3748">8, 0, 10, 2</column>
<column name="tmp_214_reg_3748_pp0_iter2_reg">8, 0, 10, 2</column>
<column name="tmp_217_reg_3753">512, 0, 512, 0</column>
<column name="tmp_217_reg_3753_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="tmp_244_reg_3660">7, 0, 7, 0</column>
<column name="tmp_244_reg_3660_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="tmp_244_reg_3660_pp0_iter2_reg">7, 0, 7, 0</column>
<column name="tmp_24_reg_3648">1, 0, 1, 0</column>
<column name="tmp_24_reg_3648_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_24_reg_3648_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_24_reg_3648_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_3656">1, 0, 1, 0</column>
<column name="tmp_25_reg_3656_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_3656_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_3656_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_26_reg_3758">4, 0, 4, 0</column>
<column name="tmp_26_reg_3758_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_283_reg_3785">1, 0, 1, 0</column>
<column name="tmp_284_reg_3792">2, 0, 10, 8</column>
<column name="tmp_289_reg_3799">10, 0, 10, 0</column>
<column name="tmp_311_reg_3836">9, 0, 10, 1</column>
<column name="tmp_314_reg_3841">512, 0, 512, 0</column>
<column name="tmp_318_reg_3852">1, 0, 1, 0</column>
<column name="tmp_9_reg_3593">130, 0, 130, 0</column>
<column name="tmp_9_reg_3593_pp0_iter1_reg">130, 0, 130, 0</column>
<column name="tmp_9_reg_3593_pp0_iter2_reg">130, 0, 130, 0</column>
<column name="tmp_V_26_reg_3705">32, 0, 32, 0</column>
<column name="tmp_V_26_reg_3705_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_V_27_reg_3700">32, 0, 32, 0</column>
<column name="tmp_V_27_reg_3700_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_reg_3602">1, 0, 1, 0</column>
<column name="tmp_reg_3602_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_3602_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_reg_3602_pp0_iter3_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="flushAck_V_dout">in, 1, ap_fifo, flushAck_V, pointer</column>
<column name="flushAck_V_empty_n">in, 1, ap_fifo, flushAck_V, pointer</column>
<column name="flushAck_V_read">out, 1, ap_fifo, flushAck_V, pointer</column>
<column name="comp2memWrKey_V_dout">in, 130, ap_fifo, comp2memWrKey_V, pointer</column>
<column name="comp2memWrKey_V_empty_n">in, 1, ap_fifo, comp2memWrKey_V, pointer</column>
<column name="comp2memWrKey_V_read">out, 1, ap_fifo, comp2memWrKey_V, pointer</column>
<column name="comp2memWrMemData_V_s_dout">in, 512, ap_fifo, comp2memWrMemData_V_s, pointer</column>
<column name="comp2memWrMemData_V_s_empty_n">in, 1, ap_fifo, comp2memWrMemData_V_s, pointer</column>
<column name="comp2memWrMemData_V_s_read">out, 1, ap_fifo, comp2memWrMemData_V_s, pointer</column>
<column name="addressAssignFlashIn_TVALID">in, 1, axis, addressAssignFlashIn, pointer</column>
<column name="addressAssignFlashIn_TDATA">in, 32, axis, addressAssignFlashIn, pointer</column>
<column name="addressAssignFlashIn_TREADY">out, 1, axis, addressAssignFlashIn, pointer</column>
<column name="addressAssignDramIn_s_TVALID">in, 1, axis, addressAssignDramIn_s, pointer</column>
<column name="addressAssignDramIn_s_TDATA">in, 32, axis, addressAssignDramIn_s, pointer</column>
<column name="addressAssignDramIn_s_TREADY">out, 1, axis, addressAssignDramIn_s, pointer</column>
<column name="comp2memWrStatus_V_b_dout">in, 8, ap_fifo, comp2memWrStatus_V_b, pointer</column>
<column name="comp2memWrStatus_V_b_empty_n">in, 1, ap_fifo, comp2memWrStatus_V_b, pointer</column>
<column name="comp2memWrStatus_V_b_read">out, 1, ap_fifo, comp2memWrStatus_V_b, pointer</column>
<column name="comp2memWrMd_V_dout">in, 64, ap_fifo, comp2memWrMd_V, pointer</column>
<column name="comp2memWrMd_V_empty_n">in, 1, ap_fifo, comp2memWrMd_V, pointer</column>
<column name="comp2memWrMd_V_read">out, 1, ap_fifo, comp2memWrMd_V, pointer</column>
<column name="memWrCtrl_V_TREADY">in, 1, axis, memWrCtrl_V, pointer</column>
<column name="memWrCtrl_V_TDATA">out, 40, axis, memWrCtrl_V, pointer</column>
<column name="memWrCtrl_V_TVALID">out, 1, axis, memWrCtrl_V, pointer</column>
<column name="memWrData_V_V_TREADY">in, 1, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TDATA">out, 512, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TVALID">out, 1, axis, memWrData_V_V, pointer</column>
<column name="addressReturnOut_V_V_TREADY">in, 1, axis, addressReturnOut_V_V, pointer</column>
<column name="addressReturnOut_V_V_TDATA">out, 32, axis, addressReturnOut_V_V, pointer</column>
<column name="addressReturnOut_V_V_TVALID">out, 1, axis, addressReturnOut_V_V, pointer</column>
<column name="dec2cc_V_V_din">out, 1, ap_fifo, dec2cc_V_V, pointer</column>
<column name="dec2cc_V_V_full_n">in, 1, ap_fifo, dec2cc_V_V, pointer</column>
<column name="dec2cc_V_V_write">out, 1, ap_fifo, dec2cc_V_V, pointer</column>
<column name="memWr2out_V_din">out, 57, ap_fifo, memWr2out_V, pointer</column>
<column name="memWr2out_V_full_n">in, 1, ap_fifo, memWr2out_V, pointer</column>
<column name="memWr2out_V_write">out, 1, ap_fifo, memWr2out_V, pointer</column>
<column name="flushReq_V">out, 1, ap_vld, flushReq_V, pointer</column>
<column name="flushReq_V_ap_vld">out, 1, ap_vld, flushReq_V, pointer</column>
<column name="flushDone_V">out, 1, ap_vld, flushDone_V, pointer</column>
<column name="flushDone_V_ap_vld">out, 1, ap_vld, flushDone_V, pointer</column>
</table>
</item>
</section>
</profile>
