

================================================================
== Vitis HLS Report for 'macs'
================================================================
* Date:           Mon Jun 12 16:50:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------+-------+---------+---------+----------+----------+------+------+---------+
        |         |       |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        | Instance| Module|   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------+-------+---------+---------+----------+----------+------+------+---------+
        |muls_U0  |muls   |        ?|        ?|         ?|         ?|     ?|     ?|       no|
        |adds_U0  |adds   |     2076|     2076|  6.919 us|  6.919 us|  2076|  2076|       no|
        +---------+-------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|      133|       73|    -|
|Instance             |        -|    10|     2593|     2211|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|        1|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    10|     2727|     2299|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------+-------+---------+----+------+------+-----+
    | Instance| Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------+-------+---------+----+------+------+-----+
    |adds_U0  |adds   |        0|   4|  1758|  1339|    0|
    |muls_U0  |muls   |        0|   6|   835|   872|    0|
    +---------+-------+---------+----+------+------+-----+
    |Total    |       |        0|  10|  2593|  2211|    0|
    +---------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------+---------+-----+----+-----+------+-----+---------+
    |   Name  | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------+---------+-----+----+-----+------+-----+---------+
    |l_mul_U  |        0|  133|   0|    -|     2|   64|      128|
    +---------+---------+-----+----+-----+------+-----+---------+
    |Total    |        0|  133|   0|    0|     2|   64|      128|
    +---------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_idle           |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue  |       and|   0|  0|   2|           1|           1|
    |ap_sync_done      |       and|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   6|           3|           3|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_start           |   in|    1|  ap_ctrl_hs|          macs|  return value|
|start_full_n       |   in|    1|  ap_ctrl_hs|          macs|  return value|
|start_out          |  out|    1|  ap_ctrl_hs|          macs|  return value|
|start_write        |  out|    1|  ap_ctrl_hs|          macs|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|          macs|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          macs|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          macs|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          macs|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          macs|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|          macs|  return value|
|l_dataA_0_dout     |   in|   34|     ap_fifo|     l_dataA_0|       pointer|
|l_dataA_0_empty_n  |   in|    1|     ap_fifo|     l_dataA_0|       pointer|
|l_dataA_0_read     |  out|    1|     ap_fifo|     l_dataA_0|       pointer|
|l_dataB_0_dout     |   in|   64|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_0_empty_n  |   in|    1|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_0_read     |  out|    1|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_1_din      |  out|   64|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_full_n   |   in|    1|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_write    |  out|    1|     ap_fifo|     l_dataB_1|       pointer|
|l_sum_0_din        |  out|   64|     ap_fifo|       l_sum_0|       pointer|
|l_sum_0_full_n     |   in|    1|     ap_fifo|       l_sum_0|       pointer|
|l_sum_0_write      |  out|    1|     ap_fifo|       l_sum_0|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

