{
    "code": "module TopModule (\n    input logic clk,\n    input logic d,\n    input logic reset,\n    output logic q\n);\n\nalways_ff @(posedge clk or posedge reset) begin\n    if (reset) begin\n        q <= 1'b0;\n    end else begin\n        q <= d;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}