Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 24 08:25:21 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file urllc_fifo_sender_wrapper_timing_summary_routed.rpt -pb urllc_fifo_sender_wrapper_timing_summary_routed.pb -rpx urllc_fifo_sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : urllc_fifo_sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
LUTAR-1    Warning           LUT drives async reset alert                        36          
PDRC-190   Warning           Suboptimally placed synchronized register chain     12          
TIMING-20  Warning           Non-clocked latch                                   16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.868        0.000                      0                39719        0.036        0.000                      0                39703        7.000        0.000                       0                 15384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1                         {0.000 10.000}     20.000          50.000          
  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1                                    {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0_1                                           {0.000 10.000}     20.000          50.000          
urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1                          {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_inst_0_clk_static_0                                              {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_inst_0_clk_static_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                                                   18.408        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.801        0.000                      0                  938        0.048        0.000                      0                  938       15.370        0.000                       0                   491  
urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1                                          9.467        0.000                      0                  318        0.121        0.000                      0                  318        7.479        0.000                       0                   133  
  clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0_1                                                                                                                                                                                            18.408        0.000                       0                     3  
urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1                                                                                                                                                                            7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                    9.180        0.000                      0                38165        0.036        0.000                      0                38165        7.203        0.000                       0                 14751  
  clkfbout_urllc_fifo_core_inst_0_clk_static_0                                                                                                                                                                                               18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.636        0.000                      0                    8                                                                        
clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1                                            8.868        0.000                      0                  177        0.177        0.000                      0                  177  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     32.065        0.000                      0                    8                                                                        
clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1                                      clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     10.043        0.000                      0                    4        0.322        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     11.115        0.000                      0                  182        0.350        0.000                      0                  182  
**async_default**                                                                           clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1                                      clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     13.011        0.000                      0                    2        0.454        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.899        0.000                      0                  100        0.326        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 1.731ns (28.222%)  route 4.402ns (71.778%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 36.046 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.844     9.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y98         LUT3 (Prop_lut3_I1_O)        0.268     9.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X80Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.295    36.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.368    36.413    
                         clock uncertainty           -0.035    36.378    
    SLICE_X80Y98         FDRE (Setup_fdre_C_D)        0.032    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 26.801    

Slack (MET) :             26.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 1.731ns (28.235%)  route 4.400ns (71.765%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 36.046 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.841     9.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y98         LUT3 (Prop_lut3_I1_O)        0.268     9.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X80Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.295    36.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.368    36.413    
                         clock uncertainty           -0.035    36.378    
    SLICE_X80Y98         FDRE (Setup_fdre_C_D)        0.032    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 26.804    

Slack (MET) :             26.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.731ns (28.251%)  route 4.396ns (71.749%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 36.046 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.837     9.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y98         LUT3 (Prop_lut3_I1_O)        0.268     9.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.295    36.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.368    36.413    
                         clock uncertainty           -0.035    36.378    
    SLICE_X80Y98         FDRE (Setup_fdre_C_D)        0.030    36.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.408    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 26.806    

Slack (MET) :             27.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.731ns (28.883%)  route 4.262ns (71.117%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.703     9.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.268     9.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X82Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.401    36.447    
                         clock uncertainty           -0.035    36.412    
    SLICE_X82Y98         FDRE (Setup_fdre_C_D)        0.074    36.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                 27.017    

Slack (MET) :             27.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.731ns (29.553%)  route 4.126ns (70.447%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.567     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.268     9.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X82Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.401    36.447    
                         clock uncertainty           -0.035    36.412    
    SLICE_X82Y98         FDRE (Setup_fdre_C_D)        0.076    36.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.488    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                 27.155    

Slack (MET) :             27.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.554ns (27.328%)  route 4.132ns (72.672%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229     8.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.560     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X82Y97         LUT6 (Prop_lut6_I0_O)        0.105     9.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.429    36.475    
                         clock uncertainty           -0.035    36.440    
    SLICE_X82Y97         FDRE (Setup_fdre_C_D)        0.072    36.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 27.350    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.731ns (30.604%)  route 3.925ns (69.396%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.366     8.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.268     9.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X82Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.401    36.447    
                         clock uncertainty           -0.035    36.412    
    SLICE_X82Y98         FDRE (Setup_fdre_C_D)        0.072    36.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.484    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.731ns (31.317%)  route 3.796ns (68.683%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.215     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y97         LUT5 (Prop_lut5_I1_O)        0.119     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.237     8.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y97         LUT6 (Prop_lut6_I2_O)        0.268     9.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.429    36.475    
                         clock uncertainty           -0.035    36.440    
    SLICE_X82Y97         FDRE (Setup_fdre_C_D)        0.076    36.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.516    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                 27.513    

Slack (MET) :             27.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.554ns (30.698%)  route 3.508ns (69.302%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.398     3.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.404     5.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X88Y95         LUT4 (Prop_lut4_I1_O)        0.248     5.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.939     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X88Y96         LUT6 (Prop_lut6_I4_O)        0.268     6.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.049     8.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.105     8.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.116     8.433    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.105     8.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.405    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X83Y97         FDRE (Setup_fdre_C_D)        0.030    36.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.446    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 27.908    

Slack (MET) :             28.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.643ns (17.672%)  route 2.995ns (82.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.038 - 33.000 ) 
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.452     3.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.433     3.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.983     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I0_O)        0.105     4.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.884     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X91Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.129     7.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X82Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.287    36.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.401    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X82Y80         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         35.968    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 28.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDCE (Prop_fdce_C_Q)         0.141     1.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.067     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X82Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.844     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.391     1.622    
    SLICE_X82Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.578     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.118     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X82Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.391     1.623    
    SLICE_X82Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X65Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.406     1.612    
    SLICE_X65Y92         FDPE (Hold_fdpe_C_D)         0.075     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.406     1.611    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.075     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.578     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X89Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.846     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X89Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.610    
    SLICE_X89Y81         FDCE (Hold_fdce_C_D)         0.075     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.601     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X91Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.869     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X91Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.405     1.633    
    SLICE_X91Y81         FDCE (Hold_fdce_C_D)         0.075     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.846     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.404     1.611    
    SLICE_X85Y82         FDRE (Hold_fdre_C_D)         0.075     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.586     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X83Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.855     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.406     1.618    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.075     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.602     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X93Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.870     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.405     1.634    
    SLICE_X93Y82         FDPE (Hold_fdpe_C_D)         0.075     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X64Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.406     1.611    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.076     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
  To Clock:  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  To Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 3.232ns (45.439%)  route 3.881ns (54.561%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.433     1.996 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/Q
                         net (fo=2, routed)           0.799     2.795    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0[3]
    SLICE_X44Y106        LUT3 (Prop_lut3_I2_O)        0.119     2.914 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_4/O
                         net (fo=2, routed)           0.673     3.587    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_4_n_0
    SLICE_X44Y107        LUT4 (Prop_lut4_I3_O)        0.274     3.861 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_8_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.301 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.301    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.501 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__1/O[2]
                         net (fo=2, routed)           0.471     4.972    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__1_n_5
    SLICE_X48Y108        LUT3 (Prop_lut3_I0_O)        0.276     5.248 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_1/O
                         net (fo=2, routed)           0.517     5.765    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_1_n_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I3_O)        0.268     6.033 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.033    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_5_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.365 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.365    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.565 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__2/O[2]
                         net (fo=2, routed)           0.659     7.224    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__2_n_5
    SLICE_X49Y108        LUT2 (Prop_lut2_I0_O)        0.253     7.477 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.477    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_5_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.809 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0/CO[3]
                         net (fo=1, routed)           0.762     8.571    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1
    SLICE_X38Y107        LUT5 (Prop_lut5_I3_O)        0.105     8.676 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_1/O
                         net (fo=1, routed)           0.000     8.676    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_1_n_0
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                         clock pessimism              0.111    18.173    
                         clock uncertainty           -0.106    18.067    
    SLICE_X38Y107        FDRE (Setup_fdre_C_D)        0.076    18.143    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg
  -------------------------------------------------------------------
                         required time                         18.143    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.431ns (38.592%)  route 3.868ns (61.408%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.327 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.536     7.862    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)       -0.212    17.852    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.852    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             10.032ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.170ns (34.763%)  route 4.072ns (65.237%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     5.132 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/O[2]
                         net (fo=3, routed)           1.210     6.342    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_5
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.253     6.595 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_5/O
                         net (fo=1, routed)           0.000     6.595    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_5_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.909 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.186 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[3]
                         net (fo=5, routed)           0.619     7.805    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X45Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)       -0.226    17.838    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]
  -------------------------------------------------------------------
                         required time                         17.838    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 10.032    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.439ns (39.082%)  route 3.802ns (60.918%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.058 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.335 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.469     7.804    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y110        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.389    18.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y110        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.111    18.169    
                         clock uncertainty           -0.106    18.063    
    SLICE_X45Y110        FDRE (Setup_fdre_C_D)       -0.204    17.859    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.057ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.351ns (37.534%)  route 3.913ns (62.466%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     7.247 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.580     7.827    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.180    17.884    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.884    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                 10.057    

Slack (MET) :             10.076ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.376ns (37.965%)  route 3.882ns (62.035%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.272 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.550     7.821    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X46Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)       -0.166    17.898    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 10.076    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 2.376ns (38.048%)  route 3.869ns (61.952%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.272 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.536     7.808    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)       -0.171    17.893    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.893    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.100ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 2.439ns (39.267%)  route 3.772ns (60.733%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.335 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.440     7.774    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)       -0.189    17.875    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.875    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                 10.100    

Slack (MET) :             10.105ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.431ns (39.227%)  route 3.766ns (60.773%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.327 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.434     7.760    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.199    17.865    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 10.105    

Slack (MET) :             10.118ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 2.439ns (39.343%)  route 3.760ns (60.657%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.561     1.563    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X37Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.379     1.942 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.919     2.861    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.813     3.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I1_O)        0.264     4.062 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     4.574    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     4.679 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.679    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.119 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.384 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     6.346 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     6.724    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.058 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.335 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.428     7.762    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.106    18.064    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.184    17.880    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 10.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.838    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X47Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.272     0.642    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.075     0.717    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.273     0.641    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.075     0.716    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.246%)  route 0.068ns (26.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068     0.850    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.045     0.895 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.895    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.260     0.654    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.092     0.746    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.134%)  route 0.069ns (24.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.642     0.644    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X34Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.069     0.877    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/seq_cnt[3]
    SLICE_X35Y104        LUT4 (Prop_lut4_I1_O)        0.045     0.922 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.922    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/p_3_out[0]
    SLICE_X35Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X35Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.092     0.749    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.209ns (74.865%)  route 0.070ns (25.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.642     0.644    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X34Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.070     0.878    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/seq_cnt[0]
    SLICE_X35Y104        LUT4 (Prop_lut4_I1_O)        0.045     0.923 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     0.923    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec0__0
    SLICE_X35Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X35Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.092     0.749    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.129     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/p_1_in4_in
    SLICE_X44Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.259     0.655    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.075     0.730    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.074%)  route 0.124ns (39.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.124     0.906    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.951 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.951    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int0__0
    SLICE_X47Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.238     0.676    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.092     0.768    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.907%)  route 0.126ns (47.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.126     0.908    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/p_3_in1_in
    SLICE_X49Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.260     0.654    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.070     0.724    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.104     0.887    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X44Y104        LUT5 (Prop_lut5_I2_O)        0.045     0.932 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.932    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X44Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.259     0.655    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.091     0.746    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.141%)  route 0.165ns (53.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.165     0.948    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/p_3_in6_in
    SLICE_X45Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.256     0.658    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.070     0.728    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y2    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X38Y107    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X39Y109    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X37Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X37Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X37Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X37Y108    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X46Y103    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X46Y103    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y107    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y107    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y109    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y109    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X46Y103    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X46Y103    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y107    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y107    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y110    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y109    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y109    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0_1
  To Clock:  clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
  To Clock:  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        9.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 4.217ns (60.614%)  route 2.740ns (39.386%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 18.168 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.401     8.664    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X93Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.499    18.168    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X93Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/C
                         clock pessimism              0.111    18.279    
                         clock uncertainty           -0.097    18.182    
    SLICE_X93Y111        FDRE (Setup_fdre_C_CE)      -0.338    17.844    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.844    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 4.217ns (60.614%)  route 2.740ns (39.386%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 18.168 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.401     8.664    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X93Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.499    18.168    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X93Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/C
                         clock pessimism              0.111    18.279    
                         clock uncertainty           -0.097    18.182    
    SLICE_X93Y111        FDRE (Setup_fdre_C_CE)      -0.338    17.844    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.844    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 4.217ns (60.614%)  route 2.740ns (39.386%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 18.168 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.401     8.664    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X93Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.499    18.168    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X93Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/C
                         clock pessimism              0.111    18.279    
                         clock uncertainty           -0.097    18.182    
    SLICE_X93Y111        FDRE (Setup_fdre_C_CE)      -0.338    17.844    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.844    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.217ns (60.540%)  route 2.749ns (39.460%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     8.672    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/C
                         clock pessimism              0.111    18.280    
                         clock uncertainty           -0.097    18.183    
    SLICE_X94Y111        FDRE (Setup_fdre_C_CE)      -0.306    17.877    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.877    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.217ns (60.540%)  route 2.749ns (39.460%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     8.672    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/C
                         clock pessimism              0.111    18.280    
                         clock uncertainty           -0.097    18.183    
    SLICE_X94Y111        FDRE (Setup_fdre_C_CE)      -0.306    17.877    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.877    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.217ns (60.540%)  route 2.749ns (39.460%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     8.672    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/C
                         clock pessimism              0.111    18.280    
                         clock uncertainty           -0.097    18.183    
    SLICE_X94Y111        FDRE (Setup_fdre_C_CE)      -0.306    17.877    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.877    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.217ns (60.540%)  route 2.749ns (39.460%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     8.672    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/C
                         clock pessimism              0.111    18.280    
                         clock uncertainty           -0.097    18.183    
    SLICE_X94Y111        FDRE (Setup_fdre_C_CE)      -0.306    17.877    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.877    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.217ns (60.540%)  route 2.749ns (39.460%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.705     1.707    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y23         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.211 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.276    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.652 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.681     5.333    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X91Y113        LUT2 (Prop_lut2_I0_O)        0.105     5.438 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.302     5.740    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X91Y113        LDCE (SetClr_ldce_CLR_Q)     0.731     6.471 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.315     6.786    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X91Y114        LUT3 (Prop_lut3_I1_O)        0.108     6.894 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.495     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X93Y111        LUT6 (Prop_lut6_I0_O)        0.267     7.656 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.481     8.137    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X91Y111        LUT3 (Prop_lut3_I2_O)        0.126     8.263 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     8.672    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X94Y111        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/C
                         clock pessimism              0.111    18.280    
                         clock uncertainty           -0.097    18.183    
    SLICE_X94Y111        FDRE (Setup_fdre_C_CE)      -0.306    17.877    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.877    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.557ns (8.919%)  route 5.688ns (91.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 17.900 - 16.667 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.372     1.374    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X50Y65         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.433     1.807 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=47, routed)          2.648     4.455    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X78Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.579 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=303, routed)         3.040     7.619    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_stream_rst
    SLICE_X44Y64         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.231    17.900    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X44Y64         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/C
                         clock pessimism              0.012    17.912    
                         clock uncertainty           -0.097    17.815    
    SLICE_X44Y64         FDRE (Setup_fdre_C_R)       -0.514    17.301    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.557ns (8.919%)  route 5.688ns (91.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 17.900 - 16.667 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.372     1.374    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X50Y65         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.433     1.807 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=47, routed)          2.648     4.455    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X78Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.579 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=303, routed)         3.040     7.619    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_stream_rst
    SLICE_X44Y64         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.231    17.900    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X44Y64         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
                         clock pessimism              0.012    17.912    
                         clock uncertainty           -0.097    17.815    
    SLICE_X44Y64         FDRE (Setup_fdre_C_R)       -0.514    17.301    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  9.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.055     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X62Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.844     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.254     0.592    
    SLICE_X62Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.559     0.561    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y50         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.055     0.757    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X46Y50         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.827     0.829    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X46Y50         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.721    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.579     0.581    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y52         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.055     0.777    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X30Y52         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.847     0.849    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y52         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.741    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.579     0.581    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y51         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.055     0.777    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X30Y51         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.847     0.849    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y51         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.741    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.561     0.563    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X47Y48         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/Q
                         net (fo=1, routed)           0.055     0.759    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/DIA0
    SLICE_X46Y48         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.828     0.830    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/WCLK
    SLICE_X46Y48         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.723    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.560     0.562    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X33Y56         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.055     0.758    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X32Y56         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.827     0.829    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X32Y56         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X32Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.722    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.588     0.590    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/Q
                         net (fo=1, routed)           0.055     0.786    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X30Y44         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.856     0.858    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y44         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.255     0.603    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.750    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.595     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X9Y48          FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.055     0.793    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X8Y48          RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.864     0.866    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X8Y48          RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.256     0.610    
    SLICE_X8Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.757    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.590     0.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y47         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.055     0.788    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X26Y47         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.858     0.860    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X26Y47         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.255     0.605    
    SLICE_X26Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.752    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.590     0.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y48         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.055     0.788    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X26Y48         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.858     0.860    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X26Y48         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.255     0.605    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.752    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_inst_0_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y15     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y15     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_inst_0_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_inst_0_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.636ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.014ns  (logic 0.379ns (37.375%)  route 0.635ns (62.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X87Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.635     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X90Y82         FDCE (Setup_fdce_C_D)       -0.017    16.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.650    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 15.636    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.798ns  (logic 0.348ns (43.634%)  route 0.450ns (56.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X87Y81         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X89Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)       -0.209    16.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.458    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.927ns  (logic 0.433ns (46.697%)  route 0.494ns (53.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.494     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y88         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 15.667    

Slack (MET) :             15.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.525%)  route 0.374ns (48.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.374     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y88         FDCE (Setup_fdce_C_D)       -0.200    16.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 15.695    

Slack (MET) :             15.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.736ns  (logic 0.398ns (54.059%)  route 0.338ns (45.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y89         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.338     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X65Y89         FDCE (Setup_fdce_C_D)       -0.202    16.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.465    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 15.729    

Slack (MET) :             15.750ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.844ns  (logic 0.379ns (44.912%)  route 0.465ns (55.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X87Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.465     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X89Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X89Y81         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 15.750    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.834ns  (logic 0.379ns (45.467%)  route 0.455ns (54.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X88Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X91Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X91Y81         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.809ns  (logic 0.433ns (53.504%)  route 0.376ns (46.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y88         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.376     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y88         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 15.783    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 2.252ns (31.439%)  route 4.911ns (68.561%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     8.020 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.536     8.556    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)       -0.212    17.424    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.991ns (28.018%)  route 5.115ns (71.982%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     5.826 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/O[2]
                         net (fo=3, routed)           1.210     7.036    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_5
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.253     7.289 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_5/O
                         net (fo=1, routed)           0.000     7.289    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_5_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.880 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[3]
                         net (fo=5, routed)           0.619     8.499    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X45Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)       -0.226    17.410    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 2.260ns (31.810%)  route 4.845ns (68.190%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.058 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.028 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.469     8.498    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y110        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.389    18.058    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y110        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.000    18.058    
                         clock uncertainty           -0.423    17.635    
    SLICE_X45Y110        FDRE (Setup_fdre_C_D)       -0.204    17.431    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                         17.431    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 2.172ns (30.473%)  route 4.956ns (69.527%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     7.940 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.580     8.521    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.180    17.456    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.456    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 2.197ns (30.847%)  route 4.925ns (69.153%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.965 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.550     8.515    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X46Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)       -0.166    17.470    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             8.963ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 2.197ns (30.906%)  route 4.912ns (69.094%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.965 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.536     8.502    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)       -0.171    17.465    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  8.963    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.260ns (31.943%)  route 4.815ns (68.057%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.028 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.440     8.468    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)       -0.189    17.447    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.447    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.983ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.252ns (31.893%)  route 4.809ns (68.107%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     8.020 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.434     8.454    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.199    17.437    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.437    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  8.983    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 2.260ns (31.997%)  route 4.803ns (68.003%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.028 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.428     8.456    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.184    17.452    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  8.996    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 2.260ns (32.002%)  route 4.802ns (67.998%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.391     1.393    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.379     1.772 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          2.324     4.096    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.105     4.201 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8/O
                         net (fo=23, routed)          0.451     4.651    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_8_n_0
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.105     4.756 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4/O
                         net (fo=2, routed)           0.512     5.268    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_4_n_0
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.105     5.373 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.373    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_8_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.813 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.078 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.712     6.790    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.250     7.040 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.378     7.417    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     7.751 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.751    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.028 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.426     8.455    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X45Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.350    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]/C
                         clock pessimism              0.000    18.059    
                         clock uncertainty           -0.423    17.636    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)       -0.184    17.452    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[15]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  8.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.313%)  route 0.888ns (82.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.888     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y106        LUT5 (Prop_lut5_I2_O)        0.045     1.634 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1[3]_i_1/O
                         net (fo=5, routed)           0.000     1.634    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[3]
    SLICE_X42Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.423     1.337    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.120     1.457    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.251ns (22.848%)  route 0.848ns (77.152%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.848     1.548    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X43Y106        LUT5 (Prop_lut5_I4_O)        0.045     1.593 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.593    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_6_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.658 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[1]
                         net (fo=5, routed)           0.000     1.658    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[1]
    SLICE_X43Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.423     1.337    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)         0.102     1.439    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.298ns (26.013%)  route 0.848ns (73.987%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.848     1.548    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X43Y106        LUT5 (Prop_lut5_I0_O)        0.043     1.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.591    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     1.705 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[2]
                         net (fo=5, routed)           0.000     1.705    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[2]
    SLICE_X43Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.423     1.337    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)         0.102     1.439    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.256ns (22.122%)  route 0.901ns (77.878%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.901     1.602    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X43Y106        LUT4 (Prop_lut4_I0_O)        0.045     1.647 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.647    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.717 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[0]
                         net (fo=5, routed)           0.000     1.717    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[0]
    SLICE_X43Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y106        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.423     1.337    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)         0.102     1.439    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.478ns (37.279%)  route 0.804ns (62.721%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.477     1.178    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.223 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_6/O
                         net (fo=4, routed)           0.161     1.383    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_6_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.428 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.428    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_4_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.498 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[0]
                         net (fo=3, routed)           0.167     1.665    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_7
    SLICE_X42Y108        LUT6 (Prop_lut6_I3_O)        0.107     1.772 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.772    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_8_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.842 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[0]
                         net (fo=5, routed)           0.000     1.842    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[8]
    SLICE_X42Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.130     1.466    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.474ns (36.967%)  route 0.808ns (63.033%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.477     1.178    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.223 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_6/O
                         net (fo=4, routed)           0.161     1.383    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_6_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.428 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.428    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_4_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.498 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[0]
                         net (fo=3, routed)           0.171     1.669    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_7
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.107     1.776 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.776    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.842 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[1]
                         net (fo=5, routed)           0.000     1.842    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[9]
    SLICE_X42Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.130     1.466    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.567ns (43.548%)  route 0.735ns (56.452%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.542     1.242    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.285 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2/O
                         net (fo=1, routed)           0.000     1.285    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.404 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/CO[3]
                         net (fo=1, routed)           0.000     1.404    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.443 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.443    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.497 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__1/O[0]
                         net (fo=3, routed)           0.193     1.691    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_n_7
    SLICE_X42Y108        LUT5 (Prop_lut5_I4_O)        0.107     1.798 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_5_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[3]
                         net (fo=5, routed)           0.000     1.862    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X42Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.130     1.466    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.424ns (32.394%)  route 0.885ns (67.606%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.542     1.242    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y107        LUT5 (Prop_lut5_I4_O)        0.045     1.287 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000     1.287    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.352 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.343     1.696    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y107        LUT4 (Prop_lut4_I0_O)        0.107     1.803 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_7/O
                         net (fo=1, routed)           0.000     1.803    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_7_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.869 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/O[1]
                         net (fo=5, routed)           0.000     1.869    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[5]
    SLICE_X42Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.130     1.466    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.573ns (43.602%)  route 0.741ns (56.398%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.542     1.242    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.285 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2/O
                         net (fo=1, routed)           0.000     1.285    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.404 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/CO[3]
                         net (fo=1, routed)           0.000     1.404    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.443 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.443    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.497 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__1/O[0]
                         net (fo=3, routed)           0.200     1.697    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__1_n_7
    SLICE_X42Y109        LUT4 (Prop_lut4_I1_O)        0.107     1.804 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.804    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.000     1.874    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X42Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y109        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.130     1.466    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.428ns (32.476%)  route 0.890ns (67.524%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.558     0.560    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=48, routed)          0.542     1.242    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X40Y107        LUT5 (Prop_lut5_I4_O)        0.045     1.287 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000     1.287    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.352 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.348     1.701    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y107        LUT5 (Prop_lut5_I3_O)        0.107     1.808 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_8/O
                         net (fo=1, routed)           0.000     1.808    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_8_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.878 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/O[0]
                         net (fo=5, routed)           0.000     1.878    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X42Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.130     1.466    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       32.065ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.983%)  route 0.377ns (52.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.377     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X88Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y81         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.267%)  route 0.373ns (51.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.373     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y81         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 32.069    

Slack (MET) :             32.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.894ns  (logic 0.379ns (42.410%)  route 0.515ns (57.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.515     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 32.073    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.840ns  (logic 0.379ns (45.129%)  route 0.461ns (54.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.461     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X88Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y81         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.711%)  route 0.381ns (52.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X66Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y88         FDCE (Setup_fdce_C_D)       -0.166    32.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.834    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.105    

Slack (MET) :             32.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.583%)  route 0.356ns (48.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X89Y81         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X87Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X87Y81         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 32.190    

Slack (MET) :             32.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.766%)  route 0.353ns (48.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.353     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X66Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y88         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 32.235    

Slack (MET) :             32.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.733ns  (logic 0.379ns (51.723%)  route 0.354ns (48.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.354     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 32.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.043ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.665ns (31.584%)  route 3.607ns (68.416%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.942 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.433     1.997 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.771     2.768    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.128     2.896 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.501     3.397    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.268     3.665 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     4.186    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X35Y107        LDCE (SetClr_ldce_CLR_Q)     0.731     4.917 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.399     5.317    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.105     5.422 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           1.414     6.836    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y17         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.274    17.942    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y17         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    17.942    
                         clock uncertainty           -0.423    17.520    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.879    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.879    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 10.043    

Slack (MET) :             10.334ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.665ns (33.406%)  route 3.319ns (66.594%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 17.945 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.433     1.997 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.771     2.768    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.128     2.896 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.501     3.397    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.268     3.665 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     4.186    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X35Y107        LDCE (SetClr_ldce_CLR_Q)     0.731     4.917 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.399     5.317    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.105     5.422 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           1.126     6.548    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.277    17.945    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    17.945    
                         clock uncertainty           -0.423    17.523    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.882    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.882    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 10.334    

Slack (MET) :             13.260ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.829ns (28.715%)  route 2.058ns (71.285%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.433     1.997 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.771     2.768    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.128     2.896 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           1.287     4.183    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X36Y107        LUT5 (Prop_lut5_I0_O)        0.268     4.451 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1/O
                         net (fo=1, routed)           0.000     4.451    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1_n_0
    SLICE_X36Y107        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X36Y107        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.423    17.639    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.072    17.711    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         17.711    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                 13.260    

Slack (MET) :             13.612ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.561ns (24.551%)  route 1.724ns (75.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.433     1.997 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.771     2.768    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.128     2.896 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.953     3.849    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X34Y107        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X34Y107        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.423    17.639    
    SLICE_X34Y107        FDPE (Setup_fdpe_C_D)       -0.178    17.461    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         17.461    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                 13.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.207ns (20.515%)  route 0.802ns (79.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.340     1.146    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.189 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.462     1.650    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X34Y107        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X34Y107        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.423     1.337    
    SLICE_X34Y107        FDPE (Hold_fdpe_C_D)        -0.009     1.328    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.320ns (25.396%)  route 0.940ns (74.604%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.340     1.146    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.189 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.600     1.788    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X36Y107        LUT5 (Prop_lut5_I0_O)        0.113     1.901 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.901    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1_n_0
    SLICE_X36Y107        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X36Y107        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.120     1.456    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.592ns (26.713%)  route 1.624ns (73.287%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     0.805 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.340     1.146    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.189 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.241     1.429    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.113     1.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.235     1.777    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X35Y107        LDCE (SetClr_ldce_CLR_Q)     0.227     2.004 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.157     2.162    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.045     2.207 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.650     2.857    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.866     0.868    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.423     1.290    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.586    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.592ns (25.078%)  route 1.769ns (74.922%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     0.805 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.340     1.146    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.189 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.241     1.429    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.113     1.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.235     1.777    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X35Y107        LDCE (SetClr_ldce_CLR_Q)     0.227     2.004 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.157     2.162    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X35Y107        LUT3 (Prop_lut3_I1_O)        0.045     2.207 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.795     3.002    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y17         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.864     0.866    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y17         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.423     1.288    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.584    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  1.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       11.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 3.006ns (61.204%)  route 1.905ns (38.796%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 18.171 - 16.667 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.703     1.705    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.209 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.274    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.650 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.444     6.094    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[2]
    SLICE_X95Y108        LUT2 (Prop_lut2_I0_O)        0.126     6.220 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.397     6.616    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1_n_0
    SLICE_X96Y108        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.502    18.171    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X96Y108        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/C
                         clock pessimism              0.111    18.282    
                         clock uncertainty           -0.097    18.185    
    SLICE_X96Y108        FDPE (Recov_fdpe_C_PRE)     -0.454    17.731    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.148ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 3.006ns (62.280%)  route 1.821ns (37.720%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 18.170 - 16.667 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.714     1.716    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y22         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.220 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.285    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.661 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.199     5.860    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[7]
    SLICE_X95Y110        LUT2 (Prop_lut2_I0_O)        0.126     5.986 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556     6.542    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2_n_0
    SLICE_X97Y110        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.501    18.170    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X97Y110        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/C
                         clock pessimism              0.111    18.281    
                         clock uncertainty           -0.097    18.184    
    SLICE_X97Y110        FDCE (Recov_fdce_C_CLR)     -0.493    17.691    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                 11.148    

Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.985ns (60.467%)  route 1.952ns (39.533%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 18.171 - 16.667 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.703     1.705    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.209 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.274    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.444     6.094    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[2]
    SLICE_X95Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.199 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.443     6.641    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2_n_0
    SLICE_X94Y108        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.502    18.171    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X94Y108        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/C
                         clock pessimism              0.111    18.282    
                         clock uncertainty           -0.097    18.185    
    SLICE_X94Y108        FDCE (Recov_fdce_C_CLR)     -0.258    17.927    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C
  -------------------------------------------------------------------
                         required time                         17.927    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.287ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 3.005ns (62.602%)  route 1.795ns (37.398%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 18.171 - 16.667 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.546     1.548    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.052 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.117    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.493 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.336     5.829    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[3]
    SLICE_X90Y103        LUT2 (Prop_lut2_I0_O)        0.125     5.954 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.394     6.348    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1_n_0
    SLICE_X90Y102        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.502    18.171    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X90Y102        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/C
                         clock pessimism              0.012    18.183    
                         clock uncertainty           -0.097    18.086    
    SLICE_X90Y102        FDPE (Recov_fdpe_C_PRE)     -0.451    17.635    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P
  -------------------------------------------------------------------
                         required time                         17.635    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                 11.287    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 2.985ns (60.890%)  route 1.917ns (39.110%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 18.171 - 16.667 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.546     1.548    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.052 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.117    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.493 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.336     5.829    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[3]
    SLICE_X90Y103        LUT2 (Prop_lut2_I0_O)        0.105     5.934 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.516     6.450    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_2_n_0
    SLICE_X91Y103        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.502    18.171    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X91Y103        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_C/C
                         clock pessimism              0.012    18.183    
                         clock uncertainty           -0.097    18.086    
    SLICE_X91Y103        FDCE (Recov_fdce_C_CLR)     -0.331    17.755    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_C
  -------------------------------------------------------------------
                         required time                         17.755    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 11.305    

Slack (MET) :             11.407ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 3.006ns (64.400%)  route 1.662ns (35.600%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 18.171 - 16.667 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.539     1.541    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y17         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.045 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.110    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.486 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.179     5.665    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[1]
    SLICE_X90Y105        LUT2 (Prop_lut2_I0_O)        0.126     5.791 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.418     6.208    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1_n_0
    SLICE_X90Y104        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.502    18.171    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X90Y104        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/C
                         clock pessimism              0.012    18.183    
                         clock uncertainty           -0.097    18.086    
    SLICE_X90Y104        FDPE (Recov_fdpe_C_PRE)     -0.470    17.616    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 11.407    

Slack (MET) :             11.412ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 2.985ns (62.667%)  route 1.778ns (37.333%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.714     1.716    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y22         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.220 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.285    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.661 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.287     5.948    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[7]
    SLICE_X97Y110        LUT2 (Prop_lut2_I0_O)        0.105     6.053 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.426     6.479    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1_n_0
    SLICE_X97Y111        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X97Y111        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/C
                         clock pessimism              0.111    18.280    
                         clock uncertainty           -0.097    18.183    
    SLICE_X97Y111        FDPE (Recov_fdpe_C_PRE)     -0.292    17.891    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                 11.412    

Slack (MET) :             11.560ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 2.985ns (63.151%)  route 1.742ns (36.849%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 18.171 - 16.667 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.539     1.541    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y17         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.045 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.110    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.486 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.179     5.665    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[1]
    SLICE_X90Y105        LUT2 (Prop_lut2_I0_O)        0.105     5.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.498     6.267    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2_n_0
    SLICE_X90Y105        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.502    18.171    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X90Y105        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/C
                         clock pessimism              0.012    18.183    
                         clock uncertainty           -0.097    18.086    
    SLICE_X90Y105        FDCE (Recov_fdce_C_CLR)     -0.258    17.828    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 11.560    

Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 3.004ns (68.028%)  route 1.412ns (31.972%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 18.174 - 16.667 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.718     1.720    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.224 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.289    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.665 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.952     5.617    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[6]
    SLICE_X101Y106       LUT2 (Prop_lut2_I0_O)        0.124     5.741 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.395     6.136    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1_n_0
    SLICE_X100Y105       FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.505    18.174    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X100Y105       FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/C
                         clock pessimism              0.111    18.285    
                         clock uncertainty           -0.097    18.188    
    SLICE_X100Y105       FDPE (Recov_fdpe_C_PRE)     -0.454    17.734    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 11.598    

Slack (MET) :             11.671ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 2.988ns (68.258%)  route 1.390ns (31.742%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 18.169 - 16.667 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.713     1.715    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y21         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.219 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.284    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.660 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           0.847     5.507    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[5]
    SLICE_X89Y110        LUT2 (Prop_lut2_I0_O)        0.108     5.615 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.477     6.092    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1_n_0
    SLICE_X90Y110        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.500    18.169    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X90Y110        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/C
                         clock pessimism              0.145    18.314    
                         clock uncertainty           -0.097    18.217    
    SLICE_X90Y110        FDPE (Recov_fdpe_C_PRE)     -0.454    17.763    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P
  -------------------------------------------------------------------
                         required time                         17.763    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 11.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.618%)  route 0.132ns (48.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.581     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.177     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X88Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.850     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X88Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.254     0.598    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X80Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.852     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.253     0.601    
    SLICE_X80Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       13.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.832ns (31.883%)  route 1.778ns (68.117%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.433     1.997 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.771     2.768    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.128     2.896 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.501     3.397    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.271     3.668 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.505     4.174    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0
    SLICE_X34Y107        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X34Y107        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.423    17.639    
    SLICE_X34Y107        FDPE (Recov_fdpe_C_PRE)     -0.454    17.185    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         17.185    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.829ns (33.081%)  route 1.677ns (66.919%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.515     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.433     1.997 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.771     2.768    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.128     2.896 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.501     3.397    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.268     3.665 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.405     4.070    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X36Y107        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X36Y107        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.423    17.639    
    SLICE_X36Y107        FDCE (Recov_fdce_C_CLR)     -0.258    17.381    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         17.381    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 13.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.320ns (29.575%)  route 0.762ns (70.425%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.340     1.146    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.189 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.241     1.429    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.113     1.542 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.181     1.723    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X36Y107        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.911     0.913    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X36Y107        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.423     1.336    
    SLICE_X36Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.269    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.323ns (28.196%)  route 0.823ns (71.804%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.229ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.639     0.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X38Y107        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     0.805 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.340     1.146    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X38Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.189 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.241     1.429    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I0_O)        0.116     1.545 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.241     1.787    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0
    SLICE_X34Y107        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=14754, routed)       0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X34Y107        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.423     1.337    
    SLICE_X34Y107        FDPE (Remov_fdpe_C_PRE)     -0.133     1.204    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.874ns (23.790%)  route 2.800ns (76.210%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.874ns (23.790%)  route 2.800ns (76.210%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.874ns (23.790%)  route 2.800ns (76.210%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.874ns (23.790%)  route 2.800ns (76.210%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.874ns (23.790%)  route 2.800ns (76.210%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.874ns (23.790%)  route 2.800ns (76.210%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.493     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.874ns (23.814%)  route 2.796ns (76.186%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     7.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X85Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 28.903    

Slack (MET) :             28.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.874ns (23.814%)  route 2.796ns (76.186%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     7.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X85Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 28.903    

Slack (MET) :             28.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.874ns (23.814%)  route 2.796ns (76.186%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     7.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X85Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 28.903    

Slack (MET) :             28.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.874ns (23.814%)  route 2.796ns (76.186%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.453     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.379     3.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X81Y98         LUT6 (Prop_lut6_I3_O)        0.105     4.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.926     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.115     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.689     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.275     6.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     7.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.368    36.414    
                         clock uncertainty           -0.035    36.379    
    SLICE_X85Y93         FDCE (Recov_fdce_C_CLR)     -0.331    36.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.048    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 28.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.092%)  route 0.152ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X86Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X86Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.371     1.645    
    SLICE_X86Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.092%)  route 0.152ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X86Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X86Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.371     1.645    
    SLICE_X86Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.092%)  route 0.152ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X86Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X86Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.371     1.645    
    SLICE_X86Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.092%)  route 0.152ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X86Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X86Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.371     1.645    
    SLICE_X86Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.092%)  route 0.152ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X87Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.371     1.645    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.092%)  route 0.152ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.579     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDRE (Prop_fdre_C_Q)         0.141     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X87Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.371     1.645    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.390     1.627    
    SLICE_X65Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.390     1.627    
    SLICE_X65Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.390     1.627    
    SLICE_X65Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.390     1.627    
    SLICE_X65Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.353    





