Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jul  9 19:14:46 2022
| Host         : mpc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file disco_dance_floor_timing_summary_routed.rpt -pb disco_dance_floor_timing_summary_routed.pb -rpx disco_dance_floor_timing_summary_routed.rpx -warn_on_violation
| Design       : disco_dance_floor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      5           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.597        0.000                      0                 1199        0.072        0.000                      0                 1199        3.000        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
e/eth_clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
led_clk_gen/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1        {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_1        {0.000 5.000}      10.000          100.000         
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e/eth_clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             13.152        0.000                      0                  342        0.143        0.000                      0                  342        9.500        0.000                       0                   122  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
led_clk_gen/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1             43.141        0.000                      0                  227        0.159        0.000                      0                  227       24.500        0.000                       0                   103  
  clkfbout_clk_wiz_1                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz_0        6.988        0.000                      0                    2        0.256        0.000                      0                    2  
clk_out1_clk_wiz_0  clk_out1_clk_wiz_1        5.831        0.000                      0                   25        0.292        0.000                      0                   25  
sys_clk_pin         clk_out1_clk_wiz_1        1.597        0.000                      0                   27        0.813        0.000                      0                   27  
clk_out1_clk_wiz_0  sys_clk_pin               2.895        0.000                      0                  380        0.090        0.000                      0                  380  
clk_out1_clk_wiz_1  sys_clk_pin               3.732        0.000                      0                  223        0.072        0.000                      0                  223  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e/eth_clk_gen/inst/clk_in1
  To Clock:  e/eth_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e/eth_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.152ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 0.766ns (12.037%)  route 5.598ns (87.963%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  e/init_reg/Q
                         net (fo=100, routed)         3.510     5.668    e/init
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.792 r  e/led_index[9]_i_4/O
                         net (fo=10, routed)          1.549     7.341    e/led_index[9]_i_4_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  e/led_index[9]_i_1/O
                         net (fo=2, routed)           0.539     8.004    e/led_index[9]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 13.152    

Slack (MET) :             13.191ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.766ns (12.112%)  route 5.558ns (87.888%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  e/init_reg/Q
                         net (fo=100, routed)         3.510     5.668    e/init
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.792 r  e/led_index[9]_i_4/O
                         net (fo=10, routed)          1.156     6.949    e/led_index[9]_i_4_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.073 r  e/led_index[6]_i_1/O
                         net (fo=2, routed)           0.892     7.965    e/led_index[6]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 13.191    

Slack (MET) :             13.195ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.766ns (12.118%)  route 5.555ns (87.882%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  e/init_reg/Q
                         net (fo=100, routed)         3.510     5.668    e/init
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.792 r  e/led_index[9]_i_4/O
                         net (fo=10, routed)          1.373     7.165    e/led_index[9]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.289 r  e/led_index[4]_i_1/O
                         net (fo=2, routed)           0.672     7.961    e/led_index[4]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 13.195    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/led_index_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.766ns (11.847%)  route 5.700ns (88.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  e/init_reg/Q
                         net (fo=100, routed)         3.510     5.668    e/init
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.792 r  e/led_index[9]_i_4/O
                         net (fo=10, routed)          1.549     7.341    e/led_index[9]_i_4_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  e/led_index[9]_i_1/O
                         net (fo=2, routed)           0.642     8.106    e/led_index[9]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  e/led_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.502    21.505    e/clk_out1
    SLICE_X53Y97         FDRE                                         r  e/led_index_reg[9]/C
                         clock pessimism              0.007    21.512    
                         clock uncertainty           -0.084    21.429    
    SLICE_X53Y97         FDRE (Setup_fdre_C_D)       -0.058    21.371    e/led_index_reg[9]
  -------------------------------------------------------------------
                         required time                         21.371    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 e/bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/data_buff_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.890ns (13.920%)  route 5.504ns (86.080%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.631     1.633    e/clk_out1
    SLICE_X50Y98         FDRE                                         r  e/bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518     2.151 r  e/bit_counter_reg[6]/Q
                         net (fo=8, routed)           0.851     3.002    e/bit_counter_reg[6]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.124     3.126 r  e/buff_index[5]_i_4/O
                         net (fo=2, routed)           1.193     4.319    e/buff_index[5]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.443 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          3.082     7.525    e/buff_index[5]_i_1_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.649 r  e/data_buff[40]_i_1/O
                         net (fo=1, routed)           0.378     8.027    e/data_buff[40]_i_1_n_0
    SLICE_X29Y94         FDRE                                         r  e/data_buff_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518    21.521    e/clk_out1
    SLICE_X29Y94         FDRE                                         r  e/data_buff_reg[40]/C
                         clock pessimism              0.079    21.600    
                         clock uncertainty           -0.084    21.517    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.205    21.312    e/data_buff_reg[40]
  -------------------------------------------------------------------
                         required time                         21.312    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.383ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.766ns (12.490%)  route 5.367ns (87.510%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  e/init_reg/Q
                         net (fo=100, routed)         3.510     5.668    e/init
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.792 r  e/led_index[9]_i_4/O
                         net (fo=10, routed)          1.169     6.961    e/led_index[9]_i_4_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.085 r  e/led_index[8]_i_1/O
                         net (fo=2, routed)           0.689     7.773    e/led_index[8]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 13.383    

Slack (MET) :             13.425ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.766ns (12.577%)  route 5.324ns (87.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  e/init_reg/Q
                         net (fo=100, routed)         3.510     5.668    e/init
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.792 r  e/led_index[9]_i_4/O
                         net (fo=10, routed)          1.154     6.946    e/led_index[9]_i_4_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.070 r  e/led_index[0]_i_1/O
                         net (fo=2, routed)           0.661     7.731    e/led_index[0]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                 13.425    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.766ns (12.584%)  route 5.321ns (87.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  e/init_reg/Q
                         net (fo=100, routed)         3.466     5.625    e/init
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.749 r  e/led_index[9]_i_2/O
                         net (fo=10, routed)          1.185     6.933    e/led_index[9]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.057 r  e/led_index[1]_i_1/O
                         net (fo=2, routed)           0.670     7.727    e/led_index[1]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.766ns (12.585%)  route 5.320ns (87.415%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  e/init_reg/Q
                         net (fo=100, routed)         3.466     5.625    e/init
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.749 r  e/led_index[9]_i_2/O
                         net (fo=10, routed)          1.187     6.935    e/led_index[9]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.059 r  e/led_index[7]_i_1/O
                         net (fo=2, routed)           0.668     7.727    e/led_index[7]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.996ns (16.423%)  route 5.069ns (83.577%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.638     1.640    e/clk_out1
    SLICE_X38Y98         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  e/init_reg/Q
                         net (fo=100, routed)         3.466     5.625    e/init
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.775 r  e/led_index[9]_i_3/O
                         net (fo=5, routed)           0.839     6.614    e/led_index[9]_i_3_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.328     6.942 r  e/led_index[3]_i_1/O
                         net (fo=2, routed)           0.763     7.705    e/led_index[3]_i_1_n_0
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.592    21.595    e/clk_out1
    DSP48_X1Y38          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
                         clock pessimism              0.007    21.602    
                         clock uncertainty           -0.084    21.518    
    DSP48_X1Y38          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    21.156    e/bram_wr_addr_o2
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 13.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 e/data_buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.569     0.571    e/clk_out1
    SLICE_X31Y95         FDRE                                         r  e/data_buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  e/data_buff_reg[15]/Q
                         net (fo=2, routed)           0.098     0.810    e/data_buff[15]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.048     0.858 r  e/bram_d_o[15]_i_1/O
                         net (fo=1, routed)           0.000     0.858    e/bram_d_o[15]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  e/bram_d_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X30Y95         FDRE                                         r  e/bram_d_o_reg[15]/C
                         clock pessimism             -0.258     0.584    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.131     0.715    e/bram_d_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 e/data_buff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.569     0.571    e/clk_out1
    SLICE_X31Y95         FDRE                                         r  e/data_buff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  e/data_buff_reg[53]/Q
                         net (fo=2, routed)           0.100     0.812    e/data_buff[53]
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.857 r  e/bram_d_o[26]_i_1/O
                         net (fo=1, routed)           0.000     0.857    e/bram_d_o[26]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  e/bram_d_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X30Y95         FDRE                                         r  e/bram_d_o_reg[26]/C
                         clock pessimism             -0.258     0.584    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.121     0.705    e/bram_d_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 e/data_buff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.564     0.566    e/clk_out1
    SLICE_X48Y94         FDRE                                         r  e/data_buff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  e/data_buff_reg[34]/Q
                         net (fo=1, routed)           0.086     0.792    e/data_buff[34]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.048     0.840 r  e/bram_d_o[7]_i_1/O
                         net (fo=1, routed)           0.000     0.840    e/bram_d_o[7]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  e/bram_d_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.835     0.837    e/clk_out1
    SLICE_X49Y94         FDRE                                         r  e/bram_d_o_reg[7]/C
                         clock pessimism             -0.258     0.579    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.107     0.686    e/bram_d_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 e/data_buff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.284%)  route 0.159ns (45.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.570     0.572    e/clk_out1
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  e/data_buff_reg[21]/Q
                         net (fo=2, routed)           0.159     0.872    e/data_buff[21]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.048     0.920 r  e/bram_d_o[21]_i_1/O
                         net (fo=1, routed)           0.000     0.920    e/bram_d_o[21]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[21]/C
                         clock pessimism             -0.234     0.608    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.131     0.739    e/bram_d_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 e/data_buff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.132%)  route 0.161ns (45.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.570     0.572    e/clk_out1
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  e/data_buff_reg[25]/Q
                         net (fo=2, routed)           0.161     0.874    e/data_buff[25]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.049     0.923 r  e/bram_d_o[25]_i_1/O
                         net (fo=1, routed)           0.000     0.923    e/bram_d_o[25]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[25]/C
                         clock pessimism             -0.234     0.608    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.131     0.739    e/bram_d_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 e/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.564     0.566    e/clk_out1
    SLICE_X51Y98         FDRE                                         r  e/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  e/bit_counter_reg[1]/Q
                         net (fo=15, routed)          0.132     0.839    e/bit_counter_reg[1]
    SLICE_X50Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  e/bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.884    e/p_0_in[6]
    SLICE_X50Y98         FDRE                                         r  e/bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.834     0.836    e/clk_out1
    SLICE_X50Y98         FDRE                                         r  e/bit_counter_reg[6]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     0.699    e/bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 e/data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.696%)  route 0.164ns (46.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.566     0.568    e/clk_out1
    SLICE_X44Y94         FDRE                                         r  e/data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  e/data_buff_reg[5]/Q
                         net (fo=2, routed)           0.164     0.872    e/data_buff[5]
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.049     0.921 r  e/bram_d_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.921    e/bram_d_o[5]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  e/bram_d_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.835     0.837    e/clk_out1
    SLICE_X46Y94         FDRE                                         r  e/bram_d_o_reg[5]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131     0.734    e/bram_d_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 e/data_buff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.181%)  route 0.147ns (43.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X47Y92         FDRE                                         r  e/data_buff_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  e/data_buff_reg[28]/Q
                         net (fo=1, routed)           0.147     0.853    e/data_buff[28]
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.048     0.901 r  e/bram_d_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.901    e/bram_d_o[1]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  e/bram_d_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.835     0.837    e/clk_out1
    SLICE_X46Y94         FDRE                                         r  e/bram_d_o_reg[1]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131     0.713    e/bram_d_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 e/data_buff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.188ns (55.621%)  route 0.150ns (44.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.569     0.571    e/clk_out1
    SLICE_X31Y95         FDRE                                         r  e/data_buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  e/data_buff_reg[23]/Q
                         net (fo=2, routed)           0.150     0.862    e/data_buff[23]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.047     0.909 r  e/bram_d_o[23]_i_1/O
                         net (fo=1, routed)           0.000     0.909    e/bram_d_o[23]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  e/bram_d_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X30Y95         FDRE                                         r  e/bram_d_o_reg[23]/C
                         clock pessimism             -0.258     0.584    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.131     0.715    e/bram_d_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 e/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/led_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.254ns (46.100%)  route 0.297ns (53.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.564     0.566    e/clk_out1
    SLICE_X50Y97         FDRE                                         r  e/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  e/bit_counter_reg[2]/Q
                         net (fo=14, routed)          0.139     0.868    e/bit_counter_reg[2]
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.913 r  e/led_index[0]_i_2/O
                         net (fo=1, routed)           0.158     1.072    e/led_index[0]_i_2_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.117 r  e/led_index[0]_i_1/O
                         net (fo=2, routed)           0.000     1.117    e/led_index[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  e/led_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.833     0.835    e/clk_out1
    SLICE_X52Y97         FDRE                                         r  e/led_index_reg[0]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     0.921    e/led_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    e/eth_clk_gen/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y39      e/bram_wr_addr_o_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y98     e/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y97     e/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y97     e/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y97     e/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y97     e/bit_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y98     e/bit_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y98     e/bit_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y98     e/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y98     e/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y98     e/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y98     e/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y97     e/bit_counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    e/eth_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  led_clk_gen/inst/clk_in1
  To Clock:  led_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         led_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       43.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.141ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.061ns (16.222%)  route 5.479ns (83.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.789     8.180    current_bits
    SLICE_X8Y79          FDRE                                         r  current_bits_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.510    51.513    led_clk
    SLICE_X8Y79          FDRE                                         r  current_bits_reg[11]/C
                         clock pessimism              0.079    51.592    
                         clock uncertainty           -0.103    51.490    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    51.321    current_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         51.321    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                 43.141    

Slack (MET) :             43.141ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.061ns (16.222%)  route 5.479ns (83.778%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.789     8.180    current_bits
    SLICE_X8Y79          FDRE                                         r  current_bits_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.510    51.513    led_clk
    SLICE_X8Y79          FDRE                                         r  current_bits_reg[15]/C
                         clock pessimism              0.079    51.592    
                         clock uncertainty           -0.103    51.490    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    51.321    current_bits_reg[15]
  -------------------------------------------------------------------
                         required time                         51.321    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                 43.141    

Slack (MET) :             43.282ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.061ns (16.579%)  route 5.338ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.648     8.039    current_bits
    SLICE_X8Y80          FDRE                                         r  current_bits_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.510    51.513    led_clk
    SLICE_X8Y80          FDRE                                         r  current_bits_reg[13]/C
                         clock pessimism              0.079    51.592    
                         clock uncertainty           -0.103    51.490    
    SLICE_X8Y80          FDRE (Setup_fdre_C_CE)      -0.169    51.321    current_bits_reg[13]
  -------------------------------------------------------------------
                         required time                         51.321    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 43.282    

Slack (MET) :             43.282ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.061ns (16.579%)  route 5.338ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.648     8.039    current_bits
    SLICE_X8Y80          FDRE                                         r  current_bits_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.510    51.513    led_clk
    SLICE_X8Y80          FDRE                                         r  current_bits_reg[9]/C
                         clock pessimism              0.079    51.592    
                         clock uncertainty           -0.103    51.490    
    SLICE_X8Y80          FDRE (Setup_fdre_C_CE)      -0.169    51.321    current_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         51.321    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 43.282    

Slack (MET) :             43.433ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.061ns (16.979%)  route 5.188ns (83.021%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 51.514 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.497     7.888    current_bits
    SLICE_X8Y81          FDRE                                         r  current_bits_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.511    51.514    led_clk
    SLICE_X8Y81          FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.079    51.593    
                         clock uncertainty           -0.103    51.491    
    SLICE_X8Y81          FDRE (Setup_fdre_C_CE)      -0.169    51.322    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         51.322    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 43.433    

Slack (MET) :             43.691ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.061ns (17.700%)  route 4.934ns (82.300%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 51.517 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.243     7.634    current_bits
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514    51.517    led_clk
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[12]/C
                         clock pessimism              0.079    51.596    
                         clock uncertainty           -0.103    51.494    
    SLICE_X8Y83          FDRE (Setup_fdre_C_CE)      -0.169    51.325    current_bits_reg[12]
  -------------------------------------------------------------------
                         required time                         51.325    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 43.691    

Slack (MET) :             43.691ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.061ns (17.700%)  route 4.934ns (82.300%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 51.517 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.243     7.634    current_bits
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514    51.517    led_clk
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[16]/C
                         clock pessimism              0.079    51.596    
                         clock uncertainty           -0.103    51.494    
    SLICE_X8Y83          FDRE (Setup_fdre_C_CE)      -0.169    51.325    current_bits_reg[16]
  -------------------------------------------------------------------
                         required time                         51.325    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 43.691    

Slack (MET) :             43.839ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.061ns (18.153%)  route 4.784ns (81.847%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.094     7.484    current_bits
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513    51.516    led_clk
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.079    51.595    
                         clock uncertainty           -0.103    51.493    
    SLICE_X8Y82          FDRE (Setup_fdre_C_CE)      -0.169    51.324    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         51.324    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 43.839    

Slack (MET) :             43.992ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 1.061ns (18.632%)  route 4.634ns (81.368%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 51.518 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          1.943     7.334    current_bits
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515    51.518    led_clk
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.079    51.597    
                         clock uncertainty           -0.103    51.495    
    SLICE_X8Y84          FDRE (Setup_fdre_C_CE)      -0.169    51.326    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         51.326    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 43.992    

Slack (MET) :             44.061ns  (required time - arrival time)
  Source:                 bit_cycles_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.061ns (19.263%)  route 4.447ns (80.737%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X41Y93         FDRE                                         r  bit_cycles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 f  bit_cycles_reg[10]/Q
                         net (fo=4, routed)           1.036     3.131    bit_cycles_reg_n_0_[10]
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.149     3.280 f  next_bit_index[13]_i_4/O
                         net (fo=30, routed)          1.189     4.469    next_bit_index[13]_i_4_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.332     4.801 r  next_bit_index[13]_i_1/O
                         net (fo=16, routed)          0.465     5.267    next_bit_index[13]_i_1_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          1.757     7.147    current_bits
    SLICE_X63Y90         FDRE                                         r  current_bits_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.506    51.509    led_clk
    SLICE_X63Y90         FDRE                                         r  current_bits_reg[4]/C
                         clock pessimism              0.007    51.516    
                         clock uncertainty           -0.103    51.414    
    SLICE_X63Y90         FDRE (Setup_fdre_C_CE)      -0.205    51.209    current_bits_reg[4]
  -------------------------------------------------------------------
                         required time                         51.209    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 44.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 current_bits_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.884%)  route 0.343ns (62.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.572     0.574    led_clk
    SLICE_X8Y100         FDRE                                         r  current_bits_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  current_bits_reg[26]/Q
                         net (fo=1, routed)           0.343     1.080    current_bits_reg_n_0_[26]
    SLICE_X12Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.125 r  led[26]_i_2/O
                         net (fo=1, routed)           0.000     1.125    led[26]_i_2_n_0
    SLICE_X12Y96         FDRE                                         r  led_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.844     0.846    led_clk
    SLICE_X12Y96         FDRE                                         r  led_reg[26]/C
                         clock pessimism              0.000     0.846    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.121     0.967    led_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 next_bit_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.173%)  route 0.164ns (53.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X39Y94         FDRE                                         r  next_bit_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  next_bit_index_reg[4]/Q
                         net (fo=3, routed)           0.164     0.873    next_bit_index_reg_n_0_[4]
    SLICE_X38Y94         FDRE                                         r  bram_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X38Y94         FDRE                                         r  bram_rd_addr_reg[4]/C
                         clock pessimism             -0.259     0.581    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.087     0.668    bram_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 next_bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X39Y93         FDRE                                         r  next_bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  next_bit_index_reg[1]/Q
                         net (fo=3, routed)           0.161     0.870    next_bit_index_reg_n_0_[1]
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[1]/C
                         clock pessimism             -0.259     0.581    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.083     0.664    bram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 next_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.861%)  route 0.173ns (55.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X39Y93         FDRE                                         r  next_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  next_bit_index_reg[0]/Q
                         net (fo=4, routed)           0.173     0.882    next_bit_index_reg_n_0_[0]
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[0]/C
                         clock pessimism             -0.259     0.581    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.086     0.667    bram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 current_bits_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.295%)  route 0.400ns (65.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.572     0.574    led_clk
    SLICE_X8Y100         FDRE                                         r  current_bits_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  current_bits_reg[19]/Q
                         net (fo=1, routed)           0.400     1.138    current_bits_reg_n_0_[19]
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.183 r  led[19]_i_1/O
                         net (fo=1, routed)           0.000     1.183    led[19]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  led_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.844     0.846    led_clk
    SLICE_X10Y96         FDRE                                         r  led_reg[19]/C
                         clock pessimism              0.000     0.846    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.120     0.966    led_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 will_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            is_resetting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X41Y95         FDRE                                         r  will_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  will_reset_reg/Q
                         net (fo=2, routed)           0.148     0.857    e/is_resetting_reg_2
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.045     0.902 r  e/is_resetting_i_1/O
                         net (fo=1, routed)           0.000     0.902    e_n_26
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/C
                         clock pessimism             -0.256     0.584    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092     0.676    is_resetting_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 current_bits_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.405%)  route 0.175ns (45.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.574     0.576    led_clk
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     0.740 r  current_bits_reg[23]/Q
                         net (fo=1, routed)           0.175     0.915    current_bits_reg_n_0_[23]
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.960 r  led[23]_i_1/O
                         net (fo=1, routed)           0.000     0.960    led[23]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  led_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.844     0.846    led_clk
    SLICE_X10Y96         FDRE                                         r  led_reg[23]/C
                         clock pessimism             -0.234     0.612    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.121     0.733    led_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 current_bits_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.693%)  route 0.180ns (46.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.574     0.576    led_clk
    SLICE_X8Y97          FDRE                                         r  current_bits_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     0.740 r  current_bits_reg[24]/Q
                         net (fo=1, routed)           0.180     0.920    current_bits_reg_n_0_[24]
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.965 r  led[24]_i_1/O
                         net (fo=1, routed)           0.000     0.965    led[24]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  led_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.844     0.846    led_clk
    SLICE_X10Y96         FDRE                                         r  led_reg[24]/C
                         clock pessimism             -0.234     0.612    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.121     0.733    led_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 next_bit_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.998%)  route 0.139ns (52.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X39Y94         FDRE                                         r  next_bit_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128     0.696 r  next_bit_index_reg[5]/Q
                         net (fo=3, routed)           0.139     0.834    next_bit_index_reg_n_0_[5]
    SLICE_X39Y95         FDRE                                         r  bram_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X39Y95         FDRE                                         r  bram_rd_addr_reg[5]/C
                         clock pessimism             -0.256     0.584    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.013     0.597    bram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 next_bit_index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.251ns (65.062%)  route 0.135ns (34.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X39Y94         FDRE                                         r  next_bit_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  next_bit_index_reg[7]/Q
                         net (fo=3, routed)           0.135     0.843    e/Q[1]
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.953 r  e/bram_rd_addr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.953    e_n_24
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[7]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.105     0.712    bram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { led_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    led_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y93     bit_cycles_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y93     bit_cycles_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y93     bit_cycles_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y93     bit_cycles_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y93     bit_cycles_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y92     bit_cycles_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y92     bit_cycles_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y92     bit_cycles_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y93     bit_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y93     bit_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y93     bit_cycles_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y93     bit_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y93     bit_cycles_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    led_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y93   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y93   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y93   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y93   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y90  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y96  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/bram_rd_addr_start_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@60.000ns - clk_out1_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.983%)  route 2.058ns (78.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 61.511 - 60.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 51.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809    51.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637    51.639    led_clk
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    52.095 r  is_resetting_reg/Q
                         net (fo=8, routed)           2.058    54.154    e/should_swap_bram_reg_0
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.124    54.278 r  e/bram_rd_addr_start_o[8]_i_1/O
                         net (fo=1, routed)           0.000    54.278    e/bram_rd_addr_start_o[8]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    61.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    58.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    59.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.508    61.511    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
                         clock pessimism              0.000    61.511    
                         clock uncertainty           -0.323    61.188    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)        0.077    61.265    e/bram_rd_addr_start_o_reg[8]
  -------------------------------------------------------------------
                         required time                         61.265    
                         arrival time                         -54.278    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/should_swap_bram_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@60.000ns - clk_out1_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        2.664ns  (logic 0.606ns (22.744%)  route 2.058ns (77.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 61.511 - 60.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 51.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809    51.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637    51.639    led_clk
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    52.095 f  is_resetting_reg/Q
                         net (fo=8, routed)           2.058    54.154    e/should_swap_bram_reg_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.150    54.304 r  e/should_swap_bram_i_1/O
                         net (fo=1, routed)           0.000    54.304    e/should_swap_bram_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  e/should_swap_bram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    61.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    58.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    59.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.508    61.511    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/should_swap_bram_reg/C
                         clock pessimism              0.000    61.511    
                         clock uncertainty           -0.323    61.188    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)        0.118    61.306    e/should_swap_bram_reg
  -------------------------------------------------------------------
                         required time                         61.306    
                         arrival time                         -54.304    
  -------------------------------------------------------------------
                         slack                                  7.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/should_swap_bram_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.185ns (18.927%)  route 0.792ns (81.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  is_resetting_reg/Q
                         net (fo=8, routed)           0.792     1.501    e/should_swap_bram_reg_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.044     1.545 r  e/should_swap_bram_i_1/O
                         net (fo=1, routed)           0.000     1.545    e/should_swap_bram_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  e/should_swap_bram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.833     0.835    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/should_swap_bram_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.323     1.158    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.131     1.289    e/should_swap_bram_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/bram_rd_addr_start_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.010%)  route 0.792ns (80.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566     0.568    led_clk
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  is_resetting_reg/Q
                         net (fo=8, routed)           0.792     1.501    e/should_swap_bram_reg_0
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.546 r  e/bram_rd_addr_start_o[8]_i_1/O
                         net (fo=1, routed)           0.000     1.546    e/bram_rd_addr_start_o[8]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.833     0.835    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.323     1.158    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120     1.278    e/bram_rd_addr_start_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.779ns  (logic 1.559ns (41.258%)  route 2.220ns (58.742%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.220    44.370    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    44.494 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.494    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.026 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.026    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.140 r  e/bram_rd_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.140    e/bram_rd_addr_reg[13]_i_1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.411 r  e/bram_rd_addr_reg[14]_i_1/CO[0]
                         net (fo=1, routed)           0.000    45.411    e_n_17
    SLICE_X37Y96         FDRE                                         r  bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516    51.519    led_clk
    SLICE_X37Y96         FDRE                                         r  bram_rd_addr_reg[14]/C
                         clock pessimism              0.000    51.519    
                         clock uncertainty           -0.323    51.196    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.046    51.242    bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         51.242    
                         arrival time                         -45.411    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.728ns  (logic 1.508ns (40.455%)  route 2.220ns (59.545%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.220    44.370    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    44.494 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.494    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.026 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.026    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.360 r  e/bram_rd_addr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    45.360    e_n_20
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516    51.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[11]/C
                         clock pessimism              0.000    51.519    
                         clock uncertainty           -0.323    51.196    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.062    51.258    bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         51.258    
                         arrival time                         -45.360    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.707ns  (logic 1.487ns (40.117%)  route 2.220ns (59.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.220    44.370    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    44.494 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.494    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.026 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.026    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.339 r  e/bram_rd_addr_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.339    e_n_18
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516    51.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[13]/C
                         clock pessimism              0.000    51.519    
                         clock uncertainty           -0.323    51.196    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.062    51.258    bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         51.258    
                         arrival time                         -45.339    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.633ns  (logic 1.413ns (38.898%)  route 2.220ns (61.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.220    44.370    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    44.494 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.494    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.026 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.026    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.265 r  e/bram_rd_addr_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    45.265    e_n_19
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516    51.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[12]/C
                         clock pessimism              0.000    51.519    
                         clock uncertainty           -0.323    51.196    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.062    51.258    bram_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         51.258    
                         arrival time                         -45.265    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.617ns  (logic 1.397ns (38.627%)  route 2.220ns (61.373%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.220    44.370    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    44.494 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.494    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.026 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.026    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    45.249 r  e/bram_rd_addr_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    45.249    e_n_21
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516    51.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[10]/C
                         clock pessimism              0.000    51.519    
                         clock uncertainty           -0.323    51.196    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.062    51.258    bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         51.258    
                         arrival time                         -45.249    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_cycles_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.237ns  (logic 0.642ns (19.835%)  route 2.595ns (80.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 51.515 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.049    44.199    e/bram_rd_addr_start[8]
    SLICE_X41Y94         LUT3 (Prop_lut3_I1_O)        0.124    44.323 r  e/bit_cycles[13]_i_1/O
                         net (fo=14, routed)          0.546    44.869    e_n_28
    SLICE_X42Y93         FDRE                                         r  bit_cycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.512    51.515    led_clk
    SLICE_X42Y93         FDRE                                         r  bit_cycles_reg[0]/C
                         clock pessimism              0.000    51.515    
                         clock uncertainty           -0.323    51.192    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    51.023    bit_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         51.023    
                         arrival time                         -44.869    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.468ns  (logic 1.248ns (35.990%)  route 2.220ns (64.010%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.220    44.370    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    44.494 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.494    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    45.100 r  e/bram_rd_addr_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.100    e_n_22
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516    51.519    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[9]/C
                         clock pessimism              0.000    51.519    
                         clock uncertainty           -0.323    51.196    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.062    51.258    bram_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         51.258    
                         arrival time                         -45.100    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_cycles_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.194ns  (logic 0.642ns (20.098%)  route 2.552ns (79.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 51.517 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.049    44.199    e/bram_rd_addr_start[8]
    SLICE_X41Y94         LUT3 (Prop_lut3_I1_O)        0.124    44.323 r  e/bit_cycles[13]_i_1/O
                         net (fo=14, routed)          0.503    44.827    e_n_28
    SLICE_X41Y92         FDRE                                         r  bit_cycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514    51.517    led_clk
    SLICE_X41Y92         FDRE                                         r  bit_cycles_reg[1]/C
                         clock pessimism              0.000    51.517    
                         clock uncertainty           -0.323    51.194    
    SLICE_X41Y92         FDRE (Setup_fdre_C_CE)      -0.205    50.989    bit_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         50.989    
                         arrival time                         -44.827    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_cycles_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.194ns  (logic 0.642ns (20.098%)  route 2.552ns (79.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 51.517 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.049    44.199    e/bram_rd_addr_start[8]
    SLICE_X41Y94         LUT3 (Prop_lut3_I1_O)        0.124    44.323 r  e/bit_cycles[13]_i_1/O
                         net (fo=14, routed)          0.503    44.827    e_n_28
    SLICE_X41Y92         FDRE                                         r  bit_cycles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514    51.517    led_clk
    SLICE_X41Y92         FDRE                                         r  bit_cycles_reg[5]/C
                         clock pessimism              0.000    51.517    
                         clock uncertainty           -0.323    51.194    
    SLICE_X41Y92         FDRE (Setup_fdre_C_CE)      -0.205    50.989    bit_cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         50.989    
                         arrival time                         -44.827    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit_cycles_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.194ns  (logic 0.642ns (20.098%)  route 2.552ns (79.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 51.517 - 50.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 41.632 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.630    41.632    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518    42.150 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          2.049    44.199    e/bram_rd_addr_start[8]
    SLICE_X41Y94         LUT3 (Prop_lut3_I1_O)        0.124    44.323 r  e/bit_cycles[13]_i_1/O
                         net (fo=14, routed)          0.503    44.827    e_n_28
    SLICE_X41Y92         FDRE                                         r  bit_cycles_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514    51.517    led_clk
    SLICE_X41Y92         FDRE                                         r  bit_cycles_reg[6]/C
                         clock pessimism              0.000    51.517    
                         clock uncertainty           -0.323    51.194    
    SLICE_X41Y92         FDRE (Setup_fdre_C_CE)      -0.205    50.989    bit_cycles_reg[6]
  -------------------------------------------------------------------
                         required time                         50.989    
                         arrival time                         -44.827    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            prev_bram_rd_addr_start_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.208ns (20.906%)  route 0.787ns (79.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.787     1.516    e/bram_rd_addr_start[8]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.044     1.560 r  e/prev_bram_rd_addr_start[13]_i_1/O
                         net (fo=1, routed)           0.000     1.560    e_n_27
    SLICE_X41Y94         FDRE                                         r  prev_bram_rd_addr_start_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X41Y94         FDRE                                         r  prev_bram_rd_addr_start_reg[13]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.323     1.163    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105     1.268    prev_bram_rd_addr_start_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            is_resetting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.209ns (21.006%)  route 0.786ns (78.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.786     1.515    e/bram_rd_addr_start[8]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.560 r  e/is_resetting_i_1/O
                         net (fo=1, routed)           0.000     1.560    e_n_26
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X41Y94         FDRE                                         r  is_resetting_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.323     1.163    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092     1.255    is_resetting_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.272ns (25.330%)  route 0.802ns (74.670%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.802     1.530    e/bram_rd_addr_start[8]
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.575 r  e/bram_rd_addr[13]_i_2/O
                         net (fo=1, routed)           0.000     1.575    e/bram_rd_addr[13]_i_2_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.638 r  e/bram_rd_addr_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.638    e_n_18
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[13]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.288ns (26.723%)  route 0.790ns (73.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.790     1.518    e/bram_rd_addr_start[8]
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.642 r  e/bram_rd_addr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.642    e_n_24
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[7]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.275ns (25.256%)  route 0.814ns (74.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.814     1.542    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.587 r  e/bram_rd_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.587    e/bram_rd_addr[9]_i_2_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.653 r  e/bram_rd_addr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.653    e_n_23
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[8]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.291ns (26.536%)  route 0.806ns (73.464%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.806     1.534    e/bram_rd_addr_start[8]
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.661 r  e/bram_rd_addr_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.661    e_n_22
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[9]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.310ns (28.266%)  route 0.787ns (71.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.787     1.515    e/bram_rd_addr_start[8]
    SLICE_X37Y95         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.661 r  e/bram_rd_addr_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.661    e_n_19
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[12]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.335ns (29.370%)  route 0.806ns (70.630%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.806     1.534    e/bram_rd_addr_start[8]
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.651 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.651    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.705 r  e/bram_rd_addr_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.705    e_n_21
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[10]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.279ns (23.977%)  route 0.885ns (76.023%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.885     1.613    e/bram_rd_addr_start[8]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.658 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000     1.658    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.728 r  e/bram_rd_addr_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.728    e_n_25
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[6]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.371ns (31.531%)  route 0.806ns (68.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.563     0.565    e/clk_out1
    SLICE_X50Y95         FDRE                                         r  e/bram_rd_addr_start_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  e/bram_rd_addr_start_o_reg[8]/Q
                         net (fo=13, routed)          0.806     1.534    e/bram_rd_addr_start[8]
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.651 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.651    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.741 r  e/bram_rd_addr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.741    e_n_20
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.839     0.841    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[11]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.323     1.164    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.105     1.269    bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.557ns  (logic 2.819ns (61.856%)  route 1.738ns (38.144%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 51.525 - 50.000 ) 
    Source Clock Delay      (SCD):    5.272ns = ( 45.272 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.669    45.272    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    47.726 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.738    49.464    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_3[3]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124    49.588 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.588    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0_i_1_n_0
    SLICE_X8Y99          MUXF7 (Prop_muxf7_I0_O)      0.241    49.829 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0/O
                         net (fo=1, routed)           0.000    49.829    bram_dout[21]
    SLICE_X8Y99          FDRE                                         r  current_bits_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.522    51.525    led_clk
    SLICE_X8Y99          FDRE                                         r  current_bits_reg[21]/C
                         clock pessimism              0.000    51.525    
                         clock uncertainty           -0.212    51.313    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.113    51.426    current_bits_reg[21]
  -------------------------------------------------------------------
                         required time                         51.426    
                         arrival time                         -49.829    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.393ns  (logic 2.819ns (64.173%)  route 1.574ns (35.827%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 45.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.681    45.283    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    47.737 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.574    49.311    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_0[0]
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124    49.435 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.435    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X8Y80          MUXF7 (Prop_muxf7_I0_O)      0.241    49.676 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    49.676    bram_dout[9]
    SLICE_X8Y80          FDRE                                         r  current_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.510    51.513    led_clk
    SLICE_X8Y80          FDRE                                         r  current_bits_reg[9]/C
                         clock pessimism              0.000    51.513    
                         clock uncertainty           -0.212    51.301    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.113    51.414    current_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         51.414    
                         arrival time                         -49.676    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.392ns  (logic 2.787ns (63.461%)  route 1.605ns (36.539%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 45.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.681    45.283    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    47.737 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.605    49.342    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.124    49.466 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.466    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X8Y82          MUXF7 (Prop_muxf7_I0_O)      0.209    49.675 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    49.675    bram_dout[10]
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513    51.516    led_clk
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.000    51.516    
                         clock uncertainty           -0.212    51.304    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.113    51.417    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         51.417    
                         arrival time                         -49.675    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.389ns  (logic 2.787ns (63.505%)  route 1.602ns (36.495%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 51.518 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 45.277 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675    45.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    47.731 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.602    49.333    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_1[5]
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124    49.457 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.457    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1_n_0
    SLICE_X8Y84          MUXF7 (Prop_muxf7_I0_O)      0.209    49.666 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.000    49.666    bram_dout[14]
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515    51.518    led_clk
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.000    51.518    
                         clock uncertainty           -0.212    51.306    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)        0.113    51.419    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         51.419    
                         arrival time                         -49.666    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.356ns  (logic 2.787ns (63.988%)  route 1.569ns (36.012%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 51.525 - 50.000 ) 
    Source Clock Delay      (SCD):    5.272ns = ( 45.272 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.669    45.272    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    47.726 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.569    49.294    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_3[5]
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    49.418 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.418    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1_n_0
    SLICE_X8Y98          MUXF7 (Prop_muxf7_I0_O)      0.209    49.627 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.000    49.627    bram_dout[23]
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.522    51.525    led_clk
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[23]/C
                         clock pessimism              0.000    51.525    
                         clock uncertainty           -0.212    51.313    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.113    51.426    current_bits_reg[23]
  -------------------------------------------------------------------
                         required time                         51.426    
                         arrival time                         -49.627    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.354ns  (logic 2.787ns (64.008%)  route 1.567ns (35.992%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 51.524 - 50.000 ) 
    Source Clock Delay      (SCD):    5.272ns = ( 45.272 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.669    45.272    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    47.726 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.567    49.293    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_3[4]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124    49.417 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.417    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_1_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I0_O)      0.209    49.626 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0/O
                         net (fo=1, routed)           0.000    49.626    bram_dout[22]
    SLICE_X8Y96          FDRE                                         r  current_bits_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521    51.524    led_clk
    SLICE_X8Y96          FDRE                                         r  current_bits_reg[22]/C
                         clock pessimism              0.000    51.524    
                         clock uncertainty           -0.212    51.312    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.113    51.425    current_bits_reg[22]
  -------------------------------------------------------------------
                         required time                         51.425    
                         arrival time                         -49.626    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.242ns  (logic 2.787ns (65.704%)  route 1.455ns (34.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    5.355ns = ( 45.355 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.753    45.355    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    47.809 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.455    49.264    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_2[0]
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    49.388 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.388    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X62Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    49.597 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    49.597    bram_dout[0]
    SLICE_X62Y90         FDRE                                         r  current_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.506    51.509    led_clk
    SLICE_X62Y90         FDRE                                         r  current_bits_reg[0]/C
                         clock pessimism              0.000    51.509    
                         clock uncertainty           -0.212    51.297    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.113    51.410    current_bits_reg[0]
  -------------------------------------------------------------------
                         required time                         51.410    
                         arrival time                         -49.597    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.242ns  (logic 2.787ns (65.704%)  route 1.455ns (34.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    5.355ns = ( 45.355 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.753    45.355    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454    47.809 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.455    49.264    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_2[0]
    SLICE_X62Y91         LUT6 (Prop_lut6_I3_O)        0.124    49.388 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.388    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X62Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    49.597 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    49.597    bram_dout[8]
    SLICE_X62Y91         FDRE                                         r  current_bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.507    51.510    led_clk
    SLICE_X62Y91         FDRE                                         r  current_bits_reg[8]/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.212    51.298    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.113    51.411    current_bits_reg[8]
  -------------------------------------------------------------------
                         required time                         51.411    
                         arrival time                         -49.597    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.242ns  (logic 2.787ns (65.704%)  route 1.455ns (34.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 51.511 - 50.000 ) 
    Source Clock Delay      (SCD):    5.355ns = ( 45.355 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.753    45.355    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    47.809 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.455    49.264    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_2[3]
    SLICE_X62Y93         LUT6 (Prop_lut6_I3_O)        0.124    49.388 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.388    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I0_O)      0.209    49.597 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    49.597    bram_dout[3]
    SLICE_X62Y93         FDRE                                         r  current_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.508    51.511    led_clk
    SLICE_X62Y93         FDRE                                         r  current_bits_reg[3]/C
                         clock pessimism              0.000    51.511    
                         clock uncertainty           -0.212    51.299    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.113    51.412    current_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         51.412    
                         arrival time                         -49.597    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.319ns  (logic 2.787ns (64.522%)  route 1.532ns (35.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 45.277 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675    45.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    47.731 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.532    49.264    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_1[2]
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.124    49.388 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.388    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X8Y79          MUXF7 (Prop_muxf7_I0_O)      0.209    49.597 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    49.597    bram_dout[11]
    SLICE_X8Y79          FDRE                                         r  current_bits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.510    51.513    led_clk
    SLICE_X8Y79          FDRE                                         r  current_bits_reg[11]/C
                         clock pessimism              0.000    51.513    
                         clock uncertainty           -0.212    51.301    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.113    51.414    current_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         51.414    
                         arrival time                         -49.597    
  -------------------------------------------------------------------
                         slack                                  1.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.273ns (53.479%)  route 0.237ns (46.521%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.237     1.896    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.941 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.941    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.064     2.005 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0/O
                         net (fo=1, routed)           0.000     2.005    bram_dout[22]
    SLICE_X8Y96          FDRE                                         r  current_bits_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.844     0.846    led_clk
    SLICE_X8Y96          FDRE                                         r  current_bits_reg[22]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.212     1.058    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.134     1.192    current_bits_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.273ns (41.910%)  route 0.378ns (58.090%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.378     2.037    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.045     2.082 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_2_n_0
    SLICE_X8Y97          MUXF7 (Prop_muxf7_I1_O)      0.064     2.146 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0/O
                         net (fo=1, routed)           0.000     2.146    bram_dout[20]
    SLICE_X8Y97          FDRE                                         r  current_bits_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845     0.847    led_clk
    SLICE_X8Y97          FDRE                                         r  current_bits_reg[20]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.212     1.059    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.134     1.193    current_bits_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.273ns (41.051%)  route 0.392ns (58.949%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.392     2.050    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.095 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_2_n_0
    SLICE_X8Y98          MUXF7 (Prop_muxf7_I1_O)      0.064     2.159 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.000     2.159    bram_dout[23]
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845     0.847    led_clk
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[23]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.212     1.059    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134     1.193    current_bits_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.273ns (37.569%)  route 0.454ns (62.431%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.454     2.112    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.045     2.157 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0_i_2_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.064     2.221 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0/O
                         net (fo=1, routed)           0.000     2.221    bram_dout[19]
    SLICE_X8Y100         FDRE                                         r  current_bits_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843     0.845    led_clk
    SLICE_X8Y100         FDRE                                         r  current_bits_reg[19]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.212     1.056    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.190    current_bits_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.273ns (37.481%)  route 0.455ns (62.519%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.455     2.114    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.159 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.159    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2_n_0
    SLICE_X8Y84          MUXF7 (Prop_muxf7_I1_O)      0.064     2.223 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.000     2.223    bram_dout[14]
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838     0.840    led_clk
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.212     1.052    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.134     1.186    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.284ns (38.481%)  route 0.454ns (61.519%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.454     2.112    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.157 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_2_n_0
    SLICE_X8Y98          MUXF7 (Prop_muxf7_I1_O)      0.075     2.232 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0/O
                         net (fo=1, routed)           0.000     2.232    bram_dout[25]
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845     0.847    led_clk
    SLICE_X8Y98          FDRE                                         r  current_bits_reg[25]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.212     1.059    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134     1.193    current_bits_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.273ns (37.375%)  route 0.457ns (62.625%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.457     2.116    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.045     2.161 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.161    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2_n_0
    SLICE_X8Y83          MUXF7 (Prop_muxf7_I1_O)      0.064     2.225 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=1, routed)           0.000     2.225    bram_dout[12]
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837     0.839    led_clk
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[12]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.212     1.051    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.134     1.185    current_bits_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.273ns (36.508%)  route 0.475ns (63.492%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.475     2.133    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.178 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.178    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X8Y82          MUXF7 (Prop_muxf7_I1_O)      0.064     2.242 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     2.242    bram_dout[10]
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836     0.838    led_clk
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.212     1.050    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.134     1.184    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.231ns (29.824%)  route 0.544ns (70.176%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.570     1.489    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=27, routed)          0.544     2.174    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X8Y99          MUXF7 (Prop_muxf7_S_O)       0.090     2.264 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=1, routed)           0.000     2.264    bram_dout[18]
    SLICE_X8Y99          FDRE                                         r  current_bits_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845     0.847    led_clk
    SLICE_X8Y99          FDRE                                         r  current_bits_reg[18]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.212     1.059    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.134     1.193    current_bits_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.273ns (35.008%)  route 0.507ns (64.992%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.575     1.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X8Y93          FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.507     2.165    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.210 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.210    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_2_n_0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I1_O)      0.064     2.274 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0/O
                         net (fo=1, routed)           0.000     2.274    bram_dout[17]
    SLICE_X8Y81          FDRE                                         r  current_bits_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835     0.837    led_clk
    SLICE_X8Y81          FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.212     1.049    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.134     1.183    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  1.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.434ns (4.512%)  route 9.184ns (95.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[9]
                         net (fo=17, routed)          9.184    11.335    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 0.434ns (4.513%)  route 9.183ns (95.487%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[7]
                         net (fo=17, routed)          9.183    11.334    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 0.434ns (4.676%)  route 8.846ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[9]
                         net (fo=17, routed)          8.846    10.997    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552    14.974    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.974    
                         clock uncertainty           -0.182    14.792    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.226    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 0.434ns (4.677%)  route 8.845ns (95.323%))
  Logic Levels:           0  
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[7]
                         net (fo=17, routed)          8.845    10.996    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552    14.974    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.974    
                         clock uncertainty           -0.182    14.792    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.226    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.434ns (4.685%)  route 8.830ns (95.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[11]
                         net (fo=17, routed)          8.830    10.981    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.434ns (4.696%)  route 8.809ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[3]
                         net (fo=17, routed)          8.809    10.960    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 0.434ns (4.803%)  route 8.602ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[4]
                         net (fo=17, routed)          8.602    10.753    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 0.434ns (4.847%)  route 8.520ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[10]
                         net (fo=17, routed)          8.520    10.671    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 0.434ns (4.853%)  route 8.508ns (95.147%))
  Logic Levels:           0  
  Clock Path Skew:        3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[9]
                         net (fo=17, routed)          8.508    10.659    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.182    14.795    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.229    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.434ns (4.854%)  route 8.507ns (95.146%))
  Logic Levels:           0  
  Clock Path Skew:        3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.715     1.717    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.151 r  e/bram_wr_addr_o_reg/P[7]
                         net (fo=17, routed)          8.507    10.658    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.182    14.795    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.229    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  3.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.385ns (8.438%)  route 4.177ns (91.562%))
  Logic Levels:           0  
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.274ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.510     1.513    e/clk_out1
    SLICE_X46Y94         FDRE                                         r  e/bram_d_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.385     1.898 r  e/bram_d_o_reg[1]/Q
                         net (fo=6, routed)           4.177     6.076    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672     5.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.274    
                         clock uncertainty            0.182     5.456    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.529     5.985    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.985    
                         arrival time                           6.076    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.418ns (8.822%)  route 4.320ns (91.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.418     1.938 r  e/bram_d_o_reg[24]/Q
                         net (fo=6, routed)           4.320     6.258    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y36         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.689     5.291    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.182     5.473    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.667     6.140    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.140    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.385ns (8.365%)  route 4.217ns (91.635%))
  Logic Levels:           0  
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.385     1.905 r  e/bram_d_o_reg[25]/Q
                         net (fo=6, routed)           4.217     6.123    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[16]
    RAMB18_X0Y36         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.689     5.291    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.182     5.473    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.528     6.001    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.001    
                         arrival time                           6.123    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 e/bram_wea_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.518ns (12.020%)  route 3.792ns (87.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.501     1.504    e/clk_out1
    SLICE_X54Y95         FDRE                                         r  e/bram_wea_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.418     1.922 r  e/bram_wea_o_reg/Q
                         net (fo=8, routed)           1.522     3.445    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/wea[0]
    SLICE_X56Y96         LUT4 (Prop_lut4_I0_O)        0.100     3.545 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=3, routed)           2.269     5.814    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675     5.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.182     5.459    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.227     5.686    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.686    
                         arrival time                           5.814    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.385ns (8.379%)  route 4.210ns (91.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.275ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X30Y96         FDRE                                         r  e/bram_d_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.385     1.905 r  e/bram_d_o_reg[19]/Q
                         net (fo=6, routed)           4.210     6.115    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672     5.275    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.275    
                         clock uncertainty            0.182     5.457    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.529     5.986    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.986    
                         arrival time                           6.115    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.385ns (8.377%)  route 4.211ns (91.623%))
  Logic Levels:           0  
  Clock Path Skew:        3.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.273ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X30Y93         FDRE                                         r  e/bram_d_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.385     1.905 r  e/bram_d_o_reg[17]/Q
                         net (fo=6, routed)           4.211     6.116    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.671     5.273    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.273    
                         clock uncertainty            0.182     5.455    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.528     5.983    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.983    
                         arrival time                           6.116    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.304ns (6.843%)  route 4.139ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.593     1.596    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.304     1.900 r  e/bram_wr_addr_o_reg/P[3]
                         net (fo=17, routed)          4.139     6.039    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X2Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.759     5.361    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.361    
                         clock uncertainty            0.182     5.543    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.903    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.903    
                         arrival time                           6.039    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.418ns (8.801%)  route 4.331ns (91.199%))
  Logic Levels:           0  
  Clock Path Skew:        3.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X30Y93         FDRE                                         r  e/bram_d_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.418     1.938 r  e/bram_d_o_reg[12]/Q
                         net (fo=6, routed)           4.331     6.270    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.681     5.283    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.283    
                         clock uncertainty            0.182     5.465    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     6.132    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.132    
                         arrival time                           6.270    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.304ns (6.970%)  route 4.058ns (93.030%))
  Logic Levels:           0  
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.593     1.596    e/clk_out1
    DSP48_X1Y39          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.304     1.900 r  e/bram_wr_addr_o_reg/P[3]
                         net (fo=17, routed)          4.058     5.958    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675     5.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.182     5.459    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.819    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.819    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.385ns (8.347%)  route 4.228ns (91.653%))
  Logic Levels:           0  
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.510     1.513    e/clk_out1
    SLICE_X46Y94         FDRE                                         r  e/bram_d_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.385     1.898 r  e/bram_d_o_reg[5]/Q
                         net (fo=6, routed)           4.228     6.126    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675     5.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.182     5.459    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.528     5.987    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.987    
                         arrival time                           6.126    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.518ns (5.865%)  route 8.315ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          8.315    10.472    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 0.456ns (5.203%)  route 8.309ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.638     1.640    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          8.309    10.405    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 0.456ns (5.203%)  route 8.309ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.638     1.640    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  bram_rd_addr_reg[9]/Q
                         net (fo=17, routed)          8.309    10.405    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 0.518ns (5.928%)  route 8.220ns (94.072%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  bram_rd_addr_reg[2]/Q
                         net (fo=17, routed)          8.220    10.378    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.456ns (5.258%)  route 8.216ns (94.742%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X39Y95         FDRE                                         r  bram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  bram_rd_addr_reg[5]/Q
                         net (fo=17, routed)          8.216    10.312    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 0.518ns (5.977%)  route 8.148ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          8.148    10.306    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 0.518ns (5.997%)  route 8.120ns (94.003%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X38Y94         FDRE                                         r  bram_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  bram_rd_addr_reg[4]/Q
                         net (fo=17, routed)          8.120    10.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.547    14.969    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.969    
                         clock uncertainty           -0.212    14.757    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.191    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 0.456ns (5.292%)  route 8.160ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X39Y95         FDRE                                         r  bram_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  bram_rd_addr_reg[3]/Q
                         net (fo=17, routed)          8.160    10.256    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.560    14.982    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.212    14.770    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.518ns (6.098%)  route 7.977ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.637     1.639    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          7.977    10.134    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.212    14.765    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.199    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.456ns (5.411%)  route 7.971ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.638     1.640    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          7.971    10.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.212    14.765    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.199    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.367ns (8.731%)  route 3.836ns (91.269%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516     1.519    led_clk
    SLICE_X37Y96         FDRE                                         r  bram_rd_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.367     1.886 r  bram_rd_addr_reg[14]/Q
                         net (fo=8, routed)           3.836     5.723    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X36Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.640     5.243    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.000     5.243    
                         clock uncertainty            0.212     5.455    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.196     5.651    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.651    
                         arrival time                           5.723    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.367ns (8.565%)  route 3.918ns (91.435%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.242ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516     1.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.367     1.886 r  bram_rd_addr_reg[11]/Q
                         net (fo=18, routed)          3.918     5.804    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X30Y90         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639     5.242    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X30Y90         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000     5.242    
                         clock uncertainty            0.212     5.454    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.243     5.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.697    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.418ns (9.414%)  route 4.022ns (90.586%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515     1.518    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          4.022     5.959    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.664     5.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.212     5.479    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.839    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.839    
                         arrival time                           5.959    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.467ns (10.777%)  route 3.866ns (89.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.290ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516     1.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.367     1.886 f  bram_rd_addr_reg[10]/Q
                         net (fo=18, routed)          1.198     3.085    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X36Y96         LUT5 (Prop_lut5_I2_O)        0.100     3.185 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           2.668     5.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB18_X0Y36         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.688     5.290    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.290    
                         clock uncertainty            0.212     5.502    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.227     5.729    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.729    
                         arrival time                           5.853    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.367ns (8.243%)  route 4.085ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515     1.518    led_clk
    SLICE_X39Y95         FDRE                                         r  bram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.367     1.885 r  bram_rd_addr_reg[5]/Q
                         net (fo=17, routed)          4.085     5.971    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.664     5.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.212     5.479    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.839    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.839    
                         arrival time                           5.971    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.418ns (9.355%)  route 4.050ns (90.645%))
  Logic Levels:           0  
  Clock Path Skew:        3.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515     1.518    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          4.050     5.986    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675     5.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.212     5.489    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.360     5.849    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.849    
                         arrival time                           5.986    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.467ns (10.747%)  route 3.878ns (89.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.276ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516     1.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.367     1.886 r  bram_rd_addr_reg[13]/Q
                         net (fo=8, routed)           1.139     3.025    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[13]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.100     3.125 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           2.740     5.865    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X0Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.673     5.276    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.276    
                         clock uncertainty            0.212     5.488    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227     5.715    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.715    
                         arrival time                           5.865    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.418ns (9.321%)  route 4.066ns (90.679%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515     1.518    led_clk
    SLICE_X38Y93         FDRE                                         r  bram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.418     1.936 r  bram_rd_addr_reg[2]/Q
                         net (fo=17, routed)          4.066     6.003    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.664     5.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.212     5.479    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.839    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.839    
                         arrival time                           6.003    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.367ns (8.534%)  route 3.933ns (91.466%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516     1.519    led_clk
    SLICE_X37Y95         FDRE                                         r  bram_rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.367     1.886 r  bram_rd_addr_reg[13]/Q
                         net (fo=8, routed)           3.933     5.820    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X36Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.640     5.243    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y96         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.000     5.243    
                         clock uncertainty            0.212     5.455    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.180     5.635    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.635    
                         arrival time                           5.820    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.367ns (8.130%)  route 4.147ns (91.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.516     1.519    led_clk
    SLICE_X37Y94         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.367     1.886 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          4.147     6.033    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.664     5.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.212     5.479    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.360     5.839    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.839    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.195    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 3.640ns (43.555%)  route 4.717ns (56.445%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    11.636    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     8.196 f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     9.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.002 f  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         3.007    13.009    eth_clk_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    16.553 f  eth_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.553    eth_clk
    D5                                                                f  eth_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.271ns (50.564%)  route 1.242ns (49.436%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.747     0.749    eth_clk_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     1.994 r  eth_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.994    eth_clk
    D5                                                                r  eth_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 4.061ns (44.870%)  route 4.990ns (55.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.645     1.647    led_clk
    SLICE_X10Y96         FDRE                                         r  led_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     2.165 r  led_reg[20]/Q
                         net (fo=1, routed)           4.990     7.156    led_OBUF[20]
    E7                   OBUF (Prop_obuf_I_O)         3.543    10.699 r  led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.699    led[20]
    E7                                                                r  led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 4.042ns (45.186%)  route 4.904ns (54.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.645     1.647    led_clk
    SLICE_X10Y96         FDRE                                         r  led_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     2.165 r  led_reg[23]/Q
                         net (fo=1, routed)           4.904     7.069    led_OBUF[23]
    E6                   OBUF (Prop_obuf_I_O)         3.524    10.594 r  led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.594    led[23]
    E6                                                                r  led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.047ns (48.056%)  route 4.375ns (51.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.644     1.646    led_clk
    SLICE_X12Y95         FDRE                                         r  led_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  led_reg[17]/Q
                         net (fo=1, routed)           4.375     6.539    led_OBUF[17]
    F6                   OBUF (Prop_obuf_I_O)         3.529    10.068 r  led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.068    led[17]
    F6                                                                r  led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.333ns  (logic 4.060ns (48.726%)  route 4.272ns (51.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.645     1.647    led_clk
    SLICE_X10Y96         FDRE                                         r  led_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     2.165 r  led_reg[19]/Q
                         net (fo=1, routed)           4.272     6.438    led_OBUF[19]
    G6                   OBUF (Prop_obuf_I_O)         3.542     9.980 r  led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.980    led[19]
    G6                                                                r  led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.034ns (48.913%)  route 4.214ns (51.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.645     1.647    led_clk
    SLICE_X10Y95         FDRE                                         r  led_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     2.165 r  led_reg[22]/Q
                         net (fo=1, routed)           4.214     6.379    led_OBUF[22]
    J4                   OBUF (Prop_obuf_I_O)         3.516     9.896 r  led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.896    led[22]
    J4                                                                r  led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.048ns (49.263%)  route 4.170ns (50.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.644     1.646    led_clk
    SLICE_X12Y96         FDRE                                         r  led_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  led_reg[25]/Q
                         net (fo=1, routed)           4.170     6.334    led_OBUF[25]
    H1                   OBUF (Prop_obuf_I_O)         3.530     9.864 r  led_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.864    led[25]
    H1                                                                r  led[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.033ns (49.183%)  route 4.167ns (50.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.644     1.646    led_clk
    SLICE_X12Y96         FDRE                                         r  led_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  led_reg[18]/Q
                         net (fo=1, routed)           4.167     6.331    led_OBUF[18]
    J2                   OBUF (Prop_obuf_I_O)         3.515     9.847 r  led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.847    led[18]
    J2                                                                r  led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 4.033ns (49.962%)  route 4.039ns (50.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.644     1.646    led_clk
    SLICE_X12Y95         FDRE                                         r  led_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  led_reg[16]/Q
                         net (fo=1, routed)           4.039     6.204    led_OBUF[16]
    K1                   OBUF (Prop_obuf_I_O)         3.515     9.719 r  led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.719    led[16]
    K1                                                                r  led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.051ns  (logic 4.026ns (50.014%)  route 4.024ns (49.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.644     1.646    led_clk
    SLICE_X12Y96         FDRE                                         r  led_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  led_reg[21]/Q
                         net (fo=1, routed)           4.024     6.189    led_OBUF[21]
    J3                   OBUF (Prop_obuf_I_O)         3.508     9.697 r  led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     9.697    led[21]
    J3                                                                r  led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 3.994ns (49.714%)  route 4.040ns (50.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.638     1.640    led_clk
    SLICE_X36Y94         FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  led_reg[8]/Q
                         net (fo=1, routed)           4.040     6.136    led_OBUF[8]
    D14                  OBUF (Prop_obuf_I_O)         3.538     9.674 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.674    led[8]
    D14                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.369ns (65.413%)  route 0.724ns (34.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573     0.575    led_clk
    SLICE_X9Y94          FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  led_reg[11]/Q
                         net (fo=1, routed)           0.724     1.439    led_OBUF[11]
    H14                  OBUF (Prop_obuf_I_O)         1.228     2.667 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.667    led[11]
    H14                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.357ns (64.557%)  route 0.745ns (35.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573     0.575    led_clk
    SLICE_X9Y93          FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  led_reg[10]/Q
                         net (fo=1, routed)           0.745     1.461    led_OBUF[10]
    G16                  OBUF (Prop_obuf_I_O)         1.216     2.676 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.676    led[10]
    G16                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.364ns (63.809%)  route 0.774ns (36.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573     0.575    led_clk
    SLICE_X9Y94          FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  led_reg[9]/Q
                         net (fo=1, routed)           0.774     1.489    led_OBUF[9]
    F16                  OBUF (Prop_obuf_I_O)         1.223     2.712 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.712    led[9]
    F16                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.378ns (63.602%)  route 0.789ns (36.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.568     0.570    led_clk
    SLICE_X36Y94         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  led_reg[4]/Q
                         net (fo=1, routed)           0.789     1.499    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.237     2.736 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.736    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.380ns (63.233%)  route 0.802ns (36.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.568     0.570    led_clk
    SLICE_X36Y94         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  led_reg[6]/Q
                         net (fo=1, routed)           0.802     1.513    led_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         1.239     2.751 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.751    led[6]
    F18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.397ns (63.105%)  route 0.817ns (36.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.568     0.570    led_clk
    SLICE_X36Y95         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  led_reg[1]/Q
                         net (fo=1, routed)           0.817     1.527    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.256     2.783 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.783    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.368ns (61.616%)  route 0.852ns (38.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573     0.575    led_clk
    SLICE_X9Y93          FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  led_reg[15]/Q
                         net (fo=1, routed)           0.852     1.568    led_OBUF[15]
    H16                  OBUF (Prop_obuf_I_O)         1.227     2.794 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.794    led[15]
    H16                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.385ns (61.717%)  route 0.859ns (38.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.568     0.570    led_clk
    SLICE_X36Y95         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  led_reg[7]/Q
                         net (fo=1, routed)           0.859     1.570    led_OBUF[7]
    G18                  OBUF (Prop_obuf_I_O)         1.244     2.814 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.814    led[7]
    G18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.363ns (59.105%)  route 0.943ns (40.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.568     0.570    led_clk
    SLICE_X36Y95         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  led_reg[3]/Q
                         net (fo=1, routed)           0.943     1.654    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         1.222     2.876 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.876    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.372ns (58.931%)  route 0.956ns (41.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573     0.575    led_clk
    SLICE_X9Y95          FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  led_reg[14]/Q
                         net (fo=1, routed)           0.956     1.671    led_OBUF[14]
    G13                  OBUF (Prop_obuf_I_O)         1.231     2.902 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.902    led[14]
    G13                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     6.636    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441     3.196 f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710     4.906    e/eth_clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  e/eth_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.634     6.636    e/eth_clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     0.558    e/eth_clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     6.809    led_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    led_clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  led_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    led_clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    led_clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.825ns  (logic 1.859ns (17.177%)  route 8.965ns (82.823%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          3.082    10.322    e/buff_index[5]_i_1_n_0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  e/data_buff[40]_i_1/O
                         net (fo=1, routed)           0.378    10.825    e/data_buff[40]_i_1_n_0
    SLICE_X29Y94         FDRE                                         r  e/data_buff_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518     1.521    e/clk_out1
    SLICE_X29Y94         FDRE                                         r  e/data_buff_reg[40]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.335ns  (logic 1.859ns (17.991%)  route 8.476ns (82.009%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.970    10.211    e/buff_index[5]_i_1_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.335 r  e/data_buff[43]_i_1/O
                         net (fo=1, routed)           0.000    10.335    e/data_buff[43]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  e/data_buff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.516     1.519    e/clk_out1
    SLICE_X30Y92         FDRE                                         r  e/data_buff_reg[43]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.258ns  (logic 1.859ns (18.125%)  route 8.399ns (81.875%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.894    10.134    e/buff_index[5]_i_1_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.258 r  e/data_buff[17]_i_1/O
                         net (fo=1, routed)           0.000    10.258    e/data_buff[17]_i_1_n_0
    SLICE_X28Y93         FDRE                                         r  e/data_buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518     1.521    e/clk_out1
    SLICE_X28Y93         FDRE                                         r  e/data_buff_reg[17]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.182ns  (logic 1.859ns (18.261%)  route 8.323ns (81.739%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.200     9.440    e/buff_index[5]_i_1_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  e/data_buff[22]_i_1/O
                         net (fo=1, routed)           0.618    10.182    e/data_buff[22]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  e/data_buff_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518     1.521    e/clk_out1
    SLICE_X29Y95         FDRE                                         r  e/data_buff_reg[22]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.153ns  (logic 1.859ns (18.313%)  route 8.294ns (81.687%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.788    10.029    e/buff_index[5]_i_1_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.153 r  e/data_buff[37]_i_1/O
                         net (fo=1, routed)           0.000    10.153    e/data_buff[37]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  e/data_buff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X31Y93         FDRE                                         r  e/data_buff_reg[37]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.148ns  (logic 1.859ns (18.322%)  route 8.289ns (81.678%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.783    10.024    e/buff_index[5]_i_1_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.148 r  e/data_buff[35]_i_1/O
                         net (fo=1, routed)           0.000    10.148    e/data_buff[35]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  e/data_buff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.517     1.520    e/clk_out1
    SLICE_X31Y93         FDRE                                         r  e/data_buff_reg[35]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.096ns  (logic 1.859ns (18.417%)  route 8.236ns (81.583%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.353     9.593    e/buff_index[5]_i_1_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.717 r  e/data_buff[46]_i_1/O
                         net (fo=1, routed)           0.378    10.096    e/data_buff[46]_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  e/data_buff_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.519     1.522    e/clk_out1
    SLICE_X29Y97         FDRE                                         r  e/data_buff_reg[46]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.085ns  (logic 1.859ns (18.438%)  route 8.225ns (81.562%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.201     9.441    e/buff_index[5]_i_1_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.565 r  e/data_buff[14]_i_1/O
                         net (fo=1, routed)           0.519    10.085    e/data_buff[14]_i_1_n_0
    SLICE_X28Y95         FDRE                                         r  e/data_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518     1.521    e/clk_out1
    SLICE_X28Y95         FDRE                                         r  e/data_buff_reg[14]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 1.859ns (18.451%)  route 8.218ns (81.549%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.193     9.434    e/buff_index[5]_i_1_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.558 r  e/data_buff[18]_i_1/O
                         net (fo=1, routed)           0.519    10.077    e/data_buff[18]_i_1_n_0
    SLICE_X31Y97         FDRE                                         r  e/data_buff_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518     1.521    e/clk_out1
    SLICE_X31Y97         FDRE                                         r  e/data_buff_reg[18]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.007ns  (logic 1.859ns (18.581%)  route 8.148ns (81.419%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=11, routed)          5.310     6.798    e/eth_crsdv_IBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  e/led_index[9]_i_6/O
                         net (fo=11, routed)          0.195     7.117    e/led_index[9]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  e/buff_index[5]_i_1/O
                         net (fo=62, routed)          2.642     9.883    e/buff_index[5]_i_1_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.007 r  e/data_buff[11]_i_1/O
                         net (fo=1, routed)           0.000    10.007    e/data_buff[11]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  e/data_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.516     1.519    e/clk_out1
    SLICE_X30Y92         FDRE                                         r  e/data_buff_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.281ns (14.765%)  route 1.620ns (85.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=28, routed)          1.620     1.856    e/eth_rxd_IBUF[1]
    SLICE_X29Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  e/data_buff[51]_i_1/O
                         net (fo=1, routed)           0.000     1.901    e/data_buff[51]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[51]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.281ns (14.147%)  route 1.703ns (85.853%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=28, routed)          1.703     1.939    e/eth_rxd_IBUF[1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.984 r  e/data_buff[19]_i_1/O
                         net (fo=1, routed)           0.000     1.984    e/data_buff[19]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[19]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.281ns (14.147%)  route 1.703ns (85.853%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=28, routed)          1.703     1.939    e/eth_rxd_IBUF[1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.984 r  e/data_buff[21]_i_1/O
                         net (fo=1, routed)           0.000     1.984    e/data_buff[21]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[21]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.277ns (13.707%)  route 1.743ns (86.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=28, routed)          1.743     2.020    e/eth_rxd_IBUF[0]
    SLICE_X29Y95         FDRE                                         r  e/data_buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X29Y95         FDRE                                         r  e/data_buff_reg[22]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.277ns (13.667%)  route 1.749ns (86.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=28, routed)          1.749     2.026    e/eth_rxd_IBUF[0]
    SLICE_X28Y95         FDRE                                         r  e/data_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X28Y95         FDRE                                         r  e/data_buff_reg[14]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.281ns (13.762%)  route 1.759ns (86.238%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=28, routed)          1.759     1.994    e/eth_rxd_IBUF[1]
    SLICE_X31Y95         LUT6 (Prop_lut6_I2_O)        0.045     2.039 r  e/data_buff[15]_i_1/O
                         net (fo=1, routed)           0.000     2.039    e/data_buff[15]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  e/data_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X31Y95         FDRE                                         r  e/data_buff_reg[15]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.281ns (13.553%)  route 1.790ns (86.447%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=28, routed)          1.790     2.026    e/eth_rxd_IBUF[1]
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.071 r  e/data_buff[25]_i_1/O
                         net (fo=1, routed)           0.000     2.071    e/data_buff[25]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X29Y96         FDRE                                         r  e/data_buff_reg[25]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.277ns (13.294%)  route 1.806ns (86.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=28, routed)          1.806     2.083    e/eth_rxd_IBUF[0]
    SLICE_X29Y94         FDRE                                         r  e/data_buff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X29Y94         FDRE                                         r  e/data_buff_reg[40]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.277ns (13.260%)  route 1.811ns (86.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=28, routed)          1.811     2.088    e/eth_rxd_IBUF[0]
    SLICE_X31Y96         FDRE                                         r  e/data_buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X31Y96         FDRE                                         r  e/data_buff_reg[24]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.277ns (13.196%)  route 1.821ns (86.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=28, routed)          1.821     2.098    e/eth_rxd_IBUF[0]
    SLICE_X33Y95         FDRE                                         r  e/data_buff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.840     0.842    e/clk_out1
    SLICE_X33Y95         FDRE                                         r  e/data_buff_reg[42]/C





