/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [22:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_3z ? celloutsig_1_1z[2] : celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_10z ? celloutsig_0_11z[0] : celloutsig_0_5z;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[1] & celloutsig_1_1z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z & celloutsig_1_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z & celloutsig_0_2z[2]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_2z[6] : celloutsig_0_2z[6]);
  assign celloutsig_0_13z = !(celloutsig_0_8z ? celloutsig_0_11z[0] : celloutsig_0_11z[1]);
  assign celloutsig_0_27z = celloutsig_0_23z | celloutsig_0_22z[1];
  assign celloutsig_0_32z = celloutsig_0_0z ^ in_data[70];
  assign celloutsig_0_36z = celloutsig_0_31z[1] ^ celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[124] ^ in_data[128];
  assign celloutsig_1_10z = celloutsig_1_1z[1] ^ celloutsig_1_8z;
  assign celloutsig_1_18z = celloutsig_1_12z[7] ^ celloutsig_1_6z[3];
  assign celloutsig_0_5z = celloutsig_0_4z ^ celloutsig_0_2z[4];
  assign celloutsig_1_19z = celloutsig_1_11z[1] ^ celloutsig_1_16z[5];
  assign celloutsig_0_1z = in_data[14] ^ in_data[21];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= { in_data[68:58], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_20z[4:2] / { 1'h1, celloutsig_0_6z[3], celloutsig_0_16z };
  assign celloutsig_1_12z = { celloutsig_1_11z[5:2], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z } / { 1'h1, in_data[120:104] };
  assign celloutsig_0_2z = { in_data[52:47], celloutsig_0_0z } / { 1'h1, in_data[69:64] };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } <= { in_data[117:112], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z[9:1], celloutsig_0_6z[2], celloutsig_0_5z } <= { in_data[86:79], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } || in_data[19:16];
  assign celloutsig_0_16z = in_data[32:29] || celloutsig_0_9z[5:2];
  assign celloutsig_0_23z = { celloutsig_0_22z[7:3], celloutsig_0_1z } || { celloutsig_0_22z[6:4], celloutsig_0_18z };
  assign celloutsig_0_37z = { celloutsig_0_28z, celloutsig_0_1z, 1'h0 } % { 1'h1, celloutsig_0_11z[1:0], _00_, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[22:17], celloutsig_0_8z, 1'h0, celloutsig_0_3z } % { 1'h1, in_data[88:81] };
  assign celloutsig_1_1z = in_data[105:103] | { in_data[182:181], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z } - in_data[186:180];
  assign celloutsig_1_16z = { in_data[116], celloutsig_1_6z, celloutsig_1_3z } - { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } - { celloutsig_0_6z[6:5], celloutsig_0_3z };
  assign celloutsig_0_18z = in_data[88:86] - celloutsig_0_11z;
  assign celloutsig_0_20z = celloutsig_0_2z[5:1] - { in_data[57:56], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_22z = { in_data[71:67], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_4z } - { _00_[11:5], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_26z = celloutsig_0_22z - { celloutsig_0_22z[8:2], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_6z[7:6], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_3z } - { celloutsig_0_20z[3:0], celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_0z = ~((in_data[91] & in_data[68]) | (in_data[41] & in_data[46]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[2] & in_data[158]) | (in_data[117] & celloutsig_1_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & celloutsig_0_6z[8]) | (celloutsig_0_4z & celloutsig_0_9z[8]));
  assign { celloutsig_0_6z[1], celloutsig_0_6z[2], celloutsig_0_6z[9:3] } = ~ { celloutsig_0_3z, celloutsig_0_1z, in_data[63:57] };
  assign celloutsig_0_6z[0] = celloutsig_0_6z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
