#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jan  6 09:30:36 2026
# Process ID         : 2728
# Current directory  : C:/Repos/projects/NexysA7/HASO
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3756 C:\Repos\projects\NexysA7\HASO\MS2.xpr
# Log file           : C:/Repos/projects/NexysA7/HASO/vivado.log
# Journal file       : C:/Repos/projects/NexysA7/HASO\vivado.jou
# Running On         : DESKTOP-R1P66H2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3500U with Radeon Vega Mobile Gfx  
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 6312 MB
# Swap memory        : 5637 MB
# Total Virtual      : 11949 MB
# Available Virtual  : 6763 MB
#-----------------------------------------------------------
start_gui
open_project C:/Repos/projects/NexysA7/HASO/MS2.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/kavci/Desktop/Kursat/Vivado/haso-main/haso-main' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Repos/projects/NexysA7/HASO/MS2.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/tb_Loopback_phys.vhd', nor could it be found using path 'C:/Users/kavci/Desktop/Kursat/Vivado/haso-main/haso-main/MS2.srcs/sources_1/new/tb_Loopback_phys.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.953 ; gain = 303.023
create_bd_design "design_1"
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1766.934 ; gain = 109.566
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_mcs:3.0 microblaze_mcs_0
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Users/b/Downloads/vivado-boards-master/vivado-boards-master/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_bd_cell -type module -reference ClkDivider ClkDivider_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
set_property location {1 107 -306} [get_bd_cells ClkDivider_0]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_100mhz] [get_bd_pins microblaze_mcs_0/Clk]
delete_bd_objs [get_bd_nets ClkDivider_0_clk_out_100mhz]
set_property location {0.5 27 -409} [get_bd_cells ClkDivider_0]
set_property location {2 453 -413} [get_bd_cells microblaze_mcs_0]
create_bd_cell -type module -reference MorseRx MorseRx_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
set_property location {1 115 -569} [get_bd_cells MorseRx_0]
create_bd_cell -type module -reference MorseTx MorseTx_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
set_property location {2 421 -322} [get_bd_cells microblaze_mcs_0]
set_property location {0.5 -173 -353} [get_bd_cells ClkDivider_0]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_100mhz] [get_bd_pins microblaze_mcs_0/Clk]
startgroup
set_property -dict [list \
  CONFIG.UART_BAUDRATE {115200} \
  CONFIG.UART_BOARD_INTERFACE {usb_uart} \
] [get_bd_cells microblaze_mcs_0]
Wrote  : <c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ui/bd_5acb7d30.ui> 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
startgroup
set_property -dict [list \
  CONFIG.USE_GPI1 {1} \
  CONFIG.USE_GPO1 {1} \
  CONFIG.USE_GPO2 {0} \
] [get_bd_cells microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_1mhz] [get_bd_pins MorseRx_0/CLK1MHZ]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_1mhz] [get_bd_pins MorseTx_0/CLK1MHZ]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 -257 -555} [get_bd_cells proc_sys_reset_0]
set_property location {0.5 -323 -546} [get_bd_cells proc_sys_reset_0]
set_property -dict [list \
  CONFIG.C_EXT_RESET_HIGH {0} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
] [get_bd_cells proc_sys_reset_0]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_EXT_RESET_HIGH on /proc_sys_reset_0. It is read-only.
delete_bd_objs [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins MorseRx_0/Output_Symbol] [get_bd_pins microblaze_mcs_0/GPIO1_tri_i]
connect_bd_net [get_bd_pins MorseTx_0/ASCII] [get_bd_pins microblaze_mcs_0/GPIO1_tri_o]
startgroup
set_property -dict [list \
  CONFIG.USE_GPI2 {1} \
  CONFIG.USE_GPO2 {1} \
] [get_bd_cells microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins MorseRx_0/Output_Symbol] [get_bd_pins microblaze_mcs_0/GPIO2_tri_i]
delete_bd_objs [get_bd_nets MorseRx_0_Output_Symbol]
connect_bd_net [get_bd_pins MorseRx_0/Output_Symbol] [get_bd_pins microblaze_mcs_0/GPIO2_tri_i]
create_bd_cell -type module -reference Loopback_phys Loopback_phys_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
delete_bd_objs [get_bd_cells Loopback_phys_0]
create_bd_cell -type module -reference Loopback_phys Loopback_phys_0
WARNING: [IP_Flow 19-3571] IP 'design_1_Loopback_phys_0_1' is restricted:
* Detected changes to module reference file(s).
save_bd_design
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Loopback_phys_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Loopback_phys_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'main_NewSymbol'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'main_StartTx'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Loopback_phys_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Loopback_phys_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets microblaze_mcs_0_GPIO1_tri_o]
delete_bd_objs [get_bd_nets MorseRx_0_Output_Symbol]
create_bd_port -dir I -type clk -freq_hz 100000000 CLK100MHZ
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins ClkDivider_0/clk_in]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_100mhz] [get_bd_pins Loopback_phys_0/CLK100MHZ]
set_property location {1 -430 -212} [get_bd_cells microblaze_mcs_0]
startgroup
set_property -dict [list \
  CONFIG.USE_GPI2 {0} \
  CONFIG.USE_GPO1 {0} \
] [get_bd_cells microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
startgroup
set_property -dict [list \
  CONFIG.GPI1_SIZE {9} \
  CONFIG.GPO2_SIZE {9} \
] [get_bd_cells microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilconcat:1.0 ilconcat_0
endgroup
connect_bd_net [get_bd_pins ilconcat_0/dout] [get_bd_pins microblaze_mcs_0/GPIO1_tri_i]
connect_bd_net [get_bd_pins Loopback_phys_0/RxD] [get_bd_pins ilconcat_0/In0]
connect_bd_net [get_bd_pins Loopback_phys_0/main_NewSymbol] [get_bd_pins ilconcat_0/In1]
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells ilconcat_0]
set_property CONFIG.IN0_WIDTH {8} [get_bd_cells ilconcat_0]
endgroup
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilslice:1.0 ilslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_TO {8} \
  CONFIG.DIN_WIDTH {9} \
] [get_bd_cells ilslice_0]
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilslice:1.0 ilslice_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilslice:1.0 for the IP type xilinx.com:ip:xlslice:1.0 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlslice:1.0 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
set_property name Slicer_StartTx [get_bd_cells ilslice_0]
set_property name Slicer_ASCII [get_bd_cells ilslice_1]
set_property -dict [list \
  CONFIG.DIN_FROM {7} \
  CONFIG.DIN_WIDTH {9} \
] [get_bd_cells Slicer_ASCII]
connect_bd_net [get_bd_pins microblaze_mcs_0/GPIO2_tri_o] [get_bd_pins Slicer_StartTx/Din]
connect_bd_net [get_bd_pins microblaze_mcs_0/GPIO2_tri_o] [get_bd_pins Slicer_ASCII/Din]
set_property location {2 -27 -246} [get_bd_cells ilconcat_0]
set_property location {2 70 50} [get_bd_cells Slicer_ASCII]
set_property location {2 56 -74} [get_bd_cells Slicer_StartTx]
set_property location {1 -489 -407} [get_bd_cells ClkDivider_0]
set_property location {-856 -394} [get_bd_ports CLK100MHZ]
set_property location {-757 -399} [get_bd_ports CLK100MHZ]
set_property location {2 -19 -588} [get_bd_cells Loopback_phys_0]
set_property location {2 13 -464} [get_bd_cells Loopback_phys_0]
set_property location {3 419 -474} [get_bd_cells MorseRx_0]
set_property location {3.5 483 -586} [get_bd_cells MorseRx_0]
set_property location {3 486 -355} [get_bd_cells MorseTx_0]
set_property location {3 479 -421} [get_bd_cells MorseTx_0]
connect_bd_net [get_bd_pins Slicer_StartTx/Dout] [get_bd_pins Loopback_phys_0/main_StartTx]
create_bd_port -dir O TxPort
set_property name TxD [get_bd_ports TxPort]
create_bd_port -dir I RxD
delete_bd_objs [get_bd_ports RxD]
delete_bd_objs [get_bd_ports TxD]
update_module_reference design_1_Loopback_phys_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Loopback_phys_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'main_ASCII'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Loopback_phys_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Loopback_phys_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins Slicer_ASCII/Dout] [get_bd_pins Loopback_phys_0/main_ASCII]
set_property location {2.5 330 -133} [get_bd_cells Loopback_phys_0]
set_property location {3 456 -120} [get_bd_cells Loopback_phys_0]
set_property location {3 331 -144} [get_bd_cells Loopback_phys_0]
set_property location {3 328 -116} [get_bd_cells Loopback_phys_0]
set_property location {3 328 -104} [get_bd_cells Loopback_phys_0]
set_property location {2 8 -136} [get_bd_cells Slicer_StartTx]
set_property location {2 -1 -38} [get_bd_cells ilconcat_0]
set_property location {2 2 -244} [get_bd_cells Slicer_StartTx]
set_property location {2 0 -83} [get_bd_cells ilconcat_0]
set_property location {3.5 475 -97} [get_bd_cells Loopback_phys_0]
set_property location {2.5 149 -332} [get_bd_cells Slicer_StartTx]
set_property location {3 75 -336} [get_bd_cells Slicer_StartTx]
set_property location {2.5 47 -150} [get_bd_cells ilconcat_0]
set_property location {2 -77 -170} [get_bd_cells ilconcat_0]
set_property location {2.5 -28 -164} [get_bd_cells ilconcat_0]
set_property location {3 11 -20} [get_bd_cells Slicer_ASCII]
set_property location {2 -31 -1} [get_bd_cells Slicer_ASCII]
set_property location {2 28 -309} [get_bd_cells Slicer_StartTx]
set_property location {2.5 320 -145} [get_bd_cells Loopback_phys_0]
set_property location {2 33 -625} [get_bd_cells MorseRx_0]
set_property location {2 -75 -455} [get_bd_cells MorseTx_0]
delete_bd_objs [get_bd_cells MorseRx_0]
delete_bd_objs [get_bd_nets ClkDivider_0_clk_out_1mhz] [get_bd_cells MorseTx_0]
set_property location {2 -35 -424} [get_bd_cells Slicer_ASCII]
set_property name Concat_Rx [get_bd_cells ilconcat_0]
set_property name ClkDivider [get_bd_cells ClkDivider_0]
set_property name Microblaze_MCS [get_bd_cells microblaze_mcs_0]
set_property name Loopback_phys [get_bd_cells Loopback_phys_0]
create_bd_port -dir I -type rst CPU_RESETN
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins ClkDivider/CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins Loopback_phys/CPU_RESETN]
update_module_reference design_1_Loopback_phys_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Loopback_phys_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'main_RxASCII'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Loopback_phys_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Loopback_phys_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins Loopback_phys/main_RxASCII] [get_bd_pins Concat_Rx/In0]
create_bd_port -dir I RxD
connect_bd_net [get_bd_ports RxD] [get_bd_pins Loopback_phys/RxD]
create_bd_port -dir I TxD
delete_bd_objs [get_bd_ports TxD]
create_bd_port -dir O TxD
startgroup
connect_bd_net [get_bd_ports TxD] [get_bd_pins Loopback_phys/TxD]
endgroup
set_property location {868 -197} [get_bd_ports TxD]
create_bd_port -dir I BTNC
set_property location {186 -156} [get_bd_ports BTNC]
undo
INFO: [Common 17-17] undo 'set_property location {186 -156} [get_bd_ports BTNC]'
set_property location {3 317 -355} [get_bd_cells Loopback_phys]
set_property location {3 310 -236} [get_bd_cells Loopback_phys]
set_property location {3 358 -548} [get_bd_cells Loopback_phys]
set_property location {3 301 -274} [get_bd_cells Loopback_phys]
connect_bd_net [get_bd_ports BTNC] [get_bd_pins Loopback_phys/BTNC]
create_bd_port -dir O Buzzer_p
connect_bd_net [get_bd_ports Buzzer_p] [get_bd_pins Loopback_phys/Buzzer_p]
create_bd_port -dir O Buzzer_n
connect_bd_net [get_bd_ports Buzzer_n] [get_bd_pins Loopback_phys/Buzzer_n]
save_bd_design
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_port -dir O -from 15 -to 0 LED
connect_bd_net [get_bd_ports LED] [get_bd_pins Loopback_phys/LED]
create_bd_port -dir O -from 7 -to 0 seg
set_property location {904 -165} [get_bd_ports Buzzer_p]
connect_bd_net [get_bd_ports seg] [get_bd_pins Loopback_phys/seg]
create_bd_port -dir O -from 7 -to 0 an
connect_bd_net [get_bd_ports an] [get_bd_pins Loopback_phys/an]
create_bd_port -dir I -from 15 -to 0 SW
set_property location {-1424 -245} [get_bd_ports RxD]
connect_bd_net [get_bd_ports SW] [get_bd_pins Loopback_phys/SW]
create_bd_port -dir I -from 3 -to 0 Morse_SW
set_property location {-878 -154} [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports Morse_SW] [get_bd_pins Loopback_phys/Morse_SW]
save_bd_design
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property platform.extensible true [current_project]
create_bd_port -dir I UART_TXD_IN
connect_bd_net [get_bd_ports UART_TXD_IN] [get_bd_pins Microblaze_MCS/UART_rxd]
create_bd_port -dir O UART_RXD_OUT
connect_bd_net [get_bd_ports UART_RXD_OUT] [get_bd_pins Microblaze_MCS/UART_txd]
save_bd_design
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins Microblaze_MCS/Reset]
save_bd_design
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/Loopback_phys.vhd] -no_script -reset -force -quiet
remove_files  C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/Loopback_phys.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
ERROR: [BD 5-373] This block /Loopback_phys is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
add_files -norecurse C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/Loopback_phys.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
update_module_reference design_1_Loopback_phys_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Loopback_phys_0_1 to use current project options
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
set_property PFM.CLOCK {CLK100MHZ {id "1" is_default "false" proc_sys_reset "" status "fixed" freq_hz "100000000"}} [get_bd_ports /CLK100MHZ]
set_property pfm_name design_1 [get_files {design_1.bd}]
set_property PFM.CLOCK {CLK100MHZ {id "1" is_default "true" proc_sys_reset "" status "fixed" freq_hz "100000000"}} [get_bd_ports /CLK100MHZ]
save_bd_design
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_bd_design [get_bd_designs design_1]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
export_ip_user_files -of_objects  [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/tb_Loopback_phys.vhd] -no_script -reset -force -quiet
remove_files  C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/tb_Loopback_phys.vhd
make_wrapper -files [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /ClkDivider/CPU_RESETN(ACTIVE_LOW) and /CPU_RESETN(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /Loopback_phys/CPU_RESETN(ACTIVE_LOW) and /CPU_RESETN(ACTIVE_HIGH)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_mcs:3.0 - Microblaze_MCS
Adding component instance block -- xilinx.com:module_ref:ClkDivider:1.0 - ClkDivider
Adding component instance block -- xilinx.com:module_ref:Loopback_phys:1.0 - Loopback_phys
Adding component instance block -- xilinx.com:inline_hdl:ilconcat:1.0 - Concat_Rx
Adding component instance block -- xilinx.com:inline_hdl:ilslice:1.0 - Slicer_StartTx
Adding component instance block -- xilinx.com:inline_hdl:ilslice:1.0 - Slicer_ASCII
Successfully read diagram <design_1> from block design file <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd>
set_property -dict [list CONFIG.POLARITY ACTIVE_LOW] [get_bd_ports CPU_RESETN]
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
ERROR: [PFM-2] pfm_clock - cannot determine the reset ports associated to 'CLK100MHZ' on instance '_bd_top'. Please define a proc_sys_reset block or a list of three required reset ports: peripheral_reset, interconnect_aresetn and peripheral_aresetn.
ERROR: [PFM-101] Incorrect value for PFM.CLOCK of 'CLK100MHZ'
ERROR: [BD 41-2081] Cannot generate .hpfm file for current Block Design(design_1)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
delete_bd_objs [get_bd_nets CPU_RESETN_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins Microblaze_MCS/Reset]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /Microblaze_MCS]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /Microblaze_MCS]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /Microblaze_MCS/Reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /proc_sys_reset_0]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /proc_sys_reset_0]
INFO: [BoardRule 102-15] connect_bd_net /reset /proc_sys_reset_0/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/CLK100MHZ (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
delete_bd_objs [get_bd_ports reset]
set_property location {-937 -473} [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in]
delete_bd_objs [get_bd_nets reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_0/mb_reset] [get_bd_pins Microblaze_MCS/Reset]
connect_bd_net [get_bd_pins ClkDivider/CPU_RESETN] [get_bd_pins proc_sys_reset_0/mb_reset]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in]
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
ERROR: [PFM-2] pfm_clock - cannot determine the reset ports associated to 'CLK100MHZ' on instance '_bd_top'. Please define a proc_sys_reset block or a list of three required reset ports: peripheral_reset, interconnect_aresetn and peripheral_aresetn.
ERROR: [PFM-101] Incorrect value for PFM.CLOCK of 'CLK100MHZ'
ERROR: [BD 41-2081] Cannot generate .hpfm file for current Block Design(design_1)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells ClkDivider]
set_property location {-979 -504} [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins Loopback_phys/CPU_RESETN]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/Microblaze_MCS/Clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins Microblaze_MCS/Clk]
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
ERROR: [PFM-2] pfm_clock - cannot determine the reset ports associated to 'CLK100MHZ' on instance '_bd_top'. Please define a proc_sys_reset block or a list of three required reset ports: peripheral_reset, interconnect_aresetn and peripheral_aresetn.
ERROR: [PFM-101] Incorrect value for PFM.CLOCK of 'CLK100MHZ'
ERROR: [BD 41-2081] Cannot generate .hpfm file for current Block Design(design_1)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_ports CLK100MHZ]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New External Port} Freq {100.0} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
validate_bd_design
CRITICAL WARNING: [BD 41-2819] Platform name vendor:board:design_1:1.0 found but platform interfaces are not found on the block design design_1 which may cause failures in design generation or export platform flow. Make sure that mandatory platform attributes like default clock are added to design_1
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
ERROR: [BD 41-2088] No default platform clock is selected. Please set property is_default to true for one of the platform clocks
ERROR: [BD 41-2081] Cannot generate .hpfm file for current Block Design(design_1)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property PFM.CLOCK {clk_100MHz {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_ports /clk_100MHz]
set_property PFM.CLOCK {clk_100MHz {id "2" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_ports /clk_100MHz]
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
CRITICAL WARNING: [PFM-84] No PFM.AXI_PORT labels indicate AXI-MM subordinates of any kind are found.  Any attempt to use this platform to link IP with AXI-MM manager interfaces will fail.
CRITICAL WARNING: [BD 41-1358] IP interface /Microblaze_MCS/UART has associated board param UART_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
set_property name CLK100MHZ [get_bd_ports clk_100MHz]
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
CRITICAL WARNING: [PFM-84] No PFM.AXI_PORT labels indicate AXI-MM subordinates of any kind are found.  Any attempt to use this platform to link IP with AXI-MM manager interfaces will fail.
CRITICAL WARNING: [BD 41-1358] IP interface /Microblaze_MCS/UART has associated board param UART_BOARD_INTERFACE, which is set to board part interface usb_uart, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
startgroup
set_property -dict [list \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.UART_BOARD_INTERFACE {Custom} \
] [get_bd_cells Microblaze_MCS]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
startgroup
set_property CONFIG.RESET_BOARD_INTERFACE {Custom} [get_bd_cells proc_sys_reset_0]
endgroup
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
CRITICAL WARNING: [PFM-84] No PFM.AXI_PORT labels indicate AXI-MM subordinates of any kind are found.  Any attempt to use this platform to link IP with AXI-MM manager interfaces will fail.
startgroup
set_property CONFIG.GPI1_SIZE {10} [get_bd_cells Microblaze_MCS]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
startgroup
set_property CONFIG.NUM_PORTS {3} [get_bd_cells Concat_Rx]
endgroup
update_module_reference design_1_Loopback_phys_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CPU_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CPU_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Loopback_phys_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'main_TxReady'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Loopback_phys_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Loopback_phys_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:microblaze:11.0-25] /microblaze_I: Use Interrupt manual value (2) does not match computed value (0). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_I: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
CRITICAL WARNING: [PFM-84] No PFM.AXI_PORT labels indicate AXI-MM subordinates of any kind are found.  Any attempt to use this platform to link IP with AXI-MM manager interfaces will fail.
make_wrapper -files [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Repos\projects\NexysA7\HASO\MS2.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2005.660 ; gain = 4.766
add_files -norecurse c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Exporting to file c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/hw_handoff/design_1_microblaze_mcs_0_0.hwh
Generated Hardware Definition File c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/design_1_microblaze_mcs_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block Microblaze_MCS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Loopback_phys .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Loopback_phys_0_1_synth_1 design_1_microblaze_mcs_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 -jobs 8
[Tue Jan  6 12:03:28 2026] Launched design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1...
Run output will be captured here:
design_1_Loopback_phys_0_1_synth_1: C:/Repos/projects/NexysA7/HASO/MS2.runs/design_1_Loopback_phys_0_1_synth_1/runme.log
design_1_microblaze_mcs_0_0_synth_1: C:/Repos/projects/NexysA7/HASO/MS2.runs/design_1_microblaze_mcs_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: C:/Repos/projects/NexysA7/HASO/MS2.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
wait_on_run design_1_Loopback_phys_0_1_synth_1 design_1_microblaze_mcs_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1
[Tue Jan  6 12:03:28 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:03:33 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:03:38 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:03:43 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:03:54 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:04:04 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:04:14 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:04:24 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:04:44 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:05:04 2026] Waiting for {design_1_proc_sys_reset_0_0_synth_1, design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:05:24 2026] Waiting for {design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:05:44 2026] Waiting for {design_1_microblaze_mcs_0_0_synth_1} to finish...
[Tue Jan  6 12:05:59 2026] design_1_Loopback_phys_0_1_synth_1, design_1_microblaze_mcs_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:02:31 . Memory (MB): peak = 2620.059 ; gain = 610.852
synth_design -top design_1_wrapper -part xc7a50ticsg324-1L -lint 
Command: synth_design -top design_1_wrapper -part xc7a50ticsg324-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4888
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2620.059 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Loopback_phys_0_1' [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_Loopback_phys_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Loopback_phys_0_1' (1#1) [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_Loopback_phys_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'main_TxReady' of module 'design_1_Loopback_phys_0_1' is unconnected for instance 'Loopback_phys' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:67]
WARNING: [Synth 8-7023] instance 'Loopback_phys' of module 'design_1_Loopback_phys_0_1' has 17 connections declared, but only 16 given [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_mcs_0_0' [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_mcs_0_0' (2#1) [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (3#1) [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (4#1) [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (5#1) [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2620.059 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jan  6 12:06:11 2026
| Host         : DESKTOP-R1P66H2 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2620.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2620.059 ; gain = 0.000
synth_design -top design_1_wrapper -part xc7a50ticsg324-1L -lint 
Command: synth_design -top design_1_wrapper -part xc7a50ticsg324-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2620.059 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Loopback_phys_0_1' [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_Loopback_phys_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Loopback_phys_0_1' (1#1) [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_Loopback_phys_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'main_TxReady' of module 'design_1_Loopback_phys_0_1' is unconnected for instance 'Loopback_phys' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:67]
WARNING: [Synth 8-7023] instance 'Loopback_phys' of module 'design_1_Loopback_phys_0_1' has 17 connections declared, but only 16 given [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_mcs_0_0' [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_mcs_0_0' (2#1) [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (3#1) [C:/Repos/projects/NexysA7/HASO/.Xil/Vivado-2728-DESKTOP-R1P66H2/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:93]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (4#1) [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (5#1) [c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2620.059 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jan  6 12:06:32 2026
| Host         : DESKTOP-R1P66H2 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2620.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2620.059 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Tue Jan  6 12:06:49 2026] Launched synth_1...
Run output will be captured here: C:/Repos/projects/NexysA7/HASO/MS2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Jan  6 12:08:05 2026] Launched impl_1...
Run output will be captured here: C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2662.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 306 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2665.441 ; gain = 0.137
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3260.195 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3260.195 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 3260.195 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3260.195 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3260.195 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 3260.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 3260.195 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_microblaze_mcs_0_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3260.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3575.730 ; gain = 946.492
set_property platform.name {name} [current_project]
set_property pfm_name {xilinx:nexys-a7-50t:name:0.0} [get_files -all {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.design_intent.embedded {true} [current_project]
set_property platform.design_intent.datacenter {false} [current_project]
set_property platform.design_intent.server_managed {false} [current_project]
set_property platform.design_intent.external_host {false} [current_project]
set_property platform.default_output_type {sd_card} [current_project]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file C:/Repos/projects/NexysA7/HASO/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Repos/projects/NexysA7/HASO/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1906] Skipping semantic label enumeration.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
CRITICAL WARNING: [PFM-84] No PFM.AXI_PORT labels indicate AXI-MM subordinates of any kind are found.  Any attempt to use this platform to link IP with AXI-MM manager interfaces will fail.
INFO: [Project 1-1042] Successfully generated hpfm file
write_project_tcl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3789.656 ; gain = 0.000
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Repos/projects/NexysA7/HASO/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/2025.1/Vivado/data/embeddedsw) loading 7 seconds
write_hw_platform: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3789.656 ; gain = 190.805
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  6 12:25:24 2026] Launched impl_1...
Run output will be captured here: C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/runme.log
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-21:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3791.715 ; gain = 1.988
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7F40A
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set bit "C:\Repos\projects\NexysA7\HASO\MS2.runs\impl_1\design_1_wrapper.bit"
C:ReposprojectsNexysA7HASOMS2.runsimpl_1design_1_wrapper.bit
set elf "C:\Repos\projects\NexysA7\HASO\hello_world\build\hello_world.elf"
C:ReposprojectsNexysA7HASOhello_worlduildhello_world.elf
set mmi "C:\Repos\projects\NexysA7\HASO\MS2.runs\impl_1\design_1_wrapper.mmi"
C:ReposprojectsNexysA7HASOMS2.runsimpl_1design_1_wrapper.mmi
set out "C:\Repos\projects\NexysA7\HASO\MS2.runs\impl_1\design_1_wrapper.bit"
C:ReposprojectsNexysA7HASOMS2.runsimpl_1design_1_wrapper.bit
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc

Usage: updatemem [options]
(Switches with double dash '--' can also be used with a single dash '-')

Help message:

  -h [ --help ]          Display help
  --meminfo arg          Input meminfo file with extension '.mmi' or .smi (for 
                         generating .mem files). The .mmi file can be generated
                         using the write_mem_info TCL command in Vivado. The 
                         Tcl generate_mem_files will generate the .smi file.
  --data arg             Input elf or mem file to be used to populate the 
                         BRAMs. When writing .mem files for simulation this 
                         command line argument will only accept elf input file 
                         type.
  --bit arg              Input bit or rcdo file
  --proc arg             Instance path of the processor in the design
  --out arg              Output bit or rcdo file
  --force [=arg(=1)]     Overwrite existing output bit file

Examples:
  updatemem -meminfo top.mmi -data top.elf -bit top.bit -proc system_i/microblaze -out top_out.bit
  updatemem -meminfo top.mmi -data top.mem -bit top.bit -proc system_i/microblaze -out top_out.bit
  updatemem -meminfo top.mmi -data top.elf -bit top.bit -proc system_i/microblaze -out top_out.bit -force
  updatemem -meminfo top.mmi -data top.elf -bit top.rcdo -proc system_i/microblaze -out top_out.rcdo
  updatemem -meminfo top.mmi -data top.mem -bit top.rcdo -proc system_i/microblaze -out top_out.rcdo
Write out the translated elf file as a .mem file(s) for third party simulators.
  updatemem -meminfo top.smi -data top.elf -proc system_i/microblaze

ERROR: the required argument for option '--proc' is missing
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc BD1_i/microblaze_mcs_0/inst/microblaze_I -out $out
File C:ReposprojectsNexysA7HASOMS2.runsimpl_1design_1_wrapper.mmi does not exist
File C:ReposprojectsNexysA7HASOhello_worlduildhello_world.elf does not exist
File C:ReposprojectsNexysA7HASOMS2.runsimpl_1design_1_wrapper.bit does not exist

Usage: updatemem [options]
(Switches with double dash '--' can also be used with a single dash '-')

Help message:

  -h [ --help ]          Display help
  --meminfo arg          Input meminfo file with extension '.mmi' or .smi (for 
                         generating .mem files). The .mmi file can be generated
                         using the write_mem_info TCL command in Vivado. The 
                         Tcl generate_mem_files will generate the .smi file.
  --data arg             Input elf or mem file to be used to populate the 
                         BRAMs. When writing .mem files for simulation this 
                         command line argument will only accept elf input file 
                         type.
  --bit arg              Input bit or rcdo file
  --proc arg             Instance path of the processor in the design
  --out arg              Output bit or rcdo file
  --force [=arg(=1)]     Overwrite existing output bit file

Examples:
  updatemem -meminfo top.mmi -data top.elf -bit top.bit -proc system_i/microblaze -out top_out.bit
  updatemem -meminfo top.mmi -data top.mem -bit top.bit -proc system_i/microblaze -out top_out.bit
  updatemem -meminfo top.mmi -data top.elf -bit top.bit -proc system_i/microblaze -out top_out.bit -force
  updatemem -meminfo top.mmi -data top.elf -bit top.rcdo -proc system_i/microblaze -out top_out.rcdo
  updatemem -meminfo top.mmi -data top.mem -bit top.rcdo -proc system_i/microblaze -out top_out.rcdo
Write out the translated elf file as a .mem file(s) for third party simulators.
  updatemem -meminfo top.smi -data top.elf -proc system_i/microblaze
set bit "C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit"
C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit
set elf "C:/Repos/projects/NexysA7/HASO/hello_world/build/hello_world.elf"
C:/Repos/projects/NexysA7/HASO/hello_world/build/hello_world.elf
set mmi "C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.mmi"
C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.mmi
set out "C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit"
C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc BD1_i/microblaze_mcs_0/inst/microblaze_I -out $out

****** updatemem v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jan  6 12:40:42 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/2025.1/Vivado/scripts/updatemem/main.tcl -notrace
Command: update_mem -meminfo C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.mmi -data C:/Repos/projects/NexysA7/HASO/hello_world/build/hello_world.elf -proc BD1_i/microblaze_mcs_0/inst/microblaze_I -bit C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit -out C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit -force
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
update_mem failed
ERROR: [Updatemem 57-85] Invalid processor specification of: BD1_i/microblaze_mcs_0/inst/microblaze_I. The known processors are: design_1_i/Microblaze_MCS/inst/microblaze_I 

INFO: [Common 17-206] Exiting updatemem at Tue Jan  6 12:40:45 2026...
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc design_1_i/Microblaze_MCS/inst/microblaze_I -out $out

****** updatemem v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jan  6 12:41:41 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/2025.1/Vivado/scripts/updatemem/main.tcl -notrace
Command: update_mem -meminfo C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.mmi -data C:/Repos/projects/NexysA7/HASO/hello_world/build/hello_world.elf -proc design_1_i/Microblaze_MCS/inst/microblaze_I -bit C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit -out C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit -force
Loading bitfile C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit
Loading data files...
Updating memory content...
Creating bitstream...
Writing bitstream C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit...
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
update_mem completed successfully
update_mem: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 594.098 ; gain = 500.949
INFO: [Common 17-206] Exiting updatemem at Tue Jan  6 12:41:51 2026...
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  6 12:52:23 2026...
