[0m[[0m[0mdebug[0m] [0m[0m> Exec(testOnly Pipeline.TOPTest -- -DwriteVcd=1, Some(e4d3b0bb-0655-4987-b15c-ae8fb8f938bf), Some(CommandSource(console0)))[0m
[0m[[0m[0mdebug[0m] [0m[0mEvaluating tasks: Test / testOnly[0m
[0m[[0m[0mdebug[0m] [0m[0mRunning task... Cancel: Signal, check cycles: false, forcegc: true[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 3 Scala sources to /home/kinzaa/Desktop/example/target/scala-2.12/classes ...[0m
[0m[[0m[31merror[0m] [0m[0m/home/kinzaa/Desktop/example/src/main/scala/Pipeline/TOP.scala:19:38: not found: type Register[0m
[0m[[0m[31merror[0m] [0m[0m    val Register_module = Module(new Register)[0m
[0m[[0m[31merror[0m] [0m[0m                                     ^[0m
[0m[[0m[31merror[0m] [0m[0m/home/kinzaa/Desktop/example/src/main/scala/Pipeline/TOP.scala:72:11: value regfile_reg_write is not a member of chisel3.Bundle{val opcode: chisel3.UInt; val mem_write: chisel3.Bool; val branch: chisel3.Bool; val mem_read: chisel3.Bool; val reg_write: chisel3.Bool; val men_to_reg: chisel3.Bool; val alu_operation: chisel3.UInt; val operand_A: chisel3.UInt; val operand_B: chisel3.Bool; val extend: chisel3.UInt; val next_pc_sel: chisel3.UInt; val rs1: chisel3.UInt; val rs2: chisel3.UInt; val regfile_decode: chisel3.Bool; val w_reg: chisel3.UInt; val w_data: chisel3.SInt; val rdata1: chisel3.SInt; val rdata2: chisel3.SInt}[0m
[0m[[0m[31merror[0m] [0m[0mdecode.io.regfile_reg_write := RegNext(decode.io.reg_write )[0m
[0m[[0m[31merror[0m] [0m[0m          ^[0m
[0m[[0m[31merror[0m] [0m[0mtwo errors found[0m
[0m[[0m[31merror[0m] [0m[0m(Compile / [31mcompileIncremental[0m) Compilation failed[0m
[0m[[0m[31merror[0m] [0m[0mTotal time: 1 s, completed Sep 7, 2024, 2:15:15 PM[0m
[0m[[0m[0mdebug[0m] [0m[0m> Exec(shell, None, None)[0m
