// Seed: 3116875439
module module_0 ();
  logic id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    input wire id_9,
    output wire id_10
);
  wire id_12;
  ;
  module_0 modCall_1 ();
  assign id_6 = id_12;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wand id_2;
  input wire id_1;
  assign id_2 = 1'h0;
endmodule
