# compile vhdl design source files
vhdl work  "../../../ex3.srcs/sources_1/new/ShiftRegister16Bits.vhd"
vhdl work  "../../../ex3.srcs/sim_1/new/ShiftRegister16BitsTestbench.vhd"

# Do not sort compile order
nosort
