`timescale 1ns/1ps
module mux2_tb;
    reg  a, b, sel;
    wire y;

    mux2 dut(.a(a), .b(b), .sel(sel), .y(y));

    initial begin
        $display(" time  a b sel | y");
        $monitor("%4t   %b %b  %b  | %b", $time, a, b, sel, y);

        a=0; b=0; sel=0; #10;
        a=1; b=0; sel=0; #10;
        a=0; b=1; sel=1; #10;
        a=1; b=1; sel=1; #10;

        $stop;
    end
endmodule
