*****************************************************************

  Device    [IOCLKGATE]

  Author    [XIAWEI]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym_s of IOCLKGATE // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 4 # 4 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]   ->  [ 0, 4]
       
               ->  [ 4, 4] <                                 
                              CLK       @[1 ,],
                              DIN       @[3 ,]                                                                                                                                                            
                             >   

               ->  [4 , 0]   

              ->   [ 0, 0]  <                                 
                              OUT       @[2 ,]                                                                                                                                
                            >;

}; // symbol logsym_s of IOCLKGATE



symbol logsym_n of IOCLKGATE // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 4 # 4 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]   ->  [ 0, 4]
       
               ->  [ 4, 4] <                                 
                              OUT       @[2 ,]                                                                                                                                
                             >                               

               ->  [4 , 0]   

              ->   [ 0, 0]  <                                 
                              CLK       @[1 ,],
                              DIN       @[3 ,]                                                                                                                                                             
                            >;    

}; // symbol logsym_n of IOCLKGATE


symbol logsym_w of IOCLKGATE // pragma PAP_ARC_COLOR="210:45:45"
{
      // The bounding box
    generate ( 4 # 4 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]   ->  [0, 4]  <                                 
                              OUT       @[ ,2]                                                                                                                                
                             >   
       
               ->  [4, 4]                               

               ->  [4 , 0]  <                                 
                              CLK       @[ ,3],
                              DIN       @[ ,1]                                                                                                                                                           
                             > 

              ->   [ 0, 0] ;    


}; // symbol logsym_w of IOCLKGATE

symbol logsym_e of IOCLKGATE // pragma PAP_ARC_COLOR="210:45:45"
{
      // The bounding box
    generate ( 4 # 4 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]   ->  [0, 4]  <                                 
                                CLK       @[ ,3],
                                DIN       @[ ,1]                                                                                                                                                           
                             >   
       
               ->  [4, 4]                               

               ->  [4 , 0]  <                                 
                                OUT       @[ ,2]                                                                                                                                
                             > 

              ->   [ 0, 0] ;    


}; // symbol logsym_e of IOCLKGATE

/*******************************************************************************

  Device    [IOCLKGATE]

  Author    [tangqiang]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of IOCLKGATE // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 20 # 20 );

    shape
    [ 0, 0 ]  ->  [ , 20 ]  
              ->  [ 20, ]
              ->  [ , 0 ]    
              ->  [ 0, ];


    "GAT" @ [10,10];


}; // end of symbol fpsym of IOCLKGATE
