
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001310c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  080132b0  080132b0  000142b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ab4  08013ab4  000151d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013ab4  08013ab4  00014ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013abc  08013abc  000151d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013abc  08013abc  00014abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013ac0  08013ac0  00014ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08013ac4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000151d4  2**0
                  CONTENTS
 10 .bss          000004c4  200001d8  200001d8  000151d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000069c  2000069c  000151d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000151d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000131e3  00000000  00000000  00015204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002899  00000000  00000000  000283e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001088  00000000  00000000  0002ac80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ce4  00000000  00000000  0002bd08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023859  00000000  00000000  0002c9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019845  00000000  00000000  00050245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9dd3  00000000  00000000  00069a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014385d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a1c  00000000  00000000  001438a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008c  00000000  00000000  001492bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08013294 	.word	0x08013294

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08013294 	.word	0x08013294

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_d2lz>:
 8000c38:	b538      	push	{r3, r4, r5, lr}
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	4604      	mov	r4, r0
 8000c40:	460d      	mov	r5, r1
 8000c42:	f7ff ff4b 	bl	8000adc <__aeabi_dcmplt>
 8000c46:	b928      	cbnz	r0, 8000c54 <__aeabi_d2lz+0x1c>
 8000c48:	4620      	mov	r0, r4
 8000c4a:	4629      	mov	r1, r5
 8000c4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c50:	f000 b80a 	b.w	8000c68 <__aeabi_d2ulz>
 8000c54:	4620      	mov	r0, r4
 8000c56:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c5a:	f000 f805 	bl	8000c68 <__aeabi_d2ulz>
 8000c5e:	4240      	negs	r0, r0
 8000c60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c64:	bd38      	pop	{r3, r4, r5, pc}
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2ulz>:
 8000c68:	b5d0      	push	{r4, r6, r7, lr}
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <__aeabi_d2ulz+0x34>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4606      	mov	r6, r0
 8000c70:	460f      	mov	r7, r1
 8000c72:	f7ff fcc1 	bl	80005f8 <__aeabi_dmul>
 8000c76:	f7ff ff6f 	bl	8000b58 <__aeabi_d2uiz>
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	f7ff fc42 	bl	8000504 <__aeabi_ui2d>
 8000c80:	4b07      	ldr	r3, [pc, #28]	@ (8000ca0 <__aeabi_d2ulz+0x38>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f7ff fcb8 	bl	80005f8 <__aeabi_dmul>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	4630      	mov	r0, r6
 8000c8e:	4639      	mov	r1, r7
 8000c90:	f7ff fafa 	bl	8000288 <__aeabi_dsub>
 8000c94:	f7ff ff60 	bl	8000b58 <__aeabi_d2uiz>
 8000c98:	4621      	mov	r1, r4
 8000c9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c9c:	3df00000 	.word	0x3df00000
 8000ca0:	41f00000 	.word	0x41f00000

08000ca4 <EFMI_SetInputs>:
  Real v, vf, w, Pgen, Qgen;
} efmi_cache;



void EFMI_SetInputs(bool fault, double vf) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	ed87 0b00 	vstr	d0, [r7]
 8000cb0:	73fb      	strb	r3, [r7, #15]
	efmi_cache.fault = fault ? 1 : 0;
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <EFMI_SetInputs+0x2c>)
 8000cb8:	601a      	str	r2, [r3, #0]
	efmi_cache.vf = (Real)vf;
 8000cba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000cbe:	f7ff ff6b 	bl	8000b98 <__aeabi_d2f>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	4a02      	ldr	r2, [pc, #8]	@ (8000cd0 <EFMI_SetInputs+0x2c>)
 8000cc6:	6093      	str	r3, [r2, #8]
}
 8000cc8:	bf00      	nop
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	200003c8 	.word	0x200003c8

08000cd4 <EFMI_GetOutputs>:

void EFMI_GetOutputs(double *vf0OUT, double *w, double *v, double *pgen, double *qgen)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
 8000ce0:	603b      	str	r3, [r7, #0]
    if (vf0OUT) *vf0OUT = (double)efmi.vf0OUT;   // model output
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d009      	beq.n	8000cfc <EFMI_GetOutputs+0x28>
 8000ce8:	4b20      	ldr	r3, [pc, #128]	@ (8000d6c <EFMI_GetOutputs+0x98>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fc2b 	bl	8000548 <__aeabi_f2d>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	68f9      	ldr	r1, [r7, #12]
 8000cf8:	e9c1 2300 	strd	r2, r3, [r1]
    if (w)      *w      = (double)efmi.w;        // port/state (electrical speed)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d009      	beq.n	8000d16 <EFMI_GetOutputs+0x42>
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <EFMI_GetOutputs+0x98>)
 8000d04:	69db      	ldr	r3, [r3, #28]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fc1e 	bl	8000548 <__aeabi_f2d>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	460b      	mov	r3, r1
 8000d10:	68b9      	ldr	r1, [r7, #8]
 8000d12:	e9c1 2300 	strd	r2, r3, [r1]
    if (v)      *v      = (double)efmi.v;        // terminal voltage (model port)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d009      	beq.n	8000d30 <EFMI_GetOutputs+0x5c>
 8000d1c:	4b13      	ldr	r3, [pc, #76]	@ (8000d6c <EFMI_GetOutputs+0x98>)
 8000d1e:	695b      	ldr	r3, [r3, #20]
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fc11 	bl	8000548 <__aeabi_f2d>
 8000d26:	4602      	mov	r2, r0
 8000d28:	460b      	mov	r3, r1
 8000d2a:	6879      	ldr	r1, [r7, #4]
 8000d2c:	e9c1 2300 	strd	r2, r3, [r1]
    if (pgen)   *pgen   = (double)efmi.Pgen;     // active power (model port)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d009      	beq.n	8000d4a <EFMI_GetOutputs+0x76>
 8000d36:	4b0d      	ldr	r3, [pc, #52]	@ (8000d6c <EFMI_GetOutputs+0x98>)
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fc04 	bl	8000548 <__aeabi_f2d>
 8000d40:	4602      	mov	r2, r0
 8000d42:	460b      	mov	r3, r1
 8000d44:	6839      	ldr	r1, [r7, #0]
 8000d46:	e9c1 2300 	strd	r2, r3, [r1]
    if (qgen)   *qgen   = (double)efmi.Qgen;     // reactive power (model port)
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d009      	beq.n	8000d64 <EFMI_GetOutputs+0x90>
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <EFMI_GetOutputs+0x98>)
 8000d52:	691b      	ldr	r3, [r3, #16]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff fbf7 	bl	8000548 <__aeabi_f2d>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	69b9      	ldr	r1, [r7, #24]
 8000d60:	e9c1 2300 	strd	r2, r3, [r1]
}
 8000d64:	bf00      	nop
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	200001f4 	.word	0x200001f4

08000d70 <EFMI_App_Init>:

void EFMI_App_Init(void) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	memset(&efmi, 0, sizeof(efmi));
 8000d74:	f44f 72ea 	mov.w	r2, #468	@ 0x1d4
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4806      	ldr	r0, [pc, #24]	@ (8000d94 <EFMI_App_Init+0x24>)
 8000d7c:	f00f fd19 	bl	80107b2 <memset>
	memset(&efmi_cache, 0, sizeof(efmi_cache));
 8000d80:	2218      	movs	r2, #24
 8000d82:	2100      	movs	r1, #0
 8000d84:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <EFMI_App_Init+0x28>)
 8000d86:	f00f fd14 	bl	80107b2 <memset>

	Startup_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(&efmi);
 8000d8a:	4802      	ldr	r0, [pc, #8]	@ (8000d94 <EFMI_App_Init+0x24>)
 8000d8c:	f00e fcd2 	bl	800f734 <Startup_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	200001f4 	.word	0x200001f4
 8000d98:	200003c8 	.word	0x200003c8

08000d9c <EFMI_App_Step>:

void EFMI_App_Step(void) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	efmi.fault = efmi_cache.fault;
 8000da0:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <EFMI_App_Step+0x20>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a06      	ldr	r2, [pc, #24]	@ (8000dc0 <EFMI_App_Step+0x24>)
 8000da6:	6053      	str	r3, [r2, #4]
	efmi.vf    = efmi_cache.vf;
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <EFMI_App_Step+0x20>)
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	4a04      	ldr	r2, [pc, #16]	@ (8000dc0 <EFMI_App_Step+0x24>)
 8000dae:	6093      	str	r3, [r2, #8]
	DoStep_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(&efmi);
 8000db0:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <EFMI_App_Step+0x24>)
 8000db2:	f00e fccd 	bl	800f750 <DoStep_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200003c8 	.word	0x200003c8
 8000dc0:	200001f4 	.word	0x200001f4

08000dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc8:	f000 fcac 	bl	8001724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dcc:	f000 f81c 	bl	8000e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd0:	f000 f998 	bl	8001104 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dd4:	f000 f966 	bl	80010a4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000dd8:	f000 f878 	bl	8000ecc <MX_ADC1_Init>
  MX_DAC1_Init();
 8000ddc:	f000 f8e6 	bl	8000fac <MX_DAC1_Init>
  MX_TIM1_Init();
 8000de0:	f000 f90e 	bl	8001000 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1); // this starts the DAC conversion
 8000de4:	2100      	movs	r1, #0
 8000de6:	4806      	ldr	r0, [pc, #24]	@ (8000e00 <main+0x3c>)
 8000de8:	f001 fc96 	bl	8002718 <HAL_DAC_Start>
  HAL_TIM_Base_Start_IT(&htim1); // this starts the timer, generate interrupt every 200 usec
 8000dec:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <main+0x40>)
 8000dee:	f003 fb8f 	bl	8004510 <HAL_TIM_Base_Start_IT>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000df2:	b662      	cpsie	i
}
 8000df4:	bf00      	nop
  __enable_irq(); // enable global interrupt
  EFMI_App_Init(); // calls the efmi init function
 8000df6:	f7ff ffbb 	bl	8000d70 <EFMI_App_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dfa:	bf00      	nop
 8000dfc:	e7fd      	b.n	8000dfa <main+0x36>
 8000dfe:	bf00      	nop
 8000e00:	20000430 	.word	0x20000430
 8000e04:	20000444 	.word	0x20000444

08000e08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b0a6      	sub	sp, #152	@ 0x98
 8000e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000e12:	2228      	movs	r2, #40	@ 0x28
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f00f fccb 	bl	80107b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e1c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
 8000e2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	2258      	movs	r2, #88	@ 0x58
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f00f fcbd 	bl	80107b2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e3c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000e40:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e42:	2301      	movs	r3, #1
 8000e44:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e46:	2302      	movs	r3, #2
 8000e48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e54:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000e66:	4618      	mov	r0, r3
 8000e68:	f001 fea8 	bl	8002bbc <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e72:	f000 fa0d 	bl	8001290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	230f      	movs	r3, #15
 8000e78:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e86:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e90:	2102      	movs	r1, #2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f002 feb6 	bl	8003c04 <HAL_RCC_ClockConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e9e:	f000 f9f7 	bl	8001290 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1;
 8000ea2:	f241 0302 	movw	r3, #4098	@ 0x1002
 8000ea6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000eac:	2300      	movs	r3, #0
 8000eae:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f003 f8b8 	bl	8004028 <HAL_RCCEx_PeriphCLKConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000ebe:	f000 f9e7 	bl	8001290 <Error_Handler>
  }
}
 8000ec2:	bf00      	nop
 8000ec4:	3798      	adds	r7, #152	@ 0x98
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ed2:	f107 031c 	add.w	r3, r7, #28
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
 8000eec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000eee:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000ef0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ef4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ef6:	4b2c      	ldr	r3, [pc, #176]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000ef8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000efc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000efe:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f04:	4b28      	ldr	r3, [pc, #160]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f0a:	4b27      	ldr	r3, [pc, #156]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f10:	4b25      	ldr	r3, [pc, #148]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f18:	4b23      	ldr	r3, [pc, #140]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f1e:	4b22      	ldr	r3, [pc, #136]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f24:	4b20      	ldr	r3, [pc, #128]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f30:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f44:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f4a:	4817      	ldr	r0, [pc, #92]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f4c:	f000 fc50 	bl	80017f0 <HAL_ADC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f56:	f000 f99b 	bl	8001290 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f5e:	f107 031c 	add.w	r3, r7, #28
 8000f62:	4619      	mov	r1, r3
 8000f64:	4810      	ldr	r0, [pc, #64]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f66:	f001 f927 	bl	80021b8 <HAL_ADCEx_MultiModeConfigChannel>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000f70:	f000 f98e 	bl	8001290 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000f74:	2307      	movs	r3, #7
 8000f76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <MX_ADC1_Init+0xdc>)
 8000f92:	f000 fe27 	bl	8001be4 <HAL_ADC_ConfigChannel>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000f9c:	f000 f978 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fa0:	bf00      	nop
 8000fa2:	3728      	adds	r7, #40	@ 0x28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	200003e0 	.word	0x200003e0

08000fac <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <MX_DAC1_Init+0x4c>)
 8000fbe:	4a0f      	ldr	r2, [pc, #60]	@ (8000ffc <MX_DAC1_Init+0x50>)
 8000fc0:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000fc2:	480d      	ldr	r0, [pc, #52]	@ (8000ff8 <MX_DAC1_Init+0x4c>)
 8000fc4:	f001 fb61 	bl	800268a <HAL_DAC_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000fce:	f000 f95f 	bl	8001290 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2200      	movs	r2, #0
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_DAC1_Init+0x4c>)
 8000fe2:	f001 fbe4 	bl	80027ae <HAL_DAC_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000fec:	f000 f950 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000430 	.word	0x20000430
 8000ffc:	40007400 	.word	0x40007400

08001000 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001006:	f107 0310 	add.w	r3, r7, #16
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800101e:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001020:	4a1f      	ldr	r2, [pc, #124]	@ (80010a0 <MX_TIM1_Init+0xa0>)
 8001022:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001024:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001026:	2247      	movs	r2, #71	@ 0x47
 8001028:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800102a:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <MX_TIM1_Init+0x9c>)
 800102c:	2210      	movs	r2, #16
 800102e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001032:	22c8      	movs	r2, #200	@ 0xc8
 8001034:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001036:	4b19      	ldr	r3, [pc, #100]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800103c:	4b17      	ldr	r3, [pc, #92]	@ (800109c <MX_TIM1_Init+0x9c>)
 800103e:	2200      	movs	r2, #0
 8001040:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001042:	4b16      	ldr	r3, [pc, #88]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001048:	4814      	ldr	r0, [pc, #80]	@ (800109c <MX_TIM1_Init+0x9c>)
 800104a:	f003 fa09 	bl	8004460 <HAL_TIM_Base_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001054:	f000 f91c 	bl	8001290 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001058:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800105c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800105e:	f107 0310 	add.w	r3, r7, #16
 8001062:	4619      	mov	r1, r3
 8001064:	480d      	ldr	r0, [pc, #52]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001066:	f003 fbc5 	bl	80047f4 <HAL_TIM_ConfigClockSource>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001070:	f000 f90e 	bl	8001290 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001074:	2300      	movs	r3, #0
 8001076:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	4619      	mov	r1, r3
 8001084:	4805      	ldr	r0, [pc, #20]	@ (800109c <MX_TIM1_Init+0x9c>)
 8001086:	f003 fdeb 	bl	8004c60 <HAL_TIMEx_MasterConfigSynchronization>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001090:	f000 f8fe 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001094:	bf00      	nop
 8001096:	3720      	adds	r7, #32
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000444 	.word	0x20000444
 80010a0:	40012c00 	.word	0x40012c00

080010a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010a8:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010aa:	4a15      	ldr	r2, [pc, #84]	@ (8001100 <MX_USART2_UART_Init+0x5c>)
 80010ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010b0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80010b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b0c      	ldr	r3, [pc, #48]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010e6:	4805      	ldr	r0, [pc, #20]	@ (80010fc <MX_USART2_UART_Init+0x58>)
 80010e8:	f003 fe64 	bl	8004db4 <HAL_UART_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010f2:	f000 f8cd 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000490 	.word	0x20000490
 8001100:	40004400 	.word	0x40004400

08001104 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]
 8001118:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800111a:	4b2b      	ldr	r3, [pc, #172]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	4a2a      	ldr	r2, [pc, #168]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001120:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001124:	6153      	str	r3, [r2, #20]
 8001126:	4b28      	ldr	r3, [pc, #160]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001132:	4b25      	ldr	r3, [pc, #148]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	4a24      	ldr	r2, [pc, #144]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001138:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800113c:	6153      	str	r3, [r2, #20]
 800113e:	4b22      	ldr	r3, [pc, #136]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	4a1e      	ldr	r2, [pc, #120]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001154:	6153      	str	r3, [r2, #20]
 8001156:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	4a18      	ldr	r2, [pc, #96]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800116c:	6153      	str	r3, [r2, #20]
 800116e:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_GPIO_Init+0xc4>)
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	2120      	movs	r1, #32
 800117e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001182:	f001 fd03 	bl	8002b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : faultDIN_Pin */
  GPIO_InitStruct.Pin = faultDIN_Pin;
 8001186:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800118a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800118c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001190:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(faultDIN_GPIO_Port, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	480b      	ldr	r0, [pc, #44]	@ (80011cc <MX_GPIO_Init+0xc8>)
 800119e:	f001 fb53 	bl	8002848 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011a2:	2320      	movs	r3, #32
 80011a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a6:	2301      	movs	r3, #1
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f107 0314 	add.w	r3, r7, #20
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011bc:	f001 fb44 	bl	8002848 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	@ 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40021000 	.word	0x40021000
 80011cc:	48000800 	.word	0x48000800

080011d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// timer interrupt calls this function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af02      	add	r7, sp, #8
 80011d6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a24      	ldr	r2, [pc, #144]	@ (8001270 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d136      	bne.n	8001250 <HAL_TIM_PeriodElapsedCallback+0x80>
    EFMI_SetInputs(HAL_GPIO_ReadPin(faultDIN_GPIO_Port,faultDIN_Pin),0);//vf_in
 80011e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011e6:	4823      	ldr	r0, [pc, #140]	@ (8001274 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80011e8:	f001 fcb8 	bl	8002b5c <HAL_GPIO_ReadPin>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	bf14      	ite	ne
 80011f2:	2301      	movne	r3, #1
 80011f4:	2300      	moveq	r3, #0
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8001258 <HAL_TIM_PeriodElapsedCallback+0x88>
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff fd51 	bl	8000ca4 <EFMI_SetInputs>
    EFMI_App_Step();
 8001202:	f7ff fdcb 	bl	8000d9c <EFMI_App_Step>
    EFMI_GetOutputs(&vf0, &w, &v, &p, &q);
 8001206:	4b1c      	ldr	r3, [pc, #112]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800120c:	4a1c      	ldr	r2, [pc, #112]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800120e:	491d      	ldr	r1, [pc, #116]	@ (8001284 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001210:	481d      	ldr	r0, [pc, #116]	@ (8001288 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001212:	f7ff fd5f 	bl	8000cd4 <EFMI_GetOutputs>
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)(4095*v/3.3));// outputs to the analog pin 2^12=4095, mcu analog voltage is 3.3
 8001216:	4b1a      	ldr	r3, [pc, #104]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001218:	e9d3 0100 	ldrd	r0, r1, [r3]
 800121c:	a310      	add	r3, pc, #64	@ (adr r3, 8001260 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	f7ff f9e9 	bl	80005f8 <__aeabi_dmul>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	a30e      	add	r3, pc, #56	@ (adr r3, 8001268 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001234:	f7ff fb0a 	bl	800084c <__aeabi_ddiv>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f7ff fc8a 	bl	8000b58 <__aeabi_d2uiz>
 8001244:	4603      	mov	r3, r0
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	4810      	ldr	r0, [pc, #64]	@ (800128c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800124c:	f001 fa3f 	bl	80026ce <HAL_DAC_SetValue>
  }
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
	...
 8001264:	40affe00 	.word	0x40affe00
 8001268:	66666666 	.word	0x66666666
 800126c:	400a6666 	.word	0x400a6666
 8001270:	40012c00 	.word	0x40012c00
 8001274:	48000800 	.word	0x48000800
 8001278:	20000538 	.word	0x20000538
 800127c:	20000530 	.word	0x20000530
 8001280:	20000528 	.word	0x20000528
 8001284:	20000520 	.word	0x20000520
 8001288:	20000518 	.word	0x20000518
 800128c:	20000430 	.word	0x20000430

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
}
 8001296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <Error_Handler+0x8>

0800129c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <HAL_MspInit+0x44>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <HAL_MspInit+0x44>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6193      	str	r3, [r2, #24]
 80012ae:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <HAL_MspInit+0x44>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <HAL_MspInit+0x44>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	4a08      	ldr	r2, [pc, #32]	@ (80012e0 <HAL_MspInit+0x44>)
 80012c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c4:	61d3      	str	r3, [r2, #28]
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_MspInit+0x44>)
 80012c8:	69db      	ldr	r3, [r3, #28]
 80012ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012d2:	2007      	movs	r0, #7
 80012d4:	f001 f998 	bl	8002608 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40021000 	.word	0x40021000

080012e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08a      	sub	sp, #40	@ 0x28
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001304:	d123      	bne.n	800134e <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001306:	4b14      	ldr	r3, [pc, #80]	@ (8001358 <HAL_ADC_MspInit+0x74>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	4a13      	ldr	r2, [pc, #76]	@ (8001358 <HAL_ADC_MspInit+0x74>)
 800130c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001310:	6153      	str	r3, [r2, #20]
 8001312:	4b11      	ldr	r3, [pc, #68]	@ (8001358 <HAL_ADC_MspInit+0x74>)
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <HAL_ADC_MspInit+0x74>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	4a0d      	ldr	r2, [pc, #52]	@ (8001358 <HAL_ADC_MspInit+0x74>)
 8001324:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001328:	6153      	str	r3, [r2, #20]
 800132a:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <HAL_ADC_MspInit+0x74>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = vfAIN_Pin;
 8001336:	2302      	movs	r3, #2
 8001338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800133a:	2303      	movs	r3, #3
 800133c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(vfAIN_GPIO_Port, &GPIO_InitStruct);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4619      	mov	r1, r3
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <HAL_ADC_MspInit+0x78>)
 800134a:	f001 fa7d 	bl	8002848 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800134e:	bf00      	nop
 8001350:	3728      	adds	r7, #40	@ 0x28
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000
 800135c:	48000800 	.word	0x48000800

08001360 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	@ 0x28
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a15      	ldr	r2, [pc, #84]	@ (80013d4 <HAL_DAC_MspInit+0x74>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d124      	bne.n	80013cc <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001382:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <HAL_DAC_MspInit+0x78>)
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	4a14      	ldr	r2, [pc, #80]	@ (80013d8 <HAL_DAC_MspInit+0x78>)
 8001388:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800138c:	61d3      	str	r3, [r2, #28]
 800138e:	4b12      	ldr	r3, [pc, #72]	@ (80013d8 <HAL_DAC_MspInit+0x78>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <HAL_DAC_MspInit+0x78>)
 800139c:	695b      	ldr	r3, [r3, #20]
 800139e:	4a0e      	ldr	r2, [pc, #56]	@ (80013d8 <HAL_DAC_MspInit+0x78>)
 80013a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a4:	6153      	str	r3, [r2, #20]
 80013a6:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <HAL_DAC_MspInit+0x78>)
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = voutAOUT_Pin;
 80013b2:	2310      	movs	r3, #16
 80013b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b6:	2303      	movs	r3, #3
 80013b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(voutAOUT_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 0314 	add.w	r3, r7, #20
 80013c2:	4619      	mov	r1, r3
 80013c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c8:	f001 fa3e 	bl	8002848 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80013cc:	bf00      	nop
 80013ce:	3728      	adds	r7, #40	@ 0x28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40007400 	.word	0x40007400
 80013d8:	40021000 	.word	0x40021000

080013dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001420 <HAL_TIM_Base_MspInit+0x44>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d113      	bne.n	8001416 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <HAL_TIM_Base_MspInit+0x48>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001424 <HAL_TIM_Base_MspInit+0x48>)
 80013f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013f8:	6193      	str	r3, [r2, #24]
 80013fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <HAL_TIM_Base_MspInit+0x48>)
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	2019      	movs	r0, #25
 800140c:	f001 f907 	bl	800261e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001410:	2019      	movs	r0, #25
 8001412:	f001 f920 	bl	8002656 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40012c00 	.word	0x40012c00
 8001424:	40021000 	.word	0x40021000

08001428 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	@ 0x28
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a17      	ldr	r2, [pc, #92]	@ (80014a4 <HAL_UART_MspInit+0x7c>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d128      	bne.n	800149c <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800144a:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <HAL_UART_MspInit+0x80>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	4a16      	ldr	r2, [pc, #88]	@ (80014a8 <HAL_UART_MspInit+0x80>)
 8001450:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001454:	61d3      	str	r3, [r2, #28]
 8001456:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <HAL_UART_MspInit+0x80>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_UART_MspInit+0x80>)
 8001464:	695b      	ldr	r3, [r3, #20]
 8001466:	4a10      	ldr	r2, [pc, #64]	@ (80014a8 <HAL_UART_MspInit+0x80>)
 8001468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146c:	6153      	str	r3, [r2, #20]
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <HAL_UART_MspInit+0x80>)
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800147a:	230c      	movs	r3, #12
 800147c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800148a:	2307      	movs	r3, #7
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	4619      	mov	r1, r3
 8001494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001498:	f001 f9d6 	bl	8002848 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800149c:	bf00      	nop
 800149e:	3728      	adds	r7, #40	@ 0x28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40004400 	.word	0x40004400
 80014a8:	40021000 	.word	0x40021000

080014ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <NMI_Handler+0x4>

080014b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <HardFault_Handler+0x4>

080014bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c0:	bf00      	nop
 80014c2:	e7fd      	b.n	80014c0 <MemManage_Handler+0x4>

080014c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <BusFault_Handler+0x4>

080014cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <UsageFault_Handler+0x4>

080014d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001502:	f000 f955 	bl	80017b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001510:	4802      	ldr	r0, [pc, #8]	@ (800151c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001512:	f003 f86d 	bl	80045f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000444 	.word	0x20000444

08001520 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return 1;
 8001524:	2301      	movs	r3, #1
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_kill>:

int _kill(int pid, int sig)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800153a:	f00f f9ab 	bl	8010894 <__errno>
 800153e:	4603      	mov	r3, r0
 8001540:	2216      	movs	r2, #22
 8001542:	601a      	str	r2, [r3, #0]
  return -1;
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <_exit>:

void _exit (int status)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001558:	f04f 31ff 	mov.w	r1, #4294967295
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ffe7 	bl	8001530 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001562:	bf00      	nop
 8001564:	e7fd      	b.n	8001562 <_exit+0x12>

08001566 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b086      	sub	sp, #24
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	e00a      	b.n	800158e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001578:	f3af 8000 	nop.w
 800157c:	4601      	mov	r1, r0
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	60ba      	str	r2, [r7, #8]
 8001584:	b2ca      	uxtb	r2, r1
 8001586:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf0      	blt.n	8001578 <_read+0x12>
  }

  return len;
 8001596:	687b      	ldr	r3, [r7, #4]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	e009      	b.n	80015c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	1c5a      	adds	r2, r3, #1
 80015b6:	60ba      	str	r2, [r7, #8]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	3301      	adds	r3, #1
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbf1      	blt.n	80015b2 <_write+0x12>
  }
  return len;
 80015ce:	687b      	ldr	r3, [r7, #4]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <_close>:

int _close(int file)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001600:	605a      	str	r2, [r3, #4]
  return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <_isatty>:

int _isatty(int file)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001618:	2301      	movs	r3, #1
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001626:	b480      	push	{r7}
 8001628:	b085      	sub	sp, #20
 800162a:	af00      	add	r7, sp, #0
 800162c:	60f8      	str	r0, [r7, #12]
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001648:	4a14      	ldr	r2, [pc, #80]	@ (800169c <_sbrk+0x5c>)
 800164a:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <_sbrk+0x60>)
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001654:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800165c:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <_sbrk+0x64>)
 800165e:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <_sbrk+0x68>)
 8001660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001662:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <_sbrk+0x64>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	429a      	cmp	r2, r3
 800166e:	d207      	bcs.n	8001680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001670:	f00f f910 	bl	8010894 <__errno>
 8001674:	4603      	mov	r3, r0
 8001676:	220c      	movs	r2, #12
 8001678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
 800167e:	e009      	b.n	8001694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001680:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001686:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	4a05      	ldr	r2, [pc, #20]	@ (80016a4 <_sbrk+0x64>)
 8001690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001692:	68fb      	ldr	r3, [r7, #12]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20010000 	.word	0x20010000
 80016a0:	00000400 	.word	0x00000400
 80016a4:	20000540 	.word	0x20000540
 80016a8:	200006a0 	.word	0x200006a0

080016ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <SystemInit+0x20>)
 80016b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b6:	4a05      	ldr	r2, [pc, #20]	@ (80016cc <SystemInit+0x20>)
 80016b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001708 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016d4:	f7ff ffea 	bl	80016ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d8:	480c      	ldr	r0, [pc, #48]	@ (800170c <LoopForever+0x6>)
  ldr r1, =_edata
 80016da:	490d      	ldr	r1, [pc, #52]	@ (8001710 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <LoopForever+0xe>)
  movs r3, #0
 80016de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e0:	e002      	b.n	80016e8 <LoopCopyDataInit>

080016e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e6:	3304      	adds	r3, #4

080016e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ec:	d3f9      	bcc.n	80016e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016f0:	4c0a      	ldr	r4, [pc, #40]	@ (800171c <LoopForever+0x16>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f4:	e001      	b.n	80016fa <LoopFillZerobss>

080016f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f8:	3204      	adds	r2, #4

080016fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016fc:	d3fb      	bcc.n	80016f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fe:	f00f f8cf 	bl	80108a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001702:	f7ff fb5f 	bl	8000dc4 <main>

08001706 <LoopForever>:

LoopForever:
    b LoopForever
 8001706:	e7fe      	b.n	8001706 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001708:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800170c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001710:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001714:	08013ac4 	.word	0x08013ac4
  ldr r2, =_sbss
 8001718:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800171c:	2000069c 	.word	0x2000069c

08001720 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001720:	e7fe      	b.n	8001720 <ADC1_2_IRQHandler>
	...

08001724 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001728:	4b08      	ldr	r3, [pc, #32]	@ (800174c <HAL_Init+0x28>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a07      	ldr	r2, [pc, #28]	@ (800174c <HAL_Init+0x28>)
 800172e:	f043 0310 	orr.w	r3, r3, #16
 8001732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	2003      	movs	r0, #3
 8001736:	f000 ff67 	bl	8002608 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173a:	2000      	movs	r0, #0
 800173c:	f000 f808 	bl	8001750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001740:	f7ff fdac 	bl	800129c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40022000 	.word	0x40022000

08001750 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001758:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <HAL_InitTick+0x54>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <HAL_InitTick+0x58>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	fbb2 f3f3 	udiv	r3, r2, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f000 ff7f 	bl	8002672 <HAL_SYSTICK_Config>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e00e      	b.n	800179c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d80a      	bhi.n	800179a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f000 ff47 	bl	800261e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001790:	4a06      	ldr	r2, [pc, #24]	@ (80017ac <HAL_InitTick+0x5c>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e000      	b.n	800179c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000000 	.word	0x20000000
 80017a8:	20000008 	.word	0x20000008
 80017ac:	20000004 	.word	0x20000004

080017b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <HAL_IncTick+0x20>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_IncTick+0x24>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	4a04      	ldr	r2, [pc, #16]	@ (80017d4 <HAL_IncTick+0x24>)
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	20000008 	.word	0x20000008
 80017d4:	20000544 	.word	0x20000544

080017d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return uwTick;  
 80017dc:	4b03      	ldr	r3, [pc, #12]	@ (80017ec <HAL_GetTick+0x14>)
 80017de:	681b      	ldr	r3, [r3, #0]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000544 	.word	0x20000544

080017f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b09a      	sub	sp, #104	@ 0x68
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80017fe:	2300      	movs	r3, #0
 8001800:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e1e3      	b.n	8001bd8 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181a:	f003 0310 	and.w	r3, r3, #16
 800181e:	2b00      	cmp	r3, #0
 8001820:	d176      	bne.n	8001910 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001826:	2b00      	cmp	r3, #0
 8001828:	d152      	bne.n	80018d0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7ff fd4d 	bl	80012e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d13b      	bne.n	80018d0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 fd9f 	bl	800239c <ADC_Disable>
 800185e:	4603      	mov	r3, r0
 8001860:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001868:	f003 0310 	and.w	r3, r3, #16
 800186c:	2b00      	cmp	r3, #0
 800186e:	d12f      	bne.n	80018d0 <HAL_ADC_Init+0xe0>
 8001870:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001874:	2b00      	cmp	r3, #0
 8001876:	d12b      	bne.n	80018d0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001880:	f023 0302 	bic.w	r3, r3, #2
 8001884:	f043 0202 	orr.w	r2, r3, #2
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800189a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80018aa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80018ac:	4b92      	ldr	r3, [pc, #584]	@ (8001af8 <HAL_ADC_Init+0x308>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a92      	ldr	r2, [pc, #584]	@ (8001afc <HAL_ADC_Init+0x30c>)
 80018b2:	fba2 2303 	umull	r2, r3, r2, r3
 80018b6:	0c9a      	lsrs	r2, r3, #18
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018c2:	e002      	b.n	80018ca <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1f9      	bne.n	80018c4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80018e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018ec:	d110      	bne.n	8001910 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	f023 0312 	bic.w	r3, r3, #18
 80018f6:	f043 0210 	orr.w	r2, r3, #16
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001902:	f043 0201 	orr.w	r2, r3, #1
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001914:	f003 0310 	and.w	r3, r3, #16
 8001918:	2b00      	cmp	r3, #0
 800191a:	f040 8150 	bne.w	8001bbe <HAL_ADC_Init+0x3ce>
 800191e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001922:	2b00      	cmp	r3, #0
 8001924:	f040 814b 	bne.w	8001bbe <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001932:	2b00      	cmp	r3, #0
 8001934:	f040 8143 	bne.w	8001bbe <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001940:	f043 0202 	orr.w	r2, r3, #2
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001950:	d004      	beq.n	800195c <HAL_ADC_Init+0x16c>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a6a      	ldr	r2, [pc, #424]	@ (8001b00 <HAL_ADC_Init+0x310>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d101      	bne.n	8001960 <HAL_ADC_Init+0x170>
 800195c:	4b69      	ldr	r3, [pc, #420]	@ (8001b04 <HAL_ADC_Init+0x314>)
 800195e:	e000      	b.n	8001962 <HAL_ADC_Init+0x172>
 8001960:	4b69      	ldr	r3, [pc, #420]	@ (8001b08 <HAL_ADC_Init+0x318>)
 8001962:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800196c:	d102      	bne.n	8001974 <HAL_ADC_Init+0x184>
 800196e:	4b64      	ldr	r3, [pc, #400]	@ (8001b00 <HAL_ADC_Init+0x310>)
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	e01a      	b.n	80019aa <HAL_ADC_Init+0x1ba>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a61      	ldr	r2, [pc, #388]	@ (8001b00 <HAL_ADC_Init+0x310>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d103      	bne.n	8001986 <HAL_ADC_Init+0x196>
 800197e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	e011      	b.n	80019aa <HAL_ADC_Init+0x1ba>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a60      	ldr	r2, [pc, #384]	@ (8001b0c <HAL_ADC_Init+0x31c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d102      	bne.n	8001996 <HAL_ADC_Init+0x1a6>
 8001990:	4b5f      	ldr	r3, [pc, #380]	@ (8001b10 <HAL_ADC_Init+0x320>)
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	e009      	b.n	80019aa <HAL_ADC_Init+0x1ba>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a5d      	ldr	r2, [pc, #372]	@ (8001b10 <HAL_ADC_Init+0x320>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d102      	bne.n	80019a6 <HAL_ADC_Init+0x1b6>
 80019a0:	4b5a      	ldr	r3, [pc, #360]	@ (8001b0c <HAL_ADC_Init+0x31c>)
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	e001      	b.n	80019aa <HAL_ADC_Init+0x1ba>
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d108      	bne.n	80019ca <HAL_ADC_Init+0x1da>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d101      	bne.n	80019ca <HAL_ADC_Init+0x1da>
 80019c6:	2301      	movs	r3, #1
 80019c8:	e000      	b.n	80019cc <HAL_ADC_Init+0x1dc>
 80019ca:	2300      	movs	r3, #0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d11c      	bne.n	8001a0a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80019d0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d010      	beq.n	80019f8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d107      	bne.n	80019f2 <HAL_ADC_Init+0x202>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d101      	bne.n	80019f2 <HAL_ADC_Init+0x202>
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_ADC_Init+0x204>
 80019f2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d108      	bne.n	8001a0a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80019f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	431a      	orrs	r2, r3
 8001a06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a08:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	7e5b      	ldrb	r3, [r3, #25]
 8001a0e:	035b      	lsls	r3, r3, #13
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a14:	2a01      	cmp	r2, #1
 8001a16:	d002      	beq.n	8001a1e <HAL_ADC_Init+0x22e>
 8001a18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a1c:	e000      	b.n	8001a20 <HAL_ADC_Init+0x230>
 8001a1e:	2200      	movs	r2, #0
 8001a20:	431a      	orrs	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a30:	4313      	orrs	r3, r2
 8001a32:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d11b      	bne.n	8001a76 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	7e5b      	ldrb	r3, [r3, #25]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d109      	bne.n	8001a5a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	045a      	lsls	r2, r3, #17
 8001a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a50:	4313      	orrs	r3, r2
 8001a52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a56:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a58:	e00d      	b.n	8001a76 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001a62:	f043 0220 	orr.w	r2, r3, #32
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6e:	f043 0201 	orr.w	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d054      	beq.n	8001b28 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a22      	ldr	r2, [pc, #136]	@ (8001b0c <HAL_ADC_Init+0x31c>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d004      	beq.n	8001a92 <HAL_ADC_Init+0x2a2>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a20      	ldr	r2, [pc, #128]	@ (8001b10 <HAL_ADC_Init+0x320>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d140      	bne.n	8001b14 <HAL_ADC_Init+0x324>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a96:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001a9a:	d02a      	beq.n	8001af2 <HAL_ADC_Init+0x302>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001aa4:	d022      	beq.n	8001aec <HAL_ADC_Init+0x2fc>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aaa:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001aae:	d01a      	beq.n	8001ae6 <HAL_ADC_Init+0x2f6>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001ab8:	d012      	beq.n	8001ae0 <HAL_ADC_Init+0x2f0>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abe:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8001ac2:	d00a      	beq.n	8001ada <HAL_ADC_Init+0x2ea>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac8:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001acc:	d002      	beq.n	8001ad4 <HAL_ADC_Init+0x2e4>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad2:	e023      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001ad4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001ad8:	e020      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001ada:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001ade:	e01d      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001ae0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001ae4:	e01a      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001ae6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aea:	e017      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001aec:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001af0:	e014      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001af2:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001af6:	e011      	b.n	8001b1c <HAL_ADC_Init+0x32c>
 8001af8:	20000000 	.word	0x20000000
 8001afc:	431bde83 	.word	0x431bde83
 8001b00:	50000100 	.word	0x50000100
 8001b04:	50000300 	.word	0x50000300
 8001b08:	50000700 	.word	0x50000700
 8001b0c:	50000400 	.word	0x50000400
 8001b10:	50000500 	.word	0x50000500
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b20:	4313      	orrs	r3, r2
 8001b22:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b24:	4313      	orrs	r3, r2
 8001b26:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d114      	bne.n	8001b60 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	6812      	ldr	r2, [r2, #0]
 8001b40:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b44:	f023 0302 	bic.w	r3, r3, #2
 8001b48:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	7e1b      	ldrb	r3, [r3, #24]
 8001b4e:	039a      	lsls	r2, r3, #14
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	4b1e      	ldr	r3, [pc, #120]	@ (8001be0 <HAL_ADC_Init+0x3f0>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001b70:	430b      	orrs	r3, r1
 8001b72:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d10c      	bne.n	8001b96 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f023 010f 	bic.w	r1, r3, #15
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	1e5a      	subs	r2, r3, #1
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b94:	e007      	b.n	8001ba6 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 020f 	bic.w	r2, r2, #15
 8001ba4:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb0:	f023 0303 	bic.w	r3, r3, #3
 8001bb4:	f043 0201 	orr.w	r2, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bbc:	e00a      	b.n	8001bd4 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f023 0312 	bic.w	r3, r3, #18
 8001bc6:	f043 0210 	orr.w	r2, r3, #16
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001bce:	2301      	movs	r3, #1
 8001bd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001bd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3768      	adds	r7, #104	@ 0x68
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	fff0c007 	.word	0xfff0c007

08001be4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b09b      	sub	sp, #108	@ 0x6c
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d101      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x22>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e2c8      	b.n	8002198 <HAL_ADC_ConfigChannel+0x5b4>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f040 82ac 	bne.w	8002176 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	d81c      	bhi.n	8001c60 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	4613      	mov	r3, r2
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	4413      	add	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	461a      	mov	r2, r3
 8001c3a:	231f      	movs	r3, #31
 8001c3c:	4093      	lsls	r3, r2
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	4019      	ands	r1, r3
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	6818      	ldr	r0, [r3, #0]
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685a      	ldr	r2, [r3, #4]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	4413      	add	r3, r2
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	fa00 f203 	lsl.w	r2, r0, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c5e:	e063      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	2b09      	cmp	r3, #9
 8001c66:	d81e      	bhi.n	8001ca6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685a      	ldr	r2, [r3, #4]
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	3b1e      	subs	r3, #30
 8001c7c:	221f      	movs	r2, #31
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	4019      	ands	r1, r3
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	6818      	ldr	r0, [r3, #0]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	3b1e      	subs	r3, #30
 8001c98:	fa00 f203 	lsl.w	r2, r0, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ca4:	e040      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b0e      	cmp	r3, #14
 8001cac:	d81e      	bhi.n	8001cec <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4413      	add	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	3b3c      	subs	r3, #60	@ 0x3c
 8001cc2:	221f      	movs	r2, #31
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	4019      	ands	r1, r3
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6818      	ldr	r0, [r3, #0]
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	3b3c      	subs	r3, #60	@ 0x3c
 8001cde:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cea:	e01d      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	3b5a      	subs	r3, #90	@ 0x5a
 8001d00:	221f      	movs	r2, #31
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	4019      	ands	r1, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6818      	ldr	r0, [r3, #0]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	3b5a      	subs	r3, #90	@ 0x5a
 8001d1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	430a      	orrs	r2, r1
 8001d26:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f040 80e5 	bne.w	8001f02 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b09      	cmp	r3, #9
 8001d3e:	d91c      	bls.n	8001d7a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6999      	ldr	r1, [r3, #24]
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	4413      	add	r3, r2
 8001d50:	3b1e      	subs	r3, #30
 8001d52:	2207      	movs	r2, #7
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	4019      	ands	r1, r3
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	6898      	ldr	r0, [r3, #8]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4613      	mov	r3, r2
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	4413      	add	r3, r2
 8001d6a:	3b1e      	subs	r3, #30
 8001d6c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	430a      	orrs	r2, r1
 8001d76:	619a      	str	r2, [r3, #24]
 8001d78:	e019      	b.n	8001dae <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6959      	ldr	r1, [r3, #20]
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4613      	mov	r3, r2
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	4413      	add	r3, r2
 8001d8a:	2207      	movs	r2, #7
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	4019      	ands	r1, r3
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	6898      	ldr	r0, [r3, #8]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	4413      	add	r3, r2
 8001da2:	fa00 f203 	lsl.w	r2, r0, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	430a      	orrs	r2, r1
 8001dac:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	695a      	ldr	r2, [r3, #20]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	08db      	lsrs	r3, r3, #3
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	2b03      	cmp	r3, #3
 8001dce:	d84f      	bhi.n	8001e70 <HAL_ADC_ConfigChannel+0x28c>
 8001dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd8 <HAL_ADC_ConfigChannel+0x1f4>)
 8001dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd6:	bf00      	nop
 8001dd8:	08001de9 	.word	0x08001de9
 8001ddc:	08001e0b 	.word	0x08001e0b
 8001de0:	08001e2d 	.word	0x08001e2d
 8001de4:	08001e4f 	.word	0x08001e4f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dee:	4b99      	ldr	r3, [pc, #612]	@ (8002054 <HAL_ADC_ConfigChannel+0x470>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	6812      	ldr	r2, [r2, #0]
 8001df6:	0691      	lsls	r1, r2, #26
 8001df8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001e06:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e08:	e07b      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e10:	4b90      	ldr	r3, [pc, #576]	@ (8002054 <HAL_ADC_ConfigChannel+0x470>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	0691      	lsls	r1, r2, #26
 8001e1a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001e28:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e2a:	e06a      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001e32:	4b88      	ldr	r3, [pc, #544]	@ (8002054 <HAL_ADC_ConfigChannel+0x470>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	0691      	lsls	r1, r2, #26
 8001e3c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	431a      	orrs	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001e4a:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e4c:	e059      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001e54:	4b7f      	ldr	r3, [pc, #508]	@ (8002054 <HAL_ADC_ConfigChannel+0x470>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	6812      	ldr	r2, [r2, #0]
 8001e5c:	0691      	lsls	r1, r2, #26
 8001e5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001e60:	430a      	orrs	r2, r1
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001e6c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e6e:	e048      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e76:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	069b      	lsls	r3, r3, #26
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d107      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e92:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	069b      	lsls	r3, r3, #26
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d107      	bne.n	8001eb8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001eb6:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ebe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	069b      	lsls	r3, r3, #26
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d107      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001eda:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ee2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	069b      	lsls	r3, r3, #26
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d107      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001efe:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001f00:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d108      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x33e>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d101      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x33e>
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e000      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x340>
 8001f22:	2300      	movs	r3, #0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f040 8131 	bne.w	800218c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d00f      	beq.n	8001f52 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43da      	mvns	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001f50:	e049      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	409a      	lsls	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b09      	cmp	r3, #9
 8001f72:	d91c      	bls.n	8001fae <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6999      	ldr	r1, [r3, #24]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	3b1b      	subs	r3, #27
 8001f86:	2207      	movs	r2, #7
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	4019      	ands	r1, r3
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	6898      	ldr	r0, [r3, #8]
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	4413      	add	r3, r2
 8001f9e:	3b1b      	subs	r3, #27
 8001fa0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	619a      	str	r2, [r3, #24]
 8001fac:	e01b      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6959      	ldr	r1, [r3, #20]
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	4019      	ands	r1, r3
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	6898      	ldr	r0, [r3, #8]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	4413      	add	r3, r2
 8001fda:	fa00 f203 	lsl.w	r2, r0, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fee:	d004      	beq.n	8001ffa <HAL_ADC_ConfigChannel+0x416>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a18      	ldr	r2, [pc, #96]	@ (8002058 <HAL_ADC_ConfigChannel+0x474>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d101      	bne.n	8001ffe <HAL_ADC_ConfigChannel+0x41a>
 8001ffa:	4b18      	ldr	r3, [pc, #96]	@ (800205c <HAL_ADC_ConfigChannel+0x478>)
 8001ffc:	e000      	b.n	8002000 <HAL_ADC_ConfigChannel+0x41c>
 8001ffe:	4b18      	ldr	r3, [pc, #96]	@ (8002060 <HAL_ADC_ConfigChannel+0x47c>)
 8002000:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2b10      	cmp	r3, #16
 8002008:	d105      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800200a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002012:	2b00      	cmp	r3, #0
 8002014:	d015      	beq.n	8002042 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800201a:	2b11      	cmp	r3, #17
 800201c:	d105      	bne.n	800202a <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800201e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00b      	beq.n	8002042 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800202e:	2b12      	cmp	r3, #18
 8002030:	f040 80ac 	bne.w	800218c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002034:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800203c:	2b00      	cmp	r3, #0
 800203e:	f040 80a5 	bne.w	800218c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800204a:	d10b      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x480>
 800204c:	4b02      	ldr	r3, [pc, #8]	@ (8002058 <HAL_ADC_ConfigChannel+0x474>)
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	e023      	b.n	800209a <HAL_ADC_ConfigChannel+0x4b6>
 8002052:	bf00      	nop
 8002054:	83fff000 	.word	0x83fff000
 8002058:	50000100 	.word	0x50000100
 800205c:	50000300 	.word	0x50000300
 8002060:	50000700 	.word	0x50000700
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a4e      	ldr	r2, [pc, #312]	@ (80021a4 <HAL_ADC_ConfigChannel+0x5c0>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d103      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x492>
 800206e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	e011      	b.n	800209a <HAL_ADC_ConfigChannel+0x4b6>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a4b      	ldr	r2, [pc, #300]	@ (80021a8 <HAL_ADC_ConfigChannel+0x5c4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d102      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x4a2>
 8002080:	4b4a      	ldr	r3, [pc, #296]	@ (80021ac <HAL_ADC_ConfigChannel+0x5c8>)
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	e009      	b.n	800209a <HAL_ADC_ConfigChannel+0x4b6>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a48      	ldr	r2, [pc, #288]	@ (80021ac <HAL_ADC_ConfigChannel+0x5c8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d102      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x4b2>
 8002090:	4b45      	ldr	r3, [pc, #276]	@ (80021a8 <HAL_ADC_ConfigChannel+0x5c4>)
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	e001      	b.n	800209a <HAL_ADC_ConfigChannel+0x4b6>
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 0303 	and.w	r3, r3, #3
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d108      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x4d6>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d101      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x4d6>
 80020b6:	2301      	movs	r3, #1
 80020b8:	e000      	b.n	80020bc <HAL_ADC_ConfigChannel+0x4d8>
 80020ba:	2300      	movs	r3, #0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d150      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020c0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d010      	beq.n	80020e8 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d107      	bne.n	80020e2 <HAL_ADC_ConfigChannel+0x4fe>
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d101      	bne.n	80020e2 <HAL_ADC_ConfigChannel+0x4fe>
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x500>
 80020e2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d13c      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b10      	cmp	r3, #16
 80020ee:	d11d      	bne.n	800212c <HAL_ADC_ConfigChannel+0x548>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020f8:	d118      	bne.n	800212c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80020fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002104:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002106:	4b2a      	ldr	r3, [pc, #168]	@ (80021b0 <HAL_ADC_ConfigChannel+0x5cc>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a2a      	ldr	r2, [pc, #168]	@ (80021b4 <HAL_ADC_ConfigChannel+0x5d0>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	0c9a      	lsrs	r2, r3, #18
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800211c:	e002      	b.n	8002124 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	3b01      	subs	r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f9      	bne.n	800211e <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800212a:	e02e      	b.n	800218a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b11      	cmp	r3, #17
 8002132:	d10b      	bne.n	800214c <HAL_ADC_ConfigChannel+0x568>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800213c:	d106      	bne.n	800214c <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800213e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002146:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002148:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800214a:	e01e      	b.n	800218a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b12      	cmp	r3, #18
 8002152:	d11a      	bne.n	800218a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002154:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800215c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800215e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002160:	e013      	b.n	800218a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	f043 0220 	orr.w	r2, r3, #32
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002174:	e00a      	b.n	800218c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	f043 0220 	orr.w	r2, r3, #32
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002188:	e000      	b.n	800218c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800218a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002194:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002198:	4618      	mov	r0, r3
 800219a:	376c      	adds	r7, #108	@ 0x6c
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	50000100 	.word	0x50000100
 80021a8:	50000400 	.word	0x50000400
 80021ac:	50000500 	.word	0x50000500
 80021b0:	20000000 	.word	0x20000000
 80021b4:	431bde83 	.word	0x431bde83

080021b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b099      	sub	sp, #100	@ 0x64
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021c2:	2300      	movs	r3, #0
 80021c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021d0:	d102      	bne.n	80021d8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80021d2:	4b6d      	ldr	r3, [pc, #436]	@ (8002388 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	e01a      	b.n	800220e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a6a      	ldr	r2, [pc, #424]	@ (8002388 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d103      	bne.n	80021ea <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80021e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80021e6:	60bb      	str	r3, [r7, #8]
 80021e8:	e011      	b.n	800220e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a67      	ldr	r2, [pc, #412]	@ (800238c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d102      	bne.n	80021fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80021f4:	4b66      	ldr	r3, [pc, #408]	@ (8002390 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	e009      	b.n	800220e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a64      	ldr	r2, [pc, #400]	@ (8002390 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d102      	bne.n	800220a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002204:	4b61      	ldr	r3, [pc, #388]	@ (800238c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	e001      	b.n	800220e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d101      	bne.n	8002218 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e0b0      	b.n	800237a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002222:	2302      	movs	r3, #2
 8002224:	e0a9      	b.n	800237a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 0304 	and.w	r3, r3, #4
 8002238:	2b00      	cmp	r3, #0
 800223a:	f040 808d 	bne.w	8002358 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	2b00      	cmp	r3, #0
 8002248:	f040 8086 	bne.w	8002358 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002254:	d004      	beq.n	8002260 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a4b      	ldr	r2, [pc, #300]	@ (8002388 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d101      	bne.n	8002264 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002260:	4b4c      	ldr	r3, [pc, #304]	@ (8002394 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002262:	e000      	b.n	8002266 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002264:	4b4c      	ldr	r3, [pc, #304]	@ (8002398 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002266:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d040      	beq.n	80022f2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002270:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	6859      	ldr	r1, [r3, #4]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002282:	035b      	lsls	r3, r3, #13
 8002284:	430b      	orrs	r3, r1
 8002286:	431a      	orrs	r2, r3
 8002288:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800228a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	2b01      	cmp	r3, #1
 8002298:	d108      	bne.n	80022ac <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d101      	bne.n	80022ac <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80022a8:	2301      	movs	r3, #1
 80022aa:	e000      	b.n	80022ae <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80022ac:	2300      	movs	r3, #0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d15c      	bne.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d107      	bne.n	80022ce <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d101      	bne.n	80022ce <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80022ce:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d14b      	bne.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80022d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80022dc:	f023 030f 	bic.w	r3, r3, #15
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	6811      	ldr	r1, [r2, #0]
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	6892      	ldr	r2, [r2, #8]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	431a      	orrs	r2, r3
 80022ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022ee:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80022f0:	e03c      	b.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80022f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022fc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	2b01      	cmp	r3, #1
 800230a:	d108      	bne.n	800231e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b01      	cmp	r3, #1
 8002318:	d101      	bne.n	800231e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800231a:	2301      	movs	r3, #1
 800231c:	e000      	b.n	8002320 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800231e:	2300      	movs	r3, #0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d123      	bne.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	2b01      	cmp	r3, #1
 800232e:	d107      	bne.n	8002340 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800233c:	2301      	movs	r3, #1
 800233e:	e000      	b.n	8002342 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002340:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002342:	2b00      	cmp	r3, #0
 8002344:	d112      	bne.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002346:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800234e:	f023 030f 	bic.w	r3, r3, #15
 8002352:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002354:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002356:	e009      	b.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235c:	f043 0220 	orr.w	r2, r3, #32
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800236a:	e000      	b.n	800236e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800236c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002376:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 800237a:	4618      	mov	r0, r3
 800237c:	3764      	adds	r7, #100	@ 0x64
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	50000100 	.word	0x50000100
 800238c:	50000400 	.word	0x50000400
 8002390:	50000500 	.word	0x50000500
 8002394:	50000300 	.word	0x50000300
 8002398:	50000700 	.word	0x50000700

0800239c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d108      	bne.n	80023c8 <ADC_Disable+0x2c>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <ADC_Disable+0x2c>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e000      	b.n	80023ca <ADC_Disable+0x2e>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d047      	beq.n	800245e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 030d 	and.w	r3, r3, #13
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d10f      	bne.n	80023fc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 0202 	orr.w	r2, r2, #2
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2203      	movs	r2, #3
 80023f2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80023f4:	f7ff f9f0 	bl	80017d8 <HAL_GetTick>
 80023f8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80023fa:	e029      	b.n	8002450 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002400:	f043 0210 	orr.w	r2, r3, #16
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240c:	f043 0201 	orr.w	r2, r3, #1
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e023      	b.n	8002460 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002418:	f7ff f9de 	bl	80017d8 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d914      	bls.n	8002450 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b01      	cmp	r3, #1
 8002432:	d10d      	bne.n	8002450 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	f043 0210 	orr.w	r2, r3, #16
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002444:	f043 0201 	orr.w	r2, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e007      	b.n	8002460 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b01      	cmp	r3, #1
 800245c:	d0dc      	beq.n	8002418 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f003 0307 	and.w	r3, r3, #7
 8002476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <__NVIC_SetPriorityGrouping+0x44>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002484:	4013      	ands	r3, r2
 8002486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800249a:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <__NVIC_SetPriorityGrouping+0x44>)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	60d3      	str	r3, [r2, #12]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024b4:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <__NVIC_GetPriorityGrouping+0x18>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	0a1b      	lsrs	r3, r3, #8
 80024ba:	f003 0307 	and.w	r3, r3, #7
}
 80024be:	4618      	mov	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	db0b      	blt.n	80024f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	f003 021f 	and.w	r2, r3, #31
 80024e4:	4907      	ldr	r1, [pc, #28]	@ (8002504 <__NVIC_EnableIRQ+0x38>)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	095b      	lsrs	r3, r3, #5
 80024ec:	2001      	movs	r0, #1
 80024ee:	fa00 f202 	lsl.w	r2, r0, r2
 80024f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000e100 	.word	0xe000e100

08002508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	6039      	str	r1, [r7, #0]
 8002512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002518:	2b00      	cmp	r3, #0
 800251a:	db0a      	blt.n	8002532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	b2da      	uxtb	r2, r3
 8002520:	490c      	ldr	r1, [pc, #48]	@ (8002554 <__NVIC_SetPriority+0x4c>)
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	0112      	lsls	r2, r2, #4
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	440b      	add	r3, r1
 800252c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002530:	e00a      	b.n	8002548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	b2da      	uxtb	r2, r3
 8002536:	4908      	ldr	r1, [pc, #32]	@ (8002558 <__NVIC_SetPriority+0x50>)
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	3b04      	subs	r3, #4
 8002540:	0112      	lsls	r2, r2, #4
 8002542:	b2d2      	uxtb	r2, r2
 8002544:	440b      	add	r3, r1
 8002546:	761a      	strb	r2, [r3, #24]
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000e100 	.word	0xe000e100
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800255c:	b480      	push	{r7}
 800255e:	b089      	sub	sp, #36	@ 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f1c3 0307 	rsb	r3, r3, #7
 8002576:	2b04      	cmp	r3, #4
 8002578:	bf28      	it	cs
 800257a:	2304      	movcs	r3, #4
 800257c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3304      	adds	r3, #4
 8002582:	2b06      	cmp	r3, #6
 8002584:	d902      	bls.n	800258c <NVIC_EncodePriority+0x30>
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3b03      	subs	r3, #3
 800258a:	e000      	b.n	800258e <NVIC_EncodePriority+0x32>
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002590:	f04f 32ff 	mov.w	r2, #4294967295
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43da      	mvns	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	401a      	ands	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a4:	f04f 31ff 	mov.w	r1, #4294967295
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	fa01 f303 	lsl.w	r3, r1, r3
 80025ae:	43d9      	mvns	r1, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	4313      	orrs	r3, r2
         );
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3724      	adds	r7, #36	@ 0x24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
	...

080025c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025d4:	d301      	bcc.n	80025da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00f      	b.n	80025fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025da:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <SysTick_Config+0x40>)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e2:	210f      	movs	r1, #15
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f7ff ff8e 	bl	8002508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <SysTick_Config+0x40>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f2:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <SysTick_Config+0x40>)
 80025f4:	2207      	movs	r2, #7
 80025f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	e000e010 	.word	0xe000e010

08002608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff29 	bl	8002468 <__NVIC_SetPriorityGrouping>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002630:	f7ff ff3e 	bl	80024b0 <__NVIC_GetPriorityGrouping>
 8002634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f7ff ff8e 	bl	800255c <NVIC_EncodePriority>
 8002640:	4602      	mov	r2, r0
 8002642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff5d 	bl	8002508 <__NVIC_SetPriority>
}
 800264e:	bf00      	nop
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff31 	bl	80024cc <__NVIC_EnableIRQ>
}
 800266a:	bf00      	nop
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff ffa2 	bl	80025c4 <SysTick_Config>
 8002680:	4603      	mov	r3, r0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e014      	b.n	80026c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	791b      	ldrb	r3, [r3, #4]
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d105      	bne.n	80026b2 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7fe fe57 	bl	8001360 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2202      	movs	r2, #2
 80026b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80026ce:	b480      	push	{r7}
 80026d0:	b087      	sub	sp, #28
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d105      	bne.n	80026f8 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	3308      	adds	r3, #8
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	e004      	b.n	8002702 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4413      	add	r3, r2
 80026fe:	3314      	adds	r3, #20
 8002700:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	461a      	mov	r2, r3
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	371c      	adds	r7, #28
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	795b      	ldrb	r3, [r3, #5]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d101      	bne.n	800272e <HAL_DAC_Start+0x16>
 800272a:	2302      	movs	r3, #2
 800272c:	e039      	b.n	80027a2 <HAL_DAC_Start+0x8a>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6819      	ldr	r1, [r3, #0]
 8002740:	2201      	movs	r2, #1
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	409a      	lsls	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10f      	bne.n	8002774 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800275e:	2b3c      	cmp	r3, #60	@ 0x3c
 8002760:	d118      	bne.n	8002794 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f042 0201 	orr.w	r2, r2, #1
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	e00f      	b.n	8002794 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800277e:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 8002782:	d107      	bne.n	8002794 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 0202 	orr.w	r2, r2, #2
 8002792:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b087      	sub	sp, #28
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	2300      	movs	r3, #0
 80027c0:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	795b      	ldrb	r3, [r3, #5]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_DAC_ConfigChannel+0x20>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e036      	b.n	800283c <HAL_DAC_ConfigChannel+0x8e>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2202      	movs	r2, #2
 80027d8:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80027e2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	4013      	ands	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	4313      	orrs	r3, r2
 800280c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6819      	ldr	r1, [r3, #0]
 800281c:	22c0      	movs	r2, #192	@ 0xc0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43da      	mvns	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	400a      	ands	r2, r1
 800282c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	371c      	adds	r7, #28
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002848:	b480      	push	{r7}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002856:	e160      	b.n	8002b1a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	2101      	movs	r1, #1
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	fa01 f303 	lsl.w	r3, r1, r3
 8002864:	4013      	ands	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2b00      	cmp	r3, #0
 800286c:	f000 8152 	beq.w	8002b14 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f003 0303 	and.w	r3, r3, #3
 8002878:	2b01      	cmp	r3, #1
 800287a:	d005      	beq.n	8002888 <HAL_GPIO_Init+0x40>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 0303 	and.w	r3, r3, #3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d130      	bne.n	80028ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	2203      	movs	r2, #3
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028be:	2201      	movs	r2, #1
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	4013      	ands	r3, r2
 80028cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	091b      	lsrs	r3, r3, #4
 80028d4:	f003 0201 	and.w	r2, r3, #1
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d017      	beq.n	8002926 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	2203      	movs	r2, #3
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4013      	ands	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d123      	bne.n	800297a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	08da      	lsrs	r2, r3, #3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3208      	adds	r2, #8
 800293a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800293e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	220f      	movs	r2, #15
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	43db      	mvns	r3, r3
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	4013      	ands	r3, r2
 8002954:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	691a      	ldr	r2, [r3, #16]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f003 0307 	and.w	r3, r3, #7
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	08da      	lsrs	r2, r3, #3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	3208      	adds	r2, #8
 8002974:	6939      	ldr	r1, [r7, #16]
 8002976:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	2203      	movs	r2, #3
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 0203 	and.w	r2, r3, #3
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 80ac 	beq.w	8002b14 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002b38 <HAL_GPIO_Init+0x2f0>)
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002b38 <HAL_GPIO_Init+0x2f0>)
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	6193      	str	r3, [r2, #24]
 80029c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002b38 <HAL_GPIO_Init+0x2f0>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	60bb      	str	r3, [r7, #8]
 80029d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029d4:	4a59      	ldr	r2, [pc, #356]	@ (8002b3c <HAL_GPIO_Init+0x2f4>)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	089b      	lsrs	r3, r3, #2
 80029da:	3302      	adds	r3, #2
 80029dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f003 0303 	and.w	r3, r3, #3
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	220f      	movs	r2, #15
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	4013      	ands	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80029fe:	d025      	beq.n	8002a4c <HAL_GPIO_Init+0x204>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a4f      	ldr	r2, [pc, #316]	@ (8002b40 <HAL_GPIO_Init+0x2f8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d01f      	beq.n	8002a48 <HAL_GPIO_Init+0x200>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a4e      	ldr	r2, [pc, #312]	@ (8002b44 <HAL_GPIO_Init+0x2fc>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d019      	beq.n	8002a44 <HAL_GPIO_Init+0x1fc>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a4d      	ldr	r2, [pc, #308]	@ (8002b48 <HAL_GPIO_Init+0x300>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <HAL_GPIO_Init+0x1f8>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a4c      	ldr	r2, [pc, #304]	@ (8002b4c <HAL_GPIO_Init+0x304>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d00d      	beq.n	8002a3c <HAL_GPIO_Init+0x1f4>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a4b      	ldr	r2, [pc, #300]	@ (8002b50 <HAL_GPIO_Init+0x308>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d007      	beq.n	8002a38 <HAL_GPIO_Init+0x1f0>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b54 <HAL_GPIO_Init+0x30c>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d101      	bne.n	8002a34 <HAL_GPIO_Init+0x1ec>
 8002a30:	2306      	movs	r3, #6
 8002a32:	e00c      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a34:	2307      	movs	r3, #7
 8002a36:	e00a      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a38:	2305      	movs	r3, #5
 8002a3a:	e008      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	e006      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a40:	2303      	movs	r3, #3
 8002a42:	e004      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e002      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e000      	b.n	8002a4e <HAL_GPIO_Init+0x206>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	f002 0203 	and.w	r2, r2, #3
 8002a54:	0092      	lsls	r2, r2, #2
 8002a56:	4093      	lsls	r3, r2
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a5e:	4937      	ldr	r1, [pc, #220]	@ (8002b3c <HAL_GPIO_Init+0x2f4>)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	089b      	lsrs	r3, r3, #2
 8002a64:	3302      	adds	r3, #2
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	43db      	mvns	r3, r3
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d003      	beq.n	8002a90 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002a90:	4a31      	ldr	r2, [pc, #196]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a96:	4b30      	ldr	r3, [pc, #192]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002aba:	4a27      	ldr	r2, [pc, #156]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ac0:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	4013      	ands	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d003      	beq.n	8002ae4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aea:	4b1b      	ldr	r3, [pc, #108]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	43db      	mvns	r3, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b0e:	4a12      	ldr	r2, [pc, #72]	@ (8002b58 <HAL_GPIO_Init+0x310>)
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	3301      	adds	r3, #1
 8002b18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f47f ae97 	bne.w	8002858 <HAL_GPIO_Init+0x10>
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	bf00      	nop
 8002b2e:	371c      	adds	r7, #28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40010000 	.word	0x40010000
 8002b40:	48000400 	.word	0x48000400
 8002b44:	48000800 	.word	0x48000800
 8002b48:	48000c00 	.word	0x48000c00
 8002b4c:	48001000 	.word	0x48001000
 8002b50:	48001400 	.word	0x48001400
 8002b54:	48001800 	.word	0x48001800
 8002b58:	40010400 	.word	0x40010400

08002b5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	460b      	mov	r3, r1
 8002b66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	887b      	ldrh	r3, [r7, #2]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b74:	2301      	movs	r3, #1
 8002b76:	73fb      	strb	r3, [r7, #15]
 8002b78:	e001      	b.n	8002b7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	460b      	mov	r3, r1
 8002b96:	807b      	strh	r3, [r7, #2]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b9c:	787b      	ldrb	r3, [r7, #1]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ba2:	887a      	ldrh	r2, [r7, #2]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ba8:	e002      	b.n	8002bb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002baa:	887a      	ldrh	r2, [r7, #2]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bc8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bcc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d102      	bne.n	8002be2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	f001 b80a 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002be2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 8161 	beq.w	8002eba <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002bf8:	4bae      	ldr	r3, [pc, #696]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f003 030c 	and.w	r3, r3, #12
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d00c      	beq.n	8002c1e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c04:	4bab      	ldr	r3, [pc, #684]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d157      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x104>
 8002c10:	4ba8      	ldr	r3, [pc, #672]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c1c:	d150      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x104>
 8002c1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c22:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c26:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002c2a:	fa93 f3a3 	rbit	r3, r3
 8002c2e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c32:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c36:	fab3 f383 	clz	r3, r3
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c3e:	d802      	bhi.n	8002c46 <HAL_RCC_OscConfig+0x8a>
 8002c40:	4b9c      	ldr	r3, [pc, #624]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	e015      	b.n	8002c72 <HAL_RCC_OscConfig+0xb6>
 8002c46:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c4a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002c52:	fa93 f3a3 	rbit	r3, r3
 8002c56:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002c5a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c5e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002c62:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002c66:	fa93 f3a3 	rbit	r3, r3
 8002c6a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002c6e:	4b91      	ldr	r3, [pc, #580]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c76:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002c7a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8002c7e:	fa92 f2a2 	rbit	r2, r2
 8002c82:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002c86:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002c8a:	fab2 f282 	clz	r2, r2
 8002c8e:	b2d2      	uxtb	r2, r2
 8002c90:	f042 0220 	orr.w	r2, r2, #32
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	f002 021f 	and.w	r2, r2, #31
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 8108 	beq.w	8002eb8 <HAL_RCC_OscConfig+0x2fc>
 8002ca8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f040 80ff 	bne.w	8002eb8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	f000 bf9b 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cc4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd0:	d106      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x124>
 8002cd2:	4b78      	ldr	r3, [pc, #480]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a77      	ldr	r2, [pc, #476]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	e036      	b.n	8002d4e <HAL_RCC_OscConfig+0x192>
 8002ce0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10c      	bne.n	8002d0a <HAL_RCC_OscConfig+0x14e>
 8002cf0:	4b70      	ldr	r3, [pc, #448]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a6f      	ldr	r2, [pc, #444]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002cf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	4b6d      	ldr	r3, [pc, #436]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a6c      	ldr	r2, [pc, #432]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d06:	6013      	str	r3, [r2, #0]
 8002d08:	e021      	b.n	8002d4e <HAL_RCC_OscConfig+0x192>
 8002d0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d1a:	d10c      	bne.n	8002d36 <HAL_RCC_OscConfig+0x17a>
 8002d1c:	4b65      	ldr	r3, [pc, #404]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a64      	ldr	r2, [pc, #400]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	4b62      	ldr	r3, [pc, #392]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a61      	ldr	r2, [pc, #388]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	e00b      	b.n	8002d4e <HAL_RCC_OscConfig+0x192>
 8002d36:	4b5f      	ldr	r3, [pc, #380]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a5e      	ldr	r2, [pc, #376]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d40:	6013      	str	r3, [r2, #0]
 8002d42:	4b5c      	ldr	r3, [pc, #368]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a5b      	ldr	r2, [pc, #364]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002d48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d4c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d054      	beq.n	8002e08 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fe fd3b 	bl	80017d8 <HAL_GetTick>
 8002d62:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d66:	e00a      	b.n	8002d7e <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d68:	f7fe fd36 	bl	80017d8 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b64      	cmp	r3, #100	@ 0x64
 8002d76:	d902      	bls.n	8002d7e <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	f000 bf3c 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8002d7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d82:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d86:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002d8a:	fa93 f3a3 	rbit	r3, r3
 8002d8e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8002d92:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	fab3 f383 	clz	r3, r3
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d9e:	d802      	bhi.n	8002da6 <HAL_RCC_OscConfig+0x1ea>
 8002da0:	4b44      	ldr	r3, [pc, #272]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	e015      	b.n	8002dd2 <HAL_RCC_OscConfig+0x216>
 8002da6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002daa:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002dba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dbe:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002dc2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002dc6:	fa93 f3a3 	rbit	r3, r3
 8002dca:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002dce:	4b39      	ldr	r3, [pc, #228]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dd6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002dda:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8002dde:	fa92 f2a2 	rbit	r2, r2
 8002de2:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002de6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002dea:	fab2 f282 	clz	r2, r2
 8002dee:	b2d2      	uxtb	r2, r2
 8002df0:	f042 0220 	orr.w	r2, r2, #32
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	f002 021f 	and.w	r2, r2, #31
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0b0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x1ac>
 8002e06:	e058      	b.n	8002eba <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7fe fce6 	bl	80017d8 <HAL_GetTick>
 8002e0c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e10:	e00a      	b.n	8002e28 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e12:	f7fe fce1 	bl	80017d8 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b64      	cmp	r3, #100	@ 0x64
 8002e20:	d902      	bls.n	8002e28 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	f000 bee7 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8002e28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e2c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002e34:	fa93 f3a3 	rbit	r3, r3
 8002e38:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002e3c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e40:	fab3 f383 	clz	r3, r3
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e48:	d802      	bhi.n	8002e50 <HAL_RCC_OscConfig+0x294>
 8002e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	e015      	b.n	8002e7c <HAL_RCC_OscConfig+0x2c0>
 8002e50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e54:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002e5c:	fa93 f3a3 	rbit	r3, r3
 8002e60:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002e64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e68:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002e6c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002e70:	fa93 f3a3 	rbit	r3, r3
 8002e74:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002e78:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb4 <HAL_RCC_OscConfig+0x2f8>)
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e80:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002e84:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002e88:	fa92 f2a2 	rbit	r2, r2
 8002e8c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8002e90:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002e94:	fab2 f282 	clz	r2, r2
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	f042 0220 	orr.w	r2, r2, #32
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	f002 021f 	and.w	r2, r2, #31
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1b0      	bne.n	8002e12 <HAL_RCC_OscConfig+0x256>
 8002eb0:	e003      	b.n	8002eba <HAL_RCC_OscConfig+0x2fe>
 8002eb2:	bf00      	nop
 8002eb4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ebe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f000 816d 	beq.w	80031aa <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ed0:	4bcd      	ldr	r3, [pc, #820]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 030c 	and.w	r3, r3, #12
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00c      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002edc:	4bca      	ldr	r3, [pc, #808]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 030c 	and.w	r3, r3, #12
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d16e      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x40a>
 8002ee8:	4bc7      	ldr	r3, [pc, #796]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ef4:	d167      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x40a>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002f08:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f0c:	fab3 f383 	clz	r3, r3
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f14:	d802      	bhi.n	8002f1c <HAL_RCC_OscConfig+0x360>
 8002f16:	4bbc      	ldr	r3, [pc, #752]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	e013      	b.n	8002f44 <HAL_RCC_OscConfig+0x388>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f22:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002f26:	fa93 f3a3 	rbit	r3, r3
 8002f2a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002f2e:	2302      	movs	r3, #2
 8002f30:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002f34:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002f38:	fa93 f3a3 	rbit	r3, r3
 8002f3c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002f40:	4bb1      	ldr	r3, [pc, #708]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f44:	2202      	movs	r2, #2
 8002f46:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002f4a:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002f4e:	fa92 f2a2 	rbit	r2, r2
 8002f52:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002f56:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002f5a:	fab2 f282 	clz	r2, r2
 8002f5e:	b2d2      	uxtb	r2, r2
 8002f60:	f042 0220 	orr.w	r2, r2, #32
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	f002 021f 	and.w	r2, r2, #31
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <HAL_RCC_OscConfig+0x3d0>
 8002f76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d002      	beq.n	8002f8c <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	f000 be35 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8c:	4b9e      	ldr	r3, [pc, #632]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	21f8      	movs	r1, #248	@ 0xf8
 8002fa2:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa6:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002faa:	fa91 f1a1 	rbit	r1, r1
 8002fae:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8002fb2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002fb6:	fab1 f181 	clz	r1, r1
 8002fba:	b2c9      	uxtb	r1, r1
 8002fbc:	408b      	lsls	r3, r1
 8002fbe:	4992      	ldr	r1, [pc, #584]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc4:	e0f1      	b.n	80031aa <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f000 8083 	beq.w	80030de <HAL_RCC_OscConfig+0x522>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fde:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002fea:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ff8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	461a      	mov	r2, r3
 8003000:	2301      	movs	r3, #1
 8003002:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003004:	f7fe fbe8 	bl	80017d8 <HAL_GetTick>
 8003008:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800300c:	e00a      	b.n	8003024 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800300e:	f7fe fbe3 	bl	80017d8 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d902      	bls.n	8003024 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	f000 bde9 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003024:	2302      	movs	r3, #2
 8003026:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800302e:	fa93 f3a3 	rbit	r3, r3
 8003032:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8003036:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303a:	fab3 f383 	clz	r3, r3
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b3f      	cmp	r3, #63	@ 0x3f
 8003042:	d802      	bhi.n	800304a <HAL_RCC_OscConfig+0x48e>
 8003044:	4b70      	ldr	r3, [pc, #448]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	e013      	b.n	8003072 <HAL_RCC_OscConfig+0x4b6>
 800304a:	2302      	movs	r3, #2
 800304c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003050:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800305c:	2302      	movs	r3, #2
 800305e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003062:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003066:	fa93 f3a3 	rbit	r3, r3
 800306a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800306e:	4b66      	ldr	r3, [pc, #408]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8003070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003072:	2202      	movs	r2, #2
 8003074:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003078:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800307c:	fa92 f2a2 	rbit	r2, r2
 8003080:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003084:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003088:	fab2 f282 	clz	r2, r2
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	f042 0220 	orr.w	r2, r2, #32
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	f002 021f 	and.w	r2, r2, #31
 8003098:	2101      	movs	r1, #1
 800309a:	fa01 f202 	lsl.w	r2, r1, r2
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0b4      	beq.n	800300e <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a4:	4b58      	ldr	r3, [pc, #352]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	21f8      	movs	r1, #248	@ 0xf8
 80030ba:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80030c2:	fa91 f1a1 	rbit	r1, r1
 80030c6:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80030ca:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80030ce:	fab1 f181 	clz	r1, r1
 80030d2:	b2c9      	uxtb	r1, r1
 80030d4:	408b      	lsls	r3, r1
 80030d6:	494c      	ldr	r1, [pc, #304]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	600b      	str	r3, [r1, #0]
 80030dc:	e065      	b.n	80031aa <HAL_RCC_OscConfig+0x5ee>
 80030de:	2301      	movs	r3, #1
 80030e0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80030e8:	fa93 f3a3 	rbit	r3, r3
 80030ec:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80030f0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030f4:	fab3 f383 	clz	r3, r3
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80030fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	461a      	mov	r2, r3
 8003106:	2300      	movs	r3, #0
 8003108:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310a:	f7fe fb65 	bl	80017d8 <HAL_GetTick>
 800310e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003112:	e00a      	b.n	800312a <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003114:	f7fe fb60 	bl	80017d8 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d902      	bls.n	800312a <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	f000 bd66 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
 800312a:	2302      	movs	r3, #2
 800312c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003130:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003134:	fa93 f3a3 	rbit	r3, r3
 8003138:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 800313c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003140:	fab3 f383 	clz	r3, r3
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b3f      	cmp	r3, #63	@ 0x3f
 8003148:	d802      	bhi.n	8003150 <HAL_RCC_OscConfig+0x594>
 800314a:	4b2f      	ldr	r3, [pc, #188]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	e013      	b.n	8003178 <HAL_RCC_OscConfig+0x5bc>
 8003150:	2302      	movs	r3, #2
 8003152:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003156:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800315a:	fa93 f3a3 	rbit	r3, r3
 800315e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003162:	2302      	movs	r3, #2
 8003164:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003168:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800316c:	fa93 f3a3 	rbit	r3, r3
 8003170:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003174:	4b24      	ldr	r3, [pc, #144]	@ (8003208 <HAL_RCC_OscConfig+0x64c>)
 8003176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003178:	2202      	movs	r2, #2
 800317a:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800317e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8003182:	fa92 f2a2 	rbit	r2, r2
 8003186:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800318a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800318e:	fab2 f282 	clz	r2, r2
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	f042 0220 	orr.w	r2, r2, #32
 8003198:	b2d2      	uxtb	r2, r2
 800319a:	f002 021f 	and.w	r2, r2, #31
 800319e:	2101      	movs	r1, #1
 80031a0:	fa01 f202 	lsl.w	r2, r1, r2
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1b4      	bne.n	8003114 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 8119 	beq.w	80033f2 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 8082 	beq.w	80032d6 <HAL_RCC_OscConfig+0x71a>
 80031d2:	2301      	movs	r3, #1
 80031d4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031dc:	fa93 f3a3 	rbit	r3, r3
 80031e0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80031e4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031e8:	fab3 f383 	clz	r3, r3
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	461a      	mov	r2, r3
 80031f0:	4b06      	ldr	r3, [pc, #24]	@ (800320c <HAL_RCC_OscConfig+0x650>)
 80031f2:	4413      	add	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	461a      	mov	r2, r3
 80031f8:	2301      	movs	r3, #1
 80031fa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fc:	f7fe faec 	bl	80017d8 <HAL_GetTick>
 8003200:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003204:	e00f      	b.n	8003226 <HAL_RCC_OscConfig+0x66a>
 8003206:	bf00      	nop
 8003208:	40021000 	.word	0x40021000
 800320c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003210:	f7fe fae2 	bl	80017d8 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d902      	bls.n	8003226 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	f000 bce8 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003226:	2302      	movs	r3, #2
 8003228:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003230:	fa93 f2a3 	rbit	r2, r3
 8003234:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003238:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003242:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003246:	2202      	movs	r2, #2
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800324e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	fa93 f2a3 	rbit	r2, r3
 8003258:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800325c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003260:	601a      	str	r2, [r3, #0]
 8003262:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003266:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800326a:	2202      	movs	r2, #2
 800326c:	601a      	str	r2, [r3, #0]
 800326e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003272:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	fa93 f2a3 	rbit	r2, r3
 800327c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003280:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003284:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003286:	4bb0      	ldr	r3, [pc, #704]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 8003288:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800328a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800328e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003292:	2102      	movs	r1, #2
 8003294:	6019      	str	r1, [r3, #0]
 8003296:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800329a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	fa93 f1a3 	rbit	r1, r3
 80032a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80032ac:	6019      	str	r1, [r3, #0]
  return result;
 80032ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	fab3 f383 	clz	r3, r3
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	f003 031f 	and.w	r3, r3, #31
 80032c8:	2101      	movs	r1, #1
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	4013      	ands	r3, r2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d09d      	beq.n	8003210 <HAL_RCC_OscConfig+0x654>
 80032d4:	e08d      	b.n	80033f2 <HAL_RCC_OscConfig+0x836>
 80032d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032da:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80032de:	2201      	movs	r2, #1
 80032e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	fa93 f2a3 	rbit	r2, r3
 80032f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032f4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80032f8:	601a      	str	r2, [r3, #0]
  return result;
 80032fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003302:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003304:	fab3 f383 	clz	r3, r3
 8003308:	b2db      	uxtb	r3, r3
 800330a:	461a      	mov	r2, r3
 800330c:	4b8f      	ldr	r3, [pc, #572]	@ (800354c <HAL_RCC_OscConfig+0x990>)
 800330e:	4413      	add	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	461a      	mov	r2, r3
 8003314:	2300      	movs	r3, #0
 8003316:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003318:	f7fe fa5e 	bl	80017d8 <HAL_GetTick>
 800331c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003320:	e00a      	b.n	8003338 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003322:	f7fe fa59 	bl	80017d8 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d902      	bls.n	8003338 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	f000 bc5f 	b.w	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003338:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800333c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003340:	2202      	movs	r2, #2
 8003342:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003344:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003348:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	fa93 f2a3 	rbit	r2, r3
 8003352:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003356:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003360:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003364:	2202      	movs	r2, #2
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800336c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	fa93 f2a3 	rbit	r2, r3
 8003376:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800337a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003384:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003388:	2202      	movs	r2, #2
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003390:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	fa93 f2a3 	rbit	r2, r3
 800339a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800339e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80033a2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a4:	4b68      	ldr	r3, [pc, #416]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80033a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80033b0:	2102      	movs	r1, #2
 80033b2:	6019      	str	r1, [r3, #0]
 80033b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	fa93 f1a3 	rbit	r1, r3
 80033c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033c6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033ca:	6019      	str	r1, [r3, #0]
  return result;
 80033cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033d0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	fab3 f383 	clz	r3, r3
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	2101      	movs	r1, #1
 80033e8:	fa01 f303 	lsl.w	r3, r1, r3
 80033ec:	4013      	ands	r3, r2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d197      	bne.n	8003322 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	f000 819c 	beq.w	8003740 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003408:	2300      	movs	r3, #0
 800340a:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800340e:	4b4e      	ldr	r3, [pc, #312]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d116      	bne.n	8003448 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341a:	4b4b      	ldr	r3, [pc, #300]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 800341c:	69db      	ldr	r3, [r3, #28]
 800341e:	4a4a      	ldr	r2, [pc, #296]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 8003420:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003424:	61d3      	str	r3, [r2, #28]
 8003426:	4b48      	ldr	r3, [pc, #288]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800342e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003432:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800343c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003440:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003442:	2301      	movs	r3, #1
 8003444:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003448:	4b41      	ldr	r3, [pc, #260]	@ (8003550 <HAL_RCC_OscConfig+0x994>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003450:	2b00      	cmp	r3, #0
 8003452:	d11a      	bne.n	800348a <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003454:	4b3e      	ldr	r3, [pc, #248]	@ (8003550 <HAL_RCC_OscConfig+0x994>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a3d      	ldr	r2, [pc, #244]	@ (8003550 <HAL_RCC_OscConfig+0x994>)
 800345a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003460:	f7fe f9ba 	bl	80017d8 <HAL_GetTick>
 8003464:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003468:	e009      	b.n	800347e <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800346a:	f7fe f9b5 	bl	80017d8 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b64      	cmp	r3, #100	@ 0x64
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e3bb      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347e:	4b34      	ldr	r3, [pc, #208]	@ (8003550 <HAL_RCC_OscConfig+0x994>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0ef      	beq.n	800346a <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800348a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800348e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d106      	bne.n	80034a8 <HAL_RCC_OscConfig+0x8ec>
 800349a:	4b2b      	ldr	r3, [pc, #172]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	4a2a      	ldr	r2, [pc, #168]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	6213      	str	r3, [r2, #32]
 80034a6:	e035      	b.n	8003514 <HAL_RCC_OscConfig+0x958>
 80034a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d10c      	bne.n	80034d2 <HAL_RCC_OscConfig+0x916>
 80034b8:	4b23      	ldr	r3, [pc, #140]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	4a22      	ldr	r2, [pc, #136]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034be:	f023 0301 	bic.w	r3, r3, #1
 80034c2:	6213      	str	r3, [r2, #32]
 80034c4:	4b20      	ldr	r3, [pc, #128]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034ca:	f023 0304 	bic.w	r3, r3, #4
 80034ce:	6213      	str	r3, [r2, #32]
 80034d0:	e020      	b.n	8003514 <HAL_RCC_OscConfig+0x958>
 80034d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b05      	cmp	r3, #5
 80034e0:	d10c      	bne.n	80034fc <HAL_RCC_OscConfig+0x940>
 80034e2:	4b19      	ldr	r3, [pc, #100]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	4a18      	ldr	r2, [pc, #96]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034e8:	f043 0304 	orr.w	r3, r3, #4
 80034ec:	6213      	str	r3, [r2, #32]
 80034ee:	4b16      	ldr	r3, [pc, #88]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	4a15      	ldr	r2, [pc, #84]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034f4:	f043 0301 	orr.w	r3, r3, #1
 80034f8:	6213      	str	r3, [r2, #32]
 80034fa:	e00b      	b.n	8003514 <HAL_RCC_OscConfig+0x958>
 80034fc:	4b12      	ldr	r3, [pc, #72]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	4a11      	ldr	r2, [pc, #68]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 8003502:	f023 0301 	bic.w	r3, r3, #1
 8003506:	6213      	str	r3, [r2, #32]
 8003508:	4b0f      	ldr	r3, [pc, #60]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	4a0e      	ldr	r2, [pc, #56]	@ (8003548 <HAL_RCC_OscConfig+0x98c>)
 800350e:	f023 0304 	bic.w	r3, r3, #4
 8003512:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003514:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003518:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 8085 	beq.w	8003630 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003526:	f7fe f957 	bl	80017d8 <HAL_GetTick>
 800352a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800352e:	e011      	b.n	8003554 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003530:	f7fe f952 	bl	80017d8 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003540:	4293      	cmp	r3, r2
 8003542:	d907      	bls.n	8003554 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e356      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003548:	40021000 	.word	0x40021000
 800354c:	10908120 	.word	0x10908120
 8003550:	40007000 	.word	0x40007000
 8003554:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003558:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800355c:	2202      	movs	r2, #2
 800355e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003564:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	fa93 f2a3 	rbit	r2, r3
 800356e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003572:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800357c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003580:	2202      	movs	r2, #2
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003588:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	fa93 f2a3 	rbit	r2, r3
 8003592:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003596:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800359a:	601a      	str	r2, [r3, #0]
  return result;
 800359c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035a0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80035a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a6:	fab3 f383 	clz	r3, r3
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d102      	bne.n	80035bc <HAL_RCC_OscConfig+0xa00>
 80035b6:	4b98      	ldr	r3, [pc, #608]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	e013      	b.n	80035e4 <HAL_RCC_OscConfig+0xa28>
 80035bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035c0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80035c4:	2202      	movs	r2, #2
 80035c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035cc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	fa93 f2a3 	rbit	r2, r3
 80035d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035da:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	4b8d      	ldr	r3, [pc, #564]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80035e8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80035ec:	2102      	movs	r1, #2
 80035ee:	6011      	str	r1, [r2, #0]
 80035f0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80035f4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	fa92 f1a2 	rbit	r1, r2
 80035fe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003602:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003606:	6011      	str	r1, [r2, #0]
  return result;
 8003608:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800360c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003610:	6812      	ldr	r2, [r2, #0]
 8003612:	fab2 f282 	clz	r2, r2
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	f002 021f 	and.w	r2, r2, #31
 8003622:	2101      	movs	r1, #1
 8003624:	fa01 f202 	lsl.w	r2, r1, r2
 8003628:	4013      	ands	r3, r2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d080      	beq.n	8003530 <HAL_RCC_OscConfig+0x974>
 800362e:	e07d      	b.n	800372c <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003630:	f7fe f8d2 	bl	80017d8 <HAL_GetTick>
 8003634:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003638:	e00b      	b.n	8003652 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800363a:	f7fe f8cd 	bl	80017d8 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800364a:	4293      	cmp	r3, r2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e2d1      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003656:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800365a:	2202      	movs	r2, #2
 800365c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003662:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	fa93 f2a3 	rbit	r2, r3
 800366c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003670:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800367a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800367e:	2202      	movs	r2, #2
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003686:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	fa93 f2a3 	rbit	r2, r3
 8003690:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003694:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003698:	601a      	str	r2, [r3, #0]
  return result;
 800369a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800369e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80036a2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a4:	fab3 f383 	clz	r3, r3
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d102      	bne.n	80036ba <HAL_RCC_OscConfig+0xafe>
 80036b4:	4b58      	ldr	r3, [pc, #352]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	e013      	b.n	80036e2 <HAL_RCC_OscConfig+0xb26>
 80036ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80036c2:	2202      	movs	r2, #2
 80036c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	fa93 f2a3 	rbit	r2, r3
 80036d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036d8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	4b4e      	ldr	r3, [pc, #312]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 80036e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80036e6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80036ea:	2102      	movs	r1, #2
 80036ec:	6011      	str	r1, [r2, #0]
 80036ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80036f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	fa92 f1a2 	rbit	r1, r2
 80036fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003700:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003704:	6011      	str	r1, [r2, #0]
  return result;
 8003706:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800370a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	fab2 f282 	clz	r2, r2
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	f002 021f 	and.w	r2, r2, #31
 8003720:	2101      	movs	r1, #1
 8003722:	fa01 f202 	lsl.w	r2, r1, r2
 8003726:	4013      	ands	r3, r2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d186      	bne.n	800363a <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800372c:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8003730:	2b01      	cmp	r3, #1
 8003732:	d105      	bne.n	8003740 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003734:	4b38      	ldr	r3, [pc, #224]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	4a37      	ldr	r2, [pc, #220]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 800373a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800373e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003740:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003744:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8251 	beq.w	8003bf4 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003752:	4b31      	ldr	r3, [pc, #196]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 030c 	and.w	r3, r3, #12
 800375a:	2b08      	cmp	r3, #8
 800375c:	f000 820f 	beq.w	8003b7e <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003760:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003764:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	2b02      	cmp	r3, #2
 800376e:	f040 8165 	bne.w	8003a3c <HAL_RCC_OscConfig+0xe80>
 8003772:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003776:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800377a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800377e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003780:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003784:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	fa93 f2a3 	rbit	r2, r3
 800378e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003792:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003796:	601a      	str	r2, [r3, #0]
  return result;
 8003798:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800379c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80037a0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037a2:	fab3 f383 	clz	r3, r3
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	461a      	mov	r2, r3
 80037b4:	2300      	movs	r3, #0
 80037b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fe f80e 	bl	80017d8 <HAL_GetTick>
 80037bc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c0:	e009      	b.n	80037d6 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037c2:	f7fe f809 	bl	80017d8 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e20f      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
 80037d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037da:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80037de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037e8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	fa93 f2a3 	rbit	r2, r3
 80037f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037f6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80037fa:	601a      	str	r2, [r3, #0]
  return result;
 80037fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003800:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003804:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003806:	fab3 f383 	clz	r3, r3
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b3f      	cmp	r3, #63	@ 0x3f
 800380e:	d805      	bhi.n	800381c <HAL_RCC_OscConfig+0xc60>
 8003810:	4b01      	ldr	r3, [pc, #4]	@ (8003818 <HAL_RCC_OscConfig+0xc5c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	e02a      	b.n	800386c <HAL_RCC_OscConfig+0xcb0>
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000
 800381c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003820:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003824:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003828:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800382e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	fa93 f2a3 	rbit	r2, r3
 8003838:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800383c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003840:	601a      	str	r2, [r3, #0]
 8003842:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003846:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800384a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800384e:	601a      	str	r2, [r3, #0]
 8003850:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003854:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	fa93 f2a3 	rbit	r2, r3
 800385e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003862:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	4bca      	ldr	r3, [pc, #808]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 800386a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003870:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003874:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003878:	6011      	str	r1, [r2, #0]
 800387a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800387e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003882:	6812      	ldr	r2, [r2, #0]
 8003884:	fa92 f1a2 	rbit	r1, r2
 8003888:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800388c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003890:	6011      	str	r1, [r2, #0]
  return result;
 8003892:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003896:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800389a:	6812      	ldr	r2, [r2, #0]
 800389c:	fab2 f282 	clz	r2, r2
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	f042 0220 	orr.w	r2, r2, #32
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	f002 021f 	and.w	r2, r2, #31
 80038ac:	2101      	movs	r1, #1
 80038ae:	fa01 f202 	lsl.w	r2, r1, r2
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d184      	bne.n	80037c2 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038b8:	4bb6      	ldr	r3, [pc, #728]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 80038ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038bc:	f023 020f 	bic.w	r2, r3, #15
 80038c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	49b1      	ldr	r1, [pc, #708]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80038d2:	4bb0      	ldr	r3, [pc, #704]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80038da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6a19      	ldr	r1, [r3, #32]
 80038e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	430b      	orrs	r3, r1
 80038f4:	49a7      	ldr	r1, [pc, #668]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	604b      	str	r3, [r1, #4]
 80038fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038fe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003902:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003906:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003908:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800390c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	fa93 f2a3 	rbit	r2, r3
 8003916:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800391a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800391e:	601a      	str	r2, [r3, #0]
  return result;
 8003920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003924:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003928:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800392a:	fab3 f383 	clz	r3, r3
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003934:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	461a      	mov	r2, r3
 800393c:	2301      	movs	r3, #1
 800393e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003940:	f7fd ff4a 	bl	80017d8 <HAL_GetTick>
 8003944:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003948:	e009      	b.n	800395e <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800394a:	f7fd ff45 	bl	80017d8 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e14b      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
 800395e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003962:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003966:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800396a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003970:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	fa93 f2a3 	rbit	r2, r3
 800397a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800397e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003982:	601a      	str	r2, [r3, #0]
  return result;
 8003984:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003988:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800398c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800398e:	fab3 f383 	clz	r3, r3
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b3f      	cmp	r3, #63	@ 0x3f
 8003996:	d802      	bhi.n	800399e <HAL_RCC_OscConfig+0xde2>
 8003998:	4b7e      	ldr	r3, [pc, #504]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	e027      	b.n	80039ee <HAL_RCC_OscConfig+0xe32>
 800399e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039a2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80039a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039b0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	fa93 f2a3 	rbit	r2, r3
 80039ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039be:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039c8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80039cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039d6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	fa93 f2a3 	rbit	r2, r3
 80039e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039e4:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 80039ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80039f2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80039f6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80039fa:	6011      	str	r1, [r2, #0]
 80039fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a00:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003a04:	6812      	ldr	r2, [r2, #0]
 8003a06:	fa92 f1a2 	rbit	r1, r2
 8003a0a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a0e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003a12:	6011      	str	r1, [r2, #0]
  return result;
 8003a14:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a18:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	fab2 f282 	clz	r2, r2
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	f042 0220 	orr.w	r2, r2, #32
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	f002 021f 	and.w	r2, r2, #31
 8003a2e:	2101      	movs	r1, #1
 8003a30:	fa01 f202 	lsl.w	r2, r1, r2
 8003a34:	4013      	ands	r3, r2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d087      	beq.n	800394a <HAL_RCC_OscConfig+0xd8e>
 8003a3a:	e0db      	b.n	8003bf4 <HAL_RCC_OscConfig+0x1038>
 8003a3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a40:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003a44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003a48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a4e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	fa93 f2a3 	rbit	r2, r3
 8003a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a5c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003a60:	601a      	str	r2, [r3, #0]
  return result;
 8003a62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a66:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003a6a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a6c:	fab3 f383 	clz	r3, r3
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003a76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	2300      	movs	r3, #0
 8003a80:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a82:	f7fd fea9 	bl	80017d8 <HAL_GetTick>
 8003a86:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a8a:	e009      	b.n	8003aa0 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a8c:	f7fd fea4 	bl	80017d8 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e0aa      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003aa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aa4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003aa8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003aac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ab2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	fa93 f2a3 	rbit	r2, r3
 8003abc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ac0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003ac4:	601a      	str	r2, [r3, #0]
  return result;
 8003ac6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aca:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003ace:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad0:	fab3 f383 	clz	r3, r3
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ad8:	d802      	bhi.n	8003ae0 <HAL_RCC_OscConfig+0xf24>
 8003ada:	4b2e      	ldr	r3, [pc, #184]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	e027      	b.n	8003b30 <HAL_RCC_OscConfig+0xf74>
 8003ae0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ae4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003ae8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003aec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003af2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	fa93 f2a3 	rbit	r2, r3
 8003afc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b00:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b0a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003b0e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b18:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	fa93 f2a3 	rbit	r2, r3
 8003b22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b26:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	4b19      	ldr	r3, [pc, #100]	@ (8003b94 <HAL_RCC_OscConfig+0xfd8>)
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b34:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003b38:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003b3c:	6011      	str	r1, [r2, #0]
 8003b3e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b42:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003b46:	6812      	ldr	r2, [r2, #0]
 8003b48:	fa92 f1a2 	rbit	r1, r2
 8003b4c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b50:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003b54:	6011      	str	r1, [r2, #0]
  return result;
 8003b56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b5a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	fab2 f282 	clz	r2, r2
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	f042 0220 	orr.w	r2, r2, #32
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	f002 021f 	and.w	r2, r2, #31
 8003b70:	2101      	movs	r1, #1
 8003b72:	fa01 f202 	lsl.w	r2, r1, r2
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d187      	bne.n	8003a8c <HAL_RCC_OscConfig+0xed0>
 8003b7c:	e03a      	b.n	8003bf4 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d104      	bne.n	8003b98 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e031      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
 8003b92:	bf00      	nop
 8003b94:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b98:	4b19      	ldr	r3, [pc, #100]	@ (8003c00 <HAL_RCC_OscConfig+0x1044>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003ba0:	4b17      	ldr	r3, [pc, #92]	@ (8003c00 <HAL_RCC_OscConfig+0x1044>)
 8003ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ba8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003bac:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8003bb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bb4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d117      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003bc0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003bc4:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003bc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bcc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d10b      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003bd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bdc:	f003 020f 	and.w	r2, r3, #15
 8003be0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003be4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40021000 	.word	0x40021000

08003c04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b09e      	sub	sp, #120	@ 0x78
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e154      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c1c:	4b89      	ldr	r3, [pc, #548]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d910      	bls.n	8003c4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c2a:	4b86      	ldr	r3, [pc, #536]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f023 0207 	bic.w	r2, r3, #7
 8003c32:	4984      	ldr	r1, [pc, #528]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3a:	4b82      	ldr	r3, [pc, #520]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d001      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e13c      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d008      	beq.n	8003c6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c58:	4b7b      	ldr	r3, [pc, #492]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	4978      	ldr	r1, [pc, #480]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 80cd 	beq.w	8003e12 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d137      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0xec>
 8003c80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c84:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c88:	fa93 f3a3 	rbit	r3, r3
 8003c8c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003c8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c90:	fab3 f383 	clz	r3, r3
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c98:	d802      	bhi.n	8003ca0 <HAL_RCC_ClockConfig+0x9c>
 8003c9a:	4b6b      	ldr	r3, [pc, #428]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	e00f      	b.n	8003cc0 <HAL_RCC_ClockConfig+0xbc>
 8003ca0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ca8:	fa93 f3a3 	rbit	r3, r3
 8003cac:	667b      	str	r3, [r7, #100]	@ 0x64
 8003cae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003cb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cb6:	fa93 f3a3 	rbit	r3, r3
 8003cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cbc:	4b62      	ldr	r3, [pc, #392]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003cc4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003cc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cc8:	fa92 f2a2 	rbit	r2, r2
 8003ccc:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003cce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003cd0:	fab2 f282 	clz	r2, r2
 8003cd4:	b2d2      	uxtb	r2, r2
 8003cd6:	f042 0220 	orr.w	r2, r2, #32
 8003cda:	b2d2      	uxtb	r2, r2
 8003cdc:	f002 021f 	and.w	r2, r2, #31
 8003ce0:	2101      	movs	r1, #1
 8003ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d171      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e0ea      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d137      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x164>
 8003cf8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cfc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d00:	fa93 f3a3 	rbit	r3, r3
 8003d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003d06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d08:	fab3 f383 	clz	r3, r3
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d10:	d802      	bhi.n	8003d18 <HAL_RCC_ClockConfig+0x114>
 8003d12:	4b4d      	ldr	r3, [pc, #308]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	e00f      	b.n	8003d38 <HAL_RCC_ClockConfig+0x134>
 8003d18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d20:	fa93 f3a3 	rbit	r3, r3
 8003d24:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d2e:	fa93 f3a3 	rbit	r3, r3
 8003d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d34:	4b44      	ldr	r3, [pc, #272]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d3c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003d3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003d40:	fa92 f2a2 	rbit	r2, r2
 8003d44:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003d46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d48:	fab2 f282 	clz	r2, r2
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	f042 0220 	orr.w	r2, r2, #32
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	f002 021f 	and.w	r2, r2, #31
 8003d58:	2101      	movs	r1, #1
 8003d5a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d135      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0ae      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
 8003d68:	2302      	movs	r3, #2
 8003d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6e:	fa93 f3a3 	rbit	r3, r3
 8003d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d76:	fab3 f383 	clz	r3, r3
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d7e:	d802      	bhi.n	8003d86 <HAL_RCC_ClockConfig+0x182>
 8003d80:	4b31      	ldr	r3, [pc, #196]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	e00d      	b.n	8003da2 <HAL_RCC_ClockConfig+0x19e>
 8003d86:	2302      	movs	r3, #2
 8003d88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d92:	2302      	movs	r3, #2
 8003d94:	623b      	str	r3, [r7, #32]
 8003d96:	6a3b      	ldr	r3, [r7, #32]
 8003d98:	fa93 f3a3 	rbit	r3, r3
 8003d9c:	61fb      	str	r3, [r7, #28]
 8003d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da2:	2202      	movs	r2, #2
 8003da4:	61ba      	str	r2, [r7, #24]
 8003da6:	69ba      	ldr	r2, [r7, #24]
 8003da8:	fa92 f2a2 	rbit	r2, r2
 8003dac:	617a      	str	r2, [r7, #20]
  return result;
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	fab2 f282 	clz	r2, r2
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	f042 0220 	orr.w	r2, r2, #32
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	f002 021f 	and.w	r2, r2, #31
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e07a      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f023 0203 	bic.w	r2, r3, #3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	491a      	ldr	r1, [pc, #104]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de2:	f7fd fcf9 	bl	80017d8 <HAL_GetTick>
 8003de6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003de8:	e00a      	b.n	8003e00 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dea:	f7fd fcf5 	bl	80017d8 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e062      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e00:	4b11      	ldr	r3, [pc, #68]	@ (8003e48 <HAL_RCC_ClockConfig+0x244>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 020c 	and.w	r2, r3, #12
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d1eb      	bne.n	8003dea <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e12:	4b0c      	ldr	r3, [pc, #48]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d215      	bcs.n	8003e4c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e20:	4b08      	ldr	r3, [pc, #32]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f023 0207 	bic.w	r2, r3, #7
 8003e28:	4906      	ldr	r1, [pc, #24]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e30:	4b04      	ldr	r3, [pc, #16]	@ (8003e44 <HAL_RCC_ClockConfig+0x240>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0307 	and.w	r3, r3, #7
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d006      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e041      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2c2>
 8003e42:	bf00      	nop
 8003e44:	40022000 	.word	0x40022000
 8003e48:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e58:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed0 <HAL_RCC_ClockConfig+0x2cc>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	491a      	ldr	r1, [pc, #104]	@ (8003ed0 <HAL_RCC_ClockConfig+0x2cc>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e76:	4b16      	ldr	r3, [pc, #88]	@ (8003ed0 <HAL_RCC_ClockConfig+0x2cc>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	4912      	ldr	r1, [pc, #72]	@ (8003ed0 <HAL_RCC_ClockConfig+0x2cc>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003e8a:	f000 f829 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 8003e8e:	4601      	mov	r1, r0
 8003e90:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed0 <HAL_RCC_ClockConfig+0x2cc>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e98:	22f0      	movs	r2, #240	@ 0xf0
 8003e9a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	fa92 f2a2 	rbit	r2, r2
 8003ea2:	60fa      	str	r2, [r7, #12]
  return result;
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	fab2 f282 	clz	r2, r2
 8003eaa:	b2d2      	uxtb	r2, r2
 8003eac:	40d3      	lsrs	r3, r2
 8003eae:	4a09      	ldr	r2, [pc, #36]	@ (8003ed4 <HAL_RCC_ClockConfig+0x2d0>)
 8003eb0:	5cd3      	ldrb	r3, [r2, r3]
 8003eb2:	fa21 f303 	lsr.w	r3, r1, r3
 8003eb6:	4a08      	ldr	r2, [pc, #32]	@ (8003ed8 <HAL_RCC_ClockConfig+0x2d4>)
 8003eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003eba:	4b08      	ldr	r3, [pc, #32]	@ (8003edc <HAL_RCC_ClockConfig+0x2d8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fd fc46 	bl	8001750 <HAL_InitTick>
  
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3778      	adds	r7, #120	@ 0x78
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	080132b4 	.word	0x080132b4
 8003ed8:	20000000 	.word	0x20000000
 8003edc:	20000004 	.word	0x20000004

08003ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	2300      	movs	r3, #0
 8003eec:	60bb      	str	r3, [r7, #8]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003efa:	4b1f      	ldr	r3, [pc, #124]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d002      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x30>
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d003      	beq.n	8003f16 <HAL_RCC_GetSysClockFreq+0x36>
 8003f0e:	e029      	b.n	8003f64 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f10:	4b1a      	ldr	r3, [pc, #104]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f12:	613b      	str	r3, [r7, #16]
      break;
 8003f14:	e029      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	0c9b      	lsrs	r3, r3, #18
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	4a18      	ldr	r2, [pc, #96]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f20:	5cd3      	ldrb	r3, [r2, r3]
 8003f22:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003f24:	4b14      	ldr	r3, [pc, #80]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f28:	f003 030f 	and.w	r3, r3, #15
 8003f2c:	4a15      	ldr	r2, [pc, #84]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f2e:	5cd3      	ldrb	r3, [r2, r3]
 8003f30:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d008      	beq.n	8003f4e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f3c:	4a0f      	ldr	r2, [pc, #60]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	fb02 f303 	mul.w	r3, r2, r3
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	e007      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	fb02 f303 	mul.w	r3, r2, r3
 8003f5c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	613b      	str	r3, [r7, #16]
      break;
 8003f62:	e002      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f64:	4b05      	ldr	r3, [pc, #20]	@ (8003f7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f66:	613b      	str	r3, [r7, #16]
      break;
 8003f68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f6a:	693b      	ldr	r3, [r7, #16]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	371c      	adds	r7, #28
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	007a1200 	.word	0x007a1200
 8003f80:	080132cc 	.word	0x080132cc
 8003f84:	080132dc 	.word	0x080132dc

08003f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f8c:	4b03      	ldr	r3, [pc, #12]	@ (8003f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	20000000 	.word	0x20000000

08003fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003fa6:	f7ff ffef 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003faa:	4601      	mov	r1, r0
 8003fac:	4b0b      	ldr	r3, [pc, #44]	@ (8003fdc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fb4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003fb8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	fa92 f2a2 	rbit	r2, r2
 8003fc0:	603a      	str	r2, [r7, #0]
  return result;
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	fab2 f282 	clz	r2, r2
 8003fc8:	b2d2      	uxtb	r2, r2
 8003fca:	40d3      	lsrs	r3, r2
 8003fcc:	4a04      	ldr	r2, [pc, #16]	@ (8003fe0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003fce:	5cd3      	ldrb	r3, [r2, r3]
 8003fd0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	080132c4 	.word	0x080132c4

08003fe4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003fea:	f7ff ffcd 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003fee:	4601      	mov	r1, r0
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8004020 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003ff8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003ffc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	fa92 f2a2 	rbit	r2, r2
 8004004:	603a      	str	r2, [r7, #0]
  return result;
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	fab2 f282 	clz	r2, r2
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	40d3      	lsrs	r3, r2
 8004010:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004012:	5cd3      	ldrb	r3, [r2, r3]
 8004014:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004018:	4618      	mov	r0, r3
 800401a:	3708      	adds	r7, #8
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000
 8004024:	080132c4 	.word	0x080132c4

08004028 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b092      	sub	sp, #72	@ 0x48
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004038:	2300      	movs	r3, #0
 800403a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 80d2 	beq.w	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800404c:	4b4d      	ldr	r3, [pc, #308]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800404e:	69db      	ldr	r3, [r3, #28]
 8004050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10e      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004058:	4b4a      	ldr	r3, [pc, #296]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	4a49      	ldr	r2, [pc, #292]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800405e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004062:	61d3      	str	r3, [r2, #28]
 8004064:	4b47      	ldr	r3, [pc, #284]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406c:	60bb      	str	r3, [r7, #8]
 800406e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004070:	2301      	movs	r3, #1
 8004072:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004076:	4b44      	ldr	r3, [pc, #272]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407e:	2b00      	cmp	r3, #0
 8004080:	d118      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004082:	4b41      	ldr	r3, [pc, #260]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a40      	ldr	r2, [pc, #256]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800408c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800408e:	f7fd fba3 	bl	80017d8 <HAL_GetTick>
 8004092:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004094:	e008      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004096:	f7fd fb9f 	bl	80017d8 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	2b64      	cmp	r3, #100	@ 0x64
 80040a2:	d901      	bls.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80040a4:	2303      	movs	r3, #3
 80040a6:	e1d4      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a8:	4b37      	ldr	r3, [pc, #220]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0f0      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040b4:	4b33      	ldr	r3, [pc, #204]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f000 8082 	beq.w	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d07a      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80040e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e6:	fa93 f3a3 	rbit	r3, r3
 80040ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80040ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040ee:	fab3 f383 	clz	r3, r3
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	461a      	mov	r2, r3
 80040f6:	4b25      	ldr	r3, [pc, #148]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040f8:	4413      	add	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	461a      	mov	r2, r3
 80040fe:	2301      	movs	r3, #1
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004106:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410a:	fa93 f3a3 	rbit	r3, r3
 800410e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004112:	fab3 f383 	clz	r3, r3
 8004116:	b2db      	uxtb	r3, r3
 8004118:	461a      	mov	r2, r3
 800411a:	4b1c      	ldr	r3, [pc, #112]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800411c:	4413      	add	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	461a      	mov	r2, r3
 8004122:	2300      	movs	r3, #0
 8004124:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004126:	4a17      	ldr	r2, [pc, #92]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800412a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800412c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d049      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004136:	f7fd fb4f 	bl	80017d8 <HAL_GetTick>
 800413a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800413c:	e00a      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800413e:	f7fd fb4b 	bl	80017d8 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800414c:	4293      	cmp	r3, r2
 800414e:	d901      	bls.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e17e      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8004154:	2302      	movs	r3, #2
 8004156:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415a:	fa93 f3a3 	rbit	r3, r3
 800415e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004160:	2302      	movs	r3, #2
 8004162:	623b      	str	r3, [r7, #32]
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	fa93 f3a3 	rbit	r3, r3
 800416a:	61fb      	str	r3, [r7, #28]
  return result;
 800416c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416e:	fab3 f383 	clz	r3, r3
 8004172:	b2db      	uxtb	r3, r3
 8004174:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d108      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800417e:	4b01      	ldr	r3, [pc, #4]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	e00d      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004184:	40021000 	.word	0x40021000
 8004188:	40007000 	.word	0x40007000
 800418c:	10908100 	.word	0x10908100
 8004190:	2302      	movs	r3, #2
 8004192:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	fa93 f3a3 	rbit	r3, r3
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	4b9a      	ldr	r3, [pc, #616]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800419e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a0:	2202      	movs	r2, #2
 80041a2:	613a      	str	r2, [r7, #16]
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	fa92 f2a2 	rbit	r2, r2
 80041aa:	60fa      	str	r2, [r7, #12]
  return result;
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	fab2 f282 	clz	r2, r2
 80041b2:	b2d2      	uxtb	r2, r2
 80041b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041b8:	b2d2      	uxtb	r2, r2
 80041ba:	f002 021f 	and.w	r2, r2, #31
 80041be:	2101      	movs	r1, #1
 80041c0:	fa01 f202 	lsl.w	r2, r1, r2
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d0b9      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80041ca:	4b8f      	ldr	r3, [pc, #572]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	498c      	ldr	r1, [pc, #560]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d105      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041e4:	4b88      	ldr	r3, [pc, #544]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	4a87      	ldr	r2, [pc, #540]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041fc:	4b82      	ldr	r3, [pc, #520]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004200:	f023 0203 	bic.w	r2, r3, #3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	497f      	ldr	r1, [pc, #508]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800420a:	4313      	orrs	r3, r2
 800420c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d008      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800421a:	4b7b      	ldr	r3, [pc, #492]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	4978      	ldr	r1, [pc, #480]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004228:	4313      	orrs	r3, r2
 800422a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b00      	cmp	r3, #0
 8004236:	d008      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004238:	4b73      	ldr	r3, [pc, #460]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800423a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	4970      	ldr	r1, [pc, #448]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004246:	4313      	orrs	r3, r2
 8004248:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d008      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004256:	4b6c      	ldr	r3, [pc, #432]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425a:	f023 0210 	bic.w	r2, r3, #16
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	4969      	ldr	r1, [pc, #420]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004264:	4313      	orrs	r3, r2
 8004266:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d008      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004274:	4b64      	ldr	r3, [pc, #400]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004280:	4961      	ldr	r1, [pc, #388]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004282:	4313      	orrs	r3, r2
 8004284:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800428e:	2b00      	cmp	r3, #0
 8004290:	d008      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004292:	4b5d      	ldr	r3, [pc, #372]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004296:	f023 0220 	bic.w	r2, r3, #32
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	495a      	ldr	r1, [pc, #360]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d008      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042b0:	4b55      	ldr	r3, [pc, #340]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	4952      	ldr	r1, [pc, #328]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d008      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042ce:	4b4e      	ldr	r3, [pc, #312]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	494b      	ldr	r1, [pc, #300]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0310 	and.w	r3, r3, #16
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d008      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042ec:	4b46      	ldr	r3, [pc, #280]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	4943      	ldr	r1, [pc, #268]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800430a:	4b3f      	ldr	r3, [pc, #252]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004316:	493c      	ldr	r1, [pc, #240]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004318:	4313      	orrs	r3, r2
 800431a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004324:	2b00      	cmp	r3, #0
 8004326:	d008      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004328:	4b37      	ldr	r3, [pc, #220]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800432a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	4934      	ldr	r1, [pc, #208]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004336:	4313      	orrs	r3, r2
 8004338:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d008      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004346:	4b30      	ldr	r3, [pc, #192]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434a:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004352:	492d      	ldr	r1, [pc, #180]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004354:	4313      	orrs	r3, r2
 8004356:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d008      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004364:	4b28      	ldr	r3, [pc, #160]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004368:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004370:	4925      	ldr	r1, [pc, #148]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004382:	4b21      	ldr	r3, [pc, #132]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004386:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	491e      	ldr	r1, [pc, #120]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004390:	4313      	orrs	r3, r2
 8004392:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80043a0:	4b19      	ldr	r3, [pc, #100]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ac:	4916      	ldr	r1, [pc, #88]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d008      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80043be:	4b12      	ldr	r3, [pc, #72]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ca:	490f      	ldr	r1, [pc, #60]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80043dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e8:	4907      	ldr	r1, [pc, #28]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00c      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80043fa:	4b03      	ldr	r3, [pc, #12]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fe:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	e002      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004406:	bf00      	nop
 8004408:	40021000 	.word	0x40021000
 800440c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440e:	4913      	ldr	r1, [pc, #76]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004410:	4313      	orrs	r3, r2
 8004412:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d008      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004420:	4b0e      	ldr	r3, [pc, #56]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800442c:	490b      	ldr	r1, [pc, #44]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800442e:	4313      	orrs	r3, r2
 8004430:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d008      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800443e:	4b07      	ldr	r3, [pc, #28]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004442:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800444a:	4904      	ldr	r1, [pc, #16]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800444c:	4313      	orrs	r3, r2
 800444e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3748      	adds	r7, #72	@ 0x48
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	40021000 	.word	0x40021000

08004460 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e049      	b.n	8004506 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d106      	bne.n	800448c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f7fc ffa8 	bl	80013dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3304      	adds	r3, #4
 800449c:	4619      	mov	r1, r3
 800449e:	4610      	mov	r0, r2
 80044a0:	f000 fa9a 	bl	80049d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
	...

08004510 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b01      	cmp	r3, #1
 8004522:	d001      	beq.n	8004528 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e04f      	b.n	80045c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0201 	orr.w	r2, r2, #1
 800453e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a23      	ldr	r2, [pc, #140]	@ (80045d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d01d      	beq.n	8004586 <HAL_TIM_Base_Start_IT+0x76>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004552:	d018      	beq.n	8004586 <HAL_TIM_Base_Start_IT+0x76>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a1f      	ldr	r2, [pc, #124]	@ (80045d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d013      	beq.n	8004586 <HAL_TIM_Base_Start_IT+0x76>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a1e      	ldr	r2, [pc, #120]	@ (80045dc <HAL_TIM_Base_Start_IT+0xcc>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00e      	beq.n	8004586 <HAL_TIM_Base_Start_IT+0x76>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a1c      	ldr	r2, [pc, #112]	@ (80045e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d009      	beq.n	8004586 <HAL_TIM_Base_Start_IT+0x76>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a1b      	ldr	r2, [pc, #108]	@ (80045e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d004      	beq.n	8004586 <HAL_TIM_Base_Start_IT+0x76>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a19      	ldr	r2, [pc, #100]	@ (80045e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d115      	bne.n	80045b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	4b17      	ldr	r3, [pc, #92]	@ (80045ec <HAL_TIM_Base_Start_IT+0xdc>)
 800458e:	4013      	ands	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2b06      	cmp	r3, #6
 8004596:	d015      	beq.n	80045c4 <HAL_TIM_Base_Start_IT+0xb4>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800459e:	d011      	beq.n	80045c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b0:	e008      	b.n	80045c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f042 0201 	orr.w	r2, r2, #1
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e000      	b.n	80045c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr
 80045d4:	40012c00 	.word	0x40012c00
 80045d8:	40000400 	.word	0x40000400
 80045dc:	40000800 	.word	0x40000800
 80045e0:	40013400 	.word	0x40013400
 80045e4:	40014000 	.word	0x40014000
 80045e8:	40015000 	.word	0x40015000
 80045ec:	00010007 	.word	0x00010007

080045f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b00      	cmp	r3, #0
 8004610:	d020      	beq.n	8004654 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d01b      	beq.n	8004654 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f06f 0202 	mvn.w	r2, #2
 8004624:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	f003 0303 	and.w	r3, r3, #3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f9ad 	bl	800499a <HAL_TIM_IC_CaptureCallback>
 8004640:	e005      	b.n	800464e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f99f 	bl	8004986 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f9b0 	bl	80049ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f003 0304 	and.w	r3, r3, #4
 800465a:	2b00      	cmp	r3, #0
 800465c:	d020      	beq.n	80046a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d01b      	beq.n	80046a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 0204 	mvn.w	r2, #4
 8004670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2202      	movs	r2, #2
 8004676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f987 	bl	800499a <HAL_TIM_IC_CaptureCallback>
 800468c:	e005      	b.n	800469a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f979 	bl	8004986 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 f98a 	bl	80049ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f003 0308 	and.w	r3, r3, #8
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d020      	beq.n	80046ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f003 0308 	and.w	r3, r3, #8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01b      	beq.n	80046ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f06f 0208 	mvn.w	r2, #8
 80046bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2204      	movs	r2, #4
 80046c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f961 	bl	800499a <HAL_TIM_IC_CaptureCallback>
 80046d8:	e005      	b.n	80046e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f953 	bl	8004986 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f964 	bl	80049ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 0310 	and.w	r3, r3, #16
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d020      	beq.n	8004738 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01b      	beq.n	8004738 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0210 	mvn.w	r2, #16
 8004708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2208      	movs	r2, #8
 800470e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f93b 	bl	800499a <HAL_TIM_IC_CaptureCallback>
 8004724:	e005      	b.n	8004732 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f92d 	bl	8004986 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f93e 	bl	80049ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00c      	beq.n	800475c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b00      	cmp	r3, #0
 800474a:	d007      	beq.n	800475c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0201 	mvn.w	r2, #1
 8004754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7fc fd3a 	bl	80011d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00c      	beq.n	8004780 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476c:	2b00      	cmp	r3, #0
 800476e:	d007      	beq.n	8004780 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fb06 	bl	8004d8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00c      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800479c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fafe 	bl	8004da0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00c      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f8fd 	bl	80049c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d007      	beq.n	80047ec <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f06f 0220 	mvn.w	r2, #32
 80047e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fac6 	bl	8004d78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_TIM_ConfigClockSource+0x1c>
 800480c:	2302      	movs	r3, #2
 800480e:	e0b6      	b.n	800497e <HAL_TIM_ConfigClockSource+0x18a>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800482e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800483a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800484c:	d03e      	beq.n	80048cc <HAL_TIM_ConfigClockSource+0xd8>
 800484e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004852:	f200 8087 	bhi.w	8004964 <HAL_TIM_ConfigClockSource+0x170>
 8004856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485a:	f000 8086 	beq.w	800496a <HAL_TIM_ConfigClockSource+0x176>
 800485e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004862:	d87f      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 8004864:	2b70      	cmp	r3, #112	@ 0x70
 8004866:	d01a      	beq.n	800489e <HAL_TIM_ConfigClockSource+0xaa>
 8004868:	2b70      	cmp	r3, #112	@ 0x70
 800486a:	d87b      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 800486c:	2b60      	cmp	r3, #96	@ 0x60
 800486e:	d050      	beq.n	8004912 <HAL_TIM_ConfigClockSource+0x11e>
 8004870:	2b60      	cmp	r3, #96	@ 0x60
 8004872:	d877      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 8004874:	2b50      	cmp	r3, #80	@ 0x50
 8004876:	d03c      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0xfe>
 8004878:	2b50      	cmp	r3, #80	@ 0x50
 800487a:	d873      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 800487c:	2b40      	cmp	r3, #64	@ 0x40
 800487e:	d058      	beq.n	8004932 <HAL_TIM_ConfigClockSource+0x13e>
 8004880:	2b40      	cmp	r3, #64	@ 0x40
 8004882:	d86f      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 8004884:	2b30      	cmp	r3, #48	@ 0x30
 8004886:	d064      	beq.n	8004952 <HAL_TIM_ConfigClockSource+0x15e>
 8004888:	2b30      	cmp	r3, #48	@ 0x30
 800488a:	d86b      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 800488c:	2b20      	cmp	r3, #32
 800488e:	d060      	beq.n	8004952 <HAL_TIM_ConfigClockSource+0x15e>
 8004890:	2b20      	cmp	r3, #32
 8004892:	d867      	bhi.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
 8004894:	2b00      	cmp	r3, #0
 8004896:	d05c      	beq.n	8004952 <HAL_TIM_ConfigClockSource+0x15e>
 8004898:	2b10      	cmp	r3, #16
 800489a:	d05a      	beq.n	8004952 <HAL_TIM_ConfigClockSource+0x15e>
 800489c:	e062      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048ae:	f000 f9b7 	bl	8004c20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	609a      	str	r2, [r3, #8]
      break;
 80048ca:	e04f      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048dc:	f000 f9a0 	bl	8004c20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689a      	ldr	r2, [r3, #8]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048ee:	609a      	str	r2, [r3, #8]
      break;
 80048f0:	e03c      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fe:	461a      	mov	r2, r3
 8004900:	f000 f914 	bl	8004b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2150      	movs	r1, #80	@ 0x50
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f96d 	bl	8004bea <TIM_ITRx_SetConfig>
      break;
 8004910:	e02c      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800491e:	461a      	mov	r2, r3
 8004920:	f000 f933 	bl	8004b8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2160      	movs	r1, #96	@ 0x60
 800492a:	4618      	mov	r0, r3
 800492c:	f000 f95d 	bl	8004bea <TIM_ITRx_SetConfig>
      break;
 8004930:	e01c      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800493e:	461a      	mov	r2, r3
 8004940:	f000 f8f4 	bl	8004b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2140      	movs	r1, #64	@ 0x40
 800494a:	4618      	mov	r0, r3
 800494c:	f000 f94d 	bl	8004bea <TIM_ITRx_SetConfig>
      break;
 8004950:	e00c      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4619      	mov	r1, r3
 800495c:	4610      	mov	r0, r2
 800495e:	f000 f944 	bl	8004bea <TIM_ITRx_SetConfig>
      break;
 8004962:	e003      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	73fb      	strb	r3, [r7, #15]
      break;
 8004968:	e000      	b.n	800496c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800496a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800497c:	7bfb      	ldrb	r3, [r7, #15]
}
 800497e:	4618      	mov	r0, r3
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800498e:	bf00      	nop
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b083      	sub	sp, #12
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
	...

080049d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a48      	ldr	r2, [pc, #288]	@ (8004b0c <TIM_Base_SetConfig+0x134>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d013      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049f6:	d00f      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a45      	ldr	r2, [pc, #276]	@ (8004b10 <TIM_Base_SetConfig+0x138>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d00b      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a44      	ldr	r2, [pc, #272]	@ (8004b14 <TIM_Base_SetConfig+0x13c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d007      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a43      	ldr	r2, [pc, #268]	@ (8004b18 <TIM_Base_SetConfig+0x140>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d003      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a42      	ldr	r2, [pc, #264]	@ (8004b1c <TIM_Base_SetConfig+0x144>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d108      	bne.n	8004a2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a37      	ldr	r2, [pc, #220]	@ (8004b0c <TIM_Base_SetConfig+0x134>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d01f      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a38:	d01b      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a34      	ldr	r2, [pc, #208]	@ (8004b10 <TIM_Base_SetConfig+0x138>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d017      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a33      	ldr	r2, [pc, #204]	@ (8004b14 <TIM_Base_SetConfig+0x13c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d013      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a32      	ldr	r2, [pc, #200]	@ (8004b18 <TIM_Base_SetConfig+0x140>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d00f      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a32      	ldr	r2, [pc, #200]	@ (8004b20 <TIM_Base_SetConfig+0x148>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d00b      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a31      	ldr	r2, [pc, #196]	@ (8004b24 <TIM_Base_SetConfig+0x14c>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d007      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a30      	ldr	r2, [pc, #192]	@ (8004b28 <TIM_Base_SetConfig+0x150>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d003      	beq.n	8004a72 <TIM_Base_SetConfig+0x9a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b1c <TIM_Base_SetConfig+0x144>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d108      	bne.n	8004a84 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a18      	ldr	r2, [pc, #96]	@ (8004b0c <TIM_Base_SetConfig+0x134>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d013      	beq.n	8004ad8 <TIM_Base_SetConfig+0x100>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a19      	ldr	r2, [pc, #100]	@ (8004b18 <TIM_Base_SetConfig+0x140>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00f      	beq.n	8004ad8 <TIM_Base_SetConfig+0x100>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a19      	ldr	r2, [pc, #100]	@ (8004b20 <TIM_Base_SetConfig+0x148>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d00b      	beq.n	8004ad8 <TIM_Base_SetConfig+0x100>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a18      	ldr	r2, [pc, #96]	@ (8004b24 <TIM_Base_SetConfig+0x14c>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d007      	beq.n	8004ad8 <TIM_Base_SetConfig+0x100>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a17      	ldr	r2, [pc, #92]	@ (8004b28 <TIM_Base_SetConfig+0x150>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d003      	beq.n	8004ad8 <TIM_Base_SetConfig+0x100>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a12      	ldr	r2, [pc, #72]	@ (8004b1c <TIM_Base_SetConfig+0x144>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d103      	bne.n	8004ae0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d105      	bne.n	8004afe <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f023 0201 	bic.w	r2, r3, #1
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	611a      	str	r2, [r3, #16]
  }
}
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	40012c00 	.word	0x40012c00
 8004b10:	40000400 	.word	0x40000400
 8004b14:	40000800 	.word	0x40000800
 8004b18:	40013400 	.word	0x40013400
 8004b1c:	40015000 	.word	0x40015000
 8004b20:	40014000 	.word	0x40014000
 8004b24:	40014400 	.word	0x40014400
 8004b28:	40014800 	.word	0x40014800

08004b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	f023 0201 	bic.w	r2, r3, #1
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f023 030a 	bic.w	r3, r3, #10
 8004b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	621a      	str	r2, [r3, #32]
}
 8004b7e:	bf00      	nop
 8004b80:	371c      	adds	r7, #28
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b087      	sub	sp, #28
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	f023 0210 	bic.w	r2, r3, #16
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	031b      	lsls	r3, r3, #12
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b085      	sub	sp, #20
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
 8004bf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	f043 0307 	orr.w	r3, r3, #7
 8004c0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	609a      	str	r2, [r3, #8]
}
 8004c14:	bf00      	nop
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
 8004c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	021a      	lsls	r2, r3, #8
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	431a      	orrs	r2, r3
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	697a      	ldr	r2, [r7, #20]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	609a      	str	r2, [r3, #8]
}
 8004c54:	bf00      	nop
 8004c56:	371c      	adds	r7, #28
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d101      	bne.n	8004c78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c74:	2302      	movs	r3, #2
 8004c76:	e06d      	b.n	8004d54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a30      	ldr	r2, [pc, #192]	@ (8004d60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d009      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a2f      	ldr	r2, [pc, #188]	@ (8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a2d      	ldr	r2, [pc, #180]	@ (8004d68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d108      	bne.n	8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004cbc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8004d60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d01d      	beq.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cf4:	d018      	beq.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d013      	beq.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a1a      	ldr	r2, [pc, #104]	@ (8004d70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d00e      	beq.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a15      	ldr	r2, [pc, #84]	@ (8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d009      	beq.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a16      	ldr	r2, [pc, #88]	@ (8004d74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d004      	beq.n	8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a11      	ldr	r2, [pc, #68]	@ (8004d68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d10c      	bne.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3714      	adds	r7, #20
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	40012c00 	.word	0x40012c00
 8004d64:	40013400 	.word	0x40013400
 8004d68:	40015000 	.word	0x40015000
 8004d6c:	40000400 	.word	0x40000400
 8004d70:	40000800 	.word	0x40000800
 8004d74:	40014000 	.word	0x40014000

08004d78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e040      	b.n	8004e48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d106      	bne.n	8004ddc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7fc fb26 	bl	8001428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2224      	movs	r2, #36	@ 0x24
 8004de0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 0201 	bic.w	r2, r2, #1
 8004df0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f9fc 	bl	80051f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f825 	bl	8004e50 <UART_SetConfig>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d101      	bne.n	8004e10 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e01b      	b.n	8004e48 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fa7b 	bl	800533c <UART_CheckIdleState>
 8004e46:	4603      	mov	r3, r0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b088      	sub	sp, #32
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	689a      	ldr	r2, [r3, #8]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	431a      	orrs	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4b92      	ldr	r3, [pc, #584]	@ (80050c4 <UART_SetConfig+0x274>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	6812      	ldr	r2, [r2, #0]
 8004e82:	6979      	ldr	r1, [r7, #20]
 8004e84:	430b      	orrs	r3, r1
 8004e86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a80      	ldr	r2, [pc, #512]	@ (80050c8 <UART_SetConfig+0x278>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d120      	bne.n	8004f0e <UART_SetConfig+0xbe>
 8004ecc:	4b7f      	ldr	r3, [pc, #508]	@ (80050cc <UART_SetConfig+0x27c>)
 8004ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d817      	bhi.n	8004f08 <UART_SetConfig+0xb8>
 8004ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ee0 <UART_SetConfig+0x90>)
 8004eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ede:	bf00      	nop
 8004ee0:	08004ef1 	.word	0x08004ef1
 8004ee4:	08004efd 	.word	0x08004efd
 8004ee8:	08004f03 	.word	0x08004f03
 8004eec:	08004ef7 	.word	0x08004ef7
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	77fb      	strb	r3, [r7, #31]
 8004ef4:	e0b5      	b.n	8005062 <UART_SetConfig+0x212>
 8004ef6:	2302      	movs	r3, #2
 8004ef8:	77fb      	strb	r3, [r7, #31]
 8004efa:	e0b2      	b.n	8005062 <UART_SetConfig+0x212>
 8004efc:	2304      	movs	r3, #4
 8004efe:	77fb      	strb	r3, [r7, #31]
 8004f00:	e0af      	b.n	8005062 <UART_SetConfig+0x212>
 8004f02:	2308      	movs	r3, #8
 8004f04:	77fb      	strb	r3, [r7, #31]
 8004f06:	e0ac      	b.n	8005062 <UART_SetConfig+0x212>
 8004f08:	2310      	movs	r3, #16
 8004f0a:	77fb      	strb	r3, [r7, #31]
 8004f0c:	e0a9      	b.n	8005062 <UART_SetConfig+0x212>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a6f      	ldr	r2, [pc, #444]	@ (80050d0 <UART_SetConfig+0x280>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d124      	bne.n	8004f62 <UART_SetConfig+0x112>
 8004f18:	4b6c      	ldr	r3, [pc, #432]	@ (80050cc <UART_SetConfig+0x27c>)
 8004f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f24:	d011      	beq.n	8004f4a <UART_SetConfig+0xfa>
 8004f26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f2a:	d817      	bhi.n	8004f5c <UART_SetConfig+0x10c>
 8004f2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f30:	d011      	beq.n	8004f56 <UART_SetConfig+0x106>
 8004f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f36:	d811      	bhi.n	8004f5c <UART_SetConfig+0x10c>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <UART_SetConfig+0xf4>
 8004f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f40:	d006      	beq.n	8004f50 <UART_SetConfig+0x100>
 8004f42:	e00b      	b.n	8004f5c <UART_SetConfig+0x10c>
 8004f44:	2300      	movs	r3, #0
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e08b      	b.n	8005062 <UART_SetConfig+0x212>
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	77fb      	strb	r3, [r7, #31]
 8004f4e:	e088      	b.n	8005062 <UART_SetConfig+0x212>
 8004f50:	2304      	movs	r3, #4
 8004f52:	77fb      	strb	r3, [r7, #31]
 8004f54:	e085      	b.n	8005062 <UART_SetConfig+0x212>
 8004f56:	2308      	movs	r3, #8
 8004f58:	77fb      	strb	r3, [r7, #31]
 8004f5a:	e082      	b.n	8005062 <UART_SetConfig+0x212>
 8004f5c:	2310      	movs	r3, #16
 8004f5e:	77fb      	strb	r3, [r7, #31]
 8004f60:	e07f      	b.n	8005062 <UART_SetConfig+0x212>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a5b      	ldr	r2, [pc, #364]	@ (80050d4 <UART_SetConfig+0x284>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d124      	bne.n	8004fb6 <UART_SetConfig+0x166>
 8004f6c:	4b57      	ldr	r3, [pc, #348]	@ (80050cc <UART_SetConfig+0x27c>)
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f70:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004f74:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f78:	d011      	beq.n	8004f9e <UART_SetConfig+0x14e>
 8004f7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f7e:	d817      	bhi.n	8004fb0 <UART_SetConfig+0x160>
 8004f80:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f84:	d011      	beq.n	8004faa <UART_SetConfig+0x15a>
 8004f86:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f8a:	d811      	bhi.n	8004fb0 <UART_SetConfig+0x160>
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <UART_SetConfig+0x148>
 8004f90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f94:	d006      	beq.n	8004fa4 <UART_SetConfig+0x154>
 8004f96:	e00b      	b.n	8004fb0 <UART_SetConfig+0x160>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	77fb      	strb	r3, [r7, #31]
 8004f9c:	e061      	b.n	8005062 <UART_SetConfig+0x212>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	77fb      	strb	r3, [r7, #31]
 8004fa2:	e05e      	b.n	8005062 <UART_SetConfig+0x212>
 8004fa4:	2304      	movs	r3, #4
 8004fa6:	77fb      	strb	r3, [r7, #31]
 8004fa8:	e05b      	b.n	8005062 <UART_SetConfig+0x212>
 8004faa:	2308      	movs	r3, #8
 8004fac:	77fb      	strb	r3, [r7, #31]
 8004fae:	e058      	b.n	8005062 <UART_SetConfig+0x212>
 8004fb0:	2310      	movs	r3, #16
 8004fb2:	77fb      	strb	r3, [r7, #31]
 8004fb4:	e055      	b.n	8005062 <UART_SetConfig+0x212>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a47      	ldr	r2, [pc, #284]	@ (80050d8 <UART_SetConfig+0x288>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d124      	bne.n	800500a <UART_SetConfig+0x1ba>
 8004fc0:	4b42      	ldr	r3, [pc, #264]	@ (80050cc <UART_SetConfig+0x27c>)
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004fc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004fcc:	d011      	beq.n	8004ff2 <UART_SetConfig+0x1a2>
 8004fce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004fd2:	d817      	bhi.n	8005004 <UART_SetConfig+0x1b4>
 8004fd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fd8:	d011      	beq.n	8004ffe <UART_SetConfig+0x1ae>
 8004fda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fde:	d811      	bhi.n	8005004 <UART_SetConfig+0x1b4>
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <UART_SetConfig+0x19c>
 8004fe4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fe8:	d006      	beq.n	8004ff8 <UART_SetConfig+0x1a8>
 8004fea:	e00b      	b.n	8005004 <UART_SetConfig+0x1b4>
 8004fec:	2300      	movs	r3, #0
 8004fee:	77fb      	strb	r3, [r7, #31]
 8004ff0:	e037      	b.n	8005062 <UART_SetConfig+0x212>
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	77fb      	strb	r3, [r7, #31]
 8004ff6:	e034      	b.n	8005062 <UART_SetConfig+0x212>
 8004ff8:	2304      	movs	r3, #4
 8004ffa:	77fb      	strb	r3, [r7, #31]
 8004ffc:	e031      	b.n	8005062 <UART_SetConfig+0x212>
 8004ffe:	2308      	movs	r3, #8
 8005000:	77fb      	strb	r3, [r7, #31]
 8005002:	e02e      	b.n	8005062 <UART_SetConfig+0x212>
 8005004:	2310      	movs	r3, #16
 8005006:	77fb      	strb	r3, [r7, #31]
 8005008:	e02b      	b.n	8005062 <UART_SetConfig+0x212>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a33      	ldr	r2, [pc, #204]	@ (80050dc <UART_SetConfig+0x28c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d124      	bne.n	800505e <UART_SetConfig+0x20e>
 8005014:	4b2d      	ldr	r3, [pc, #180]	@ (80050cc <UART_SetConfig+0x27c>)
 8005016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005018:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800501c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005020:	d011      	beq.n	8005046 <UART_SetConfig+0x1f6>
 8005022:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005026:	d817      	bhi.n	8005058 <UART_SetConfig+0x208>
 8005028:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800502c:	d011      	beq.n	8005052 <UART_SetConfig+0x202>
 800502e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005032:	d811      	bhi.n	8005058 <UART_SetConfig+0x208>
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <UART_SetConfig+0x1f0>
 8005038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800503c:	d006      	beq.n	800504c <UART_SetConfig+0x1fc>
 800503e:	e00b      	b.n	8005058 <UART_SetConfig+0x208>
 8005040:	2300      	movs	r3, #0
 8005042:	77fb      	strb	r3, [r7, #31]
 8005044:	e00d      	b.n	8005062 <UART_SetConfig+0x212>
 8005046:	2302      	movs	r3, #2
 8005048:	77fb      	strb	r3, [r7, #31]
 800504a:	e00a      	b.n	8005062 <UART_SetConfig+0x212>
 800504c:	2304      	movs	r3, #4
 800504e:	77fb      	strb	r3, [r7, #31]
 8005050:	e007      	b.n	8005062 <UART_SetConfig+0x212>
 8005052:	2308      	movs	r3, #8
 8005054:	77fb      	strb	r3, [r7, #31]
 8005056:	e004      	b.n	8005062 <UART_SetConfig+0x212>
 8005058:	2310      	movs	r3, #16
 800505a:	77fb      	strb	r3, [r7, #31]
 800505c:	e001      	b.n	8005062 <UART_SetConfig+0x212>
 800505e:	2310      	movs	r3, #16
 8005060:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800506a:	d16b      	bne.n	8005144 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800506c:	7ffb      	ldrb	r3, [r7, #31]
 800506e:	2b08      	cmp	r3, #8
 8005070:	d838      	bhi.n	80050e4 <UART_SetConfig+0x294>
 8005072:	a201      	add	r2, pc, #4	@ (adr r2, 8005078 <UART_SetConfig+0x228>)
 8005074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005078:	0800509d 	.word	0x0800509d
 800507c:	080050a5 	.word	0x080050a5
 8005080:	080050ad 	.word	0x080050ad
 8005084:	080050e5 	.word	0x080050e5
 8005088:	080050b3 	.word	0x080050b3
 800508c:	080050e5 	.word	0x080050e5
 8005090:	080050e5 	.word	0x080050e5
 8005094:	080050e5 	.word	0x080050e5
 8005098:	080050bb 	.word	0x080050bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800509c:	f7fe ff80 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 80050a0:	61b8      	str	r0, [r7, #24]
        break;
 80050a2:	e024      	b.n	80050ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050a4:	f7fe ff9e 	bl	8003fe4 <HAL_RCC_GetPCLK2Freq>
 80050a8:	61b8      	str	r0, [r7, #24]
        break;
 80050aa:	e020      	b.n	80050ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050ac:	4b0c      	ldr	r3, [pc, #48]	@ (80050e0 <UART_SetConfig+0x290>)
 80050ae:	61bb      	str	r3, [r7, #24]
        break;
 80050b0:	e01d      	b.n	80050ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050b2:	f7fe ff15 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 80050b6:	61b8      	str	r0, [r7, #24]
        break;
 80050b8:	e019      	b.n	80050ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050be:	61bb      	str	r3, [r7, #24]
        break;
 80050c0:	e015      	b.n	80050ee <UART_SetConfig+0x29e>
 80050c2:	bf00      	nop
 80050c4:	efff69f3 	.word	0xefff69f3
 80050c8:	40013800 	.word	0x40013800
 80050cc:	40021000 	.word	0x40021000
 80050d0:	40004400 	.word	0x40004400
 80050d4:	40004800 	.word	0x40004800
 80050d8:	40004c00 	.word	0x40004c00
 80050dc:	40005000 	.word	0x40005000
 80050e0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	77bb      	strb	r3, [r7, #30]
        break;
 80050ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d073      	beq.n	80051dc <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	005a      	lsls	r2, r3, #1
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	085b      	lsrs	r3, r3, #1
 80050fe:	441a      	add	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	2b0f      	cmp	r3, #15
 800510e:	d916      	bls.n	800513e <UART_SetConfig+0x2ee>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005116:	d212      	bcs.n	800513e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	b29b      	uxth	r3, r3
 800511c:	f023 030f 	bic.w	r3, r3, #15
 8005120:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	085b      	lsrs	r3, r3, #1
 8005126:	b29b      	uxth	r3, r3
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	b29a      	uxth	r2, r3
 800512e:	89fb      	ldrh	r3, [r7, #14]
 8005130:	4313      	orrs	r3, r2
 8005132:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	89fa      	ldrh	r2, [r7, #14]
 800513a:	60da      	str	r2, [r3, #12]
 800513c:	e04e      	b.n	80051dc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	77bb      	strb	r3, [r7, #30]
 8005142:	e04b      	b.n	80051dc <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005144:	7ffb      	ldrb	r3, [r7, #31]
 8005146:	2b08      	cmp	r3, #8
 8005148:	d827      	bhi.n	800519a <UART_SetConfig+0x34a>
 800514a:	a201      	add	r2, pc, #4	@ (adr r2, 8005150 <UART_SetConfig+0x300>)
 800514c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005150:	08005175 	.word	0x08005175
 8005154:	0800517d 	.word	0x0800517d
 8005158:	08005185 	.word	0x08005185
 800515c:	0800519b 	.word	0x0800519b
 8005160:	0800518b 	.word	0x0800518b
 8005164:	0800519b 	.word	0x0800519b
 8005168:	0800519b 	.word	0x0800519b
 800516c:	0800519b 	.word	0x0800519b
 8005170:	08005193 	.word	0x08005193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005174:	f7fe ff14 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 8005178:	61b8      	str	r0, [r7, #24]
        break;
 800517a:	e013      	b.n	80051a4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800517c:	f7fe ff32 	bl	8003fe4 <HAL_RCC_GetPCLK2Freq>
 8005180:	61b8      	str	r0, [r7, #24]
        break;
 8005182:	e00f      	b.n	80051a4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005184:	4b1b      	ldr	r3, [pc, #108]	@ (80051f4 <UART_SetConfig+0x3a4>)
 8005186:	61bb      	str	r3, [r7, #24]
        break;
 8005188:	e00c      	b.n	80051a4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518a:	f7fe fea9 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 800518e:	61b8      	str	r0, [r7, #24]
        break;
 8005190:	e008      	b.n	80051a4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005196:	61bb      	str	r3, [r7, #24]
        break;
 8005198:	e004      	b.n	80051a4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	77bb      	strb	r3, [r7, #30]
        break;
 80051a2:	bf00      	nop
    }

    if (pclk != 0U)
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d018      	beq.n	80051dc <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	085a      	lsrs	r2, r3, #1
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	441a      	add	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b0f      	cmp	r3, #15
 80051c2:	d909      	bls.n	80051d8 <UART_SetConfig+0x388>
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051ca:	d205      	bcs.n	80051d8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60da      	str	r2, [r3, #12]
 80051d6:	e001      	b.n	80051dc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80051e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	007a1200 	.word	0x007a1200

080051f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	f003 0308 	and.w	r3, r3, #8
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00a      	beq.n	8005222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00a      	beq.n	8005266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526a:	f003 0304 	and.w	r3, r3, #4
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	430a      	orrs	r2, r1
 8005286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528c:	f003 0310 	and.w	r3, r3, #16
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00a      	beq.n	80052aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	f003 0320 	and.w	r3, r3, #32
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	430a      	orrs	r2, r1
 80052ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d01a      	beq.n	800530e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052f6:	d10a      	bne.n	800530e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00a      	beq.n	8005330 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	605a      	str	r2, [r3, #4]
  }
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b098      	sub	sp, #96	@ 0x60
 8005340:	af02      	add	r7, sp, #8
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800534c:	f7fc fa44 	bl	80017d8 <HAL_GetTick>
 8005350:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0308 	and.w	r3, r3, #8
 800535c:	2b08      	cmp	r3, #8
 800535e:	d12e      	bne.n	80053be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005360:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005368:	2200      	movs	r2, #0
 800536a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f88c 	bl	800548c <UART_WaitOnFlagUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d021      	beq.n	80053be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800538a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800538e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	461a      	mov	r2, r3
 8005396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005398:	647b      	str	r3, [r7, #68]	@ 0x44
 800539a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800539e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053a0:	e841 2300 	strex	r3, r2, [r1]
 80053a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1e6      	bne.n	800537a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2220      	movs	r2, #32
 80053b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e062      	b.n	8005484 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0304 	and.w	r3, r3, #4
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d149      	bne.n	8005460 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053d4:	2200      	movs	r2, #0
 80053d6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f856 	bl	800548c <UART_WaitOnFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d03c      	beq.n	8005460 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ee:	e853 3f00 	ldrex	r3, [r3]
 80053f2:	623b      	str	r3, [r7, #32]
   return(result);
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	461a      	mov	r2, r3
 8005402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005404:	633b      	str	r3, [r7, #48]	@ 0x30
 8005406:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005408:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800540a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800540c:	e841 2300 	strex	r3, r2, [r1]
 8005410:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1e6      	bne.n	80053e6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3308      	adds	r3, #8
 800541e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	e853 3f00 	ldrex	r3, [r3]
 8005426:	60fb      	str	r3, [r7, #12]
   return(result);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0301 	bic.w	r3, r3, #1
 800542e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3308      	adds	r3, #8
 8005436:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005438:	61fa      	str	r2, [r7, #28]
 800543a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543c:	69b9      	ldr	r1, [r7, #24]
 800543e:	69fa      	ldr	r2, [r7, #28]
 8005440:	e841 2300 	strex	r3, r2, [r1]
 8005444:	617b      	str	r3, [r7, #20]
   return(result);
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1e5      	bne.n	8005418 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2220      	movs	r2, #32
 8005450:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e011      	b.n	8005484 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2220      	movs	r2, #32
 8005464:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2220      	movs	r2, #32
 800546a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3758      	adds	r7, #88	@ 0x58
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	603b      	str	r3, [r7, #0]
 8005498:	4613      	mov	r3, r2
 800549a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800549c:	e04f      	b.n	800553e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a4:	d04b      	beq.n	800553e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054a6:	f7fc f997 	bl	80017d8 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	69ba      	ldr	r2, [r7, #24]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d302      	bcc.n	80054bc <UART_WaitOnFlagUntilTimeout+0x30>
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d101      	bne.n	80054c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e04e      	b.n	800555e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d037      	beq.n	800553e <UART_WaitOnFlagUntilTimeout+0xb2>
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b80      	cmp	r3, #128	@ 0x80
 80054d2:	d034      	beq.n	800553e <UART_WaitOnFlagUntilTimeout+0xb2>
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b40      	cmp	r3, #64	@ 0x40
 80054d8:	d031      	beq.n	800553e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	f003 0308 	and.w	r3, r3, #8
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	d110      	bne.n	800550a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2208      	movs	r2, #8
 80054ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 f838 	bl	8005566 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2208      	movs	r2, #8
 80054fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e029      	b.n	800555e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005514:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005518:	d111      	bne.n	800553e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005522:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 f81e 	bl	8005566 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e00f      	b.n	800555e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69da      	ldr	r2, [r3, #28]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	4013      	ands	r3, r2
 8005548:	68ba      	ldr	r2, [r7, #8]
 800554a:	429a      	cmp	r2, r3
 800554c:	bf0c      	ite	eq
 800554e:	2301      	moveq	r3, #1
 8005550:	2300      	movne	r3, #0
 8005552:	b2db      	uxtb	r3, r3
 8005554:	461a      	mov	r2, r3
 8005556:	79fb      	ldrb	r3, [r7, #7]
 8005558:	429a      	cmp	r2, r3
 800555a:	d0a0      	beq.n	800549e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005566:	b480      	push	{r7}
 8005568:	b095      	sub	sp, #84	@ 0x54
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800557c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800558c:	643b      	str	r3, [r7, #64]	@ 0x40
 800558e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005592:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e6      	bne.n	800556e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3308      	adds	r3, #8
 80055a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	6a3b      	ldr	r3, [r7, #32]
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3308      	adds	r3, #8
 80055be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055c8:	e841 2300 	strex	r3, r2, [r1]
 80055cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1e5      	bne.n	80055a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d118      	bne.n	800560e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	f023 0310 	bic.w	r3, r3, #16
 80055f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055fa:	61bb      	str	r3, [r7, #24]
 80055fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	6979      	ldr	r1, [r7, #20]
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	613b      	str	r3, [r7, #16]
   return(result);
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e6      	bne.n	80055dc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2220      	movs	r2, #32
 8005612:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005622:	bf00      	nop
 8005624:	3754      	adds	r7, #84	@ 0x54
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
	...

08005630 <ESP_nan_impl>:
#endif

/* nan()                Target-specific quiet not-a-number representation (qNaN) */
#ifndef ESP_nan
ESP_LOCAL(Real, ESP_nan_impl, (void))
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
    /*
     * Gets proper NaN from strtoX() api (C99 + POSIX2001)
     */
    static Boolean set = ESP_false;
    static Real nan_val;
    if(ESP_false == set)
 8005634:	4b27      	ldr	r3, [pc, #156]	@ (80056d4 <ESP_nan_impl+0xa4>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d143      	bne.n	80056c4 <ESP_nan_impl+0x94>
    {
        errno = 0;
 800563c:	f00b f92a 	bl	8010894 <__errno>
 8005640:	4603      	mov	r3, r0
 8005642:	2200      	movs	r2, #0
 8005644:	601a      	str	r2, [r3, #0]
        nan_val = FLT_SEL(strtof,strtod,strtold)("NAN",NULL);
 8005646:	2100      	movs	r1, #0
 8005648:	4823      	ldr	r0, [pc, #140]	@ (80056d8 <ESP_nan_impl+0xa8>)
 800564a:	f00a ff49 	bl	80104e0 <strtof>
 800564e:	eef0 7a40 	vmov.f32	s15, s0
 8005652:	4b22      	ldr	r3, [pc, #136]	@ (80056dc <ESP_nan_impl+0xac>)
 8005654:	edc3 7a00 	vstr	s15, [r3]
        if(errno != 0) {errno = 0;} /* clean any raised error */
 8005658:	f00b f91c 	bl	8010894 <__errno>
 800565c:	4603      	mov	r3, r0
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d004      	beq.n	800566e <ESP_nan_impl+0x3e>
 8005664:	f00b f916 	bl	8010894 <__errno>
 8005668:	4603      	mov	r3, r0
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]
        /* if C99 api fails (eg. with tcc), then revert to
         * the old & ugly "0/0" way to produce NaN, hoping
         * for the compiler not complaining too much. */
        if(ESP_isFalse(isNaN(nan_val)))
 800566e:	4b1b      	ldr	r3, [pc, #108]	@ (80056dc <ESP_nan_impl+0xac>)
 8005670:	edd3 7a00 	vldr	s15, [r3]
 8005674:	eef4 7a67 	vcmp.f32	s15, s15
 8005678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800567c:	d615      	bvs.n	80056aa <ESP_nan_impl+0x7a>
        {
            nan_val -= nan_val;
 800567e:	4b17      	ldr	r3, [pc, #92]	@ (80056dc <ESP_nan_impl+0xac>)
 8005680:	ed93 7a00 	vldr	s14, [r3]
 8005684:	4b15      	ldr	r3, [pc, #84]	@ (80056dc <ESP_nan_impl+0xac>)
 8005686:	edd3 7a00 	vldr	s15, [r3]
 800568a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800568e:	4b13      	ldr	r3, [pc, #76]	@ (80056dc <ESP_nan_impl+0xac>)
 8005690:	edc3 7a00 	vstr	s15, [r3]
            nan_val /= nan_val;
 8005694:	4b11      	ldr	r3, [pc, #68]	@ (80056dc <ESP_nan_impl+0xac>)
 8005696:	edd3 6a00 	vldr	s13, [r3]
 800569a:	4b10      	ldr	r3, [pc, #64]	@ (80056dc <ESP_nan_impl+0xac>)
 800569c:	ed93 7a00 	vldr	s14, [r3]
 80056a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056a4:	4b0d      	ldr	r3, [pc, #52]	@ (80056dc <ESP_nan_impl+0xac>)
 80056a6:	edc3 7a00 	vstr	s15, [r3]
        }
        set = isNaN(nan_val); /* should be true */
 80056aa:	4b0c      	ldr	r3, [pc, #48]	@ (80056dc <ESP_nan_impl+0xac>)
 80056ac:	edd3 7a00 	vldr	s15, [r3]
 80056b0:	eef4 7a67 	vcmp.f32	s15, s15
 80056b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056b8:	d701      	bvc.n	80056be <ESP_nan_impl+0x8e>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <ESP_nan_impl+0x90>
 80056be:	2300      	movs	r3, #0
 80056c0:	4a04      	ldr	r2, [pc, #16]	@ (80056d4 <ESP_nan_impl+0xa4>)
 80056c2:	6013      	str	r3, [r2, #0]
    }
    return nan_val;
 80056c4:	4b05      	ldr	r3, [pc, #20]	@ (80056dc <ESP_nan_impl+0xac>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	ee07 3a90 	vmov	s15, r3
}
 80056cc:	eeb0 0a67 	vmov.f32	s0, s15
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20000548 	.word	0x20000548
 80056d8:	080132b0 	.word	0x080132b0
 80056dc:	2000054c 	.word	0x2000054c

080056e0 <ESP_hasNaN>:

/*
    Internal, local definition:
*/
ESP_LOCAL(Boolean, ESP_hasNaN, (const Real* const ptr_, const Integer n_))
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
    const Real *ptr = ptr_;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	60fb      	str	r3, [r7, #12]
    Integer     n   = n_;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	60bb      	str	r3, [r7, #8]
    while((n != 0) && (ESP_false == isNaN(*ptr)))
 80056f2:	e005      	b.n	8005700 <ESP_hasNaN+0x20>
    {
        ++ptr;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	3304      	adds	r3, #4
 80056f8:	60fb      	str	r3, [r7, #12]
        --n;
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	3b01      	subs	r3, #1
 80056fe:	60bb      	str	r3, [r7, #8]
    while((n != 0) && (ESP_false == isNaN(*ptr)))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <ESP_hasNaN+0x3c>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	ed93 7a00 	vldr	s14, [r3]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	edd3 7a00 	vldr	s15, [r3]
 8005712:	eeb4 7a67 	vcmp.f32	s14, s15
 8005716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800571a:	d7eb      	bvc.n	80056f4 <ESP_hasNaN+0x14>
    }
    return (n!=0) ? ESP_true : ESP_false;
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <ESP_hasNaN+0x46>
 8005722:	2301      	movs	r3, #1
 8005724:	e000      	b.n	8005728 <ESP_hasNaN+0x48>
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3714      	adds	r7, #20
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <ESP_square_impl>:
    Inline squaring.
*/
#ifndef ESP_square
#define ESP_square ESP_square_impl
ESP_LOCAL(Real, ESP_square, (const Real x))
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	ed87 0a01 	vstr	s0, [r7, #4]
    return x*x;
 800573e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005742:	ee67 7aa7 	vmul.f32	s15, s15, s15
}
 8005746:	eeb0 0a67 	vmov.f32	s0, s15
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <ESP_pivot_impl>:
    <- Integer  p       : Permutation vector after pivoting
*/
#ifndef ESP_pivot
#define ESP_pivot ESP_pivot_impl
ESP_LOCAL(void, ESP_pivot, (const Integer n,  Real* const A,  const Integer col_ind,  Integer* const p))
{
 8005754:	b480      	push	{r7}
 8005756:	b08d      	sub	sp, #52	@ 0x34
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
 8005760:	603b      	str	r3, [r7, #0]
    const Integer cn      = col_ind*n;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	fb02 f303 	mul.w	r3, r2, r3
 800576a:	623b      	str	r3, [r7, #32]
    Real          max_val = absolute(A[cn + col_ind]);
 800576c:	6a3a      	ldr	r2, [r7, #32]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	4413      	add	r3, r2
 8005778:	edd3 7a00 	vldr	s15, [r3]
 800577c:	eef0 7ae7 	vabs.f32	s15, s15
 8005780:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    Integer       max_ind = col_ind;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	62bb      	str	r3, [r7, #40]	@ 0x28
    Integer       j;

    /* Find entry with largest modulus in column col_ind (row col_ind and below). */
    for (j = col_ind + 1; j != n; ++j)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3301      	adds	r3, #1
 800578c:	627b      	str	r3, [r7, #36]	@ 0x24
 800578e:	e01e      	b.n	80057ce <ESP_pivot_impl+0x7a>
    {
        Real val = absolute(A[(j*n) + col_ind]);
 8005790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	fb03 f202 	mul.w	r2, r3, r2
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4413      	add	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	4413      	add	r3, r2
 80057a2:	edd3 7a00 	vldr	s15, [r3]
 80057a6:	eef0 7ae7 	vabs.f32	s15, s15
 80057aa:	edc7 7a04 	vstr	s15, [r7, #16]
        if (val > max_val)
 80057ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80057b2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80057b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057be:	dd03      	ble.n	80057c8 <ESP_pivot_impl+0x74>
        {
            max_val = val;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            max_ind = j;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (j = col_ind + 1; j != n; ++j)
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ca:	3301      	adds	r3, #1
 80057cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80057ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d1dc      	bne.n	8005790 <ESP_pivot_impl+0x3c>
        }
    }

    /* If largest entry found below row col_ind, update p and swap the rows. */
    if (max_ind != col_ind)
 80057d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d042      	beq.n	8005864 <ESP_pivot_impl+0x110>
    {
        const Integer temp_p = p[max_ind];
 80057de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	683a      	ldr	r2, [r7, #0]
 80057e4:	4413      	add	r3, r2
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	61fb      	str	r3, [r7, #28]

        p[max_ind] = p[col_ind];
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	441a      	add	r2, r3
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	6839      	ldr	r1, [r7, #0]
 80057f8:	440b      	add	r3, r1
 80057fa:	6812      	ldr	r2, [r2, #0]
 80057fc:	601a      	str	r2, [r3, #0]
        p[col_ind] = temp_p;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	4413      	add	r3, r2
 8005806:	69fa      	ldr	r2, [r7, #28]
 8005808:	601a      	str	r2, [r3, #0]
        for (j = 0; j != n; ++j)
 800580a:	2300      	movs	r3, #0
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
 800580e:	e025      	b.n	800585c <ESP_pivot_impl+0x108>
        {
            const Integer mn = max_ind*n;
 8005810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	fb02 f303 	mul.w	r3, r2, r3
 8005818:	61bb      	str	r3, [r7, #24]
            const Real temp_A = A[mn + j];
 800581a:	69ba      	ldr	r2, [r7, #24]
 800581c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581e:	4413      	add	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	4413      	add	r3, r2
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	617b      	str	r3, [r7, #20]
            A[mn + j] = A[cn + j];
 800582a:	6a3a      	ldr	r2, [r7, #32]
 800582c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582e:	4413      	add	r3, r2
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	441a      	add	r2, r3
 8005836:	69b9      	ldr	r1, [r7, #24]
 8005838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583a:	440b      	add	r3, r1
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	68b9      	ldr	r1, [r7, #8]
 8005840:	440b      	add	r3, r1
 8005842:	6812      	ldr	r2, [r2, #0]
 8005844:	601a      	str	r2, [r3, #0]
            A[cn + j] = temp_A;
 8005846:	6a3a      	ldr	r2, [r7, #32]
 8005848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584a:	4413      	add	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	4413      	add	r3, r2
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	601a      	str	r2, [r3, #0]
        for (j = 0; j != n; ++j)
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	3301      	adds	r3, #1
 800585a:	627b      	str	r3, [r7, #36]	@ 0x24
 800585c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	429a      	cmp	r2, r3
 8005862:	d1d5      	bne.n	8005810 <ESP_pivot_impl+0xbc>
        }
    }
}
 8005864:	bf00      	nop
 8005866:	3734      	adds	r7, #52	@ 0x34
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <ESP_luFactorize>:
    <- Return           : = ESP_true : No error: LU decomposition successfully computed.
                          = ESP_false: Error: A is singular
*/
#ifndef luFactorize
ESP_LOCAL(Boolean, ESP_luFactorize, (const Integer n, Real* const A, Integer* const p))
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b08a      	sub	sp, #40	@ 0x28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
    Boolean ret = ESP_true;
 800587c:	2301      	movs	r3, #1
 800587e:	627b      	str	r3, [r7, #36]	@ 0x24
    Integer k;

    /* Initialize the pivot vector p. */
    for (k = 0; k != n; ++k)
 8005880:	2300      	movs	r3, #0
 8005882:	623b      	str	r3, [r7, #32]
 8005884:	e008      	b.n	8005898 <ESP_luFactorize+0x28>
    {
        p[k] = k;
 8005886:	6a3b      	ldr	r3, [r7, #32]
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	4413      	add	r3, r2
 800588e:	6a3a      	ldr	r2, [r7, #32]
 8005890:	601a      	str	r2, [r3, #0]
    for (k = 0; k != n; ++k)
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	3301      	adds	r3, #1
 8005896:	623b      	str	r3, [r7, #32]
 8005898:	6a3a      	ldr	r2, [r7, #32]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	429a      	cmp	r2, r3
 800589e:	d1f2      	bne.n	8005886 <ESP_luFactorize+0x16>
    }

    /* LU algorithm with partial pivoting. */
    for (k = 0; (k != (n-1)) && (ret == ESP_true); ++k)
 80058a0:	2300      	movs	r3, #0
 80058a2:	623b      	str	r3, [r7, #32]
 80058a4:	e076      	b.n	8005994 <ESP_luFactorize+0x124>
    {
        const Integer kn = k * n;
 80058a6:	6a3b      	ldr	r3, [r7, #32]
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	fb02 f303 	mul.w	r3, r2, r3
 80058ae:	617b      	str	r3, [r7, #20]

        /*
            Find entry along column k (row k and below) with largest modulus and swap row k with
            the row containing the largest entry.
        */
        ESP_pivot(n, A, k, p);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a3a      	ldr	r2, [r7, #32]
 80058b4:	68b9      	ldr	r1, [r7, #8]
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f7ff ff4c 	bl	8005754 <ESP_pivot_impl>

        /* The pivot element is zero iff the matrix A is singular. */
        if (ESP_isZero(A[kn + k]))
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	4413      	add	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	4413      	add	r3, r2
 80058c8:	edd3 7a00 	vldr	s15, [r3]
 80058cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80058d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058d4:	d102      	bne.n	80058dc <ESP_luFactorize+0x6c>
        {
            ret = ESP_false;
 80058d6:	2300      	movs	r3, #0
 80058d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80058da:	e058      	b.n	800598e <ESP_luFactorize+0x11e>
        else
        {
            Integer j;

            /* Perform elimination on all rows below the current (row k). */
            for (j = k + 1; j != n; ++j)
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	3301      	adds	r3, #1
 80058e0:	61fb      	str	r3, [r7, #28]
 80058e2:	e050      	b.n	8005986 <ESP_luFactorize+0x116>
            {
                const Integer jn = j * n;
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	fb02 f303 	mul.w	r3, r2, r3
 80058ec:	613b      	str	r3, [r7, #16]
                Integer i;

                A[jn + k] /= A[kn + k];
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	4413      	add	r3, r2
 80058fa:	edd3 6a00 	vldr	s13, [r3]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	6a3b      	ldr	r3, [r7, #32]
 8005902:	4413      	add	r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	4413      	add	r3, r2
 800590a:	ed93 7a00 	vldr	s14, [r3]
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	6a3b      	ldr	r3, [r7, #32]
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	4413      	add	r3, r2
 800591a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800591e:	edc3 7a00 	vstr	s15, [r3]
                for (i = k + 1; i != n; ++i)
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	3301      	adds	r3, #1
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	e026      	b.n	8005978 <ESP_luFactorize+0x108>
                {
                    A[jn + i] -= A[jn + k] * A[kn + i];
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	68ba      	ldr	r2, [r7, #8]
 8005934:	4413      	add	r3, r2
 8005936:	ed93 7a00 	vldr	s14, [r3]
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	6a3b      	ldr	r3, [r7, #32]
 800593e:	4413      	add	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	68ba      	ldr	r2, [r7, #8]
 8005944:	4413      	add	r3, r2
 8005946:	edd3 6a00 	vldr	s13, [r3]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	4413      	add	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	4413      	add	r3, r2
 8005956:	edd3 7a00 	vldr	s15, [r3]
 800595a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	4413      	add	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	4413      	add	r3, r2
 800596a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800596e:	edc3 7a00 	vstr	s15, [r3]
                for (i = k + 1; i != n; ++i)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	3301      	adds	r3, #1
 8005976:	61bb      	str	r3, [r7, #24]
 8005978:	69ba      	ldr	r2, [r7, #24]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	429a      	cmp	r2, r3
 800597e:	d1d4      	bne.n	800592a <ESP_luFactorize+0xba>
            for (j = k + 1; j != n; ++j)
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	3301      	adds	r3, #1
 8005984:	61fb      	str	r3, [r7, #28]
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	429a      	cmp	r2, r3
 800598c:	d1aa      	bne.n	80058e4 <ESP_luFactorize+0x74>
    for (k = 0; (k != (n-1)) && (ret == ESP_true); ++k)
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	3301      	adds	r3, #1
 8005992:	623b      	str	r3, [r7, #32]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	3b01      	subs	r3, #1
 8005998:	6a3a      	ldr	r2, [r7, #32]
 800599a:	429a      	cmp	r2, r3
 800599c:	d002      	beq.n	80059a4 <ESP_luFactorize+0x134>
 800599e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d080      	beq.n	80058a6 <ESP_luFactorize+0x36>
            }
        }
    }

    /* If the last diagonal element is zero after decomposition the matrix is singular. */
    if (ESP_isZero(A[(n*n) - 1]))
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	fb03 f303 	mul.w	r3, r3, r3
 80059aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80059ae:	3b01      	subs	r3, #1
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	4413      	add	r3, r2
 80059b6:	edd3 7a00 	vldr	s15, [r3]
 80059ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80059be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059c2:	d101      	bne.n	80059c8 <ESP_luFactorize+0x158>
    {
        ret = ESP_false;
 80059c4:	2300      	movs	r3, #0
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* If non of the singularity checks above are valid the matrix is non-singular. */
    return ret;
 80059c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3728      	adds	r7, #40	@ 0x28
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <ESP_luSolve>:
    const Real* const D,
    const Integer* const p,
    Real* const b,
    const Integer nw,
    Real* const work))
{
 80059d2:	b480      	push	{r7}
 80059d4:	b08d      	sub	sp, #52	@ 0x34
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	60f8      	str	r0, [r7, #12]
 80059da:	60b9      	str	r1, [r7, #8]
 80059dc:	607a      	str	r2, [r7, #4]
 80059de:	603b      	str	r3, [r7, #0]
    Boolean ret = ESP_false;
 80059e0:	2300      	movs	r3, #0
 80059e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Buffer memory must be the same length as b. */
    if(n == nw)
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	429a      	cmp	r2, r3
 80059ea:	f040 80aa 	bne.w	8005b42 <ESP_luSolve+0x170>
    {
        Integer k;

        /* Rearrange right-hand-side vector b according to pivot vector p. Result stored in work. */
        for (k = 0; k != n; ++k)
 80059ee:	2300      	movs	r3, #0
 80059f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059f2:	e010      	b.n	8005a16 <ESP_luSolve+0x44>
        {
            work[k] = b[p[k]];
 80059f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4413      	add	r3, r2
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	441a      	add	r2, r3
 8005a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a0a:	440b      	add	r3, r1
 8005a0c:	6812      	ldr	r2, [r2, #0]
 8005a0e:	601a      	str	r2, [r3, #0]
        for (k = 0; k != n; ++k)
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	3301      	adds	r3, #1
 8005a14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d1ea      	bne.n	80059f4 <ESP_luSolve+0x22>
        }

        /* Forward substitution using L (lower triangular part of D). Result stored in b. */
        for (k = 0; k != n; ++k)
 8005a1e:	2300      	movs	r3, #0
 8005a20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a22:	e03a      	b.n	8005a9a <ESP_luSolve+0xc8>
        {
            const Integer kn = k*n;
 8005a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	fb02 f303 	mul.w	r3, r2, r3
 8005a2c:	613b      	str	r3, [r7, #16]
            Real sum = real(0);
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	627b      	str	r3, [r7, #36]	@ 0x24
            Integer j;

            for (j = 0; j != k; ++j)
 8005a34:	2300      	movs	r3, #0
 8005a36:	623b      	str	r3, [r7, #32]
 8005a38:	e018      	b.n	8005a6c <ESP_luSolve+0x9a>
            {
                sum += D[kn + j] * b[j];
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	4413      	add	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	4413      	add	r3, r2
 8005a46:	ed93 7a00 	vldr	s14, [r3]
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	4413      	add	r3, r2
 8005a52:	edd3 7a00 	vldr	s15, [r3]
 8005a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a5a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8005a5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a62:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            for (j = 0; j != k; ++j)
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	623b      	str	r3, [r7, #32]
 8005a6c:	6a3a      	ldr	r2, [r7, #32]
 8005a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d1e2      	bne.n	8005a3a <ESP_luSolve+0x68>
            }
            b[k] = work[k] - sum;
 8005a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a7a:	4413      	add	r3, r2
 8005a7c:	ed93 7a00 	vldr	s14, [r3]
 8005a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	4413      	add	r3, r2
 8005a88:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a90:	edc3 7a00 	vstr	s15, [r3]
        for (k = 0; k != n; ++k)
 8005a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a96:	3301      	adds	r3, #1
 8005a98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d1c0      	bne.n	8005a24 <ESP_luSolve+0x52>
        }

        /* Back substitution using U. Overwrites b. */
        for (k = n - 1; k != -1; --k)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005aa8:	e045      	b.n	8005b36 <ESP_luSolve+0x164>
        {
            const Integer kn = k * n;
 8005aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	fb02 f303 	mul.w	r3, r2, r3
 8005ab2:	617b      	str	r3, [r7, #20]
            Real sum = real(0);
 8005ab4:	f04f 0300 	mov.w	r3, #0
 8005ab8:	61fb      	str	r3, [r7, #28]
            Integer j;

            for (j = k + 1; j != n; ++j)
 8005aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005abc:	3301      	adds	r3, #1
 8005abe:	61bb      	str	r3, [r7, #24]
 8005ac0:	e018      	b.n	8005af4 <ESP_luSolve+0x122>
            {
                sum += D[kn + j] * b[j];
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	4413      	add	r3, r2
 8005ace:	ed93 7a00 	vldr	s14, [r3]
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	4413      	add	r3, r2
 8005ada:	edd3 7a00 	vldr	s15, [r3]
 8005ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ae2:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aea:	edc7 7a07 	vstr	s15, [r7, #28]
            for (j = k + 1; j != n; ++j)
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	3301      	adds	r3, #1
 8005af2:	61bb      	str	r3, [r7, #24]
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d1e2      	bne.n	8005ac2 <ESP_luSolve+0xf0>
            }
            b[k] = (b[k] - sum) / D[kn + k]; /* Division safe as U is non-singular. */
 8005afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	683a      	ldr	r2, [r7, #0]
 8005b02:	4413      	add	r3, r2
 8005b04:	ed93 7a00 	vldr	s14, [r3]
 8005b08:	edd7 7a07 	vldr	s15, [r7, #28]
 8005b0c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b14:	4413      	add	r3, r2
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	ed93 7a00 	vldr	s14, [r3]
 8005b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	4413      	add	r3, r2
 8005b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b2c:	edc3 7a00 	vstr	s15, [r3]
        for (k = n - 1; k != -1; --k)
 8005b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b32:	3b01      	subs	r3, #1
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b3c:	d1b5      	bne.n	8005aaa <ESP_luSolve+0xd8>
        }

        ret = ESP_true;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    return ret;
 8005b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3734      	adds	r7, #52	@ 0x34
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <ESP_solveLinearEquations>:
    const Integer n,
    Real* const A,
    Real* const b,
    Integer* const p,
    Real* const w))
{
 8005b50:	b590      	push	{r4, r7, lr}
 8005b52:	b08b      	sub	sp, #44	@ 0x2c
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
    Boolean     ok  = ESP_true;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	61fb      	str	r3, [r7, #28]
    ErrorSignal ret = ErrorSignal_NONE;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61bb      	str	r3, [r7, #24]

    if(ESP_isTrue(ok))
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00a      	beq.n	8005b82 <ESP_solveLinearEquations+0x32>
    {
        ok = ESP_not(ESP_hasNaN(b, n));
 8005b6c:	68f9      	ldr	r1, [r7, #12]
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fdb6 	bl	80056e0 <ESP_hasNaN>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	bf0c      	ite	eq
 8005b7a:	2301      	moveq	r3, #1
 8005b7c:	2300      	movne	r3, #0
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	61fb      	str	r3, [r7, #28]
    }

    if(ESP_isTrue(ok))
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00d      	beq.n	8005ba4 <ESP_solveLinearEquations+0x54>
    {
        ok = ESP_not(ESP_hasNaN(A, n*n));
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	fb03 f303 	mul.w	r3, r3, r3
 8005b8e:	4619      	mov	r1, r3
 8005b90:	68b8      	ldr	r0, [r7, #8]
 8005b92:	f7ff fda5 	bl	80056e0 <ESP_hasNaN>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	bf0c      	ite	eq
 8005b9c:	2301      	moveq	r3, #1
 8005b9e:	2300      	movne	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	61fb      	str	r3, [r7, #28]
    }

    if(ESP_isTrue(ok))
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d005      	beq.n	8005bb6 <ESP_solveLinearEquations+0x66>
    {
        ok = luFactorize(n, A, p);
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	68b9      	ldr	r1, [r7, #8]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7ff fe5e 	bl	8005870 <ESP_luFactorize>
 8005bb4:	61f8      	str	r0, [r7, #28]
    }

    if(ESP_isTrue(ok))
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00a      	beq.n	8005bd2 <ESP_solveLinearEquations+0x82>
    {
        ok = luSolve(n, A, p, b, n, w);
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	68b9      	ldr	r1, [r7, #8]
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f7ff ff01 	bl	80059d2 <ESP_luSolve>
 8005bd0:	61f8      	str	r0, [r7, #28]
    }

    if(ESP_isFalse(ok))
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d115      	bne.n	8005c04 <ESP_solveLinearEquations+0xb4>
    {
        Integer i;

        for(i=0; i<n; ++i)
 8005bd8:	2300      	movs	r3, #0
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	e00c      	b.n	8005bf8 <ESP_solveLinearEquations+0xa8>
        {
            b[i] = ESP_nan();
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	18d4      	adds	r4, r2, r3
 8005be6:	f7ff fd23 	bl	8005630 <ESP_nan_impl>
 8005bea:	eef0 7a40 	vmov.f32	s15, s0
 8005bee:	edc4 7a00 	vstr	s15, [r4]
        for(i=0; i<n; ++i)
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	617b      	str	r3, [r7, #20]
 8005bf8:	697a      	ldr	r2, [r7, #20]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	dbee      	blt.n	8005bde <ESP_solveLinearEquations+0x8e>
        }
        ret = ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 8005c00:	2308      	movs	r3, #8
 8005c02:	61bb      	str	r3, [r7, #24]
    }

    return ret;
 8005c04:	69bb      	ldr	r3, [r7, #24]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3724      	adds	r7, #36	@ 0x24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd90      	pop	{r4, r7, pc}
	...

08005c10 <Recalibrate>:

/**********************************************************************************************************************
 * User function(s)
 **********************************************************************************************************************/
static void Recalibrate(ALGOSTRUCT *instance)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	ed2d 8b02 	vpush	{d8}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
    /*
    Initialize variables with start value equation (dependent initializations):
    */

    /* (276:3) self.'transformer.Zn' := (self.'transformer.Vn' ^ 2) / self.'transformer.Sn'; */
    instance->transformer_Zn = (ESP_square(instance->transformer_Vn)) / instance->transformer_Sn;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 8005c22:	eeb0 0a67 	vmov.f32	s0, s15
 8005c26:	f7ff fd85 	bl	8005734 <ESP_square_impl>
 8005c2a:	eef0 6a40 	vmov.f32	s13, s0
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	ed93 7a54 	vldr	s14, [r3, #336]	@ 0x150
 8005c34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

    /* (277:3) self.'transformer.Zb' := (self.'transformer.V_b' ^ 2) / self.'SysData.S_b'; */
    instance->transformer_Zb = (ESP_square(instance->transformer_V_b)) / instance->SysData_S_b;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	edd3 7a55 	vldr	s15, [r3, #340]	@ 0x154
 8005c44:	eeb0 0a67 	vmov.f32	s0, s15
 8005c48:	f7ff fd74 	bl	8005734 <ESP_square_impl>
 8005c4c:	eef0 6a40 	vmov.f32	s13, s0
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	ed93 7a52 	vldr	s14, [r3, #328]	@ 0x148
 8005c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8

    /* (278:3) self.'transformer.r' := (self.'transformer.rT' * self.'transformer.Zn') / self.'transformer.Zb'; */
    instance->transformer_r = (instance->transformer_rT * instance->transformer_Zn) / instance->transformer_Zb;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	ed93 7a58 	vldr	s14, [r3, #352]	@ 0x160
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8005c6c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	ed93 7a2a 	vldr	s14, [r3, #168]	@ 0xa8
 8005c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	edc3 7a2c 	vstr	s15, [r3, #176]	@ 0xb0

    /* (279:3) self.'transformer.x' := (self.'transformer.xT' * self.'transformer.Zn') / self.'transformer.Zb'; */
    instance->transformer_x = (instance->transformer_xT * instance->transformer_Zn) / instance->transformer_Zb;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	ed93 7a59 	vldr	s14, [r3, #356]	@ 0x164
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8005c8c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	ed93 7a2a 	vldr	s14, [r3, #168]	@ 0xa8
 8005c96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

    /* (280:3) self.'G1.machine.w_b' := 6.28318530717958623 * self.'SysData.fn'; */
    instance->G1_machine_w_b = 6.2831855F * instance->SysData_fn;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	edd3 7a53 	vldr	s15, [r3, #332]	@ 0x14c
 8005ca6:	ed9f 7ad5 	vldr	s14, [pc, #852]	@ 8005ffc <Recalibrate+0x3ec>
 8005caa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78

    /* (281:3) self.'G1.machine.S_SBtoMB' := self.'SysData.S_b' / self.'G1.machine.Sn'; */
    instance->G1_machine_S_SBtoMB = instance->SysData_S_b / instance->G1_machine_Sn;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	edd3 6a52 	vldr	s13, [r3, #328]	@ 0x148
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 8005cc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

    /* (282:3) self.'G1.machine.I_MBtoSB' := (self.'G1.machine.Sn' * self.'G1.V_b') / (self.'SysData.S_b' * self.'G1.machine.Vn'); */
    instance->G1_machine_I_MBtoSB = (instance->G1_machine_Sn * instance->G1_V_b) / (instance->SysData_S_b * instance->G1_machine_Vn);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8005cd6:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	ed93 7a52 	vldr	s14, [r3, #328]	@ 0x148
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	edd3 7a42 	vldr	s15, [r3, #264]	@ 0x108
 8005ce6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005cea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    /* (283:3) self.'G1.machine.V_MBtoSB' := self.'G1.machine.Vn' / self.'G1.V_b'; */
    instance->G1_machine_V_MBtoSB = instance->G1_machine_Vn / instance->G1_V_b;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	edd3 6a42 	vldr	s13, [r3, #264]	@ 0x108
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8005d00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

    /* (284:3) self.'G1.machine.Z_MBtoSB' := (self.'SysData.S_b' * (self.'G1.machine.Vn' ^ 2)) / (self.'G1.machine.Sn' * (self.'G1.V_b' ^ 2)); */
    instance->G1_machine_Z_MBtoSB = (instance->SysData_S_b * (ESP_square(instance->G1_machine_Vn))) / (instance->G1_machine_Sn \
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	ed93 8a52 	vldr	s16, [r3, #328]	@ 0x148
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	edd3 7a42 	vldr	s15, [r3, #264]	@ 0x108
 8005d16:	eeb0 0a67 	vmov.f32	s0, s15
 8005d1a:	f7ff fd0b 	bl	8005734 <ESP_square_impl>
 8005d1e:	eef0 7a40 	vmov.f32	s15, s0
 8005d22:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	edd3 8a3c 	vldr	s17, [r3, #240]	@ 0xf0
        * (ESP_square(instance->G1_V_b)));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8005d32:	eeb0 0a67 	vmov.f32	s0, s15
 8005d36:	f7ff fcfd 	bl	8005734 <ESP_square_impl>
 8005d3a:	eef0 7a40 	vmov.f32	s15, s0
 8005d3e:	ee28 7aa7 	vmul.f32	s14, s17, s15
    instance->G1_machine_Z_MBtoSB = (instance->SysData_S_b * (ESP_square(instance->G1_machine_Vn))) / (instance->G1_machine_Sn \
 8005d42:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

    /* (285:3) self.'G1.machine.p0' := self.'G1.P_0' / self.'SysData.S_b'; */
    instance->G1_machine_p0 = instance->G1_P_0 / instance->SysData_S_b;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	edd3 6a30 	vldr	s13, [r3, #192]	@ 0xc0
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	ed93 7a52 	vldr	s14, [r3, #328]	@ 0x148
 8005d58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

    /* (286:3) self.'G1.machine.q0' := self.'G1.Q_0' / self.'SysData.S_b'; */
    instance->G1_machine_q0 = instance->G1_Q_0 / instance->SysData_S_b;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	edd3 6a31 	vldr	s13, [r3, #196]	@ 0xc4
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	ed93 7a52 	vldr	s14, [r3, #328]	@ 0x148
 8005d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68

    /* (287:3) self.'G1.machine.Vt0.re' := self.'G1.v_0' * cos(self.'G1.angle_0'); */
    instance->G1_machine_Vt0_re = instance->G1_v_0 * ESP_cos(instance->G1_angle_0);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	ed93 8a34 	vldr	s16, [r3, #208]	@ 0xd0
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 8005d84:	eeb0 0a67 	vmov.f32	s0, s15
 8005d88:	f00c fb5e 	bl	8012448 <cosf>
 8005d8c:	eef0 7a40 	vmov.f32	s15, s0
 8005d90:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c

    /* (288:3) self.'G1.machine.Vt0.im' := self.'G1.v_0' * sin(self.'G1.angle_0'); */
    instance->G1_machine_Vt0_im = instance->G1_v_0 * ESP_sin(instance->G1_angle_0);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	ed93 8a34 	vldr	s16, [r3, #208]	@ 0xd0
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 8005da6:	eeb0 0a67 	vmov.f32	s0, s15
 8005daa:	f00c fb91 	bl	80124d0 <sinf>
 8005dae:	eef0 7a40 	vmov.f32	s15, s0
 8005db2:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98

    /* (289:3) self.'G1.machine.S0.im' := (-1.0) * self.'G1.machine.q0'; */
    instance->G1_machine_S0_im = (-1.0F) * instance->G1_machine_q0;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8005dc2:	eef1 7a67 	vneg.f32	s15, s15
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

    /* (290:3) self.'G1.machine.I0.re' := ((self.'G1.machine.p0' * self.'G1.machine.Vt0.re') - (self.'G1.machine.S0.im' * self.'G1.machine.Vt0.im')) / ((self.'G1.machine.Vt0.re' * self.'G1.machine.Vt0.re') + (self.'G1.machine.Vt0.im' * self.'G1.machine.Vt0.im')); */
    instance->G1_machine_I0_re = ((instance->G1_machine_p0 * instance->G1_machine_Vt0_re) - (instance->G1_machine_S0_im \
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 8005dd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
        * instance->G1_machine_Vt0_im)) / ((instance->G1_machine_Vt0_re * instance->G1_machine_Vt0_re) + (instance->G1_machine_Vt0_im \
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8005de8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    instance->G1_machine_I0_re = ((instance->G1_machine_p0 * instance->G1_machine_Vt0_re) - (instance->G1_machine_S0_im \
 8005dec:	ee77 6a67 	vsub.f32	s13, s14, s15
        * instance->G1_machine_Vt0_im)) / ((instance->G1_machine_Vt0_re * instance->G1_machine_Vt0_re) + (instance->G1_machine_Vt0_im \
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	ed93 7a27 	vldr	s14, [r3, #156]	@ 0x9c
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 8005dfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	ed93 6a26 	vldr	s12, [r3, #152]	@ 0x98
        * instance->G1_machine_Vt0_im));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8005e0c:	ee66 7a27 	vmul.f32	s15, s12, s15
        * instance->G1_machine_Vt0_im)) / ((instance->G1_machine_Vt0_re * instance->G1_machine_Vt0_re) + (instance->G1_machine_Vt0_im \
 8005e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_I0_re = ((instance->G1_machine_p0 * instance->G1_machine_Vt0_re) - (instance->G1_machine_S0_im \
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80

    /* (291:3) self.'G1.machine.I0.im' := ((self.'G1.machine.p0' * self.'G1.machine.Vt0.im') + (self.'G1.machine.S0.im' * self.'G1.machine.Vt0.re')) / ((self.'G1.machine.Vt0.re' * self.'G1.machine.Vt0.re') + (self.'G1.machine.Vt0.im' * self.'G1.machine.Vt0.im')); */
    instance->G1_machine_I0_im = ((instance->G1_machine_p0 * instance->G1_machine_Vt0_im) + (instance->G1_machine_S0_im \
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8005e2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
        * instance->G1_machine_Vt0_re)) / ((instance->G1_machine_Vt0_re * instance->G1_machine_Vt0_re) + (instance->G1_machine_Vt0_im \
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 8005e3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    instance->G1_machine_I0_im = ((instance->G1_machine_p0 * instance->G1_machine_Vt0_im) + (instance->G1_machine_S0_im \
 8005e3e:	ee77 6a27 	vadd.f32	s13, s14, s15
        * instance->G1_machine_Vt0_re)) / ((instance->G1_machine_Vt0_re * instance->G1_machine_Vt0_re) + (instance->G1_machine_Vt0_im \
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	ed93 7a27 	vldr	s14, [r3, #156]	@ 0x9c
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 8005e4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	ed93 6a26 	vldr	s12, [r3, #152]	@ 0x98
        * instance->G1_machine_Vt0_im));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8005e5e:	ee66 7a27 	vmul.f32	s15, s12, s15
        * instance->G1_machine_Vt0_re)) / ((instance->G1_machine_Vt0_re * instance->G1_machine_Vt0_re) + (instance->G1_machine_Vt0_im \
 8005e62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_I0_im = ((instance->G1_machine_p0 * instance->G1_machine_Vt0_im) + (instance->G1_machine_S0_im \
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c

    /* (292:3) self.'G1.machine.auxCMval.re' := self.'G1.machine.Vt0.re' + (((self.'G1.machine.ra' * self.'G1.machine.Z_MBtoSB') * self.'G1.machine.I0.re') - ((self.'G1.machine.xq' * self.'G1.machine.Z_MBtoSB') * self.'G1.machine.I0.im')); */
    instance->G1_machine_auxCMval_re = instance->G1_machine_Vt0_re + ((instance->G1_machine_ra * instance->G1_machine_Z_MBtoSB \
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	ed93 7a27 	vldr	s14, [r3, #156]	@ 0x9c
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005e82:	ee66 6aa7 	vmul.f32	s13, s13, s15
        * instance->G1_machine_I0_re) - (instance->G1_machine_xq * instance->G1_machine_Z_MBtoSB * instance->G1_machine_I0_im));
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8005e8c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005e9c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8005ea6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005eaa:	ee76 7ae7 	vsub.f32	s15, s13, s15
    instance->G1_machine_auxCMval_re = instance->G1_machine_Vt0_re + ((instance->G1_machine_ra * instance->G1_machine_Z_MBtoSB \
 8005eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

    /* (293:3) self.'G1.machine.auxCMval.im' := self.'G1.machine.Vt0.im' + (((self.'G1.machine.ra' * self.'G1.machine.Z_MBtoSB') * self.'G1.machine.I0.im') + ((self.'G1.machine.xq' * self.'G1.machine.Z_MBtoSB') * self.'G1.machine.I0.re')); */
    instance->G1_machine_auxCMval_im = instance->G1_machine_Vt0_im + ((instance->G1_machine_ra * instance->G1_machine_Z_MBtoSB \
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005eca:	ee66 6aa7 	vmul.f32	s13, s13, s15
        * instance->G1_machine_I0_im) + (instance->G1_machine_xq * instance->G1_machine_Z_MBtoSB * instance->G1_machine_I0_re));
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8005ed4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005ee4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8005eee:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
    instance->G1_machine_auxCMval_im = instance->G1_machine_Vt0_im + ((instance->G1_machine_ra * instance->G1_machine_Z_MBtoSB \
 8005ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	edc3 7a28 	vstr	s15, [r3, #160]	@ 0xa0

    /* (294:3) self.'G1.machine.delta0' := atan2(self.'G1.machine.auxCMval.im', self.'G1.machine.auxCMval.re'); */
    instance->G1_machine_delta0 = ESP_atan2(instance->G1_machine_auxCMval_im, instance->G1_machine_auxCMval_re);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8005f0c:	eef0 0a47 	vmov.f32	s1, s14
 8005f10:	eeb0 0a67 	vmov.f32	s0, s15
 8005f14:	f00c fa78 	bl	8012408 <atan2f>
 8005f18:	eef0 7a40 	vmov.f32	s15, s0
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    /* (295:3) self.'G1.machine.Vdq0.re' := ((self.'G1.machine.Vt0.re' * cos(1.57079632679489656 - self.'G1.machine.delta0')) - (self.'G1.machine.Vt0.im' * sin(1.57079632679489656 - self.'G1.machine.delta0'))) / self.'G1.machine.V_MBtoSB'; */
    instance->G1_machine_Vdq0_re = ((instance->G1_machine_Vt0_re * ESP_cos(1.5707964F - instance->G1_machine_delta0)) - \
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	ed93 8a27 	vldr	s16, [r3, #156]	@ 0x9c
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8005f2e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006000 <Recalibrate+0x3f0>
 8005f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f36:	eeb0 0a67 	vmov.f32	s0, s15
 8005f3a:	f00c fa85 	bl	8012448 <cosf>
 8005f3e:	eef0 7a40 	vmov.f32	s15, s0
 8005f42:	ee28 8a27 	vmul.f32	s16, s16, s15
        (instance->G1_machine_Vt0_im * ESP_sin(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_V_MBtoSB;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	edd3 8a26 	vldr	s17, [r3, #152]	@ 0x98
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8005f52:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8006000 <Recalibrate+0x3f0>
 8005f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f5e:	f00c fab7 	bl	80124d0 <sinf>
 8005f62:	eef0 7a40 	vmov.f32	s15, s0
 8005f66:	ee68 7aa7 	vmul.f32	s15, s17, s15
    instance->G1_machine_Vdq0_re = ((instance->G1_machine_Vt0_re * ESP_cos(1.5707964F - instance->G1_machine_delta0)) - \
 8005f6a:	ee78 6a67 	vsub.f32	s13, s16, s15
        (instance->G1_machine_Vt0_im * ESP_sin(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_V_MBtoSB;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8005f74:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_Vdq0_re = ((instance->G1_machine_Vt0_re * ESP_cos(1.5707964F - instance->G1_machine_delta0)) - \
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94

    /* (296:3) self.'G1.machine.Vdq0.im' := ((self.'G1.machine.Vt0.re' * sin(1.57079632679489656 - self.'G1.machine.delta0')) + (self.'G1.machine.Vt0.im' * cos(1.57079632679489656 - self.'G1.machine.delta0'))) / self.'G1.machine.V_MBtoSB'; */
    instance->G1_machine_Vdq0_im = ((instance->G1_machine_Vt0_re * ESP_sin(1.5707964F - instance->G1_machine_delta0)) + \
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	ed93 8a27 	vldr	s16, [r3, #156]	@ 0x9c
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8005f8a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8006000 <Recalibrate+0x3f0>
 8005f8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f92:	eeb0 0a67 	vmov.f32	s0, s15
 8005f96:	f00c fa9b 	bl	80124d0 <sinf>
 8005f9a:	eef0 7a40 	vmov.f32	s15, s0
 8005f9e:	ee28 8a27 	vmul.f32	s16, s16, s15
        (instance->G1_machine_Vt0_im * ESP_cos(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_V_MBtoSB;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	edd3 8a26 	vldr	s17, [r3, #152]	@ 0x98
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8005fae:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006000 <Recalibrate+0x3f0>
 8005fb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8005fba:	f00c fa45 	bl	8012448 <cosf>
 8005fbe:	eef0 7a40 	vmov.f32	s15, s0
 8005fc2:	ee68 7aa7 	vmul.f32	s15, s17, s15
    instance->G1_machine_Vdq0_im = ((instance->G1_machine_Vt0_re * ESP_sin(1.5707964F - instance->G1_machine_delta0)) + \
 8005fc6:	ee78 6a27 	vadd.f32	s13, s16, s15
        (instance->G1_machine_Vt0_im * ESP_cos(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_V_MBtoSB;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8005fd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_Vdq0_im = ((instance->G1_machine_Vt0_re * ESP_sin(1.5707964F - instance->G1_machine_delta0)) + \
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

    /* (297:3) self.'G1.machine.Idq0.re' := ((self.'G1.machine.I0.re' * cos(1.57079632679489656 - self.'G1.machine.delta0')) - (self.'G1.machine.I0.im' * sin(1.57079632679489656 - self.'G1.machine.delta0'))) / self.'G1.machine.I_MBtoSB'; */
    instance->G1_machine_Idq0_re = ((instance->G1_machine_I0_re * ESP_cos(1.5707964F - instance->G1_machine_delta0)) - \
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8005fe6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8006000 <Recalibrate+0x3f0>
 8005fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005fee:	eeb0 0a67 	vmov.f32	s0, s15
 8005ff2:	f00c fa29 	bl	8012448 <cosf>
 8005ff6:	eef0 7a40 	vmov.f32	s15, s0
 8005ffa:	e003      	b.n	8006004 <Recalibrate+0x3f4>
 8005ffc:	40c90fdb 	.word	0x40c90fdb
 8006000:	3fc90fdb 	.word	0x3fc90fdb
 8006004:	ee28 8a27 	vmul.f32	s16, s16, s15
        (instance->G1_machine_I0_im * ESP_sin(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_I_MBtoSB;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	edd3 8a1f 	vldr	s17, [r3, #124]	@ 0x7c
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8006014:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 8006000 <Recalibrate+0x3f0>
 8006018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800601c:	eeb0 0a67 	vmov.f32	s0, s15
 8006020:	f00c fa56 	bl	80124d0 <sinf>
 8006024:	eef0 7a40 	vmov.f32	s15, s0
 8006028:	ee68 7aa7 	vmul.f32	s15, s17, s15
    instance->G1_machine_Idq0_re = ((instance->G1_machine_I0_re * ESP_cos(1.5707964F - instance->G1_machine_delta0)) - \
 800602c:	ee78 6a67 	vsub.f32	s13, s16, s15
        (instance->G1_machine_I0_im * ESP_sin(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_I_MBtoSB;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8006036:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_Idq0_re = ((instance->G1_machine_I0_re * ESP_cos(1.5707964F - instance->G1_machine_delta0)) - \
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88

    /* (298:3) self.'G1.machine.Idq0.im' := ((self.'G1.machine.I0.re' * sin(1.57079632679489656 - self.'G1.machine.delta0')) + (self.'G1.machine.I0.im' * cos(1.57079632679489656 - self.'G1.machine.delta0'))) / self.'G1.machine.I_MBtoSB'; */
    instance->G1_machine_Idq0_im = ((instance->G1_machine_I0_re * ESP_sin(1.5707964F - instance->G1_machine_delta0)) + \
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800604c:	ed1f 7a14 	vldr	s14, [pc, #-80]	@ 8006000 <Recalibrate+0x3f0>
 8006050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006054:	eeb0 0a67 	vmov.f32	s0, s15
 8006058:	f00c fa3a 	bl	80124d0 <sinf>
 800605c:	eef0 7a40 	vmov.f32	s15, s0
 8006060:	ee28 8a27 	vmul.f32	s16, s16, s15
        (instance->G1_machine_I0_im * ESP_cos(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_I_MBtoSB;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	edd3 8a1f 	vldr	s17, [r3, #124]	@ 0x7c
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8006070:	ed1f 7a1d 	vldr	s14, [pc, #-116]	@ 8006000 <Recalibrate+0x3f0>
 8006074:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006078:	eeb0 0a67 	vmov.f32	s0, s15
 800607c:	f00c f9e4 	bl	8012448 <cosf>
 8006080:	eef0 7a40 	vmov.f32	s15, s0
 8006084:	ee68 7aa7 	vmul.f32	s15, s17, s15
    instance->G1_machine_Idq0_im = ((instance->G1_machine_I0_re * ESP_sin(1.5707964F - instance->G1_machine_delta0)) + \
 8006088:	ee78 6a27 	vadd.f32	s13, s16, s15
        (instance->G1_machine_I0_im * ESP_cos(1.5707964F - instance->G1_machine_delta0))) / instance->G1_machine_I_MBtoSB;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8006092:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_Idq0_im = ((instance->G1_machine_I0_re * ESP_sin(1.5707964F - instance->G1_machine_delta0)) + \
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84

    /* (299:3) self.'G1.machine.vd0' := self.'G1.machine.Vdq0.re'; */
    instance->G1_machine_vd0 = instance->G1_machine_Vdq0_re;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* (300:3) self.'G1.machine.vq0' := self.'G1.machine.Vdq0.im'; */
    instance->G1_machine_vq0 = instance->G1_machine_Vdq0_im;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	675a      	str	r2, [r3, #116]	@ 0x74

    /* (301:3) self.'G1.machine.id0' := self.'G1.machine.Idq0.re'; */
    instance->G1_machine_id0 = instance->G1_machine_Idq0_re;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* (302:3) self.'G1.machine.iq0' := self.'G1.machine.Idq0.im'; */
    instance->G1_machine_iq0 = instance->G1_machine_Idq0_im;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* (303:3) self.'G1.machine.pm00' := (((self.'G1.machine.vq0' + (self.'G1.machine.ra' * self.'G1.machine.iq0')) * self.'G1.machine.iq0') + ((self.'G1.machine.vd0' + (self.'G1.machine.ra' * self.'G1.machine.id0')) * self.'G1.machine.id0')) / self.'G1.machine.S_SBtoMB'; */
    instance->G1_machine_pm00 = (((instance->G1_machine_vq0 + (instance->G1_machine_ra * instance->G1_machine_iq0)) * instance->G1_machine_iq0) \
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80060d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80060e4:	ee27 7a27 	vmul.f32	s14, s14, s15
        + ((instance->G1_machine_vd0 + (instance->G1_machine_ra * instance->G1_machine_id0)) * instance->G1_machine_id0)) \
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	edd3 6a1b 	vldr	s13, [r3, #108]	@ 0x6c
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	ed93 6a43 	vldr	s12, [r3, #268]	@ 0x10c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80060fa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80060fe:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8006108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800610c:	ee77 6a27 	vadd.f32	s13, s14, s15
        / instance->G1_machine_S_SBtoMB;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8006116:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_pm00 = (((instance->G1_machine_vq0 + (instance->G1_machine_ra * instance->G1_machine_iq0)) * instance->G1_machine_iq0) \
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

    /* (304:3) self.'G1.machine.e2q0' := (self.'G1.machine.vq0' + (self.'G1.machine.ra' * self.'G1.machine.iq0')) + (self.'G1.machine.x2d' * self.'G1.machine.id0'); */
    instance->G1_machine_e2q0 = instance->G1_machine_vq0 + (instance->G1_machine_ra * instance->G1_machine_iq0) + (instance->G1_machine_x2d \
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8006132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006136:	ee37 7a27 	vadd.f32	s14, s14, s15
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	edd3 6a46 	vldr	s13, [r3, #280]	@ 0x118
        * instance->G1_machine_id0);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8006146:	ee66 7aa7 	vmul.f32	s15, s13, s15
    instance->G1_machine_e2q0 = instance->G1_machine_vq0 + (instance->G1_machine_ra * instance->G1_machine_iq0) + (instance->G1_machine_x2d \
 800614a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

    /* (305:3) self.'G1.machine.e2d0' := (self.'G1.machine.vd0' + (self.'G1.machine.ra' * self.'G1.machine.id0')) - (self.'G1.machine.x2q' * self.'G1.machine.iq0'); */
    instance->G1_machine_e2d0 = (instance->G1_machine_vd0 + (instance->G1_machine_ra * instance->G1_machine_id0)) - (instance->G1_machine_x2q \
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8006166:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800616a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	edd3 6a47 	vldr	s13, [r3, #284]	@ 0x11c
        * instance->G1_machine_iq0);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800617a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    instance->G1_machine_e2d0 = (instance->G1_machine_vd0 + (instance->G1_machine_ra * instance->G1_machine_id0)) - (instance->G1_machine_x2q \
 800617e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    /* (306:3) self.'G1.machine.e1d0' := ((self.'G1.machine.xq' - self.'G1.machine.x1q') - (((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / (self.'G1.machine.T1q0' * self.'G1.machine.x1q'))) * self.'G1.machine.iq0'; */
    instance->G1_machine_e1d0 = (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8006194:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80061a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / (instance->G1_machine_T1q0 * instance->G1_machine_x1q))) \
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80061b4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80061b8:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80061c8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80061cc:	eec6 7a26 	vdiv.f32	s15, s12, s13
    instance->G1_machine_e1d0 = (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 80061d0:	ee37 7a67 	vsub.f32	s14, s14, s15
        * instance->G1_machine_iq0;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 80061da:	ee67 7a27 	vmul.f32	s15, s14, s15
    instance->G1_machine_e1d0 = (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

    /* (307:3) self.'G1.machine.K1' := (self.'G1.machine.xd' - self.'G1.machine.x1d') - (((self.'G1.machine.T2d0' * self.'G1.machine.x2d') * (self.'G1.machine.xd' - self.'G1.machine.x1d')) / (self.'G1.machine.T1d0' * self.'G1.machine.x1d')); */
    instance->G1_machine_K1 = instance->G1_machine_xd - instance->G1_machine_x1d - ((instance->G1_machine_T2d0 * instance->G1_machine_x2d \
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	ed93 7a48 	vldr	s14, [r3, #288]	@ 0x120
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 80061f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8006200:	ee66 6aa7 	vmul.f32	s13, s13, s15
        * (instance->G1_machine_xd - instance->G1_machine_x1d)) / (instance->G1_machine_T1d0 * instance->G1_machine_x1d));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	ed93 6a48 	vldr	s12, [r3, #288]	@ 0x120
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 8006210:	ee76 7a67 	vsub.f32	s15, s12, s15
 8006214:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 8006224:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006228:	eec6 7a26 	vdiv.f32	s15, s12, s13
    instance->G1_machine_K1 = instance->G1_machine_xd - instance->G1_machine_x1d - ((instance->G1_machine_T2d0 * instance->G1_machine_x2d \
 800622c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    /* (308:3) self.'G1.machine.K2' := (self.'G1.machine.x1d' - self.'G1.machine.x2d') + (((self.'G1.machine.T2d0' * self.'G1.machine.x2d') * (self.'G1.machine.xd' - self.'G1.machine.x1d')) / (self.'G1.machine.T1d0' * self.'G1.machine.x1d')); */
    instance->G1_machine_K2 = (instance->G1_machine_x1d - instance->G1_machine_x2d) + ((instance->G1_machine_T2d0 * instance->G1_machine_x2d \
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	ed93 7a44 	vldr	s14, [r3, #272]	@ 0x110
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8006242:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8006252:	ee66 6aa7 	vmul.f32	s13, s13, s15
        * (instance->G1_machine_xd - instance->G1_machine_x1d)) / (instance->G1_machine_T1d0 * instance->G1_machine_x1d));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	ed93 6a48 	vldr	s12, [r3, #288]	@ 0x120
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 8006262:	ee76 7a67 	vsub.f32	s15, s12, s15
 8006266:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 8006276:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800627a:	eec6 7a26 	vdiv.f32	s15, s12, s13
    instance->G1_machine_K2 = (instance->G1_machine_x1d - instance->G1_machine_x2d) + ((instance->G1_machine_T2d0 * instance->G1_machine_x2d \
 800627e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    /* (309:3) self.'G1.machine.e1q0' := (self.'G1.machine.e2q0' + (self.'G1.machine.K2' * self.'G1.machine.id0')) - ((self.'G1.machine.Taa' * (((self.'G1.machine.K1' + self.'G1.machine.K2') * self.'G1.machine.id0') + self.'G1.machine.e2q0')) / self.'G1.machine.T1d0'); */
    instance->G1_machine_e1q0 = (instance->G1_machine_e2q0 + (instance->G1_machine_K2 * instance->G1_machine_id0)) - ((instance->G1_machine_Taa \
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800629a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800629e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	edd3 6a41 	vldr	s13, [r3, #260]	@ 0x104
        * (((instance->G1_machine_K1 + instance->G1_machine_K2) * instance->G1_machine_id0) + instance->G1_machine_e2q0)) \
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	ed93 6a0c 	vldr	s12, [r3, #48]	@ 0x30
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80062b4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80062be:	ee26 6a27 	vmul.f32	s12, s12, s15
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80062c8:	ee76 7a27 	vadd.f32	s15, s12, s15
 80062cc:	ee26 6aa7 	vmul.f32	s12, s13, s15
        / instance->G1_machine_T1d0);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 80062d6:	eec6 7a26 	vdiv.f32	s15, s12, s13
    instance->G1_machine_e1q0 = (instance->G1_machine_e2q0 + (instance->G1_machine_K2 * instance->G1_machine_id0)) - ((instance->G1_machine_Taa \
 80062da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

    /* (310:3) self.'G1.machine.vf00' := (self.'G1.machine.V_MBtoSB' * ((self.'G1.machine.K1' * self.'G1.machine.id0') + self.'G1.machine.e1q0')) / (1.0 - (self.'G1.machine.Taa' / self.'G1.machine.T1d0')); */
    instance->G1_machine_vf00 = (instance->G1_machine_V_MBtoSB * ((instance->G1_machine_K1 * instance->G1_machine_id0) \
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 80062f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + instance->G1_machine_e1q0)) / (1.0F - (instance->G1_machine_Taa / instance->G1_machine_T1d0));
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8006300:	ee76 7aa7 	vadd.f32	s15, s13, s15
    instance->G1_machine_vf00 = (instance->G1_machine_V_MBtoSB * ((instance->G1_machine_K1 * instance->G1_machine_id0) \
 8006304:	ee67 6a27 	vmul.f32	s13, s14, s15
        + instance->G1_machine_e1q0)) / (1.0F - (instance->G1_machine_Taa / instance->G1_machine_T1d0));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	ed93 6a41 	vldr	s12, [r3, #260]	@ 0x104
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 8006314:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8006318:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800631c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006320:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->G1_machine_vf00 = (instance->G1_machine_V_MBtoSB * ((instance->G1_machine_K1 * instance->G1_machine_id0) \
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

    /* (311:3) self.vf0OUT := self.'G1.machine.vf00'; */
    instance->vf0OUT = instance->G1_machine_vf00;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	619a      	str	r2, [r3, #24]
}
 8006332:	bf00      	nop
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	ecbd 8b02 	vpop	{d8}
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop

08006340 <ESP_cmp_eq>:

static Boolean ESP_cmp_eq(ALGOSTRUCT *instance, Real a, Real b)
{
 8006340:	b480      	push	{r7}
 8006342:	b087      	sub	sp, #28
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	ed87 0a02 	vstr	s0, [r7, #8]
 800634c:	edc7 0a01 	vstr	s1, [r7, #4]
    /* Output variable */
    Boolean y;

    /* Algorithm */
    if(ESP_isTrue(isNaN(a)) || ESP_isTrue(isNaN(b))) {
 8006350:	ed97 7a02 	vldr	s14, [r7, #8]
 8006354:	edd7 7a02 	vldr	s15, [r7, #8]
 8006358:	eeb4 7a67 	vcmp.f32	s14, s15
 800635c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006360:	d608      	bvs.n	8006374 <ESP_cmp_eq+0x34>
 8006362:	ed97 7a01 	vldr	s14, [r7, #4]
 8006366:	edd7 7a01 	vldr	s15, [r7, #4]
 800636a:	eeb4 7a67 	vcmp.f32	s14, s15
 800636e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006372:	d708      	bvc.n	8006386 <ESP_cmp_eq+0x46>
        instance->ErrorSignals |= ErrorSignal_NAN;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f043 0204 	orr.w	r2, r3, #4
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	601a      	str	r2, [r3, #0]
        y = ESP_false;
 8006380:	2300      	movs	r3, #0
 8006382:	617b      	str	r3, [r7, #20]
 8006384:	e00c      	b.n	80063a0 <ESP_cmp_eq+0x60>
    } else {
        y = (a == b) ? ESP_true : ESP_false;
 8006386:	ed97 7a02 	vldr	s14, [r7, #8]
 800638a:	edd7 7a01 	vldr	s15, [r7, #4]
 800638e:	eeb4 7a67 	vcmp.f32	s14, s15
 8006392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006396:	d101      	bne.n	800639c <ESP_cmp_eq+0x5c>
 8006398:	2301      	movs	r3, #1
 800639a:	e000      	b.n	800639e <ESP_cmp_eq+0x5e>
 800639c:	2300      	movs	r3, #0
 800639e:	617b      	str	r3, [r7, #20]
    }

    return y;
 80063a0:	697b      	ldr	r3, [r7, #20]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
	...

080063b0 <Reinitialize>:

static void Reinitialize(ALGOSTRUCT *instance)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	ed2d 8b04 	vpush	{d8-d9}
 80063b6:	b0be      	sub	sp, #248	@ 0xf8
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	6078      	str	r0, [r7, #4]
    /* Error signals helpers */
    ErrorSignal ESP_tmp_signals_from_caller = instance->ErrorSignals;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    Real _A0[36];
    Integer _pivot2[6];
    Real _work1[6];

    /* Remove signals from caller */
    instance->ErrorSignals = ErrorSignal_NONE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	601a      	str	r2, [r3, #0]
    /*
    Initialize variables without explicit start value or equation (implicit initializations):
    */

    /* (190:3) self.'derivative(G1.avr.vm)' := 0.0; */
    instance->der_G1_avr_vm = 0.0F;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f04f 0200 	mov.w	r2, #0
 80063d0:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    /* (191:3) self.'derivative(G1.avr.vr)' := 0.0; */
    instance->der_G1_avr_vr = 0.0F;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f04f 0200 	mov.w	r2, #0
 80063da:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

    /* (192:3) self.'derivative(G1.avr.vf1)' := 0.0; */
    instance->der_G1_avr_vf1 = 0.0F;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f04f 0200 	mov.w	r2, #0
 80063e4:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174

    /* (193:3) self.'derivative(G1.machine.e1q)' := 0.0; */
    instance->der_G1_machine_e1q = 0.0F;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f04f 0200 	mov.w	r2, #0
 80063ee:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194

    /* (194:3) self.'derivative(G1.machine.e2q)' := 0.0; */
    instance->der_G1_machine_e2q = 0.0F;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f04f 0200 	mov.w	r2, #0
 80063f8:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c

    /* (195:3) self.'derivative(G1.machine.w)' := 0.0; */
    instance->der_G1_machine_w = 0.0F;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0

    /* (196:3) self.'derivative(G1.machine.delta)' := 0.0; */
    instance->der_G1_machine_delta = 0.0F;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c

    /* (197:3) self.Pgen := 0.0; */
    instance->Pgen = 0.0F;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	60da      	str	r2, [r3, #12]

    /* (198:3) self.Qgen := 0.0; */
    instance->Qgen = 0.0F;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	611a      	str	r2, [r3, #16]
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (202:3) self.'G1.avr.vm' := self.'G1.v_0'; */
    instance->G1_avr_vm = instance->G1_v_0;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184

    /* (203:3) self.'G1.machine.e1q' := self.'G1.machine.e1q0'; */
    instance->G1_machine_e1q = instance->G1_machine_e1q0;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac

    /* (204:3) self.'G1.machine.e2q' := self.'G1.machine.e2q0'; */
    instance->G1_machine_e2q = instance->G1_machine_e2q0;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    /* (205:3) self.'G1.machine.w' := 1.0; */
    instance->G1_machine_w = 1.0F;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006446:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    /* (206:3) self.'G1.machine.delta' := self.'G1.machine.delta0'; */
    instance->G1_machine_delta = instance->G1_machine_delta0;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4

    /* (207:3) self.'G1.machine.e1d' := self.'G1.machine.e1d0'; */
    instance->G1_machine_e1d = instance->G1_machine_e1d0;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8

    /* (208:3) self.'G1.machine.e2d' := self.'G1.machine.e2d0'; */
    instance->G1_machine_e2d = instance->G1_machine_e2d0;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0

    /* (209:3) DymolaConvertInputToREAL0 := false; */
    DymolaConvertInputToREAL0 = ESP_false;
 8006468:	2300      	movs	r3, #0
 800646a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

    /* (210:3) self.'B3.p.vr' := self.'B3.v_0' * cos(self.'B3.angle_0'); */
    instance->B3_p_vr = instance->B3_v_0 * ESP_cos(instance->B3_angle_0);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	ed93 8a2f 	vldr	s16, [r3, #188]	@ 0xbc
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	edd3 7a2e 	vldr	s15, [r3, #184]	@ 0xb8
 800647a:	eeb0 0a67 	vmov.f32	s0, s15
 800647e:	f00b ffe3 	bl	8012448 <cosf>
 8006482:	eef0 7a40 	vmov.f32	s15, s0
 8006486:	ee68 7a27 	vmul.f32	s15, s16, s15
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	edc3 7a5c 	vstr	s15, [r3, #368]	@ 0x170

    /* (211:3) self.'B3.p.vi' := self.'B3.v_0' * sin(self.'B3.angle_0'); */
    instance->B3_p_vi = instance->B3_v_0 * ESP_sin(instance->B3_angle_0);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	ed93 8a2f 	vldr	s16, [r3, #188]	@ 0xbc
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	edd3 7a2e 	vldr	s15, [r3, #184]	@ 0xb8
 800649c:	eeb0 0a67 	vmov.f32	s0, s15
 80064a0:	f00c f816 	bl	80124d0 <sinf>
 80064a4:	eef0 7a40 	vmov.f32	s15, s0
 80064a8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	edc3 7a5b 	vstr	s15, [r3, #364]	@ 0x16c

    /* (212:3) self.v := self.'G1.v_0'; */
    instance->v = instance->G1_v_0;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	615a      	str	r2, [r3, #20]

    /* (213:3) self.w := 1.0; */
    instance->w = 1.0F;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80064c2:	61da      	str	r2, [r3, #28]
    /*
    Initialize variables with start value equation (dependent initializations):
    */

    /* (217:3) self.'derivative(G1.machine.e1d)' := 0.0; */
    instance->der_G1_machine_e1d = 0.0F;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f04f 0200 	mov.w	r2, #0
 80064ca:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190

    /* (218:3) self.'derivative(G1.machine.e2d)' := 0.0; */
    instance->der_G1_machine_e2d = 0.0F;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f04f 0200 	mov.w	r2, #0
 80064d4:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198

    /* Solve linear system of equations A*x = b: */

    /* (220:3) 'solution_buffer.for.x[6]' := solveLinearEquations({{self.'transformer.r' / self.'transformer.m', (-1.0) * (self.'transformer.x' / self.'transformer.m'), 0.0, 0.0, ((self.'transformer.r' * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) - ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2d') + (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra'))) + (self.'transformer.x' * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta'))), ((((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * (self.'G1.machine.T1q0' * ((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'G1.machine.T1q0') - (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra')) + ((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * (self.'G1.machine.T2q0' * ((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'G1.machine.T2q0')) + (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2q')) + (self.'transformer.r' * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) - (self.'transformer.x' * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta')))}, {self.'transformer.x' / self.'transformer.m', self.'transformer.r' / self.'transformer.m', 0.0, 0.0, (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra') - (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2d')) + (self.'transformer.x' * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta')))) - (self.'transformer.r' * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta'))), ((self.'transformer.x' * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta'))) - ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra') + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * (self.'G1.machine.T1q0' * ((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'G1.machine.T1q0')) + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * (self.'G1.machine.T2q0' * ((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'G1.machine.T2q0')) + (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2q'))) + (self.'transformer.r' * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta')))}, {((((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))) * self.'transformer.x') + ((1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))) * self.'transformer.r')) + self.'L1.R', ((((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))) * self.'transformer.r') - ((1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))) * self.'transformer.x')) - self.'L1.X', (-1.0) * self.'L1.X', self.'L1.R', (-1.0) * ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) * self.'G1.machine.x2d') + ((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * self.'G1.machine.ra')) / self.'transformer.m'), ((((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * (self.'G1.machine.T1q0' * ((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T1q0') - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) * self.'G1.machine.ra') / self.'transformer.m')) + ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * (self.'G1.machine.T2q0' * ((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T2q0')) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * self.'G1.machine.x2q') / self.'transformer.m')}, {(((1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))) * self.'transformer.x') + ((((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')) * self.'transformer.r')) + self.'L1.X', (((1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))) * self.'transformer.r') - ((((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')) * self.'transformer.x')) + self.'L1.R', self.'L1.R', self.'L1.X', (-1.0) * ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) * self.'G1.machine.x2d') + ((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * self.'G1.machine.ra')) / self.'transformer.m'), ((((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * (self.'G1.machine.T1q0' * ((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T1q0') - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) * self.'G1.machine.ra') / self.'transformer.m')) + ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * (self.'G1.machine.T2q0' * ((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T2q0')) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * self.'G1.machine.x2q') / self.'transformer.m')}, {((1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))) * self.'transformer.r') - (((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')) * self.'transformer.x'), (-1.0) * ((((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')) * self.'transformer.r') + ((1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))) * self.'transformer.x')), self.'L2.X', (-1.0) * self.'L2.R', (-1.0) * ((((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) - ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * self.'G1.machine.x2d') + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * self.'G1.machine.ra')) / self.'transformer.m'), ((((((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.T1q0' * ((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T1q0') - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) - ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * self.'G1.machine.ra') / self.'transformer.m')) + ((((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.T2q0' * ((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T2q0')) + (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * self.'G1.machine.x2q') / self.'transformer.m')}, {((1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))) * self.'transformer.x') + (((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')) * self.'transformer.r'), ((1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))) * self.'transformer.r') - (((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')) * self.'transformer.x'), (-1.0) * self.'L2.R', (-1.0) * self.'L2.X', (-1.0) * ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * self.'G1.machine.x2d') + ((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * self.'G1.machine.ra')) / self.'transformer.m'), ((((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.T1q0' * ((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T1q0') - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * self.'G1.machine.ra') / self.'transformer.m')) + ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.T2q0' * ((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')))) / self.'transformer.m') / self.'G1.machine.T2q0')) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * self.'G1.machine.x2q') / self.'transformer.m')}}, {(-1.0) * (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.e2q'), (-1.0) * (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (((1.0 / self.'transformer.m') / self.'transformer.m') - (1.0 / (self.'transformer.m' ^ 2)))) * self.'G1.machine.e2q'), self.'B3.p.vr' - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) * self.'G1.machine.e2q') / self.'transformer.m'), self.'B3.p.vi' - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) * self.'G1.machine.e2q') / self.'transformer.m'), self.'B3.p.vr' - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) - ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * self.'G1.machine.e2q') / self.'transformer.m'), self.'B3.p.vi' - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * self.'G1.machine.e2q') / self.'transformer.m')}); */
    _A0[0] = instance->transformer_r / instance->transformer_m;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80064e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064e8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    _A0[1] = (-1.0F) * (instance->transformer_x / instance->transformer_m);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	edd3 6a2d 	vldr	s13, [r3, #180]	@ 0xb4
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80064f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064fc:	eef1 7a67 	vneg.f32	s15, s15
 8006500:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    _A0[2] = 0.0F;
 8006504:	f04f 0300 	mov.w	r3, #0
 8006508:	647b      	str	r3, [r7, #68]	@ 0x44
    _A0[3] = 0.0F;
 800650a:	f04f 0300 	mov.w	r3, #0
 800650e:	64bb      	str	r3, [r7, #72]	@ 0x48
    _A0[4] = ((instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) - ((instance->G1_machine_V_MBtoSB \
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	ed93 8a2c 	vldr	s16, [r3, #176]	@ 0xb0
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006522:	eeb0 0a67 	vmov.f32	s0, s15
 8006526:	f00b ffd3 	bl	80124d0 <sinf>
 800652a:	eef0 7a40 	vmov.f32	s15, s0
 800652e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006532:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) \
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006542:	eeb0 0a67 	vmov.f32	s0, s15
 8006546:	f00b ff7f 	bl	8012448 <cosf>
 800654a:	eef0 7a40 	vmov.f32	s15, s0
 800654e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006558:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800655c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006566:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006570:	eeb0 0a67 	vmov.f32	s0, s15
 8006574:	f7ff f8de 	bl	8005734 <ESP_square_impl>
 8006578:	eeb0 7a40 	vmov.f32	s14, s0
 800657c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006580:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006584:	ee79 7a67 	vsub.f32	s15, s18, s15
 8006588:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->G1_machine_x2d) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8006592:	ee67 8a27 	vmul.f32	s17, s14, s15
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80065a2:	eeb0 0a67 	vmov.f32	s0, s15
 80065a6:	f00b ff93 	bl	80124d0 <sinf>
 80065aa:	eef0 7a40 	vmov.f32	s15, s0
 80065ae:	ee29 9a27 	vmul.f32	s18, s18, s15
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80065b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra))) + (instance->transformer_x \
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80065c6:	eec7 9a27 	vdiv.f32	s19, s14, s15
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80065d0:	eeb0 0a67 	vmov.f32	s0, s15
 80065d4:	f7ff f8ae 	bl	8005734 <ESP_square_impl>
 80065d8:	eeb0 7a40 	vmov.f32	s14, s0
 80065dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065e4:	ee79 7ae7 	vsub.f32	s15, s19, s15
        * instance->G1_machine_x2d) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 80065e8:	ee29 7a27 	vmul.f32	s14, s18, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra))) + (instance->transformer_x \
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 80065f2:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->G1_machine_x2d) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 80065f6:	ee78 7aa7 	vadd.f32	s15, s17, s15
    _A0[4] = ((instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) - ((instance->G1_machine_V_MBtoSB \
 80065fa:	ee38 8a67 	vsub.f32	s16, s16, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra))) + (instance->transformer_x \
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	edd3 8a2d 	vldr	s17, [r3, #180]	@ 0xb4
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006610:	eeb0 0a67 	vmov.f32	s0, s15
 8006614:	f00b ff18 	bl	8012448 <cosf>
 8006618:	eef0 7a40 	vmov.f32	s15, s0
 800661c:	ee69 7a27 	vmul.f32	s15, s18, s15
 8006620:	ee68 7aa7 	vmul.f32	s15, s17, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra))) + (instance->transformer_x \
 8006624:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A0[4] = ((instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) - ((instance->G1_machine_V_MBtoSB \
 8006628:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    _A0[5] = ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006638:	eeb0 0a67 	vmov.f32	s0, s15
 800663c:	f00b ff48 	bl	80124d0 <sinf>
 8006640:	eef0 7a40 	vmov.f32	s15, s0
 8006644:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800664e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T1q0 * (instance->G1_machine_xq \
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800665c:	eec7 8a27 	vdiv.f32	s17, s14, s15
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006666:	eeb0 0a67 	vmov.f32	s0, s15
 800666a:	f7ff f863 	bl	8005734 <ESP_square_impl>
 800666e:	eeb0 7a40 	vmov.f32	s14, s0
 8006672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800667a:	ee78 7ae7 	vsub.f32	s15, s17, s15
    _A0[5] = ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 800667e:	ee28 7a27 	vmul.f32	s14, s16, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T1q0 * (instance->G1_machine_xq \
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
        - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8006694:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80066a4:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T1q0) \
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80066b4:	ee75 7a67 	vsub.f32	s15, s10, s15
        - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 80066b8:	ee65 5aa7 	vmul.f32	s11, s11, s15
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T1q0) \
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 80066c2:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 80066cc:	eec5 7a25 	vdiv.f32	s15, s10, s11
        - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 80066d0:	ee76 7a67 	vsub.f32	s15, s12, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T1q0 * (instance->G1_machine_xq \
 80066d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066d8:	ee27 7a27 	vmul.f32	s14, s14, s15
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T1q0) \
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 80066e2:	ee87 8a27 	vdiv.f32	s16, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) \
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80066f2:	eeb0 0a67 	vmov.f32	s0, s15
 80066f6:	f00b fea7 	bl	8012448 <cosf>
 80066fa:	eef0 7a40 	vmov.f32	s15, s0
 80066fe:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006708:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800670c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006716:	ee87 9a27 	vdiv.f32	s18, s14, s15
        - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) + ((instance->G1_machine_V_MBtoSB \
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006720:	eeb0 0a67 	vmov.f32	s0, s15
 8006724:	f7ff f806 	bl	8005734 <ESP_square_impl>
 8006728:	eeb0 7a40 	vmov.f32	s14, s0
 800672c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006734:	ee79 7a67 	vsub.f32	s15, s18, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) \
 8006738:	ee28 7aa7 	vmul.f32	s14, s17, s15
        - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) + ((instance->G1_machine_V_MBtoSB \
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8006742:	ee67 7a27 	vmul.f32	s15, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) \
 8006746:	ee38 8a67 	vsub.f32	s16, s16, s15
        - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) + ((instance->G1_machine_V_MBtoSB \
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) \
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006756:	eeb0 0a67 	vmov.f32	s0, s15
 800675a:	f00b feb9 	bl	80124d0 <sinf>
 800675e:	eef0 7a40 	vmov.f32	s15, s0
 8006762:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800676c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006770:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800677a:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006784:	eeb0 0a67 	vmov.f32	s0, s15
 8006788:	f7fe ffd4 	bl	8005734 <ESP_square_impl>
 800678c:	eeb0 7a40 	vmov.f32	s14, s0
 8006790:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006794:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006798:	ee79 7a67 	vsub.f32	s15, s18, s15
 800679c:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 \
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80067b2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
        * instance->G1_machine_x2q * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 \
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80067c2:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80067d2:	ee75 7a67 	vsub.f32	s15, s10, s15
 80067d6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 80067e0:	ee85 5aa7 	vdiv.f32	s10, s11, s15
        / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 80067ea:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 \
 80067ee:	ee76 7a27 	vadd.f32	s15, s12, s15
 80067f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067f6:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8006800:	eec6 7a87 	vdiv.f32	s15, s13, s14
        - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) + ((instance->G1_machine_V_MBtoSB \
 8006804:	ee38 8a27 	vadd.f32	s16, s16, s15
        / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006814:	eeb0 0a67 	vmov.f32	s0, s15
 8006818:	f00b fe5a 	bl	80124d0 <sinf>
 800681c:	eef0 7a40 	vmov.f32	s15, s0
 8006820:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * ((1.0F / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) \
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800682a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800682e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006838:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006842:	eeb0 0a67 	vmov.f32	s0, s15
 8006846:	f7fe ff75 	bl	8005734 <ESP_square_impl>
 800684a:	eeb0 7a40 	vmov.f32	s14, s0
 800684e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006856:	ee79 7a67 	vsub.f32	s15, s18, s15
 800685a:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->G1_machine_x2q) + (instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) \
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8006864:	ee67 7a27 	vmul.f32	s15, s14, s15
        / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8006868:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->G1_machine_x2q) + (instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) \
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	edd3 8a2c 	vldr	s17, [r3, #176]	@ 0xb0
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800687e:	eeb0 0a67 	vmov.f32	s0, s15
 8006882:	f00b fde1 	bl	8012448 <cosf>
 8006886:	eef0 7a40 	vmov.f32	s15, s0
 800688a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800688e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006892:	ee38 8a27 	vadd.f32	s16, s16, s15
        - (instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)));
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	edd3 8a2d 	vldr	s17, [r3, #180]	@ 0xb4
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80068a8:	eeb0 0a67 	vmov.f32	s0, s15
 80068ac:	f00b fe10 	bl	80124d0 <sinf>
 80068b0:	eef0 7a40 	vmov.f32	s15, s0
 80068b4:	ee69 7a27 	vmul.f32	s15, s18, s15
 80068b8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80068bc:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A0[5] = ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 80068c0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    _A0[6] = instance->transformer_x / instance->transformer_m;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	edd3 6a2d 	vldr	s13, [r3, #180]	@ 0xb4
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80068d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068d4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    _A0[7] = instance->transformer_r / instance->transformer_m;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80068e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068e8:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    _A0[8] = 0.0F;
 80068ec:	f04f 0300 	mov.w	r3, #0
 80068f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    _A0[9] = 0.0F;
 80068f2:	f04f 0300 	mov.w	r3, #0
 80068f6:	663b      	str	r3, [r7, #96]	@ 0x60
    _A0[10] = (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006904:	eeb0 0a67 	vmov.f32	s0, s15
 8006908:	f00b fd9e 	bl	8012448 <cosf>
 800690c:	eef0 7a40 	vmov.f32	s15, s0
 8006910:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800691a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800691e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006928:	eec7 8a27 	vdiv.f32	s17, s14, s15
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006932:	eeb0 0a67 	vmov.f32	s0, s15
 8006936:	f7fe fefd 	bl	8005734 <ESP_square_impl>
 800693a:	eeb0 7a40 	vmov.f32	s14, s0
 800693e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006946:	ee78 7ae7 	vsub.f32	s15, s17, s15
    _A0[10] = (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 800694a:	ee28 7a27 	vmul.f32	s14, s16, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8006954:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) \
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006964:	eeb0 0a67 	vmov.f32	s0, s15
 8006968:	f00b fdb2 	bl	80124d0 <sinf>
 800696c:	eef0 7a40 	vmov.f32	s15, s0
 8006970:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800697a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800697e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006988:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006992:	eeb0 0a67 	vmov.f32	s0, s15
 8006996:	f7fe fecd 	bl	8005734 <ESP_square_impl>
 800699a:	eeb0 7a40 	vmov.f32	s14, s0
 800699e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069a6:	ee79 7a67 	vsub.f32	s15, s18, s15
 80069aa:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->G1_machine_x2d)) + (instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)))) \
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 80069b4:	ee67 7a27 	vmul.f32	s15, s14, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 80069b8:	ee38 8a67 	vsub.f32	s16, s16, s15
        * instance->G1_machine_x2d)) + (instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)))) \
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	edd3 8a2d 	vldr	s17, [r3, #180]	@ 0xb4
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80069ce:	eeb0 0a67 	vmov.f32	s0, s15
 80069d2:	f00b fd7d 	bl	80124d0 <sinf>
 80069d6:	eef0 7a40 	vmov.f32	s15, s0
 80069da:	ee69 7a27 	vmul.f32	s15, s18, s15
 80069de:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80069e2:	ee38 8a27 	vadd.f32	s16, s16, s15
        - (instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)));
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	edd3 8a2c 	vldr	s17, [r3, #176]	@ 0xb0
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80069f8:	eeb0 0a67 	vmov.f32	s0, s15
 80069fc:	f00b fd24 	bl	8012448 <cosf>
 8006a00:	eef0 7a40 	vmov.f32	s15, s0
 8006a04:	ee69 7a27 	vmul.f32	s15, s18, s15
 8006a08:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006a0c:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A0[10] = (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 8006a10:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    _A0[11] = ((instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) - ((instance->G1_machine_V_MBtoSB \
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	ed93 8a2d 	vldr	s16, [r3, #180]	@ 0xb4
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006a26:	eeb0 0a67 	vmov.f32	s0, s15
 8006a2a:	f00b fd0d 	bl	8012448 <cosf>
 8006a2e:	eef0 7a40 	vmov.f32	s15, s0
 8006a32:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006a36:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) \
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006a46:	eeb0 0a67 	vmov.f32	s0, s15
 8006a4a:	f00b fd41 	bl	80124d0 <sinf>
 8006a4e:	eef0 7a40 	vmov.f32	s15, s0
 8006a52:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006a5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006a6a:	ee87 9a27 	vdiv.f32	s18, s14, s15
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006a74:	eeb0 0a67 	vmov.f32	s0, s15
 8006a78:	f7fe fe5c 	bl	8005734 <ESP_square_impl>
 8006a7c:	eeb0 7a40 	vmov.f32	s14, s0
 8006a80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a88:	ee79 7a67 	vsub.f32	s15, s18, s15
 8006a8c:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->G1_machine_ra) + ((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8006a96:	ee67 8a27 	vmul.f32	s17, s14, s15
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8006aaa:	f00b fccd 	bl	8012448 <cosf>
 8006aae:	eef0 7a40 	vmov.f32	s15, s0
 8006ab2:	ee29 9a27 	vmul.f32	s18, s18, s15
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006abc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ac0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T1q0 * (instance->G1_machine_xq \
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006aca:	eec7 9a27 	vdiv.f32	s19, s14, s15
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8006ad8:	f7fe fe2c 	bl	8005734 <ESP_square_impl>
 8006adc:	eeb0 7a40 	vmov.f32	s14, s0
 8006ae0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ae4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ae8:	ee79 7ae7 	vsub.f32	s15, s19, s15
        * instance->G1_machine_ra) + ((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 8006aec:	ee29 7a27 	vmul.f32	s14, s18, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T1q0 * (instance->G1_machine_xq \
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
        - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8006b02:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8006b12:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T1q0) \
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8006b22:	ee75 7a67 	vsub.f32	s15, s10, s15
        - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 8006b26:	ee65 5aa7 	vmul.f32	s11, s11, s15
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T1q0) \
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8006b30:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8006b3a:	eec5 7a25 	vdiv.f32	s15, s10, s11
        - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 8006b3e:	ee76 7a67 	vsub.f32	s15, s12, s15
        / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T1q0 * (instance->G1_machine_xq \
 8006b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b46:	ee67 6a27 	vmul.f32	s13, s14, s15
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T1q0) \
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 8006b50:	eec6 7a87 	vdiv.f32	s15, s13, s14
        * instance->G1_machine_ra) + ((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m \
 8006b54:	ee78 8aa7 	vadd.f32	s17, s17, s15
        + ((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) \
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006b64:	eeb0 0a67 	vmov.f32	s0, s15
 8006b68:	f00b fc6e 	bl	8012448 <cosf>
 8006b6c:	eef0 7a40 	vmov.f32	s15, s0
 8006b70:	ee29 9a27 	vmul.f32	s18, s18, s15
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006b88:	eec7 9a27 	vdiv.f32	s19, s14, s15
        - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) \
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006b92:	eeb0 0a67 	vmov.f32	s0, s15
 8006b96:	f7fe fdcd 	bl	8005734 <ESP_square_impl>
 8006b9a:	eeb0 7a40 	vmov.f32	s14, s0
 8006b9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ba6:	ee79 7ae7 	vsub.f32	s15, s19, s15
        + ((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) \
 8006baa:	ee29 7a27 	vmul.f32	s14, s18, s15
        - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) \
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8006bc0:	ee36 6a67 	vsub.f32	s12, s12, s15
        + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq - instance->G1_machine_x1q)) \
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8006bd0:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8006be0:	ee75 7a67 	vsub.f32	s15, s10, s15
 8006be4:	ee65 5aa7 	vmul.f32	s11, s11, s15
        / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB \
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8006bee:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8006bf8:	eec5 7a25 	vdiv.f32	s15, s10, s11
        + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq - instance->G1_machine_x1q)) \
 8006bfc:	ee76 7a27 	vadd.f32	s15, s12, s15
        - (1.0F / (ESP_square(instance->transformer_m)))) * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) \
 8006c00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c04:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB \
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8006c0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
        + ((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) \
 8006c12:	ee78 8aa7 	vadd.f32	s17, s17, s15
        / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB \
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) \
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006c22:	eeb0 0a67 	vmov.f32	s0, s15
 8006c26:	f00b fc0f 	bl	8012448 <cosf>
 8006c2a:	eef0 7a40 	vmov.f32	s15, s0
 8006c2e:	ee29 9a27 	vmul.f32	s18, s18, s15
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006c38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006c46:	eec7 9a27 	vdiv.f32	s19, s14, s15
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8006c50:	eeb0 0a67 	vmov.f32	s0, s15
 8006c54:	f7fe fd6e 	bl	8005734 <ESP_square_impl>
 8006c58:	eeb0 7a40 	vmov.f32	s14, s0
 8006c5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c64:	ee79 7ae7 	vsub.f32	s15, s19, s15
 8006c68:	ee29 7a27 	vmul.f32	s14, s18, s15
        * instance->G1_machine_x2q))) + (instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8006c72:	ee67 7a27 	vmul.f32	s15, s14, s15
        / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) / instance->G1_machine_T2q0) + (instance->G1_machine_V_MBtoSB \
 8006c76:	ee78 7aa7 	vadd.f32	s15, s17, s15
    _A0[11] = ((instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) - ((instance->G1_machine_V_MBtoSB \
 8006c7a:	ee38 8a67 	vsub.f32	s16, s16, s15
        * instance->G1_machine_x2q))) + (instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)));
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	edd3 8a2c 	vldr	s17, [r3, #176]	@ 0xb0
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006c90:	eeb0 0a67 	vmov.f32	s0, s15
 8006c94:	f00b fc1c 	bl	80124d0 <sinf>
 8006c98:	eef0 7a40 	vmov.f32	s15, s0
 8006c9c:	ee69 7a27 	vmul.f32	s15, s18, s15
 8006ca0:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006ca4:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A0[11] = ((instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) - ((instance->G1_machine_V_MBtoSB \
 8006ca8:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    _A0[12] = ((((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8006cac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006cb0:	ee07 3a90 	vmov	s15, r3
 8006cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cb8:	eddf 0ab7 	vldr	s1, [pc, #732]	@ 8006f98 <Reinitialize+0xbe8>
 8006cbc:	eeb0 0a67 	vmov.f32	s0, s15
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff fb3d 	bl	8006340 <ESP_cmp_eq>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d115      	bne.n	8006cf8 <Reinitialize+0x948>
 8006ccc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006cd0:	ee07 3a90 	vmov	s15, r3
 8006cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cd8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006cdc:	eeb0 0a67 	vmov.f32	s0, s15
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f7ff fb2d 	bl	8006340 <ESP_cmp_eq>
 8006ce6:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <Reinitialize+0x942>
 8006cec:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8006f90 <Reinitialize+0xbe0>
 8006cf0:	e004      	b.n	8006cfc <Reinitialize+0x94c>
 8006cf2:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 8006f98 <Reinitialize+0xbe8>
 8006cf6:	e001      	b.n	8006cfc <Reinitialize+0x94c>
    _A0[12] = ((((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8006cf8:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8006f98 <Reinitialize+0xbe8>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8006d02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8006d12:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_x) + ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8006d22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8006d2a:	ee37 7a67 	vsub.f32	s14, s14, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_x) + ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8006d34:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8006d44:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8006d54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006d58:	ee77 8a67 	vsub.f32	s17, s14, s15
 8006d5c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006d60:	ee07 3a90 	vmov	s15, r3
 8006d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d68:	eddf 0a8b 	vldr	s1, [pc, #556]	@ 8006f98 <Reinitialize+0xbe8>
 8006d6c:	eeb0 0a67 	vmov.f32	s0, s15
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7ff fae5 	bl	8006340 <ESP_cmp_eq>
 8006d76:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))) \
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d115      	bne.n	8006da8 <Reinitialize+0x9f8>
 8006d7c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006d80:	ee07 3a90 	vmov	s15, r3
 8006d84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d88:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006d8c:	eeb0 0a67 	vmov.f32	s0, s15
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff fad5 	bl	8006340 <ESP_cmp_eq>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d002      	beq.n	8006da2 <Reinitialize+0x9f2>
 8006d9c:	eddf 7a7d 	vldr	s15, [pc, #500]	@ 8006f94 <Reinitialize+0xbe4>
 8006da0:	e004      	b.n	8006dac <Reinitialize+0x9fc>
 8006da2:	eddf 7a7d 	vldr	s15, [pc, #500]	@ 8006f98 <Reinitialize+0xbe8>
 8006da6:	e001      	b.n	8006dac <Reinitialize+0x9fc>
 8006da8:	eddf 7a7b 	vldr	s15, [pc, #492]	@ 8006f98 <Reinitialize+0xbe8>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8006db2:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8006db6:	ee78 7ae7 	vsub.f32	s15, s17, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_x) + ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006dba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006dbe:	ee37 7a87 	vadd.f32	s14, s15, s14
        * instance->transformer_r) + instance->L1_R;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8006dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_x) + ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006dcc:	ee38 7a27 	vadd.f32	s14, s16, s15
        * instance->transformer_r) + instance->L1_R;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	edd3 7a4c 	vldr	s15, [r3, #304]	@ 0x130
 8006dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
    _A0[12] = ((((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8006dda:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    _A0[13] = ((((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8006dde:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006de2:	ee07 3a90 	vmov	s15, r3
 8006de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dea:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 8006f98 <Reinitialize+0xbe8>
 8006dee:	eeb0 0a67 	vmov.f32	s0, s15
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7ff faa4 	bl	8006340 <ESP_cmp_eq>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d115      	bne.n	8006e2a <Reinitialize+0xa7a>
 8006dfe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006e02:	ee07 3a90 	vmov	s15, r3
 8006e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e0a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006e0e:	eeb0 0a67 	vmov.f32	s0, s15
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff fa94 	bl	8006340 <ESP_cmp_eq>
 8006e18:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d002      	beq.n	8006e24 <Reinitialize+0xa74>
 8006e1e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006f90 <Reinitialize+0xbe0>
 8006e22:	e004      	b.n	8006e2e <Reinitialize+0xa7e>
 8006e24:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006f98 <Reinitialize+0xbe8>
 8006e28:	e001      	b.n	8006e2e <Reinitialize+0xa7e>
    _A0[13] = ((((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8006e2a:	eddf 7a5b 	vldr	s15, [pc, #364]	@ 8006f98 <Reinitialize+0xbe8>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8006e34:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8006e44:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_r) - ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8006e54:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006e58:	ee76 7aa7 	vadd.f32	s15, s13, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8006e5c:	ee37 7a67 	vsub.f32	s14, s14, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_r) - ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8006e66:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8006e76:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8006e86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006e8a:	ee77 8a67 	vsub.f32	s17, s14, s15
 8006e8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006e92:	ee07 3a90 	vmov	s15, r3
 8006e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e9a:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8006f98 <Reinitialize+0xbe8>
 8006e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f7ff fa4c 	bl	8006340 <ESP_cmp_eq>
 8006ea8:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))) \
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d115      	bne.n	8006eda <Reinitialize+0xb2a>
 8006eae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006eb2:	ee07 3a90 	vmov	s15, r3
 8006eb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eba:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006ebe:	eeb0 0a67 	vmov.f32	s0, s15
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7ff fa3c 	bl	8006340 <ESP_cmp_eq>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d002      	beq.n	8006ed4 <Reinitialize+0xb24>
 8006ece:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8006f94 <Reinitialize+0xbe4>
 8006ed2:	e004      	b.n	8006ede <Reinitialize+0xb2e>
 8006ed4:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8006f98 <Reinitialize+0xbe8>
 8006ed8:	e001      	b.n	8006ede <Reinitialize+0xb2e>
 8006eda:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8006f98 <Reinitialize+0xbe8>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8006ee4:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8006ee8:	ee78 7ae7 	vsub.f32	s15, s17, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_r) - ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006eec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ef0:	ee37 7a87 	vadd.f32	s14, s15, s14
        * instance->transformer_x) - instance->L1_X;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8006efa:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (instance->L1_X * instance->L1_G))) * instance->transformer_r) - ((1.0F + ((instance->L1_R * instance->L1_G) \
 8006efe:	ee38 7a67 	vsub.f32	s14, s16, s15
        * instance->transformer_x) - instance->L1_X;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 8006f08:	ee77 7a67 	vsub.f32	s15, s14, s15
    _A0[13] = ((((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8006f0c:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    _A0[14] = (-1.0F) * instance->L1_X;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 8006f16:	eef1 7a67 	vneg.f32	s15, s15
 8006f1a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    _A0[15] = instance->L1_R;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8006f24:	67bb      	str	r3, [r7, #120]	@ 0x78
    _A0[16] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, \
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006f32:	eeb0 0a67 	vmov.f32	s0, s15
 8006f36:	f00b facb 	bl	80124d0 <sinf>
 8006f3a:	eef0 7a40 	vmov.f32	s15, s0
 8006f3e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006f42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006f46:	ee07 3a90 	vmov	s15, r3
 8006f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f4e:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8006f98 <Reinitialize+0xbe8>
 8006f52:	eeb0 0a67 	vmov.f32	s0, s15
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f7ff f9f2 	bl	8006340 <ESP_cmp_eq>
 8006f5c:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d11c      	bne.n	8006f9c <Reinitialize+0xbec>
 8006f62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f6e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8006f72:	eeb0 0a67 	vmov.f32	s0, s15
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7ff f9e2 	bl	8006340 <ESP_cmp_eq>
 8006f7c:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))) \
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d002      	beq.n	8006f88 <Reinitialize+0xbd8>
 8006f82:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8006f90 <Reinitialize+0xbe0>
 8006f86:	e00b      	b.n	8006fa0 <Reinitialize+0xbf0>
 8006f88:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8006f98 <Reinitialize+0xbe8>
 8006f8c:	e008      	b.n	8006fa0 <Reinitialize+0xbf0>
 8006f8e:	bf00      	nop
 8006f90:	450ac000 	.word	0x450ac000
 8006f94:	c50ac000 	.word	0xc50ac000
 8006f98:	00000000 	.word	0x00000000
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8006f9c:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8006f98 <Reinitialize+0xbe8>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))) \
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8006fa6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8006fb6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8006fc6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fce:	ee77 7a67 	vsub.f32	s15, s14, s15
    _A0[16] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, \
 8006fd2:	ee28 8a27 	vmul.f32	s16, s16, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8006fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8006fe6:	f00b fa2f 	bl	8012448 <cosf>
 8006fea:	eef0 7a40 	vmov.f32	s15, s0
 8006fee:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8006ffe:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800700e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007012:	ee37 9a67 	vsub.f32	s18, s14, s15
 8007016:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800701a:	ee07 3a90 	vmov	s15, r3
 800701e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007022:	ed5f 0a23 	vldr	s1, [pc, #-140]	@ 8006f98 <Reinitialize+0xbe8>
 8007026:	eeb0 0a67 	vmov.f32	s0, s15
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f7ff f988 	bl	8006340 <ESP_cmp_eq>
 8007030:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) \
 8007032:	2b00      	cmp	r3, #0
 8007034:	d115      	bne.n	8007062 <Reinitialize+0xcb2>
 8007036:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800703a:	ee07 3a90 	vmov	s15, r3
 800703e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007042:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007046:	eeb0 0a67 	vmov.f32	s0, s15
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7ff f978 	bl	8006340 <ESP_cmp_eq>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d002      	beq.n	800705c <Reinitialize+0xcac>
 8007056:	ed5f 7a31 	vldr	s15, [pc, #-196]	@ 8006f94 <Reinitialize+0xbe4>
 800705a:	e004      	b.n	8007066 <Reinitialize+0xcb6>
 800705c:	ed5f 7a32 	vldr	s15, [pc, #-200]	@ 8006f98 <Reinitialize+0xbe8>
 8007060:	e001      	b.n	8007066 <Reinitialize+0xcb6>
 8007062:	ed5f 7a33 	vldr	s15, [pc, #-204]	@ 8006f98 <Reinitialize+0xbe8>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800706c:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007070:	ee79 7a67 	vsub.f32	s15, s18, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 8007074:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007078:	ee77 7a87 	vadd.f32	s15, s15, s14
 800707c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8007080:	ee38 7a27 	vadd.f32	s14, s16, s15
        * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + \
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800708a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800709a:	eeb0 0a67 	vmov.f32	s0, s15
 800709e:	f00b fa17 	bl	80124d0 <sinf>
 80070a2:	eef0 7a40 	vmov.f32	s15, s0
 80070a6:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 80070b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80070c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80070ca:	ee37 9a67 	vsub.f32	s18, s14, s15
 80070ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80070d2:	ee07 3a90 	vmov	s15, r3
 80070d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070da:	ed5f 0a51 	vldr	s1, [pc, #-324]	@ 8006f98 <Reinitialize+0xbe8>
 80070de:	eeb0 0a67 	vmov.f32	s0, s15
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7ff f92c 	bl	8006340 <ESP_cmp_eq>
 80070e8:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d115      	bne.n	800711a <Reinitialize+0xd6a>
 80070ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80070f2:	ee07 3a90 	vmov	s15, r3
 80070f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070fa:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80070fe:	eeb0 0a67 	vmov.f32	s0, s15
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f7ff f91c 	bl	8006340 <ESP_cmp_eq>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d002      	beq.n	8007114 <Reinitialize+0xd64>
 800710e:	ed5f 7a5f 	vldr	s15, [pc, #-380]	@ 8006f94 <Reinitialize+0xbe4>
 8007112:	e004      	b.n	800711e <Reinitialize+0xd6e>
 8007114:	ed5f 7a60 	vldr	s15, [pc, #-384]	@ 8006f98 <Reinitialize+0xbe8>
 8007118:	e001      	b.n	800711e <Reinitialize+0xd6e>
 800711a:	ed5f 7a61 	vldr	s15, [pc, #-388]	@ 8006f98 <Reinitialize+0xbe8>
        0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8007124:	ee67 7a87 	vmul.f32	s15, s15, s14
        ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007128:	ee79 7a67 	vsub.f32	s15, s18, s15
        * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + \
 800712c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007130:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007134:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, \
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007144:	eeb0 0a67 	vmov.f32	s0, s15
 8007148:	f00b f97e 	bl	8012448 <cosf>
 800714c:	eef0 7a40 	vmov.f32	s15, s0
 8007150:	ee29 9a27 	vmul.f32	s18, s18, s15
 8007154:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007158:	ee07 3a90 	vmov	s15, r3
 800715c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007160:	ed5f 0a73 	vldr	s1, [pc, #-460]	@ 8006f98 <Reinitialize+0xbe8>
 8007164:	eeb0 0a67 	vmov.f32	s0, s15
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f7ff f8e9 	bl	8006340 <ESP_cmp_eq>
 800716e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007170:	2b00      	cmp	r3, #0
 8007172:	d115      	bne.n	80071a0 <Reinitialize+0xdf0>
 8007174:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007178:	ee07 3a90 	vmov	s15, r3
 800717c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007180:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007184:	eeb0 0a67 	vmov.f32	s0, s15
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7ff f8d9 	bl	8006340 <ESP_cmp_eq>
 800718e:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) \
 8007190:	2b00      	cmp	r3, #0
 8007192:	d002      	beq.n	800719a <Reinitialize+0xdea>
 8007194:	ed5f 7a82 	vldr	s15, [pc, #-520]	@ 8006f90 <Reinitialize+0xbe0>
 8007198:	e004      	b.n	80071a4 <Reinitialize+0xdf4>
 800719a:	ed5f 7a81 	vldr	s15, [pc, #-516]	@ 8006f98 <Reinitialize+0xbe8>
 800719e:	e001      	b.n	80071a4 <Reinitialize+0xdf4>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80071a0:	ed5f 7a83 	vldr	s15, [pc, #-524]	@ 8006f98 <Reinitialize+0xbe8>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) \
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80071aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80071ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 80071ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80071ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071d2:	ee77 7a67 	vsub.f32	s15, s14, s15
        0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, \
 80071d6:	ee69 7a27 	vmul.f32	s15, s18, s15
 80071da:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_ra)) / instance->transformer_m);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 80071e4:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + \
 80071e8:	ee78 6a27 	vadd.f32	s13, s16, s15
        * instance->G1_machine_ra)) / instance->transformer_m);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80071f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _A0[16] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, \
 80071f6:	eef1 7a67 	vneg.f32	s15, s15
 80071fa:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    _A0[17] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800720a:	eeb0 0a67 	vmov.f32	s0, s15
 800720e:	f00b f95f 	bl	80124d0 <sinf>
 8007212:	eef0 7a40 	vmov.f32	s15, s0
 8007216:	ee28 8a27 	vmul.f32	s16, s16, s15
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007226:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007236:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800723a:	ee77 8a67 	vsub.f32	s17, s14, s15
 800723e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007242:	ee07 3a90 	vmov	s15, r3
 8007246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800724a:	ed5f 0aad 	vldr	s1, [pc, #-692]	@ 8006f98 <Reinitialize+0xbe8>
 800724e:	eeb0 0a67 	vmov.f32	s0, s15
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f7ff f874 	bl	8006340 <ESP_cmp_eq>
 8007258:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) \
 800725a:	2b00      	cmp	r3, #0
 800725c:	d115      	bne.n	800728a <Reinitialize+0xeda>
 800725e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007262:	ee07 3a90 	vmov	s15, r3
 8007266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800726e:	eeb0 0a67 	vmov.f32	s0, s15
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7ff f864 	bl	8006340 <ESP_cmp_eq>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d002      	beq.n	8007284 <Reinitialize+0xed4>
 800727e:	ed5f 7abb 	vldr	s15, [pc, #-748]	@ 8006f94 <Reinitialize+0xbe4>
 8007282:	e004      	b.n	800728e <Reinitialize+0xede>
 8007284:	ed5f 7abc 	vldr	s15, [pc, #-752]	@ 8006f98 <Reinitialize+0xbe8>
 8007288:	e001      	b.n	800728e <Reinitialize+0xede>
 800728a:	ed5f 7abd 	vldr	s15, [pc, #-756]	@ 8006f98 <Reinitialize+0xbe8>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8007294:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007298:	ee78 7ae7 	vsub.f32	s15, s17, s15
    _A0[17] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 800729c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80072a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072a4:	ee28 8a27 	vmul.f32	s16, s16, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80072b4:	eeb0 0a67 	vmov.f32	s0, s15
 80072b8:	f00b f8c6 	bl	8012448 <cosf>
 80072bc:	eef0 7a40 	vmov.f32	s15, s0
 80072c0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80072c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80072c8:	ee07 3a90 	vmov	s15, r3
 80072cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072d0:	ed5f 0acf 	vldr	s1, [pc, #-828]	@ 8006f98 <Reinitialize+0xbe8>
 80072d4:	eeb0 0a67 	vmov.f32	s0, s15
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7ff f831 	bl	8006340 <ESP_cmp_eq>
 80072de:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d115      	bne.n	8007310 <Reinitialize+0xf60>
 80072e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80072e8:	ee07 3a90 	vmov	s15, r3
 80072ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80072f4:	eeb0 0a67 	vmov.f32	s0, s15
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f7ff f821 	bl	8006340 <ESP_cmp_eq>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d002      	beq.n	800730a <Reinitialize+0xf5a>
 8007304:	eddf 7acc 	vldr	s15, [pc, #816]	@ 8007638 <Reinitialize+0x1288>
 8007308:	e004      	b.n	8007314 <Reinitialize+0xf64>
 800730a:	eddf 7acd 	vldr	s15, [pc, #820]	@ 8007640 <Reinitialize+0x1290>
 800730e:	e001      	b.n	8007314 <Reinitialize+0xf64>
 8007310:	eddf 7acb 	vldr	s15, [pc, #812]	@ 8007640 <Reinitialize+0x1290>
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_T1q0 \
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800731a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800732a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800733a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800733e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007342:	ee77 7a67 	vsub.f32	s15, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007346:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800734a:	ee38 7a67 	vsub.f32	s14, s16, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_T1q0 \
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
        * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8007360:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8007370:	ee65 5aa7 	vmul.f32	s11, s11, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) \
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8007380:	ee75 7a67 	vsub.f32	s15, s10, s15
 8007384:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 800738e:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8007398:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 800739c:	ee76 7a67 	vsub.f32	s15, s12, s15
 80073a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_T1q0 \
 80073a4:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80073ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 80073b8:	ee87 8a27 	vdiv.f32	s16, s14, s15
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80073c8:	eeb0 0a67 	vmov.f32	s0, s15
 80073cc:	f00b f880 	bl	80124d0 <sinf>
 80073d0:	eef0 7a40 	vmov.f32	s15, s0
 80073d4:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80073d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80073dc:	ee07 3a90 	vmov	s15, r3
 80073e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073e4:	eddf 0a96 	vldr	s1, [pc, #600]	@ 8007640 <Reinitialize+0x1290>
 80073e8:	eeb0 0a67 	vmov.f32	s0, s15
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f7fe ffa7 	bl	8006340 <ESP_cmp_eq>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d115      	bne.n	8007424 <Reinitialize+0x1074>
 80073f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80073fc:	ee07 3a90 	vmov	s15, r3
 8007400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007404:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007408:	eeb0 0a67 	vmov.f32	s0, s15
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f7fe ff97 	bl	8006340 <ESP_cmp_eq>
 8007412:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <Reinitialize+0x106e>
 8007418:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8007638 <Reinitialize+0x1288>
 800741c:	e004      	b.n	8007428 <Reinitialize+0x1078>
 800741e:	eddf 7a88 	vldr	s15, [pc, #544]	@ 8007640 <Reinitialize+0x1290>
 8007422:	e001      	b.n	8007428 <Reinitialize+0x1078>
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8007424:	eddf 7a86 	vldr	s15, [pc, #536]	@ 8007640 <Reinitialize+0x1290>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800742e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800743e:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L1_X * instance->L1_G)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800744e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007452:	ee76 7aa7 	vadd.f32	s15, s13, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8007456:	ee77 7a67 	vsub.f32	s15, s14, s15
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800745a:	ee68 8aa7 	vmul.f32	s17, s17, s15
        + (instance->L1_X * instance->L1_G)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800746a:	eeb0 0a67 	vmov.f32	s0, s15
 800746e:	f00a ffeb 	bl	8012448 <cosf>
 8007472:	eef0 7a40 	vmov.f32	s15, s0
 8007476:	ee29 9a27 	vmul.f32	s18, s18, s15
        (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007486:	ee27 7a27 	vmul.f32	s14, s14, s15
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007496:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800749a:	ee77 9a67 	vsub.f32	s19, s14, s15
 800749e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80074a2:	ee07 3a90 	vmov	s15, r3
 80074a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074aa:	eddf 0a65 	vldr	s1, [pc, #404]	@ 8007640 <Reinitialize+0x1290>
 80074ae:	eeb0 0a67 	vmov.f32	s0, s15
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7fe ff44 	bl	8006340 <ESP_cmp_eq>
 80074b8:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d115      	bne.n	80074ea <Reinitialize+0x113a>
 80074be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80074c2:	ee07 3a90 	vmov	s15, r3
 80074c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ca:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80074ce:	eeb0 0a67 	vmov.f32	s0, s15
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7fe ff34 	bl	8006340 <ESP_cmp_eq>
 80074d8:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_ra) / instance->transformer_m)) + \
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d002      	beq.n	80074e4 <Reinitialize+0x1134>
 80074de:	eddf 7a57 	vldr	s15, [pc, #348]	@ 800763c <Reinitialize+0x128c>
 80074e2:	e004      	b.n	80074ee <Reinitialize+0x113e>
 80074e4:	eddf 7a56 	vldr	s15, [pc, #344]	@ 8007640 <Reinitialize+0x1290>
 80074e8:	e001      	b.n	80074ee <Reinitialize+0x113e>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80074ea:	eddf 7a55 	vldr	s15, [pc, #340]	@ 8007640 <Reinitialize+0x1290>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_ra) / instance->transformer_m)) + \
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 80074f4:	ee67 7a87 	vmul.f32	s15, s15, s14
        (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 80074f8:	ee79 7ae7 	vsub.f32	s15, s19, s15
 80074fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007500:	ee77 7a87 	vadd.f32	s15, s15, s14
        + (instance->L1_X * instance->L1_G)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 8007504:	ee69 7a27 	vmul.f32	s15, s18, s15
 8007508:	ee38 7aa7 	vadd.f32	s14, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_ra) / instance->transformer_m)) + \
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8007512:	ee67 6a27 	vmul.f32	s13, s14, s15
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800751c:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8007520:	ee38 8a67 	vsub.f32	s16, s16, s15
        ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007530:	eeb0 0a67 	vmov.f32	s0, s15
 8007534:	f00a ffcc 	bl	80124d0 <sinf>
 8007538:	eef0 7a40 	vmov.f32	s15, s0
 800753c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800754c:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800755c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007560:	ee37 9a67 	vsub.f32	s18, s14, s15
 8007564:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007568:	ee07 3a90 	vmov	s15, r3
 800756c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007570:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8007640 <Reinitialize+0x1290>
 8007574:	eeb0 0a67 	vmov.f32	s0, s15
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f7fe fee1 	bl	8006340 <ESP_cmp_eq>
 800757e:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) \
 8007580:	2b00      	cmp	r3, #0
 8007582:	d115      	bne.n	80075b0 <Reinitialize+0x1200>
 8007584:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007588:	ee07 3a90 	vmov	s15, r3
 800758c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007590:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007594:	eeb0 0a67 	vmov.f32	s0, s15
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f7fe fed1 	bl	8006340 <ESP_cmp_eq>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <Reinitialize+0x11fa>
 80075a4:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800763c <Reinitialize+0x128c>
 80075a8:	e004      	b.n	80075b4 <Reinitialize+0x1204>
 80075aa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007640 <Reinitialize+0x1290>
 80075ae:	e001      	b.n	80075b4 <Reinitialize+0x1204>
 80075b0:	eddf 7a23 	vldr	s15, [pc, #140]	@ 8007640 <Reinitialize+0x1290>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 80075ba:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 80075be:	ee79 7a67 	vsub.f32	s15, s18, s15
        ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 80075c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80075c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80075ca:	ee68 8aa7 	vmul.f32	s17, s17, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80075da:	eeb0 0a67 	vmov.f32	s0, s15
 80075de:	f00a ff33 	bl	8012448 <cosf>
 80075e2:	eef0 7a40 	vmov.f32	s15, s0
 80075e6:	ee29 9a27 	vmul.f32	s18, s18, s15
 80075ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80075ee:	ee07 3a90 	vmov	s15, r3
 80075f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075f6:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8007640 <Reinitialize+0x1290>
 80075fa:	eeb0 0a67 	vmov.f32	s0, s15
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7fe fe9e 	bl	8006340 <ESP_cmp_eq>
 8007604:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 8007606:	2b00      	cmp	r3, #0
 8007608:	d11c      	bne.n	8007644 <Reinitialize+0x1294>
 800760a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800760e:	ee07 3a90 	vmov	s15, r3
 8007612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007616:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800761a:	eeb0 0a67 	vmov.f32	s0, s15
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7fe fe8e 	bl	8006340 <ESP_cmp_eq>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <Reinitialize+0x1280>
 800762a:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8007638 <Reinitialize+0x1288>
 800762e:	e00b      	b.n	8007648 <Reinitialize+0x1298>
 8007630:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8007640 <Reinitialize+0x1290>
 8007634:	e008      	b.n	8007648 <Reinitialize+0x1298>
 8007636:	bf00      	nop
 8007638:	450ac000 	.word	0x450ac000
 800763c:	c50ac000 	.word	0xc50ac000
 8007640:	00000000 	.word	0x00000000
 8007644:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8007640 <Reinitialize+0x1290>
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_T2q0 \
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800764e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800765e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800766e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007676:	ee77 7a67 	vsub.f32	s15, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800767a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800767e:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_T2q0 \
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
        * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8007694:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80076a4:	ee65 5aa7 	vmul.f32	s11, s11, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) \
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80076b4:	ee75 7a67 	vsub.f32	s15, s10, s15
 80076b8:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 80076c2:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 80076cc:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 80076d0:	ee76 7a27 	vadd.f32	s15, s12, s15
 80076d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_T2q0 \
 80076d8:	ee27 7a27 	vmul.f32	s14, s14, s15
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80076e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 80076ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_ra) / instance->transformer_m)) + \
 80076f0:	ee38 8a27 	vadd.f32	s16, s16, s15
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007700:	eeb0 0a67 	vmov.f32	s0, s15
 8007704:	f00a fee4 	bl	80124d0 <sinf>
 8007708:	eef0 7a40 	vmov.f32	s15, s0
 800770c:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800771c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800772c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007730:	ee37 9a67 	vsub.f32	s18, s14, s15
 8007734:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007738:	ee07 3a90 	vmov	s15, r3
 800773c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007740:	ed5f 0a41 	vldr	s1, [pc, #-260]	@ 8007640 <Reinitialize+0x1290>
 8007744:	eeb0 0a67 	vmov.f32	s0, s15
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7fe fdf9 	bl	8006340 <ESP_cmp_eq>
 800774e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007750:	2b00      	cmp	r3, #0
 8007752:	d115      	bne.n	8007780 <Reinitialize+0x13d0>
 8007754:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007758:	ee07 3a90 	vmov	s15, r3
 800775c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007760:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007764:	eeb0 0a67 	vmov.f32	s0, s15
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7fe fde9 	bl	8006340 <ESP_cmp_eq>
 800776e:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <Reinitialize+0x13ca>
 8007774:	ed5f 7a4f 	vldr	s15, [pc, #-316]	@ 800763c <Reinitialize+0x128c>
 8007778:	e004      	b.n	8007784 <Reinitialize+0x13d4>
 800777a:	ed5f 7a4f 	vldr	s15, [pc, #-316]	@ 8007640 <Reinitialize+0x1290>
 800777e:	e001      	b.n	8007784 <Reinitialize+0x13d4>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007780:	ed5f 7a51 	vldr	s15, [pc, #-324]	@ 8007640 <Reinitialize+0x1290>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800778a:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800778e:	ee79 7a67 	vsub.f32	s15, s18, s15
 8007792:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007796:	ee77 7a87 	vadd.f32	s15, s15, s14
 800779a:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80077aa:	eeb0 0a67 	vmov.f32	s0, s15
 80077ae:	f00a fe4b 	bl	8012448 <cosf>
 80077b2:	eef0 7a40 	vmov.f32	s15, s0
 80077b6:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80077ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80077be:	ee07 3a90 	vmov	s15, r3
 80077c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077c6:	ed5f 0a62 	vldr	s1, [pc, #-392]	@ 8007640 <Reinitialize+0x1290>
 80077ca:	eeb0 0a67 	vmov.f32	s0, s15
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7fe fdb6 	bl	8006340 <ESP_cmp_eq>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d115      	bne.n	8007806 <Reinitialize+0x1456>
 80077da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80077de:	ee07 3a90 	vmov	s15, r3
 80077e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80077ea:	eeb0 0a67 	vmov.f32	s0, s15
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fe fda6 	bl	8006340 <ESP_cmp_eq>
 80077f4:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d002      	beq.n	8007800 <Reinitialize+0x1450>
 80077fa:	ed5f 7a71 	vldr	s15, [pc, #-452]	@ 8007638 <Reinitialize+0x1288>
 80077fe:	e004      	b.n	800780a <Reinitialize+0x145a>
 8007800:	ed5f 7a71 	vldr	s15, [pc, #-452]	@ 8007640 <Reinitialize+0x1290>
 8007804:	e001      	b.n	800780a <Reinitialize+0x145a>
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8007806:	ed5f 7a72 	vldr	s15, [pc, #-456]	@ 8007640 <Reinitialize+0x1290>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007810:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007820:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L1_X * instance->L1_G))))) * instance->G1_machine_x2q) / instance->transformer_m);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007830:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007834:	ee76 7aa7 	vadd.f32	s15, s13, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8007838:	ee77 7a67 	vsub.f32	s15, s14, s15
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800783c:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8007840:	ee38 7ae7 	vsub.f32	s14, s17, s15
        + (instance->L1_X * instance->L1_G))))) * instance->G1_machine_x2q) / instance->transformer_m);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800784a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8007854:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8007858:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A0[17] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L1_R * instance->L1_G) \
 800785c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    _A0[18] = ((1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800786c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800787c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007880:	ee37 8a67 	vsub.f32	s16, s14, s15
 8007884:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007888:	ee07 3a90 	vmov	s15, r3
 800788c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007890:	ed5f 0a95 	vldr	s1, [pc, #-596]	@ 8007640 <Reinitialize+0x1290>
 8007894:	eeb0 0a67 	vmov.f32	s0, s15
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f7fe fd51 	bl	8006340 <ESP_cmp_eq>
 800789e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d115      	bne.n	80078d0 <Reinitialize+0x1520>
 80078a4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80078a8:	ee07 3a90 	vmov	s15, r3
 80078ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078b0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80078b4:	eeb0 0a67 	vmov.f32	s0, s15
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7fe fd41 	bl	8006340 <ESP_cmp_eq>
 80078be:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_x) + (((instance->L1_R * instance->L1_B) \
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d002      	beq.n	80078ca <Reinitialize+0x151a>
 80078c4:	ed5f 7aa4 	vldr	s15, [pc, #-656]	@ 8007638 <Reinitialize+0x1288>
 80078c8:	e004      	b.n	80078d4 <Reinitialize+0x1524>
 80078ca:	ed5f 7aa3 	vldr	s15, [pc, #-652]	@ 8007640 <Reinitialize+0x1290>
 80078ce:	e001      	b.n	80078d4 <Reinitialize+0x1524>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80078d0:	ed5f 7aa5 	vldr	s15, [pc, #-660]	@ 8007640 <Reinitialize+0x1290>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_x) + (((instance->L1_R * instance->L1_B) \
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 80078da:	ee67 7a87 	vmul.f32	s15, s15, s14
    _A0[18] = ((1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 80078de:	ee78 7a27 	vadd.f32	s15, s16, s15
 80078e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078e6:	ee37 7a87 	vadd.f32	s14, s15, s14
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_x) + (((instance->L1_R * instance->L1_B) \
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80078f0:	ee27 8a27 	vmul.f32	s16, s14, s15
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007900:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007914:	ee77 8a27 	vadd.f32	s17, s14, s15
 8007918:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800791c:	ee07 3a90 	vmov	s15, r3
 8007920:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007924:	ed5f 0aba 	vldr	s1, [pc, #-744]	@ 8007640 <Reinitialize+0x1290>
 8007928:	eeb0 0a67 	vmov.f32	s0, s15
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f7fe fd07 	bl	8006340 <ESP_cmp_eq>
 8007932:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)) \
 8007934:	2b00      	cmp	r3, #0
 8007936:	d115      	bne.n	8007964 <Reinitialize+0x15b4>
 8007938:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800793c:	ee07 3a90 	vmov	s15, r3
 8007940:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007944:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007948:	eeb0 0a67 	vmov.f32	s0, s15
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f7fe fcf7 	bl	8006340 <ESP_cmp_eq>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d002      	beq.n	800795e <Reinitialize+0x15ae>
 8007958:	ed5f 7ac8 	vldr	s15, [pc, #-800]	@ 800763c <Reinitialize+0x128c>
 800795c:	e004      	b.n	8007968 <Reinitialize+0x15b8>
 800795e:	ed5f 7ac8 	vldr	s15, [pc, #-800]	@ 8007640 <Reinitialize+0x1290>
 8007962:	e001      	b.n	8007968 <Reinitialize+0x15b8>
 8007964:	ed5f 7aca 	vldr	s15, [pc, #-808]	@ 8007640 <Reinitialize+0x1290>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800796e:	ee67 7a87 	vmul.f32	s15, s15, s14
        + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007972:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * instance->transformer_r) + instance->L1_X;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800797c:	ee67 7a27 	vmul.f32	s15, s14, s15
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_x) + (((instance->L1_R * instance->L1_B) \
 8007980:	ee38 7a27 	vadd.f32	s14, s16, s15
        * instance->transformer_r) + instance->L1_X;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 800798a:	ee77 7a27 	vadd.f32	s15, s14, s15
    _A0[18] = ((1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800798e:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    _A0[19] = (((1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800799e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80079ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80079b2:	ee37 8a67 	vsub.f32	s16, s14, s15
 80079b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80079ba:	ee07 3a90 	vmov	s15, r3
 80079be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079c2:	eddf 0ac1 	vldr	s1, [pc, #772]	@ 8007cc8 <Reinitialize+0x1918>
 80079c6:	eeb0 0a67 	vmov.f32	s0, s15
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7fe fcb8 	bl	8006340 <ESP_cmp_eq>
 80079d0:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d115      	bne.n	8007a02 <Reinitialize+0x1652>
 80079d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80079da:	ee07 3a90 	vmov	s15, r3
 80079de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079e2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80079e6:	eeb0 0a67 	vmov.f32	s0, s15
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7fe fca8 	bl	8006340 <ESP_cmp_eq>
 80079f0:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_r) - (((instance->L1_R * instance->L1_B) \
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d002      	beq.n	80079fc <Reinitialize+0x164c>
 80079f6:	eddf 7ab3 	vldr	s15, [pc, #716]	@ 8007cc4 <Reinitialize+0x1914>
 80079fa:	e004      	b.n	8007a06 <Reinitialize+0x1656>
 80079fc:	eddf 7ab2 	vldr	s15, [pc, #712]	@ 8007cc8 <Reinitialize+0x1918>
 8007a00:	e001      	b.n	8007a06 <Reinitialize+0x1656>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007a02:	eddf 7ab1 	vldr	s15, [pc, #708]	@ 8007cc8 <Reinitialize+0x1918>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_r) - (((instance->L1_R * instance->L1_B) \
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8007a0c:	ee67 7a87 	vmul.f32	s15, s15, s14
    _A0[19] = (((1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 8007a10:	ee78 7a27 	vadd.f32	s15, s16, s15
 8007a14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a18:	ee37 7a87 	vadd.f32	s14, s15, s14
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_r) - (((instance->L1_R * instance->L1_B) \
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8007a22:	ee27 8a27 	vmul.f32	s16, s14, s15
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007a32:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a46:	ee77 8a27 	vadd.f32	s17, s14, s15
 8007a4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a4e:	ee07 3a90 	vmov	s15, r3
 8007a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a56:	eddf 0a9c 	vldr	s1, [pc, #624]	@ 8007cc8 <Reinitialize+0x1918>
 8007a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f7fe fc6e 	bl	8006340 <ESP_cmp_eq>
 8007a64:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)) \
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d115      	bne.n	8007a96 <Reinitialize+0x16e6>
 8007a6a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a6e:	ee07 3a90 	vmov	s15, r3
 8007a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a76:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f7fe fc5e 	bl	8006340 <ESP_cmp_eq>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <Reinitialize+0x16e0>
 8007a8a:	eddf 7a8d 	vldr	s15, [pc, #564]	@ 8007cc0 <Reinitialize+0x1910>
 8007a8e:	e004      	b.n	8007a9a <Reinitialize+0x16ea>
 8007a90:	eddf 7a8d 	vldr	s15, [pc, #564]	@ 8007cc8 <Reinitialize+0x1918>
 8007a94:	e001      	b.n	8007a9a <Reinitialize+0x16ea>
 8007a96:	eddf 7a8c 	vldr	s15, [pc, #560]	@ 8007cc8 <Reinitialize+0x1918>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007aa0:	ee67 7a87 	vmul.f32	s15, s15, s14
        + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007aa4:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * instance->transformer_x)) + instance->L1_R;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8007aae:	ee67 7a27 	vmul.f32	s15, s14, s15
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))) * instance->transformer_r) - (((instance->L1_R * instance->L1_B) \
 8007ab2:	ee38 7a67 	vsub.f32	s14, s16, s15
        * instance->transformer_x)) + instance->L1_R;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	edd3 7a4c 	vldr	s15, [r3, #304]	@ 0x130
 8007abc:	ee77 7a27 	vadd.f32	s15, s14, s15
    _A0[19] = (((1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 8007ac0:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    _A0[20] = instance->L1_R;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8007aca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    _A0[21] = instance->L1_X;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8007ad4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    _A0[22] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8007ae8:	f00a fcf2 	bl	80124d0 <sinf>
 8007aec:	eef0 7a40 	vmov.f32	s15, s0
 8007af0:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007b00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007b10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007b14:	ee77 8a67 	vsub.f32	s17, s14, s15
 8007b18:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007b1c:	ee07 3a90 	vmov	s15, r3
 8007b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b24:	eddf 0a68 	vldr	s1, [pc, #416]	@ 8007cc8 <Reinitialize+0x1918>
 8007b28:	eeb0 0a67 	vmov.f32	s0, s15
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f7fe fc07 	bl	8006340 <ESP_cmp_eq>
 8007b32:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d115      	bne.n	8007b64 <Reinitialize+0x17b4>
 8007b38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007b3c:	ee07 3a90 	vmov	s15, r3
 8007b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b44:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007b48:	eeb0 0a67 	vmov.f32	s0, s15
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f7fe fbf7 	bl	8006340 <ESP_cmp_eq>
 8007b52:	4603      	mov	r3, r0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <Reinitialize+0x17ae>
 8007b58:	eddf 7a5a 	vldr	s15, [pc, #360]	@ 8007cc4 <Reinitialize+0x1914>
 8007b5c:	e004      	b.n	8007b68 <Reinitialize+0x17b8>
 8007b5e:	eddf 7a5a 	vldr	s15, [pc, #360]	@ 8007cc8 <Reinitialize+0x1918>
 8007b62:	e001      	b.n	8007b68 <Reinitialize+0x17b8>
 8007b64:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8007cc8 <Reinitialize+0x1918>
        * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((instance->L1_R \
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8007b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007b72:	ee78 7aa7 	vadd.f32	s15, s17, s15
    _A0[22] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8007b76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007b7e:	ee28 8a27 	vmul.f32	s16, s16, s15
        * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((instance->L1_R \
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8007b92:	f00a fc59 	bl	8012448 <cosf>
 8007b96:	eef0 7a40 	vmov.f32	s15, s0
 8007b9a:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007baa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007bba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007bbe:	ee37 9a27 	vadd.f32	s18, s14, s15
 8007bc2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bce:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 8007cc8 <Reinitialize+0x1918>
 8007bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f7fe fbb2 	bl	8006340 <ESP_cmp_eq>
 8007bdc:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d115      	bne.n	8007c0e <Reinitialize+0x185e>
 8007be2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007be6:	ee07 3a90 	vmov	s15, r3
 8007bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bee:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7fe fba2 	bl	8006340 <ESP_cmp_eq>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d002      	beq.n	8007c08 <Reinitialize+0x1858>
 8007c02:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8007cc0 <Reinitialize+0x1910>
 8007c06:	e004      	b.n	8007c12 <Reinitialize+0x1862>
 8007c08:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8007cc8 <Reinitialize+0x1918>
 8007c0c:	e001      	b.n	8007c12 <Reinitialize+0x1862>
 8007c0e:	eddf 7a2e 	vldr	s15, [pc, #184]	@ 8007cc8 <Reinitialize+0x1918>
        0.0F) * instance->L1_R)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007c18:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007c1c:	ee79 7a27 	vadd.f32	s15, s18, s15
        * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((instance->L1_R \
 8007c20:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8007c24:	ee38 7a27 	vadd.f32	s14, s16, s15
        0.0F) * instance->L1_R)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8007c2e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007c3e:	eeb0 0a67 	vmov.f32	s0, s15
 8007c42:	f00a fc45 	bl	80124d0 <sinf>
 8007c46:	eef0 7a40 	vmov.f32	s15, s0
 8007c4a:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007c5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007c6e:	ee37 9a27 	vadd.f32	s18, s14, s15
 8007c72:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007c76:	ee07 3a90 	vmov	s15, r3
 8007c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c7e:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8007cc8 <Reinitialize+0x1918>
 8007c82:	eeb0 0a67 	vmov.f32	s0, s15
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f7fe fb5a 	bl	8006340 <ESP_cmp_eq>
 8007c8c:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d11c      	bne.n	8007ccc <Reinitialize+0x191c>
 8007c92:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007c96:	ee07 3a90 	vmov	s15, r3
 8007c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c9e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f7fe fb4a 	bl	8006340 <ESP_cmp_eq>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d002      	beq.n	8007cb8 <Reinitialize+0x1908>
 8007cb2:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8007cc0 <Reinitialize+0x1910>
 8007cb6:	e00b      	b.n	8007cd0 <Reinitialize+0x1920>
 8007cb8:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8007cc8 <Reinitialize+0x1918>
 8007cbc:	e008      	b.n	8007cd0 <Reinitialize+0x1920>
 8007cbe:	bf00      	nop
 8007cc0:	c50ac000 	.word	0xc50ac000
 8007cc4:	450ac000 	.word	0x450ac000
 8007cc8:	00000000 	.word	0x00000000
 8007ccc:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8007cc8 <Reinitialize+0x1918>
        0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
        * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007cda:	ee79 7a27 	vadd.f32	s15, s18, s15
 8007cde:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007cee:	eeb0 0a67 	vmov.f32	s0, s15
 8007cf2:	f00a fba9 	bl	8012448 <cosf>
 8007cf6:	eef0 7a40 	vmov.f32	s15, s0
 8007cfa:	ee29 9a27 	vmul.f32	s18, s18, s15
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007d0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007d1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007d1e:	ee77 9a67 	vsub.f32	s19, s14, s15
 8007d22:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007d26:	ee07 3a90 	vmov	s15, r3
 8007d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d2e:	ed5f 0a1a 	vldr	s1, [pc, #-104]	@ 8007cc8 <Reinitialize+0x1918>
 8007d32:	eeb0 0a67 	vmov.f32	s0, s15
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f7fe fb02 	bl	8006340 <ESP_cmp_eq>
 8007d3c:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d115      	bne.n	8007d6e <Reinitialize+0x19be>
 8007d42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007d46:	ee07 3a90 	vmov	s15, r3
 8007d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d4e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007d52:	eeb0 0a67 	vmov.f32	s0, s15
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7fe faf2 	bl	8006340 <ESP_cmp_eq>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d002      	beq.n	8007d68 <Reinitialize+0x19b8>
 8007d62:	ed5f 7a28 	vldr	s15, [pc, #-160]	@ 8007cc4 <Reinitialize+0x1914>
 8007d66:	e004      	b.n	8007d72 <Reinitialize+0x19c2>
 8007d68:	ed5f 7a29 	vldr	s15, [pc, #-164]	@ 8007cc8 <Reinitialize+0x1918>
 8007d6c:	e001      	b.n	8007d72 <Reinitialize+0x19c2>
 8007d6e:	ed5f 7a2a 	vldr	s15, [pc, #-168]	@ 8007cc8 <Reinitialize+0x1918>
        * instance->L1_X))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8007d78:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8007d7c:	ee79 7aa7 	vadd.f32	s15, s19, s15
        0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8007d80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007d88:	ee69 7a27 	vmul.f32	s15, s18, s15
 8007d8c:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L1_X))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8007d96:	ee67 7a27 	vmul.f32	s15, s14, s15
        0.0F) * instance->L1_R)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8007d9a:	ee78 6a27 	vadd.f32	s13, s16, s15
        * instance->L1_X))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8007da4:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _A0[22] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8007da8:	eef1 7a67 	vneg.f32	s15, s15
 8007dac:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
    _A0[23] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) \
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007dbc:	eeb0 0a67 	vmov.f32	s0, s15
 8007dc0:	f00a fb86 	bl	80124d0 <sinf>
 8007dc4:	eef0 7a40 	vmov.f32	s15, s0
 8007dc8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007dd8:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007de8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007dec:	ee77 8a27 	vadd.f32	s17, s14, s15
 8007df0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007df4:	ee07 3a90 	vmov	s15, r3
 8007df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dfc:	ed5f 0a4e 	vldr	s1, [pc, #-312]	@ 8007cc8 <Reinitialize+0x1918>
 8007e00:	eeb0 0a67 	vmov.f32	s0, s15
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7fe fa9b 	bl	8006340 <ESP_cmp_eq>
 8007e0a:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) \
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d115      	bne.n	8007e3c <Reinitialize+0x1a8c>
 8007e10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007e14:	ee07 3a90 	vmov	s15, r3
 8007e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007e20:	eeb0 0a67 	vmov.f32	s0, s15
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7fe fa8b 	bl	8006340 <ESP_cmp_eq>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <Reinitialize+0x1a86>
 8007e30:	ed5f 7a5d 	vldr	s15, [pc, #-372]	@ 8007cc0 <Reinitialize+0x1910>
 8007e34:	e004      	b.n	8007e40 <Reinitialize+0x1a90>
 8007e36:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8007cc8 <Reinitialize+0x1918>
 8007e3a:	e001      	b.n	8007e40 <Reinitialize+0x1a90>
 8007e3c:	ed5f 7a5e 	vldr	s15, [pc, #-376]	@ 8007cc8 <Reinitialize+0x1918>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007e46:	ee67 7a87 	vmul.f32	s15, s15, s14
        + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007e4a:	ee78 7aa7 	vadd.f32	s15, s17, s15
    _A0[23] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) \
 8007e4e:	ee28 8a27 	vmul.f32	s16, s16, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R * instance->L1_G) \
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8007e62:	f00a faf1 	bl	8012448 <cosf>
 8007e66:	eef0 7a40 	vmov.f32	s15, s0
 8007e6a:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007e7a:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007e8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007e8e:	ee37 9a67 	vsub.f32	s18, s14, s15
 8007e92:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007e96:	ee07 3a90 	vmov	s15, r3
 8007e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e9e:	ed5f 0a76 	vldr	s1, [pc, #-472]	@ 8007cc8 <Reinitialize+0x1918>
 8007ea2:	eeb0 0a67 	vmov.f32	s0, s15
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7fe fa4a 	bl	8006340 <ESP_cmp_eq>
 8007eac:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) \
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d115      	bne.n	8007ede <Reinitialize+0x1b2e>
 8007eb2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007eb6:	ee07 3a90 	vmov	s15, r3
 8007eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ebe:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007ec2:	eeb0 0a67 	vmov.f32	s0, s15
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f7fe fa3a 	bl	8006340 <ESP_cmp_eq>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d002      	beq.n	8007ed8 <Reinitialize+0x1b28>
 8007ed2:	ed5f 7a84 	vldr	s15, [pc, #-528]	@ 8007cc4 <Reinitialize+0x1914>
 8007ed6:	e004      	b.n	8007ee2 <Reinitialize+0x1b32>
 8007ed8:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8007cc8 <Reinitialize+0x1918>
 8007edc:	e001      	b.n	8007ee2 <Reinitialize+0x1b32>
 8007ede:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 8007cc8 <Reinitialize+0x1918>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8007ee8:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 8007eec:	ee79 7a27 	vadd.f32	s15, s18, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R * instance->L1_G) \
 8007ef0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ef4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007ef8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8007efc:	ee38 7a67 	vsub.f32	s14, s16, s15
        * (instance->G1_machine_T1q0 * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 \
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8007f12:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
        * instance->G1_machine_x2q * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 \
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8007f22:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8007f32:	ee75 7a67 	vsub.f32	s15, s10, s15
 8007f36:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8007f40:	ee85 5aa7 	vdiv.f32	s10, s11, s15
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB \
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8007f4a:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * (instance->G1_machine_T1q0 * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 \
 8007f4e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f56:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB \
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8007f60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8007f6a:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) \
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8007f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8007f7e:	f00a faa7 	bl	80124d0 <sinf>
 8007f82:	eef0 7a40 	vmov.f32	s15, s0
 8007f86:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8007f96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8007fa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007faa:	ee37 9a67 	vsub.f32	s18, s14, s15
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8007fae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007fb2:	ee07 3a90 	vmov	s15, r3
 8007fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fba:	ed5f 0abd 	vldr	s1, [pc, #-756]	@ 8007cc8 <Reinitialize+0x1918>
 8007fbe:	eeb0 0a67 	vmov.f32	s0, s15
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f7fe f9bc 	bl	8006340 <ESP_cmp_eq>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d115      	bne.n	8007ffa <Reinitialize+0x1c4a>
 8007fce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007fd2:	ee07 3a90 	vmov	s15, r3
 8007fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fda:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007fde:	eeb0 0a67 	vmov.f32	s0, s15
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7fe f9ac 	bl	8006340 <ESP_cmp_eq>
 8007fe8:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB \
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d002      	beq.n	8007ff4 <Reinitialize+0x1c44>
 8007fee:	ed5f 7acb 	vldr	s15, [pc, #-812]	@ 8007cc4 <Reinitialize+0x1914>
 8007ff2:	e004      	b.n	8007ffe <Reinitialize+0x1c4e>
 8007ff4:	ed5f 7acc 	vldr	s15, [pc, #-816]	@ 8007cc8 <Reinitialize+0x1918>
 8007ff8:	e001      	b.n	8007ffe <Reinitialize+0x1c4e>
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8007ffa:	ed5f 7acd 	vldr	s15, [pc, #-820]	@ 8007cc8 <Reinitialize+0x1918>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB \
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8008004:	ee67 7a87 	vmul.f32	s15, s15, s14
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8008008:	ee79 7a27 	vadd.f32	s15, s18, s15
        * ESP_sin(instance->G1_machine_delta) * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) \
 800800c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008010:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008014:	ee68 8aa7 	vmul.f32	s17, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB \
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) \
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008024:	eeb0 0a67 	vmov.f32	s0, s15
 8008028:	f00a fa0e 	bl	8012448 <cosf>
 800802c:	eef0 7a40 	vmov.f32	s15, s0
 8008030:	ee29 9a27 	vmul.f32	s18, s18, s15
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8008040:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8008050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008054:	ee77 9a27 	vadd.f32	s19, s14, s15
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8008058:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800805c:	ee07 3a90 	vmov	s15, r3
 8008060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008064:	eddf 0ab1 	vldr	s1, [pc, #708]	@ 800832c <Reinitialize+0x1f7c>
 8008068:	eeb0 0a67 	vmov.f32	s0, s15
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f7fe f967 	bl	8006340 <ESP_cmp_eq>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d115      	bne.n	80080a4 <Reinitialize+0x1cf4>
 8008078:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800807c:	ee07 3a90 	vmov	s15, r3
 8008080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008084:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8008088:	eeb0 0a67 	vmov.f32	s0, s15
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7fe f957 	bl	8006340 <ESP_cmp_eq>
 8008092:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) * instance->G1_machine_ra) \
 8008094:	2b00      	cmp	r3, #0
 8008096:	d002      	beq.n	800809e <Reinitialize+0x1cee>
 8008098:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8008324 <Reinitialize+0x1f74>
 800809c:	e004      	b.n	80080a8 <Reinitialize+0x1cf8>
 800809e:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 800832c <Reinitialize+0x1f7c>
 80080a2:	e001      	b.n	80080a8 <Reinitialize+0x1cf8>
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80080a4:	eddf 7aa1 	vldr	s15, [pc, #644]	@ 800832c <Reinitialize+0x1f7c>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) * instance->G1_machine_ra) \
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80080ae:	ee67 7a87 	vmul.f32	s15, s15, s14
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80080b2:	ee79 7aa7 	vadd.f32	s15, s19, s15
        * ESP_cos(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) \
 80080b6:	ee69 7a27 	vmul.f32	s15, s18, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB \
 80080ba:	ee38 7aa7 	vadd.f32	s14, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) * instance->G1_machine_ra) \
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 80080c4:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R \
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80080ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB \
 80080d2:	ee38 8a67 	vsub.f32	s16, s16, s15
        / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R \
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80080e2:	eeb0 0a67 	vmov.f32	s0, s15
 80080e6:	f00a f9f3 	bl	80124d0 <sinf>
 80080ea:	eef0 7a40 	vmov.f32	s15, s0
 80080ee:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80080fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800810e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008112:	ee37 9a27 	vadd.f32	s18, s14, s15
 8008116:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800811a:	ee07 3a90 	vmov	s15, r3
 800811e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008122:	eddf 0a82 	vldr	s1, [pc, #520]	@ 800832c <Reinitialize+0x1f7c>
 8008126:	eeb0 0a67 	vmov.f32	s0, s15
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f7fe f908 	bl	8006340 <ESP_cmp_eq>
 8008130:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 8008132:	2b00      	cmp	r3, #0
 8008134:	d115      	bne.n	8008162 <Reinitialize+0x1db2>
 8008136:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800813a:	ee07 3a90 	vmov	s15, r3
 800813e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008142:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8008146:	eeb0 0a67 	vmov.f32	s0, s15
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f7fe f8f8 	bl	8006340 <ESP_cmp_eq>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d002      	beq.n	800815c <Reinitialize+0x1dac>
 8008156:	eddf 7a73 	vldr	s15, [pc, #460]	@ 8008324 <Reinitialize+0x1f74>
 800815a:	e004      	b.n	8008166 <Reinitialize+0x1db6>
 800815c:	eddf 7a73 	vldr	s15, [pc, #460]	@ 800832c <Reinitialize+0x1f7c>
 8008160:	e001      	b.n	8008166 <Reinitialize+0x1db6>
 8008162:	eddf 7a72 	vldr	s15, [pc, #456]	@ 800832c <Reinitialize+0x1f7c>
        0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800816c:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8008170:	ee79 7a27 	vadd.f32	s15, s18, s15
        / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R \
 8008174:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008184:	eeb0 0a67 	vmov.f32	s0, s15
 8008188:	f00a f95e 	bl	8012448 <cosf>
 800818c:	eef0 7a40 	vmov.f32	s15, s0
 8008190:	ee29 9a27 	vmul.f32	s18, s18, s15
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 80081a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80081b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80081b4:	ee77 9a67 	vsub.f32	s19, s14, s15
 80081b8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80081bc:	ee07 3a90 	vmov	s15, r3
 80081c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c4:	eddf 0a59 	vldr	s1, [pc, #356]	@ 800832c <Reinitialize+0x1f7c>
 80081c8:	eeb0 0a67 	vmov.f32	s0, s15
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7fe f8b7 	bl	8006340 <ESP_cmp_eq>
 80081d2:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d115      	bne.n	8008204 <Reinitialize+0x1e54>
 80081d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80081dc:	ee07 3a90 	vmov	s15, r3
 80081e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081e4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80081e8:	eeb0 0a67 	vmov.f32	s0, s15
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7fe f8a7 	bl	8006340 <ESP_cmp_eq>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d002      	beq.n	80081fe <Reinitialize+0x1e4e>
 80081f8:	eddf 7a4b 	vldr	s15, [pc, #300]	@ 8008328 <Reinitialize+0x1f78>
 80081fc:	e004      	b.n	8008208 <Reinitialize+0x1e58>
 80081fe:	eddf 7a4b 	vldr	s15, [pc, #300]	@ 800832c <Reinitialize+0x1f7c>
 8008202:	e001      	b.n	8008208 <Reinitialize+0x1e58>
 8008204:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800832c <Reinitialize+0x1f7c>
        * instance->L1_X))))) * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 \
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800820e:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8008212:	ee79 7aa7 	vadd.f32	s15, s19, s15
        0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R \
 8008216:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800821a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800821e:	ee69 7a27 	vmul.f32	s15, s18, s15
 8008222:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L1_X))))) * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 \
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8008238:	ee36 6a67 	vsub.f32	s12, s12, s15
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
        * instance->G1_machine_x2q * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 \
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8008248:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8008258:	ee75 7a67 	vsub.f32	s15, s10, s15
 800825c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8008266:	ee85 5aa7 	vdiv.f32	s10, s11, s15
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB \
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8008270:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * instance->L1_X))))) * (instance->G1_machine_T2q0 * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 \
 8008274:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008278:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800827c:	ee27 7a27 	vmul.f32	s14, s14, s15
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB \
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008286:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8008290:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R \
 8008294:	ee38 8a27 	vadd.f32	s16, s16, s15
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB \
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) \
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80082a4:	eeb0 0a67 	vmov.f32	s0, s15
 80082a8:	f00a f912 	bl	80124d0 <sinf>
 80082ac:	eef0 7a40 	vmov.f32	s15, s0
 80082b0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80082c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 80082d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80082d4:	ee37 9a27 	vadd.f32	s18, s14, s15
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80082d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80082dc:	ee07 3a90 	vmov	s15, r3
 80082e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082e4:	eddf 0a11 	vldr	s1, [pc, #68]	@ 800832c <Reinitialize+0x1f7c>
 80082e8:	eeb0 0a67 	vmov.f32	s0, s15
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f7fe f827 	bl	8006340 <ESP_cmp_eq>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d11b      	bne.n	8008330 <Reinitialize+0x1f80>
 80082f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80082fc:	ee07 3a90 	vmov	s15, r3
 8008300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008304:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8008308:	eeb0 0a67 	vmov.f32	s0, s15
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f7fe f817 	bl	8006340 <ESP_cmp_eq>
 8008312:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB \
 8008314:	2b00      	cmp	r3, #0
 8008316:	d002      	beq.n	800831e <Reinitialize+0x1f6e>
 8008318:	eddf 7a02 	vldr	s15, [pc, #8]	@ 8008324 <Reinitialize+0x1f74>
 800831c:	e00a      	b.n	8008334 <Reinitialize+0x1f84>
 800831e:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800832c <Reinitialize+0x1f7c>
 8008322:	e007      	b.n	8008334 <Reinitialize+0x1f84>
 8008324:	c50ac000 	.word	0xc50ac000
 8008328:	450ac000 	.word	0x450ac000
 800832c:	00000000 	.word	0x00000000
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8008330:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800832c <Reinitialize+0x1f7c>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB \
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800833a:	ee67 7a87 	vmul.f32	s15, s15, s14
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800833e:	ee79 7a27 	vadd.f32	s15, s18, s15
        * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) \
 8008342:	ee68 8aa7 	vmul.f32	s17, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB \
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) \
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008352:	eeb0 0a67 	vmov.f32	s0, s15
 8008356:	f00a f877 	bl	8012448 <cosf>
 800835a:	eef0 7a40 	vmov.f32	s15, s0
 800835e:	ee29 9a27 	vmul.f32	s18, s18, s15
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800836e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800837e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008382:	ee77 9a67 	vsub.f32	s19, s14, s15
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8008386:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800838a:	ee07 3a90 	vmov	s15, r3
 800838e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008392:	ed5f 0a1a 	vldr	s1, [pc, #-104]	@ 800832c <Reinitialize+0x1f7c>
 8008396:	eeb0 0a67 	vmov.f32	s0, s15
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7fd ffd0 	bl	8006340 <ESP_cmp_eq>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d115      	bne.n	80083d2 <Reinitialize+0x2022>
 80083a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80083aa:	ee07 3a90 	vmov	s15, r3
 80083ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083b2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80083b6:	eeb0 0a67 	vmov.f32	s0, s15
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f7fd ffc0 	bl	8006340 <ESP_cmp_eq>
 80083c0:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * instance->G1_machine_x2q) \
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d002      	beq.n	80083cc <Reinitialize+0x201c>
 80083c6:	ed5f 7a28 	vldr	s15, [pc, #-160]	@ 8008328 <Reinitialize+0x1f78>
 80083ca:	e004      	b.n	80083d6 <Reinitialize+0x2026>
 80083cc:	ed5f 7a29 	vldr	s15, [pc, #-164]	@ 800832c <Reinitialize+0x1f7c>
 80083d0:	e001      	b.n	80083d6 <Reinitialize+0x2026>
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80083d2:	ed5f 7a2a 	vldr	s15, [pc, #-168]	@ 800832c <Reinitialize+0x1f7c>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * instance->G1_machine_x2q) \
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 80083dc:	ee67 7a87 	vmul.f32	s15, s15, s14
        + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80083e0:	ee79 7aa7 	vadd.f32	s15, s19, s15
        * ESP_cos(instance->G1_machine_delta) * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) \
 80083e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80083ec:	ee69 7a27 	vmul.f32	s15, s18, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->G1_machine_V_MBtoSB \
 80083f0:	ee38 7ae7 	vsub.f32	s14, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * instance->G1_machine_x2q) \
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80083fa:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8008404:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->G1_machine_x1q)))) / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB \
 8008408:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A0[23] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L1_R * instance->L1_B) \
 800840c:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
    _A0[24] = ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_r) \
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	ed93 7a50 	vldr	s14, [r3, #320]	@ 0x140
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800841c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	edd3 6a51 	vldr	s13, [r3, #324]	@ 0x144
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800842c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008434:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008438:	ee37 7a87 	vadd.f32	s14, s15, s14
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8008442:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)) * instance->transformer_x);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008452:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008462:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008466:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8008470:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008474:	ee77 7a67 	vsub.f32	s15, s14, s15
    _A0[24] = ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_r) \
 8008478:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    _A0[25] = (-1.0F) * ((((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)) * instance->transformer_r) \
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	ed93 7a50 	vldr	s14, [r3, #320]	@ 0x140
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008488:	ee27 7a27 	vmul.f32	s14, s14, s15
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	edd3 6a51 	vldr	s13, [r3, #324]	@ 0x144
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800849c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 80084a6:	ee27 7a27 	vmul.f32	s14, s14, s15
        + ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_x));
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 80084b6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80084c6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80084ca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80084ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084d2:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80084dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084e0:	ee77 7a27 	vadd.f32	s15, s14, s15
    _A0[25] = (-1.0F) * ((((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)) * instance->transformer_r) \
 80084e4:	eef1 7a67 	vneg.f32	s15, s15
 80084e8:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
    _A0[26] = instance->L2_X;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 80084f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    _A0[27] = (-1.0F) * instance->L2_R;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 80084fc:	eef1 7a67 	vneg.f32	s15, s15
 8008500:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
    _A0[28] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L2_R \
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008510:	eeb0 0a67 	vmov.f32	s0, s15
 8008514:	f009 ff98 	bl	8012448 <cosf>
 8008518:	eef0 7a40 	vmov.f32	s15, s0
 800851c:	ee28 7a27 	vmul.f32	s14, s16, s15
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
        * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800852c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800853c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008540:	ee76 7ae7 	vsub.f32	s15, s13, s15
    _A0[28] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L2_R \
 8008544:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008548:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800854c:	ee27 8a27 	vmul.f32	s16, s14, s15
        * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800855c:	eeb0 0a67 	vmov.f32	s0, s15
 8008560:	f009 ffb6 	bl	80124d0 <sinf>
 8008564:	eef0 7a40 	vmov.f32	s15, s0
 8008568:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB \
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008578:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008588:	ee66 7a27 	vmul.f32	s15, s12, s15
 800858c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008590:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008594:	ee38 7a67 	vsub.f32	s14, s16, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB \
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800859e:	ee27 8a27 	vmul.f32	s16, s14, s15
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) \
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80085ae:	eeb0 0a67 	vmov.f32	s0, s15
 80085b2:	f009 ff49 	bl	8012448 <cosf>
 80085b6:	eef0 7a40 	vmov.f32	s15, s0
 80085ba:	ee28 7aa7 	vmul.f32	s14, s17, s15
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80085ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 80085da:	ee66 7a27 	vmul.f32	s15, s12, s15
 80085de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085e2:	ee67 8a27 	vmul.f32	s17, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L2_R * instance->L2_G) \
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80085f2:	eeb0 0a67 	vmov.f32	s0, s15
 80085f6:	f009 ff6b 	bl	80124d0 <sinf>
 80085fa:	eef0 7a40 	vmov.f32	s15, s0
 80085fe:	ee29 7a27 	vmul.f32	s14, s18, s15
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800860e:	ee66 6aa7 	vmul.f32	s13, s13, s15
        - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800861e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008622:	ee76 7ae7 	vsub.f32	s15, s13, s15
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L2_R * instance->L2_G) \
 8008626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800862a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800862e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008632:	ee38 7aa7 	vadd.f32	s14, s17, s15
        - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800863c:	ee67 7a27 	vmul.f32	s15, s14, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB \
 8008640:	ee78 6a27 	vadd.f32	s13, s16, s15
        - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800864a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _A0[28] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L2_R \
 800864e:	eef1 7a67 	vneg.f32	s15, s15
 8008652:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
    _A0[29] = (((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) \
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008662:	eeb0 0a67 	vmov.f32	s0, s15
 8008666:	f009 feef 	bl	8012448 <cosf>
 800866a:	eef0 7a40 	vmov.f32	s15, s0
 800866e:	ee28 7a27 	vmul.f32	s14, s16, s15
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800867e:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * \
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800868e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008692:	ee76 7aa7 	vadd.f32	s15, s13, s15
    _A0[29] = (((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) \
 8008696:	ee27 8a27 	vmul.f32	s16, s14, s15
        + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * \
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80086a6:	eeb0 0a67 	vmov.f32	s0, s15
 80086aa:	f009 ff11 	bl	80124d0 <sinf>
 80086ae:	eef0 7a40 	vmov.f32	s15, s0
 80086b2:	ee28 7aa7 	vmul.f32	s14, s17, s15
        (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T1q0 \
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 80086c2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80086d2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80086d6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80086da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086de:	ee77 7aa6 	vadd.f32	s15, s15, s13
        + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * \
 80086e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086e6:	ee38 7a27 	vadd.f32	s14, s16, s15
        (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T1q0 \
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
        * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80086fc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800870c:	ee65 5aa7 	vmul.f32	s11, s11, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) \
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 800871c:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008720:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 800872a:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8008734:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8008738:	ee76 7a67 	vsub.f32	s15, s12, s15
 800873c:	ee66 7aa7 	vmul.f32	s15, s13, s15
        (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T1q0 \
 8008740:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800874a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8008754:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008764:	eeb0 0a67 	vmov.f32	s0, s15
 8008768:	f009 fe6e 	bl	8012448 <cosf>
 800876c:	eef0 7a40 	vmov.f32	s15, s0
 8008770:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB \
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008780:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008790:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008794:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008798:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800879c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087a0:	ee67 8a27 	vmul.f32	s17, s14, s15
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) \
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80087b0:	eeb0 0a67 	vmov.f32	s0, s15
 80087b4:	f009 fe8c 	bl	80124d0 <sinf>
 80087b8:	eef0 7a40 	vmov.f32	s15, s0
 80087bc:	ee29 7a27 	vmul.f32	s14, s18, s15
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80087cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 80087dc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80087e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087e4:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB \
 80087e8:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_ra) / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 80087f2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80087fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008800:	ee38 8a67 	vsub.f32	s16, s16, s15
        * instance->G1_machine_ra) / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008810:	eeb0 0a67 	vmov.f32	s0, s15
 8008814:	f009 fe18 	bl	8012448 <cosf>
 8008818:	eef0 7a40 	vmov.f32	s15, s0
 800881c:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800882c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800883c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008840:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008844:	ee67 8a27 	vmul.f32	s17, s14, s15
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008854:	eeb0 0a67 	vmov.f32	s0, s15
 8008858:	f009 fe3a 	bl	80124d0 <sinf>
 800885c:	eef0 7a40 	vmov.f32	s15, s0
 8008860:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T2q0 \
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008870:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008880:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008884:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008888:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800888c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008890:	ee67 7a27 	vmul.f32	s15, s14, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008894:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T2q0 \
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
        * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80088aa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80088ba:	ee65 5aa7 	vmul.f32	s11, s11, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) \
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 80088ca:	ee75 7a67 	vsub.f32	s15, s10, s15
 80088ce:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 80088d8:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 80088e2:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 80088e6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80088ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T2q0 \
 80088ee:	ee27 7a27 	vmul.f32	s14, s14, s15
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 80088f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8008902:	eec6 7a87 	vdiv.f32	s15, s13, s14
        * instance->G1_machine_ra) / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008906:	ee38 8a27 	vadd.f32	s16, s16, s15
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008916:	eeb0 0a67 	vmov.f32	s0, s15
 800891a:	f009 fd95 	bl	8012448 <cosf>
 800891e:	eef0 7a40 	vmov.f32	s15, s0
 8008922:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008932:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008942:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800894a:	ee67 8a27 	vmul.f32	s17, s14, s15
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800895a:	eeb0 0a67 	vmov.f32	s0, s15
 800895e:	f009 fdb7 	bl	80124d0 <sinf>
 8008962:	eef0 7a40 	vmov.f32	s15, s0
 8008966:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_x2q) \
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008976:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008986:	ee66 7a27 	vmul.f32	s15, s12, s15
 800898a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800898e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008996:	ee67 7a27 	vmul.f32	s15, s14, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800899a:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_x2q) \
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 80089a4:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80089ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 80089b2:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A0[29] = (((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) \
 80089b6:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
    _A0[30] = ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_x) \
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	ed93 7a50 	vldr	s14, [r3, #320]	@ 0x140
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 80089c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	edd3 6a51 	vldr	s13, [r3, #324]	@ 0x144
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80089d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80089da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80089de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80089e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80089ec:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)) * instance->transformer_r);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80089fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008a0c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008a10:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8008a1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
    _A0[30] = ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_x) \
 8008a22:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
    _A0[31] = ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_r) \
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	ed93 7a50 	vldr	s14, [r3, #320]	@ 0x140
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008a32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	edd3 6a51 	vldr	s13, [r3, #324]	@ 0x144
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008a42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8008a58:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)) * instance->transformer_x);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008a68:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008a78:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008a7c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8008a86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
    _A0[31] = ((1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))) * instance->transformer_r) \
 8008a8e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
    _A0[32] = (-1.0F) * instance->L2_R;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 8008a98:	eef1 7a67 	vneg.f32	s15, s15
 8008a9c:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
    _A0[33] = (-1.0F) * instance->L2_X;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	edd3 7a51 	vldr	s15, [r3, #324]	@ 0x144
 8008aa6:	eef1 7a67 	vneg.f32	s15, s15
 8008aaa:	edc7 7a30 	vstr	s15, [r7, #192]	@ 0xc0
    _A0[34] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L2_R \
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008aba:	eeb0 0a67 	vmov.f32	s0, s15
 8008abe:	f009 fd07 	bl	80124d0 <sinf>
 8008ac2:	eef0 7a40 	vmov.f32	s15, s0
 8008ac6:	ee28 7a27 	vmul.f32	s14, s16, s15
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
        * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008ad6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008ae6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008aea:	ee76 7ae7 	vsub.f32	s15, s13, s15
    _A0[34] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L2_R \
 8008aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008af6:	ee27 8a27 	vmul.f32	s16, s14, s15
        * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008b06:	eeb0 0a67 	vmov.f32	s0, s15
 8008b0a:	f009 fc9d 	bl	8012448 <cosf>
 8008b0e:	eef0 7a40 	vmov.f32	s15, s0
 8008b12:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB \
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008b22:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008b32:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008b3e:	ee38 7a27 	vadd.f32	s14, s16, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB \
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8008b48:	ee27 8a27 	vmul.f32	s16, s14, s15
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) \
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008b58:	eeb0 0a67 	vmov.f32	s0, s15
 8008b5c:	f009 fcb8 	bl	80124d0 <sinf>
 8008b60:	eef0 7a40 	vmov.f32	s15, s0
 8008b64:	ee28 7aa7 	vmul.f32	s14, s17, s15
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008b74:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008b84:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008b88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b8c:	ee67 8a27 	vmul.f32	s17, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L2_R * instance->L2_G) \
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008b9c:	eeb0 0a67 	vmov.f32	s0, s15
 8008ba0:	f009 fc52 	bl	8012448 <cosf>
 8008ba4:	eef0 7a40 	vmov.f32	s15, s0
 8008ba8:	ee29 7a27 	vmul.f32	s14, s18, s15
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008bb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
        - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008bc8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008bcc:	ee76 7ae7 	vsub.f32	s15, s13, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (1.0F + ((instance->L2_R * instance->L2_G) \
 8008bd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bdc:	ee38 7ae7 	vsub.f32	s14, s17, s15
        - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8008be6:	ee67 7a27 	vmul.f32	s15, s14, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) * instance->G1_machine_x2d) + (((instance->G1_machine_V_MBtoSB \
 8008bea:	ee78 6a27 	vadd.f32	s13, s16, s15
        - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_ra)) / instance->transformer_m);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8008bf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _A0[34] = (-1.0F) * (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (1.0F + ((instance->L2_R \
 8008bf8:	eef1 7a67 	vneg.f32	s15, s15
 8008bfc:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
    _A0[35] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) \
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8008c10:	f009 fc5e 	bl	80124d0 <sinf>
 8008c14:	eef0 7a40 	vmov.f32	s15, s0
 8008c18:	ee28 7a27 	vmul.f32	s14, s16, s15
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008c28:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008c38:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008c3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
    _A0[35] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) \
 8008c40:	ee27 8a27 	vmul.f32	s16, s14, s15
        + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008c50:	eeb0 0a67 	vmov.f32	s0, s15
 8008c54:	f009 fbf8 	bl	8012448 <cosf>
 8008c58:	eef0 7a40 	vmov.f32	s15, s0
 8008c5c:	ee28 7aa7 	vmul.f32	s14, s17, s15
        (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T1q0 \
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008c6c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008c7c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008c80:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008c84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c88:	ee77 7aa6 	vadd.f32	s15, s15, s13
        + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 8008c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c90:	ee38 7a67 	vsub.f32	s14, s16, s15
        (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T1q0 \
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
        * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8008ca6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8008cb6:	ee65 5aa7 	vmul.f32	s11, s11, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) \
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8008cc6:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008cca:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8008cd4:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8008cde:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * (instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8008ce2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008ce6:	ee66 7aa7 	vmul.f32	s15, s13, s15
        (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T1q0 \
 8008cea:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008cf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8008cfe:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008d0e:	eeb0 0a67 	vmov.f32	s0, s15
 8008d12:	f009 fbdd 	bl	80124d0 <sinf>
 8008d16:	eef0 7a40 	vmov.f32	s15, s0
 8008d1a:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB \
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008d2a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008d3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008d3e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008d42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d4a:	ee67 8a27 	vmul.f32	s17, s14, s15
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) \
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8008d5e:	f009 fb73 	bl	8012448 <cosf>
 8008d62:	eef0 7a40 	vmov.f32	s15, s0
 8008d66:	ee29 7a27 	vmul.f32	s14, s18, s15
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008d76:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008d86:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008d8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB \
 8008d92:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * instance->G1_machine_ra) / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8008d9c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8008da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m / instance->G1_machine_T1q0) - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008daa:	ee38 8a67 	vsub.f32	s16, s16, s15
        * instance->G1_machine_ra) / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008dba:	eeb0 0a67 	vmov.f32	s0, s15
 8008dbe:	f009 fb87 	bl	80124d0 <sinf>
 8008dc2:	eef0 7a40 	vmov.f32	s15, s0
 8008dc6:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008dd6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008de6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dee:	ee67 8a27 	vmul.f32	s17, s14, s15
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8008e02:	f009 fb21 	bl	8012448 <cosf>
 8008e06:	eef0 7a40 	vmov.f32	s15, s0
 8008e0a:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T2q0 \
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008e1a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008e2a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008e2e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008e3e:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T2q0 \
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
        * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8008e54:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	edd3 5a40 	vldr	s11, [r3, #256]	@ 0x100
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8008e64:	ee65 5aa7 	vmul.f32	s11, s11, s15
        * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)))) \
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	ed93 5a49 	vldr	s10, [r3, #292]	@ 0x124
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 8008e74:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008e78:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 8008e82:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	edd3 5a45 	vldr	s11, [r3, #276]	@ 0x114
 8008e8c:	eec5 7a25 	vdiv.f32	s15, s10, s11
        * ((instance->G1_machine_x1q - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q \
 8008e90:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008e94:	ee66 7aa7 	vmul.f32	s15, s13, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_T2q0 \
 8008e98:	ee27 7a27 	vmul.f32	s14, s14, s15
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008ea2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8008eac:	eec6 7a87 	vdiv.f32	s15, s13, s14
        * instance->G1_machine_ra) / instance->transformer_m)) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008eb0:	ee38 8a27 	vadd.f32	s16, s16, s15
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008ec0:	eeb0 0a67 	vmov.f32	s0, s15
 8008ec4:	f009 fb04 	bl	80124d0 <sinf>
 8008ec8:	eef0 7a40 	vmov.f32	s15, s0
 8008ecc:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008edc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008eec:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008ef0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef4:	ee67 8a27 	vmul.f32	s17, s14, s15
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008f04:	eeb0 0a67 	vmov.f32	s0, s15
 8008f08:	f009 fa9e 	bl	8012448 <cosf>
 8008f0c:	eef0 7a40 	vmov.f32	s15, s0
 8008f10:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_x2q) \
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8008f20:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8008f30:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008f34:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008f38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f40:	ee67 7a27 	vmul.f32	s15, s14, s15
        * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8008f44:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) * instance->G1_machine_x2q) \
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8008f4e:	ee67 6a27 	vmul.f32	s13, s14, s15
        / instance->transformer_m);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8008f58:	eec6 7a87 	vdiv.f32	s15, s13, s14
        / instance->transformer_m / instance->G1_machine_T2q0) + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8008f5c:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A0[35] = (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) \
 8008f60:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
    solution_buffer_for_x_6[0] = (-1.0F) * (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F \
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008f70:	eeb0 0a67 	vmov.f32	s0, s15
 8008f74:	f009 fa68 	bl	8012448 <cosf>
 8008f78:	eef0 7a40 	vmov.f32	s15, s0
 8008f7c:	ee28 8a27 	vmul.f32	s16, s16, s15
        / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008f94:	eec7 8a27 	vdiv.f32	s17, s14, s15
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8008fa2:	f7fc fbc7 	bl	8005734 <ESP_square_impl>
 8008fa6:	eeb0 7a40 	vmov.f32	s14, s0
 8008faa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fb2:	ee78 7ae7 	vsub.f32	s15, s17, s15
    solution_buffer_for_x_6[0] = (-1.0F) * (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F \
 8008fb6:	ee28 7a27 	vmul.f32	s14, s16, s15
        / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8008fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
    solution_buffer_for_x_6[0] = (-1.0F) * (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F \
 8008fc4:	eef1 7a67 	vneg.f32	s15, s15
 8008fc8:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc
    solution_buffer_for_x_6[1] = (-1.0F) * (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F \
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8008fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8008fdc:	f009 fa78 	bl	80124d0 <sinf>
 8008fe0:	eef0 7a40 	vmov.f32	s15, s0
 8008fe4:	ee28 8a27 	vmul.f32	s16, s16, s15
        / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008fee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8008ffc:	eec7 8a27 	vdiv.f32	s17, s14, s15
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009006:	eeb0 0a67 	vmov.f32	s0, s15
 800900a:	f7fc fb93 	bl	8005734 <ESP_square_impl>
 800900e:	eeb0 7a40 	vmov.f32	s14, s0
 8009012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009016:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800901a:	ee78 7ae7 	vsub.f32	s15, s17, s15
    solution_buffer_for_x_6[1] = (-1.0F) * (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F \
 800901e:	ee28 7a27 	vmul.f32	s14, s16, s15
        / instance->transformer_m / instance->transformer_m) - (1.0F / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8009028:	ee67 7a27 	vmul.f32	s15, s14, s15
    solution_buffer_for_x_6[1] = (-1.0F) * (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F \
 800902c:	eef1 7a67 	vneg.f32	s15, s15
 8009030:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
    solution_buffer_for_x_6[2] = instance->B3_p_vr - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	ed93 8a5c 	vldr	s16, [r3, #368]	@ 0x170
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009046:	eeb0 0a67 	vmov.f32	s0, s15
 800904a:	f009 fa41 	bl	80124d0 <sinf>
 800904e:	eef0 7a40 	vmov.f32	s15, s0
 8009052:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 8009056:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800905a:	ee07 3a90 	vmov	s15, r3
 800905e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009062:	eddf 0aa2 	vldr	s1, [pc, #648]	@ 80092ec <Reinitialize+0x2f3c>
 8009066:	eeb0 0a67 	vmov.f32	s0, s15
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7fd f968 	bl	8006340 <ESP_cmp_eq>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d115      	bne.n	80090a2 <Reinitialize+0x2cf2>
 8009076:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800907a:	ee07 3a90 	vmov	s15, r3
 800907e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009082:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8009086:	eeb0 0a67 	vmov.f32	s0, s15
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f7fd f958 	bl	8006340 <ESP_cmp_eq>
 8009090:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 8009092:	2b00      	cmp	r3, #0
 8009094:	d002      	beq.n	800909c <Reinitialize+0x2cec>
 8009096:	eddf 7a93 	vldr	s15, [pc, #588]	@ 80092e4 <Reinitialize+0x2f34>
 800909a:	e004      	b.n	80090a6 <Reinitialize+0x2cf6>
 800909c:	eddf 7a93 	vldr	s15, [pc, #588]	@ 80092ec <Reinitialize+0x2f3c>
 80090a0:	e001      	b.n	80090a6 <Reinitialize+0x2cf6>
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80090a2:	eddf 7a92 	vldr	s15, [pc, #584]	@ 80092ec <Reinitialize+0x2f3c>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80090ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80090bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
        + (instance->L1_X * instance->L1_G)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 80090cc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80090d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) \
 80090d4:	ee77 7a67 	vsub.f32	s15, s14, s15
        * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 80090d8:	ee68 8aa7 	vmul.f32	s17, s17, s15
        + (instance->L1_X * instance->L1_G)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80090e8:	eeb0 0a67 	vmov.f32	s0, s15
 80090ec:	f009 f9ac 	bl	8012448 <cosf>
 80090f0:	eef0 7a40 	vmov.f32	s15, s0
 80090f4:	ee29 9a27 	vmul.f32	s18, s18, s15
        (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8009104:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8009114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009118:	ee77 9a67 	vsub.f32	s19, s14, s15
 800911c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009120:	ee07 3a90 	vmov	s15, r3
 8009124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009128:	eddf 0a70 	vldr	s1, [pc, #448]	@ 80092ec <Reinitialize+0x2f3c>
 800912c:	eeb0 0a67 	vmov.f32	s0, s15
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f7fd f905 	bl	8006340 <ESP_cmp_eq>
 8009136:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8009138:	2b00      	cmp	r3, #0
 800913a:	d115      	bne.n	8009168 <Reinitialize+0x2db8>
 800913c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009140:	ee07 3a90 	vmov	s15, r3
 8009144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009148:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800914c:	eeb0 0a67 	vmov.f32	s0, s15
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f7fd f8f5 	bl	8006340 <ESP_cmp_eq>
 8009156:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_e2q) / instance->transformer_m);
 8009158:	2b00      	cmp	r3, #0
 800915a:	d002      	beq.n	8009162 <Reinitialize+0x2db2>
 800915c:	eddf 7a62 	vldr	s15, [pc, #392]	@ 80092e8 <Reinitialize+0x2f38>
 8009160:	e004      	b.n	800916c <Reinitialize+0x2dbc>
 8009162:	eddf 7a62 	vldr	s15, [pc, #392]	@ 80092ec <Reinitialize+0x2f3c>
 8009166:	e001      	b.n	800916c <Reinitialize+0x2dbc>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8009168:	eddf 7a60 	vldr	s15, [pc, #384]	@ 80092ec <Reinitialize+0x2f3c>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_e2q) / instance->transformer_m);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8009172:	ee67 7a87 	vmul.f32	s15, s15, s14
        (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 8009176:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800917a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800917e:	ee77 7a87 	vadd.f32	s15, s15, s14
        + (instance->L1_X * instance->L1_G)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * \
 8009182:	ee69 7a27 	vmul.f32	s15, s18, s15
 8009186:	ee38 7aa7 	vadd.f32	s14, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) * instance->G1_machine_e2q) / instance->transformer_m);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8009190:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800919a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    solution_buffer_for_x_6[2] = instance->B3_p_vr - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800919e:	ee78 7a67 	vsub.f32	s15, s16, s15
 80091a2:	edc7 7a35 	vstr	s15, [r7, #212]	@ 0xd4
    solution_buffer_for_x_6[3] = instance->B3_p_vi - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	ed93 8a5b 	vldr	s16, [r3, #364]	@ 0x16c
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80091b8:	eeb0 0a67 	vmov.f32	s0, s15
 80091bc:	f009 f988 	bl	80124d0 <sinf>
 80091c0:	eef0 7a40 	vmov.f32	s15, s0
 80091c4:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 80091d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 80091e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091e8:	ee37 9a67 	vsub.f32	s18, s14, s15
 80091ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80091f0:	ee07 3a90 	vmov	s15, r3
 80091f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091f8:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 80092ec <Reinitialize+0x2f3c>
 80091fc:	eeb0 0a67 	vmov.f32	s0, s15
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f7fd f89d 	bl	8006340 <ESP_cmp_eq>
 8009206:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8009208:	2b00      	cmp	r3, #0
 800920a:	d115      	bne.n	8009238 <Reinitialize+0x2e88>
 800920c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009210:	ee07 3a90 	vmov	s15, r3
 8009214:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009218:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800921c:	eeb0 0a67 	vmov.f32	s0, s15
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f7fd f88d 	bl	8006340 <ESP_cmp_eq>
 8009226:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8009228:	2b00      	cmp	r3, #0
 800922a:	d002      	beq.n	8009232 <Reinitialize+0x2e82>
 800922c:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 80092e4 <Reinitialize+0x2f34>
 8009230:	e004      	b.n	800923c <Reinitialize+0x2e8c>
 8009232:	eddf 7a2e 	vldr	s15, [pc, #184]	@ 80092ec <Reinitialize+0x2f3c>
 8009236:	e001      	b.n	800923c <Reinitialize+0x2e8c>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8009238:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 80092ec <Reinitialize+0x2f3c>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8009242:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 8009246:	ee79 7a27 	vadd.f32	s15, s18, s15
 800924a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800924e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009252:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009262:	eeb0 0a67 	vmov.f32	s0, s15
 8009266:	f009 f8ef 	bl	8012448 <cosf>
 800926a:	eef0 7a40 	vmov.f32	s15, s0
 800926e:	ee29 9a27 	vmul.f32	s18, s18, s15
        * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800927e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800928e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009292:	ee77 9a27 	vadd.f32	s19, s14, s15
 8009296:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800929a:	ee07 3a90 	vmov	s15, r3
 800929e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092a2:	eddf 0a12 	vldr	s1, [pc, #72]	@ 80092ec <Reinitialize+0x2f3c>
 80092a6:	eeb0 0a67 	vmov.f32	s0, s15
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7fd f848 	bl	8006340 <ESP_cmp_eq>
 80092b0:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d11c      	bne.n	80092f0 <Reinitialize+0x2f40>
 80092b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80092ba:	ee07 3a90 	vmov	s15, r3
 80092be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092c2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80092c6:	eeb0 0a67 	vmov.f32	s0, s15
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f7fd f838 	bl	8006340 <ESP_cmp_eq>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d002      	beq.n	80092dc <Reinitialize+0x2f2c>
 80092d6:	eddf 7a04 	vldr	s15, [pc, #16]	@ 80092e8 <Reinitialize+0x2f38>
 80092da:	e00b      	b.n	80092f4 <Reinitialize+0x2f44>
 80092dc:	eddf 7a03 	vldr	s15, [pc, #12]	@ 80092ec <Reinitialize+0x2f3c>
 80092e0:	e008      	b.n	80092f4 <Reinitialize+0x2f44>
 80092e2:	bf00      	nop
 80092e4:	450ac000 	.word	0x450ac000
 80092e8:	c50ac000 	.word	0xc50ac000
 80092ec:	00000000 	.word	0x00000000
 80092f0:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 80092ec <Reinitialize+0x2f3c>
        0.0F) * instance->L1_R)))) * instance->G1_machine_e2q) / instance->transformer_m);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 80092fa:	ee67 7a87 	vmul.f32	s15, s15, s14
        * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 80092fe:	ee79 7aa7 	vadd.f32	s15, s19, s15
 8009302:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8009306:	ee38 7aa7 	vadd.f32	s14, s17, s15
        0.0F) * instance->L1_R)))) * instance->G1_machine_e2q) / instance->transformer_m);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8009310:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800931a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    solution_buffer_for_x_6[3] = instance->B3_p_vi - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800931e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8009322:	edc7 7a36 	vstr	s15, [r7, #216]	@ 0xd8
    solution_buffer_for_x_6[4] = instance->B3_p_vr - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	ed93 8a5c 	vldr	s16, [r3, #368]	@ 0x170
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009338:	eeb0 0a67 	vmov.f32	s0, s15
 800933c:	f009 f884 	bl	8012448 <cosf>
 8009340:	eef0 7a40 	vmov.f32	s15, s0
 8009344:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB \
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8009354:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8009364:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009368:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800936c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009370:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009374:	ee67 8a27 	vmul.f32	s17, s14, s15
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) \
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009384:	eeb0 0a67 	vmov.f32	s0, s15
 8009388:	f009 f8a2 	bl	80124d0 <sinf>
 800938c:	eef0 7a40 	vmov.f32	s15, s0
 8009390:	ee29 7a27 	vmul.f32	s14, s18, s15
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 80093a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 80093b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80093b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093b8:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) - (instance->G1_machine_V_MBtoSB \
 80093bc:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_e2q) / instance->transformer_m);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 80093c6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 80093d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
    solution_buffer_for_x_6[4] = instance->B3_p_vr - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 80093d4:	ee78 7a67 	vsub.f32	s15, s16, s15
 80093d8:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
    solution_buffer_for_x_6[5] = instance->B3_p_vi - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	ed93 8a5b 	vldr	s16, [r3, #364]	@ 0x16c
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 80093ee:	eeb0 0a67 	vmov.f32	s0, s15
 80093f2:	f009 f86d 	bl	80124d0 <sinf>
 80093f6:	eef0 7a40 	vmov.f32	s15, s0
 80093fa:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB \
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800940a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800941a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800941e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009422:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800942a:	ee67 8a27 	vmul.f32	s17, s14, s15
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) \
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800943a:	eeb0 0a67 	vmov.f32	s0, s15
 800943e:	f009 f803 	bl	8012448 <cosf>
 8009442:	eef0 7a40 	vmov.f32	s15, s0
 8009446:	ee29 7a27 	vmul.f32	s14, s18, s15
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8009456:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8009466:	ee66 7a27 	vmul.f32	s15, s12, s15
 800946a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800946e:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))) + (instance->G1_machine_V_MBtoSB \
 8009472:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * instance->G1_machine_e2q) / instance->transformer_m);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800947c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009486:	eec6 7a87 	vdiv.f32	s15, s13, s14
    solution_buffer_for_x_6[5] = instance->B3_p_vi - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800948a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800948e:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
    instance->ErrorSignals |= ESP_solveLinearEquations(6, _A0, solution_buffer_for_x_6, _pivot2, _work1);
 8009492:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009496:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 800949a:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800949e:	f107 030c 	add.w	r3, r7, #12
 80094a2:	9300      	str	r3, [sp, #0]
 80094a4:	4603      	mov	r3, r0
 80094a6:	2006      	movs	r0, #6
 80094a8:	f7fc fb52 	bl	8005b50 <ESP_solveLinearEquations>
 80094ac:	4602      	mov	r2, r0
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	431a      	orrs	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	601a      	str	r2, [r3, #0]
    /* Row 5: */
    /* Row 6: */
    /* b vector: */

    /* (238:3) if signal in SOLVE_LINEAR_EQUATIONS_FAILED then... */
    ESP_tmp_signals = instance->ErrorSignals & ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f003 0308 	and.w	r3, r3, #8
 80094c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    if(ESP_tmp_signals != ErrorSignal_NONE) {
 80094c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d027      	beq.n	800951c <Reinitialize+0x316c>
        instance->ErrorSignals ^= ESP_tmp_signals;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d4:	405a      	eors	r2, r3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	601a      	str	r2, [r3, #0]
        /* Set states to default start-values and propagate error: */

        /* (240:4) self.'transformer.n.ir' := 1.00000000000000008e-15; */
        instance->transformer_n_ir = 1.0E-15F;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	4a3d      	ldr	r2, [pc, #244]	@ (80095d4 <Reinitialize+0x3224>)
 80094de:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0

        /* (241:4) self.'transformer.n.ii' := 1.00000000000000008e-15; */
        instance->transformer_n_ii = 1.0E-15F;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a3b      	ldr	r2, [pc, #236]	@ (80095d4 <Reinitialize+0x3224>)
 80094e6:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc

        /* (242:4) self.'L2.p.ii' := 1.00000000000000008e-15; */
        instance->L2_p_ii = 1.0E-15F;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a39      	ldr	r2, [pc, #228]	@ (80095d4 <Reinitialize+0x3224>)
 80094ee:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4

        /* (243:4) self.'L2.p.ir' := 1.00000000000000008e-15; */
        instance->L2_p_ir = 1.0E-15F;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a37      	ldr	r2, [pc, #220]	@ (80095d4 <Reinitialize+0x3224>)
 80094f6:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

        /* (244:4) self.'G1.machine.id' := self.'G1.machine.id0'; */
        instance->G1_machine_id = instance->G1_machine_id0;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8c3 21b8 	str.w	r2, [r3, #440]	@ 0x1b8

        /* (245:4) self.'G1.machine.iq' := self.'G1.machine.iq0'; */
        instance->G1_machine_iq = instance->G1_machine_iq0;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

        /* (246:4) signal SOLVE_LINEAR_EQUATIONS_FAILED */
        instance->ErrorSignals |= ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f043 0208 	orr.w	r2, r3, #8
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	601a      	str	r2, [r3, #0]
 800951a:	e01d      	b.n	8009558 <Reinitialize+0x31a8>
    } else {
        /* Only if the system can be solved, assign computed states: */

        /* (249:4) self.'transformer.n.ir' := 'solution_buffer.for.x[6]'[1]; */
        instance->transformer_n_ir = solution_buffer_for_x_6[0];
 800951c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0

        /* (250:4) self.'transformer.n.ii' := 'solution_buffer.for.x[6]'[2]; */
        instance->transformer_n_ii = solution_buffer_for_x_6[1];
 8009526:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc

        /* (251:4) self.'L2.p.ii' := 'solution_buffer.for.x[6]'[3]; */
        instance->L2_p_ii = solution_buffer_for_x_6[2];
 8009530:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4

        /* (252:4) self.'L2.p.ir' := 'solution_buffer.for.x[6]'[4]; */
        instance->L2_p_ir = solution_buffer_for_x_6[3];
 800953a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

        /* (253:4) self.'G1.machine.id' := 'solution_buffer.for.x[6]'[5]; */
        instance->G1_machine_id = solution_buffer_for_x_6[4];
 8009544:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8c3 21b8 	str.w	r2, [r3, #440]	@ 0x1b8

        /* (254:4) self.'G1.machine.iq' := 'solution_buffer.for.x[6]'[6]; */
        instance->G1_machine_iq = solution_buffer_for_x_6[5];
 800954e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    }

    /* (256:3) self.'G1.avr.vref' := self.v; */
    instance->G1_avr_vref = instance->v;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	695a      	ldr	r2, [r3, #20]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* (257:3) self.'G1.avr.s0' := self.vf; */
    instance->G1_avr_s0 = instance->vf;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	625a      	str	r2, [r3, #36]	@ 0x24

    /* (258:3) self.'G1.avr.vf1' := self.'G1.machine.vf00'; */
    instance->G1_avr_vf1 = instance->G1_machine_vf00;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180

    /* (259:3) self.'G1.avr.vr' := (self.K0 * (1.0 - (self.'G1.avr.T1' / self.'G1.avr.T2'))) * ((self.'G1.avr.vref' + self.vf) - self.'G1.avr.vm'); */
    instance->G1_avr_vr = instance->K0 * (1.0F - (instance->G1_avr_T1 / instance->G1_avr_T2)) * ((instance->G1_avr_vref \
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	ed93 7a08 	vldr	s14, [r3, #32]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	ed93 6a35 	vldr	s12, [r3, #212]	@ 0xd4
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8009584:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8009588:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800958c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009590:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
        + instance->vf) - instance->G1_avr_vm);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	edd3 7a02 	vldr	s15, [r3, #8]
 80095a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 80095aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
    instance->G1_avr_vr = instance->K0 * (1.0F - (instance->G1_avr_T1 / instance->G1_avr_T2)) * ((instance->G1_avr_vref \
 80095ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188

    /* Restore signals from caller */
    instance->ErrorSignals |= ESP_tmp_signals_from_caller;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80095c0:	431a      	orrs	r2, r3
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	601a      	str	r2, [r3, #0]
}
 80095c6:	bf00      	nop
 80095c8:	37f0      	adds	r7, #240	@ 0xf0
 80095ca:	46bd      	mov	sp, r7
 80095cc:	ecbd 8b04 	vpop	{d8-d9}
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	26901d7d 	.word	0x26901d7d

080095d8 <Startup>:

static void Startup(ALGOSTRUCT *instance)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (326:3) self.'discrete.stepSize' := 2.0000000000000001e-4; */
    instance->discrete_stepSize = 2.0E-4F;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4a6b      	ldr	r2, [pc, #428]	@ (8009790 <Startup+0x1b8>)
 80095e4:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168

    /* (327:3) self.'transformer.m' := 1.0; */
    instance->transformer_m = 1.0F;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80095ee:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c

    /* (328:3) self.'G1.machine.x2q' := 2.5e-1; */
    instance->G1_machine_x2q = 0.25F;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 80095f8:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

    /* (329:3) self.'G1.machine.ra' := 3.00000000000000006e-3; */
    instance->G1_machine_ra = 0.003F;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	4a65      	ldr	r2, [pc, #404]	@ (8009794 <Startup+0x1bc>)
 8009600:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

    /* (330:3) self.'G1.machine.x2d' := 2.3000000000000001e-1; */
    instance->G1_machine_x2d = 0.23F;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	4a64      	ldr	r2, [pc, #400]	@ (8009798 <Startup+0x1c0>)
 8009608:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

    /* (331:3) self.'L1.X' := 2.25225225225225215e-2; */
    instance->L1_X = 0.022522522F;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	4a63      	ldr	r2, [pc, #396]	@ (800979c <Startup+0x1c4>)
 8009610:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134

    /* (332:3) self.'L1.R' := 0.0; */
    instance->L1_R = 0.0F;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f04f 0200 	mov.w	r2, #0
 800961a:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

    /* (333:3) self.'L1.G' := 0.0; */
    instance->L1_G = 0.0F;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f04f 0200 	mov.w	r2, #0
 8009624:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

    /* (334:3) self.'L1.B' := 0.0; */
    instance->L1_B = 0.0F;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f04f 0200 	mov.w	r2, #0
 800962e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    /* (335:3) self.'L2.R' := 0.0; */
    instance->L2_R = 0.0F;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f04f 0200 	mov.w	r2, #0
 8009638:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140

    /* (336:3) self.'L2.X' := 4.18918918918918942e-2; */
    instance->L2_X = 0.04189189F;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	4a58      	ldr	r2, [pc, #352]	@ (80097a0 <Startup+0x1c8>)
 8009640:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

    /* (337:3) self.'L2.B' := 0.0; */
    instance->L2_B = 0.0F;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f04f 0200 	mov.w	r2, #0
 800964a:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138

    /* (338:3) self.'L2.G' := 0.0; */
    instance->L2_G = 0.0F;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f04f 0200 	mov.w	r2, #0
 8009654:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    /* (339:3) self.'G1.avr.Tr' := 1.49999999999999994e-2; */
    instance->G1_avr_Tr = 0.015F;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4a52      	ldr	r2, [pc, #328]	@ (80097a4 <Startup+0x1cc>)
 800965c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

    /* (340:3) self.'G1.avr.T1' := 1.0; */
    instance->G1_avr_T1 = 1.0F;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009666:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

    /* (341:3) self.'G1.avr.T2' := 1.0; */
    instance->G1_avr_T2 = 1.0F;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009670:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    /* (342:3) self.'G1.avr.Te' := 1.00000000000000005e-4; */
    instance->G1_avr_Te = 1.0E-4F;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a4c      	ldr	r2, [pc, #304]	@ (80097a8 <Startup+0x1d0>)
 8009678:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

    /* (343:3) self.'G1.avr.vfmax' := 7.0; */
    instance->G1_avr_vfmax = 7.0F;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a4b      	ldr	r2, [pc, #300]	@ (80097ac <Startup+0x1d4>)
 8009680:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4

    /* (344:3) self.'G1.avr.vfmin' := -6.40000000000000036; */
    instance->G1_avr_vfmin = -6.4F;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a4a      	ldr	r2, [pc, #296]	@ (80097b0 <Startup+0x1d8>)
 8009688:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8

    /* (345:3) self.'G1.V_b' := 4.0e+5; */
    instance->G1_V_b = 400000.0F;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a49      	ldr	r2, [pc, #292]	@ (80097b4 <Startup+0x1dc>)
 8009690:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

    /* (346:3) self.'G1.machine.Vn' := 4.0e+5; */
    instance->G1_machine_Vn = 400000.0F;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a47      	ldr	r2, [pc, #284]	@ (80097b4 <Startup+0x1dc>)
 8009698:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

    /* (347:3) self.'G1.machine.Taa' := 2.00000000000000004e-3; */
    instance->G1_machine_Taa = 0.002F;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a46      	ldr	r2, [pc, #280]	@ (80097b8 <Startup+0x1e0>)
 80096a0:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* (348:3) self.'G1.machine.T1d0' := 8.0; */
    instance->G1_machine_T1d0 = 8.0F;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 80096aa:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

    /* (349:3) self.'G1.machine.xd' := 1.81000000000000005; */
    instance->G1_machine_xd = 1.81F;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a42      	ldr	r2, [pc, #264]	@ (80097bc <Startup+0x1e4>)
 80096b2:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120

    /* (350:3) self.'G1.machine.x1d' := 2.99999999999999989e-1; */
    instance->G1_machine_x1d = 0.3F;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a41      	ldr	r2, [pc, #260]	@ (80097c0 <Startup+0x1e8>)
 80096ba:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

    /* (351:3) self.'G1.machine.T2d0' := 2.99999999999999989e-2; */
    instance->G1_machine_T2d0 = 0.03F;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a40      	ldr	r2, [pc, #256]	@ (80097c4 <Startup+0x1ec>)
 80096c2:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

    /* (352:3) self.'G1.machine.M' := 7.0; */
    instance->G1_machine_M = 7.0F;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a38      	ldr	r2, [pc, #224]	@ (80097ac <Startup+0x1d4>)
 80096ca:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec

    /* (353:3) self.'G1.machine.xq' := 1.76000000000000001; */
    instance->G1_machine_xq = 1.76F;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a3d      	ldr	r2, [pc, #244]	@ (80097c8 <Startup+0x1f0>)
 80096d2:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

    /* (354:3) self.'G1.machine.x1q' := 6.50000000000000022e-1; */
    instance->G1_machine_x1q = 0.65F;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a3c      	ldr	r2, [pc, #240]	@ (80097cc <Startup+0x1f4>)
 80096da:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

    /* (355:3) self.'G1.machine.T2q0' := 7.00000000000000067e-2; */
    instance->G1_machine_T2q0 = 0.07F;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a3b      	ldr	r2, [pc, #236]	@ (80097d0 <Startup+0x1f8>)
 80096e2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    /* (356:3) self.'G1.machine.T1q0' := 1.0; */
    instance->G1_machine_T1q0 = 1.0F;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80096ec:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

    /* (357:3) self.'SysData.S_b' := 1.0e+8; */
    instance->SysData_S_b = 1.0E8F;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	4a38      	ldr	r2, [pc, #224]	@ (80097d4 <Startup+0x1fc>)
 80096f4:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

    /* (358:3) self.'G1.v_0' := 1.0; */
    instance->G1_v_0 = 1.0F;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80096fe:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

    /* (359:3) self.'B3.v_0' := 1.0; */
    instance->B3_v_0 = 1.0F;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009708:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

    /* (360:3) self.'B3.angle_0' := 0.0; */
    instance->B3_angle_0 = 0.0F;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f04f 0200 	mov.w	r2, #0
 8009712:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    /* (361:3) self.'G1.angle_0' := 4.94677176989159972e-1; */
    instance->G1_angle_0 = 0.4946772F;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a2f      	ldr	r2, [pc, #188]	@ (80097d8 <Startup+0x200>)
 800971a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

    /* (362:3) self.'G1.Q_0' := 9.67924969906579971e+8; */
    instance->G1_Q_0 = 9.6792499E8F;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a2e      	ldr	r2, [pc, #184]	@ (80097dc <Startup+0x204>)
 8009722:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    /* (363:3) self.'G1.P_0' := 1.99799999999359989e+9; */
    instance->G1_P_0 = 1.998E9F;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a2d      	ldr	r2, [pc, #180]	@ (80097e0 <Startup+0x208>)
 800972a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    /* (364:3) self.'G1.machine.Sn' := 2.22e+9; */
    instance->G1_machine_Sn = 2.22E9F;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a2c      	ldr	r2, [pc, #176]	@ (80097e4 <Startup+0x20c>)
 8009732:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    /* (365:3) self.'SysData.fn' := 6.0e+1; */
    instance->SysData_fn = 60.0F;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4a2b      	ldr	r2, [pc, #172]	@ (80097e8 <Startup+0x210>)
 800973a:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

    /* (366:3) self.'transformer.xT' := 1.49999999999999994e-1; */
    instance->transformer_xT = 0.15F;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a2a      	ldr	r2, [pc, #168]	@ (80097ec <Startup+0x214>)
 8009742:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

    /* (367:3) self.'transformer.rT' := 0.0; */
    instance->transformer_rT = 0.0F;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f04f 0200 	mov.w	r2, #0
 800974c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

    /* (368:3) self.'transformer.V_b' := 4.0e+5; */
    instance->transformer_V_b = 400000.0F;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a18      	ldr	r2, [pc, #96]	@ (80097b4 <Startup+0x1dc>)
 8009754:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154

    /* (369:3) self.'transformer.Vn' := 4.0e+5; */
    instance->transformer_Vn = 400000.0F;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a16      	ldr	r2, [pc, #88]	@ (80097b4 <Startup+0x1dc>)
 800975c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

    /* (370:3) self.'transformer.Sn' := 2.22e+9; */
    instance->transformer_Sn = 2.22E9F;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a20      	ldr	r2, [pc, #128]	@ (80097e4 <Startup+0x20c>)
 8009764:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (376:3) self.K0 := 3.0e+1; */
    instance->K0 = 30.0F;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a21      	ldr	r2, [pc, #132]	@ (80097f0 <Startup+0x218>)
 800976c:	621a      	str	r2, [r3, #32]

    /* ****************************** Default initialize dependend parameters (based on constants and tuneable parameters): */

    /* (379:3) () := Recalibrate(); */
    Recalibrate(instance);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f7fc fa4e 	bl	8005c10 <Recalibrate>
    /*
    Initialize variables without explicit start value or equation (implicit initializations):
    */

    /* (385:3) self.fault := false; */
    instance->fault = ESP_false;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	605a      	str	r2, [r3, #4]
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (389:3) self.vf := 0.0; */
    instance->vf = 0.0F;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f04f 0200 	mov.w	r2, #0
 8009780:	609a      	str	r2, [r3, #8]

    /* ********************************* Default initialize states and outputs (based on constants, parameters and inputs): */

    /* (392:3) () := Reinitialize(); */
    Reinitialize(instance);
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f7fc fe14 	bl	80063b0 <Reinitialize>
}
 8009788:	bf00      	nop
 800978a:	3708      	adds	r7, #8
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	3951b717 	.word	0x3951b717
 8009794:	3b449ba6 	.word	0x3b449ba6
 8009798:	3e6b851f 	.word	0x3e6b851f
 800979c:	3cb88127 	.word	0x3cb88127
 80097a0:	3d2b96d5 	.word	0x3d2b96d5
 80097a4:	3c75c28f 	.word	0x3c75c28f
 80097a8:	38d1b717 	.word	0x38d1b717
 80097ac:	40e00000 	.word	0x40e00000
 80097b0:	c0cccccd 	.word	0xc0cccccd
 80097b4:	48c35000 	.word	0x48c35000
 80097b8:	3b03126f 	.word	0x3b03126f
 80097bc:	3fe7ae14 	.word	0x3fe7ae14
 80097c0:	3e99999a 	.word	0x3e99999a
 80097c4:	3cf5c28f 	.word	0x3cf5c28f
 80097c8:	3fe147ae 	.word	0x3fe147ae
 80097cc:	3f266666 	.word	0x3f266666
 80097d0:	3d8f5c29 	.word	0x3d8f5c29
 80097d4:	4cbebc20 	.word	0x4cbebc20
 80097d8:	3efd4654 	.word	0x3efd4654
 80097dc:	4e66c574 	.word	0x4e66c574
 80097e0:	4eee2e1f 	.word	0x4eee2e1f
 80097e4:	4f045283 	.word	0x4f045283
 80097e8:	42700000 	.word	0x42700000
 80097ec:	3e19999a 	.word	0x3e19999a
 80097f0:	41f00000 	.word	0x41f00000

080097f4 <ESP_cmp_gt>:

static Boolean ESP_cmp_gt(ALGOSTRUCT *instance, Real a, Real b)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b087      	sub	sp, #28
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8009800:	edc7 0a01 	vstr	s1, [r7, #4]
    /* Output variable */
    Boolean y;

    /* Algorithm */
    if(ESP_isTrue(isNaN(a)) || ESP_isTrue(isNaN(b))) {
 8009804:	ed97 7a02 	vldr	s14, [r7, #8]
 8009808:	edd7 7a02 	vldr	s15, [r7, #8]
 800980c:	eeb4 7a67 	vcmp.f32	s14, s15
 8009810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009814:	d608      	bvs.n	8009828 <ESP_cmp_gt+0x34>
 8009816:	ed97 7a01 	vldr	s14, [r7, #4]
 800981a:	edd7 7a01 	vldr	s15, [r7, #4]
 800981e:	eeb4 7a67 	vcmp.f32	s14, s15
 8009822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009826:	d708      	bvc.n	800983a <ESP_cmp_gt+0x46>
        instance->ErrorSignals |= ErrorSignal_NAN;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f043 0204 	orr.w	r2, r3, #4
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	601a      	str	r2, [r3, #0]
        y = ESP_false;
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
 8009838:	e00c      	b.n	8009854 <ESP_cmp_gt+0x60>
    } else {
        y = (a > b) ? ESP_true : ESP_false;
 800983a:	ed97 7a02 	vldr	s14, [r7, #8]
 800983e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009842:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800984a:	dd01      	ble.n	8009850 <ESP_cmp_gt+0x5c>
 800984c:	2301      	movs	r3, #1
 800984e:	e000      	b.n	8009852 <ESP_cmp_gt+0x5e>
 8009850:	2300      	movs	r3, #0
 8009852:	617b      	str	r3, [r7, #20]
    }

    return y;
 8009854:	697b      	ldr	r3, [r7, #20]
}
 8009856:	4618      	mov	r0, r3
 8009858:	371c      	adds	r7, #28
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <ESP_cmp_lt>:

static Boolean ESP_cmp_lt(ALGOSTRUCT *instance, Real a, Real b)
{
 8009862:	b480      	push	{r7}
 8009864:	b087      	sub	sp, #28
 8009866:	af00      	add	r7, sp, #0
 8009868:	60f8      	str	r0, [r7, #12]
 800986a:	ed87 0a02 	vstr	s0, [r7, #8]
 800986e:	edc7 0a01 	vstr	s1, [r7, #4]
    /* Output variable */
    Boolean y;

    /* Algorithm */
    if(ESP_isTrue(isNaN(a)) || ESP_isTrue(isNaN(b))) {
 8009872:	ed97 7a02 	vldr	s14, [r7, #8]
 8009876:	edd7 7a02 	vldr	s15, [r7, #8]
 800987a:	eeb4 7a67 	vcmp.f32	s14, s15
 800987e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009882:	d608      	bvs.n	8009896 <ESP_cmp_lt+0x34>
 8009884:	ed97 7a01 	vldr	s14, [r7, #4]
 8009888:	edd7 7a01 	vldr	s15, [r7, #4]
 800988c:	eeb4 7a67 	vcmp.f32	s14, s15
 8009890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009894:	d708      	bvc.n	80098a8 <ESP_cmp_lt+0x46>
        instance->ErrorSignals |= ErrorSignal_NAN;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f043 0204 	orr.w	r2, r3, #4
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	601a      	str	r2, [r3, #0]
        y = ESP_false;
 80098a2:	2300      	movs	r3, #0
 80098a4:	617b      	str	r3, [r7, #20]
 80098a6:	e00c      	b.n	80098c2 <ESP_cmp_lt+0x60>
    } else {
        y = (a < b) ? ESP_true : ESP_false;
 80098a8:	ed97 7a02 	vldr	s14, [r7, #8]
 80098ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80098b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098b8:	d501      	bpl.n	80098be <ESP_cmp_lt+0x5c>
 80098ba:	2301      	movs	r3, #1
 80098bc:	e000      	b.n	80098c0 <ESP_cmp_lt+0x5e>
 80098be:	2300      	movs	r3, #0
 80098c0:	617b      	str	r3, [r7, #20]
    }

    return y;
 80098c2:	697b      	ldr	r3, [r7, #20]
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	371c      	adds	r7, #28
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <DoStep>:

static void DoStep(ALGOSTRUCT *instance)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	ed2d 8b06 	vpush	{d8-d10}
 80098d6:	b0d0      	sub	sp, #320	@ 0x140
 80098d8:	af02      	add	r7, sp, #8
 80098da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80098de:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80098e2:	6018      	str	r0, [r3, #0]
    /* Error signals helpers */
    ErrorSignal ESP_tmp_signals_from_caller = instance->ErrorSignals;
 80098e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80098e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    Real _A3[36];
    Integer _pivot5[6];
    Real _work4[6];

    /* Remove signals from caller */
    instance->ErrorSignals = ErrorSignal_NONE;
 80098f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80098f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2200      	movs	r2, #0
 8009900:	601a      	str	r2, [r3, #0]

    /* Algorithm */
    /* *************************************************************************** Update-equations for inline integration: */

    /* (442:3) self.'G1.avr.vm' := self.'G1.avr.vm' + (self.'discrete.stepSize' * self.'derivative(G1.avr.vm)'); */
    instance->G1_avr_vm += instance->discrete_stepSize * instance->der_G1_avr_vm;
 8009902:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009906:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	ed93 7a61 	vldr	s14, [r3, #388]	@ 0x184
 8009910:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009914:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 800991e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009922:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 800992c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009934:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009938:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	edc3 7a61 	vstr	s15, [r3, #388]	@ 0x184

    /* (443:3) self.'G1.avr.vr' := self.'G1.avr.vr' + (self.'discrete.stepSize' * self.'derivative(G1.avr.vr)'); */
    instance->G1_avr_vr += instance->discrete_stepSize * instance->der_G1_avr_vr;
 8009942:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009946:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	ed93 7a62 	vldr	s14, [r3, #392]	@ 0x188
 8009950:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009954:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 800995e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009962:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 800996c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009970:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009974:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009978:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188

    /* (444:3) self.'G1.avr.vf1' := self.'G1.avr.vf1' + (self.'discrete.stepSize' * self.'derivative(G1.avr.vf1)'); */
    instance->G1_avr_vf1 += instance->discrete_stepSize * instance->der_G1_avr_vf1;
 8009982:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009986:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	ed93 7a60 	vldr	s14, [r3, #384]	@ 0x180
 8009990:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009994:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 800999e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	edd3 7a5d 	vldr	s15, [r3, #372]	@ 0x174
 80099ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	edc3 7a60 	vstr	s15, [r3, #384]	@ 0x180

    /* (445:3) self.'G1.machine.e1q' := self.'G1.machine.e1q' + (self.'discrete.stepSize' * self.'derivative(G1.machine.e1q)'); */
    instance->G1_machine_e1q += instance->discrete_stepSize * instance->der_G1_machine_e1q;
 80099c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	ed93 7a6b 	vldr	s14, [r3, #428]	@ 0x1ac
 80099d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 80099de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	edd3 7a65 	vldr	s15, [r3, #404]	@ 0x194
 80099ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80099f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    /* (446:3) self.'G1.machine.e2q' := self.'G1.machine.e2q' + (self.'discrete.stepSize' * self.'derivative(G1.machine.e2q)'); */
    instance->G1_machine_e2q += instance->discrete_stepSize * instance->der_G1_machine_e2q;
 8009a02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8009a10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a14:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 8009a1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	edd3 7a67 	vldr	s15, [r3, #412]	@ 0x19c
 8009a2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4

    /* (447:3) self.'G1.machine.w' := self.'G1.machine.w' + (self.'discrete.stepSize' * self.'derivative(G1.machine.w)'); */
    instance->G1_machine_w += instance->discrete_stepSize * instance->der_G1_machine_w;
 8009a42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a46:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8009a50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a54:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 8009a5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 8009a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a78:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	edc3 7a70 	vstr	s15, [r3, #448]	@ 0x1c0

    /* (448:3) self.'G1.machine.delta' := self.'G1.machine.delta' + (self.'discrete.stepSize' * self.'derivative(G1.machine.delta)'); */
    instance->G1_machine_delta += instance->discrete_stepSize * instance->der_G1_machine_delta;
 8009a82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	ed93 7a69 	vldr	s14, [r3, #420]	@ 0x1a4
 8009a90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009a94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 8009a9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009aa2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 8009aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009ab4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ab8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4

    /* (449:3) self.'G1.machine.e1d' := self.'G1.machine.e1d' + (self.'discrete.stepSize' * self.'derivative(G1.machine.e1d)'); */
    instance->G1_machine_e1d += instance->discrete_stepSize * instance->der_G1_machine_e1d;
 8009ac2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ac6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	ed93 7a6a 	vldr	s14, [r3, #424]	@ 0x1a8
 8009ad0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ad4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 8009ade:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ae2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8009aec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009af0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009af4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009af8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8

    /* (450:3) self.'G1.machine.e2d' := self.'G1.machine.e2d' + (self.'discrete.stepSize' * self.'derivative(G1.machine.e2d)'); */
    instance->G1_machine_e2d += instance->discrete_stepSize * instance->der_G1_machine_e2d;
 8009b02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8009b10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b14:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	edd3 6a5a 	vldr	s13, [r3, #360]	@ 0x168
 8009b1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	edd3 7a66 	vldr	s15, [r3, #408]	@ 0x198
 8009b2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009b30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	edc3 7a6c 	vstr	s15, [r3, #432]	@ 0x1b0

    /* ******************************************************************************************* Inline integration loop: */

    /* (453:3) DymolaConvertInputToReal0 := if self.fault then 2.0 else 0.0; */
    DymolaConvertInputToReal0 = ESP_isTrue(instance->fault) ? 2.0F : 0.0F;
 8009b42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b46:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <DoStep+0x288>
 8009b52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009b56:	e001      	b.n	8009b5c <DoStep+0x28c>
 8009b58:	f04f 0300 	mov.w	r3, #0
 8009b5c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    /* (454:3) DymolaConvertInputToREAL0 := DymolaConvertInputToReal0 > 1.0; */
    DymolaConvertInputToREAL0 = ESP_cmp_gt(instance, DymolaConvertInputToReal0, 1.0F);
 8009b60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b64:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b68:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8009b6c:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 8009b70:	6818      	ldr	r0, [r3, #0]
 8009b72:	f7ff fe3f 	bl	80097f4 <ESP_cmp_gt>
 8009b76:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c

    /* Solve linear system of equations A*x = b: */

    /* (456:3) 'solution_buffer.for.x[6]' := solveLinearEquations({{(-1.0) * self.'transformer.x', self.'transformer.r', 0.0, 0.0, ((((self.'transformer.m' * self.'transformer.r') * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta'))) - ((self.'transformer.m' * self.'transformer.x') * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta')))) + (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2q')) - (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra'), ((((self.'transformer.m' * self.'transformer.r') * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) + ((self.'transformer.m' * self.'transformer.x') * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) - (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra')) - (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2d')}, {self.'transformer.r', self.'transformer.x', 0.0, 0.0, ((((self.'transformer.m' * self.'transformer.x') * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta'))) + ((self.'transformer.m' * self.'transformer.r') * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta')))) - (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2q')) - (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra'), ((((self.'transformer.m' * self.'transformer.x') * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) - ((self.'transformer.m' * self.'transformer.r') * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.ra')) - (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.x2d')}, {(-1.0) * self.'L1.X', self.'L1.R', self.'L1.R', (-1.0) * self.'L1.X', ((((((self.'transformer.m' * self.'transformer.x') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) - ((self.'transformer.m' * self.'transformer.r') * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) - ((((self.'transformer.m' * self.'transformer.r') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) + ((self.'transformer.m' * self.'transformer.x') * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))))) * self.'G1.machine.x2q') / (self.'transformer.m' ^ 2))) - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2)), (-1.0) * (((((((self.'transformer.m' * self.'transformer.r') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) + ((self.'transformer.m' * self.'transformer.x') * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) + ((((self.'transformer.m' * self.'transformer.x') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X')))) - ((self.'transformer.m' * self.'transformer.r') * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2))) + (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))))) * self.'G1.machine.x2d') / (self.'transformer.m' ^ 2)))}, {self.'L1.R', self.'L1.X', self.'L1.X', self.'L1.R', ((((((self.'transformer.m' * self.'transformer.x') * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) - ((self.'transformer.m' * self.'transformer.r') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) - ((((self.'transformer.m' * self.'transformer.r') * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) + ((self.'transformer.m' * self.'transformer.x') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))))) * self.'G1.machine.x2q') / (self.'transformer.m' ^ 2))) - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2)), (-1.0) * (((((((self.'transformer.m' * self.'transformer.r') * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) + ((self.'transformer.m' * self.'transformer.x') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) + ((((self.'transformer.m' * self.'transformer.x') * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R'))) - ((self.'transformer.m' * self.'transformer.r') * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2))) + (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))))) * self.'G1.machine.x2d') / (self.'transformer.m' ^ 2)))}, {0.0, 0.0, (-1.0) * self.'L2.R', self.'L2.X', ((((((self.'transformer.m' * self.'transformer.x') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'transformer.m' * self.'transformer.r') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta'))) + ((((self.'transformer.m' * self.'transformer.x') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) + ((self.'transformer.m' * self.'transformer.r') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))))) * self.'G1.machine.x2q') / (self.'transformer.m' ^ 2))) - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) - ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2)), ((((((self.'transformer.m' * self.'transformer.x') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'transformer.m' * self.'transformer.r') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) - ((((self.'transformer.m' * self.'transformer.x') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))) + ((self.'transformer.m' * self.'transformer.r') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) - (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2))) - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) - ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))))) * self.'G1.machine.x2d') / (self.'transformer.m' ^ 2))}, {0.0, 0.0, (-1.0) * self.'L2.X', (-1.0) * self.'L2.R', ((((((self.'transformer.m' * self.'transformer.x') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'transformer.m' * self.'transformer.r') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) - ((((self.'transformer.m' * self.'transformer.r') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) + ((self.'transformer.m' * self.'transformer.x') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))))) * self.'G1.machine.x2q') / (self.'transformer.m' ^ 2))) - (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2)), (-1.0) * (((((((self.'transformer.m' * self.'transformer.r') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) + ((self.'transformer.m' * self.'transformer.x') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.I_MBtoSB' * sin(self.'G1.machine.delta'))) + ((((self.'transformer.m' * self.'transformer.x') * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))) - ((self.'transformer.m' * self.'transformer.r') * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) * (self.'G1.machine.I_MBtoSB' * cos(self.'G1.machine.delta')))) + (((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))))) * self.'G1.machine.ra') / (self.'transformer.m' ^ 2))) + (((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))))) * self.'G1.machine.x2d') / (self.'transformer.m' ^ 2)))}}, {(-1.0) * ((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.e2d') + (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.e2q')), (((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.e2d') - (((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * ((1.0 / self.'transformer.m') + (((-1.0) * self.'transformer.m') / (self.'transformer.m' ^ 2)))) * self.'G1.machine.e2q'), self.'B3.p.vr' - ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))))) * self.'G1.machine.e2d') + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) - (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.X'))))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.R') - ((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')))))) * self.'G1.machine.e2q')) / (self.'transformer.m' ^ 2)), self.'B3.p.vi' - ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))))) * self.'G1.machine.e2d') + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (((self.'L1.R' * self.'L1.B') + (self.'L1.X' * self.'L1.G')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true -2.22e+3 else 0.0 * self.'L1.R')))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + (((self.'L1.R' * self.'L1.G') - (self.'L1.X' * self.'L1.B')) + (if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 else 0.0 * self.'L1.X')))))) * self.'G1.machine.e2q')) / (self.'transformer.m' ^ 2)), self.'B3.p.vr' - ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) + ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))))) * self.'G1.machine.e2d') + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B'))))) - ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G'))))) * self.'G1.machine.e2q')) / (self.'transformer.m' ^ 2)), self.'B3.p.vi' - ((((((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) - ((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))))) * self.'G1.machine.e2d') + ((((self.'G1.machine.V_MBtoSB' * cos(self.'G1.machine.delta')) * (self.'transformer.m' * ((self.'L2.R' * self.'L2.B') + (self.'L2.X' * self.'L2.G')))) + ((self.'G1.machine.V_MBtoSB' * sin(self.'G1.machine.delta')) * (self.'transformer.m' * (1.0 + ((self.'L2.R' * self.'L2.G') - (self.'L2.X' * self.'L2.B')))))) * self.'G1.machine.e2q')) / (self.'transformer.m' ^ 2))}); */
    _A3[0] = (-1.0F) * instance->transformer_x;
 8009b7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8009b88:	eef1 7a67 	vneg.f32	s15, s15
 8009b8c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    _A3[1] = instance->transformer_r;
 8009b90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009b94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009b9e:	643b      	str	r3, [r7, #64]	@ 0x40
    _A3[2] = 0.0F;
 8009ba0:	f04f 0300 	mov.w	r3, #0
 8009ba4:	647b      	str	r3, [r7, #68]	@ 0x44
    _A3[3] = 0.0F;
 8009ba6:	f04f 0300 	mov.w	r3, #0
 8009baa:	64bb      	str	r3, [r7, #72]	@ 0x48
    _A3[4] = (((instance->transformer_m * instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 8009bac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009bb0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009bba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009bbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8009bc8:	ee27 8a27 	vmul.f32	s16, s14, s15
 8009bcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009bd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 8009bda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009bde:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009be8:	eeb0 0a67 	vmov.f32	s0, s15
 8009bec:	f008 fc2c 	bl	8012448 <cosf>
 8009bf0:	eef0 7a40 	vmov.f32	s15, s0
 8009bf4:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8009bf8:	ee28 8a27 	vmul.f32	s16, s16, s15
        - (instance->transformer_m * instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)))) \
 8009bfc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c00:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009c0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c0e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8009c18:	ee67 8a27 	vmul.f32	s17, s14, s15
 8009c1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 8009c2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009c38:	eeb0 0a67 	vmov.f32	s0, s15
 8009c3c:	f008 fc48 	bl	80124d0 <sinf>
 8009c40:	eef0 7a40 	vmov.f32	s15, s0
 8009c44:	ee69 7a27 	vmul.f32	s15, s18, s15
 8009c48:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8009c4c:	ee38 8a67 	vsub.f32	s16, s16, s15
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 8009c50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c54:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8009c5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8009c70:	f008 fc2e 	bl	80124d0 <sinf>
 8009c74:	eef0 7a40 	vmov.f32	s15, s0
 8009c78:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009c7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c80:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009c8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c8e:	ee87 9a27 	vdiv.f32	s18, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q)) - (instance->G1_machine_V_MBtoSB \
 8009c92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009c96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009ca0:	eef1 9a67 	vneg.f32	s19, s15
 8009ca4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ca8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009cb2:	eeb0 0a67 	vmov.f32	s0, s15
 8009cb6:	f7fb fd3d 	bl	8005734 <ESP_square_impl>
 8009cba:	eeb0 7a40 	vmov.f32	s14, s0
 8009cbe:	eec9 7a87 	vdiv.f32	s15, s19, s14
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 8009cc2:	ee79 7a27 	vadd.f32	s15, s18, s15
 8009cc6:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q)) - (instance->G1_machine_V_MBtoSB \
 8009cca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009cce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8009cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 8009cdc:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q)) - (instance->G1_machine_V_MBtoSB \
 8009ce0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ce4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 8009cee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009cf2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8009d00:	f008 fba2 	bl	8012448 <cosf>
 8009d04:	eef0 7a40 	vmov.f32	s15, s0
 8009d08:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009d0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009d1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d1e:	ee87 9a27 	vdiv.f32	s18, s14, s15
 8009d22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009d30:	eef1 9a67 	vneg.f32	s19, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra);
 8009d34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009d42:	eeb0 0a67 	vmov.f32	s0, s15
 8009d46:	f7fb fcf5 	bl	8005734 <ESP_square_impl>
 8009d4a:	eeb0 7a40 	vmov.f32	s14, s0
 8009d4e:	eec9 7a87 	vdiv.f32	s15, s19, s14
        * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 8009d52:	ee79 7a27 	vadd.f32	s15, s18, s15
 8009d56:	ee28 7aa7 	vmul.f32	s14, s17, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra);
 8009d5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d5e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8009d68:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q)) - (instance->G1_machine_V_MBtoSB \
 8009d6c:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[4] = (((instance->transformer_m * instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 8009d70:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    _A3[5] = ((instance->transformer_m * instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 8009d74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d78:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009d82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8009d90:	ee27 8a27 	vmul.f32	s16, s14, s15
 8009d94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 8009da2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009da6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009db0:	eeb0 0a67 	vmov.f32	s0, s15
 8009db4:	f008 fb8c 	bl	80124d0 <sinf>
 8009db8:	eef0 7a40 	vmov.f32	s15, s0
 8009dbc:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8009dc0:	ee28 8a27 	vmul.f32	s16, s16, s15
        + (instance->transformer_m * instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) \
 8009dc4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009dc8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009dd2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009dd6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8009de0:	ee67 8a27 	vmul.f32	s17, s14, s15
 8009de4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009de8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 8009df2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009df6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009e00:	eeb0 0a67 	vmov.f32	s0, s15
 8009e04:	f008 fb20 	bl	8012448 <cosf>
 8009e08:	eef0 7a40 	vmov.f32	s15, s0
 8009e0c:	ee69 7a27 	vmul.f32	s15, s18, s15
 8009e10:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8009e14:	ee38 8a27 	vadd.f32	s16, s16, s15
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 8009e18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 8009e26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009e34:	eeb0 0a67 	vmov.f32	s0, s15
 8009e38:	f008 fb4a 	bl	80124d0 <sinf>
 8009e3c:	eef0 7a40 	vmov.f32	s15, s0
 8009e40:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009e44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e48:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009e52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009e56:	ee87 9a27 	vdiv.f32	s18, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 8009e5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e5e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009e68:	eef1 9a67 	vneg.f32	s19, s15
 8009e6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8009e7e:	f7fb fc59 	bl	8005734 <ESP_square_impl>
 8009e82:	eeb0 7a40 	vmov.f32	s14, s0
 8009e86:	eec9 7a87 	vdiv.f32	s15, s19, s14
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 8009e8a:	ee79 7a27 	vadd.f32	s15, s18, s15
 8009e8e:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 8009e92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 8009ea0:	ee67 7a27 	vmul.f32	s15, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 8009ea4:	ee38 8a67 	vsub.f32	s16, s16, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 8009ea8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009eac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 8009eb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009eba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8009ec8:	f008 fabe 	bl	8012448 <cosf>
 8009ecc:	eef0 7a40 	vmov.f32	s15, s0
 8009ed0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8009ed4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ed8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ee6:	ee87 9a27 	vdiv.f32	s18, s14, s15
 8009eea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009eee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009ef8:	eef1 9a67 	vneg.f32	s19, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2d);
 8009efc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f00:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8009f0a:	eeb0 0a67 	vmov.f32	s0, s15
 8009f0e:	f7fb fc11 	bl	8005734 <ESP_square_impl>
 8009f12:	eeb0 7a40 	vmov.f32	s14, s0
 8009f16:	eec9 7a87 	vdiv.f32	s15, s19, s14
        * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 8009f1a:	ee79 7a27 	vadd.f32	s15, s18, s15
 8009f1e:	ee28 7aa7 	vmul.f32	s14, s17, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2d);
 8009f22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8009f30:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra) - (instance->G1_machine_V_MBtoSB \
 8009f34:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[5] = ((instance->transformer_m * instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 8009f38:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    _A3[6] = instance->transformer_r;
 8009f3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f40:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009f4a:	657b      	str	r3, [r7, #84]	@ 0x54
    _A3[7] = instance->transformer_x;
 8009f4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009f5a:	65bb      	str	r3, [r7, #88]	@ 0x58
    _A3[8] = 0.0F;
 8009f5c:	f04f 0300 	mov.w	r3, #0
 8009f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    _A3[9] = 0.0F;
 8009f62:	f04f 0300 	mov.w	r3, #0
 8009f66:	663b      	str	r3, [r7, #96]	@ 0x60
    _A3[10] = ((instance->transformer_m * instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 8009f68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f6c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009f76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f7a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8009f84:	ee27 8a27 	vmul.f32	s16, s14, s15
 8009f88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 8009f96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f9a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8009fa8:	f008 fa4e 	bl	8012448 <cosf>
 8009fac:	eef0 7a40 	vmov.f32	s15, s0
 8009fb0:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8009fb4:	ee28 8a27 	vmul.f32	s16, s16, s15
        + (instance->transformer_m * instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta)))) \
 8009fb8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009fbc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 8009fc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009fca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8009fd4:	ee67 8a27 	vmul.f32	s17, s14, s15
 8009fd8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009fdc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 8009fe6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009fea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8009ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8009ff8:	f008 fa6a 	bl	80124d0 <sinf>
 8009ffc:	eef0 7a40 	vmov.f32	s15, s0
 800a000:	ee69 7a27 	vmul.f32	s15, s18, s15
 800a004:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800a008:	ee38 8a27 	vadd.f32	s16, s16, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800a00c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a010:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800a01a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a01e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a028:	eeb0 0a67 	vmov.f32	s0, s15
 800a02c:	f008 fa0c 	bl	8012448 <cosf>
 800a030:	eef0 7a40 	vmov.f32	s15, s0
 800a034:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800a038:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a03c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a046:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a04a:	ee87 9a27 	vdiv.f32	s18, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q) - (instance->G1_machine_V_MBtoSB \
 800a04e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a052:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a05c:	eef1 9a67 	vneg.f32	s19, s15
 800a060:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a064:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a06e:	eeb0 0a67 	vmov.f32	s0, s15
 800a072:	f7fb fb5f 	bl	8005734 <ESP_square_impl>
 800a076:	eeb0 7a40 	vmov.f32	s14, s0
 800a07a:	eec9 7a87 	vdiv.f32	s15, s19, s14
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800a07e:	ee79 7a27 	vadd.f32	s15, s18, s15
 800a082:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q) - (instance->G1_machine_V_MBtoSB \
 800a086:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a08a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800a094:	ee67 7a27 	vmul.f32	s15, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800a098:	ee38 8a67 	vsub.f32	s16, s16, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q) - (instance->G1_machine_V_MBtoSB \
 800a09c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 800a0aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a0b8:	eeb0 0a67 	vmov.f32	s0, s15
 800a0bc:	f008 fa08 	bl	80124d0 <sinf>
 800a0c0:	eef0 7a40 	vmov.f32	s15, s0
 800a0c4:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800a0c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a0d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a0da:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800a0de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a0ec:	eef1 9a67 	vneg.f32	s19, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra);
 800a0f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a0f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a0fe:	eeb0 0a67 	vmov.f32	s0, s15
 800a102:	f7fb fb17 	bl	8005734 <ESP_square_impl>
 800a106:	eeb0 7a40 	vmov.f32	s14, s0
 800a10a:	eec9 7a87 	vdiv.f32	s15, s19, s14
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 800a10e:	ee79 7a27 	vadd.f32	s15, s18, s15
 800a112:	ee28 7aa7 	vmul.f32	s14, s17, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra);
 800a116:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a11a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800a124:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2q) - (instance->G1_machine_V_MBtoSB \
 800a128:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[10] = ((instance->transformer_m * instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800a12c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    _A3[11] = (((instance->transformer_m * instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800a130:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a134:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800a13e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a142:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800a14c:	ee27 8a27 	vmul.f32	s16, s14, s15
 800a150:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a154:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 800a15e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a162:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a16c:	eeb0 0a67 	vmov.f32	s0, s15
 800a170:	f008 f9ae 	bl	80124d0 <sinf>
 800a174:	eef0 7a40 	vmov.f32	s15, s0
 800a178:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800a17c:	ee28 8a27 	vmul.f32	s16, s16, s15
        - (instance->transformer_m * instance->transformer_r * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) \
 800a180:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a184:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800a18e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a192:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800a19c:	ee67 8a27 	vmul.f32	s17, s14, s15
 800a1a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a1a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800a1ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a1b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a1bc:	eeb0 0a67 	vmov.f32	s0, s15
 800a1c0:	f008 f942 	bl	8012448 <cosf>
 800a1c4:	eef0 7a40 	vmov.f32	s15, s0
 800a1c8:	ee69 7a27 	vmul.f32	s15, s18, s15
 800a1cc:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800a1d0:	ee38 8a67 	vsub.f32	s16, s16, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800a1d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a1d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800a1e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a1e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a1f0:	eeb0 0a67 	vmov.f32	s0, s15
 800a1f4:	f008 f928 	bl	8012448 <cosf>
 800a1f8:	eef0 7a40 	vmov.f32	s15, s0
 800a1fc:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800a200:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a204:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a20e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a212:	ee87 9a27 	vdiv.f32	s18, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) - (instance->G1_machine_V_MBtoSB \
 800a216:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a21a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a224:	eef1 9a67 	vneg.f32	s19, s15
 800a228:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a22c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a236:	eeb0 0a67 	vmov.f32	s0, s15
 800a23a:	f7fb fa7b 	bl	8005734 <ESP_square_impl>
 800a23e:	eeb0 7a40 	vmov.f32	s14, s0
 800a242:	eec9 7a87 	vdiv.f32	s15, s19, s14
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800a246:	ee79 7a27 	vadd.f32	s15, s18, s15
 800a24a:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) - (instance->G1_machine_V_MBtoSB \
 800a24e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a252:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800a25c:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800a260:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) - (instance->G1_machine_V_MBtoSB \
 800a264:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a268:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 800a272:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a276:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a280:	eeb0 0a67 	vmov.f32	s0, s15
 800a284:	f008 f924 	bl	80124d0 <sinf>
 800a288:	eef0 7a40 	vmov.f32	s15, s0
 800a28c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800a290:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a294:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a29e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a2a2:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800a2a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a2b4:	eef1 9a67 	vneg.f32	s19, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2d);
 800a2b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a2c6:	eeb0 0a67 	vmov.f32	s0, s15
 800a2ca:	f7fb fa33 	bl	8005734 <ESP_square_impl>
 800a2ce:	eeb0 7a40 	vmov.f32	s14, s0
 800a2d2:	eec9 7a87 	vdiv.f32	s15, s19, s14
        * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) * instance->transformer_m) \
 800a2d6:	ee79 7a27 	vadd.f32	s15, s18, s15
 800a2da:	ee28 7aa7 	vmul.f32	s14, s17, s15
        / (ESP_square(instance->transformer_m)))) * instance->G1_machine_x2d);
 800a2de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800a2ec:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_ra)) - (instance->G1_machine_V_MBtoSB \
 800a2f0:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[11] = (((instance->transformer_m * instance->transformer_x * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800a2f4:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    _A3[12] = (-1.0F) * instance->L1_X;
 800a2f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a2fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 800a306:	eef1 7a67 	vneg.f32	s15, s15
 800a30a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    _A3[13] = instance->L1_R;
 800a30e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a312:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800a31c:	673b      	str	r3, [r7, #112]	@ 0x70
    _A3[14] = instance->L1_R;
 800a31e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a322:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800a32c:	677b      	str	r3, [r7, #116]	@ 0x74
    _A3[15] = (-1.0F) * instance->L1_X;
 800a32e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a332:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	edd3 7a4d 	vldr	s15, [r3, #308]	@ 0x134
 800a33c:	eef1 7a67 	vneg.f32	s15, s15
 800a340:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    _A3[16] = (((((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a344:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a348:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800a352:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a356:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800a360:	ee27 8a27 	vmul.f32	s16, s14, s15
 800a364:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a368:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800a372:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a376:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a380:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a384:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a388:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a392:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a396:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a3a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    _A3[16] = (((((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a3a4:	ee77 8a67 	vsub.f32	s17, s14, s15
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a3a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3ac:	ee07 3a90 	vmov	s15, r3
 800a3b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a3b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a3bc:	eddf 0aba 	vldr	s1, [pc, #744]	@ 800a6a8 <DoStep+0xdd8>
 800a3c0:	eeb0 0a67 	vmov.f32	s0, s15
 800a3c4:	6818      	ldr	r0, [r3, #0]
 800a3c6:	f7fb ffbb 	bl	8006340 <ESP_cmp_eq>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d119      	bne.n	800a404 <DoStep+0xb34>
 800a3d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a3d4:	ee07 3a90 	vmov	s15, r3
 800a3d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a3e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a3e4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800a3e8:	eeb0 0a67 	vmov.f32	s0, s15
 800a3ec:	6818      	ldr	r0, [r3, #0]
 800a3ee:	f7fb ffa7 	bl	8006340 <ESP_cmp_eq>
 800a3f2:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->transformer_m \
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d002      	beq.n	800a3fe <DoStep+0xb2e>
 800a3f8:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 800a6a0 <DoStep+0xdd0>
 800a3fc:	e004      	b.n	800a408 <DoStep+0xb38>
 800a3fe:	eddf 7aaa 	vldr	s15, [pc, #680]	@ 800a6a8 <DoStep+0xdd8>
 800a402:	e001      	b.n	800a408 <DoStep+0xb38>
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a404:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 800a6a8 <DoStep+0xdd8>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->transformer_m \
 800a408:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a40c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800a416:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a41a:	ee78 7ae7 	vsub.f32	s15, s17, s15
    _A3[16] = (((((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a41e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a422:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a426:	ee28 8a27 	vmul.f32	s16, s16, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->transformer_m \
 800a42a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a42e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
        * instance->transformer_r * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F \
 800a438:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a43c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800a446:	ee67 8a27 	vmul.f32	s17, s14, s15
 800a44a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a44e:	ee07 3a90 	vmov	s15, r3
 800a452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a456:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a45a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a45e:	eddf 0a92 	vldr	s1, [pc, #584]	@ 800a6a8 <DoStep+0xdd8>
 800a462:	eeb0 0a67 	vmov.f32	s0, s15
 800a466:	6818      	ldr	r0, [r3, #0]
 800a468:	f7fb ff6a 	bl	8006340 <ESP_cmp_eq>
 800a46c:	4603      	mov	r3, r0
        : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) \
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d119      	bne.n	800a4a6 <DoStep+0xbd6>
 800a472:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a476:	ee07 3a90 	vmov	s15, r3
 800a47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a47e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a482:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a486:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800a48a:	eeb0 0a67 	vmov.f32	s0, s15
 800a48e:	6818      	ldr	r0, [r3, #0]
 800a490:	f7fb ff56 	bl	8006340 <ESP_cmp_eq>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d002      	beq.n	800a4a0 <DoStep+0xbd0>
 800a49a:	eddf 7a82 	vldr	s15, [pc, #520]	@ 800a6a4 <DoStep+0xdd4>
 800a49e:	e004      	b.n	800a4aa <DoStep+0xbda>
 800a4a0:	eddf 7a81 	vldr	s15, [pc, #516]	@ 800a6a8 <DoStep+0xdd8>
 800a4a4:	e001      	b.n	800a4aa <DoStep+0xbda>
 800a4a6:	eddf 7a80 	vldr	s15, [pc, #512]	@ 800a6a8 <DoStep+0xdd8>
 800a4aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a4ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800a4b8:	ee27 7a87 	vmul.f32	s14, s15, s14
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_I_MBtoSB * \
 800a4bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a4c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800a4ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a4ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a4d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a4dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a4e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800a4ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a4ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a4f8:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a4fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a500:	ee77 7a67 	vsub.f32	s15, s14, s15
        * instance->transformer_r * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F \
 800a504:	ee68 7aa7 	vmul.f32	s15, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) - (instance->transformer_m \
 800a508:	ee38 8a67 	vsub.f32	s16, s16, s15
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_I_MBtoSB * \
 800a50c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a510:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
        ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R \
 800a51a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a51e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a528:	eeb0 0a67 	vmov.f32	s0, s15
 800a52c:	f007 ffd0 	bl	80124d0 <sinf>
 800a530:	eef0 7a40 	vmov.f32	s15, s0
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_I_MBtoSB * \
 800a534:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800a538:	ee28 8a27 	vmul.f32	s16, s16, s15
        ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R \
 800a53c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a540:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800a54a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a54e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800a558:	ee67 8a27 	vmul.f32	s17, s14, s15
 800a55c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a560:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800a56a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a56e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a57c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a580:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800a58a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a58e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a59c:	ee37 9a67 	vsub.f32	s18, s14, s15
 800a5a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a5a4:	ee07 3a90 	vmov	s15, r3
 800a5a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a5b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a5b4:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 800a6a8 <DoStep+0xdd8>
 800a5b8:	eeb0 0a67 	vmov.f32	s0, s15
 800a5bc:	6818      	ldr	r0, [r3, #0]
 800a5be:	f7fb febf 	bl	8006340 <ESP_cmp_eq>
 800a5c2:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d119      	bne.n	800a5fc <DoStep+0xd2c>
 800a5c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a5cc:	ee07 3a90 	vmov	s15, r3
 800a5d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a5d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a5dc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800a5e0:	eeb0 0a67 	vmov.f32	s0, s15
 800a5e4:	6818      	ldr	r0, [r3, #0]
 800a5e6:	f7fb feab 	bl	8006340 <ESP_cmp_eq>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d002      	beq.n	800a5f6 <DoStep+0xd26>
 800a5f0:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800a6a0 <DoStep+0xdd0>
 800a5f4:	e004      	b.n	800a600 <DoStep+0xd30>
 800a5f6:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800a6a8 <DoStep+0xdd8>
 800a5fa:	e001      	b.n	800a600 <DoStep+0xd30>
 800a5fc:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 800a6a8 <DoStep+0xdd8>
        0.0F) * instance->L1_X)))) + (instance->transformer_m * instance->transformer_x * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800a600:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a604:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800a60e:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800a612:	ee79 7a67 	vsub.f32	s15, s18, s15
        ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R \
 800a616:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a61a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a61e:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_X)))) + (instance->transformer_m * instance->transformer_x * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800a622:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a626:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800a630:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a634:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800a63e:	ee27 9a27 	vmul.f32	s18, s14, s15
 800a642:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a646:	ee07 3a90 	vmov	s15, r3
 800a64a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a64e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a652:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a656:	eddf 0a14 	vldr	s1, [pc, #80]	@ 800a6a8 <DoStep+0xdd8>
 800a65a:	eeb0 0a67 	vmov.f32	s0, s15
 800a65e:	6818      	ldr	r0, [r3, #0]
 800a660:	f7fb fe6e 	bl	8006340 <ESP_cmp_eq>
 800a664:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800a666:	2b00      	cmp	r3, #0
 800a668:	d120      	bne.n	800a6ac <DoStep+0xddc>
 800a66a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a66e:	ee07 3a90 	vmov	s15, r3
 800a672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a676:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a67a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a67e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800a682:	eeb0 0a67 	vmov.f32	s0, s15
 800a686:	6818      	ldr	r0, [r3, #0]
 800a688:	f7fb fe5a 	bl	8006340 <ESP_cmp_eq>
 800a68c:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) \
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d002      	beq.n	800a698 <DoStep+0xdc8>
 800a692:	eddf 7a04 	vldr	s15, [pc, #16]	@ 800a6a4 <DoStep+0xdd4>
 800a696:	e00b      	b.n	800a6b0 <DoStep+0xde0>
 800a698:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800a6a8 <DoStep+0xdd8>
 800a69c:	e008      	b.n	800a6b0 <DoStep+0xde0>
 800a69e:	bf00      	nop
 800a6a0:	c50ac000 	.word	0xc50ac000
 800a6a4:	450ac000 	.word	0x450ac000
 800a6a8:	00000000 	.word	0x00000000
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800a6ac:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800a6a8 <DoStep+0xdd8>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) \
 800a6b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800a6be:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a6c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800a6d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a6de:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a6e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800a6f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a6f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a6fe:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a706:	ee77 7a67 	vsub.f32	s15, s14, s15
        0.0F) * instance->L1_X)))) + (instance->transformer_m * instance->transformer_x * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800a70a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800a70e:	ee78 8aa7 	vadd.f32	s17, s17, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800a712:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a716:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800a720:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a724:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a72e:	eeb0 0a67 	vmov.f32	s0, s15
 800a732:	f007 fe89 	bl	8012448 <cosf>
 800a736:	eef0 7a40 	vmov.f32	s15, s0
 800a73a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800a73e:	ee68 7aa7 	vmul.f32	s15, s17, s15
        ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R \
 800a742:	ee38 8a67 	vsub.f32	s16, s16, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800a746:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a74a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a754:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a758:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a762:	eeb0 0a67 	vmov.f32	s0, s15
 800a766:	f007 feb3 	bl	80124d0 <sinf>
 800a76a:	eef0 7a40 	vmov.f32	s15, s0
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800a76e:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a772:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a776:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800a780:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a784:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800a78e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a792:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a79c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a7a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a7a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a7ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a7b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a7bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a7c0:	ee77 9a67 	vsub.f32	s19, s14, s15
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a7c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a7c8:	ee07 3a90 	vmov	s15, r3
 800a7cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a7d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a7d8:	ed5f 0a4d 	vldr	s1, [pc, #-308]	@ 800a6a8 <DoStep+0xdd8>
 800a7dc:	eeb0 0a67 	vmov.f32	s0, s15
 800a7e0:	6818      	ldr	r0, [r3, #0]
 800a7e2:	f7fb fdad 	bl	8006340 <ESP_cmp_eq>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d119      	bne.n	800a820 <DoStep+0xf50>
 800a7ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a7f0:	ee07 3a90 	vmov	s15, r3
 800a7f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a7fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a800:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800a804:	eeb0 0a67 	vmov.f32	s0, s15
 800a808:	6818      	ldr	r0, [r3, #0]
 800a80a:	f7fb fd99 	bl	8006340 <ESP_cmp_eq>
 800a80e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800a810:	2b00      	cmp	r3, #0
 800a812:	d002      	beq.n	800a81a <DoStep+0xf4a>
 800a814:	ed5f 7a5e 	vldr	s15, [pc, #-376]	@ 800a6a0 <DoStep+0xdd0>
 800a818:	e004      	b.n	800a824 <DoStep+0xf54>
 800a81a:	ed5f 7a5d 	vldr	s15, [pc, #-372]	@ 800a6a8 <DoStep+0xdd8>
 800a81e:	e001      	b.n	800a824 <DoStep+0xf54>
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a820:	ed5f 7a5f 	vldr	s15, [pc, #-380]	@ 800a6a8 <DoStep+0xdd8>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800a824:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a828:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800a832:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800a836:	ee79 7ae7 	vsub.f32	s15, s19, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800a83a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a83e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a842:	ee69 7a27 	vmul.f32	s15, s18, s15
 800a846:	ee68 8aa7 	vmul.f32	s17, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800a84a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a84e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800a858:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a85c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a866:	eeb0 0a67 	vmov.f32	s0, s15
 800a86a:	f007 fded 	bl	8012448 <cosf>
 800a86e:	eef0 7a40 	vmov.f32	s15, s0
 800a872:	ee29 9a27 	vmul.f32	s18, s18, s15
 800a876:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a87a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800a884:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a888:	ee07 3a90 	vmov	s15, r3
 800a88c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a890:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a894:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a898:	ed5f 0a7d 	vldr	s1, [pc, #-500]	@ 800a6a8 <DoStep+0xdd8>
 800a89c:	eeb0 0a67 	vmov.f32	s0, s15
 800a8a0:	6818      	ldr	r0, [r3, #0]
 800a8a2:	f7fb fd4d 	bl	8006340 <ESP_cmp_eq>
 800a8a6:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d119      	bne.n	800a8e0 <DoStep+0x1010>
 800a8ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a8b0:	ee07 3a90 	vmov	s15, r3
 800a8b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a8bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a8c0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800a8c4:	eeb0 0a67 	vmov.f32	s0, s15
 800a8c8:	6818      	ldr	r0, [r3, #0]
 800a8ca:	f7fb fd39 	bl	8006340 <ESP_cmp_eq>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d002      	beq.n	800a8da <DoStep+0x100a>
 800a8d4:	ed5f 7a8d 	vldr	s15, [pc, #-564]	@ 800a6a4 <DoStep+0xdd4>
 800a8d8:	e004      	b.n	800a8e4 <DoStep+0x1014>
 800a8da:	ed5f 7a8d 	vldr	s15, [pc, #-564]	@ 800a6a8 <DoStep+0xdd8>
 800a8de:	e001      	b.n	800a8e4 <DoStep+0x1014>
 800a8e0:	ed5f 7a8f 	vldr	s15, [pc, #-572]	@ 800a6a8 <DoStep+0xdd8>
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_x2q) \
 800a8e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a8e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800a8f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a8f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a8fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800a904:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a908:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a912:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a916:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a91a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800a924:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a928:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a932:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a93a:	ee77 7a67 	vsub.f32	s15, s14, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800a93e:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800a942:	ee69 7a27 	vmul.f32	s15, s18, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800a946:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_x2q) \
 800a94a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a94e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800a958:	ee67 8a27 	vmul.f32	s17, s14, s15
        / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800a95c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a960:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800a96a:	eeb0 0a67 	vmov.f32	s0, s15
 800a96e:	f7fa fee1 	bl	8005734 <ESP_square_impl>
 800a972:	eeb0 7a40 	vmov.f32	s14, s0
 800a976:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800a97a:	ee38 8a27 	vadd.f32	s16, s16, s15
        / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800a97e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a982:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800a98c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a990:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800a99a:	eeb0 0a67 	vmov.f32	s0, s15
 800a99e:	f007 fd53 	bl	8012448 <cosf>
 800a9a2:	eef0 7a40 	vmov.f32	s15, s0
 800a9a6:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800a9aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800a9b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800a9c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800a9d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a9d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800a9e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800a9f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a9f8:	ee77 9a67 	vsub.f32	s19, s14, s15
 800a9fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aa00:	ee07 3a90 	vmov	s15, r3
 800aa04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aa10:	ed5f 0adb 	vldr	s1, [pc, #-876]	@ 800a6a8 <DoStep+0xdd8>
 800aa14:	eeb0 0a67 	vmov.f32	s0, s15
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	f7fb fc91 	bl	8006340 <ESP_cmp_eq>
 800aa1e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d119      	bne.n	800aa58 <DoStep+0x1188>
 800aa24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aa28:	ee07 3a90 	vmov	s15, r3
 800aa2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa34:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aa38:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800aa3c:	eeb0 0a67 	vmov.f32	s0, s15
 800aa40:	6818      	ldr	r0, [r3, #0]
 800aa42:	f7fb fc7d 	bl	8006340 <ESP_cmp_eq>
 800aa46:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d002      	beq.n	800aa52 <DoStep+0x1182>
 800aa4c:	eddf 7ab4 	vldr	s15, [pc, #720]	@ 800ad20 <DoStep+0x1450>
 800aa50:	e004      	b.n	800aa5c <DoStep+0x118c>
 800aa52:	eddf 7ab4 	vldr	s15, [pc, #720]	@ 800ad24 <DoStep+0x1454>
 800aa56:	e001      	b.n	800aa5c <DoStep+0x118c>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800aa58:	eddf 7ab2 	vldr	s15, [pc, #712]	@ 800ad24 <DoStep+0x1454>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800aa5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa60:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800aa6a:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800aa6e:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800aa72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa76:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa7a:	ee69 7a27 	vmul.f32	s15, s18, s15
 800aa7e:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800aa82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800aa90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800aa9e:	eeb0 0a67 	vmov.f32	s0, s15
 800aaa2:	f007 fd15 	bl	80124d0 <sinf>
 800aaa6:	eef0 7a40 	vmov.f32	s15, s0
 800aaaa:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? \
 800aaae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aab2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800aabc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aac0:	ee07 3a90 	vmov	s15, r3
 800aac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aac8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aacc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aad0:	eddf 0a94 	vldr	s1, [pc, #592]	@ 800ad24 <DoStep+0x1454>
 800aad4:	eeb0 0a67 	vmov.f32	s0, s15
 800aad8:	6818      	ldr	r0, [r3, #0]
 800aada:	f7fb fc31 	bl	8006340 <ESP_cmp_eq>
 800aade:	4603      	mov	r3, r0
        0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) \
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d119      	bne.n	800ab18 <DoStep+0x1248>
 800aae4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aae8:	ee07 3a90 	vmov	s15, r3
 800aaec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaf0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aaf4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aaf8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800aafc:	eeb0 0a67 	vmov.f32	s0, s15
 800ab00:	6818      	ldr	r0, [r3, #0]
 800ab02:	f7fb fc1d 	bl	8006340 <ESP_cmp_eq>
 800ab06:	4603      	mov	r3, r0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d002      	beq.n	800ab12 <DoStep+0x1242>
 800ab0c:	eddf 7a83 	vldr	s15, [pc, #524]	@ 800ad1c <DoStep+0x144c>
 800ab10:	e004      	b.n	800ab1c <DoStep+0x124c>
 800ab12:	eddf 7a84 	vldr	s15, [pc, #528]	@ 800ad24 <DoStep+0x1454>
 800ab16:	e001      	b.n	800ab1c <DoStep+0x124c>
 800ab18:	eddf 7a82 	vldr	s15, [pc, #520]	@ 800ad24 <DoStep+0x1454>
 800ab1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800ab2a:	ee27 7a87 	vmul.f32	s14, s15, s14
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_ra) / (ESP_square(instance->transformer_m)));
 800ab2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800ab3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab40:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800ab4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ab4e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab52:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800ab5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab60:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800ab6a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ab6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab72:	ee77 7a67 	vsub.f32	s15, s14, s15
        * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? \
 800ab76:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800ab7a:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800ab7e:	ee38 7aa7 	vadd.f32	s14, s17, s15
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_ra) / (ESP_square(instance->transformer_m)));
 800ab82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800ab90:	ee67 8a27 	vmul.f32	s17, s14, s15
 800ab94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ab98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800aba2:	eeb0 0a67 	vmov.f32	s0, s15
 800aba6:	f7fa fdc5 	bl	8005734 <ESP_square_impl>
 800abaa:	eeb0 7a40 	vmov.f32	s14, s0
 800abae:	eec8 7a87 	vdiv.f32	s15, s17, s14
        / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800abb2:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[16] = (((((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800abb6:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    _A3[17] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R * instance->L1_G) \
 800abba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800abbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800abc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800abcc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800abd6:	ee27 8a27 	vmul.f32	s16, s14, s15
 800abda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800abde:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800abe8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800abec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800abf6:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800abfa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800abfe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800ac08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ac0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800ac16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ac1a:	ee77 8a67 	vsub.f32	s17, s14, s15
 800ac1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ac22:	ee07 3a90 	vmov	s15, r3
 800ac26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ac2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ac32:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 800ad24 <DoStep+0x1454>
 800ac36:	eeb0 0a67 	vmov.f32	s0, s15
 800ac3a:	6818      	ldr	r0, [r3, #0]
 800ac3c:	f7fb fb80 	bl	8006340 <ESP_cmp_eq>
 800ac40:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X)))) \
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d119      	bne.n	800ac7a <DoStep+0x13aa>
 800ac46:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ac4a:	ee07 3a90 	vmov	s15, r3
 800ac4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ac56:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ac5a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800ac5e:	eeb0 0a67 	vmov.f32	s0, s15
 800ac62:	6818      	ldr	r0, [r3, #0]
 800ac64:	f7fb fb6c 	bl	8006340 <ESP_cmp_eq>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d002      	beq.n	800ac74 <DoStep+0x13a4>
 800ac6e:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800ad20 <DoStep+0x1450>
 800ac72:	e004      	b.n	800ac7e <DoStep+0x13ae>
 800ac74:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800ad24 <DoStep+0x1454>
 800ac78:	e001      	b.n	800ac7e <DoStep+0x13ae>
 800ac7a:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 800ad24 <DoStep+0x1454>
 800ac7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ac82:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800ac8c:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800ac90:	ee78 7ae7 	vsub.f32	s15, s17, s15
    _A3[17] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R * instance->L1_G) \
 800ac94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac98:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac9c:	ee28 8a27 	vmul.f32	s16, s16, s15
        + (instance->transformer_m * instance->transformer_x * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800aca0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aca4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800acae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800acb2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800acbc:	ee67 8a27 	vmul.f32	s17, s14, s15
 800acc0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800acc4:	ee07 3a90 	vmov	s15, r3
 800acc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800accc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800acd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800acd4:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800ad24 <DoStep+0x1454>
 800acd8:	eeb0 0a67 	vmov.f32	s0, s15
 800acdc:	6818      	ldr	r0, [r3, #0]
 800acde:	f7fb fb2f 	bl	8006340 <ESP_cmp_eq>
 800ace2:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d11f      	bne.n	800ad28 <DoStep+0x1458>
 800ace8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800acec:	ee07 3a90 	vmov	s15, r3
 800acf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800acf8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800acfc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800ad00:	eeb0 0a67 	vmov.f32	s0, s15
 800ad04:	6818      	ldr	r0, [r3, #0]
 800ad06:	f7fb fb1b 	bl	8006340 <ESP_cmp_eq>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d002      	beq.n	800ad16 <DoStep+0x1446>
 800ad10:	eddf 7a02 	vldr	s15, [pc, #8]	@ 800ad1c <DoStep+0x144c>
 800ad14:	e00a      	b.n	800ad2c <DoStep+0x145c>
 800ad16:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800ad24 <DoStep+0x1454>
 800ad1a:	e007      	b.n	800ad2c <DoStep+0x145c>
 800ad1c:	450ac000 	.word	0x450ac000
 800ad20:	c50ac000 	.word	0xc50ac000
 800ad24:	00000000 	.word	0x00000000
 800ad28:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800ad24 <DoStep+0x1454>
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_I_MBtoSB \
 800ad2c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ad30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800ad3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ad3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ad42:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800ad4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ad50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800ad5a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ad5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ad62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800ad6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ad70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800ad7a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ad7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad82:	ee77 7a67 	vsub.f32	s15, s14, s15
        + (instance->transformer_m * instance->transformer_x * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800ad86:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800ad8a:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_I_MBtoSB \
 800ad8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ad92:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R \
 800ad9c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ada0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800adaa:	eeb0 0a67 	vmov.f32	s0, s15
 800adae:	f007 fb8f 	bl	80124d0 <sinf>
 800adb2:	eef0 7a40 	vmov.f32	s15, s0
 800adb6:	ee68 7aa7 	vmul.f32	s15, s17, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) * (instance->G1_machine_I_MBtoSB \
 800adba:	ee28 8a27 	vmul.f32	s16, s16, s15
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R \
 800adbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800adc2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800adcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800add0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800adda:	ee67 8a27 	vmul.f32	s17, s14, s15
 800adde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ade2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800adec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800adf0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800adfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800adfe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ae02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800ae0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ae10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800ae1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ae1e:	ee37 9a67 	vsub.f32	s18, s14, s15
 800ae22:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ae26:	ee07 3a90 	vmov	s15, r3
 800ae2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ae32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ae36:	ed5f 0a45 	vldr	s1, [pc, #-276]	@ 800ad24 <DoStep+0x1454>
 800ae3a:	eeb0 0a67 	vmov.f32	s0, s15
 800ae3e:	6818      	ldr	r0, [r3, #0]
 800ae40:	f7fb fa7e 	bl	8006340 <ESP_cmp_eq>
 800ae44:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d119      	bne.n	800ae7e <DoStep+0x15ae>
 800ae4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ae4e:	ee07 3a90 	vmov	s15, r3
 800ae52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ae5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ae5e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800ae62:	eeb0 0a67 	vmov.f32	s0, s15
 800ae66:	6818      	ldr	r0, [r3, #0]
 800ae68:	f7fb fa6a 	bl	8006340 <ESP_cmp_eq>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d002      	beq.n	800ae78 <DoStep+0x15a8>
 800ae72:	ed5f 7a55 	vldr	s15, [pc, #-340]	@ 800ad20 <DoStep+0x1450>
 800ae76:	e004      	b.n	800ae82 <DoStep+0x15b2>
 800ae78:	ed5f 7a56 	vldr	s15, [pc, #-344]	@ 800ad24 <DoStep+0x1454>
 800ae7c:	e001      	b.n	800ae82 <DoStep+0x15b2>
 800ae7e:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 800ad24 <DoStep+0x1454>
        0.0F) * instance->L1_X)))) - (instance->transformer_m * instance->transformer_r * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800ae82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ae86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800ae90:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800ae94:	ee79 7a67 	vsub.f32	s15, s18, s15
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R \
 800ae98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aea0:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_X)))) - (instance->transformer_m * instance->transformer_r * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800aea4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aea8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800aeb2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aeb6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800aec0:	ee27 9a27 	vmul.f32	s18, s14, s15
 800aec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aec8:	ee07 3a90 	vmov	s15, r3
 800aecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aed0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aed4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aed8:	ed5f 0a6e 	vldr	s1, [pc, #-440]	@ 800ad24 <DoStep+0x1454>
 800aedc:	eeb0 0a67 	vmov.f32	s0, s15
 800aee0:	6818      	ldr	r0, [r3, #0]
 800aee2:	f7fb fa2d 	bl	8006340 <ESP_cmp_eq>
 800aee6:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d119      	bne.n	800af20 <DoStep+0x1650>
 800aeec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800aef0:	ee07 3a90 	vmov	s15, r3
 800aef4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aef8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aefc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af00:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800af04:	eeb0 0a67 	vmov.f32	s0, s15
 800af08:	6818      	ldr	r0, [r3, #0]
 800af0a:	f7fb fa19 	bl	8006340 <ESP_cmp_eq>
 800af0e:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) \
 800af10:	2b00      	cmp	r3, #0
 800af12:	d002      	beq.n	800af1a <DoStep+0x164a>
 800af14:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800ad1c <DoStep+0x144c>
 800af18:	e004      	b.n	800af24 <DoStep+0x1654>
 800af1a:	ed5f 7a7e 	vldr	s15, [pc, #-504]	@ 800ad24 <DoStep+0x1454>
 800af1e:	e001      	b.n	800af24 <DoStep+0x1654>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800af20:	ed5f 7a80 	vldr	s15, [pc, #-512]	@ 800ad24 <DoStep+0x1454>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G))))) \
 800af24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af28:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800af32:	ee27 7a87 	vmul.f32	s14, s15, s14
 800af36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af3a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800af44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af48:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800af52:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800af56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800af64:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800af72:	ee66 7a27 	vmul.f32	s15, s12, s15
 800af76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af7a:	ee77 7a67 	vsub.f32	s15, s14, s15
        0.0F) * instance->L1_X)))) - (instance->transformer_m * instance->transformer_r * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800af7e:	ee69 7a27 	vmul.f32	s15, s18, s15
 800af82:	ee78 8ae7 	vsub.f32	s17, s17, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800af86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af8a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800af94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800af98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800afa2:	eeb0 0a67 	vmov.f32	s0, s15
 800afa6:	f007 fa4f 	bl	8012448 <cosf>
 800afaa:	eef0 7a40 	vmov.f32	s15, s0
 800afae:	ee69 7a27 	vmul.f32	s15, s18, s15
 800afb2:	ee68 7aa7 	vmul.f32	s15, s17, s15
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L1_R \
 800afb6:	ee38 8a27 	vadd.f32	s16, s16, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800afba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800afbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800afc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800afcc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800afd6:	eeb0 0a67 	vmov.f32	s0, s15
 800afda:	f007 fa79 	bl	80124d0 <sinf>
 800afde:	eef0 7a40 	vmov.f32	s15, s0
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800afe2:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800afe6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800afea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800aff4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aff8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b002:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b006:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b010:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b014:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b018:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b022:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b026:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b030:	ee66 7aa7 	vmul.f32	s15, s13, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800b034:	ee77 9a67 	vsub.f32	s19, s14, s15
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b038:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b03c:	ee07 3a90 	vmov	s15, r3
 800b040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b044:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b048:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b04c:	ed5f 0acb 	vldr	s1, [pc, #-812]	@ 800ad24 <DoStep+0x1454>
 800b050:	eeb0 0a67 	vmov.f32	s0, s15
 800b054:	6818      	ldr	r0, [r3, #0]
 800b056:	f7fb f973 	bl	8006340 <ESP_cmp_eq>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d119      	bne.n	800b094 <DoStep+0x17c4>
 800b060:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b064:	ee07 3a90 	vmov	s15, r3
 800b068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b06c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b070:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b074:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b078:	eeb0 0a67 	vmov.f32	s0, s15
 800b07c:	6818      	ldr	r0, [r3, #0]
 800b07e:	f7fb f95f 	bl	8006340 <ESP_cmp_eq>
 800b082:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800b084:	2b00      	cmp	r3, #0
 800b086:	d002      	beq.n	800b08e <DoStep+0x17be>
 800b088:	ed5f 7adb 	vldr	s15, [pc, #-876]	@ 800ad20 <DoStep+0x1450>
 800b08c:	e004      	b.n	800b098 <DoStep+0x17c8>
 800b08e:	ed5f 7adb 	vldr	s15, [pc, #-876]	@ 800ad24 <DoStep+0x1454>
 800b092:	e001      	b.n	800b098 <DoStep+0x17c8>
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b094:	ed5f 7add 	vldr	s15, [pc, #-884]	@ 800ad24 <DoStep+0x1454>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800b098:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b09c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800b0a6:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b0aa:	ee79 7ae7 	vsub.f32	s15, s19, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X \
 800b0ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b0b6:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b0ba:	ee68 8aa7 	vmul.f32	s17, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800b0be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b0c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800b0cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b0d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b0da:	eeb0 0a67 	vmov.f32	s0, s15
 800b0de:	f007 f9b3 	bl	8012448 <cosf>
 800b0e2:	eef0 7a40 	vmov.f32	s15, s0
 800b0e6:	ee29 9a27 	vmul.f32	s18, s18, s15
 800b0ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b0ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800b0f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b0fc:	ee07 3a90 	vmov	s15, r3
 800b100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b104:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b108:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b10c:	eddf 0aa1 	vldr	s1, [pc, #644]	@ 800b394 <DoStep+0x1ac4>
 800b110:	eeb0 0a67 	vmov.f32	s0, s15
 800b114:	6818      	ldr	r0, [r3, #0]
 800b116:	f7fb f913 	bl	8006340 <ESP_cmp_eq>
 800b11a:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) \
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d119      	bne.n	800b154 <DoStep+0x1884>
 800b120:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b124:	ee07 3a90 	vmov	s15, r3
 800b128:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b12c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b130:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b134:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b138:	eeb0 0a67 	vmov.f32	s0, s15
 800b13c:	6818      	ldr	r0, [r3, #0]
 800b13e:	f7fb f8ff 	bl	8006340 <ESP_cmp_eq>
 800b142:	4603      	mov	r3, r0
 800b144:	2b00      	cmp	r3, #0
 800b146:	d002      	beq.n	800b14e <DoStep+0x187e>
 800b148:	eddf 7a91 	vldr	s15, [pc, #580]	@ 800b390 <DoStep+0x1ac0>
 800b14c:	e004      	b.n	800b158 <DoStep+0x1888>
 800b14e:	eddf 7a91 	vldr	s15, [pc, #580]	@ 800b394 <DoStep+0x1ac4>
 800b152:	e001      	b.n	800b158 <DoStep+0x1888>
 800b154:	eddf 7a8f 	vldr	s15, [pc, #572]	@ 800b394 <DoStep+0x1ac4>
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_ra) \
 800b158:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b15c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b166:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b16a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b16e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800b178:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b17c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b186:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b18a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b18e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800b198:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b19c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b1a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b1aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1ae:	ee77 7a67 	vsub.f32	s15, s14, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800b1b2:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800b1b6:	ee69 7a27 	vmul.f32	s15, s18, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB \
 800b1ba:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_ra) \
 800b1be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b1c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800b1cc:	ee67 8a27 	vmul.f32	s17, s14, s15
        / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800b1d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b1d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800b1de:	eeb0 0a67 	vmov.f32	s0, s15
 800b1e2:	f7fa faa7 	bl	8005734 <ESP_square_impl>
 800b1e6:	eeb0 7a40 	vmov.f32	s14, s0
 800b1ea:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800b1ee:	ee38 8a27 	vadd.f32	s16, s16, s15
        / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800b1f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b1f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800b200:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b204:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b20e:	eeb0 0a67 	vmov.f32	s0, s15
 800b212:	f007 f919 	bl	8012448 <cosf>
 800b216:	eef0 7a40 	vmov.f32	s15, s0
 800b21a:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800b21e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b222:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800b22c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b230:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b23a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b23e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b248:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b24c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b250:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800b25a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b25e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b268:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b26c:	ee77 9a67 	vsub.f32	s19, s14, s15
 800b270:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b274:	ee07 3a90 	vmov	s15, r3
 800b278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b27c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b280:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b284:	eddf 0a43 	vldr	s1, [pc, #268]	@ 800b394 <DoStep+0x1ac4>
 800b288:	eeb0 0a67 	vmov.f32	s0, s15
 800b28c:	6818      	ldr	r0, [r3, #0]
 800b28e:	f7fb f857 	bl	8006340 <ESP_cmp_eq>
 800b292:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800b294:	2b00      	cmp	r3, #0
 800b296:	d119      	bne.n	800b2cc <DoStep+0x19fc>
 800b298:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b29c:	ee07 3a90 	vmov	s15, r3
 800b2a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b2ac:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b2b0:	eeb0 0a67 	vmov.f32	s0, s15
 800b2b4:	6818      	ldr	r0, [r3, #0]
 800b2b6:	f7fb f843 	bl	8006340 <ESP_cmp_eq>
 800b2ba:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d002      	beq.n	800b2c6 <DoStep+0x19f6>
 800b2c0:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800b38c <DoStep+0x1abc>
 800b2c4:	e004      	b.n	800b2d0 <DoStep+0x1a00>
 800b2c6:	eddf 7a33 	vldr	s15, [pc, #204]	@ 800b394 <DoStep+0x1ac4>
 800b2ca:	e001      	b.n	800b2d0 <DoStep+0x1a00>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800b2cc:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800b394 <DoStep+0x1ac4>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800b2d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800b2de:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800b2e2:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800b2e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b2ee:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b2f2:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800b2f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b2fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800b304:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b308:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b312:	eeb0 0a67 	vmov.f32	s0, s15
 800b316:	f007 f8db 	bl	80124d0 <sinf>
 800b31a:	eef0 7a40 	vmov.f32	s15, s0
 800b31e:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? \
 800b322:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b326:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800b330:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b334:	ee07 3a90 	vmov	s15, r3
 800b338:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b33c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b340:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b344:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800b394 <DoStep+0x1ac4>
 800b348:	eeb0 0a67 	vmov.f32	s0, s15
 800b34c:	6818      	ldr	r0, [r3, #0]
 800b34e:	f7fa fff7 	bl	8006340 <ESP_cmp_eq>
 800b352:	4603      	mov	r3, r0
        0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) \
 800b354:	2b00      	cmp	r3, #0
 800b356:	d11f      	bne.n	800b398 <DoStep+0x1ac8>
 800b358:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b35c:	ee07 3a90 	vmov	s15, r3
 800b360:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b364:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b368:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b36c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b370:	eeb0 0a67 	vmov.f32	s0, s15
 800b374:	6818      	ldr	r0, [r3, #0]
 800b376:	f7fa ffe3 	bl	8006340 <ESP_cmp_eq>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d002      	beq.n	800b386 <DoStep+0x1ab6>
 800b380:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800b390 <DoStep+0x1ac0>
 800b384:	e00a      	b.n	800b39c <DoStep+0x1acc>
 800b386:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800b394 <DoStep+0x1ac4>
 800b38a:	e007      	b.n	800b39c <DoStep+0x1acc>
 800b38c:	c50ac000 	.word	0xc50ac000
 800b390:	450ac000 	.word	0x450ac000
 800b394:	00000000 	.word	0x00000000
 800b398:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800b394 <DoStep+0x1ac4>
 800b39c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b3a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b3aa:	ee27 7a87 	vmul.f32	s14, s15, s14
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_x2d) / (ESP_square(instance->transformer_m))));
 800b3ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b3b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800b3bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b3c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b3ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b3ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b3d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800b3dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b3e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b3ea:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b3ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3f2:	ee77 7a67 	vsub.f32	s15, s14, s15
        * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? \
 800b3f6:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800b3fa:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800b3fe:	ee38 7aa7 	vadd.f32	s14, s17, s15
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_x2d) / (ESP_square(instance->transformer_m))));
 800b402:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b406:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800b410:	ee67 8a27 	vmul.f32	s17, s14, s15
 800b414:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b418:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800b422:	eeb0 0a67 	vmov.f32	s0, s15
 800b426:	f7fa f985 	bl	8005734 <ESP_square_impl>
 800b42a:	eeb0 7a40 	vmov.f32	s14, s0
 800b42e:	eec8 7a87 	vdiv.f32	s15, s17, s14
        / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800b432:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A3[17] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L1_R * instance->L1_G) \
 800b436:	eef1 7a67 	vneg.f32	s15, s15
 800b43a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    _A3[18] = instance->L1_R;
 800b43e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b442:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800b44c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    _A3[19] = instance->L1_X;
 800b450:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b454:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800b45e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    _A3[20] = instance->L1_X;
 800b462:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b466:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800b470:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    _A3[21] = instance->L1_R;
 800b474:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b478:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800b482:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    _A3[22] = (((((instance->transformer_m * instance->transformer_x * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b486:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b48a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800b494:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b498:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800b4a2:	ee27 8a27 	vmul.f32	s16, s14, s15
 800b4a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b4aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b4b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b4b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b4c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b4c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b4ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b4d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b4d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b4e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    _A3[22] = (((((instance->transformer_m * instance->transformer_x * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b4e6:	ee77 8a27 	vadd.f32	s17, s14, s15
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b4ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b4ee:	ee07 3a90 	vmov	s15, r3
 800b4f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b4fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b4fe:	ed5f 0a5b 	vldr	s1, [pc, #-364]	@ 800b394 <DoStep+0x1ac4>
 800b502:	eeb0 0a67 	vmov.f32	s0, s15
 800b506:	6818      	ldr	r0, [r3, #0]
 800b508:	f7fa ff1a 	bl	8006340 <ESP_cmp_eq>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d119      	bne.n	800b546 <DoStep+0x1c76>
 800b512:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b516:	ee07 3a90 	vmov	s15, r3
 800b51a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b51e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b522:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b526:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b52a:	eeb0 0a67 	vmov.f32	s0, s15
 800b52e:	6818      	ldr	r0, [r3, #0]
 800b530:	f7fa ff06 	bl	8006340 <ESP_cmp_eq>
 800b534:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->transformer_m \
 800b536:	2b00      	cmp	r3, #0
 800b538:	d002      	beq.n	800b540 <DoStep+0x1c70>
 800b53a:	ed5f 7a6c 	vldr	s15, [pc, #-432]	@ 800b38c <DoStep+0x1abc>
 800b53e:	e004      	b.n	800b54a <DoStep+0x1c7a>
 800b540:	ed5f 7a6c 	vldr	s15, [pc, #-432]	@ 800b394 <DoStep+0x1ac4>
 800b544:	e001      	b.n	800b54a <DoStep+0x1c7a>
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b546:	ed5f 7a6d 	vldr	s15, [pc, #-436]	@ 800b394 <DoStep+0x1ac4>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->transformer_m \
 800b54a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b54e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b558:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b55c:	ee78 7aa7 	vadd.f32	s15, s17, s15
    _A3[22] = (((((instance->transformer_m * instance->transformer_x * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b560:	ee28 8a27 	vmul.f32	s16, s16, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->transformer_m \
 800b564:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b568:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
        * instance->transformer_r * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800b572:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b576:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800b580:	ee67 8a27 	vmul.f32	s17, s14, s15
 800b584:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b588:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b592:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b596:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b5a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b5a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b5a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800b5b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b5b6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b5c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b5c4:	ee37 9a67 	vsub.f32	s18, s14, s15
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b5c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b5cc:	ee07 3a90 	vmov	s15, r3
 800b5d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b5d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b5dc:	ed5f 0a93 	vldr	s1, [pc, #-588]	@ 800b394 <DoStep+0x1ac4>
 800b5e0:	eeb0 0a67 	vmov.f32	s0, s15
 800b5e4:	6818      	ldr	r0, [r3, #0]
 800b5e6:	f7fa feab 	bl	8006340 <ESP_cmp_eq>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d119      	bne.n	800b624 <DoStep+0x1d54>
 800b5f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b5f4:	ee07 3a90 	vmov	s15, r3
 800b5f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b600:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b604:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b608:	eeb0 0a67 	vmov.f32	s0, s15
 800b60c:	6818      	ldr	r0, [r3, #0]
 800b60e:	f7fa fe97 	bl	8006340 <ESP_cmp_eq>
 800b612:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800b614:	2b00      	cmp	r3, #0
 800b616:	d002      	beq.n	800b61e <DoStep+0x1d4e>
 800b618:	ed5f 7aa3 	vldr	s15, [pc, #-652]	@ 800b390 <DoStep+0x1ac0>
 800b61c:	e004      	b.n	800b628 <DoStep+0x1d58>
 800b61e:	ed5f 7aa3 	vldr	s15, [pc, #-652]	@ 800b394 <DoStep+0x1ac4>
 800b622:	e001      	b.n	800b628 <DoStep+0x1d58>
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b624:	ed5f 7aa5 	vldr	s15, [pc, #-660]	@ 800b394 <DoStep+0x1ac4>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800b628:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b62c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800b636:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->transformer_r * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800b63a:	ee79 7a27 	vadd.f32	s15, s18, s15
 800b63e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b642:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b646:	ee68 7aa7 	vmul.f32	s15, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) - (instance->transformer_m \
 800b64a:	ee38 8a67 	vsub.f32	s16, s16, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800b64e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b652:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
        * ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * ((instance->L1_R \
 800b65c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b660:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b66a:	eeb0 0a67 	vmov.f32	s0, s15
 800b66e:	f006 ff2f 	bl	80124d0 <sinf>
 800b672:	eef0 7a40 	vmov.f32	s15, s0
 800b676:	ee68 7aa7 	vmul.f32	s15, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800b67a:	ee28 8a27 	vmul.f32	s16, s16, s15
        * ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * ((instance->L1_R \
 800b67e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b682:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800b68c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b690:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800b69a:	ee67 8a27 	vmul.f32	s17, s14, s15
 800b69e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b6a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800b6ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b6b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b6ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b6be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b6c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800b6cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b6d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b6da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b6de:	ee37 9a27 	vadd.f32	s18, s14, s15
 800b6e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b6e6:	ee07 3a90 	vmov	s15, r3
 800b6ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b6f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b6f6:	ed5f 0ad9 	vldr	s1, [pc, #-868]	@ 800b394 <DoStep+0x1ac4>
 800b6fa:	eeb0 0a67 	vmov.f32	s0, s15
 800b6fe:	6818      	ldr	r0, [r3, #0]
 800b700:	f7fa fe1e 	bl	8006340 <ESP_cmp_eq>
 800b704:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 800b706:	2b00      	cmp	r3, #0
 800b708:	d119      	bne.n	800b73e <DoStep+0x1e6e>
 800b70a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b70e:	ee07 3a90 	vmov	s15, r3
 800b712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b716:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b71a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b71e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b722:	eeb0 0a67 	vmov.f32	s0, s15
 800b726:	6818      	ldr	r0, [r3, #0]
 800b728:	f7fa fe0a 	bl	8006340 <ESP_cmp_eq>
 800b72c:	4603      	mov	r3, r0
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d002      	beq.n	800b738 <DoStep+0x1e68>
 800b732:	eddf 7ac8 	vldr	s15, [pc, #800]	@ 800ba54 <DoStep+0x2184>
 800b736:	e004      	b.n	800b742 <DoStep+0x1e72>
 800b738:	eddf 7ac7 	vldr	s15, [pc, #796]	@ 800ba58 <DoStep+0x2188>
 800b73c:	e001      	b.n	800b742 <DoStep+0x1e72>
 800b73e:	eddf 7ac6 	vldr	s15, [pc, #792]	@ 800ba58 <DoStep+0x2188>
        0.0F) * instance->L1_R))) + (instance->transformer_m * instance->transformer_x * (1.0F + (((instance->L1_R * instance->L1_G) \
 800b742:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b746:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b750:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800b754:	ee79 7a27 	vadd.f32	s15, s18, s15
        * ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * ((instance->L1_R \
 800b758:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_R))) + (instance->transformer_m * instance->transformer_x * (1.0F + (((instance->L1_R * instance->L1_G) \
 800b75c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b760:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800b76a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b76e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800b778:	ee27 9a27 	vmul.f32	s18, s14, s15
 800b77c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b780:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b78a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b78e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b798:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800b79c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b7a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800b7aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b7ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b7b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b7bc:	ee77 9a67 	vsub.f32	s19, s14, s15
 800b7c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b7c4:	ee07 3a90 	vmov	s15, r3
 800b7c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b7d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b7d4:	eddf 0aa0 	vldr	s1, [pc, #640]	@ 800ba58 <DoStep+0x2188>
 800b7d8:	eeb0 0a67 	vmov.f32	s0, s15
 800b7dc:	6818      	ldr	r0, [r3, #0]
 800b7de:	f7fa fdaf 	bl	8006340 <ESP_cmp_eq>
 800b7e2:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) \
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d119      	bne.n	800b81c <DoStep+0x1f4c>
 800b7e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b7ec:	ee07 3a90 	vmov	s15, r3
 800b7f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b7f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b7fc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b800:	eeb0 0a67 	vmov.f32	s0, s15
 800b804:	6818      	ldr	r0, [r3, #0]
 800b806:	f7fa fd9b 	bl	8006340 <ESP_cmp_eq>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d002      	beq.n	800b816 <DoStep+0x1f46>
 800b810:	eddf 7a8f 	vldr	s15, [pc, #572]	@ 800ba50 <DoStep+0x2180>
 800b814:	e004      	b.n	800b820 <DoStep+0x1f50>
 800b816:	eddf 7a90 	vldr	s15, [pc, #576]	@ 800ba58 <DoStep+0x2188>
 800b81a:	e001      	b.n	800b820 <DoStep+0x1f50>
 800b81c:	eddf 7a8e 	vldr	s15, [pc, #568]	@ 800ba58 <DoStep+0x2188>
 800b820:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b824:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800b82e:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800b832:	ee79 7aa7 	vadd.f32	s15, s19, s15
        0.0F) * instance->L1_R))) + (instance->transformer_m * instance->transformer_x * (1.0F + (((instance->L1_R * instance->L1_G) \
 800b836:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b83a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b83e:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b842:	ee78 8aa7 	vadd.f32	s17, s17, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800b846:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b84a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800b854:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b858:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b862:	eeb0 0a67 	vmov.f32	s0, s15
 800b866:	f006 fdef 	bl	8012448 <cosf>
 800b86a:	eef0 7a40 	vmov.f32	s15, s0
 800b86e:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b872:	ee68 7aa7 	vmul.f32	s15, s17, s15
        * ESP_sin(instance->G1_machine_delta))) - (((instance->transformer_m * instance->transformer_r * ((instance->L1_R \
 800b876:	ee38 8a67 	vsub.f32	s16, s16, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800b87a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b87e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b888:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b88c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b896:	eeb0 0a67 	vmov.f32	s0, s15
 800b89a:	f006 fe19 	bl	80124d0 <sinf>
 800b89e:	eef0 7a40 	vmov.f32	s15, s0
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800b8a2:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b8a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b8aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800b8b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b8b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b8c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b8c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b8d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b8d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b8d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b8e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b8e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b8f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b8f4:	ee77 9a27 	vadd.f32	s19, s14, s15
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b8f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b8fc:	ee07 3a90 	vmov	s15, r3
 800b900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b904:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b908:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b90c:	eddf 0a52 	vldr	s1, [pc, #328]	@ 800ba58 <DoStep+0x2188>
 800b910:	eeb0 0a67 	vmov.f32	s0, s15
 800b914:	6818      	ldr	r0, [r3, #0]
 800b916:	f7fa fd13 	bl	8006340 <ESP_cmp_eq>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d119      	bne.n	800b954 <DoStep+0x2084>
 800b920:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b924:	ee07 3a90 	vmov	s15, r3
 800b928:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b92c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b930:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b934:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800b938:	eeb0 0a67 	vmov.f32	s0, s15
 800b93c:	6818      	ldr	r0, [r3, #0]
 800b93e:	f7fa fcff 	bl	8006340 <ESP_cmp_eq>
 800b942:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800b944:	2b00      	cmp	r3, #0
 800b946:	d002      	beq.n	800b94e <DoStep+0x207e>
 800b948:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800ba54 <DoStep+0x2184>
 800b94c:	e004      	b.n	800b958 <DoStep+0x2088>
 800b94e:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800ba58 <DoStep+0x2188>
 800b952:	e001      	b.n	800b958 <DoStep+0x2088>
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b954:	eddf 7a40 	vldr	s15, [pc, #256]	@ 800ba58 <DoStep+0x2188>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800b958:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b95c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b966:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800b96a:	ee79 7aa7 	vadd.f32	s15, s19, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800b96e:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b972:	ee68 8aa7 	vmul.f32	s17, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800b976:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b97a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) \
 800b984:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b988:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800b992:	eeb0 0a67 	vmov.f32	s0, s15
 800b996:	f006 fd57 	bl	8012448 <cosf>
 800b99a:	eef0 7a40 	vmov.f32	s15, s0
 800b99e:	ee29 9a27 	vmul.f32	s18, s18, s15
 800b9a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b9a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800b9b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b9b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800b9be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b9c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800b9cc:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800b9d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b9d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800b9de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b9e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800b9ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b9f0:	ee37 aa67 	vsub.f32	s20, s14, s15
 800b9f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b9f8:	ee07 3a90 	vmov	s15, r3
 800b9fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ba04:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ba08:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800ba58 <DoStep+0x2188>
 800ba0c:	eeb0 0a67 	vmov.f32	s0, s15
 800ba10:	6818      	ldr	r0, [r3, #0]
 800ba12:	f7fa fc95 	bl	8006340 <ESP_cmp_eq>
 800ba16:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) \
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d11f      	bne.n	800ba5c <DoStep+0x218c>
 800ba1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ba20:	ee07 3a90 	vmov	s15, r3
 800ba24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ba2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ba30:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800ba34:	eeb0 0a67 	vmov.f32	s0, s15
 800ba38:	6818      	ldr	r0, [r3, #0]
 800ba3a:	f7fa fc81 	bl	8006340 <ESP_cmp_eq>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d002      	beq.n	800ba4a <DoStep+0x217a>
 800ba44:	eddf 7a02 	vldr	s15, [pc, #8]	@ 800ba50 <DoStep+0x2180>
 800ba48:	e00a      	b.n	800ba60 <DoStep+0x2190>
 800ba4a:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800ba58 <DoStep+0x2188>
 800ba4e:	e007      	b.n	800ba60 <DoStep+0x2190>
 800ba50:	450ac000 	.word	0x450ac000
 800ba54:	c50ac000 	.word	0xc50ac000
 800ba58:	00000000 	.word	0x00000000
 800ba5c:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800ba58 <DoStep+0x2188>
 800ba60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ba64:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800ba6e:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800ba72:	ee7a 7a27 	vadd.f32	s15, s20, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) \
 800ba76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ba7e:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800ba82:	ee69 7a27 	vmul.f32	s15, s18, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800ba86:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_x2q) / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800ba8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ba8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800ba98:	ee67 8a27 	vmul.f32	s17, s14, s15
 800ba9c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800baa0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800baaa:	eeb0 0a67 	vmov.f32	s0, s15
 800baae:	f7f9 fe41 	bl	8005734 <ESP_square_impl>
 800bab2:	eeb0 7a40 	vmov.f32	s14, s0
 800bab6:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) + ((((instance->G1_machine_V_MBtoSB * \
 800baba:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->G1_machine_x2q) / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800babe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bac2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800bacc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bad0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800bada:	eeb0 0a67 	vmov.f32	s0, s15
 800bade:	f006 fcb3 	bl	8012448 <cosf>
 800bae2:	eef0 7a40 	vmov.f32	s15, s0
 800bae6:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800baea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800baee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800baf8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bafc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bb06:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bb0a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800bb14:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bb18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bb1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800bb26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bb2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800bb34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bb38:	ee77 9a27 	vadd.f32	s19, s14, s15
 800bb3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bb40:	ee07 3a90 	vmov	s15, r3
 800bb44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bb4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bb50:	ed5f 0a3f 	vldr	s1, [pc, #-252]	@ 800ba58 <DoStep+0x2188>
 800bb54:	eeb0 0a67 	vmov.f32	s0, s15
 800bb58:	6818      	ldr	r0, [r3, #0]
 800bb5a:	f7fa fbf1 	bl	8006340 <ESP_cmp_eq>
 800bb5e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d119      	bne.n	800bb98 <DoStep+0x22c8>
 800bb64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bb68:	ee07 3a90 	vmov	s15, r3
 800bb6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bb74:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bb78:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800bb7c:	eeb0 0a67 	vmov.f32	s0, s15
 800bb80:	6818      	ldr	r0, [r3, #0]
 800bb82:	f7fa fbdd 	bl	8006340 <ESP_cmp_eq>
 800bb86:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d002      	beq.n	800bb92 <DoStep+0x22c2>
 800bb8c:	ed5f 7a4f 	vldr	s15, [pc, #-316]	@ 800ba54 <DoStep+0x2184>
 800bb90:	e004      	b.n	800bb9c <DoStep+0x22cc>
 800bb92:	ed5f 7a4f 	vldr	s15, [pc, #-316]	@ 800ba58 <DoStep+0x2188>
 800bb96:	e001      	b.n	800bb9c <DoStep+0x22cc>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800bb98:	ed5f 7a51 	vldr	s15, [pc, #-324]	@ 800ba58 <DoStep+0x2188>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800bb9c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bba0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bbaa:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800bbae:	ee79 7aa7 	vadd.f32	s15, s19, s15
 800bbb2:	ee69 7a27 	vmul.f32	s15, s18, s15
 800bbb6:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800bbba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bbbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800bbc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bbcc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800bbd6:	eeb0 0a67 	vmov.f32	s0, s15
 800bbda:	f006 fc79 	bl	80124d0 <sinf>
 800bbde:	eef0 7a40 	vmov.f32	s15, s0
 800bbe2:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800bbe6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bbea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800bbf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bbf8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bc02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bc06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800bc10:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bc14:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bc18:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800bc22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bc26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800bc30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc34:	ee37 aa67 	vsub.f32	s20, s14, s15
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800bc38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc3c:	ee07 3a90 	vmov	s15, r3
 800bc40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bc48:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc4c:	ed5f 0a7e 	vldr	s1, [pc, #-504]	@ 800ba58 <DoStep+0x2188>
 800bc50:	eeb0 0a67 	vmov.f32	s0, s15
 800bc54:	6818      	ldr	r0, [r3, #0]
 800bc56:	f7fa fb73 	bl	8006340 <ESP_cmp_eq>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d119      	bne.n	800bc94 <DoStep+0x23c4>
 800bc60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc64:	ee07 3a90 	vmov	s15, r3
 800bc68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bc70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc74:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800bc78:	eeb0 0a67 	vmov.f32	s0, s15
 800bc7c:	6818      	ldr	r0, [r3, #0]
 800bc7e:	f7fa fb5f 	bl	8006340 <ESP_cmp_eq>
 800bc82:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_ra) \
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d002      	beq.n	800bc8e <DoStep+0x23be>
 800bc88:	ed5f 7a8f 	vldr	s15, [pc, #-572]	@ 800ba50 <DoStep+0x2180>
 800bc8c:	e004      	b.n	800bc98 <DoStep+0x23c8>
 800bc8e:	ed5f 7a8e 	vldr	s15, [pc, #-568]	@ 800ba58 <DoStep+0x2188>
 800bc92:	e001      	b.n	800bc98 <DoStep+0x23c8>
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800bc94:	ed5f 7a90 	vldr	s15, [pc, #-576]	@ 800ba58 <DoStep+0x2188>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_ra) \
 800bc98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bc9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800bca6:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800bcaa:	ee7a 7a27 	vadd.f32	s15, s20, s15
 800bcae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bcb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bcb6:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800bcba:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800bcbe:	ee38 7aa7 	vadd.f32	s14, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_ra) \
 800bcc2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bcc6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800bcd0:	ee67 8a27 	vmul.f32	s17, s14, s15
        / (ESP_square(instance->transformer_m)));
 800bcd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bcd8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800bce2:	eeb0 0a67 	vmov.f32	s0, s15
 800bce6:	f7f9 fd25 	bl	8005734 <ESP_square_impl>
 800bcea:	eeb0 7a40 	vmov.f32	s14, s0
 800bcee:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * instance->G1_machine_x2q) / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800bcf2:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[22] = (((((instance->transformer_m * instance->transformer_x * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800bcf6:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
    _A3[23] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800bcfa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bcfe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800bd08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800bd16:	ee27 8a27 	vmul.f32	s16, s14, s15
 800bd1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd1e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bd28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800bd36:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd3e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800bd48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800bd56:	ee66 7aa7 	vmul.f32	s15, s13, s15
    _A3[23] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800bd5a:	ee77 8a27 	vadd.f32	s17, s14, s15
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800bd5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bd62:	ee07 3a90 	vmov	s15, r3
 800bd66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd6e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd72:	ed5f 0ac7 	vldr	s1, [pc, #-796]	@ 800ba58 <DoStep+0x2188>
 800bd76:	eeb0 0a67 	vmov.f32	s0, s15
 800bd7a:	6818      	ldr	r0, [r3, #0]
 800bd7c:	f7fa fae0 	bl	8006340 <ESP_cmp_eq>
 800bd80:	4603      	mov	r3, r0
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d119      	bne.n	800bdba <DoStep+0x24ea>
 800bd86:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bd8a:	ee07 3a90 	vmov	s15, r3
 800bd8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bd96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bd9a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800bd9e:	eeb0 0a67 	vmov.f32	s0, s15
 800bda2:	6818      	ldr	r0, [r3, #0]
 800bda4:	f7fa facc 	bl	8006340 <ESP_cmp_eq>
 800bda8:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) + (instance->transformer_m \
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d002      	beq.n	800bdb4 <DoStep+0x24e4>
 800bdae:	ed5f 7ad7 	vldr	s15, [pc, #-860]	@ 800ba54 <DoStep+0x2184>
 800bdb2:	e004      	b.n	800bdbe <DoStep+0x24ee>
 800bdb4:	ed5f 7ad8 	vldr	s15, [pc, #-864]	@ 800ba58 <DoStep+0x2188>
 800bdb8:	e001      	b.n	800bdbe <DoStep+0x24ee>
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800bdba:	ed5f 7ad9 	vldr	s15, [pc, #-868]	@ 800ba58 <DoStep+0x2188>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) + (instance->transformer_m \
 800bdbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bdc2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bdcc:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800bdd0:	ee78 7aa7 	vadd.f32	s15, s17, s15
    _A3[23] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800bdd4:	ee28 8a27 	vmul.f32	s16, s16, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) + (instance->transformer_m \
 800bdd8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bddc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
        * instance->transformer_x * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800bde6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bdea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800bdf4:	ee67 8a27 	vmul.f32	s17, s14, s15
 800bdf8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bdfc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800be06:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800be0a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800be14:	ee27 7a27 	vmul.f32	s14, s14, s15
 800be18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800be1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800be26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800be2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800be34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be38:	ee37 9a67 	vsub.f32	s18, s14, s15
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800be3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800be40:	ee07 3a90 	vmov	s15, r3
 800be44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800be4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be50:	eddf 0adf 	vldr	s1, [pc, #892]	@ 800c1d0 <DoStep+0x2900>
 800be54:	eeb0 0a67 	vmov.f32	s0, s15
 800be58:	6818      	ldr	r0, [r3, #0]
 800be5a:	f7fa fa71 	bl	8006340 <ESP_cmp_eq>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d119      	bne.n	800be98 <DoStep+0x25c8>
 800be64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800be68:	ee07 3a90 	vmov	s15, r3
 800be6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800be74:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be78:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800be7c:	eeb0 0a67 	vmov.f32	s0, s15
 800be80:	6818      	ldr	r0, [r3, #0]
 800be82:	f7fa fa5d 	bl	8006340 <ESP_cmp_eq>
 800be86:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d002      	beq.n	800be92 <DoStep+0x25c2>
 800be8c:	eddf 7acf 	vldr	s15, [pc, #828]	@ 800c1cc <DoStep+0x28fc>
 800be90:	e004      	b.n	800be9c <DoStep+0x25cc>
 800be92:	eddf 7acf 	vldr	s15, [pc, #828]	@ 800c1d0 <DoStep+0x2900>
 800be96:	e001      	b.n	800be9c <DoStep+0x25cc>
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800be98:	eddf 7acd 	vldr	s15, [pc, #820]	@ 800c1d0 <DoStep+0x2900>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800be9c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bea0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800beaa:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->transformer_x * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800beae:	ee79 7a27 	vadd.f32	s15, s18, s15
 800beb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800beb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800beba:	ee68 7aa7 	vmul.f32	s15, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R))) + (instance->transformer_m \
 800bebe:	ee38 8a27 	vadd.f32	s16, s16, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800bec2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bec6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * ((instance->L1_R \
 800bed0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bed4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800bede:	eeb0 0a67 	vmov.f32	s0, s15
 800bee2:	f006 faf5 	bl	80124d0 <sinf>
 800bee6:	eef0 7a40 	vmov.f32	s15, s0
 800beea:	ee68 7aa7 	vmul.f32	s15, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) * (instance->G1_machine_I_MBtoSB \
 800beee:	ee28 8a27 	vmul.f32	s16, s16, s15
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * ((instance->L1_R \
 800bef2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bef6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800bf00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf04:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800bf0e:	ee67 8a27 	vmul.f32	s17, s14, s15
 800bf12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800bf20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800bf2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800bf40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800bf4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf52:	ee37 9a27 	vadd.f32	s18, s14, s15
 800bf56:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bf5a:	ee07 3a90 	vmov	s15, r3
 800bf5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf66:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf6a:	eddf 0a99 	vldr	s1, [pc, #612]	@ 800c1d0 <DoStep+0x2900>
 800bf6e:	eeb0 0a67 	vmov.f32	s0, s15
 800bf72:	6818      	ldr	r0, [r3, #0]
 800bf74:	f7fa f9e4 	bl	8006340 <ESP_cmp_eq>
 800bf78:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d119      	bne.n	800bfb2 <DoStep+0x26e2>
 800bf7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bf82:	ee07 3a90 	vmov	s15, r3
 800bf86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bf8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bf92:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800bf96:	eeb0 0a67 	vmov.f32	s0, s15
 800bf9a:	6818      	ldr	r0, [r3, #0]
 800bf9c:	f7fa f9d0 	bl	8006340 <ESP_cmp_eq>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d002      	beq.n	800bfac <DoStep+0x26dc>
 800bfa6:	eddf 7a88 	vldr	s15, [pc, #544]	@ 800c1c8 <DoStep+0x28f8>
 800bfaa:	e004      	b.n	800bfb6 <DoStep+0x26e6>
 800bfac:	eddf 7a88 	vldr	s15, [pc, #544]	@ 800c1d0 <DoStep+0x2900>
 800bfb0:	e001      	b.n	800bfb6 <DoStep+0x26e6>
 800bfb2:	eddf 7a87 	vldr	s15, [pc, #540]	@ 800c1d0 <DoStep+0x2900>
        0.0F) * instance->L1_R))) - (instance->transformer_m * instance->transformer_r * (1.0F + (((instance->L1_R * instance->L1_G) \
 800bfb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bfba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bfc4:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800bfc8:	ee79 7a27 	vadd.f32	s15, s18, s15
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * ((instance->L1_R \
 800bfcc:	ee68 8aa7 	vmul.f32	s17, s17, s15
        0.0F) * instance->L1_R))) - (instance->transformer_m * instance->transformer_r * (1.0F + (((instance->L1_R * instance->L1_G) \
 800bfd0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bfd4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800bfde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bfe2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800bfec:	ee27 9a27 	vmul.f32	s18, s14, s15
 800bff0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800bff4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800bffe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c002:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800c00c:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800c010:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c014:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800c01e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c022:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c02c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c030:	ee77 9a67 	vsub.f32	s19, s14, s15
 800c034:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c038:	ee07 3a90 	vmov	s15, r3
 800c03c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c040:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c044:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c048:	eddf 0a61 	vldr	s1, [pc, #388]	@ 800c1d0 <DoStep+0x2900>
 800c04c:	eeb0 0a67 	vmov.f32	s0, s15
 800c050:	6818      	ldr	r0, [r3, #0]
 800c052:	f7fa f975 	bl	8006340 <ESP_cmp_eq>
 800c056:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X))))) \
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d119      	bne.n	800c090 <DoStep+0x27c0>
 800c05c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c060:	ee07 3a90 	vmov	s15, r3
 800c064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c068:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c06c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c070:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800c074:	eeb0 0a67 	vmov.f32	s0, s15
 800c078:	6818      	ldr	r0, [r3, #0]
 800c07a:	f7fa f961 	bl	8006340 <ESP_cmp_eq>
 800c07e:	4603      	mov	r3, r0
 800c080:	2b00      	cmp	r3, #0
 800c082:	d002      	beq.n	800c08a <DoStep+0x27ba>
 800c084:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800c1cc <DoStep+0x28fc>
 800c088:	e004      	b.n	800c094 <DoStep+0x27c4>
 800c08a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800c1d0 <DoStep+0x2900>
 800c08e:	e001      	b.n	800c094 <DoStep+0x27c4>
 800c090:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800c1d0 <DoStep+0x2900>
 800c094:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c098:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800c0a2:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800c0a6:	ee79 7aa7 	vadd.f32	s15, s19, s15
        0.0F) * instance->L1_R))) - (instance->transformer_m * instance->transformer_r * (1.0F + (((instance->L1_R * instance->L1_G) \
 800c0aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c0ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0b2:	ee69 7a27 	vmul.f32	s15, s18, s15
 800c0b6:	ee78 8ae7 	vsub.f32	s17, s17, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800c0ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c0be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800c0c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c0cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c0d6:	eeb0 0a67 	vmov.f32	s0, s15
 800c0da:	f006 f9b5 	bl	8012448 <cosf>
 800c0de:	eef0 7a40 	vmov.f32	s15, s0
 800c0e2:	ee69 7a27 	vmul.f32	s15, s18, s15
 800c0e6:	ee68 7aa7 	vmul.f32	s15, s17, s15
        * ESP_sin(instance->G1_machine_delta))) + (((instance->transformer_m * instance->transformer_x * ((instance->L1_R \
 800c0ea:	ee38 8a27 	vadd.f32	s16, s16, s15
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800c0ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c0f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800c0fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c100:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c10a:	eeb0 0a67 	vmov.f32	s0, s15
 800c10e:	f006 f9df 	bl	80124d0 <sinf>
 800c112:	eef0 7a40 	vmov.f32	s15, s0
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800c116:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800c11a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c11e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800c128:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c12c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800c136:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c13a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c144:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c148:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c14c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800c156:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c15a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800c164:	ee66 7aa7 	vmul.f32	s15, s13, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800c168:	ee77 9a27 	vadd.f32	s19, s14, s15
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800c16c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c170:	ee07 3a90 	vmov	s15, r3
 800c174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c178:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c17c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c180:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800c1d0 <DoStep+0x2900>
 800c184:	eeb0 0a67 	vmov.f32	s0, s15
 800c188:	6818      	ldr	r0, [r3, #0]
 800c18a:	f7fa f8d9 	bl	8006340 <ESP_cmp_eq>
 800c18e:	4603      	mov	r3, r0
 800c190:	2b00      	cmp	r3, #0
 800c192:	d11f      	bne.n	800c1d4 <DoStep+0x2904>
 800c194:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c198:	ee07 3a90 	vmov	s15, r3
 800c19c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c1a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c1a8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800c1ac:	eeb0 0a67 	vmov.f32	s0, s15
 800c1b0:	6818      	ldr	r0, [r3, #0]
 800c1b2:	f7fa f8c5 	bl	8006340 <ESP_cmp_eq>
 800c1b6:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d002      	beq.n	800c1c2 <DoStep+0x28f2>
 800c1bc:	eddf 7a02 	vldr	s15, [pc, #8]	@ 800c1c8 <DoStep+0x28f8>
 800c1c0:	e00a      	b.n	800c1d8 <DoStep+0x2908>
 800c1c2:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800c1d0 <DoStep+0x2900>
 800c1c6:	e007      	b.n	800c1d8 <DoStep+0x2908>
 800c1c8:	c50ac000 	.word	0xc50ac000
 800c1cc:	450ac000 	.word	0x450ac000
 800c1d0:	00000000 	.word	0x00000000
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800c1d4:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800c1d0 <DoStep+0x2900>
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800c1d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c1dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800c1e6:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800c1ea:	ee79 7aa7 	vadd.f32	s15, s19, s15
        ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800c1ee:	ee69 7a27 	vmul.f32	s15, s18, s15
 800c1f2:	ee68 8aa7 	vmul.f32	s17, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800c1f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c1fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) \
 800c204:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c208:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c212:	eeb0 0a67 	vmov.f32	s0, s15
 800c216:	f006 f917 	bl	8012448 <cosf>
 800c21a:	eef0 7a40 	vmov.f32	s15, s0
 800c21e:	ee29 9a27 	vmul.f32	s18, s18, s15
 800c222:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c226:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800c230:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c234:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800c23e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c242:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800c24c:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800c250:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c254:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800c25e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c262:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c26c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c270:	ee37 aa67 	vsub.f32	s20, s14, s15
 800c274:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c278:	ee07 3a90 	vmov	s15, r3
 800c27c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c280:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c284:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c288:	ed5f 0a2f 	vldr	s1, [pc, #-188]	@ 800c1d0 <DoStep+0x2900>
 800c28c:	eeb0 0a67 	vmov.f32	s0, s15
 800c290:	6818      	ldr	r0, [r3, #0]
 800c292:	f7fa f855 	bl	8006340 <ESP_cmp_eq>
 800c296:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) \
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d119      	bne.n	800c2d0 <DoStep+0x2a00>
 800c29c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c2a0:	ee07 3a90 	vmov	s15, r3
 800c2a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c2ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c2b0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800c2b4:	eeb0 0a67 	vmov.f32	s0, s15
 800c2b8:	6818      	ldr	r0, [r3, #0]
 800c2ba:	f7fa f841 	bl	8006340 <ESP_cmp_eq>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d002      	beq.n	800c2ca <DoStep+0x29fa>
 800c2c4:	ed5f 7a3f 	vldr	s15, [pc, #-252]	@ 800c1cc <DoStep+0x28fc>
 800c2c8:	e004      	b.n	800c2d4 <DoStep+0x2a04>
 800c2ca:	ed5f 7a3f 	vldr	s15, [pc, #-252]	@ 800c1d0 <DoStep+0x2900>
 800c2ce:	e001      	b.n	800c2d4 <DoStep+0x2a04>
 800c2d0:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 800c1d0 <DoStep+0x2900>
 800c2d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c2d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800c2e2:	ee67 7a87 	vmul.f32	s15, s15, s14
        - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800c2e6:	ee7a 7a27 	vadd.f32	s15, s20, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) \
 800c2ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2f2:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800c2f6:	ee69 7a27 	vmul.f32	s15, s18, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB \
 800c2fa:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_ra) / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c2fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c302:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800c30c:	ee67 8a27 	vmul.f32	s17, s14, s15
 800c310:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c314:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800c31e:	eeb0 0a67 	vmov.f32	s0, s15
 800c322:	f7f9 fa07 	bl	8005734 <ESP_square_impl>
 800c326:	eeb0 7a40 	vmov.f32	s14, s0
 800c32a:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) + ((((instance->G1_machine_V_MBtoSB * \
 800c32e:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->G1_machine_ra) / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c332:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c336:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800c340:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c344:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c34e:	eeb0 0a67 	vmov.f32	s0, s15
 800c352:	f006 f879 	bl	8012448 <cosf>
 800c356:	eef0 7a40 	vmov.f32	s15, s0
 800c35a:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800c35e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c362:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800c36c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c370:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800c37a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c37e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c38c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c390:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800c39a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c39e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800c3a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c3ac:	ee77 9a27 	vadd.f32	s19, s14, s15
 800c3b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c3b4:	ee07 3a90 	vmov	s15, r3
 800c3b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c3c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c3c4:	ed5f 0a7e 	vldr	s1, [pc, #-504]	@ 800c1d0 <DoStep+0x2900>
 800c3c8:	eeb0 0a67 	vmov.f32	s0, s15
 800c3cc:	6818      	ldr	r0, [r3, #0]
 800c3ce:	f7f9 ffb7 	bl	8006340 <ESP_cmp_eq>
 800c3d2:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d119      	bne.n	800c40c <DoStep+0x2b3c>
 800c3d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c3dc:	ee07 3a90 	vmov	s15, r3
 800c3e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c3e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c3ec:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800c3f0:	eeb0 0a67 	vmov.f32	s0, s15
 800c3f4:	6818      	ldr	r0, [r3, #0]
 800c3f6:	f7f9 ffa3 	bl	8006340 <ESP_cmp_eq>
 800c3fa:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d002      	beq.n	800c406 <DoStep+0x2b36>
 800c400:	ed5f 7a8f 	vldr	s15, [pc, #-572]	@ 800c1c8 <DoStep+0x28f8>
 800c404:	e004      	b.n	800c410 <DoStep+0x2b40>
 800c406:	ed5f 7a8e 	vldr	s15, [pc, #-568]	@ 800c1d0 <DoStep+0x2900>
 800c40a:	e001      	b.n	800c410 <DoStep+0x2b40>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800c40c:	ed5f 7a90 	vldr	s15, [pc, #-576]	@ 800c1d0 <DoStep+0x2900>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800c410:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c414:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800c41e:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800c422:	ee79 7aa7 	vadd.f32	s15, s19, s15
 800c426:	ee69 7a27 	vmul.f32	s15, s18, s15
 800c42a:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800c42e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c432:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800c43c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c440:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c44a:	eeb0 0a67 	vmov.f32	s0, s15
 800c44e:	f006 f83f 	bl	80124d0 <sinf>
 800c452:	eef0 7a40 	vmov.f32	s15, s0
 800c456:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800c45a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c45e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800c468:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c46c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800c476:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c47a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800c484:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c488:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c48c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800c496:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c49a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800c4a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4a8:	ee37 aa67 	vsub.f32	s20, s14, s15
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800c4ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c4b0:	ee07 3a90 	vmov	s15, r3
 800c4b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c4bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c4c0:	ed5f 0abd 	vldr	s1, [pc, #-756]	@ 800c1d0 <DoStep+0x2900>
 800c4c4:	eeb0 0a67 	vmov.f32	s0, s15
 800c4c8:	6818      	ldr	r0, [r3, #0]
 800c4ca:	f7f9 ff39 	bl	8006340 <ESP_cmp_eq>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d119      	bne.n	800c508 <DoStep+0x2c38>
 800c4d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c4d8:	ee07 3a90 	vmov	s15, r3
 800c4dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c4e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c4e8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800c4ec:	eeb0 0a67 	vmov.f32	s0, s15
 800c4f0:	6818      	ldr	r0, [r3, #0]
 800c4f2:	f7f9 ff25 	bl	8006340 <ESP_cmp_eq>
 800c4f6:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_x2d) \
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d002      	beq.n	800c502 <DoStep+0x2c32>
 800c4fc:	ed5f 7acd 	vldr	s15, [pc, #-820]	@ 800c1cc <DoStep+0x28fc>
 800c500:	e004      	b.n	800c50c <DoStep+0x2c3c>
 800c502:	ed5f 7acd 	vldr	s15, [pc, #-820]	@ 800c1d0 <DoStep+0x2900>
 800c506:	e001      	b.n	800c50c <DoStep+0x2c3c>
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800c508:	ed5f 7acf 	vldr	s15, [pc, #-828]	@ 800c1d0 <DoStep+0x2900>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_x2d) \
 800c50c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c510:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800c51a:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800c51e:	ee7a 7a27 	vadd.f32	s15, s20, s15
 800c522:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c526:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c52a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800c52e:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800c532:	ee38 7aa7 	vadd.f32	s14, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_x2d) \
 800c536:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c53a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800c544:	ee67 8a27 	vmul.f32	s17, s14, s15
        / (ESP_square(instance->transformer_m))));
 800c548:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c54c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800c556:	eeb0 0a67 	vmov.f32	s0, s15
 800c55a:	f7f9 f8eb 	bl	8005734 <ESP_square_impl>
 800c55e:	eeb0 7a40 	vmov.f32	s14, s0
 800c562:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * instance->G1_machine_ra) / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c566:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A3[23] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L1_R * instance->L1_B) + (instance->L1_X \
 800c56a:	eef1 7a67 	vneg.f32	s15, s15
 800c56e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
    _A3[24] = 0.0F;
 800c572:	f04f 0300 	mov.w	r3, #0
 800c576:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    _A3[25] = 0.0F;
 800c57a:	f04f 0300 	mov.w	r3, #0
 800c57e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    _A3[26] = (-1.0F) * instance->L2_R;
 800c582:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c586:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 800c590:	eef1 7a67 	vneg.f32	s15, s15
 800c594:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
    _A3[27] = instance->L2_X;
 800c598:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c59c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800c5a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    _A3[28] = ((((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800c5aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800c5b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800c5c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c5ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800c5d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c5e6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c5ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800c5f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c5fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c606:	ee66 7a27 	vmul.f32	s15, s12, s15
    _A3[28] = ((((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800c60a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c60e:	ee27 7a27 	vmul.f32	s14, s14, s15
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800c612:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c616:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800c620:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c624:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800c62e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c632:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c636:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800c640:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c644:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c64e:	ee26 6a27 	vmul.f32	s12, s12, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800c652:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c656:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800c660:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c664:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c66e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800c672:	ee76 7a67 	vsub.f32	s15, s12, s15
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800c676:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800c67a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c67e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c682:	ee37 8a67 	vsub.f32	s16, s14, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800c686:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c68a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 800c694:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c698:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c6a2:	eeb0 0a67 	vmov.f32	s0, s15
 800c6a6:	f005 fecf 	bl	8012448 <cosf>
 800c6aa:	eef0 7a40 	vmov.f32	s15, s0
 800c6ae:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800c6b2:	ee28 8a27 	vmul.f32	s16, s16, s15
        + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X \
 800c6b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c6ba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800c6c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c6c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800c6d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c6da:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800c6e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c6e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c6f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c6f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c6fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        * instance->L2_B)))) + (instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) \
 800c704:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c708:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c712:	ee66 7a27 	vmul.f32	s15, s12, s15
        + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X \
 800c716:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c71a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c71e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c722:	ee27 7a27 	vmul.f32	s14, s14, s15
        * instance->L2_B)))) + (instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) \
 800c726:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c72a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800c734:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c738:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800c742:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c746:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c74a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800c754:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c758:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c762:	ee26 6a27 	vmul.f32	s12, s12, s15
        + (instance->L2_X * instance->L2_G)))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800c766:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c76a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800c774:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c778:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c782:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800c786:	ee76 7a27 	vadd.f32	s15, s12, s15
        * instance->L2_B)))) + (instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) \
 800c78a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c78e:	ee77 8a27 	vadd.f32	s17, s14, s15
        + (instance->L2_X * instance->L2_G)))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800c792:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c796:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800c7a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c7ae:	eeb0 0a67 	vmov.f32	s0, s15
 800c7b2:	f005 fe8d 	bl	80124d0 <sinf>
 800c7b6:	eef0 7a40 	vmov.f32	s15, s0
 800c7ba:	ee69 7a27 	vmul.f32	s15, s18, s15
 800c7be:	ee68 7aa7 	vmul.f32	s15, s17, s15
        + (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X \
 800c7c2:	ee38 8a27 	vadd.f32	s16, s16, s15
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + \
 800c7c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800c7d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c7e2:	eeb0 0a67 	vmov.f32	s0, s15
 800c7e6:	f005 fe73 	bl	80124d0 <sinf>
 800c7ea:	eef0 7a40 	vmov.f32	s15, s0
 800c7ee:	ee28 7aa7 	vmul.f32	s14, s17, s15
 800c7f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
        ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c800:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c804:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800c80e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c812:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c81c:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c820:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c824:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800c82e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c832:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c83c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800c840:	ee76 7a67 	vsub.f32	s15, s12, s15
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + \
 800c844:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800c848:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c84c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c850:	ee67 8a27 	vmul.f32	s17, s14, s15
        ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c854:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c858:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800c862:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c866:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c870:	eeb0 0a67 	vmov.f32	s0, s15
 800c874:	f005 fde8 	bl	8012448 <cosf>
 800c878:	eef0 7a40 	vmov.f32	s15, s0
 800c87c:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_x2q) \
 800c880:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c884:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800c88e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c892:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800c89c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c8a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c8aa:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c8ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c8b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800c8bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c8c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c8ca:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800c8ce:	ee76 7a27 	vadd.f32	s15, s12, s15
 800c8d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c8d6:	ee67 7a27 	vmul.f32	s15, s14, s15
        ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c8da:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_x2q) \
 800c8de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c8e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800c8ec:	ee67 8a27 	vmul.f32	s17, s14, s15
        / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c8f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c8f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800c8fe:	eeb0 0a67 	vmov.f32	s0, s15
 800c902:	f7f8 ff17 	bl	8005734 <ESP_square_impl>
 800c906:	eeb0 7a40 	vmov.f32	s14, s0
 800c90a:	eec8 7a87 	vdiv.f32	s15, s17, s14
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + \
 800c90e:	ee38 8a27 	vadd.f32	s16, s16, s15
        / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800c912:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c916:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800c920:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c924:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c92e:	eeb0 0a67 	vmov.f32	s0, s15
 800c932:	f005 fd89 	bl	8012448 <cosf>
 800c936:	eef0 7a40 	vmov.f32	s15, s0
 800c93a:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) \
 800c93e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c942:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800c94c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c950:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800c95a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c95e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800c968:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c96c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c970:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800c97a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c97e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c988:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800c98c:	ee76 7a67 	vsub.f32	s15, s12, s15
 800c990:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800c994:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c99c:	ee67 8a27 	vmul.f32	s17, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800c9a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c9a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800c9ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c9b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800c9bc:	eeb0 0a67 	vmov.f32	s0, s15
 800c9c0:	f005 fd86 	bl	80124d0 <sinf>
 800c9c4:	eef0 7a40 	vmov.f32	s15, s0
 800c9c8:	ee29 7a27 	vmul.f32	s14, s18, s15
 800c9cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c9d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800c9da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c9de:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_ra) / (ESP_square(instance->transformer_m)));
 800c9e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c9ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800c9f6:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c9fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c9fe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800ca08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800ca16:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800ca1a:	ee76 7a27 	vadd.f32	s15, s12, s15
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800ca1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca26:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_ra) / (ESP_square(instance->transformer_m)));
 800ca2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800ca38:	ee67 8a27 	vmul.f32	s17, s14, s15
 800ca3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca40:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800ca4a:	eeb0 0a67 	vmov.f32	s0, s15
 800ca4e:	f7f8 fe71 	bl	8005734 <ESP_square_impl>
 800ca52:	eeb0 7a40 	vmov.f32	s14, s0
 800ca56:	eec8 7a87 	vdiv.f32	s15, s17, s14
        / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800ca5a:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[28] = ((((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800ca5e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
    _A3[29] = (((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800ca62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca66:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800ca70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca74:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800ca7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ca82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800ca90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ca94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800ca9e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800caa2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800caa6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800cab0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cab4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cabe:	ee66 7a27 	vmul.f32	s15, s12, s15
    _A3[29] = (((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800cac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cac6:	ee27 7a27 	vmul.f32	s14, s14, s15
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800caca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cace:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800cad8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cadc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800cae6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800caea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800caee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800caf8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cafc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cb06:	ee26 6a27 	vmul.f32	s12, s12, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800cb0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb0e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800cb18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800cb26:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800cb2a:	ee76 7a67 	vsub.f32	s15, s12, s15
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800cb2e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800cb32:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cb36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb3a:	ee37 8a67 	vsub.f32	s16, s14, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800cb3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb42:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 800cb4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800cb5a:	eeb0 0a67 	vmov.f32	s0, s15
 800cb5e:	f005 fcb7 	bl	80124d0 <sinf>
 800cb62:	eef0 7a40 	vmov.f32	s15, s0
 800cb66:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800cb6a:	ee28 8a27 	vmul.f32	s16, s16, s15
        - (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X \
 800cb6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb72:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800cb7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb80:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800cb8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb92:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800cb9c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cba0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cbaa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cbae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cbb2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        * instance->L2_B)))) + (instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) \
 800cbbc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cbc0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800cbca:	ee66 7a27 	vmul.f32	s15, s12, s15
        - (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X \
 800cbce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cbd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbda:	ee27 7a27 	vmul.f32	s14, s14, s15
        * instance->L2_B)))) + (instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) \
 800cbde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cbe2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800cbec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cbf0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800cbfa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cbfe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800cc0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800cc1a:	ee26 6a27 	vmul.f32	s12, s12, s15
        + (instance->L2_X * instance->L2_G)))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800cc1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800cc2c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cc3a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800cc3e:	ee76 7a27 	vadd.f32	s15, s12, s15
        * instance->L2_B)))) + (instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) \
 800cc42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc46:	ee77 8a27 	vadd.f32	s17, s14, s15
        + (instance->L2_X * instance->L2_G)))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800cc4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc4e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800cc58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800cc66:	eeb0 0a67 	vmov.f32	s0, s15
 800cc6a:	f005 fbed 	bl	8012448 <cosf>
 800cc6e:	eef0 7a40 	vmov.f32	s15, s0
 800cc72:	ee69 7a27 	vmul.f32	s15, s18, s15
 800cc76:	ee68 7aa7 	vmul.f32	s15, s17, s15
        - (((instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X \
 800cc7a:	ee38 8a67 	vsub.f32	s16, s16, s15
        - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + \
 800cc7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc82:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800cc8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cc90:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800cc9a:	eeb0 0a67 	vmov.f32	s0, s15
 800cc9e:	f005 fc17 	bl	80124d0 <sinf>
 800cca2:	eef0 7a40 	vmov.f32	s15, s0
 800cca6:	ee28 7aa7 	vmul.f32	s14, s17, s15
 800ccaa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ccae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
        ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800ccb8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ccbc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800ccc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ccca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800ccd4:	ee26 6a27 	vmul.f32	s12, s12, s15
 800ccd8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ccdc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800cce6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ccea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800ccf4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800ccf8:	ee76 7a67 	vsub.f32	s15, s12, s15
        - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + \
 800ccfc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800cd00:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cd04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cd08:	ee67 8a27 	vmul.f32	s17, s14, s15
        ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800cd0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800cd1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd1e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800cd28:	eeb0 0a67 	vmov.f32	s0, s15
 800cd2c:	f005 fb8c 	bl	8012448 <cosf>
 800cd30:	eef0 7a40 	vmov.f32	s15, s0
 800cd34:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_ra) \
 800cd38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd3c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800cd46:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd4a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800cd54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800cd62:	ee26 6a27 	vmul.f32	s12, s12, s15
 800cd66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd6a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800cd74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd78:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cd82:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800cd86:	ee76 7a27 	vadd.f32	s15, s12, s15
 800cd8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cd8e:	ee67 7a27 	vmul.f32	s15, s14, s15
        ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800cd92:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_ra) \
 800cd96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cd9a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800cda4:	ee67 8a27 	vmul.f32	s17, s14, s15
        / (ESP_square(instance->transformer_m))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800cda8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cdac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800cdb6:	eeb0 0a67 	vmov.f32	s0, s15
 800cdba:	f7f8 fcbb 	bl	8005734 <ESP_square_impl>
 800cdbe:	eeb0 7a40 	vmov.f32	s14, s0
 800cdc2:	eec8 7a87 	vdiv.f32	s15, s17, s14
        - ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + \
 800cdc6:	ee38 8a67 	vsub.f32	s16, s16, s15
        / (ESP_square(instance->transformer_m))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800cdca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cdce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800cdd8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cddc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800cde6:	eeb0 0a67 	vmov.f32	s0, s15
 800cdea:	f005 fb2d 	bl	8012448 <cosf>
 800cdee:	eef0 7a40 	vmov.f32	s15, s0
 800cdf2:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) \
 800cdf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cdfa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800ce04:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce08:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800ce12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800ce20:	ee26 6a27 	vmul.f32	s12, s12, s15
 800ce24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce28:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800ce32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800ce40:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800ce44:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ce48:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800ce4c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800ce50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce54:	ee67 8a27 	vmul.f32	s17, s14, s15
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800ce58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800ce66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce6a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ce74:	eeb0 0a67 	vmov.f32	s0, s15
 800ce78:	f005 fb2a 	bl	80124d0 <sinf>
 800ce7c:	eef0 7a40 	vmov.f32	s15, s0
 800ce80:	ee29 7a27 	vmul.f32	s14, s18, s15
 800ce84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800ce92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ce96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_x2d) / (ESP_square(instance->transformer_m)));
 800cea0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cea4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800ceae:	ee26 6a27 	vmul.f32	s12, s12, s15
 800ceb2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ceb6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800cec0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cec4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cece:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800ced2:	ee76 7a27 	vadd.f32	s15, s12, s15
        - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800ced6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ceda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cede:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_x2d) / (ESP_square(instance->transformer_m)));
 800cee2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cee6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800cef0:	ee67 8a27 	vmul.f32	s17, s14, s15
 800cef4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cef8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800cf02:	eeb0 0a67 	vmov.f32	s0, s15
 800cf06:	f7f8 fc15 	bl	8005734 <ESP_square_impl>
 800cf0a:	eeb0 7a40 	vmov.f32	s14, s0
 800cf0e:	eec8 7a87 	vdiv.f32	s15, s17, s14
        / (ESP_square(instance->transformer_m))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800cf12:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[29] = (((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800cf16:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
    _A3[30] = 0.0F;
 800cf1a:	f04f 0300 	mov.w	r3, #0
 800cf1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    _A3[31] = 0.0F;
 800cf22:	f04f 0300 	mov.w	r3, #0
 800cf26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    _A3[32] = (-1.0F) * instance->L2_X;
 800cf2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	edd3 7a51 	vldr	s15, [r3, #324]	@ 0x144
 800cf38:	eef1 7a67 	vneg.f32	s15, s15
 800cf3c:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
    _A3[33] = (-1.0F) * instance->L2_R;
 800cf40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 800cf4e:	eef1 7a67 	vneg.f32	s15, s15
 800cf52:	edc7 7a30 	vstr	s15, [r7, #192]	@ 0xc0
    _A3[34] = (((((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800cf56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800cf64:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800cf72:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf7a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800cf84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800cf92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cf96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cf9a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800cfa4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cfa8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cfb2:	ee66 7a27 	vmul.f32	s15, s12, s15
    _A3[34] = (((((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800cfb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfba:	ee27 7a27 	vmul.f32	s14, s14, s15
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800cfbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cfc2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800cfcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cfd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800cfda:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800cfde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cfe2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800cfec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cff0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800cffa:	ee26 6a27 	vmul.f32	s12, s12, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800cffe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d002:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d00c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d010:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d01a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d01e:	ee76 7a67 	vsub.f32	s15, s12, s15
        * instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d022:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d026:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d02a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d02e:	ee37 8a67 	vsub.f32	s16, s14, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800d032:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d036:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 800d040:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d044:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d04e:	eeb0 0a67 	vmov.f32	s0, s15
 800d052:	f005 fa3d 	bl	80124d0 <sinf>
 800d056:	eef0 7a40 	vmov.f32	s15, s0
 800d05a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800d05e:	ee28 8a27 	vmul.f32	s16, s16, s15
        - (((instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) + (instance->L2_X * \
 800d062:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d066:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800d070:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d074:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800d07e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d082:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d086:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800d090:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d094:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d09e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d0a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        instance->L2_G))) + (instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d0b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
        - (((instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) + (instance->L2_X * \
 800d0be:	ee66 7a27 	vmul.f32	s15, s12, s15
 800d0c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d0c6:	ee27 7a27 	vmul.f32	s14, s14, s15
        instance->L2_G))) + (instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d0ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d0d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800d0e6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d0ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d0f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d106:	ee26 6a27 	vmul.f32	s12, s12, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) \
 800d10a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d10e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d118:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d11c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d126:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d12a:	ee76 7a67 	vsub.f32	s15, s12, s15
        instance->L2_G))) + (instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d12e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d132:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d136:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d13a:	ee77 8a27 	vadd.f32	s17, s14, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta)))) \
 800d13e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d142:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800d14c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d150:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d15a:	eeb0 0a67 	vmov.f32	s0, s15
 800d15e:	f005 f973 	bl	8012448 <cosf>
 800d162:	eef0 7a40 	vmov.f32	s15, s0
 800d166:	ee69 7a27 	vmul.f32	s15, s18, s15
 800d16a:	ee68 7aa7 	vmul.f32	s15, s17, s15
        - (((instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) + (instance->L2_X * \
 800d16e:	ee38 8a67 	vsub.f32	s16, s16, s15
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800d172:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d176:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800d180:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d184:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d18e:	eeb0 0a67 	vmov.f32	s0, s15
 800d192:	f005 f99d 	bl	80124d0 <sinf>
 800d196:	eef0 7a40 	vmov.f32	s15, s0
 800d19a:	ee28 7aa7 	vmul.f32	s14, s17, s15
 800d19e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d1ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
        * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d1ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d1c8:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d1cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d1da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1de:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d1e8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d1ec:	ee76 7a27 	vadd.f32	s15, s12, s15
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800d1f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d1f4:	ee67 8a27 	vmul.f32	s17, s14, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d1f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800d206:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d20a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d214:	eeb0 0a67 	vmov.f32	s0, s15
 800d218:	f005 f916 	bl	8012448 <cosf>
 800d21c:	eef0 7a40 	vmov.f32	s15, s0
 800d220:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))))) \
 800d224:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d228:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d232:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d236:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d240:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d244:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d24e:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d252:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d256:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d260:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d264:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d26e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d272:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d276:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d27a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d27e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d282:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d286:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_x2q) / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d28a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d28e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800d298:	ee67 8a27 	vmul.f32	s17, s14, s15
 800d29c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d2aa:	eeb0 0a67 	vmov.f32	s0, s15
 800d2ae:	f7f8 fa41 	bl	8005734 <ESP_square_impl>
 800d2b2:	eeb0 7a40 	vmov.f32	s14, s0
 800d2b6:	eec8 7a87 	vdiv.f32	s15, s17, s14
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800d2ba:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->G1_machine_x2q) / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d2be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800d2cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d2da:	eeb0 0a67 	vmov.f32	s0, s15
 800d2de:	f005 f8b3 	bl	8012448 <cosf>
 800d2e2:	eef0 7a40 	vmov.f32	s15, s0
 800d2e6:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) + (instance->G1_machine_V_MBtoSB \
 800d2ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d2f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d306:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d30a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d314:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d318:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d31c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d326:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d32a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d334:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d338:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d33c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d340:	ee67 8a27 	vmul.f32	s17, s14, s15
 800d344:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d348:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800d352:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d356:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d360:	eeb0 0a67 	vmov.f32	s0, s15
 800d364:	f005 f8b4 	bl	80124d0 <sinf>
 800d368:	eef0 7a40 	vmov.f32	s15, s0
 800d36c:	ee29 7a27 	vmul.f32	s14, s18, s15
 800d370:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d374:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d37e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d382:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d38c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d390:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d39a:	ee26 6a27 	vmul.f32	s12, s12, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_ra) / (ESP_square(instance->transformer_m)));
 800d39e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d3ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d3ba:	ee65 7aa7 	vmul.f32	s15, s11, s15
        * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800d3be:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d3c2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d3c6:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d3ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d3ce:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) + (instance->G1_machine_V_MBtoSB \
 800d3d2:	ee38 7aa7 	vadd.f32	s14, s17, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_ra) / (ESP_square(instance->transformer_m)));
 800d3d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3da:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800d3e4:	ee67 8a27 	vmul.f32	s17, s14, s15
 800d3e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d3f6:	eeb0 0a67 	vmov.f32	s0, s15
 800d3fa:	f7f8 f99b 	bl	8005734 <ESP_square_impl>
 800d3fe:	eeb0 7a40 	vmov.f32	s14, s0
 800d402:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * instance->G1_machine_x2q) / (ESP_square(instance->transformer_m)))) - ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d406:	ee78 7a67 	vsub.f32	s15, s16, s15
    _A3[34] = (((((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800d40a:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
    _A3[35] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800d40e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d412:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800d41c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d420:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800d42a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d42e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d432:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800d43c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d440:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d44a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d44e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d452:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        * instance->L2_G))) + (instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d45c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d460:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d46a:	ee66 7a27 	vmul.f32	s15, s12, s15
    _A3[35] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800d46e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d472:	ee27 7a27 	vmul.f32	s14, s14, s15
        * instance->L2_G))) + (instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d476:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d47a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d484:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d488:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800d492:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d496:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d49a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d4a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d4a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d4b2:	ee26 6a27 	vmul.f32	s12, s12, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800d4b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d4ba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d4c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d4c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d4d2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d4d6:	ee76 7a67 	vsub.f32	s15, s12, s15
        * instance->L2_G))) + (instance->transformer_m * instance->transformer_x * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d4da:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d4de:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d4e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d4e6:	ee37 8a27 	vadd.f32	s16, s14, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_sin(instance->G1_machine_delta))) \
 800d4ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d4ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	edd3 8a0b 	vldr	s17, [r3, #44]	@ 0x2c
 800d4f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d4fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d506:	eeb0 0a67 	vmov.f32	s0, s15
 800d50a:	f004 ffe1 	bl	80124d0 <sinf>
 800d50e:	eef0 7a40 	vmov.f32	s15, s0
 800d512:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800d516:	ee28 8a27 	vmul.f32	s16, s16, s15
        + (((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X * \
 800d51a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d51e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	ed93 7a57 	vldr	s14, [r3, #348]	@ 0x15c
 800d528:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d52c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 800d536:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d53a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d53e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 800d548:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d54c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d556:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d55a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d55e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	ed93 6a51 	vldr	s12, [r3, #324]	@ 0x144
        instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d568:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d56c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
        + (((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X * \
 800d576:	ee66 7a27 	vmul.f32	s15, s12, s15
 800d57a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d57e:	ee27 7a27 	vmul.f32	s14, s14, s15
        instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d582:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d586:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d590:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d594:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 800d59e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d5a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d5a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d5b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d5b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d5be:	ee26 6a27 	vmul.f32	s12, s12, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800d5c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d5c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d5d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d5d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d5de:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d5e2:	ee76 7a67 	vsub.f32	s15, s12, s15
        instance->L2_G))) - (instance->transformer_m * instance->transformer_r * (1.0F + ((instance->L2_R * instance->L2_G) \
 800d5e6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d5ea:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d5ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d5f2:	ee77 8a67 	vsub.f32	s17, s14, s15
        - (instance->L2_X * instance->L2_B))))) * (instance->G1_machine_I_MBtoSB * ESP_cos(instance->G1_machine_delta))) \
 800d5f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d5fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	ed93 9a0b 	vldr	s18, [r3, #44]	@ 0x2c
 800d604:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d608:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d612:	eeb0 0a67 	vmov.f32	s0, s15
 800d616:	f004 ff17 	bl	8012448 <cosf>
 800d61a:	eef0 7a40 	vmov.f32	s15, s0
 800d61e:	ee69 7a27 	vmul.f32	s15, s18, s15
 800d622:	ee68 7aa7 	vmul.f32	s15, s17, s15
        + (((instance->transformer_m * instance->transformer_x * ((instance->L2_R * instance->L2_B) + (instance->L2_X * \
 800d626:	ee38 8a27 	vadd.f32	s16, s16, s15
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800d62a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d62e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800d638:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d63c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d646:	eeb0 0a67 	vmov.f32	s0, s15
 800d64a:	f004 ff41 	bl	80124d0 <sinf>
 800d64e:	eef0 7a40 	vmov.f32	s15, s0
 800d652:	ee28 7aa7 	vmul.f32	s14, s17, s15
 800d656:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d65a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d664:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d668:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
        * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d672:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d676:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d680:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d684:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d688:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d692:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d696:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d6a0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d6a4:	ee76 7a27 	vadd.f32	s15, s12, s15
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800d6a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d6ac:	ee67 8a27 	vmul.f32	s17, s14, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d6b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800d6be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d6cc:	eeb0 0a67 	vmov.f32	s0, s15
 800d6d0:	f004 feba 	bl	8012448 <cosf>
 800d6d4:	eef0 7a40 	vmov.f32	s15, s0
 800d6d8:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B)))))) \
 800d6dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d6ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d6f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d706:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d70a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d70e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d718:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d71c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d726:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d72a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d72e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d732:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d736:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d73a:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d73e:	ee38 7ae7 	vsub.f32	s14, s17, s15
        * instance->G1_machine_ra) / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d742:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d746:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	edd3 7a43 	vldr	s15, [r3, #268]	@ 0x10c
 800d750:	ee67 8a27 	vmul.f32	s17, s14, s15
 800d754:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d758:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d762:	eeb0 0a67 	vmov.f32	s0, s15
 800d766:	f7f7 ffe5 	bl	8005734 <ESP_square_impl>
 800d76a:	eeb0 7a40 	vmov.f32	s14, s0
 800d76e:	eec8 7a87 	vdiv.f32	s15, s17, s14
        + ((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800d772:	ee38 8a27 	vadd.f32	s16, s16, s15
        * instance->G1_machine_ra) / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d776:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d77a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800d784:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d788:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d792:	eeb0 0a67 	vmov.f32	s0, s15
 800d796:	f004 fe57 	bl	8012448 <cosf>
 800d79a:	eef0 7a40 	vmov.f32	s15, s0
 800d79e:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) + (instance->G1_machine_V_MBtoSB \
 800d7a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d7a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d7b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d7b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d7be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d7c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d7cc:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d7d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d7d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d7de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d7e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d7ec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800d7f0:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d7f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d7f8:	ee67 8a27 	vmul.f32	s17, s14, s15
 800d7fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d800:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800d80a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d80e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d818:	eeb0 0a67 	vmov.f32	s0, s15
 800d81c:	f004 fe58 	bl	80124d0 <sinf>
 800d820:	eef0 7a40 	vmov.f32	s15, s0
 800d824:	ee29 7a27 	vmul.f32	s14, s18, s15
 800d828:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d82c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800d836:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d83a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800d844:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d848:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800d852:	ee26 6a27 	vmul.f32	s12, s12, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_x2d) / (ESP_square(instance->transformer_m))));
 800d856:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d85a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800d864:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d868:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800d872:	ee65 7aa7 	vmul.f32	s15, s11, s15
        * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800d876:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d87a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800d87e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d882:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d886:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) + (instance->G1_machine_V_MBtoSB \
 800d88a:	ee38 7aa7 	vadd.f32	s14, s17, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_x2d) / (ESP_square(instance->transformer_m))));
 800d88e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d892:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800d89c:	ee67 8a27 	vmul.f32	s17, s14, s15
 800d8a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d8ae:	eeb0 0a67 	vmov.f32	s0, s15
 800d8b2:	f7f7 ff3f 	bl	8005734 <ESP_square_impl>
 800d8b6:	eeb0 7a40 	vmov.f32	s14, s0
 800d8ba:	eec8 7a87 	vdiv.f32	s15, s17, s14
        * instance->G1_machine_ra) / (ESP_square(instance->transformer_m))) + ((((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800d8be:	ee78 7a27 	vadd.f32	s15, s16, s15
    _A3[35] = (-1.0F) * ((((instance->transformer_m * instance->transformer_r * ((instance->L2_R * instance->L2_B) + (instance->L2_X \
 800d8c2:	eef1 7a67 	vneg.f32	s15, s15
 800d8c6:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
    solution_buffer_for_x_6[0] = (-1.0F) * ((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F \
 800d8ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 800d8d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d8e6:	eeb0 0a67 	vmov.f32	s0, s15
 800d8ea:	f004 fdf1 	bl	80124d0 <sinf>
 800d8ee:	eef0 7a40 	vmov.f32	s15, s0
 800d8f2:	ee28 8a27 	vmul.f32	s16, s16, s15
        / instance->transformer_m) + (((-1.0F) * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2d) \
 800d8f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d904:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d908:	eec7 8a27 	vdiv.f32	s17, s14, s15
 800d90c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d910:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d91a:	eeb1 9a67 	vneg.f32	s18, s15
 800d91e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d922:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d92c:	eeb0 0a67 	vmov.f32	s0, s15
 800d930:	f7f7 ff00 	bl	8005734 <ESP_square_impl>
 800d934:	eeb0 7a40 	vmov.f32	s14, s0
 800d938:	eec9 7a07 	vdiv.f32	s15, s18, s14
 800d93c:	ee78 7aa7 	vadd.f32	s15, s17, s15
    solution_buffer_for_x_6[0] = (-1.0F) * ((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F \
 800d940:	ee28 7a27 	vmul.f32	s14, s16, s15
        / instance->transformer_m) + (((-1.0F) * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2d) \
 800d944:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d948:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800d952:	ee27 8a27 	vmul.f32	s16, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800d956:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d95a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800d964:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d968:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800d972:	eeb0 0a67 	vmov.f32	s0, s15
 800d976:	f004 fd67 	bl	8012448 <cosf>
 800d97a:	eef0 7a40 	vmov.f32	s15, s0
 800d97e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800d982:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d986:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d990:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d994:	ee87 9a27 	vdiv.f32	s18, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q));
 800d998:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d99c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d9a6:	eef1 9a67 	vneg.f32	s19, s15
 800d9aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800d9b8:	eeb0 0a67 	vmov.f32	s0, s15
 800d9bc:	f7f7 feba 	bl	8005734 <ESP_square_impl>
 800d9c0:	eeb0 7a40 	vmov.f32	s14, s0
 800d9c4:	eec9 7a87 	vdiv.f32	s15, s19, s14
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800d9c8:	ee79 7a27 	vadd.f32	s15, s18, s15
 800d9cc:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q));
 800d9d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800d9de:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800d9e2:	ee78 7a27 	vadd.f32	s15, s16, s15
    solution_buffer_for_x_6[0] = (-1.0F) * ((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F \
 800d9e6:	eef1 7a67 	vneg.f32	s15, s15
 800d9ea:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc
    solution_buffer_for_x_6[1] = (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) \
 800d9ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 800d9fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da00:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800da0a:	eeb0 0a67 	vmov.f32	s0, s15
 800da0e:	f004 fd1b 	bl	8012448 <cosf>
 800da12:	eef0 7a40 	vmov.f32	s15, s0
 800da16:	ee28 8a27 	vmul.f32	s16, s16, s15
 800da1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da1e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800da28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da2c:	eec7 8a27 	vdiv.f32	s17, s14, s15
        + (((-1.0F) * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2d) - \
 800da30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da34:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800da3e:	eeb1 9a67 	vneg.f32	s18, s15
 800da42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da46:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800da50:	eeb0 0a67 	vmov.f32	s0, s15
 800da54:	f7f7 fe6e 	bl	8005734 <ESP_square_impl>
 800da58:	eeb0 7a40 	vmov.f32	s14, s0
 800da5c:	eec9 7a07 	vdiv.f32	s15, s18, s14
 800da60:	ee78 7aa7 	vadd.f32	s15, s17, s15
    solution_buffer_for_x_6[1] = (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) \
 800da64:	ee28 7a27 	vmul.f32	s14, s16, s15
        + (((-1.0F) * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2d) - \
 800da68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da6c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800da76:	ee27 8a27 	vmul.f32	s16, s14, s15
        (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800da7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800da88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800da96:	eeb0 0a67 	vmov.f32	s0, s15
 800da9a:	f004 fd19 	bl	80124d0 <sinf>
 800da9e:	eef0 7a40 	vmov.f32	s15, s0
 800daa2:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800daa6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800daaa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800dab4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dab8:	ee87 9a27 	vdiv.f32	s18, s14, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q);
 800dabc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dac0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800daca:	eef1 9a67 	vneg.f32	s19, s15
 800dace:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dad2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800dadc:	eeb0 0a67 	vmov.f32	s0, s15
 800dae0:	f7f7 fe28 	bl	8005734 <ESP_square_impl>
 800dae4:	eeb0 7a40 	vmov.f32	s14, s0
 800dae8:	eec9 7a87 	vdiv.f32	s15, s19, s14
        (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) + (((-1.0F) \
 800daec:	ee79 7a27 	vadd.f32	s15, s18, s15
 800daf0:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2q);
 800daf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800daf8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800db02:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (((-1.0F) * instance->transformer_m) / (ESP_square(instance->transformer_m)))) * instance->G1_machine_e2d) - \
 800db06:	ee78 7a67 	vsub.f32	s15, s16, s15
    solution_buffer_for_x_6[1] = (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * ((1.0F / instance->transformer_m) \
 800db0a:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
    solution_buffer_for_x_6[2] = instance->B3_p_vr - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800db0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db12:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	ed93 8a5c 	vldr	s16, [r3, #368]	@ 0x170
 800db1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800db2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800db38:	eeb0 0a67 	vmov.f32	s0, s15
 800db3c:	f004 fcc8 	bl	80124d0 <sinf>
 800db40:	eef0 7a40 	vmov.f32	s15, s0
 800db44:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800db48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800db56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800db64:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800db72:	ee27 7a27 	vmul.f32	s14, s14, s15
 800db76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db7a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800db84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800db92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800db96:	ee77 9a67 	vsub.f32	s19, s14, s15
 800db9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800db9e:	ee07 3a90 	vmov	s15, r3
 800dba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dba6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbaa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dbae:	eddf 0ac9 	vldr	s1, [pc, #804]	@ 800ded4 <DoStep+0x4604>
 800dbb2:	eeb0 0a67 	vmov.f32	s0, s15
 800dbb6:	6818      	ldr	r0, [r3, #0]
 800dbb8:	f7f8 fbc2 	bl	8006340 <ESP_cmp_eq>
 800dbbc:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d119      	bne.n	800dbf6 <DoStep+0x4326>
 800dbc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dbc6:	ee07 3a90 	vmov	s15, r3
 800dbca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbd2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dbd6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800dbda:	eeb0 0a67 	vmov.f32	s0, s15
 800dbde:	6818      	ldr	r0, [r3, #0]
 800dbe0:	f7f8 fbae 	bl	8006340 <ESP_cmp_eq>
 800dbe4:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d002      	beq.n	800dbf0 <DoStep+0x4320>
 800dbea:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 800decc <DoStep+0x45fc>
 800dbee:	e004      	b.n	800dbfa <DoStep+0x432a>
 800dbf0:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 800ded4 <DoStep+0x4604>
 800dbf4:	e001      	b.n	800dbfa <DoStep+0x432a>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800dbf6:	eddf 7ab7 	vldr	s15, [pc, #732]	@ 800ded4 <DoStep+0x4604>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800dbfa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbfe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800dc08:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, \
 800dc0c:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800dc10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dc14:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc18:	ee69 7a27 	vmul.f32	s15, s18, s15
 800dc1c:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800dc20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800dc2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800dc3c:	eeb0 0a67 	vmov.f32	s0, s15
 800dc40:	f004 fc02 	bl	8012448 <cosf>
 800dc44:	eef0 7a40 	vmov.f32	s15, s0
 800dc48:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? \
 800dc4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800dc5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc5e:	ee07 3a90 	vmov	s15, r3
 800dc62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc6a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc6e:	eddf 0a99 	vldr	s1, [pc, #612]	@ 800ded4 <DoStep+0x4604>
 800dc72:	eeb0 0a67 	vmov.f32	s0, s15
 800dc76:	6818      	ldr	r0, [r3, #0]
 800dc78:	f7f8 fb62 	bl	8006340 <ESP_cmp_eq>
 800dc7c:	4603      	mov	r3, r0
        0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) \
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d119      	bne.n	800dcb6 <DoStep+0x43e6>
 800dc82:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc86:	ee07 3a90 	vmov	s15, r3
 800dc8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc92:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dc96:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800dc9a:	eeb0 0a67 	vmov.f32	s0, s15
 800dc9e:	6818      	ldr	r0, [r3, #0]
 800dca0:	f7f8 fb4e 	bl	8006340 <ESP_cmp_eq>
 800dca4:	4603      	mov	r3, r0
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d002      	beq.n	800dcb0 <DoStep+0x43e0>
 800dcaa:	eddf 7a89 	vldr	s15, [pc, #548]	@ 800ded0 <DoStep+0x4600>
 800dcae:	e004      	b.n	800dcba <DoStep+0x43ea>
 800dcb0:	eddf 7a88 	vldr	s15, [pc, #544]	@ 800ded4 <DoStep+0x4604>
 800dcb4:	e001      	b.n	800dcba <DoStep+0x43ea>
 800dcb6:	eddf 7a87 	vldr	s15, [pc, #540]	@ 800ded4 <DoStep+0x4604>
 800dcba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800dcc8:	ee27 7a87 	vmul.f32	s14, s15, s14
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB \
 800dccc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800dcda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcde:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800dce8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800dcec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcf0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800dcfa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcfe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800dd08:	ee66 7a27 	vmul.f32	s15, s12, s15
 800dd0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dd10:	ee77 7a67 	vsub.f32	s15, s14, s15
        * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? \
 800dd14:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800dd18:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800dd1c:	ee38 7ae7 	vsub.f32	s14, s17, s15
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB \
 800dd20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800dd2e:	ee67 8a27 	vmul.f32	s17, s14, s15
 800dd32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - \
 800dd40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800dd4e:	eeb0 0a67 	vmov.f32	s0, s15
 800dd52:	f004 fb79 	bl	8012448 <cosf>
 800dd56:	eef0 7a40 	vmov.f32	s15, s0
 800dd5a:	ee29 9a27 	vmul.f32	s18, s18, s15
 800dd5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800dd6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800dd7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800dd88:	ee27 7a27 	vmul.f32	s14, s14, s15
        (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800dd8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd90:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800dd9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800dda8:	ee66 7aa7 	vmul.f32	s15, s13, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - \
 800ddac:	ee37 aa67 	vsub.f32	s20, s14, s15
        (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800ddb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ddb4:	ee07 3a90 	vmov	s15, r3
 800ddb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddbc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ddc0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ddc4:	eddf 0a43 	vldr	s1, [pc, #268]	@ 800ded4 <DoStep+0x4604>
 800ddc8:	eeb0 0a67 	vmov.f32	s0, s15
 800ddcc:	6818      	ldr	r0, [r3, #0]
 800ddce:	f7f8 fab7 	bl	8006340 <ESP_cmp_eq>
 800ddd2:	4603      	mov	r3, r0
        ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_X))))) \
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d119      	bne.n	800de0c <DoStep+0x453c>
 800ddd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dddc:	ee07 3a90 	vmov	s15, r3
 800dde0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dde4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dde8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ddec:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800ddf0:	eeb0 0a67 	vmov.f32	s0, s15
 800ddf4:	6818      	ldr	r0, [r3, #0]
 800ddf6:	f7f8 faa3 	bl	8006340 <ESP_cmp_eq>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d002      	beq.n	800de06 <DoStep+0x4536>
 800de00:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800decc <DoStep+0x45fc>
 800de04:	e004      	b.n	800de10 <DoStep+0x4540>
 800de06:	eddf 7a33 	vldr	s15, [pc, #204]	@ 800ded4 <DoStep+0x4604>
 800de0a:	e001      	b.n	800de10 <DoStep+0x4540>
 800de0c:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800ded4 <DoStep+0x4604>
 800de10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800de14:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800de1e:	ee67 7a87 	vmul.f32	s15, s15, s14
        (instance->L1_X * instance->L1_B) - ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) \
 800de22:	ee7a 7a67 	vsub.f32	s15, s20, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L1_R * instance->L1_G) - \
 800de26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800de2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de2e:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800de32:	ee29 9a27 	vmul.f32	s18, s18, s15
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800de36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800de3a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	edd3 9a0f 	vldr	s19, [r3, #60]	@ 0x3c
 800de44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800de48:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800de52:	eeb0 0a67 	vmov.f32	s0, s15
 800de56:	f004 fb3b 	bl	80124d0 <sinf>
 800de5a:	eef0 7a40 	vmov.f32	s15, s0
 800de5e:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800de62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800de66:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	ed93 aa57 	vldr	s20, [r3, #348]	@ 0x15c
 800de70:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de74:	ee07 3a90 	vmov	s15, r3
 800de78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800de80:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800de84:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800ded4 <DoStep+0x4604>
 800de88:	eeb0 0a67 	vmov.f32	s0, s15
 800de8c:	6818      	ldr	r0, [r3, #0]
 800de8e:	f7f8 fa57 	bl	8006340 <ESP_cmp_eq>
 800de92:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800de94:	2b00      	cmp	r3, #0
 800de96:	d11f      	bne.n	800ded8 <DoStep+0x4608>
 800de98:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de9c:	ee07 3a90 	vmov	s15, r3
 800dea0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dea4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dea8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800deac:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800deb0:	eeb0 0a67 	vmov.f32	s0, s15
 800deb4:	6818      	ldr	r0, [r3, #0]
 800deb6:	f7f8 fa43 	bl	8006340 <ESP_cmp_eq>
 800deba:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) \
 800debc:	2b00      	cmp	r3, #0
 800debe:	d002      	beq.n	800dec6 <DoStep+0x45f6>
 800dec0:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800ded0 <DoStep+0x4600>
 800dec4:	e00a      	b.n	800dedc <DoStep+0x460c>
 800dec6:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800ded4 <DoStep+0x4604>
 800deca:	e007      	b.n	800dedc <DoStep+0x460c>
 800decc:	c50ac000 	.word	0xc50ac000
 800ded0:	450ac000 	.word	0x450ac000
 800ded4:	00000000 	.word	0x00000000
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800ded8:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800ded4 <DoStep+0x4604>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_R) - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) \
 800dedc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dee0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800deea:	ee27 7a87 	vmul.f32	s14, s15, s14
 800deee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800def2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	edd3 6a4c 	vldr	s13, [r3, #304]	@ 0x130
 800defc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df00:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800df0a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800df0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df12:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	ed93 6a4d 	vldr	s12, [r3, #308]	@ 0x134
 800df1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800df2a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800df2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df32:	ee77 7a67 	vsub.f32	s15, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (((ESP_isTrue(ESP_cmp_eq(instance, \
 800df36:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800df3a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800df3e:	ee39 7a27 	vadd.f32	s14, s18, s15
        * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800df42:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df46:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800df50:	ee67 7a27 	vmul.f32	s15, s14, s15
        - ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G)))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB \
 800df54:	ee78 8aa7 	vadd.f32	s17, s17, s15
        * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800df58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800df66:	eeb0 0a67 	vmov.f32	s0, s15
 800df6a:	f7f7 fbe3 	bl	8005734 <ESP_square_impl>
 800df6e:	eeb0 7a40 	vmov.f32	s14, s0
 800df72:	eec8 7a87 	vdiv.f32	s15, s17, s14
    solution_buffer_for_x_6[2] = instance->B3_p_vr - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800df76:	ee78 7a67 	vsub.f32	s15, s16, s15
 800df7a:	edc7 7a35 	vstr	s15, [r7, #212]	@ 0xd4
    solution_buffer_for_x_6[3] = instance->B3_p_vi - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800df7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df82:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	ed93 8a5b 	vldr	s16, [r3, #364]	@ 0x16c
 800df8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df90:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800df9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800dfa8:	eeb0 0a67 	vmov.f32	s0, s15
 800dfac:	f004 fa90 	bl	80124d0 <sinf>
 800dfb0:	eef0 7a40 	vmov.f32	s15, s0
 800dfb4:	ee68 8aa7 	vmul.f32	s17, s17, s15
        * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800dfb8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dfbc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	ed93 9a57 	vldr	s18, [r3, #348]	@ 0x15c
 800dfc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dfca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800dfd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dfd8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800dfe2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dfe6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dfea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800dff4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dff8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800e002:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e006:	ee77 9a27 	vadd.f32	s19, s14, s15
 800e00a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e00e:	ee07 3a90 	vmov	s15, r3
 800e012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e016:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e01a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e01e:	ed5f 0a53 	vldr	s1, [pc, #-332]	@ 800ded4 <DoStep+0x4604>
 800e022:	eeb0 0a67 	vmov.f32	s0, s15
 800e026:	6818      	ldr	r0, [r3, #0]
 800e028:	f7f8 f98a 	bl	8006340 <ESP_cmp_eq>
 800e02c:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d119      	bne.n	800e066 <DoStep+0x4796>
 800e032:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e036:	ee07 3a90 	vmov	s15, r3
 800e03a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e03e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e042:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e046:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800e04a:	eeb0 0a67 	vmov.f32	s0, s15
 800e04e:	6818      	ldr	r0, [r3, #0]
 800e050:	f7f8 f976 	bl	8006340 <ESP_cmp_eq>
 800e054:	4603      	mov	r3, r0
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e056:	2b00      	cmp	r3, #0
 800e058:	d002      	beq.n	800e060 <DoStep+0x4790>
 800e05a:	ed5f 7a64 	vldr	s15, [pc, #-400]	@ 800decc <DoStep+0x45fc>
 800e05e:	e004      	b.n	800e06a <DoStep+0x479a>
 800e060:	ed5f 7a64 	vldr	s15, [pc, #-400]	@ 800ded4 <DoStep+0x4604>
 800e064:	e001      	b.n	800e06a <DoStep+0x479a>
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800e066:	ed5f 7a65 	vldr	s15, [pc, #-404]	@ 800ded4 <DoStep+0x4604>
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e06a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e06e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800e078:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * ((instance->L1_R * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800e07c:	ee79 7aa7 	vadd.f32	s15, s19, s15
 800e080:	ee69 7a27 	vmul.f32	s15, s18, s15
 800e084:	ee68 8aa7 	vmul.f32	s17, s17, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e088:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e08c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800e096:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e09a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e0a4:	eeb0 0a67 	vmov.f32	s0, s15
 800e0a8:	f004 f9ce 	bl	8012448 <cosf>
 800e0ac:	eef0 7a40 	vmov.f32	s15, s0
 800e0b0:	ee29 9a27 	vmul.f32	s18, s18, s15
        * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800e0b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800e0c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800e0d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800e0de:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e0e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800e0f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800e0fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e102:	ee37 aa67 	vsub.f32	s20, s14, s15
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800e106:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e10a:	ee07 3a90 	vmov	s15, r3
 800e10e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e112:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e116:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e11a:	ed5f 0a92 	vldr	s1, [pc, #-584]	@ 800ded4 <DoStep+0x4604>
 800e11e:	eeb0 0a67 	vmov.f32	s0, s15
 800e122:	6818      	ldr	r0, [r3, #0]
 800e124:	f7f8 f90c 	bl	8006340 <ESP_cmp_eq>
 800e128:	4603      	mov	r3, r0
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d119      	bne.n	800e162 <DoStep+0x4892>
 800e12e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e132:	ee07 3a90 	vmov	s15, r3
 800e136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e13a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e13e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e142:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800e146:	eeb0 0a67 	vmov.f32	s0, s15
 800e14a:	6818      	ldr	r0, [r3, #0]
 800e14c:	f7f8 f8f8 	bl	8006340 <ESP_cmp_eq>
 800e150:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2d) \
 800e152:	2b00      	cmp	r3, #0
 800e154:	d002      	beq.n	800e15c <DoStep+0x488c>
 800e156:	ed5f 7aa2 	vldr	s15, [pc, #-648]	@ 800ded0 <DoStep+0x4600>
 800e15a:	e004      	b.n	800e166 <DoStep+0x4896>
 800e15c:	ed5f 7aa3 	vldr	s15, [pc, #-652]	@ 800ded4 <DoStep+0x4604>
 800e160:	e001      	b.n	800e166 <DoStep+0x4896>
        ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800e162:	ed5f 7aa4 	vldr	s15, [pc, #-656]	@ 800ded4 <DoStep+0x4604>
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2d) \
 800e166:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e16a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800e174:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (instance->transformer_m * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + \
 800e178:	ee7a 7a27 	vadd.f32	s15, s20, s15
 800e17c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e180:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e184:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800e188:	ee69 7a27 	vmul.f32	s15, s18, s15
        ESP_true)) ? (-2220.0F) : 0.0F) * instance->L1_R)))) - (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e18c:	ee38 7ae7 	vsub.f32	s14, s17, s15
        real(DymolaConvertInputToREAL0), ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2d) \
 800e190:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e194:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800e19e:	ee67 8a27 	vmul.f32	s17, s14, s15
        + (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R \
 800e1a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e1a6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800e1b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e1b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e1be:	eeb0 0a67 	vmov.f32	s0, s15
 800e1c2:	f004 f941 	bl	8012448 <cosf>
 800e1c6:	eef0 7a40 	vmov.f32	s15, s0
 800e1ca:	ee29 9a27 	vmul.f32	s18, s18, s15
 800e1ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e1d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	edd3 9a57 	vldr	s19, [r3, #348]	@ 0x15c
 800e1dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e1e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800e1ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e1ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800e1f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e200:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800e20a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e20e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800e218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e21c:	ee37 aa27 	vadd.f32	s20, s14, s15
 800e220:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e224:	ee07 3a90 	vmov	s15, r3
 800e228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e22c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e230:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e234:	ed5f 0ad9 	vldr	s1, [pc, #-868]	@ 800ded4 <DoStep+0x4604>
 800e238:	eeb0 0a67 	vmov.f32	s0, s15
 800e23c:	6818      	ldr	r0, [r3, #0]
 800e23e:	f7f8 f87f 	bl	8006340 <ESP_cmp_eq>
 800e242:	4603      	mov	r3, r0
        ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_true)) ? (-2220.0F) : \
 800e244:	2b00      	cmp	r3, #0
 800e246:	d119      	bne.n	800e27c <DoStep+0x49ac>
 800e248:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e24c:	ee07 3a90 	vmov	s15, r3
 800e250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e254:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e258:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e25c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800e260:	eeb0 0a67 	vmov.f32	s0, s15
 800e264:	6818      	ldr	r0, [r3, #0]
 800e266:	f7f8 f86b 	bl	8006340 <ESP_cmp_eq>
 800e26a:	4603      	mov	r3, r0
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d002      	beq.n	800e276 <DoStep+0x49a6>
 800e270:	eddf 7a41 	vldr	s15, [pc, #260]	@ 800e378 <DoStep+0x4aa8>
 800e274:	e004      	b.n	800e280 <DoStep+0x49b0>
 800e276:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800e380 <DoStep+0x4ab0>
 800e27a:	e001      	b.n	800e280 <DoStep+0x49b0>
 800e27c:	eddf 7a40 	vldr	s15, [pc, #256]	@ 800e380 <DoStep+0x4ab0>
        0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m \
 800e280:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e284:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800e28e:	ee67 7a87 	vmul.f32	s15, s15, s14
        * instance->L1_B) + (instance->L1_X * instance->L1_G) + ((ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800e292:	ee7a 7a27 	vadd.f32	s15, s20, s15
        + (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R \
 800e296:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800e29a:	ee29 9a27 	vmul.f32	s18, s18, s15
        0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m \
 800e29e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	edd3 9a0f 	vldr	s19, [r3, #60]	@ 0x3c
 800e2ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e2ba:	eeb0 0a67 	vmov.f32	s0, s15
 800e2be:	f004 f907 	bl	80124d0 <sinf>
 800e2c2:	eef0 7a40 	vmov.f32	s15, s0
 800e2c6:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800e2ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	ed93 aa57 	vldr	s20, [r3, #348]	@ 0x15c
        * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800e2d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	ed93 7a4c 	vldr	s14, [r3, #304]	@ 0x130
 800e2e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 800e2f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e2f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	edd3 6a4d 	vldr	s13, [r3, #308]	@ 0x134
 800e306:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e30a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 800e314:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e318:	ee77 aa67 	vsub.f32	s21, s14, s15
 800e31c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e320:	ee07 3a90 	vmov	s15, r3
 800e324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e328:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e32c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e330:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800e380 <DoStep+0x4ab0>
 800e334:	eeb0 0a67 	vmov.f32	s0, s15
 800e338:	6818      	ldr	r0, [r3, #0]
 800e33a:	f7f8 f801 	bl	8006340 <ESP_cmp_eq>
 800e33e:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800e340:	2b00      	cmp	r3, #0
 800e342:	d11f      	bne.n	800e384 <DoStep+0x4ab4>
 800e344:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e348:	ee07 3a90 	vmov	s15, r3
 800e34c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e350:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e354:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e358:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800e35c:	eeb0 0a67 	vmov.f32	s0, s15
 800e360:	6818      	ldr	r0, [r3, #0]
 800e362:	f7f7 ffed 	bl	8006340 <ESP_cmp_eq>
 800e366:	4603      	mov	r3, r0
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d002      	beq.n	800e372 <DoStep+0x4aa2>
 800e36c:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800e37c <DoStep+0x4aac>
 800e370:	e00a      	b.n	800e388 <DoStep+0x4ab8>
 800e372:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800e380 <DoStep+0x4ab0>
 800e376:	e007      	b.n	800e388 <DoStep+0x4ab8>
 800e378:	c50ac000 	.word	0xc50ac000
 800e37c:	450ac000 	.word	0x450ac000
 800e380:	00000000 	.word	0x00000000
        real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), \
 800e384:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800e380 <DoStep+0x4ab0>
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e388:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e38c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 800e396:	ee67 7a87 	vmul.f32	s15, s15, s14
        * (1.0F + (((instance->L1_R * instance->L1_G) - (instance->L1_X * instance->L1_B)) + ((ESP_isTrue(ESP_cmp_eq(instance, \
 800e39a:	ee7a 7aa7 	vadd.f32	s15, s21, s15
 800e39e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e3a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e3a6:	ee6a 7a27 	vmul.f32	s15, s20, s15
        0.0F) * instance->L1_R)))) + (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m \
 800e3aa:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800e3ae:	ee39 7a27 	vadd.f32	s14, s18, s15
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e3b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e3b6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800e3c0:	ee67 7a27 	vmul.f32	s15, s14, s15
        + (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L1_R \
 800e3c4:	ee78 8aa7 	vadd.f32	s17, s17, s15
        ESP_true)) ? 2220.0F : 0.0F) * instance->L1_X)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e3c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e3cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800e3d6:	eeb0 0a67 	vmov.f32	s0, s15
 800e3da:	f7f7 f9ab 	bl	8005734 <ESP_square_impl>
 800e3de:	eeb0 7a40 	vmov.f32	s14, s0
 800e3e2:	eec8 7a87 	vdiv.f32	s15, s17, s14
    solution_buffer_for_x_6[3] = instance->B3_p_vi - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800e3e6:	ee78 7a67 	vsub.f32	s15, s16, s15
 800e3ea:	edc7 7a36 	vstr	s15, [r7, #216]	@ 0xd8
    solution_buffer_for_x_6[4] = instance->B3_p_vr - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800e3ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e3f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	ed93 8a5c 	vldr	s16, [r3, #368]	@ 0x170
 800e3fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e400:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800e40a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e40e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e418:	eeb0 0a67 	vmov.f32	s0, s15
 800e41c:	f004 f858 	bl	80124d0 <sinf>
 800e420:	eef0 7a40 	vmov.f32	s15, s0
 800e424:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - (instance->L2_X * instance->L2_B))))) \
 800e428:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e42c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e436:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e43a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e444:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e448:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e452:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e456:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e45a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e464:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e468:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e472:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800e476:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e47a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800e47e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800e482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e486:	ee67 8a27 	vmul.f32	s17, s14, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800e48a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e48e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800e498:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e49c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e4a6:	eeb0 0a67 	vmov.f32	s0, s15
 800e4aa:	f003 ffcd 	bl	8012448 <cosf>
 800e4ae:	eef0 7a40 	vmov.f32	s15, s0
 800e4b2:	ee29 7a27 	vmul.f32	s14, s18, s15
 800e4b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e4ba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e4c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e4c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB \
 800e4d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e4d6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e4e0:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e4e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e4e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e4f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e4f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e500:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800e504:	ee76 7a27 	vadd.f32	s15, s12, s15
        + (instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * ((instance->L2_R \
 800e508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e50c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e510:	ee38 7aa7 	vadd.f32	s14, s17, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB \
 800e514:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e518:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800e522:	ee67 8a27 	vmul.f32	s17, s14, s15
 800e526:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e52a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800e534:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e538:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e542:	eeb0 0a67 	vmov.f32	s0, s15
 800e546:	f003 ff7f 	bl	8012448 <cosf>
 800e54a:	eef0 7a40 	vmov.f32	s15, s0
 800e54e:	ee29 7a27 	vmul.f32	s14, s18, s15
 800e552:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e556:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e560:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e564:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e56e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e572:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e57c:	ee26 6a27 	vmul.f32	s12, s12, s15
        (instance->L2_X * instance->L2_B))))) - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * \
 800e580:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e584:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e58e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e592:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e59c:	ee65 7aa7 	vmul.f32	s15, s11, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800e5a0:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e5a4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800e5a8:	ee77 7a86 	vadd.f32	s15, s15, s12
 800e5ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e5b0:	ee27 9a27 	vmul.f32	s18, s14, s15
        (instance->L2_X * instance->L2_B))))) - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * \
 800e5b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e5b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	edd3 9a0f 	vldr	s19, [r3, #60]	@ 0x3c
 800e5c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e5c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e5d0:	eeb0 0a67 	vmov.f32	s0, s15
 800e5d4:	f003 ff7c 	bl	80124d0 <sinf>
 800e5d8:	eef0 7a40 	vmov.f32	s15, s0
 800e5dc:	ee29 7aa7 	vmul.f32	s14, s19, s15
        (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_e2q)) \
 800e5e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e5e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e5ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e5f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e5fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e600:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e60a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e60e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e612:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e61c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e620:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e62a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800e62e:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e632:	ee66 7aa7 	vmul.f32	s15, s13, s15
        (instance->L2_X * instance->L2_B))))) - (instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) * \
 800e636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e63a:	ee39 7a67 	vsub.f32	s14, s18, s15
        (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_e2q)) \
 800e63e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e642:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800e64c:	ee67 7a27 	vmul.f32	s15, s14, s15
        * instance->L2_B) + (instance->L2_X * instance->L2_G))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB \
 800e650:	ee78 8aa7 	vadd.f32	s17, s17, s15
        / (ESP_square(instance->transformer_m)));
 800e654:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e658:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800e662:	eeb0 0a67 	vmov.f32	s0, s15
 800e666:	f7f7 f865 	bl	8005734 <ESP_square_impl>
 800e66a:	eeb0 7a40 	vmov.f32	s14, s0
 800e66e:	eec8 7a87 	vdiv.f32	s15, s17, s14
    solution_buffer_for_x_6[4] = instance->B3_p_vr - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800e672:	ee78 7a67 	vsub.f32	s15, s16, s15
 800e676:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
    solution_buffer_for_x_6[5] = instance->B3_p_vi - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800e67a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e67e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	ed93 8a5b 	vldr	s16, [r3, #364]	@ 0x16c
 800e688:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e68c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800e696:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e69a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e6a4:	eeb0 0a67 	vmov.f32	s0, s15
 800e6a8:	f003 ff12 	bl	80124d0 <sinf>
 800e6ac:	eef0 7a40 	vmov.f32	s15, s0
 800e6b0:	ee28 7aa7 	vmul.f32	s14, s17, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB \
 800e6b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e6c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e6d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e6de:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e6e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e6f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e6f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e6fe:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800e702:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e706:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e70a:	ee67 8a27 	vmul.f32	s17, s14, s15
 800e70e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e712:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800e71c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e720:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e72a:	eeb0 0a67 	vmov.f32	s0, s15
 800e72e:	f003 fe8b 	bl	8012448 <cosf>
 800e732:	eef0 7a40 	vmov.f32	s15, s0
 800e736:	ee29 7a27 	vmul.f32	s14, s18, s15
 800e73a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e73e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e748:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e74c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e756:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e75a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e764:	ee26 6a27 	vmul.f32	s12, s12, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e768:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e76c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e776:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e77a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e784:	ee65 7aa7 	vmul.f32	s15, s11, s15
        * ESP_cos(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800e788:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e78c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800e790:	ee77 7a86 	vadd.f32	s15, s15, s12
 800e794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e798:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) - (instance->G1_machine_V_MBtoSB \
 800e79c:	ee38 7ae7 	vsub.f32	s14, s17, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e7a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e7a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800e7ae:	ee67 8a27 	vmul.f32	s17, s14, s15
 800e7b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e7b6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	ed93 9a0f 	vldr	s18, [r3, #60]	@ 0x3c
 800e7c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e7c4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e7ce:	eeb0 0a67 	vmov.f32	s0, s15
 800e7d2:	f003 fe39 	bl	8012448 <cosf>
 800e7d6:	eef0 7a40 	vmov.f32	s15, s0
 800e7da:	ee29 7a27 	vmul.f32	s14, s18, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) + (instance->G1_machine_V_MBtoSB \
 800e7de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e7e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e7ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e7f0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e7fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e7fe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e808:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e80c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e810:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e81a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e81e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e828:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800e82c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e834:	ee27 9a27 	vmul.f32	s18, s14, s15
 800e838:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e83c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	edd3 9a0f 	vldr	s19, [r3, #60]	@ 0x3c
        * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800e846:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e84a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800e854:	eeb0 0a67 	vmov.f32	s0, s15
 800e858:	f003 fe3a 	bl	80124d0 <sinf>
 800e85c:	eef0 7a40 	vmov.f32	s15, s0
 800e860:	ee29 7aa7 	vmul.f32	s14, s19, s15
 800e864:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e868:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 800e872:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e876:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	ed93 6a50 	vldr	s12, [r3, #320]	@ 0x140
 800e880:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e884:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 800e88e:	ee26 6a27 	vmul.f32	s12, s12, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e892:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e896:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	edd3 5a51 	vldr	s11, [r3, #324]	@ 0x144
 800e8a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e8a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 800e8ae:	ee65 7aa7 	vmul.f32	s15, s11, s15
        * ESP_sin(instance->G1_machine_delta) * (instance->transformer_m * (1.0F + ((instance->L2_R * instance->L2_G) - \
 800e8b2:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e8b6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800e8ba:	ee77 7a86 	vadd.f32	s15, s15, s12
 800e8be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e8c2:	ee67 7a27 	vmul.f32	s15, s14, s15
        * (instance->transformer_m * ((instance->L2_R * instance->L2_B) + (instance->L2_X * instance->L2_G)))) + (instance->G1_machine_V_MBtoSB \
 800e8c6:	ee39 7a27 	vadd.f32	s14, s18, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e8ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e8ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800e8d8:	ee67 7a27 	vmul.f32	s15, s14, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_e2d) + (((instance->G1_machine_V_MBtoSB * ESP_cos(instance->G1_machine_delta) \
 800e8dc:	ee78 8aa7 	vadd.f32	s17, s17, s15
        (instance->L2_X * instance->L2_B)))))) * instance->G1_machine_e2q)) / (ESP_square(instance->transformer_m)));
 800e8e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e8e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800e8ee:	eeb0 0a67 	vmov.f32	s0, s15
 800e8f2:	f7f6 ff1f 	bl	8005734 <ESP_square_impl>
 800e8f6:	eeb0 7a40 	vmov.f32	s14, s0
 800e8fa:	eec8 7a87 	vdiv.f32	s15, s17, s14
    solution_buffer_for_x_6[5] = instance->B3_p_vi - (((((instance->G1_machine_V_MBtoSB * ESP_sin(instance->G1_machine_delta) \
 800e8fe:	ee78 7a67 	vsub.f32	s15, s16, s15
 800e902:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
    instance->ErrorSignals |= ESP_solveLinearEquations(6, _A3, solution_buffer_for_x_6, _pivot5, _work4);
 800e906:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e90a:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 800e90e:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800e912:	f107 030c 	add.w	r3, r7, #12
 800e916:	9300      	str	r3, [sp, #0]
 800e918:	4603      	mov	r3, r0
 800e91a:	2006      	movs	r0, #6
 800e91c:	f7f7 f918 	bl	8005b50 <ESP_solveLinearEquations>
 800e920:	4602      	mov	r2, r0
 800e922:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e926:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	431a      	orrs	r2, r3
 800e930:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e934:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	601a      	str	r2, [r3, #0]
    /* Row 5: */
    /* Row 6: */
    /* b vector: */

    /* (474:3) if signal in SOLVE_LINEAR_EQUATIONS_FAILED then... */
    ESP_tmp_signals = instance->ErrorSignals & ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 800e93c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e940:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f003 0308 	and.w	r3, r3, #8
 800e94c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    if(ESP_tmp_signals != ErrorSignal_NONE) {
 800e950:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e954:	2b00      	cmp	r3, #0
 800e956:	d01d      	beq.n	800e994 <DoStep+0x50c4>
        instance->ErrorSignals ^= ESP_tmp_signals;
 800e958:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e95c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	681a      	ldr	r2, [r3, #0]
 800e964:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e968:	405a      	eors	r2, r3
 800e96a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e96e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	601a      	str	r2, [r3, #0]
        /* Propagate error but leave states as they are: */

        /* (476:4) signal SOLVE_LINEAR_EQUATIONS_FAILED */
        instance->ErrorSignals |= ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 800e976:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e97a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f043 0208 	orr.w	r2, r3, #8
 800e986:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e98a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	601a      	str	r2, [r3, #0]
 800e992:	e035      	b.n	800ea00 <DoStep+0x5130>
    } else {
        /* Only if the system can be solved, assign computed states: */

        /* (479:4) self.'transformer.n.ii' := 'solution_buffer.for.x[6]'[1]; */
        instance->transformer_n_ii = solution_buffer_for_x_6[0];
 800e994:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800e998:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e99c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc

        /* (480:4) self.'transformer.n.ir' := 'solution_buffer.for.x[6]'[2]; */
        instance->transformer_n_ir = solution_buffer_for_x_6[1];
 800e9a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e9aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e9ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0

        /* (481:4) self.'L2.p.ir' := 'solution_buffer.for.x[6]'[3]; */
        instance->L2_p_ir = solution_buffer_for_x_6[2];
 800e9b8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800e9bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e9c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

        /* (482:4) self.'L2.p.ii' := 'solution_buffer.for.x[6]'[4]; */
        instance->L2_p_ii = solution_buffer_for_x_6[3];
 800e9ca:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800e9ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e9d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4

        /* (483:4) self.'G1.machine.iq' := 'solution_buffer.for.x[6]'[5]; */
        instance->G1_machine_iq = solution_buffer_for_x_6[4];
 800e9dc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e9e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e9e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

        /* (484:4) self.'G1.machine.id' := 'solution_buffer.for.x[6]'[6]; */
        instance->G1_machine_id = solution_buffer_for_x_6[5];
 800e9ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e9f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e9f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	f8c3 21b8 	str.w	r2, [r3, #440]	@ 0x1b8
    }

    /* (486:3) 'transformer.p.ir' := self.'G1.machine.I_MBtoSB' * ((sin(self.'G1.machine.delta') * self.'G1.machine.id') + (cos(self.'G1.machine.delta') * self.'G1.machine.iq')); */
    transformer_p_ir = instance->G1_machine_I_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * instance->G1_machine_id) \
 800ea00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea04:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	ed93 8a0b 	vldr	s16, [r3, #44]	@ 0x2c
 800ea0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea12:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ea1c:	eeb0 0a67 	vmov.f32	s0, s15
 800ea20:	f003 fd56 	bl	80124d0 <sinf>
 800ea24:	eeb0 7a40 	vmov.f32	s14, s0
 800ea28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800ea36:	ee67 8a27 	vmul.f32	s17, s14, s15
        + (ESP_cos(instance->G1_machine_delta) * instance->G1_machine_iq));
 800ea3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea3e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ea48:	eeb0 0a67 	vmov.f32	s0, s15
 800ea4c:	f003 fcfc 	bl	8012448 <cosf>
 800ea50:	eeb0 7a40 	vmov.f32	s14, s0
 800ea54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800ea62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea66:	ee78 7aa7 	vadd.f32	s15, s17, s15
    transformer_p_ir = instance->G1_machine_I_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * instance->G1_machine_id) \
 800ea6a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800ea6e:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124

    /* (487:3) 'transformer.p.ii' := self.'G1.machine.I_MBtoSB' * ((sin(self.'G1.machine.delta') * self.'G1.machine.iq') - (cos(self.'G1.machine.delta') * self.'G1.machine.id')); */
    transformer_p_ii = instance->G1_machine_I_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * instance->G1_machine_iq) \
 800ea72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea76:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	ed93 8a0b 	vldr	s16, [r3, #44]	@ 0x2c
 800ea80:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea84:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ea8e:	eeb0 0a67 	vmov.f32	s0, s15
 800ea92:	f003 fd1d 	bl	80124d0 <sinf>
 800ea96:	eeb0 7a40 	vmov.f32	s14, s0
 800ea9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ea9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800eaa8:	ee67 8a27 	vmul.f32	s17, s14, s15
        - (ESP_cos(instance->G1_machine_delta) * instance->G1_machine_id));
 800eaac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eab0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800eaba:	eeb0 0a67 	vmov.f32	s0, s15
 800eabe:	f003 fcc3 	bl	8012448 <cosf>
 800eac2:	eeb0 7a40 	vmov.f32	s14, s0
 800eac6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eaca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800ead4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ead8:	ee78 7ae7 	vsub.f32	s15, s17, s15
    transformer_p_ii = instance->G1_machine_I_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * instance->G1_machine_iq) \
 800eadc:	ee68 7a27 	vmul.f32	s15, s16, s15
 800eae0:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120

    /* (488:3) 'G1.machine.vd' := (self.'G1.machine.e2d' - (self.'G1.machine.ra' * self.'G1.machine.id')) + (self.'G1.machine.x2q' * self.'G1.machine.iq'); */
    G1_machine_vd = (instance->G1_machine_e2d - (instance->G1_machine_ra * instance->G1_machine_id)) + (instance->G1_machine_x2q \
 800eae4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eae8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 800eaf2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eaf6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 800eb00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb04:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800eb0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eb12:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eb16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb1a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	edd3 6a47 	vldr	s13, [r3, #284]	@ 0x11c
        * instance->G1_machine_iq);
 800eb24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb28:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800eb32:	ee66 7aa7 	vmul.f32	s15, s13, s15
    G1_machine_vd = (instance->G1_machine_e2d - (instance->G1_machine_ra * instance->G1_machine_id)) + (instance->G1_machine_x2q \
 800eb36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eb3a:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c

    /* (489:3) 'G1.machine.vq' := self.'G1.machine.e2q' - ((self.'G1.machine.ra' * self.'G1.machine.iq') + (self.'G1.machine.x2d' * self.'G1.machine.id')); */
    G1_machine_vq = instance->G1_machine_e2q - ((instance->G1_machine_ra * instance->G1_machine_iq) + (instance->G1_machine_x2d \
 800eb3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb42:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 800eb4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 800eb5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb5e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800eb68:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800eb6c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	ed93 6a46 	vldr	s12, [r3, #280]	@ 0x118
        * instance->G1_machine_id));
 800eb7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800eb88:	ee66 7a27 	vmul.f32	s15, s12, s15
    G1_machine_vq = instance->G1_machine_e2q - ((instance->G1_machine_ra * instance->G1_machine_iq) + (instance->G1_machine_x2d \
 800eb8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eb90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb94:	edc7 7a46 	vstr	s15, [r7, #280]	@ 0x118

    /* (490:3) 'B1.p.vr' := self.'G1.machine.V_MBtoSB' * ((sin(self.'G1.machine.delta') * 'G1.machine.vd') + (cos(self.'G1.machine.delta') * 'G1.machine.vq')); */
    B1_p_vr = instance->G1_machine_V_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * G1_machine_vd) + (ESP_cos(instance->G1_machine_delta) \
 800eb98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eb9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 800eba6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ebaa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ebb4:	eeb0 0a67 	vmov.f32	s0, s15
 800ebb8:	f003 fc8a 	bl	80124d0 <sinf>
 800ebbc:	eeb0 7a40 	vmov.f32	s14, s0
 800ebc0:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800ebc4:	ee67 8a27 	vmul.f32	s17, s14, s15
 800ebc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ebcc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ebd6:	eeb0 0a67 	vmov.f32	s0, s15
 800ebda:	f003 fc35 	bl	8012448 <cosf>
 800ebde:	eeb0 7a40 	vmov.f32	s14, s0
        * G1_machine_vq));
 800ebe2:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800ebe6:	ee67 7a27 	vmul.f32	s15, s14, s15
    B1_p_vr = instance->G1_machine_V_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * G1_machine_vd) + (ESP_cos(instance->G1_machine_delta) \
 800ebea:	ee78 7aa7 	vadd.f32	s15, s17, s15
 800ebee:	ee68 7a27 	vmul.f32	s15, s16, s15
 800ebf2:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114

    /* (491:3) 'B2.p.vr' := ((('B1.p.vr' / (self.'transformer.m' ^ 2)) - (self.'transformer.r' * 'transformer.p.ir')) + (self.'transformer.x' * 'transformer.p.ii')) * self.'transformer.m'; */
    B2_p_vr = (((B1_p_vr / (ESP_square(instance->transformer_m))) - (instance->transformer_r * transformer_p_ir)) + (instance->transformer_x \
 800ebf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ebfa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800ec04:	eeb0 0a67 	vmov.f32	s0, s15
 800ec08:	f7f6 fd94 	bl	8005734 <ESP_square_impl>
 800ec0c:	eef0 6a40 	vmov.f32	s13, s0
 800ec10:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 800ec14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ec18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ec1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 800ec26:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 800ec2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ec32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ec36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	edd3 6a2d 	vldr	s13, [r3, #180]	@ 0xb4
        * transformer_p_ii)) * instance->transformer_m;
 800ec40:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 800ec44:	ee66 7aa7 	vmul.f32	s15, s13, s15
    B2_p_vr = (((B1_p_vr / (ESP_square(instance->transformer_m))) - (instance->transformer_r * transformer_p_ir)) + (instance->transformer_x \
 800ec48:	ee37 7a27 	vadd.f32	s14, s14, s15
        * transformer_p_ii)) * instance->transformer_m;
 800ec4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ec50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
    B2_p_vr = (((B1_p_vr / (ESP_square(instance->transformer_m))) - (instance->transformer_r * transformer_p_ir)) + (instance->transformer_x \
 800ec5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec5e:	edc7 7a44 	vstr	s15, [r7, #272]	@ 0x110

    /* (492:3) 'pwFault4efmi.p.ii' := if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true (-2.22e+3) * 'B2.p.vr' else 0.0; */
    pwFault4efmi_p_ii = ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800ec62:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ec66:	ee07 3a90 	vmov	s15, r3
 800ec6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ec72:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ec76:	eddf 0a63 	vldr	s1, [pc, #396]	@ 800ee04 <DoStep+0x5534>
 800ec7a:	eeb0 0a67 	vmov.f32	s0, s15
 800ec7e:	6818      	ldr	r0, [r3, #0]
 800ec80:	f7f7 fb5e 	bl	8006340 <ESP_cmp_eq>
 800ec84:	4603      	mov	r3, r0
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d11d      	bne.n	800ecc6 <DoStep+0x53f6>
 800ec8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ec8e:	ee07 3a90 	vmov	s15, r3
 800ec92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ec9a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ec9e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800eca2:	eeb0 0a67 	vmov.f32	s0, s15
 800eca6:	6818      	ldr	r0, [r3, #0]
 800eca8:	f7f7 fb4a 	bl	8006340 <ESP_cmp_eq>
 800ecac:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? ((-2220.0F) * B2_p_vr) : 0.0F;
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d006      	beq.n	800ecc0 <DoStep+0x53f0>
 800ecb2:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 800ecb6:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 800edfc <DoStep+0x552c>
 800ecba:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ecbe:	e004      	b.n	800ecca <DoStep+0x53fa>
 800ecc0:	eddf 7a50 	vldr	s15, [pc, #320]	@ 800ee04 <DoStep+0x5534>
 800ecc4:	e001      	b.n	800ecca <DoStep+0x53fa>
    pwFault4efmi_p_ii = ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800ecc6:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800ee04 <DoStep+0x5534>
 800ecca:	edc7 7a43 	vstr	s15, [r7, #268]	@ 0x10c

    /* (493:3) 'B1.p.vi' := self.'G1.machine.V_MBtoSB' * ((sin(self.'G1.machine.delta') * 'G1.machine.vq') - (cos(self.'G1.machine.delta') * 'G1.machine.vd')); */
    B1_p_vi = instance->G1_machine_V_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * G1_machine_vq) - (ESP_cos(instance->G1_machine_delta) \
 800ecce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ecd2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	ed93 8a0f 	vldr	s16, [r3, #60]	@ 0x3c
 800ecdc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ece0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ecea:	eeb0 0a67 	vmov.f32	s0, s15
 800ecee:	f003 fbef 	bl	80124d0 <sinf>
 800ecf2:	eeb0 7a40 	vmov.f32	s14, s0
 800ecf6:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800ecfa:	ee67 8a27 	vmul.f32	s17, s14, s15
 800ecfe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ed02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800ed0c:	eeb0 0a67 	vmov.f32	s0, s15
 800ed10:	f003 fb9a 	bl	8012448 <cosf>
 800ed14:	eeb0 7a40 	vmov.f32	s14, s0
        * G1_machine_vd));
 800ed18:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800ed1c:	ee67 7a27 	vmul.f32	s15, s14, s15
    B1_p_vi = instance->G1_machine_V_MBtoSB * ((ESP_sin(instance->G1_machine_delta) * G1_machine_vq) - (ESP_cos(instance->G1_machine_delta) \
 800ed20:	ee78 7ae7 	vsub.f32	s15, s17, s15
 800ed24:	ee68 7a27 	vmul.f32	s15, s16, s15
 800ed28:	edc7 7a42 	vstr	s15, [r7, #264]	@ 0x108

    /* (494:3) 'B2.p.vi' := (('B1.p.vi' / (self.'transformer.m' ^ 2)) - ((self.'transformer.r' * 'transformer.p.ii') + (self.'transformer.x' * 'transformer.p.ir'))) * self.'transformer.m'; */
    B2_p_vi = ((B1_p_vi / (ESP_square(instance->transformer_m))) - ((instance->transformer_r * transformer_p_ii) + (instance->transformer_x \
 800ed2c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ed30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 800ed3a:	eeb0 0a67 	vmov.f32	s0, s15
 800ed3e:	f7f6 fcf9 	bl	8005734 <ESP_square_impl>
 800ed42:	eef0 6a40 	vmov.f32	s13, s0
 800ed46:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 800ed4a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ed4e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ed52:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 800ed5c:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 800ed60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ed64:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ed68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	ed93 6a2d 	vldr	s12, [r3, #180]	@ 0xb4
        * transformer_p_ir))) * instance->transformer_m;
 800ed72:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 800ed76:	ee66 7a27 	vmul.f32	s15, s12, s15
    B2_p_vi = ((B1_p_vi / (ESP_square(instance->transformer_m))) - ((instance->transformer_r * transformer_p_ii) + (instance->transformer_x \
 800ed7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed7e:	ee37 7a67 	vsub.f32	s14, s14, s15
        * transformer_p_ir))) * instance->transformer_m;
 800ed82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ed86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
    B2_p_vi = ((B1_p_vi / (ESP_square(instance->transformer_m))) - ((instance->transformer_r * transformer_p_ii) + (instance->transformer_x \
 800ed90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed94:	edc7 7a41 	vstr	s15, [r7, #260]	@ 0x104

    /* (495:3) 'pwFault4efmi.p.ir' := if real(DymolaConvertInputToREAL0) == false then 0.0 elseif real(DymolaConvertInputToREAL0) == true 2.22e+3 * 'B2.p.vi' else 0.0; */
    pwFault4efmi_p_ir = ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800ed98:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ed9c:	ee07 3a90 	vmov	s15, r3
 800eda0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eda4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eda8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800edac:	eddf 0a15 	vldr	s1, [pc, #84]	@ 800ee04 <DoStep+0x5534>
 800edb0:	eeb0 0a67 	vmov.f32	s0, s15
 800edb4:	6818      	ldr	r0, [r3, #0]
 800edb6:	f7f7 fac3 	bl	8006340 <ESP_cmp_eq>
 800edba:	4603      	mov	r3, r0
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d123      	bne.n	800ee08 <DoStep+0x5538>
 800edc0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800edc4:	ee07 3a90 	vmov	s15, r3
 800edc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800edd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800edd4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800edd8:	eeb0 0a67 	vmov.f32	s0, s15
 800eddc:	6818      	ldr	r0, [r3, #0]
 800edde:	f7f7 faaf 	bl	8006340 <ESP_cmp_eq>
 800ede2:	4603      	mov	r3, r0
        real(DymolaConvertInputToREAL0), ESP_true)) ? (2220.0F * B2_p_vi) : 0.0F;
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d006      	beq.n	800edf6 <DoStep+0x5526>
 800ede8:	edd7 7a41 	vldr	s15, [r7, #260]	@ 0x104
 800edec:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800ee00 <DoStep+0x5530>
 800edf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800edf4:	e00a      	b.n	800ee0c <DoStep+0x553c>
 800edf6:	eddf 7a03 	vldr	s15, [pc, #12]	@ 800ee04 <DoStep+0x5534>
 800edfa:	e007      	b.n	800ee0c <DoStep+0x553c>
 800edfc:	c50ac000 	.word	0xc50ac000
 800ee00:	450ac000 	.word	0x450ac000
 800ee04:	00000000 	.word	0x00000000
    pwFault4efmi_p_ir = ESP_isTrue(ESP_cmp_eq(instance, real(DymolaConvertInputToREAL0), ESP_false)) ? 0.0F : ESP_isTrue(ESP_cmp_eq(instance, \
 800ee08:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800ee04 <DoStep+0x5534>
 800ee0c:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100

    /* (496:3) 'L1.p.ir' := (-1.0) * ((self.'L2.p.ir' + 'pwFault4efmi.p.ir') + self.'transformer.n.ir'); */
    L1_p_ir = (-1.0F) * (instance->L2_p_ir + pwFault4efmi_p_ir + instance->transformer_n_ir);
 800ee10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ee14:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 800ee1e:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 800ee22:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ee26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ee2a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	edd3 7a74 	vldr	s15, [r3, #464]	@ 0x1d0
 800ee34:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ee38:	eef1 7a67 	vneg.f32	s15, s15
 800ee3c:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    /* (497:3) 'L1.p.ii' := (-1.0) * ((self.'L2.p.ii' + 'pwFault4efmi.p.ii') + self.'transformer.n.ii'); */
    L1_p_ii = (-1.0F) * (instance->L2_p_ii + pwFault4efmi_p_ii + instance->transformer_n_ii);
 800ee40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ee44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	ed93 7a71 	vldr	s14, [r3, #452]	@ 0x1c4
 800ee4e:	edd7 7a43 	vldr	s15, [r7, #268]	@ 0x10c
 800ee52:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ee56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ee5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 800ee64:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ee68:	eef1 7a67 	vneg.f32	s15, s15
 800ee6c:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    /* (498:3) self.v := sqrt(('B1.p.vr' ^ 2) + ('B1.p.vi' ^ 2)); */
    instance->v = ESP_sqrt((ESP_square(B1_p_vr)) + (ESP_square(B1_p_vi)));
 800ee70:	ed97 0a45 	vldr	s0, [r7, #276]	@ 0x114
 800ee74:	f7f6 fc5e 	bl	8005734 <ESP_square_impl>
 800ee78:	eeb0 8a40 	vmov.f32	s16, s0
 800ee7c:	ed97 0a42 	vldr	s0, [r7, #264]	@ 0x108
 800ee80:	f7f6 fc58 	bl	8005734 <ESP_square_impl>
 800ee84:	eef0 7a40 	vmov.f32	s15, s0
 800ee88:	ee78 7a27 	vadd.f32	s15, s16, s15
 800ee8c:	eeb0 0a67 	vmov.f32	s0, s15
 800ee90:	f003 fabc 	bl	801240c <sqrtf>
 800ee94:	eef0 7a40 	vmov.f32	s15, s0
 800ee98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ee9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	edc3 7a05 	vstr	s15, [r3, #20]

    /* (499:3) self.'derivative(G1.avr.vm)' := (self.v - self.'G1.avr.vm') / self.'G1.avr.Tr'; */
    instance->der_G1_avr_vm = (instance->v - instance->G1_avr_vm) / instance->G1_avr_Tr;
 800eea6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eeaa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	ed93 7a05 	vldr	s14, [r3, #20]
 800eeb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eeb8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 800eec2:	ee77 6a67 	vsub.f32	s13, s14, s15
 800eec6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eeca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	ed93 7a38 	vldr	s14, [r3, #224]	@ 0xe0
 800eed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eed8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eedc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178

    /* (500:3) self.'derivative(G1.avr.vr)' := (((self.K0 * (1.0 - (self.'G1.avr.T1' / self.'G1.avr.T2'))) * ((self.'G1.avr.vref' + self.vf) - self.'G1.avr.vm')) - self.'G1.avr.vr') / self.'G1.avr.T2'; */
    instance->der_G1_avr_vr = ((instance->K0 * (1.0F - (instance->G1_avr_T1 / instance->G1_avr_T2)) * ((instance->G1_avr_vref \
 800eee6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eeea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	ed93 7a08 	vldr	s14, [r3, #32]
 800eef4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eef8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	ed93 6a35 	vldr	s12, [r3, #212]	@ 0xd4
 800ef02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 800ef10:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800ef14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ef18:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ef1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ef20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
        + instance->vf) - instance->G1_avr_vm)) - instance->G1_avr_vr) / instance->G1_avr_T2;
 800ef2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	edd3 7a02 	vldr	s15, [r3, #8]
 800ef3c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ef40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 800ef4e:	ee76 7ae7 	vsub.f32	s15, s13, s15
    instance->der_G1_avr_vr = ((instance->K0 * (1.0F - (instance->G1_avr_T1 / instance->G1_avr_T2)) * ((instance->G1_avr_vref \
 800ef52:	ee27 7a27 	vmul.f32	s14, s14, s15
        + instance->vf) - instance->G1_avr_vm)) - instance->G1_avr_vr) / instance->G1_avr_T2;
 800ef56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	edd3 7a62 	vldr	s15, [r3, #392]	@ 0x188
 800ef64:	ee77 6a67 	vsub.f32	s13, s14, s15
 800ef68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef6c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 800ef76:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->der_G1_avr_vr = ((instance->K0 * (1.0F - (instance->G1_avr_T1 / instance->G1_avr_T2)) * ((instance->G1_avr_vref \
 800ef7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	edc3 7a5f 	vstr	s15, [r3, #380]	@ 0x17c

    /* (501:3) self.'derivative(G1.avr.vf1)' := ((((self.'G1.avr.vr' + (((self.K0 * self.'G1.avr.T1') * ((self.'G1.avr.vref' + self.vf) - self.'G1.avr.vm')) / self.'G1.avr.T2')) + self.'G1.machine.vf00') * (1.0 + (self.'G1.avr.s0' * ((self.v / self.'G1.avr.vm') - 1.0)))) - self.'G1.avr.vf1') / self.'G1.avr.Te'; */
    instance->der_G1_avr_vf1 = (((instance->G1_avr_vr + ((instance->K0 * instance->G1_avr_T1 * ((instance->G1_avr_vref \
 800ef88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	ed93 7a62 	vldr	s14, [r3, #392]	@ 0x188
 800ef96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ef9a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	edd3 6a08 	vldr	s13, [r3, #32]
 800efa4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efa8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800efb2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800efb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	ed93 6a0a 	vldr	s12, [r3, #40]	@ 0x28
        + instance->vf) - instance->G1_avr_vm)) / instance->G1_avr_T2) + instance->G1_machine_vf00) * (1.0F + (instance->G1_avr_s0 \
 800efc4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efc8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	edd3 7a02 	vldr	s15, [r3, #8]
 800efd2:	ee36 6a27 	vadd.f32	s12, s12, s15
 800efd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800efda:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 800efe4:	ee76 7a67 	vsub.f32	s15, s12, s15
    instance->der_G1_avr_vf1 = (((instance->G1_avr_vr + ((instance->K0 * instance->G1_avr_T1 * ((instance->G1_avr_vref \
 800efe8:	ee26 6aa7 	vmul.f32	s12, s13, s15
        + instance->vf) - instance->G1_avr_vm)) / instance->G1_avr_T2) + instance->G1_machine_vf00) * (1.0F + (instance->G1_avr_s0 \
 800efec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800eff0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 800effa:	eec6 7a26 	vdiv.f32	s15, s12, s13
    instance->der_G1_avr_vf1 = (((instance->G1_avr_vr + ((instance->K0 * instance->G1_avr_T1 * ((instance->G1_avr_vref \
 800effe:	ee37 7a27 	vadd.f32	s14, s14, s15
        + instance->vf) - instance->G1_avr_vm)) / instance->G1_avr_T2) + instance->G1_machine_vf00) * (1.0F + (instance->G1_avr_s0 \
 800f002:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f006:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 800f010:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f014:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f018:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
        * ((instance->v / instance->G1_avr_vm) - 1.0F)))) - instance->G1_avr_vf1) / instance->G1_avr_Te;
 800f022:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f026:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	edd3 5a05 	vldr	s11, [r3, #20]
 800f030:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f034:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	ed93 6a61 	vldr	s12, [r3, #388]	@ 0x184
 800f03e:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800f042:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800f046:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f04a:	ee66 7aa7 	vmul.f32	s15, s13, s15
        + instance->vf) - instance->G1_avr_vm)) / instance->G1_avr_T2) + instance->G1_machine_vf00) * (1.0F + (instance->G1_avr_s0 \
 800f04e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f056:	ee27 7a27 	vmul.f32	s14, s14, s15
        * ((instance->v / instance->G1_avr_vm) - 1.0F)))) - instance->G1_avr_vf1) / instance->G1_avr_Te;
 800f05a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f05e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 800f068:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f06c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f070:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	ed93 7a37 	vldr	s14, [r3, #220]	@ 0xdc
 800f07a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->der_G1_avr_vf1 = (((instance->G1_avr_vr + ((instance->K0 * instance->G1_avr_T1 * ((instance->G1_avr_vref \
 800f07e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f082:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	edc3 7a5d 	vstr	s15, [r3, #372]	@ 0x174

    /* (502:3) 'G1.machine.vf' := if self.'G1.avr.vf1' > self.'G1.avr.vfmax' then self.'G1.avr.vfmax' elseif self.'G1.avr.vf1' < self.'G1.avr.vfmin' self.'G1.avr.vfmin' else self.'G1.avr.vf1'; */
    G1_machine_vf = ESP_isTrue(ESP_cmp_gt(instance, instance->G1_avr_vf1, instance->G1_avr_vfmax)) ? instance->G1_avr_vfmax \
 800f08c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f090:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 800f09a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f09e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	ed93 7a39 	vldr	s14, [r3, #228]	@ 0xe4
 800f0a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f0ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0b0:	eef0 0a47 	vmov.f32	s1, s14
 800f0b4:	eeb0 0a67 	vmov.f32	s0, s15
 800f0b8:	6818      	ldr	r0, [r3, #0]
 800f0ba:	f7fa fb9b 	bl	80097f4 <ESP_cmp_gt>
 800f0be:	4603      	mov	r3, r0
        : ESP_isTrue(ESP_cmp_lt(instance, instance->G1_avr_vf1, instance->G1_avr_vfmin)) ? instance->G1_avr_vfmin : instance->G1_avr_vf1;
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d007      	beq.n	800f0d4 <DoStep+0x5804>
 800f0c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f0c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f0d2:	e02a      	b.n	800f12a <DoStep+0x585a>
 800f0d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f0d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 800f0e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f0e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	ed93 7a3a 	vldr	s14, [r3, #232]	@ 0xe8
 800f0f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f0f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f0f8:	eef0 0a47 	vmov.f32	s1, s14
 800f0fc:	eeb0 0a67 	vmov.f32	s0, s15
 800f100:	6818      	ldr	r0, [r3, #0]
 800f102:	f7fa fbae 	bl	8009862 <ESP_cmp_lt>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d007      	beq.n	800f11c <DoStep+0x584c>
 800f10c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f110:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f11a:	e006      	b.n	800f12a <DoStep+0x585a>
 800f11c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f120:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
    G1_machine_vf = ESP_isTrue(ESP_cmp_gt(instance, instance->G1_avr_vf1, instance->G1_avr_vfmax)) ? instance->G1_avr_vfmax \
 800f12a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

    /* (503:3) 'G1.machine.vf_MB' := ('G1.machine.vf' * self.'G1.V_b') / self.'G1.machine.Vn'; */
    G1_machine_vf_MB = (G1_machine_vf * instance->G1_V_b) / instance->G1_machine_Vn;
 800f12e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f132:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 800f13c:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800f140:	ee67 6a27 	vmul.f32	s13, s14, s15
 800f144:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f148:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	ed93 7a42 	vldr	s14, [r3, #264]	@ 0x108
 800f152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f156:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0

    /* (504:3) self.'derivative(G1.machine.e1q)' := (((1.0 - (self.'G1.machine.Taa' / self.'G1.machine.T1d0')) * 'G1.machine.vf_MB') - (self.'G1.machine.e1q' + (((self.'G1.machine.xd' - self.'G1.machine.x1d') - ((((self.'G1.machine.T2d0' * self.'G1.machine.x2d') * (self.'G1.machine.xd' - self.'G1.machine.x1d')) / self.'G1.machine.T1d0') / self.'G1.machine.x1d')) * self.'G1.machine.id'))) / self.'G1.machine.T1d0'; */
    instance->der_G1_machine_e1q = (((1.0F - (instance->G1_machine_Taa / instance->G1_machine_T1d0)) * G1_machine_vf_MB) \
 800f15a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f15e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	edd3 6a41 	vldr	s13, [r3, #260]	@ 0x104
 800f168:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f16c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 800f176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f17a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f17e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f182:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 800f186:	ee27 7a27 	vmul.f32	s14, s14, s15
        - (instance->G1_machine_e1q + ((instance->G1_machine_xd - instance->G1_machine_x1d - ((instance->G1_machine_T2d0 \
 800f18a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f18e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	edd3 6a6b 	vldr	s13, [r3, #428]	@ 0x1ac
 800f198:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f19c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	ed93 6a48 	vldr	s12, [r3, #288]	@ 0x120
 800f1a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f1aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 800f1b4:	ee36 6a67 	vsub.f32	s12, s12, s15
 800f1b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f1bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	edd3 5a3f 	vldr	s11, [r3, #252]	@ 0xfc
        * instance->G1_machine_x2d * (instance->G1_machine_xd - instance->G1_machine_x1d)) / instance->G1_machine_T1d0 \
 800f1c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f1ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800f1d4:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800f1d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f1dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	ed93 5a48 	vldr	s10, [r3, #288]	@ 0x120
 800f1e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f1ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 800f1f4:	ee75 7a67 	vsub.f32	s15, s10, s15
 800f1f8:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800f1fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f200:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 800f20a:	ee85 5aa7 	vdiv.f32	s10, s11, s15
        / instance->G1_machine_x1d)) * instance->G1_machine_id))) / instance->G1_machine_T1d0;
 800f20e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f212:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	edd3 5a44 	vldr	s11, [r3, #272]	@ 0x110
 800f21c:	eec5 7a25 	vdiv.f32	s15, s10, s11
        - (instance->G1_machine_e1q + ((instance->G1_machine_xd - instance->G1_machine_x1d - ((instance->G1_machine_T2d0 \
 800f220:	ee36 6a67 	vsub.f32	s12, s12, s15
        / instance->G1_machine_x1d)) * instance->G1_machine_id))) / instance->G1_machine_T1d0;
 800f224:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f228:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800f232:	ee66 7a27 	vmul.f32	s15, s12, s15
        - (instance->G1_machine_e1q + ((instance->G1_machine_xd - instance->G1_machine_x1d - ((instance->G1_machine_T2d0 \
 800f236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f23a:	ee77 6a67 	vsub.f32	s13, s14, s15
        / instance->G1_machine_x1d)) * instance->G1_machine_id))) / instance->G1_machine_T1d0;
 800f23e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f242:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	ed93 7a3d 	vldr	s14, [r3, #244]	@ 0xf4
 800f24c:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->der_G1_machine_e1q = (((1.0F - (instance->G1_machine_Taa / instance->G1_machine_T1d0)) * G1_machine_vf_MB) \
 800f250:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f254:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	edc3 7a65 	vstr	s15, [r3, #404]	@ 0x194

    /* (505:3) self.'derivative(G1.machine.e2q)' := (((self.'G1.machine.e1q' - self.'G1.machine.e2q') - (((self.'G1.machine.x1d' - self.'G1.machine.x2d') + ((((self.'G1.machine.T2d0' * self.'G1.machine.x2d') * (self.'G1.machine.xd' - self.'G1.machine.x1d')) / self.'G1.machine.T1d0') / self.'G1.machine.x1d')) * self.'G1.machine.id')) + ((self.'G1.machine.Taa' * 'G1.machine.vf_MB') / self.'G1.machine.T1d0')) / self.'G1.machine.T2d0'; */
    instance->der_G1_machine_e2q = ((instance->G1_machine_e1q - instance->G1_machine_e2q - (((instance->G1_machine_x1d \
 800f25e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f262:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	ed93 7a6b 	vldr	s14, [r3, #428]	@ 0x1ac
 800f26c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f270:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800f27a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f27e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f282:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	edd3 6a44 	vldr	s13, [r3, #272]	@ 0x110
        - instance->G1_machine_x2d) + ((instance->G1_machine_T2d0 * instance->G1_machine_x2d * (instance->G1_machine_xd \
 800f28c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f290:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800f29a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800f29e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	ed93 6a3f 	vldr	s12, [r3, #252]	@ 0xfc
 800f2ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 800f2ba:	ee26 6a27 	vmul.f32	s12, s12, s15
 800f2be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	edd3 5a48 	vldr	s11, [r3, #288]	@ 0x120
        - instance->G1_machine_x1d)) / instance->G1_machine_T1d0 / instance->G1_machine_x1d)) * instance->G1_machine_id)) \
 800f2cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	edd3 7a44 	vldr	s15, [r3, #272]	@ 0x110
 800f2da:	ee75 7ae7 	vsub.f32	s15, s11, s15
        - instance->G1_machine_x2d) + ((instance->G1_machine_T2d0 * instance->G1_machine_x2d * (instance->G1_machine_xd \
 800f2de:	ee26 6a27 	vmul.f32	s12, s12, s15
        - instance->G1_machine_x1d)) / instance->G1_machine_T1d0 / instance->G1_machine_x1d)) * instance->G1_machine_id)) \
 800f2e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	edd3 7a3d 	vldr	s15, [r3, #244]	@ 0xf4
 800f2f0:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800f2f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	ed93 6a44 	vldr	s12, [r3, #272]	@ 0x110
 800f302:	eec5 7a86 	vdiv.f32	s15, s11, s12
        - instance->G1_machine_x2d) + ((instance->G1_machine_T2d0 * instance->G1_machine_x2d * (instance->G1_machine_xd \
 800f306:	ee76 6aa7 	vadd.f32	s13, s13, s15
        - instance->G1_machine_x1d)) / instance->G1_machine_T1d0 / instance->G1_machine_x1d)) * instance->G1_machine_id)) \
 800f30a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f30e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800f318:	ee66 7aa7 	vmul.f32	s15, s13, s15
    instance->der_G1_machine_e2q = ((instance->G1_machine_e1q - instance->G1_machine_e2q - (((instance->G1_machine_x1d \
 800f31c:	ee37 7a67 	vsub.f32	s14, s14, s15
        + ((instance->G1_machine_Taa * G1_machine_vf_MB) / instance->G1_machine_T1d0)) / instance->G1_machine_T2d0;
 800f320:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f324:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	edd3 6a41 	vldr	s13, [r3, #260]	@ 0x104
 800f32e:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 800f332:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800f336:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f33a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 800f344:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800f348:	ee77 6a27 	vadd.f32	s13, s14, s15
 800f34c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f350:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 800f35a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->der_G1_machine_e2q = ((instance->G1_machine_e1q - instance->G1_machine_e2q - (((instance->G1_machine_x1d \
 800f35e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f362:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c

    /* (506:3) 'G1.machine.pe' := (('G1.machine.vq' + (self.'G1.machine.ra' * self.'G1.machine.iq')) * self.'G1.machine.iq') + (('G1.machine.vd' + (self.'G1.machine.ra' * self.'G1.machine.id')) * self.'G1.machine.id'); */
    G1_machine_pe = ((G1_machine_vq + (instance->G1_machine_ra * instance->G1_machine_iq)) * instance->G1_machine_iq) + \
 800f36c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f370:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	ed93 7a43 	vldr	s14, [r3, #268]	@ 0x10c
 800f37a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f37e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800f388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f38c:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800f390:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f394:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f398:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800f3a2:	ee27 7a27 	vmul.f32	s14, s14, s15
        ((G1_machine_vd + (instance->G1_machine_ra * instance->G1_machine_id)) * instance->G1_machine_id);
 800f3a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f3aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	edd3 6a43 	vldr	s13, [r3, #268]	@ 0x10c
 800f3b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f3b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800f3c2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800f3c6:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800f3ca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f3ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f3d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800f3dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
    G1_machine_pe = ((G1_machine_vq + (instance->G1_machine_ra * instance->G1_machine_iq)) * instance->G1_machine_iq) + \
 800f3e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f3e4:	edc7 7a3b 	vstr	s15, [r7, #236]	@ 0xec

    /* (507:3) self.'derivative(G1.machine.w)' := ((self.'G1.machine.pm00' * self.'G1.machine.S_SBtoMB') - 'G1.machine.pe') / self.'G1.machine.M'; */
    instance->der_G1_machine_w = ((instance->G1_machine_pm00 * instance->G1_machine_S_SBtoMB) - G1_machine_pe) / instance->G1_machine_M;
 800f3e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f3ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 800f3f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f3fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800f404:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f408:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 800f40c:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f410:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f414:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	ed93 7a3b 	vldr	s14, [r3, #236]	@ 0xec
 800f41e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f422:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f426:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0

    /* (508:3) self.'derivative(G1.machine.delta)' := self.'G1.machine.w_b' * (self.'G1.machine.w' - 1.0); */
    instance->der_G1_machine_delta = instance->G1_machine_w_b * (instance->G1_machine_w - 1.0F);
 800f430:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f434:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800f43e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f442:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 800f44c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f450:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f454:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f458:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f45c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c

    /* (509:3) self.'derivative(G1.machine.e1d)' := ((((self.'G1.machine.xq' - self.'G1.machine.x1q') - ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')) * self.'G1.machine.iq') - self.'G1.machine.e1d') / self.'G1.machine.T1q0'; */
    instance->der_G1_machine_e1d = (((instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 \
 800f466:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f46a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 800f474:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f478:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 800f482:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f486:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f48a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	edd3 6a40 	vldr	s13, [r3, #256]	@ 0x100
        * instance->G1_machine_x2q * (instance->G1_machine_xq - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 \
 800f494:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f498:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800f4a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800f4a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f4aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	ed93 6a49 	vldr	s12, [r3, #292]	@ 0x124
 800f4b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f4b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 800f4c2:	ee76 7a67 	vsub.f32	s15, s12, s15
 800f4c6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800f4ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f4ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 800f4d8:	ee86 6aa7 	vdiv.f32	s12, s13, s15
        / instance->G1_machine_x1q)) * instance->G1_machine_iq) - instance->G1_machine_e1d) / instance->G1_machine_T1q0;
 800f4dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f4e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	edd3 6a45 	vldr	s13, [r3, #276]	@ 0x114
 800f4ea:	eec6 7a26 	vdiv.f32	s15, s12, s13
    instance->der_G1_machine_e1d = (((instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 \
 800f4ee:	ee37 7a67 	vsub.f32	s14, s14, s15
        / instance->G1_machine_x1q)) * instance->G1_machine_iq) - instance->G1_machine_e1d) / instance->G1_machine_T1q0;
 800f4f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f4f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800f500:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f504:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f508:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 800f512:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f516:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f51a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800f524:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->der_G1_machine_e1d = (((instance->G1_machine_xq - instance->G1_machine_x1q - ((instance->G1_machine_T2q0 \
 800f528:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f52c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190

    /* (510:3) self.'derivative(G1.machine.e2d)' := ((self.'G1.machine.e1d' - self.'G1.machine.e2d') + (((self.'G1.machine.x1q' - self.'G1.machine.x2q') + ((((self.'G1.machine.T2q0' * self.'G1.machine.x2q') * (self.'G1.machine.xq' - self.'G1.machine.x1q')) / self.'G1.machine.T1q0') / self.'G1.machine.x1q')) * self.'G1.machine.iq')) / self.'G1.machine.T2q0'; */
    instance->der_G1_machine_e2d = ((instance->G1_machine_e1d - instance->G1_machine_e2d) + (((instance->G1_machine_x1q \
 800f536:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f53a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	ed93 7a6a 	vldr	s14, [r3, #424]	@ 0x1a8
 800f544:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f548:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	edd3 7a6c 	vldr	s15, [r3, #432]	@ 0x1b0
 800f552:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f556:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f55a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	edd3 6a45 	vldr	s13, [r3, #276]	@ 0x114
        - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 800f564:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f568:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800f572:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800f576:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f57a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	ed93 6a40 	vldr	s12, [r3, #256]	@ 0x100
 800f584:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f588:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800f592:	ee26 6a27 	vmul.f32	s12, s12, s15
 800f596:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f59a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	edd3 5a49 	vldr	s11, [r3, #292]	@ 0x124
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)) * instance->G1_machine_iq)) \
 800f5a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f5a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	edd3 7a45 	vldr	s15, [r3, #276]	@ 0x114
 800f5b2:	ee75 7ae7 	vsub.f32	s15, s11, s15
        - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 800f5b6:	ee26 6a27 	vmul.f32	s12, s12, s15
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)) * instance->G1_machine_iq)) \
 800f5ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f5be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	edd3 7a3e 	vldr	s15, [r3, #248]	@ 0xf8
 800f5c8:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800f5cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f5d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	ed93 6a45 	vldr	s12, [r3, #276]	@ 0x114
 800f5da:	eec5 7a86 	vdiv.f32	s15, s11, s12
        - instance->G1_machine_x2q) + ((instance->G1_machine_T2q0 * instance->G1_machine_x2q * (instance->G1_machine_xq \
 800f5de:	ee76 6aa7 	vadd.f32	s13, s13, s15
        - instance->G1_machine_x1q)) / instance->G1_machine_T1q0 / instance->G1_machine_x1q)) * instance->G1_machine_iq)) \
 800f5e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f5e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	edd3 7a6f 	vldr	s15, [r3, #444]	@ 0x1bc
 800f5f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    instance->der_G1_machine_e2d = ((instance->G1_machine_e1d - instance->G1_machine_e2d) + (((instance->G1_machine_x1q \
 800f5f4:	ee77 6a27 	vadd.f32	s13, s14, s15
        / instance->G1_machine_T2q0;
 800f5f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f5fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 800f606:	eec6 7a87 	vdiv.f32	s15, s13, s14
    instance->der_G1_machine_e2d = ((instance->G1_machine_e1d - instance->G1_machine_e2d) + (((instance->G1_machine_x1q \
 800f60a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f60e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198

    /* ******************************************************************************** Inline integration post-processing: */

    /* (513:3) self.w := self.'G1.machine.w'; */
    instance->w = instance->G1_machine_w;
 800f618:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f61c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 800f626:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f62a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	61da      	str	r2, [r3, #28]

    /* (514:3) 'G1.P' := (('B1.p.vr' * 'transformer.p.ir') + ('B1.p.vi' * 'transformer.p.ii')) * self.'SysData.S_b'; */
    G1_P = ((B1_p_vr * transformer_p_ir) + (B1_p_vi * transformer_p_ii)) * instance->SysData_S_b;
 800f632:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 800f636:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 800f63a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f63e:	edd7 6a42 	vldr	s13, [r7, #264]	@ 0x108
 800f642:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 800f646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f64a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f64e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f652:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	edd3 7a52 	vldr	s15, [r3, #328]	@ 0x148
 800f65c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f660:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8

    /* (515:3) self.Pgen := 'G1.P' / max(self.'SysData.S_b', 9.9999999999999997e-61); */
    instance->Pgen = G1_P / ESP_max(instance->SysData_S_b, 0.0F);
 800f664:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f668:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	edd3 7a52 	vldr	s15, [r3, #328]	@ 0x148
 800f672:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 800f730 <DoStep+0x5e60>
 800f676:	eeb0 0a67 	vmov.f32	s0, s15
 800f67a:	f002 ff6f 	bl	801255c <fmaxf>
 800f67e:	eef0 6a40 	vmov.f32	s13, s0
 800f682:	ed97 7a3a 	vldr	s14, [r7, #232]	@ 0xe8
 800f686:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f68a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f68e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	edc3 7a03 	vstr	s15, [r3, #12]

    /* (516:3) 'G1.Q' := (-1.0) * ((('B1.p.vr' * 'transformer.p.ii') - ('B1.p.vi' * 'transformer.p.ir')) * self.'SysData.S_b'); */
    G1_Q = (-1.0F) * (((B1_p_vr * transformer_p_ii) - (B1_p_vi * transformer_p_ir)) * instance->SysData_S_b);
 800f698:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 800f69c:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 800f6a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f6a4:	edd7 6a42 	vldr	s13, [r7, #264]	@ 0x108
 800f6a8:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 800f6ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f6b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f6b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	edd3 7a52 	vldr	s15, [r3, #328]	@ 0x148
 800f6c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6c6:	eef1 7a67 	vneg.f32	s15, s15
 800f6ca:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4

    /* (517:3) self.Qgen := 'G1.Q' / max(self.'SysData.S_b', 9.9999999999999997e-61); */
    instance->Qgen = G1_Q / ESP_max(instance->SysData_S_b, 0.0F);
 800f6ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f6d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	edd3 7a52 	vldr	s15, [r3, #328]	@ 0x148
 800f6dc:	eddf 0a14 	vldr	s1, [pc, #80]	@ 800f730 <DoStep+0x5e60>
 800f6e0:	eeb0 0a67 	vmov.f32	s0, s15
 800f6e4:	f002 ff3a 	bl	801255c <fmaxf>
 800f6e8:	eef0 6a40 	vmov.f32	s13, s0
 800f6ec:	ed97 7a39 	vldr	s14, [r7, #228]	@ 0xe4
 800f6f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f6f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f6f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	edc3 7a04 	vstr	s15, [r3, #16]

    /* Restore signals from caller */
    instance->ErrorSignals |= ESP_tmp_signals_from_caller;
 800f702:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f706:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	681a      	ldr	r2, [r3, #0]
 800f70e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f712:	431a      	orrs	r2, r3
 800f714:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f718:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	601a      	str	r2, [r3, #0]
}
 800f720:	bf00      	nop
 800f722:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800f726:	46bd      	mov	sp, r7
 800f728:	ecbd 8b06 	vpop	{d8-d10}
 800f72c:	bd80      	pop	{r7, pc}
 800f72e:	bf00      	nop
 800f730:	00000000 	.word	0x00000000

0800f734 <Startup_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>:

/**********************************************************************************************************************
 * init
 **********************************************************************************************************************/
void Startup_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(ALGOSTRUCT *instance) {
 800f734:	b580      	push	{r7, lr}
 800f736:	b082      	sub	sp, #8
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
    instance->ErrorSignals = ErrorSignal_NONE;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2200      	movs	r2, #0
 800f740:	601a      	str	r2, [r3, #0]
    Startup(instance);
 800f742:	6878      	ldr	r0, [r7, #4]
 800f744:	f7f9 ff48 	bl	80095d8 <Startup>
}
 800f748:	bf00      	nop
 800f74a:	3708      	adds	r7, #8
 800f74c:	46bd      	mov	sp, r7
 800f74e:	bd80      	pop	{r7, pc}

0800f750 <DoStep_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>:

/**********************************************************************************************************************
 * step
 **********************************************************************************************************************/
void DoStep_H283cd02180511b024b59731032fd3290f8675b29_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(ALGOSTRUCT *instance) {
 800f750:	b580      	push	{r7, lr}
 800f752:	b082      	sub	sp, #8
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
    instance->ErrorSignals = ErrorSignal_NONE;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2200      	movs	r2, #0
 800f75c:	601a      	str	r2, [r3, #0]
    DoStep(instance);
 800f75e:	6878      	ldr	r0, [r7, #4]
 800f760:	f7fa f8b6 	bl	80098d0 <DoStep>
}
 800f764:	bf00      	nop
 800f766:	3708      	adds	r7, #8
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}

0800f76c <malloc>:
 800f76c:	4b02      	ldr	r3, [pc, #8]	@ (800f778 <malloc+0xc>)
 800f76e:	4601      	mov	r1, r0
 800f770:	6818      	ldr	r0, [r3, #0]
 800f772:	f000 b825 	b.w	800f7c0 <_malloc_r>
 800f776:	bf00      	nop
 800f778:	20000184 	.word	0x20000184

0800f77c <sbrk_aligned>:
 800f77c:	b570      	push	{r4, r5, r6, lr}
 800f77e:	4e0f      	ldr	r6, [pc, #60]	@ (800f7bc <sbrk_aligned+0x40>)
 800f780:	460c      	mov	r4, r1
 800f782:	6831      	ldr	r1, [r6, #0]
 800f784:	4605      	mov	r5, r0
 800f786:	b911      	cbnz	r1, 800f78e <sbrk_aligned+0x12>
 800f788:	f001 f862 	bl	8010850 <_sbrk_r>
 800f78c:	6030      	str	r0, [r6, #0]
 800f78e:	4621      	mov	r1, r4
 800f790:	4628      	mov	r0, r5
 800f792:	f001 f85d 	bl	8010850 <_sbrk_r>
 800f796:	1c43      	adds	r3, r0, #1
 800f798:	d103      	bne.n	800f7a2 <sbrk_aligned+0x26>
 800f79a:	f04f 34ff 	mov.w	r4, #4294967295
 800f79e:	4620      	mov	r0, r4
 800f7a0:	bd70      	pop	{r4, r5, r6, pc}
 800f7a2:	1cc4      	adds	r4, r0, #3
 800f7a4:	f024 0403 	bic.w	r4, r4, #3
 800f7a8:	42a0      	cmp	r0, r4
 800f7aa:	d0f8      	beq.n	800f79e <sbrk_aligned+0x22>
 800f7ac:	1a21      	subs	r1, r4, r0
 800f7ae:	4628      	mov	r0, r5
 800f7b0:	f001 f84e 	bl	8010850 <_sbrk_r>
 800f7b4:	3001      	adds	r0, #1
 800f7b6:	d1f2      	bne.n	800f79e <sbrk_aligned+0x22>
 800f7b8:	e7ef      	b.n	800f79a <sbrk_aligned+0x1e>
 800f7ba:	bf00      	nop
 800f7bc:	20000550 	.word	0x20000550

0800f7c0 <_malloc_r>:
 800f7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7c4:	1ccd      	adds	r5, r1, #3
 800f7c6:	f025 0503 	bic.w	r5, r5, #3
 800f7ca:	3508      	adds	r5, #8
 800f7cc:	2d0c      	cmp	r5, #12
 800f7ce:	bf38      	it	cc
 800f7d0:	250c      	movcc	r5, #12
 800f7d2:	2d00      	cmp	r5, #0
 800f7d4:	4606      	mov	r6, r0
 800f7d6:	db01      	blt.n	800f7dc <_malloc_r+0x1c>
 800f7d8:	42a9      	cmp	r1, r5
 800f7da:	d904      	bls.n	800f7e6 <_malloc_r+0x26>
 800f7dc:	230c      	movs	r3, #12
 800f7de:	6033      	str	r3, [r6, #0]
 800f7e0:	2000      	movs	r0, #0
 800f7e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f8bc <_malloc_r+0xfc>
 800f7ea:	f000 f869 	bl	800f8c0 <__malloc_lock>
 800f7ee:	f8d8 3000 	ldr.w	r3, [r8]
 800f7f2:	461c      	mov	r4, r3
 800f7f4:	bb44      	cbnz	r4, 800f848 <_malloc_r+0x88>
 800f7f6:	4629      	mov	r1, r5
 800f7f8:	4630      	mov	r0, r6
 800f7fa:	f7ff ffbf 	bl	800f77c <sbrk_aligned>
 800f7fe:	1c43      	adds	r3, r0, #1
 800f800:	4604      	mov	r4, r0
 800f802:	d158      	bne.n	800f8b6 <_malloc_r+0xf6>
 800f804:	f8d8 4000 	ldr.w	r4, [r8]
 800f808:	4627      	mov	r7, r4
 800f80a:	2f00      	cmp	r7, #0
 800f80c:	d143      	bne.n	800f896 <_malloc_r+0xd6>
 800f80e:	2c00      	cmp	r4, #0
 800f810:	d04b      	beq.n	800f8aa <_malloc_r+0xea>
 800f812:	6823      	ldr	r3, [r4, #0]
 800f814:	4639      	mov	r1, r7
 800f816:	4630      	mov	r0, r6
 800f818:	eb04 0903 	add.w	r9, r4, r3
 800f81c:	f001 f818 	bl	8010850 <_sbrk_r>
 800f820:	4581      	cmp	r9, r0
 800f822:	d142      	bne.n	800f8aa <_malloc_r+0xea>
 800f824:	6821      	ldr	r1, [r4, #0]
 800f826:	1a6d      	subs	r5, r5, r1
 800f828:	4629      	mov	r1, r5
 800f82a:	4630      	mov	r0, r6
 800f82c:	f7ff ffa6 	bl	800f77c <sbrk_aligned>
 800f830:	3001      	adds	r0, #1
 800f832:	d03a      	beq.n	800f8aa <_malloc_r+0xea>
 800f834:	6823      	ldr	r3, [r4, #0]
 800f836:	442b      	add	r3, r5
 800f838:	6023      	str	r3, [r4, #0]
 800f83a:	f8d8 3000 	ldr.w	r3, [r8]
 800f83e:	685a      	ldr	r2, [r3, #4]
 800f840:	bb62      	cbnz	r2, 800f89c <_malloc_r+0xdc>
 800f842:	f8c8 7000 	str.w	r7, [r8]
 800f846:	e00f      	b.n	800f868 <_malloc_r+0xa8>
 800f848:	6822      	ldr	r2, [r4, #0]
 800f84a:	1b52      	subs	r2, r2, r5
 800f84c:	d420      	bmi.n	800f890 <_malloc_r+0xd0>
 800f84e:	2a0b      	cmp	r2, #11
 800f850:	d917      	bls.n	800f882 <_malloc_r+0xc2>
 800f852:	1961      	adds	r1, r4, r5
 800f854:	42a3      	cmp	r3, r4
 800f856:	6025      	str	r5, [r4, #0]
 800f858:	bf18      	it	ne
 800f85a:	6059      	strne	r1, [r3, #4]
 800f85c:	6863      	ldr	r3, [r4, #4]
 800f85e:	bf08      	it	eq
 800f860:	f8c8 1000 	streq.w	r1, [r8]
 800f864:	5162      	str	r2, [r4, r5]
 800f866:	604b      	str	r3, [r1, #4]
 800f868:	4630      	mov	r0, r6
 800f86a:	f000 f82f 	bl	800f8cc <__malloc_unlock>
 800f86e:	f104 000b 	add.w	r0, r4, #11
 800f872:	1d23      	adds	r3, r4, #4
 800f874:	f020 0007 	bic.w	r0, r0, #7
 800f878:	1ac2      	subs	r2, r0, r3
 800f87a:	bf1c      	itt	ne
 800f87c:	1a1b      	subne	r3, r3, r0
 800f87e:	50a3      	strne	r3, [r4, r2]
 800f880:	e7af      	b.n	800f7e2 <_malloc_r+0x22>
 800f882:	6862      	ldr	r2, [r4, #4]
 800f884:	42a3      	cmp	r3, r4
 800f886:	bf0c      	ite	eq
 800f888:	f8c8 2000 	streq.w	r2, [r8]
 800f88c:	605a      	strne	r2, [r3, #4]
 800f88e:	e7eb      	b.n	800f868 <_malloc_r+0xa8>
 800f890:	4623      	mov	r3, r4
 800f892:	6864      	ldr	r4, [r4, #4]
 800f894:	e7ae      	b.n	800f7f4 <_malloc_r+0x34>
 800f896:	463c      	mov	r4, r7
 800f898:	687f      	ldr	r7, [r7, #4]
 800f89a:	e7b6      	b.n	800f80a <_malloc_r+0x4a>
 800f89c:	461a      	mov	r2, r3
 800f89e:	685b      	ldr	r3, [r3, #4]
 800f8a0:	42a3      	cmp	r3, r4
 800f8a2:	d1fb      	bne.n	800f89c <_malloc_r+0xdc>
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	6053      	str	r3, [r2, #4]
 800f8a8:	e7de      	b.n	800f868 <_malloc_r+0xa8>
 800f8aa:	230c      	movs	r3, #12
 800f8ac:	6033      	str	r3, [r6, #0]
 800f8ae:	4630      	mov	r0, r6
 800f8b0:	f000 f80c 	bl	800f8cc <__malloc_unlock>
 800f8b4:	e794      	b.n	800f7e0 <_malloc_r+0x20>
 800f8b6:	6005      	str	r5, [r0, #0]
 800f8b8:	e7d6      	b.n	800f868 <_malloc_r+0xa8>
 800f8ba:	bf00      	nop
 800f8bc:	20000554 	.word	0x20000554

0800f8c0 <__malloc_lock>:
 800f8c0:	4801      	ldr	r0, [pc, #4]	@ (800f8c8 <__malloc_lock+0x8>)
 800f8c2:	f001 b812 	b.w	80108ea <__retarget_lock_acquire_recursive>
 800f8c6:	bf00      	nop
 800f8c8:	20000698 	.word	0x20000698

0800f8cc <__malloc_unlock>:
 800f8cc:	4801      	ldr	r0, [pc, #4]	@ (800f8d4 <__malloc_unlock+0x8>)
 800f8ce:	f001 b80d 	b.w	80108ec <__retarget_lock_release_recursive>
 800f8d2:	bf00      	nop
 800f8d4:	20000698 	.word	0x20000698

0800f8d8 <sulp>:
 800f8d8:	b570      	push	{r4, r5, r6, lr}
 800f8da:	4604      	mov	r4, r0
 800f8dc:	460d      	mov	r5, r1
 800f8de:	ec45 4b10 	vmov	d0, r4, r5
 800f8e2:	4616      	mov	r6, r2
 800f8e4:	f001 ff24 	bl	8011730 <__ulp>
 800f8e8:	ec51 0b10 	vmov	r0, r1, d0
 800f8ec:	b17e      	cbz	r6, 800f90e <sulp+0x36>
 800f8ee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f8f2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	dd09      	ble.n	800f90e <sulp+0x36>
 800f8fa:	051b      	lsls	r3, r3, #20
 800f8fc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f900:	2400      	movs	r4, #0
 800f902:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f906:	4622      	mov	r2, r4
 800f908:	462b      	mov	r3, r5
 800f90a:	f7f0 fe75 	bl	80005f8 <__aeabi_dmul>
 800f90e:	ec41 0b10 	vmov	d0, r0, r1
 800f912:	bd70      	pop	{r4, r5, r6, pc}
 800f914:	0000      	movs	r0, r0
	...

0800f918 <_strtod_l>:
 800f918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f91c:	b09f      	sub	sp, #124	@ 0x7c
 800f91e:	460c      	mov	r4, r1
 800f920:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f922:	2200      	movs	r2, #0
 800f924:	921a      	str	r2, [sp, #104]	@ 0x68
 800f926:	9005      	str	r0, [sp, #20]
 800f928:	f04f 0a00 	mov.w	sl, #0
 800f92c:	f04f 0b00 	mov.w	fp, #0
 800f930:	460a      	mov	r2, r1
 800f932:	9219      	str	r2, [sp, #100]	@ 0x64
 800f934:	7811      	ldrb	r1, [r2, #0]
 800f936:	292b      	cmp	r1, #43	@ 0x2b
 800f938:	d04a      	beq.n	800f9d0 <_strtod_l+0xb8>
 800f93a:	d838      	bhi.n	800f9ae <_strtod_l+0x96>
 800f93c:	290d      	cmp	r1, #13
 800f93e:	d832      	bhi.n	800f9a6 <_strtod_l+0x8e>
 800f940:	2908      	cmp	r1, #8
 800f942:	d832      	bhi.n	800f9aa <_strtod_l+0x92>
 800f944:	2900      	cmp	r1, #0
 800f946:	d03b      	beq.n	800f9c0 <_strtod_l+0xa8>
 800f948:	2200      	movs	r2, #0
 800f94a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f94c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f94e:	782a      	ldrb	r2, [r5, #0]
 800f950:	2a30      	cmp	r2, #48	@ 0x30
 800f952:	f040 80b2 	bne.w	800faba <_strtod_l+0x1a2>
 800f956:	786a      	ldrb	r2, [r5, #1]
 800f958:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f95c:	2a58      	cmp	r2, #88	@ 0x58
 800f95e:	d16e      	bne.n	800fa3e <_strtod_l+0x126>
 800f960:	9302      	str	r3, [sp, #8]
 800f962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f964:	9301      	str	r3, [sp, #4]
 800f966:	ab1a      	add	r3, sp, #104	@ 0x68
 800f968:	9300      	str	r3, [sp, #0]
 800f96a:	4a8f      	ldr	r2, [pc, #572]	@ (800fba8 <_strtod_l+0x290>)
 800f96c:	9805      	ldr	r0, [sp, #20]
 800f96e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f970:	a919      	add	r1, sp, #100	@ 0x64
 800f972:	f001 f88d 	bl	8010a90 <__gethex>
 800f976:	f010 060f 	ands.w	r6, r0, #15
 800f97a:	4604      	mov	r4, r0
 800f97c:	d005      	beq.n	800f98a <_strtod_l+0x72>
 800f97e:	2e06      	cmp	r6, #6
 800f980:	d128      	bne.n	800f9d4 <_strtod_l+0xbc>
 800f982:	3501      	adds	r5, #1
 800f984:	2300      	movs	r3, #0
 800f986:	9519      	str	r5, [sp, #100]	@ 0x64
 800f988:	930e      	str	r3, [sp, #56]	@ 0x38
 800f98a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	f040 858e 	bne.w	80104ae <_strtod_l+0xb96>
 800f992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f994:	b1cb      	cbz	r3, 800f9ca <_strtod_l+0xb2>
 800f996:	4652      	mov	r2, sl
 800f998:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f99c:	ec43 2b10 	vmov	d0, r2, r3
 800f9a0:	b01f      	add	sp, #124	@ 0x7c
 800f9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9a6:	2920      	cmp	r1, #32
 800f9a8:	d1ce      	bne.n	800f948 <_strtod_l+0x30>
 800f9aa:	3201      	adds	r2, #1
 800f9ac:	e7c1      	b.n	800f932 <_strtod_l+0x1a>
 800f9ae:	292d      	cmp	r1, #45	@ 0x2d
 800f9b0:	d1ca      	bne.n	800f948 <_strtod_l+0x30>
 800f9b2:	2101      	movs	r1, #1
 800f9b4:	910e      	str	r1, [sp, #56]	@ 0x38
 800f9b6:	1c51      	adds	r1, r2, #1
 800f9b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800f9ba:	7852      	ldrb	r2, [r2, #1]
 800f9bc:	2a00      	cmp	r2, #0
 800f9be:	d1c5      	bne.n	800f94c <_strtod_l+0x34>
 800f9c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f9c2:	9419      	str	r4, [sp, #100]	@ 0x64
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	f040 8570 	bne.w	80104aa <_strtod_l+0xb92>
 800f9ca:	4652      	mov	r2, sl
 800f9cc:	465b      	mov	r3, fp
 800f9ce:	e7e5      	b.n	800f99c <_strtod_l+0x84>
 800f9d0:	2100      	movs	r1, #0
 800f9d2:	e7ef      	b.n	800f9b4 <_strtod_l+0x9c>
 800f9d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f9d6:	b13a      	cbz	r2, 800f9e8 <_strtod_l+0xd0>
 800f9d8:	2135      	movs	r1, #53	@ 0x35
 800f9da:	a81c      	add	r0, sp, #112	@ 0x70
 800f9dc:	f001 ffa2 	bl	8011924 <__copybits>
 800f9e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9e2:	9805      	ldr	r0, [sp, #20]
 800f9e4:	f001 fb78 	bl	80110d8 <_Bfree>
 800f9e8:	3e01      	subs	r6, #1
 800f9ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f9ec:	2e04      	cmp	r6, #4
 800f9ee:	d806      	bhi.n	800f9fe <_strtod_l+0xe6>
 800f9f0:	e8df f006 	tbb	[pc, r6]
 800f9f4:	201d0314 	.word	0x201d0314
 800f9f8:	14          	.byte	0x14
 800f9f9:	00          	.byte	0x00
 800f9fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f9fe:	05e1      	lsls	r1, r4, #23
 800fa00:	bf48      	it	mi
 800fa02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fa06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa0a:	0d1b      	lsrs	r3, r3, #20
 800fa0c:	051b      	lsls	r3, r3, #20
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1bb      	bne.n	800f98a <_strtod_l+0x72>
 800fa12:	f000 ff3f 	bl	8010894 <__errno>
 800fa16:	2322      	movs	r3, #34	@ 0x22
 800fa18:	6003      	str	r3, [r0, #0]
 800fa1a:	e7b6      	b.n	800f98a <_strtod_l+0x72>
 800fa1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800fa20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fa24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fa28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fa2c:	e7e7      	b.n	800f9fe <_strtod_l+0xe6>
 800fa2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800fbb0 <_strtod_l+0x298>
 800fa32:	e7e4      	b.n	800f9fe <_strtod_l+0xe6>
 800fa34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fa38:	f04f 3aff 	mov.w	sl, #4294967295
 800fa3c:	e7df      	b.n	800f9fe <_strtod_l+0xe6>
 800fa3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa40:	1c5a      	adds	r2, r3, #1
 800fa42:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa44:	785b      	ldrb	r3, [r3, #1]
 800fa46:	2b30      	cmp	r3, #48	@ 0x30
 800fa48:	d0f9      	beq.n	800fa3e <_strtod_l+0x126>
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d09d      	beq.n	800f98a <_strtod_l+0x72>
 800fa4e:	2301      	movs	r3, #1
 800fa50:	2700      	movs	r7, #0
 800fa52:	9308      	str	r3, [sp, #32]
 800fa54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa56:	930c      	str	r3, [sp, #48]	@ 0x30
 800fa58:	970b      	str	r7, [sp, #44]	@ 0x2c
 800fa5a:	46b9      	mov	r9, r7
 800fa5c:	220a      	movs	r2, #10
 800fa5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800fa60:	7805      	ldrb	r5, [r0, #0]
 800fa62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800fa66:	b2d9      	uxtb	r1, r3
 800fa68:	2909      	cmp	r1, #9
 800fa6a:	d928      	bls.n	800fabe <_strtod_l+0x1a6>
 800fa6c:	494f      	ldr	r1, [pc, #316]	@ (800fbac <_strtod_l+0x294>)
 800fa6e:	2201      	movs	r2, #1
 800fa70:	f000 fea7 	bl	80107c2 <strncmp>
 800fa74:	2800      	cmp	r0, #0
 800fa76:	d032      	beq.n	800fade <_strtod_l+0x1c6>
 800fa78:	2000      	movs	r0, #0
 800fa7a:	462a      	mov	r2, r5
 800fa7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800fa7e:	464d      	mov	r5, r9
 800fa80:	4603      	mov	r3, r0
 800fa82:	2a65      	cmp	r2, #101	@ 0x65
 800fa84:	d001      	beq.n	800fa8a <_strtod_l+0x172>
 800fa86:	2a45      	cmp	r2, #69	@ 0x45
 800fa88:	d114      	bne.n	800fab4 <_strtod_l+0x19c>
 800fa8a:	b91d      	cbnz	r5, 800fa94 <_strtod_l+0x17c>
 800fa8c:	9a08      	ldr	r2, [sp, #32]
 800fa8e:	4302      	orrs	r2, r0
 800fa90:	d096      	beq.n	800f9c0 <_strtod_l+0xa8>
 800fa92:	2500      	movs	r5, #0
 800fa94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fa96:	1c62      	adds	r2, r4, #1
 800fa98:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa9a:	7862      	ldrb	r2, [r4, #1]
 800fa9c:	2a2b      	cmp	r2, #43	@ 0x2b
 800fa9e:	d07a      	beq.n	800fb96 <_strtod_l+0x27e>
 800faa0:	2a2d      	cmp	r2, #45	@ 0x2d
 800faa2:	d07e      	beq.n	800fba2 <_strtod_l+0x28a>
 800faa4:	f04f 0c00 	mov.w	ip, #0
 800faa8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800faac:	2909      	cmp	r1, #9
 800faae:	f240 8085 	bls.w	800fbbc <_strtod_l+0x2a4>
 800fab2:	9419      	str	r4, [sp, #100]	@ 0x64
 800fab4:	f04f 0800 	mov.w	r8, #0
 800fab8:	e0a5      	b.n	800fc06 <_strtod_l+0x2ee>
 800faba:	2300      	movs	r3, #0
 800fabc:	e7c8      	b.n	800fa50 <_strtod_l+0x138>
 800fabe:	f1b9 0f08 	cmp.w	r9, #8
 800fac2:	bfd8      	it	le
 800fac4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800fac6:	f100 0001 	add.w	r0, r0, #1
 800faca:	bfda      	itte	le
 800facc:	fb02 3301 	mlale	r3, r2, r1, r3
 800fad0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800fad2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800fad6:	f109 0901 	add.w	r9, r9, #1
 800fada:	9019      	str	r0, [sp, #100]	@ 0x64
 800fadc:	e7bf      	b.n	800fa5e <_strtod_l+0x146>
 800fade:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fae0:	1c5a      	adds	r2, r3, #1
 800fae2:	9219      	str	r2, [sp, #100]	@ 0x64
 800fae4:	785a      	ldrb	r2, [r3, #1]
 800fae6:	f1b9 0f00 	cmp.w	r9, #0
 800faea:	d03b      	beq.n	800fb64 <_strtod_l+0x24c>
 800faec:	900a      	str	r0, [sp, #40]	@ 0x28
 800faee:	464d      	mov	r5, r9
 800faf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800faf4:	2b09      	cmp	r3, #9
 800faf6:	d912      	bls.n	800fb1e <_strtod_l+0x206>
 800faf8:	2301      	movs	r3, #1
 800fafa:	e7c2      	b.n	800fa82 <_strtod_l+0x16a>
 800fafc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fafe:	1c5a      	adds	r2, r3, #1
 800fb00:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb02:	785a      	ldrb	r2, [r3, #1]
 800fb04:	3001      	adds	r0, #1
 800fb06:	2a30      	cmp	r2, #48	@ 0x30
 800fb08:	d0f8      	beq.n	800fafc <_strtod_l+0x1e4>
 800fb0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fb0e:	2b08      	cmp	r3, #8
 800fb10:	f200 84d2 	bhi.w	80104b8 <_strtod_l+0xba0>
 800fb14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb16:	900a      	str	r0, [sp, #40]	@ 0x28
 800fb18:	2000      	movs	r0, #0
 800fb1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800fb1c:	4605      	mov	r5, r0
 800fb1e:	3a30      	subs	r2, #48	@ 0x30
 800fb20:	f100 0301 	add.w	r3, r0, #1
 800fb24:	d018      	beq.n	800fb58 <_strtod_l+0x240>
 800fb26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fb28:	4419      	add	r1, r3
 800fb2a:	910a      	str	r1, [sp, #40]	@ 0x28
 800fb2c:	462e      	mov	r6, r5
 800fb2e:	f04f 0e0a 	mov.w	lr, #10
 800fb32:	1c71      	adds	r1, r6, #1
 800fb34:	eba1 0c05 	sub.w	ip, r1, r5
 800fb38:	4563      	cmp	r3, ip
 800fb3a:	dc15      	bgt.n	800fb68 <_strtod_l+0x250>
 800fb3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fb40:	182b      	adds	r3, r5, r0
 800fb42:	2b08      	cmp	r3, #8
 800fb44:	f105 0501 	add.w	r5, r5, #1
 800fb48:	4405      	add	r5, r0
 800fb4a:	dc1a      	bgt.n	800fb82 <_strtod_l+0x26a>
 800fb4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fb4e:	230a      	movs	r3, #10
 800fb50:	fb03 2301 	mla	r3, r3, r1, r2
 800fb54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fb56:	2300      	movs	r3, #0
 800fb58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fb5a:	1c51      	adds	r1, r2, #1
 800fb5c:	9119      	str	r1, [sp, #100]	@ 0x64
 800fb5e:	7852      	ldrb	r2, [r2, #1]
 800fb60:	4618      	mov	r0, r3
 800fb62:	e7c5      	b.n	800faf0 <_strtod_l+0x1d8>
 800fb64:	4648      	mov	r0, r9
 800fb66:	e7ce      	b.n	800fb06 <_strtod_l+0x1ee>
 800fb68:	2e08      	cmp	r6, #8
 800fb6a:	dc05      	bgt.n	800fb78 <_strtod_l+0x260>
 800fb6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800fb6e:	fb0e f606 	mul.w	r6, lr, r6
 800fb72:	960b      	str	r6, [sp, #44]	@ 0x2c
 800fb74:	460e      	mov	r6, r1
 800fb76:	e7dc      	b.n	800fb32 <_strtod_l+0x21a>
 800fb78:	2910      	cmp	r1, #16
 800fb7a:	bfd8      	it	le
 800fb7c:	fb0e f707 	mulle.w	r7, lr, r7
 800fb80:	e7f8      	b.n	800fb74 <_strtod_l+0x25c>
 800fb82:	2b0f      	cmp	r3, #15
 800fb84:	bfdc      	itt	le
 800fb86:	230a      	movle	r3, #10
 800fb88:	fb03 2707 	mlale	r7, r3, r7, r2
 800fb8c:	e7e3      	b.n	800fb56 <_strtod_l+0x23e>
 800fb8e:	2300      	movs	r3, #0
 800fb90:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb92:	2301      	movs	r3, #1
 800fb94:	e77a      	b.n	800fa8c <_strtod_l+0x174>
 800fb96:	f04f 0c00 	mov.w	ip, #0
 800fb9a:	1ca2      	adds	r2, r4, #2
 800fb9c:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb9e:	78a2      	ldrb	r2, [r4, #2]
 800fba0:	e782      	b.n	800faa8 <_strtod_l+0x190>
 800fba2:	f04f 0c01 	mov.w	ip, #1
 800fba6:	e7f8      	b.n	800fb9a <_strtod_l+0x282>
 800fba8:	08013468 	.word	0x08013468
 800fbac:	080132ec 	.word	0x080132ec
 800fbb0:	7ff00000 	.word	0x7ff00000
 800fbb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fbb6:	1c51      	adds	r1, r2, #1
 800fbb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800fbba:	7852      	ldrb	r2, [r2, #1]
 800fbbc:	2a30      	cmp	r2, #48	@ 0x30
 800fbbe:	d0f9      	beq.n	800fbb4 <_strtod_l+0x29c>
 800fbc0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fbc4:	2908      	cmp	r1, #8
 800fbc6:	f63f af75 	bhi.w	800fab4 <_strtod_l+0x19c>
 800fbca:	3a30      	subs	r2, #48	@ 0x30
 800fbcc:	9209      	str	r2, [sp, #36]	@ 0x24
 800fbce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fbd0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fbd2:	f04f 080a 	mov.w	r8, #10
 800fbd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fbd8:	1c56      	adds	r6, r2, #1
 800fbda:	9619      	str	r6, [sp, #100]	@ 0x64
 800fbdc:	7852      	ldrb	r2, [r2, #1]
 800fbde:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fbe2:	f1be 0f09 	cmp.w	lr, #9
 800fbe6:	d939      	bls.n	800fc5c <_strtod_l+0x344>
 800fbe8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fbea:	1a76      	subs	r6, r6, r1
 800fbec:	2e08      	cmp	r6, #8
 800fbee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fbf2:	dc03      	bgt.n	800fbfc <_strtod_l+0x2e4>
 800fbf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fbf6:	4588      	cmp	r8, r1
 800fbf8:	bfa8      	it	ge
 800fbfa:	4688      	movge	r8, r1
 800fbfc:	f1bc 0f00 	cmp.w	ip, #0
 800fc00:	d001      	beq.n	800fc06 <_strtod_l+0x2ee>
 800fc02:	f1c8 0800 	rsb	r8, r8, #0
 800fc06:	2d00      	cmp	r5, #0
 800fc08:	d14e      	bne.n	800fca8 <_strtod_l+0x390>
 800fc0a:	9908      	ldr	r1, [sp, #32]
 800fc0c:	4308      	orrs	r0, r1
 800fc0e:	f47f aebc 	bne.w	800f98a <_strtod_l+0x72>
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	f47f aed4 	bne.w	800f9c0 <_strtod_l+0xa8>
 800fc18:	2a69      	cmp	r2, #105	@ 0x69
 800fc1a:	d028      	beq.n	800fc6e <_strtod_l+0x356>
 800fc1c:	dc25      	bgt.n	800fc6a <_strtod_l+0x352>
 800fc1e:	2a49      	cmp	r2, #73	@ 0x49
 800fc20:	d025      	beq.n	800fc6e <_strtod_l+0x356>
 800fc22:	2a4e      	cmp	r2, #78	@ 0x4e
 800fc24:	f47f aecc 	bne.w	800f9c0 <_strtod_l+0xa8>
 800fc28:	499a      	ldr	r1, [pc, #616]	@ (800fe94 <_strtod_l+0x57c>)
 800fc2a:	a819      	add	r0, sp, #100	@ 0x64
 800fc2c:	f001 f952 	bl	8010ed4 <__match>
 800fc30:	2800      	cmp	r0, #0
 800fc32:	f43f aec5 	beq.w	800f9c0 <_strtod_l+0xa8>
 800fc36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc38:	781b      	ldrb	r3, [r3, #0]
 800fc3a:	2b28      	cmp	r3, #40	@ 0x28
 800fc3c:	d12e      	bne.n	800fc9c <_strtod_l+0x384>
 800fc3e:	4996      	ldr	r1, [pc, #600]	@ (800fe98 <_strtod_l+0x580>)
 800fc40:	aa1c      	add	r2, sp, #112	@ 0x70
 800fc42:	a819      	add	r0, sp, #100	@ 0x64
 800fc44:	f001 f95a 	bl	8010efc <__hexnan>
 800fc48:	2805      	cmp	r0, #5
 800fc4a:	d127      	bne.n	800fc9c <_strtod_l+0x384>
 800fc4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fc52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fc56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fc5a:	e696      	b.n	800f98a <_strtod_l+0x72>
 800fc5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fc5e:	fb08 2101 	mla	r1, r8, r1, r2
 800fc62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fc66:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc68:	e7b5      	b.n	800fbd6 <_strtod_l+0x2be>
 800fc6a:	2a6e      	cmp	r2, #110	@ 0x6e
 800fc6c:	e7da      	b.n	800fc24 <_strtod_l+0x30c>
 800fc6e:	498b      	ldr	r1, [pc, #556]	@ (800fe9c <_strtod_l+0x584>)
 800fc70:	a819      	add	r0, sp, #100	@ 0x64
 800fc72:	f001 f92f 	bl	8010ed4 <__match>
 800fc76:	2800      	cmp	r0, #0
 800fc78:	f43f aea2 	beq.w	800f9c0 <_strtod_l+0xa8>
 800fc7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc7e:	4988      	ldr	r1, [pc, #544]	@ (800fea0 <_strtod_l+0x588>)
 800fc80:	3b01      	subs	r3, #1
 800fc82:	a819      	add	r0, sp, #100	@ 0x64
 800fc84:	9319      	str	r3, [sp, #100]	@ 0x64
 800fc86:	f001 f925 	bl	8010ed4 <__match>
 800fc8a:	b910      	cbnz	r0, 800fc92 <_strtod_l+0x37a>
 800fc8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc8e:	3301      	adds	r3, #1
 800fc90:	9319      	str	r3, [sp, #100]	@ 0x64
 800fc92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800feb0 <_strtod_l+0x598>
 800fc96:	f04f 0a00 	mov.w	sl, #0
 800fc9a:	e676      	b.n	800f98a <_strtod_l+0x72>
 800fc9c:	4881      	ldr	r0, [pc, #516]	@ (800fea4 <_strtod_l+0x58c>)
 800fc9e:	f000 fe37 	bl	8010910 <nan>
 800fca2:	ec5b ab10 	vmov	sl, fp, d0
 800fca6:	e670      	b.n	800f98a <_strtod_l+0x72>
 800fca8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fcaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fcac:	eba8 0303 	sub.w	r3, r8, r3
 800fcb0:	f1b9 0f00 	cmp.w	r9, #0
 800fcb4:	bf08      	it	eq
 800fcb6:	46a9      	moveq	r9, r5
 800fcb8:	2d10      	cmp	r5, #16
 800fcba:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcbc:	462c      	mov	r4, r5
 800fcbe:	bfa8      	it	ge
 800fcc0:	2410      	movge	r4, #16
 800fcc2:	f7f0 fc1f 	bl	8000504 <__aeabi_ui2d>
 800fcc6:	2d09      	cmp	r5, #9
 800fcc8:	4682      	mov	sl, r0
 800fcca:	468b      	mov	fp, r1
 800fccc:	dc13      	bgt.n	800fcf6 <_strtod_l+0x3de>
 800fcce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	f43f ae5a 	beq.w	800f98a <_strtod_l+0x72>
 800fcd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcd8:	dd78      	ble.n	800fdcc <_strtod_l+0x4b4>
 800fcda:	2b16      	cmp	r3, #22
 800fcdc:	dc5f      	bgt.n	800fd9e <_strtod_l+0x486>
 800fcde:	4972      	ldr	r1, [pc, #456]	@ (800fea8 <_strtod_l+0x590>)
 800fce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fce8:	4652      	mov	r2, sl
 800fcea:	465b      	mov	r3, fp
 800fcec:	f7f0 fc84 	bl	80005f8 <__aeabi_dmul>
 800fcf0:	4682      	mov	sl, r0
 800fcf2:	468b      	mov	fp, r1
 800fcf4:	e649      	b.n	800f98a <_strtod_l+0x72>
 800fcf6:	4b6c      	ldr	r3, [pc, #432]	@ (800fea8 <_strtod_l+0x590>)
 800fcf8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fcfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fd00:	f7f0 fc7a 	bl	80005f8 <__aeabi_dmul>
 800fd04:	4682      	mov	sl, r0
 800fd06:	4638      	mov	r0, r7
 800fd08:	468b      	mov	fp, r1
 800fd0a:	f7f0 fbfb 	bl	8000504 <__aeabi_ui2d>
 800fd0e:	4602      	mov	r2, r0
 800fd10:	460b      	mov	r3, r1
 800fd12:	4650      	mov	r0, sl
 800fd14:	4659      	mov	r1, fp
 800fd16:	f7f0 fab9 	bl	800028c <__adddf3>
 800fd1a:	2d0f      	cmp	r5, #15
 800fd1c:	4682      	mov	sl, r0
 800fd1e:	468b      	mov	fp, r1
 800fd20:	ddd5      	ble.n	800fcce <_strtod_l+0x3b6>
 800fd22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd24:	1b2c      	subs	r4, r5, r4
 800fd26:	441c      	add	r4, r3
 800fd28:	2c00      	cmp	r4, #0
 800fd2a:	f340 8093 	ble.w	800fe54 <_strtod_l+0x53c>
 800fd2e:	f014 030f 	ands.w	r3, r4, #15
 800fd32:	d00a      	beq.n	800fd4a <_strtod_l+0x432>
 800fd34:	495c      	ldr	r1, [pc, #368]	@ (800fea8 <_strtod_l+0x590>)
 800fd36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fd3a:	4652      	mov	r2, sl
 800fd3c:	465b      	mov	r3, fp
 800fd3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd42:	f7f0 fc59 	bl	80005f8 <__aeabi_dmul>
 800fd46:	4682      	mov	sl, r0
 800fd48:	468b      	mov	fp, r1
 800fd4a:	f034 040f 	bics.w	r4, r4, #15
 800fd4e:	d073      	beq.n	800fe38 <_strtod_l+0x520>
 800fd50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fd54:	dd49      	ble.n	800fdea <_strtod_l+0x4d2>
 800fd56:	2400      	movs	r4, #0
 800fd58:	46a0      	mov	r8, r4
 800fd5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fd5c:	46a1      	mov	r9, r4
 800fd5e:	9a05      	ldr	r2, [sp, #20]
 800fd60:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800feb0 <_strtod_l+0x598>
 800fd64:	2322      	movs	r3, #34	@ 0x22
 800fd66:	6013      	str	r3, [r2, #0]
 800fd68:	f04f 0a00 	mov.w	sl, #0
 800fd6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	f43f ae0b 	beq.w	800f98a <_strtod_l+0x72>
 800fd74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fd76:	9805      	ldr	r0, [sp, #20]
 800fd78:	f001 f9ae 	bl	80110d8 <_Bfree>
 800fd7c:	9805      	ldr	r0, [sp, #20]
 800fd7e:	4649      	mov	r1, r9
 800fd80:	f001 f9aa 	bl	80110d8 <_Bfree>
 800fd84:	9805      	ldr	r0, [sp, #20]
 800fd86:	4641      	mov	r1, r8
 800fd88:	f001 f9a6 	bl	80110d8 <_Bfree>
 800fd8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fd8e:	9805      	ldr	r0, [sp, #20]
 800fd90:	f001 f9a2 	bl	80110d8 <_Bfree>
 800fd94:	9805      	ldr	r0, [sp, #20]
 800fd96:	4621      	mov	r1, r4
 800fd98:	f001 f99e 	bl	80110d8 <_Bfree>
 800fd9c:	e5f5      	b.n	800f98a <_strtod_l+0x72>
 800fd9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fda0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fda4:	4293      	cmp	r3, r2
 800fda6:	dbbc      	blt.n	800fd22 <_strtod_l+0x40a>
 800fda8:	4c3f      	ldr	r4, [pc, #252]	@ (800fea8 <_strtod_l+0x590>)
 800fdaa:	f1c5 050f 	rsb	r5, r5, #15
 800fdae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fdb2:	4652      	mov	r2, sl
 800fdb4:	465b      	mov	r3, fp
 800fdb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdba:	f7f0 fc1d 	bl	80005f8 <__aeabi_dmul>
 800fdbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdc0:	1b5d      	subs	r5, r3, r5
 800fdc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fdc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fdca:	e78f      	b.n	800fcec <_strtod_l+0x3d4>
 800fdcc:	3316      	adds	r3, #22
 800fdce:	dba8      	blt.n	800fd22 <_strtod_l+0x40a>
 800fdd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fdd2:	eba3 0808 	sub.w	r8, r3, r8
 800fdd6:	4b34      	ldr	r3, [pc, #208]	@ (800fea8 <_strtod_l+0x590>)
 800fdd8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800fddc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fde0:	4650      	mov	r0, sl
 800fde2:	4659      	mov	r1, fp
 800fde4:	f7f0 fd32 	bl	800084c <__aeabi_ddiv>
 800fde8:	e782      	b.n	800fcf0 <_strtod_l+0x3d8>
 800fdea:	2300      	movs	r3, #0
 800fdec:	4f2f      	ldr	r7, [pc, #188]	@ (800feac <_strtod_l+0x594>)
 800fdee:	1124      	asrs	r4, r4, #4
 800fdf0:	4650      	mov	r0, sl
 800fdf2:	4659      	mov	r1, fp
 800fdf4:	461e      	mov	r6, r3
 800fdf6:	2c01      	cmp	r4, #1
 800fdf8:	dc21      	bgt.n	800fe3e <_strtod_l+0x526>
 800fdfa:	b10b      	cbz	r3, 800fe00 <_strtod_l+0x4e8>
 800fdfc:	4682      	mov	sl, r0
 800fdfe:	468b      	mov	fp, r1
 800fe00:	492a      	ldr	r1, [pc, #168]	@ (800feac <_strtod_l+0x594>)
 800fe02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fe06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fe0a:	4652      	mov	r2, sl
 800fe0c:	465b      	mov	r3, fp
 800fe0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe12:	f7f0 fbf1 	bl	80005f8 <__aeabi_dmul>
 800fe16:	4b26      	ldr	r3, [pc, #152]	@ (800feb0 <_strtod_l+0x598>)
 800fe18:	460a      	mov	r2, r1
 800fe1a:	400b      	ands	r3, r1
 800fe1c:	4925      	ldr	r1, [pc, #148]	@ (800feb4 <_strtod_l+0x59c>)
 800fe1e:	428b      	cmp	r3, r1
 800fe20:	4682      	mov	sl, r0
 800fe22:	d898      	bhi.n	800fd56 <_strtod_l+0x43e>
 800fe24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800fe28:	428b      	cmp	r3, r1
 800fe2a:	bf86      	itte	hi
 800fe2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800feb8 <_strtod_l+0x5a0>
 800fe30:	f04f 3aff 	movhi.w	sl, #4294967295
 800fe34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800fe38:	2300      	movs	r3, #0
 800fe3a:	9308      	str	r3, [sp, #32]
 800fe3c:	e076      	b.n	800ff2c <_strtod_l+0x614>
 800fe3e:	07e2      	lsls	r2, r4, #31
 800fe40:	d504      	bpl.n	800fe4c <_strtod_l+0x534>
 800fe42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe46:	f7f0 fbd7 	bl	80005f8 <__aeabi_dmul>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	3601      	adds	r6, #1
 800fe4e:	1064      	asrs	r4, r4, #1
 800fe50:	3708      	adds	r7, #8
 800fe52:	e7d0      	b.n	800fdf6 <_strtod_l+0x4de>
 800fe54:	d0f0      	beq.n	800fe38 <_strtod_l+0x520>
 800fe56:	4264      	negs	r4, r4
 800fe58:	f014 020f 	ands.w	r2, r4, #15
 800fe5c:	d00a      	beq.n	800fe74 <_strtod_l+0x55c>
 800fe5e:	4b12      	ldr	r3, [pc, #72]	@ (800fea8 <_strtod_l+0x590>)
 800fe60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe64:	4650      	mov	r0, sl
 800fe66:	4659      	mov	r1, fp
 800fe68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe6c:	f7f0 fcee 	bl	800084c <__aeabi_ddiv>
 800fe70:	4682      	mov	sl, r0
 800fe72:	468b      	mov	fp, r1
 800fe74:	1124      	asrs	r4, r4, #4
 800fe76:	d0df      	beq.n	800fe38 <_strtod_l+0x520>
 800fe78:	2c1f      	cmp	r4, #31
 800fe7a:	dd1f      	ble.n	800febc <_strtod_l+0x5a4>
 800fe7c:	2400      	movs	r4, #0
 800fe7e:	46a0      	mov	r8, r4
 800fe80:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fe82:	46a1      	mov	r9, r4
 800fe84:	9a05      	ldr	r2, [sp, #20]
 800fe86:	2322      	movs	r3, #34	@ 0x22
 800fe88:	f04f 0a00 	mov.w	sl, #0
 800fe8c:	f04f 0b00 	mov.w	fp, #0
 800fe90:	6013      	str	r3, [r2, #0]
 800fe92:	e76b      	b.n	800fd6c <_strtod_l+0x454>
 800fe94:	080132f7 	.word	0x080132f7
 800fe98:	08013454 	.word	0x08013454
 800fe9c:	080132ee 	.word	0x080132ee
 800fea0:	080132f1 	.word	0x080132f1
 800fea4:	0801341e 	.word	0x0801341e
 800fea8:	080134e0 	.word	0x080134e0
 800feac:	080134b8 	.word	0x080134b8
 800feb0:	7ff00000 	.word	0x7ff00000
 800feb4:	7ca00000 	.word	0x7ca00000
 800feb8:	7fefffff 	.word	0x7fefffff
 800febc:	f014 0310 	ands.w	r3, r4, #16
 800fec0:	bf18      	it	ne
 800fec2:	236a      	movne	r3, #106	@ 0x6a
 800fec4:	4ea9      	ldr	r6, [pc, #676]	@ (801016c <_strtod_l+0x854>)
 800fec6:	9308      	str	r3, [sp, #32]
 800fec8:	4650      	mov	r0, sl
 800feca:	4659      	mov	r1, fp
 800fecc:	2300      	movs	r3, #0
 800fece:	07e7      	lsls	r7, r4, #31
 800fed0:	d504      	bpl.n	800fedc <_strtod_l+0x5c4>
 800fed2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fed6:	f7f0 fb8f 	bl	80005f8 <__aeabi_dmul>
 800feda:	2301      	movs	r3, #1
 800fedc:	1064      	asrs	r4, r4, #1
 800fede:	f106 0608 	add.w	r6, r6, #8
 800fee2:	d1f4      	bne.n	800fece <_strtod_l+0x5b6>
 800fee4:	b10b      	cbz	r3, 800feea <_strtod_l+0x5d2>
 800fee6:	4682      	mov	sl, r0
 800fee8:	468b      	mov	fp, r1
 800feea:	9b08      	ldr	r3, [sp, #32]
 800feec:	b1b3      	cbz	r3, 800ff1c <_strtod_l+0x604>
 800feee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fef2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	4659      	mov	r1, fp
 800fefa:	dd0f      	ble.n	800ff1c <_strtod_l+0x604>
 800fefc:	2b1f      	cmp	r3, #31
 800fefe:	dd56      	ble.n	800ffae <_strtod_l+0x696>
 800ff00:	2b34      	cmp	r3, #52	@ 0x34
 800ff02:	bfde      	ittt	le
 800ff04:	f04f 33ff 	movle.w	r3, #4294967295
 800ff08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ff0c:	4093      	lslle	r3, r2
 800ff0e:	f04f 0a00 	mov.w	sl, #0
 800ff12:	bfcc      	ite	gt
 800ff14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ff18:	ea03 0b01 	andle.w	fp, r3, r1
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	2300      	movs	r3, #0
 800ff20:	4650      	mov	r0, sl
 800ff22:	4659      	mov	r1, fp
 800ff24:	f7f0 fdd0 	bl	8000ac8 <__aeabi_dcmpeq>
 800ff28:	2800      	cmp	r0, #0
 800ff2a:	d1a7      	bne.n	800fe7c <_strtod_l+0x564>
 800ff2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff2e:	9300      	str	r3, [sp, #0]
 800ff30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ff32:	9805      	ldr	r0, [sp, #20]
 800ff34:	462b      	mov	r3, r5
 800ff36:	464a      	mov	r2, r9
 800ff38:	f001 f936 	bl	80111a8 <__s2b>
 800ff3c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ff3e:	2800      	cmp	r0, #0
 800ff40:	f43f af09 	beq.w	800fd56 <_strtod_l+0x43e>
 800ff44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ff48:	2a00      	cmp	r2, #0
 800ff4a:	eba3 0308 	sub.w	r3, r3, r8
 800ff4e:	bfa8      	it	ge
 800ff50:	2300      	movge	r3, #0
 800ff52:	9312      	str	r3, [sp, #72]	@ 0x48
 800ff54:	2400      	movs	r4, #0
 800ff56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ff5a:	9316      	str	r3, [sp, #88]	@ 0x58
 800ff5c:	46a0      	mov	r8, r4
 800ff5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff60:	9805      	ldr	r0, [sp, #20]
 800ff62:	6859      	ldr	r1, [r3, #4]
 800ff64:	f001 f878 	bl	8011058 <_Balloc>
 800ff68:	4681      	mov	r9, r0
 800ff6a:	2800      	cmp	r0, #0
 800ff6c:	f43f aef7 	beq.w	800fd5e <_strtod_l+0x446>
 800ff70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff72:	691a      	ldr	r2, [r3, #16]
 800ff74:	3202      	adds	r2, #2
 800ff76:	f103 010c 	add.w	r1, r3, #12
 800ff7a:	0092      	lsls	r2, r2, #2
 800ff7c:	300c      	adds	r0, #12
 800ff7e:	f000 fcb6 	bl	80108ee <memcpy>
 800ff82:	ec4b ab10 	vmov	d0, sl, fp
 800ff86:	9805      	ldr	r0, [sp, #20]
 800ff88:	aa1c      	add	r2, sp, #112	@ 0x70
 800ff8a:	a91b      	add	r1, sp, #108	@ 0x6c
 800ff8c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ff90:	f001 fc3e 	bl	8011810 <__d2b>
 800ff94:	901a      	str	r0, [sp, #104]	@ 0x68
 800ff96:	2800      	cmp	r0, #0
 800ff98:	f43f aee1 	beq.w	800fd5e <_strtod_l+0x446>
 800ff9c:	9805      	ldr	r0, [sp, #20]
 800ff9e:	2101      	movs	r1, #1
 800ffa0:	f001 f998 	bl	80112d4 <__i2b>
 800ffa4:	4680      	mov	r8, r0
 800ffa6:	b948      	cbnz	r0, 800ffbc <_strtod_l+0x6a4>
 800ffa8:	f04f 0800 	mov.w	r8, #0
 800ffac:	e6d7      	b.n	800fd5e <_strtod_l+0x446>
 800ffae:	f04f 32ff 	mov.w	r2, #4294967295
 800ffb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ffb6:	ea03 0a0a 	and.w	sl, r3, sl
 800ffba:	e7af      	b.n	800ff1c <_strtod_l+0x604>
 800ffbc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ffbe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ffc0:	2d00      	cmp	r5, #0
 800ffc2:	bfab      	itete	ge
 800ffc4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ffc6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ffc8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ffca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ffcc:	bfac      	ite	ge
 800ffce:	18ef      	addge	r7, r5, r3
 800ffd0:	1b5e      	sublt	r6, r3, r5
 800ffd2:	9b08      	ldr	r3, [sp, #32]
 800ffd4:	1aed      	subs	r5, r5, r3
 800ffd6:	4415      	add	r5, r2
 800ffd8:	4b65      	ldr	r3, [pc, #404]	@ (8010170 <_strtod_l+0x858>)
 800ffda:	3d01      	subs	r5, #1
 800ffdc:	429d      	cmp	r5, r3
 800ffde:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ffe2:	da50      	bge.n	8010086 <_strtod_l+0x76e>
 800ffe4:	1b5b      	subs	r3, r3, r5
 800ffe6:	2b1f      	cmp	r3, #31
 800ffe8:	eba2 0203 	sub.w	r2, r2, r3
 800ffec:	f04f 0101 	mov.w	r1, #1
 800fff0:	dc3d      	bgt.n	801006e <_strtod_l+0x756>
 800fff2:	fa01 f303 	lsl.w	r3, r1, r3
 800fff6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fff8:	2300      	movs	r3, #0
 800fffa:	9310      	str	r3, [sp, #64]	@ 0x40
 800fffc:	18bd      	adds	r5, r7, r2
 800fffe:	9b08      	ldr	r3, [sp, #32]
 8010000:	42af      	cmp	r7, r5
 8010002:	4416      	add	r6, r2
 8010004:	441e      	add	r6, r3
 8010006:	463b      	mov	r3, r7
 8010008:	bfa8      	it	ge
 801000a:	462b      	movge	r3, r5
 801000c:	42b3      	cmp	r3, r6
 801000e:	bfa8      	it	ge
 8010010:	4633      	movge	r3, r6
 8010012:	2b00      	cmp	r3, #0
 8010014:	bfc2      	ittt	gt
 8010016:	1aed      	subgt	r5, r5, r3
 8010018:	1af6      	subgt	r6, r6, r3
 801001a:	1aff      	subgt	r7, r7, r3
 801001c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801001e:	2b00      	cmp	r3, #0
 8010020:	dd16      	ble.n	8010050 <_strtod_l+0x738>
 8010022:	4641      	mov	r1, r8
 8010024:	9805      	ldr	r0, [sp, #20]
 8010026:	461a      	mov	r2, r3
 8010028:	f001 fa0c 	bl	8011444 <__pow5mult>
 801002c:	4680      	mov	r8, r0
 801002e:	2800      	cmp	r0, #0
 8010030:	d0ba      	beq.n	800ffa8 <_strtod_l+0x690>
 8010032:	4601      	mov	r1, r0
 8010034:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010036:	9805      	ldr	r0, [sp, #20]
 8010038:	f001 f962 	bl	8011300 <__multiply>
 801003c:	900a      	str	r0, [sp, #40]	@ 0x28
 801003e:	2800      	cmp	r0, #0
 8010040:	f43f ae8d 	beq.w	800fd5e <_strtod_l+0x446>
 8010044:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010046:	9805      	ldr	r0, [sp, #20]
 8010048:	f001 f846 	bl	80110d8 <_Bfree>
 801004c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801004e:	931a      	str	r3, [sp, #104]	@ 0x68
 8010050:	2d00      	cmp	r5, #0
 8010052:	dc1d      	bgt.n	8010090 <_strtod_l+0x778>
 8010054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010056:	2b00      	cmp	r3, #0
 8010058:	dd23      	ble.n	80100a2 <_strtod_l+0x78a>
 801005a:	4649      	mov	r1, r9
 801005c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801005e:	9805      	ldr	r0, [sp, #20]
 8010060:	f001 f9f0 	bl	8011444 <__pow5mult>
 8010064:	4681      	mov	r9, r0
 8010066:	b9e0      	cbnz	r0, 80100a2 <_strtod_l+0x78a>
 8010068:	f04f 0900 	mov.w	r9, #0
 801006c:	e677      	b.n	800fd5e <_strtod_l+0x446>
 801006e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010072:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010076:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801007a:	35e2      	adds	r5, #226	@ 0xe2
 801007c:	fa01 f305 	lsl.w	r3, r1, r5
 8010080:	9310      	str	r3, [sp, #64]	@ 0x40
 8010082:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010084:	e7ba      	b.n	800fffc <_strtod_l+0x6e4>
 8010086:	2300      	movs	r3, #0
 8010088:	9310      	str	r3, [sp, #64]	@ 0x40
 801008a:	2301      	movs	r3, #1
 801008c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801008e:	e7b5      	b.n	800fffc <_strtod_l+0x6e4>
 8010090:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010092:	9805      	ldr	r0, [sp, #20]
 8010094:	462a      	mov	r2, r5
 8010096:	f001 fa2f 	bl	80114f8 <__lshift>
 801009a:	901a      	str	r0, [sp, #104]	@ 0x68
 801009c:	2800      	cmp	r0, #0
 801009e:	d1d9      	bne.n	8010054 <_strtod_l+0x73c>
 80100a0:	e65d      	b.n	800fd5e <_strtod_l+0x446>
 80100a2:	2e00      	cmp	r6, #0
 80100a4:	dd07      	ble.n	80100b6 <_strtod_l+0x79e>
 80100a6:	4649      	mov	r1, r9
 80100a8:	9805      	ldr	r0, [sp, #20]
 80100aa:	4632      	mov	r2, r6
 80100ac:	f001 fa24 	bl	80114f8 <__lshift>
 80100b0:	4681      	mov	r9, r0
 80100b2:	2800      	cmp	r0, #0
 80100b4:	d0d8      	beq.n	8010068 <_strtod_l+0x750>
 80100b6:	2f00      	cmp	r7, #0
 80100b8:	dd08      	ble.n	80100cc <_strtod_l+0x7b4>
 80100ba:	4641      	mov	r1, r8
 80100bc:	9805      	ldr	r0, [sp, #20]
 80100be:	463a      	mov	r2, r7
 80100c0:	f001 fa1a 	bl	80114f8 <__lshift>
 80100c4:	4680      	mov	r8, r0
 80100c6:	2800      	cmp	r0, #0
 80100c8:	f43f ae49 	beq.w	800fd5e <_strtod_l+0x446>
 80100cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80100ce:	9805      	ldr	r0, [sp, #20]
 80100d0:	464a      	mov	r2, r9
 80100d2:	f001 fa99 	bl	8011608 <__mdiff>
 80100d6:	4604      	mov	r4, r0
 80100d8:	2800      	cmp	r0, #0
 80100da:	f43f ae40 	beq.w	800fd5e <_strtod_l+0x446>
 80100de:	68c3      	ldr	r3, [r0, #12]
 80100e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80100e2:	2300      	movs	r3, #0
 80100e4:	60c3      	str	r3, [r0, #12]
 80100e6:	4641      	mov	r1, r8
 80100e8:	f001 fa72 	bl	80115d0 <__mcmp>
 80100ec:	2800      	cmp	r0, #0
 80100ee:	da45      	bge.n	801017c <_strtod_l+0x864>
 80100f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100f2:	ea53 030a 	orrs.w	r3, r3, sl
 80100f6:	d16b      	bne.n	80101d0 <_strtod_l+0x8b8>
 80100f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d167      	bne.n	80101d0 <_strtod_l+0x8b8>
 8010100:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010104:	0d1b      	lsrs	r3, r3, #20
 8010106:	051b      	lsls	r3, r3, #20
 8010108:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801010c:	d960      	bls.n	80101d0 <_strtod_l+0x8b8>
 801010e:	6963      	ldr	r3, [r4, #20]
 8010110:	b913      	cbnz	r3, 8010118 <_strtod_l+0x800>
 8010112:	6923      	ldr	r3, [r4, #16]
 8010114:	2b01      	cmp	r3, #1
 8010116:	dd5b      	ble.n	80101d0 <_strtod_l+0x8b8>
 8010118:	4621      	mov	r1, r4
 801011a:	2201      	movs	r2, #1
 801011c:	9805      	ldr	r0, [sp, #20]
 801011e:	f001 f9eb 	bl	80114f8 <__lshift>
 8010122:	4641      	mov	r1, r8
 8010124:	4604      	mov	r4, r0
 8010126:	f001 fa53 	bl	80115d0 <__mcmp>
 801012a:	2800      	cmp	r0, #0
 801012c:	dd50      	ble.n	80101d0 <_strtod_l+0x8b8>
 801012e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010132:	9a08      	ldr	r2, [sp, #32]
 8010134:	0d1b      	lsrs	r3, r3, #20
 8010136:	051b      	lsls	r3, r3, #20
 8010138:	2a00      	cmp	r2, #0
 801013a:	d06a      	beq.n	8010212 <_strtod_l+0x8fa>
 801013c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010140:	d867      	bhi.n	8010212 <_strtod_l+0x8fa>
 8010142:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010146:	f67f ae9d 	bls.w	800fe84 <_strtod_l+0x56c>
 801014a:	4b0a      	ldr	r3, [pc, #40]	@ (8010174 <_strtod_l+0x85c>)
 801014c:	4650      	mov	r0, sl
 801014e:	4659      	mov	r1, fp
 8010150:	2200      	movs	r2, #0
 8010152:	f7f0 fa51 	bl	80005f8 <__aeabi_dmul>
 8010156:	4b08      	ldr	r3, [pc, #32]	@ (8010178 <_strtod_l+0x860>)
 8010158:	400b      	ands	r3, r1
 801015a:	4682      	mov	sl, r0
 801015c:	468b      	mov	fp, r1
 801015e:	2b00      	cmp	r3, #0
 8010160:	f47f ae08 	bne.w	800fd74 <_strtod_l+0x45c>
 8010164:	9a05      	ldr	r2, [sp, #20]
 8010166:	2322      	movs	r3, #34	@ 0x22
 8010168:	6013      	str	r3, [r2, #0]
 801016a:	e603      	b.n	800fd74 <_strtod_l+0x45c>
 801016c:	08013480 	.word	0x08013480
 8010170:	fffffc02 	.word	0xfffffc02
 8010174:	39500000 	.word	0x39500000
 8010178:	7ff00000 	.word	0x7ff00000
 801017c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010180:	d165      	bne.n	801024e <_strtod_l+0x936>
 8010182:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010184:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010188:	b35a      	cbz	r2, 80101e2 <_strtod_l+0x8ca>
 801018a:	4a9f      	ldr	r2, [pc, #636]	@ (8010408 <_strtod_l+0xaf0>)
 801018c:	4293      	cmp	r3, r2
 801018e:	d12b      	bne.n	80101e8 <_strtod_l+0x8d0>
 8010190:	9b08      	ldr	r3, [sp, #32]
 8010192:	4651      	mov	r1, sl
 8010194:	b303      	cbz	r3, 80101d8 <_strtod_l+0x8c0>
 8010196:	4b9d      	ldr	r3, [pc, #628]	@ (801040c <_strtod_l+0xaf4>)
 8010198:	465a      	mov	r2, fp
 801019a:	4013      	ands	r3, r2
 801019c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80101a0:	f04f 32ff 	mov.w	r2, #4294967295
 80101a4:	d81b      	bhi.n	80101de <_strtod_l+0x8c6>
 80101a6:	0d1b      	lsrs	r3, r3, #20
 80101a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80101ac:	fa02 f303 	lsl.w	r3, r2, r3
 80101b0:	4299      	cmp	r1, r3
 80101b2:	d119      	bne.n	80101e8 <_strtod_l+0x8d0>
 80101b4:	4b96      	ldr	r3, [pc, #600]	@ (8010410 <_strtod_l+0xaf8>)
 80101b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d102      	bne.n	80101c2 <_strtod_l+0x8aa>
 80101bc:	3101      	adds	r1, #1
 80101be:	f43f adce 	beq.w	800fd5e <_strtod_l+0x446>
 80101c2:	4b92      	ldr	r3, [pc, #584]	@ (801040c <_strtod_l+0xaf4>)
 80101c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80101c6:	401a      	ands	r2, r3
 80101c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80101cc:	f04f 0a00 	mov.w	sl, #0
 80101d0:	9b08      	ldr	r3, [sp, #32]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d1b9      	bne.n	801014a <_strtod_l+0x832>
 80101d6:	e5cd      	b.n	800fd74 <_strtod_l+0x45c>
 80101d8:	f04f 33ff 	mov.w	r3, #4294967295
 80101dc:	e7e8      	b.n	80101b0 <_strtod_l+0x898>
 80101de:	4613      	mov	r3, r2
 80101e0:	e7e6      	b.n	80101b0 <_strtod_l+0x898>
 80101e2:	ea53 030a 	orrs.w	r3, r3, sl
 80101e6:	d0a2      	beq.n	801012e <_strtod_l+0x816>
 80101e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80101ea:	b1db      	cbz	r3, 8010224 <_strtod_l+0x90c>
 80101ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80101ee:	4213      	tst	r3, r2
 80101f0:	d0ee      	beq.n	80101d0 <_strtod_l+0x8b8>
 80101f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101f4:	9a08      	ldr	r2, [sp, #32]
 80101f6:	4650      	mov	r0, sl
 80101f8:	4659      	mov	r1, fp
 80101fa:	b1bb      	cbz	r3, 801022c <_strtod_l+0x914>
 80101fc:	f7ff fb6c 	bl	800f8d8 <sulp>
 8010200:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010204:	ec53 2b10 	vmov	r2, r3, d0
 8010208:	f7f0 f840 	bl	800028c <__adddf3>
 801020c:	4682      	mov	sl, r0
 801020e:	468b      	mov	fp, r1
 8010210:	e7de      	b.n	80101d0 <_strtod_l+0x8b8>
 8010212:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010216:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801021a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801021e:	f04f 3aff 	mov.w	sl, #4294967295
 8010222:	e7d5      	b.n	80101d0 <_strtod_l+0x8b8>
 8010224:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010226:	ea13 0f0a 	tst.w	r3, sl
 801022a:	e7e1      	b.n	80101f0 <_strtod_l+0x8d8>
 801022c:	f7ff fb54 	bl	800f8d8 <sulp>
 8010230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010234:	ec53 2b10 	vmov	r2, r3, d0
 8010238:	f7f0 f826 	bl	8000288 <__aeabi_dsub>
 801023c:	2200      	movs	r2, #0
 801023e:	2300      	movs	r3, #0
 8010240:	4682      	mov	sl, r0
 8010242:	468b      	mov	fp, r1
 8010244:	f7f0 fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 8010248:	2800      	cmp	r0, #0
 801024a:	d0c1      	beq.n	80101d0 <_strtod_l+0x8b8>
 801024c:	e61a      	b.n	800fe84 <_strtod_l+0x56c>
 801024e:	4641      	mov	r1, r8
 8010250:	4620      	mov	r0, r4
 8010252:	f001 fb35 	bl	80118c0 <__ratio>
 8010256:	ec57 6b10 	vmov	r6, r7, d0
 801025a:	2200      	movs	r2, #0
 801025c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010260:	4630      	mov	r0, r6
 8010262:	4639      	mov	r1, r7
 8010264:	f7f0 fc44 	bl	8000af0 <__aeabi_dcmple>
 8010268:	2800      	cmp	r0, #0
 801026a:	d06f      	beq.n	801034c <_strtod_l+0xa34>
 801026c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801026e:	2b00      	cmp	r3, #0
 8010270:	d17a      	bne.n	8010368 <_strtod_l+0xa50>
 8010272:	f1ba 0f00 	cmp.w	sl, #0
 8010276:	d158      	bne.n	801032a <_strtod_l+0xa12>
 8010278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801027a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801027e:	2b00      	cmp	r3, #0
 8010280:	d15a      	bne.n	8010338 <_strtod_l+0xa20>
 8010282:	4b64      	ldr	r3, [pc, #400]	@ (8010414 <_strtod_l+0xafc>)
 8010284:	2200      	movs	r2, #0
 8010286:	4630      	mov	r0, r6
 8010288:	4639      	mov	r1, r7
 801028a:	f7f0 fc27 	bl	8000adc <__aeabi_dcmplt>
 801028e:	2800      	cmp	r0, #0
 8010290:	d159      	bne.n	8010346 <_strtod_l+0xa2e>
 8010292:	4630      	mov	r0, r6
 8010294:	4639      	mov	r1, r7
 8010296:	4b60      	ldr	r3, [pc, #384]	@ (8010418 <_strtod_l+0xb00>)
 8010298:	2200      	movs	r2, #0
 801029a:	f7f0 f9ad 	bl	80005f8 <__aeabi_dmul>
 801029e:	4606      	mov	r6, r0
 80102a0:	460f      	mov	r7, r1
 80102a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80102a6:	9606      	str	r6, [sp, #24]
 80102a8:	9307      	str	r3, [sp, #28]
 80102aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80102ae:	4d57      	ldr	r5, [pc, #348]	@ (801040c <_strtod_l+0xaf4>)
 80102b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80102b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102b6:	401d      	ands	r5, r3
 80102b8:	4b58      	ldr	r3, [pc, #352]	@ (801041c <_strtod_l+0xb04>)
 80102ba:	429d      	cmp	r5, r3
 80102bc:	f040 80b2 	bne.w	8010424 <_strtod_l+0xb0c>
 80102c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80102c6:	ec4b ab10 	vmov	d0, sl, fp
 80102ca:	f001 fa31 	bl	8011730 <__ulp>
 80102ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80102d2:	ec51 0b10 	vmov	r0, r1, d0
 80102d6:	f7f0 f98f 	bl	80005f8 <__aeabi_dmul>
 80102da:	4652      	mov	r2, sl
 80102dc:	465b      	mov	r3, fp
 80102de:	f7ef ffd5 	bl	800028c <__adddf3>
 80102e2:	460b      	mov	r3, r1
 80102e4:	4949      	ldr	r1, [pc, #292]	@ (801040c <_strtod_l+0xaf4>)
 80102e6:	4a4e      	ldr	r2, [pc, #312]	@ (8010420 <_strtod_l+0xb08>)
 80102e8:	4019      	ands	r1, r3
 80102ea:	4291      	cmp	r1, r2
 80102ec:	4682      	mov	sl, r0
 80102ee:	d942      	bls.n	8010376 <_strtod_l+0xa5e>
 80102f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80102f2:	4b47      	ldr	r3, [pc, #284]	@ (8010410 <_strtod_l+0xaf8>)
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d103      	bne.n	8010300 <_strtod_l+0x9e8>
 80102f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80102fa:	3301      	adds	r3, #1
 80102fc:	f43f ad2f 	beq.w	800fd5e <_strtod_l+0x446>
 8010300:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010410 <_strtod_l+0xaf8>
 8010304:	f04f 3aff 	mov.w	sl, #4294967295
 8010308:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801030a:	9805      	ldr	r0, [sp, #20]
 801030c:	f000 fee4 	bl	80110d8 <_Bfree>
 8010310:	9805      	ldr	r0, [sp, #20]
 8010312:	4649      	mov	r1, r9
 8010314:	f000 fee0 	bl	80110d8 <_Bfree>
 8010318:	9805      	ldr	r0, [sp, #20]
 801031a:	4641      	mov	r1, r8
 801031c:	f000 fedc 	bl	80110d8 <_Bfree>
 8010320:	9805      	ldr	r0, [sp, #20]
 8010322:	4621      	mov	r1, r4
 8010324:	f000 fed8 	bl	80110d8 <_Bfree>
 8010328:	e619      	b.n	800ff5e <_strtod_l+0x646>
 801032a:	f1ba 0f01 	cmp.w	sl, #1
 801032e:	d103      	bne.n	8010338 <_strtod_l+0xa20>
 8010330:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010332:	2b00      	cmp	r3, #0
 8010334:	f43f ada6 	beq.w	800fe84 <_strtod_l+0x56c>
 8010338:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80103e8 <_strtod_l+0xad0>
 801033c:	4f35      	ldr	r7, [pc, #212]	@ (8010414 <_strtod_l+0xafc>)
 801033e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010342:	2600      	movs	r6, #0
 8010344:	e7b1      	b.n	80102aa <_strtod_l+0x992>
 8010346:	4f34      	ldr	r7, [pc, #208]	@ (8010418 <_strtod_l+0xb00>)
 8010348:	2600      	movs	r6, #0
 801034a:	e7aa      	b.n	80102a2 <_strtod_l+0x98a>
 801034c:	4b32      	ldr	r3, [pc, #200]	@ (8010418 <_strtod_l+0xb00>)
 801034e:	4630      	mov	r0, r6
 8010350:	4639      	mov	r1, r7
 8010352:	2200      	movs	r2, #0
 8010354:	f7f0 f950 	bl	80005f8 <__aeabi_dmul>
 8010358:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801035a:	4606      	mov	r6, r0
 801035c:	460f      	mov	r7, r1
 801035e:	2b00      	cmp	r3, #0
 8010360:	d09f      	beq.n	80102a2 <_strtod_l+0x98a>
 8010362:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010366:	e7a0      	b.n	80102aa <_strtod_l+0x992>
 8010368:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80103f0 <_strtod_l+0xad8>
 801036c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010370:	ec57 6b17 	vmov	r6, r7, d7
 8010374:	e799      	b.n	80102aa <_strtod_l+0x992>
 8010376:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801037a:	9b08      	ldr	r3, [sp, #32]
 801037c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010380:	2b00      	cmp	r3, #0
 8010382:	d1c1      	bne.n	8010308 <_strtod_l+0x9f0>
 8010384:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010388:	0d1b      	lsrs	r3, r3, #20
 801038a:	051b      	lsls	r3, r3, #20
 801038c:	429d      	cmp	r5, r3
 801038e:	d1bb      	bne.n	8010308 <_strtod_l+0x9f0>
 8010390:	4630      	mov	r0, r6
 8010392:	4639      	mov	r1, r7
 8010394:	f7f0 fc50 	bl	8000c38 <__aeabi_d2lz>
 8010398:	f7f0 f900 	bl	800059c <__aeabi_l2d>
 801039c:	4602      	mov	r2, r0
 801039e:	460b      	mov	r3, r1
 80103a0:	4630      	mov	r0, r6
 80103a2:	4639      	mov	r1, r7
 80103a4:	f7ef ff70 	bl	8000288 <__aeabi_dsub>
 80103a8:	460b      	mov	r3, r1
 80103aa:	4602      	mov	r2, r0
 80103ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80103b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80103b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80103b6:	ea46 060a 	orr.w	r6, r6, sl
 80103ba:	431e      	orrs	r6, r3
 80103bc:	d06f      	beq.n	801049e <_strtod_l+0xb86>
 80103be:	a30e      	add	r3, pc, #56	@ (adr r3, 80103f8 <_strtod_l+0xae0>)
 80103c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c4:	f7f0 fb8a 	bl	8000adc <__aeabi_dcmplt>
 80103c8:	2800      	cmp	r0, #0
 80103ca:	f47f acd3 	bne.w	800fd74 <_strtod_l+0x45c>
 80103ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8010400 <_strtod_l+0xae8>)
 80103d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80103d8:	f7f0 fb9e 	bl	8000b18 <__aeabi_dcmpgt>
 80103dc:	2800      	cmp	r0, #0
 80103de:	d093      	beq.n	8010308 <_strtod_l+0x9f0>
 80103e0:	e4c8      	b.n	800fd74 <_strtod_l+0x45c>
 80103e2:	bf00      	nop
 80103e4:	f3af 8000 	nop.w
 80103e8:	00000000 	.word	0x00000000
 80103ec:	bff00000 	.word	0xbff00000
 80103f0:	00000000 	.word	0x00000000
 80103f4:	3ff00000 	.word	0x3ff00000
 80103f8:	94a03595 	.word	0x94a03595
 80103fc:	3fdfffff 	.word	0x3fdfffff
 8010400:	35afe535 	.word	0x35afe535
 8010404:	3fe00000 	.word	0x3fe00000
 8010408:	000fffff 	.word	0x000fffff
 801040c:	7ff00000 	.word	0x7ff00000
 8010410:	7fefffff 	.word	0x7fefffff
 8010414:	3ff00000 	.word	0x3ff00000
 8010418:	3fe00000 	.word	0x3fe00000
 801041c:	7fe00000 	.word	0x7fe00000
 8010420:	7c9fffff 	.word	0x7c9fffff
 8010424:	9b08      	ldr	r3, [sp, #32]
 8010426:	b323      	cbz	r3, 8010472 <_strtod_l+0xb5a>
 8010428:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801042c:	d821      	bhi.n	8010472 <_strtod_l+0xb5a>
 801042e:	a328      	add	r3, pc, #160	@ (adr r3, 80104d0 <_strtod_l+0xbb8>)
 8010430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010434:	4630      	mov	r0, r6
 8010436:	4639      	mov	r1, r7
 8010438:	f7f0 fb5a 	bl	8000af0 <__aeabi_dcmple>
 801043c:	b1a0      	cbz	r0, 8010468 <_strtod_l+0xb50>
 801043e:	4639      	mov	r1, r7
 8010440:	4630      	mov	r0, r6
 8010442:	f7f0 fb89 	bl	8000b58 <__aeabi_d2uiz>
 8010446:	2801      	cmp	r0, #1
 8010448:	bf38      	it	cc
 801044a:	2001      	movcc	r0, #1
 801044c:	f7f0 f85a 	bl	8000504 <__aeabi_ui2d>
 8010450:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010452:	4606      	mov	r6, r0
 8010454:	460f      	mov	r7, r1
 8010456:	b9fb      	cbnz	r3, 8010498 <_strtod_l+0xb80>
 8010458:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801045c:	9014      	str	r0, [sp, #80]	@ 0x50
 801045e:	9315      	str	r3, [sp, #84]	@ 0x54
 8010460:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010464:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010468:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801046a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801046e:	1b5b      	subs	r3, r3, r5
 8010470:	9311      	str	r3, [sp, #68]	@ 0x44
 8010472:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010476:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801047a:	f001 f959 	bl	8011730 <__ulp>
 801047e:	4650      	mov	r0, sl
 8010480:	ec53 2b10 	vmov	r2, r3, d0
 8010484:	4659      	mov	r1, fp
 8010486:	f7f0 f8b7 	bl	80005f8 <__aeabi_dmul>
 801048a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801048e:	f7ef fefd 	bl	800028c <__adddf3>
 8010492:	4682      	mov	sl, r0
 8010494:	468b      	mov	fp, r1
 8010496:	e770      	b.n	801037a <_strtod_l+0xa62>
 8010498:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801049c:	e7e0      	b.n	8010460 <_strtod_l+0xb48>
 801049e:	a30e      	add	r3, pc, #56	@ (adr r3, 80104d8 <_strtod_l+0xbc0>)
 80104a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104a4:	f7f0 fb1a 	bl	8000adc <__aeabi_dcmplt>
 80104a8:	e798      	b.n	80103dc <_strtod_l+0xac4>
 80104aa:	2300      	movs	r3, #0
 80104ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80104ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80104b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80104b2:	6013      	str	r3, [r2, #0]
 80104b4:	f7ff ba6d 	b.w	800f992 <_strtod_l+0x7a>
 80104b8:	2a65      	cmp	r2, #101	@ 0x65
 80104ba:	f43f ab68 	beq.w	800fb8e <_strtod_l+0x276>
 80104be:	2a45      	cmp	r2, #69	@ 0x45
 80104c0:	f43f ab65 	beq.w	800fb8e <_strtod_l+0x276>
 80104c4:	2301      	movs	r3, #1
 80104c6:	f7ff bba0 	b.w	800fc0a <_strtod_l+0x2f2>
 80104ca:	bf00      	nop
 80104cc:	f3af 8000 	nop.w
 80104d0:	ffc00000 	.word	0xffc00000
 80104d4:	41dfffff 	.word	0x41dfffff
 80104d8:	94a03595 	.word	0x94a03595
 80104dc:	3fcfffff 	.word	0x3fcfffff

080104e0 <strtof>:
 80104e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104e4:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80105a4 <strtof+0xc4>
 80104e8:	4b29      	ldr	r3, [pc, #164]	@ (8010590 <strtof+0xb0>)
 80104ea:	460a      	mov	r2, r1
 80104ec:	ed2d 8b02 	vpush	{d8}
 80104f0:	4601      	mov	r1, r0
 80104f2:	f8d8 0000 	ldr.w	r0, [r8]
 80104f6:	f7ff fa0f 	bl	800f918 <_strtod_l>
 80104fa:	ec55 4b10 	vmov	r4, r5, d0
 80104fe:	4622      	mov	r2, r4
 8010500:	462b      	mov	r3, r5
 8010502:	4620      	mov	r0, r4
 8010504:	4629      	mov	r1, r5
 8010506:	f7f0 fb11 	bl	8000b2c <__aeabi_dcmpun>
 801050a:	b190      	cbz	r0, 8010532 <strtof+0x52>
 801050c:	2d00      	cmp	r5, #0
 801050e:	4821      	ldr	r0, [pc, #132]	@ (8010594 <strtof+0xb4>)
 8010510:	da09      	bge.n	8010526 <strtof+0x46>
 8010512:	f000 fa05 	bl	8010920 <nanf>
 8010516:	eeb1 8a40 	vneg.f32	s16, s0
 801051a:	eeb0 0a48 	vmov.f32	s0, s16
 801051e:	ecbd 8b02 	vpop	{d8}
 8010522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010526:	ecbd 8b02 	vpop	{d8}
 801052a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801052e:	f000 b9f7 	b.w	8010920 <nanf>
 8010532:	4620      	mov	r0, r4
 8010534:	4629      	mov	r1, r5
 8010536:	f7f0 fb2f 	bl	8000b98 <__aeabi_d2f>
 801053a:	ee08 0a10 	vmov	s16, r0
 801053e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8010598 <strtof+0xb8>
 8010542:	eeb0 7ac8 	vabs.f32	s14, s16
 8010546:	eeb4 7a67 	vcmp.f32	s14, s15
 801054a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801054e:	dd11      	ble.n	8010574 <strtof+0x94>
 8010550:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8010554:	4b11      	ldr	r3, [pc, #68]	@ (801059c <strtof+0xbc>)
 8010556:	f04f 32ff 	mov.w	r2, #4294967295
 801055a:	4620      	mov	r0, r4
 801055c:	4639      	mov	r1, r7
 801055e:	f7f0 fae5 	bl	8000b2c <__aeabi_dcmpun>
 8010562:	b980      	cbnz	r0, 8010586 <strtof+0xa6>
 8010564:	4b0d      	ldr	r3, [pc, #52]	@ (801059c <strtof+0xbc>)
 8010566:	f04f 32ff 	mov.w	r2, #4294967295
 801056a:	4620      	mov	r0, r4
 801056c:	4639      	mov	r1, r7
 801056e:	f7f0 fabf 	bl	8000af0 <__aeabi_dcmple>
 8010572:	b940      	cbnz	r0, 8010586 <strtof+0xa6>
 8010574:	ee18 3a10 	vmov	r3, s16
 8010578:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801057c:	d1cd      	bne.n	801051a <strtof+0x3a>
 801057e:	4b08      	ldr	r3, [pc, #32]	@ (80105a0 <strtof+0xc0>)
 8010580:	402b      	ands	r3, r5
 8010582:	2b00      	cmp	r3, #0
 8010584:	d0c9      	beq.n	801051a <strtof+0x3a>
 8010586:	f8d8 3000 	ldr.w	r3, [r8]
 801058a:	2222      	movs	r2, #34	@ 0x22
 801058c:	601a      	str	r2, [r3, #0]
 801058e:	e7c4      	b.n	801051a <strtof+0x3a>
 8010590:	20000018 	.word	0x20000018
 8010594:	0801341e 	.word	0x0801341e
 8010598:	7f7fffff 	.word	0x7f7fffff
 801059c:	7fefffff 	.word	0x7fefffff
 80105a0:	7ff00000 	.word	0x7ff00000
 80105a4:	20000184 	.word	0x20000184

080105a8 <std>:
 80105a8:	2300      	movs	r3, #0
 80105aa:	b510      	push	{r4, lr}
 80105ac:	4604      	mov	r4, r0
 80105ae:	e9c0 3300 	strd	r3, r3, [r0]
 80105b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80105b6:	6083      	str	r3, [r0, #8]
 80105b8:	8181      	strh	r1, [r0, #12]
 80105ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80105bc:	81c2      	strh	r2, [r0, #14]
 80105be:	6183      	str	r3, [r0, #24]
 80105c0:	4619      	mov	r1, r3
 80105c2:	2208      	movs	r2, #8
 80105c4:	305c      	adds	r0, #92	@ 0x5c
 80105c6:	f000 f8f4 	bl	80107b2 <memset>
 80105ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010600 <std+0x58>)
 80105cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80105ce:	4b0d      	ldr	r3, [pc, #52]	@ (8010604 <std+0x5c>)
 80105d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80105d2:	4b0d      	ldr	r3, [pc, #52]	@ (8010608 <std+0x60>)
 80105d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80105d6:	4b0d      	ldr	r3, [pc, #52]	@ (801060c <std+0x64>)
 80105d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80105da:	4b0d      	ldr	r3, [pc, #52]	@ (8010610 <std+0x68>)
 80105dc:	6224      	str	r4, [r4, #32]
 80105de:	429c      	cmp	r4, r3
 80105e0:	d006      	beq.n	80105f0 <std+0x48>
 80105e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80105e6:	4294      	cmp	r4, r2
 80105e8:	d002      	beq.n	80105f0 <std+0x48>
 80105ea:	33d0      	adds	r3, #208	@ 0xd0
 80105ec:	429c      	cmp	r4, r3
 80105ee:	d105      	bne.n	80105fc <std+0x54>
 80105f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80105f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105f8:	f000 b976 	b.w	80108e8 <__retarget_lock_init_recursive>
 80105fc:	bd10      	pop	{r4, pc}
 80105fe:	bf00      	nop
 8010600:	0801072d 	.word	0x0801072d
 8010604:	0801074f 	.word	0x0801074f
 8010608:	08010787 	.word	0x08010787
 801060c:	080107ab 	.word	0x080107ab
 8010610:	20000558 	.word	0x20000558

08010614 <stdio_exit_handler>:
 8010614:	4a02      	ldr	r2, [pc, #8]	@ (8010620 <stdio_exit_handler+0xc>)
 8010616:	4903      	ldr	r1, [pc, #12]	@ (8010624 <stdio_exit_handler+0x10>)
 8010618:	4803      	ldr	r0, [pc, #12]	@ (8010628 <stdio_exit_handler+0x14>)
 801061a:	f000 b869 	b.w	80106f0 <_fwalk_sglue>
 801061e:	bf00      	nop
 8010620:	2000000c 	.word	0x2000000c
 8010624:	08011ad1 	.word	0x08011ad1
 8010628:	20000188 	.word	0x20000188

0801062c <cleanup_stdio>:
 801062c:	6841      	ldr	r1, [r0, #4]
 801062e:	4b0c      	ldr	r3, [pc, #48]	@ (8010660 <cleanup_stdio+0x34>)
 8010630:	4299      	cmp	r1, r3
 8010632:	b510      	push	{r4, lr}
 8010634:	4604      	mov	r4, r0
 8010636:	d001      	beq.n	801063c <cleanup_stdio+0x10>
 8010638:	f001 fa4a 	bl	8011ad0 <_fflush_r>
 801063c:	68a1      	ldr	r1, [r4, #8]
 801063e:	4b09      	ldr	r3, [pc, #36]	@ (8010664 <cleanup_stdio+0x38>)
 8010640:	4299      	cmp	r1, r3
 8010642:	d002      	beq.n	801064a <cleanup_stdio+0x1e>
 8010644:	4620      	mov	r0, r4
 8010646:	f001 fa43 	bl	8011ad0 <_fflush_r>
 801064a:	68e1      	ldr	r1, [r4, #12]
 801064c:	4b06      	ldr	r3, [pc, #24]	@ (8010668 <cleanup_stdio+0x3c>)
 801064e:	4299      	cmp	r1, r3
 8010650:	d004      	beq.n	801065c <cleanup_stdio+0x30>
 8010652:	4620      	mov	r0, r4
 8010654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010658:	f001 ba3a 	b.w	8011ad0 <_fflush_r>
 801065c:	bd10      	pop	{r4, pc}
 801065e:	bf00      	nop
 8010660:	20000558 	.word	0x20000558
 8010664:	200005c0 	.word	0x200005c0
 8010668:	20000628 	.word	0x20000628

0801066c <global_stdio_init.part.0>:
 801066c:	b510      	push	{r4, lr}
 801066e:	4b0b      	ldr	r3, [pc, #44]	@ (801069c <global_stdio_init.part.0+0x30>)
 8010670:	4c0b      	ldr	r4, [pc, #44]	@ (80106a0 <global_stdio_init.part.0+0x34>)
 8010672:	4a0c      	ldr	r2, [pc, #48]	@ (80106a4 <global_stdio_init.part.0+0x38>)
 8010674:	601a      	str	r2, [r3, #0]
 8010676:	4620      	mov	r0, r4
 8010678:	2200      	movs	r2, #0
 801067a:	2104      	movs	r1, #4
 801067c:	f7ff ff94 	bl	80105a8 <std>
 8010680:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010684:	2201      	movs	r2, #1
 8010686:	2109      	movs	r1, #9
 8010688:	f7ff ff8e 	bl	80105a8 <std>
 801068c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010690:	2202      	movs	r2, #2
 8010692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010696:	2112      	movs	r1, #18
 8010698:	f7ff bf86 	b.w	80105a8 <std>
 801069c:	20000690 	.word	0x20000690
 80106a0:	20000558 	.word	0x20000558
 80106a4:	08010615 	.word	0x08010615

080106a8 <__sfp_lock_acquire>:
 80106a8:	4801      	ldr	r0, [pc, #4]	@ (80106b0 <__sfp_lock_acquire+0x8>)
 80106aa:	f000 b91e 	b.w	80108ea <__retarget_lock_acquire_recursive>
 80106ae:	bf00      	nop
 80106b0:	20000699 	.word	0x20000699

080106b4 <__sfp_lock_release>:
 80106b4:	4801      	ldr	r0, [pc, #4]	@ (80106bc <__sfp_lock_release+0x8>)
 80106b6:	f000 b919 	b.w	80108ec <__retarget_lock_release_recursive>
 80106ba:	bf00      	nop
 80106bc:	20000699 	.word	0x20000699

080106c0 <__sinit>:
 80106c0:	b510      	push	{r4, lr}
 80106c2:	4604      	mov	r4, r0
 80106c4:	f7ff fff0 	bl	80106a8 <__sfp_lock_acquire>
 80106c8:	6a23      	ldr	r3, [r4, #32]
 80106ca:	b11b      	cbz	r3, 80106d4 <__sinit+0x14>
 80106cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106d0:	f7ff bff0 	b.w	80106b4 <__sfp_lock_release>
 80106d4:	4b04      	ldr	r3, [pc, #16]	@ (80106e8 <__sinit+0x28>)
 80106d6:	6223      	str	r3, [r4, #32]
 80106d8:	4b04      	ldr	r3, [pc, #16]	@ (80106ec <__sinit+0x2c>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d1f5      	bne.n	80106cc <__sinit+0xc>
 80106e0:	f7ff ffc4 	bl	801066c <global_stdio_init.part.0>
 80106e4:	e7f2      	b.n	80106cc <__sinit+0xc>
 80106e6:	bf00      	nop
 80106e8:	0801062d 	.word	0x0801062d
 80106ec:	20000690 	.word	0x20000690

080106f0 <_fwalk_sglue>:
 80106f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106f4:	4607      	mov	r7, r0
 80106f6:	4688      	mov	r8, r1
 80106f8:	4614      	mov	r4, r2
 80106fa:	2600      	movs	r6, #0
 80106fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010700:	f1b9 0901 	subs.w	r9, r9, #1
 8010704:	d505      	bpl.n	8010712 <_fwalk_sglue+0x22>
 8010706:	6824      	ldr	r4, [r4, #0]
 8010708:	2c00      	cmp	r4, #0
 801070a:	d1f7      	bne.n	80106fc <_fwalk_sglue+0xc>
 801070c:	4630      	mov	r0, r6
 801070e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010712:	89ab      	ldrh	r3, [r5, #12]
 8010714:	2b01      	cmp	r3, #1
 8010716:	d907      	bls.n	8010728 <_fwalk_sglue+0x38>
 8010718:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801071c:	3301      	adds	r3, #1
 801071e:	d003      	beq.n	8010728 <_fwalk_sglue+0x38>
 8010720:	4629      	mov	r1, r5
 8010722:	4638      	mov	r0, r7
 8010724:	47c0      	blx	r8
 8010726:	4306      	orrs	r6, r0
 8010728:	3568      	adds	r5, #104	@ 0x68
 801072a:	e7e9      	b.n	8010700 <_fwalk_sglue+0x10>

0801072c <__sread>:
 801072c:	b510      	push	{r4, lr}
 801072e:	460c      	mov	r4, r1
 8010730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010734:	f000 f87a 	bl	801082c <_read_r>
 8010738:	2800      	cmp	r0, #0
 801073a:	bfab      	itete	ge
 801073c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801073e:	89a3      	ldrhlt	r3, [r4, #12]
 8010740:	181b      	addge	r3, r3, r0
 8010742:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010746:	bfac      	ite	ge
 8010748:	6563      	strge	r3, [r4, #84]	@ 0x54
 801074a:	81a3      	strhlt	r3, [r4, #12]
 801074c:	bd10      	pop	{r4, pc}

0801074e <__swrite>:
 801074e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010752:	461f      	mov	r7, r3
 8010754:	898b      	ldrh	r3, [r1, #12]
 8010756:	05db      	lsls	r3, r3, #23
 8010758:	4605      	mov	r5, r0
 801075a:	460c      	mov	r4, r1
 801075c:	4616      	mov	r6, r2
 801075e:	d505      	bpl.n	801076c <__swrite+0x1e>
 8010760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010764:	2302      	movs	r3, #2
 8010766:	2200      	movs	r2, #0
 8010768:	f000 f84e 	bl	8010808 <_lseek_r>
 801076c:	89a3      	ldrh	r3, [r4, #12]
 801076e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010772:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010776:	81a3      	strh	r3, [r4, #12]
 8010778:	4632      	mov	r2, r6
 801077a:	463b      	mov	r3, r7
 801077c:	4628      	mov	r0, r5
 801077e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010782:	f000 b875 	b.w	8010870 <_write_r>

08010786 <__sseek>:
 8010786:	b510      	push	{r4, lr}
 8010788:	460c      	mov	r4, r1
 801078a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801078e:	f000 f83b 	bl	8010808 <_lseek_r>
 8010792:	1c43      	adds	r3, r0, #1
 8010794:	89a3      	ldrh	r3, [r4, #12]
 8010796:	bf15      	itete	ne
 8010798:	6560      	strne	r0, [r4, #84]	@ 0x54
 801079a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801079e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80107a2:	81a3      	strheq	r3, [r4, #12]
 80107a4:	bf18      	it	ne
 80107a6:	81a3      	strhne	r3, [r4, #12]
 80107a8:	bd10      	pop	{r4, pc}

080107aa <__sclose>:
 80107aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107ae:	f000 b81b 	b.w	80107e8 <_close_r>

080107b2 <memset>:
 80107b2:	4402      	add	r2, r0
 80107b4:	4603      	mov	r3, r0
 80107b6:	4293      	cmp	r3, r2
 80107b8:	d100      	bne.n	80107bc <memset+0xa>
 80107ba:	4770      	bx	lr
 80107bc:	f803 1b01 	strb.w	r1, [r3], #1
 80107c0:	e7f9      	b.n	80107b6 <memset+0x4>

080107c2 <strncmp>:
 80107c2:	b510      	push	{r4, lr}
 80107c4:	b16a      	cbz	r2, 80107e2 <strncmp+0x20>
 80107c6:	3901      	subs	r1, #1
 80107c8:	1884      	adds	r4, r0, r2
 80107ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107ce:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d103      	bne.n	80107de <strncmp+0x1c>
 80107d6:	42a0      	cmp	r0, r4
 80107d8:	d001      	beq.n	80107de <strncmp+0x1c>
 80107da:	2a00      	cmp	r2, #0
 80107dc:	d1f5      	bne.n	80107ca <strncmp+0x8>
 80107de:	1ad0      	subs	r0, r2, r3
 80107e0:	bd10      	pop	{r4, pc}
 80107e2:	4610      	mov	r0, r2
 80107e4:	e7fc      	b.n	80107e0 <strncmp+0x1e>
	...

080107e8 <_close_r>:
 80107e8:	b538      	push	{r3, r4, r5, lr}
 80107ea:	4d06      	ldr	r5, [pc, #24]	@ (8010804 <_close_r+0x1c>)
 80107ec:	2300      	movs	r3, #0
 80107ee:	4604      	mov	r4, r0
 80107f0:	4608      	mov	r0, r1
 80107f2:	602b      	str	r3, [r5, #0]
 80107f4:	f7f0 fef0 	bl	80015d8 <_close>
 80107f8:	1c43      	adds	r3, r0, #1
 80107fa:	d102      	bne.n	8010802 <_close_r+0x1a>
 80107fc:	682b      	ldr	r3, [r5, #0]
 80107fe:	b103      	cbz	r3, 8010802 <_close_r+0x1a>
 8010800:	6023      	str	r3, [r4, #0]
 8010802:	bd38      	pop	{r3, r4, r5, pc}
 8010804:	20000694 	.word	0x20000694

08010808 <_lseek_r>:
 8010808:	b538      	push	{r3, r4, r5, lr}
 801080a:	4d07      	ldr	r5, [pc, #28]	@ (8010828 <_lseek_r+0x20>)
 801080c:	4604      	mov	r4, r0
 801080e:	4608      	mov	r0, r1
 8010810:	4611      	mov	r1, r2
 8010812:	2200      	movs	r2, #0
 8010814:	602a      	str	r2, [r5, #0]
 8010816:	461a      	mov	r2, r3
 8010818:	f7f0 ff05 	bl	8001626 <_lseek>
 801081c:	1c43      	adds	r3, r0, #1
 801081e:	d102      	bne.n	8010826 <_lseek_r+0x1e>
 8010820:	682b      	ldr	r3, [r5, #0]
 8010822:	b103      	cbz	r3, 8010826 <_lseek_r+0x1e>
 8010824:	6023      	str	r3, [r4, #0]
 8010826:	bd38      	pop	{r3, r4, r5, pc}
 8010828:	20000694 	.word	0x20000694

0801082c <_read_r>:
 801082c:	b538      	push	{r3, r4, r5, lr}
 801082e:	4d07      	ldr	r5, [pc, #28]	@ (801084c <_read_r+0x20>)
 8010830:	4604      	mov	r4, r0
 8010832:	4608      	mov	r0, r1
 8010834:	4611      	mov	r1, r2
 8010836:	2200      	movs	r2, #0
 8010838:	602a      	str	r2, [r5, #0]
 801083a:	461a      	mov	r2, r3
 801083c:	f7f0 fe93 	bl	8001566 <_read>
 8010840:	1c43      	adds	r3, r0, #1
 8010842:	d102      	bne.n	801084a <_read_r+0x1e>
 8010844:	682b      	ldr	r3, [r5, #0]
 8010846:	b103      	cbz	r3, 801084a <_read_r+0x1e>
 8010848:	6023      	str	r3, [r4, #0]
 801084a:	bd38      	pop	{r3, r4, r5, pc}
 801084c:	20000694 	.word	0x20000694

08010850 <_sbrk_r>:
 8010850:	b538      	push	{r3, r4, r5, lr}
 8010852:	4d06      	ldr	r5, [pc, #24]	@ (801086c <_sbrk_r+0x1c>)
 8010854:	2300      	movs	r3, #0
 8010856:	4604      	mov	r4, r0
 8010858:	4608      	mov	r0, r1
 801085a:	602b      	str	r3, [r5, #0]
 801085c:	f7f0 fef0 	bl	8001640 <_sbrk>
 8010860:	1c43      	adds	r3, r0, #1
 8010862:	d102      	bne.n	801086a <_sbrk_r+0x1a>
 8010864:	682b      	ldr	r3, [r5, #0]
 8010866:	b103      	cbz	r3, 801086a <_sbrk_r+0x1a>
 8010868:	6023      	str	r3, [r4, #0]
 801086a:	bd38      	pop	{r3, r4, r5, pc}
 801086c:	20000694 	.word	0x20000694

08010870 <_write_r>:
 8010870:	b538      	push	{r3, r4, r5, lr}
 8010872:	4d07      	ldr	r5, [pc, #28]	@ (8010890 <_write_r+0x20>)
 8010874:	4604      	mov	r4, r0
 8010876:	4608      	mov	r0, r1
 8010878:	4611      	mov	r1, r2
 801087a:	2200      	movs	r2, #0
 801087c:	602a      	str	r2, [r5, #0]
 801087e:	461a      	mov	r2, r3
 8010880:	f7f0 fe8e 	bl	80015a0 <_write>
 8010884:	1c43      	adds	r3, r0, #1
 8010886:	d102      	bne.n	801088e <_write_r+0x1e>
 8010888:	682b      	ldr	r3, [r5, #0]
 801088a:	b103      	cbz	r3, 801088e <_write_r+0x1e>
 801088c:	6023      	str	r3, [r4, #0]
 801088e:	bd38      	pop	{r3, r4, r5, pc}
 8010890:	20000694 	.word	0x20000694

08010894 <__errno>:
 8010894:	4b01      	ldr	r3, [pc, #4]	@ (801089c <__errno+0x8>)
 8010896:	6818      	ldr	r0, [r3, #0]
 8010898:	4770      	bx	lr
 801089a:	bf00      	nop
 801089c:	20000184 	.word	0x20000184

080108a0 <__libc_init_array>:
 80108a0:	b570      	push	{r4, r5, r6, lr}
 80108a2:	4d0d      	ldr	r5, [pc, #52]	@ (80108d8 <__libc_init_array+0x38>)
 80108a4:	4c0d      	ldr	r4, [pc, #52]	@ (80108dc <__libc_init_array+0x3c>)
 80108a6:	1b64      	subs	r4, r4, r5
 80108a8:	10a4      	asrs	r4, r4, #2
 80108aa:	2600      	movs	r6, #0
 80108ac:	42a6      	cmp	r6, r4
 80108ae:	d109      	bne.n	80108c4 <__libc_init_array+0x24>
 80108b0:	4d0b      	ldr	r5, [pc, #44]	@ (80108e0 <__libc_init_array+0x40>)
 80108b2:	4c0c      	ldr	r4, [pc, #48]	@ (80108e4 <__libc_init_array+0x44>)
 80108b4:	f002 fcee 	bl	8013294 <_init>
 80108b8:	1b64      	subs	r4, r4, r5
 80108ba:	10a4      	asrs	r4, r4, #2
 80108bc:	2600      	movs	r6, #0
 80108be:	42a6      	cmp	r6, r4
 80108c0:	d105      	bne.n	80108ce <__libc_init_array+0x2e>
 80108c2:	bd70      	pop	{r4, r5, r6, pc}
 80108c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80108c8:	4798      	blx	r3
 80108ca:	3601      	adds	r6, #1
 80108cc:	e7ee      	b.n	80108ac <__libc_init_array+0xc>
 80108ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80108d2:	4798      	blx	r3
 80108d4:	3601      	adds	r6, #1
 80108d6:	e7f2      	b.n	80108be <__libc_init_array+0x1e>
 80108d8:	08013abc 	.word	0x08013abc
 80108dc:	08013abc 	.word	0x08013abc
 80108e0:	08013abc 	.word	0x08013abc
 80108e4:	08013ac0 	.word	0x08013ac0

080108e8 <__retarget_lock_init_recursive>:
 80108e8:	4770      	bx	lr

080108ea <__retarget_lock_acquire_recursive>:
 80108ea:	4770      	bx	lr

080108ec <__retarget_lock_release_recursive>:
 80108ec:	4770      	bx	lr

080108ee <memcpy>:
 80108ee:	440a      	add	r2, r1
 80108f0:	4291      	cmp	r1, r2
 80108f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80108f6:	d100      	bne.n	80108fa <memcpy+0xc>
 80108f8:	4770      	bx	lr
 80108fa:	b510      	push	{r4, lr}
 80108fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010900:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010904:	4291      	cmp	r1, r2
 8010906:	d1f9      	bne.n	80108fc <memcpy+0xe>
 8010908:	bd10      	pop	{r4, pc}
 801090a:	0000      	movs	r0, r0
 801090c:	0000      	movs	r0, r0
	...

08010910 <nan>:
 8010910:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010918 <nan+0x8>
 8010914:	4770      	bx	lr
 8010916:	bf00      	nop
 8010918:	00000000 	.word	0x00000000
 801091c:	7ff80000 	.word	0x7ff80000

08010920 <nanf>:
 8010920:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010928 <nanf+0x8>
 8010924:	4770      	bx	lr
 8010926:	bf00      	nop
 8010928:	7fc00000 	.word	0x7fc00000

0801092c <_free_r>:
 801092c:	b538      	push	{r3, r4, r5, lr}
 801092e:	4605      	mov	r5, r0
 8010930:	2900      	cmp	r1, #0
 8010932:	d041      	beq.n	80109b8 <_free_r+0x8c>
 8010934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010938:	1f0c      	subs	r4, r1, #4
 801093a:	2b00      	cmp	r3, #0
 801093c:	bfb8      	it	lt
 801093e:	18e4      	addlt	r4, r4, r3
 8010940:	f7fe ffbe 	bl	800f8c0 <__malloc_lock>
 8010944:	4a1d      	ldr	r2, [pc, #116]	@ (80109bc <_free_r+0x90>)
 8010946:	6813      	ldr	r3, [r2, #0]
 8010948:	b933      	cbnz	r3, 8010958 <_free_r+0x2c>
 801094a:	6063      	str	r3, [r4, #4]
 801094c:	6014      	str	r4, [r2, #0]
 801094e:	4628      	mov	r0, r5
 8010950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010954:	f7fe bfba 	b.w	800f8cc <__malloc_unlock>
 8010958:	42a3      	cmp	r3, r4
 801095a:	d908      	bls.n	801096e <_free_r+0x42>
 801095c:	6820      	ldr	r0, [r4, #0]
 801095e:	1821      	adds	r1, r4, r0
 8010960:	428b      	cmp	r3, r1
 8010962:	bf01      	itttt	eq
 8010964:	6819      	ldreq	r1, [r3, #0]
 8010966:	685b      	ldreq	r3, [r3, #4]
 8010968:	1809      	addeq	r1, r1, r0
 801096a:	6021      	streq	r1, [r4, #0]
 801096c:	e7ed      	b.n	801094a <_free_r+0x1e>
 801096e:	461a      	mov	r2, r3
 8010970:	685b      	ldr	r3, [r3, #4]
 8010972:	b10b      	cbz	r3, 8010978 <_free_r+0x4c>
 8010974:	42a3      	cmp	r3, r4
 8010976:	d9fa      	bls.n	801096e <_free_r+0x42>
 8010978:	6811      	ldr	r1, [r2, #0]
 801097a:	1850      	adds	r0, r2, r1
 801097c:	42a0      	cmp	r0, r4
 801097e:	d10b      	bne.n	8010998 <_free_r+0x6c>
 8010980:	6820      	ldr	r0, [r4, #0]
 8010982:	4401      	add	r1, r0
 8010984:	1850      	adds	r0, r2, r1
 8010986:	4283      	cmp	r3, r0
 8010988:	6011      	str	r1, [r2, #0]
 801098a:	d1e0      	bne.n	801094e <_free_r+0x22>
 801098c:	6818      	ldr	r0, [r3, #0]
 801098e:	685b      	ldr	r3, [r3, #4]
 8010990:	6053      	str	r3, [r2, #4]
 8010992:	4408      	add	r0, r1
 8010994:	6010      	str	r0, [r2, #0]
 8010996:	e7da      	b.n	801094e <_free_r+0x22>
 8010998:	d902      	bls.n	80109a0 <_free_r+0x74>
 801099a:	230c      	movs	r3, #12
 801099c:	602b      	str	r3, [r5, #0]
 801099e:	e7d6      	b.n	801094e <_free_r+0x22>
 80109a0:	6820      	ldr	r0, [r4, #0]
 80109a2:	1821      	adds	r1, r4, r0
 80109a4:	428b      	cmp	r3, r1
 80109a6:	bf04      	itt	eq
 80109a8:	6819      	ldreq	r1, [r3, #0]
 80109aa:	685b      	ldreq	r3, [r3, #4]
 80109ac:	6063      	str	r3, [r4, #4]
 80109ae:	bf04      	itt	eq
 80109b0:	1809      	addeq	r1, r1, r0
 80109b2:	6021      	streq	r1, [r4, #0]
 80109b4:	6054      	str	r4, [r2, #4]
 80109b6:	e7ca      	b.n	801094e <_free_r+0x22>
 80109b8:	bd38      	pop	{r3, r4, r5, pc}
 80109ba:	bf00      	nop
 80109bc:	20000554 	.word	0x20000554

080109c0 <rshift>:
 80109c0:	6903      	ldr	r3, [r0, #16]
 80109c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80109c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80109ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 80109ce:	f100 0414 	add.w	r4, r0, #20
 80109d2:	dd45      	ble.n	8010a60 <rshift+0xa0>
 80109d4:	f011 011f 	ands.w	r1, r1, #31
 80109d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80109dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80109e0:	d10c      	bne.n	80109fc <rshift+0x3c>
 80109e2:	f100 0710 	add.w	r7, r0, #16
 80109e6:	4629      	mov	r1, r5
 80109e8:	42b1      	cmp	r1, r6
 80109ea:	d334      	bcc.n	8010a56 <rshift+0x96>
 80109ec:	1a9b      	subs	r3, r3, r2
 80109ee:	009b      	lsls	r3, r3, #2
 80109f0:	1eea      	subs	r2, r5, #3
 80109f2:	4296      	cmp	r6, r2
 80109f4:	bf38      	it	cc
 80109f6:	2300      	movcc	r3, #0
 80109f8:	4423      	add	r3, r4
 80109fa:	e015      	b.n	8010a28 <rshift+0x68>
 80109fc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010a00:	f1c1 0820 	rsb	r8, r1, #32
 8010a04:	40cf      	lsrs	r7, r1
 8010a06:	f105 0e04 	add.w	lr, r5, #4
 8010a0a:	46a1      	mov	r9, r4
 8010a0c:	4576      	cmp	r6, lr
 8010a0e:	46f4      	mov	ip, lr
 8010a10:	d815      	bhi.n	8010a3e <rshift+0x7e>
 8010a12:	1a9a      	subs	r2, r3, r2
 8010a14:	0092      	lsls	r2, r2, #2
 8010a16:	3a04      	subs	r2, #4
 8010a18:	3501      	adds	r5, #1
 8010a1a:	42ae      	cmp	r6, r5
 8010a1c:	bf38      	it	cc
 8010a1e:	2200      	movcc	r2, #0
 8010a20:	18a3      	adds	r3, r4, r2
 8010a22:	50a7      	str	r7, [r4, r2]
 8010a24:	b107      	cbz	r7, 8010a28 <rshift+0x68>
 8010a26:	3304      	adds	r3, #4
 8010a28:	1b1a      	subs	r2, r3, r4
 8010a2a:	42a3      	cmp	r3, r4
 8010a2c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010a30:	bf08      	it	eq
 8010a32:	2300      	moveq	r3, #0
 8010a34:	6102      	str	r2, [r0, #16]
 8010a36:	bf08      	it	eq
 8010a38:	6143      	streq	r3, [r0, #20]
 8010a3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a3e:	f8dc c000 	ldr.w	ip, [ip]
 8010a42:	fa0c fc08 	lsl.w	ip, ip, r8
 8010a46:	ea4c 0707 	orr.w	r7, ip, r7
 8010a4a:	f849 7b04 	str.w	r7, [r9], #4
 8010a4e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010a52:	40cf      	lsrs	r7, r1
 8010a54:	e7da      	b.n	8010a0c <rshift+0x4c>
 8010a56:	f851 cb04 	ldr.w	ip, [r1], #4
 8010a5a:	f847 cf04 	str.w	ip, [r7, #4]!
 8010a5e:	e7c3      	b.n	80109e8 <rshift+0x28>
 8010a60:	4623      	mov	r3, r4
 8010a62:	e7e1      	b.n	8010a28 <rshift+0x68>

08010a64 <__hexdig_fun>:
 8010a64:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010a68:	2b09      	cmp	r3, #9
 8010a6a:	d802      	bhi.n	8010a72 <__hexdig_fun+0xe>
 8010a6c:	3820      	subs	r0, #32
 8010a6e:	b2c0      	uxtb	r0, r0
 8010a70:	4770      	bx	lr
 8010a72:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010a76:	2b05      	cmp	r3, #5
 8010a78:	d801      	bhi.n	8010a7e <__hexdig_fun+0x1a>
 8010a7a:	3847      	subs	r0, #71	@ 0x47
 8010a7c:	e7f7      	b.n	8010a6e <__hexdig_fun+0xa>
 8010a7e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010a82:	2b05      	cmp	r3, #5
 8010a84:	d801      	bhi.n	8010a8a <__hexdig_fun+0x26>
 8010a86:	3827      	subs	r0, #39	@ 0x27
 8010a88:	e7f1      	b.n	8010a6e <__hexdig_fun+0xa>
 8010a8a:	2000      	movs	r0, #0
 8010a8c:	4770      	bx	lr
	...

08010a90 <__gethex>:
 8010a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a94:	b085      	sub	sp, #20
 8010a96:	468a      	mov	sl, r1
 8010a98:	9302      	str	r3, [sp, #8]
 8010a9a:	680b      	ldr	r3, [r1, #0]
 8010a9c:	9001      	str	r0, [sp, #4]
 8010a9e:	4690      	mov	r8, r2
 8010aa0:	1c9c      	adds	r4, r3, #2
 8010aa2:	46a1      	mov	r9, r4
 8010aa4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010aa8:	2830      	cmp	r0, #48	@ 0x30
 8010aaa:	d0fa      	beq.n	8010aa2 <__gethex+0x12>
 8010aac:	eba9 0303 	sub.w	r3, r9, r3
 8010ab0:	f1a3 0b02 	sub.w	fp, r3, #2
 8010ab4:	f7ff ffd6 	bl	8010a64 <__hexdig_fun>
 8010ab8:	4605      	mov	r5, r0
 8010aba:	2800      	cmp	r0, #0
 8010abc:	d168      	bne.n	8010b90 <__gethex+0x100>
 8010abe:	49a0      	ldr	r1, [pc, #640]	@ (8010d40 <__gethex+0x2b0>)
 8010ac0:	2201      	movs	r2, #1
 8010ac2:	4648      	mov	r0, r9
 8010ac4:	f7ff fe7d 	bl	80107c2 <strncmp>
 8010ac8:	4607      	mov	r7, r0
 8010aca:	2800      	cmp	r0, #0
 8010acc:	d167      	bne.n	8010b9e <__gethex+0x10e>
 8010ace:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010ad2:	4626      	mov	r6, r4
 8010ad4:	f7ff ffc6 	bl	8010a64 <__hexdig_fun>
 8010ad8:	2800      	cmp	r0, #0
 8010ada:	d062      	beq.n	8010ba2 <__gethex+0x112>
 8010adc:	4623      	mov	r3, r4
 8010ade:	7818      	ldrb	r0, [r3, #0]
 8010ae0:	2830      	cmp	r0, #48	@ 0x30
 8010ae2:	4699      	mov	r9, r3
 8010ae4:	f103 0301 	add.w	r3, r3, #1
 8010ae8:	d0f9      	beq.n	8010ade <__gethex+0x4e>
 8010aea:	f7ff ffbb 	bl	8010a64 <__hexdig_fun>
 8010aee:	fab0 f580 	clz	r5, r0
 8010af2:	096d      	lsrs	r5, r5, #5
 8010af4:	f04f 0b01 	mov.w	fp, #1
 8010af8:	464a      	mov	r2, r9
 8010afa:	4616      	mov	r6, r2
 8010afc:	3201      	adds	r2, #1
 8010afe:	7830      	ldrb	r0, [r6, #0]
 8010b00:	f7ff ffb0 	bl	8010a64 <__hexdig_fun>
 8010b04:	2800      	cmp	r0, #0
 8010b06:	d1f8      	bne.n	8010afa <__gethex+0x6a>
 8010b08:	498d      	ldr	r1, [pc, #564]	@ (8010d40 <__gethex+0x2b0>)
 8010b0a:	2201      	movs	r2, #1
 8010b0c:	4630      	mov	r0, r6
 8010b0e:	f7ff fe58 	bl	80107c2 <strncmp>
 8010b12:	2800      	cmp	r0, #0
 8010b14:	d13f      	bne.n	8010b96 <__gethex+0x106>
 8010b16:	b944      	cbnz	r4, 8010b2a <__gethex+0x9a>
 8010b18:	1c74      	adds	r4, r6, #1
 8010b1a:	4622      	mov	r2, r4
 8010b1c:	4616      	mov	r6, r2
 8010b1e:	3201      	adds	r2, #1
 8010b20:	7830      	ldrb	r0, [r6, #0]
 8010b22:	f7ff ff9f 	bl	8010a64 <__hexdig_fun>
 8010b26:	2800      	cmp	r0, #0
 8010b28:	d1f8      	bne.n	8010b1c <__gethex+0x8c>
 8010b2a:	1ba4      	subs	r4, r4, r6
 8010b2c:	00a7      	lsls	r7, r4, #2
 8010b2e:	7833      	ldrb	r3, [r6, #0]
 8010b30:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010b34:	2b50      	cmp	r3, #80	@ 0x50
 8010b36:	d13e      	bne.n	8010bb6 <__gethex+0x126>
 8010b38:	7873      	ldrb	r3, [r6, #1]
 8010b3a:	2b2b      	cmp	r3, #43	@ 0x2b
 8010b3c:	d033      	beq.n	8010ba6 <__gethex+0x116>
 8010b3e:	2b2d      	cmp	r3, #45	@ 0x2d
 8010b40:	d034      	beq.n	8010bac <__gethex+0x11c>
 8010b42:	1c71      	adds	r1, r6, #1
 8010b44:	2400      	movs	r4, #0
 8010b46:	7808      	ldrb	r0, [r1, #0]
 8010b48:	f7ff ff8c 	bl	8010a64 <__hexdig_fun>
 8010b4c:	1e43      	subs	r3, r0, #1
 8010b4e:	b2db      	uxtb	r3, r3
 8010b50:	2b18      	cmp	r3, #24
 8010b52:	d830      	bhi.n	8010bb6 <__gethex+0x126>
 8010b54:	f1a0 0210 	sub.w	r2, r0, #16
 8010b58:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010b5c:	f7ff ff82 	bl	8010a64 <__hexdig_fun>
 8010b60:	f100 3cff 	add.w	ip, r0, #4294967295
 8010b64:	fa5f fc8c 	uxtb.w	ip, ip
 8010b68:	f1bc 0f18 	cmp.w	ip, #24
 8010b6c:	f04f 030a 	mov.w	r3, #10
 8010b70:	d91e      	bls.n	8010bb0 <__gethex+0x120>
 8010b72:	b104      	cbz	r4, 8010b76 <__gethex+0xe6>
 8010b74:	4252      	negs	r2, r2
 8010b76:	4417      	add	r7, r2
 8010b78:	f8ca 1000 	str.w	r1, [sl]
 8010b7c:	b1ed      	cbz	r5, 8010bba <__gethex+0x12a>
 8010b7e:	f1bb 0f00 	cmp.w	fp, #0
 8010b82:	bf0c      	ite	eq
 8010b84:	2506      	moveq	r5, #6
 8010b86:	2500      	movne	r5, #0
 8010b88:	4628      	mov	r0, r5
 8010b8a:	b005      	add	sp, #20
 8010b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b90:	2500      	movs	r5, #0
 8010b92:	462c      	mov	r4, r5
 8010b94:	e7b0      	b.n	8010af8 <__gethex+0x68>
 8010b96:	2c00      	cmp	r4, #0
 8010b98:	d1c7      	bne.n	8010b2a <__gethex+0x9a>
 8010b9a:	4627      	mov	r7, r4
 8010b9c:	e7c7      	b.n	8010b2e <__gethex+0x9e>
 8010b9e:	464e      	mov	r6, r9
 8010ba0:	462f      	mov	r7, r5
 8010ba2:	2501      	movs	r5, #1
 8010ba4:	e7c3      	b.n	8010b2e <__gethex+0x9e>
 8010ba6:	2400      	movs	r4, #0
 8010ba8:	1cb1      	adds	r1, r6, #2
 8010baa:	e7cc      	b.n	8010b46 <__gethex+0xb6>
 8010bac:	2401      	movs	r4, #1
 8010bae:	e7fb      	b.n	8010ba8 <__gethex+0x118>
 8010bb0:	fb03 0002 	mla	r0, r3, r2, r0
 8010bb4:	e7ce      	b.n	8010b54 <__gethex+0xc4>
 8010bb6:	4631      	mov	r1, r6
 8010bb8:	e7de      	b.n	8010b78 <__gethex+0xe8>
 8010bba:	eba6 0309 	sub.w	r3, r6, r9
 8010bbe:	3b01      	subs	r3, #1
 8010bc0:	4629      	mov	r1, r5
 8010bc2:	2b07      	cmp	r3, #7
 8010bc4:	dc0a      	bgt.n	8010bdc <__gethex+0x14c>
 8010bc6:	9801      	ldr	r0, [sp, #4]
 8010bc8:	f000 fa46 	bl	8011058 <_Balloc>
 8010bcc:	4604      	mov	r4, r0
 8010bce:	b940      	cbnz	r0, 8010be2 <__gethex+0x152>
 8010bd0:	4b5c      	ldr	r3, [pc, #368]	@ (8010d44 <__gethex+0x2b4>)
 8010bd2:	4602      	mov	r2, r0
 8010bd4:	21e4      	movs	r1, #228	@ 0xe4
 8010bd6:	485c      	ldr	r0, [pc, #368]	@ (8010d48 <__gethex+0x2b8>)
 8010bd8:	f000 ffa2 	bl	8011b20 <__assert_func>
 8010bdc:	3101      	adds	r1, #1
 8010bde:	105b      	asrs	r3, r3, #1
 8010be0:	e7ef      	b.n	8010bc2 <__gethex+0x132>
 8010be2:	f100 0a14 	add.w	sl, r0, #20
 8010be6:	2300      	movs	r3, #0
 8010be8:	4655      	mov	r5, sl
 8010bea:	469b      	mov	fp, r3
 8010bec:	45b1      	cmp	r9, r6
 8010bee:	d337      	bcc.n	8010c60 <__gethex+0x1d0>
 8010bf0:	f845 bb04 	str.w	fp, [r5], #4
 8010bf4:	eba5 050a 	sub.w	r5, r5, sl
 8010bf8:	10ad      	asrs	r5, r5, #2
 8010bfa:	6125      	str	r5, [r4, #16]
 8010bfc:	4658      	mov	r0, fp
 8010bfe:	f000 fb1d 	bl	801123c <__hi0bits>
 8010c02:	016d      	lsls	r5, r5, #5
 8010c04:	f8d8 6000 	ldr.w	r6, [r8]
 8010c08:	1a2d      	subs	r5, r5, r0
 8010c0a:	42b5      	cmp	r5, r6
 8010c0c:	dd54      	ble.n	8010cb8 <__gethex+0x228>
 8010c0e:	1bad      	subs	r5, r5, r6
 8010c10:	4629      	mov	r1, r5
 8010c12:	4620      	mov	r0, r4
 8010c14:	f000 fea9 	bl	801196a <__any_on>
 8010c18:	4681      	mov	r9, r0
 8010c1a:	b178      	cbz	r0, 8010c3c <__gethex+0x1ac>
 8010c1c:	1e6b      	subs	r3, r5, #1
 8010c1e:	1159      	asrs	r1, r3, #5
 8010c20:	f003 021f 	and.w	r2, r3, #31
 8010c24:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010c28:	f04f 0901 	mov.w	r9, #1
 8010c2c:	fa09 f202 	lsl.w	r2, r9, r2
 8010c30:	420a      	tst	r2, r1
 8010c32:	d003      	beq.n	8010c3c <__gethex+0x1ac>
 8010c34:	454b      	cmp	r3, r9
 8010c36:	dc36      	bgt.n	8010ca6 <__gethex+0x216>
 8010c38:	f04f 0902 	mov.w	r9, #2
 8010c3c:	4629      	mov	r1, r5
 8010c3e:	4620      	mov	r0, r4
 8010c40:	f7ff febe 	bl	80109c0 <rshift>
 8010c44:	442f      	add	r7, r5
 8010c46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010c4a:	42bb      	cmp	r3, r7
 8010c4c:	da42      	bge.n	8010cd4 <__gethex+0x244>
 8010c4e:	9801      	ldr	r0, [sp, #4]
 8010c50:	4621      	mov	r1, r4
 8010c52:	f000 fa41 	bl	80110d8 <_Bfree>
 8010c56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c58:	2300      	movs	r3, #0
 8010c5a:	6013      	str	r3, [r2, #0]
 8010c5c:	25a3      	movs	r5, #163	@ 0xa3
 8010c5e:	e793      	b.n	8010b88 <__gethex+0xf8>
 8010c60:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010c64:	2a2e      	cmp	r2, #46	@ 0x2e
 8010c66:	d012      	beq.n	8010c8e <__gethex+0x1fe>
 8010c68:	2b20      	cmp	r3, #32
 8010c6a:	d104      	bne.n	8010c76 <__gethex+0x1e6>
 8010c6c:	f845 bb04 	str.w	fp, [r5], #4
 8010c70:	f04f 0b00 	mov.w	fp, #0
 8010c74:	465b      	mov	r3, fp
 8010c76:	7830      	ldrb	r0, [r6, #0]
 8010c78:	9303      	str	r3, [sp, #12]
 8010c7a:	f7ff fef3 	bl	8010a64 <__hexdig_fun>
 8010c7e:	9b03      	ldr	r3, [sp, #12]
 8010c80:	f000 000f 	and.w	r0, r0, #15
 8010c84:	4098      	lsls	r0, r3
 8010c86:	ea4b 0b00 	orr.w	fp, fp, r0
 8010c8a:	3304      	adds	r3, #4
 8010c8c:	e7ae      	b.n	8010bec <__gethex+0x15c>
 8010c8e:	45b1      	cmp	r9, r6
 8010c90:	d8ea      	bhi.n	8010c68 <__gethex+0x1d8>
 8010c92:	492b      	ldr	r1, [pc, #172]	@ (8010d40 <__gethex+0x2b0>)
 8010c94:	9303      	str	r3, [sp, #12]
 8010c96:	2201      	movs	r2, #1
 8010c98:	4630      	mov	r0, r6
 8010c9a:	f7ff fd92 	bl	80107c2 <strncmp>
 8010c9e:	9b03      	ldr	r3, [sp, #12]
 8010ca0:	2800      	cmp	r0, #0
 8010ca2:	d1e1      	bne.n	8010c68 <__gethex+0x1d8>
 8010ca4:	e7a2      	b.n	8010bec <__gethex+0x15c>
 8010ca6:	1ea9      	subs	r1, r5, #2
 8010ca8:	4620      	mov	r0, r4
 8010caa:	f000 fe5e 	bl	801196a <__any_on>
 8010cae:	2800      	cmp	r0, #0
 8010cb0:	d0c2      	beq.n	8010c38 <__gethex+0x1a8>
 8010cb2:	f04f 0903 	mov.w	r9, #3
 8010cb6:	e7c1      	b.n	8010c3c <__gethex+0x1ac>
 8010cb8:	da09      	bge.n	8010cce <__gethex+0x23e>
 8010cba:	1b75      	subs	r5, r6, r5
 8010cbc:	4621      	mov	r1, r4
 8010cbe:	9801      	ldr	r0, [sp, #4]
 8010cc0:	462a      	mov	r2, r5
 8010cc2:	f000 fc19 	bl	80114f8 <__lshift>
 8010cc6:	1b7f      	subs	r7, r7, r5
 8010cc8:	4604      	mov	r4, r0
 8010cca:	f100 0a14 	add.w	sl, r0, #20
 8010cce:	f04f 0900 	mov.w	r9, #0
 8010cd2:	e7b8      	b.n	8010c46 <__gethex+0x1b6>
 8010cd4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010cd8:	42bd      	cmp	r5, r7
 8010cda:	dd6f      	ble.n	8010dbc <__gethex+0x32c>
 8010cdc:	1bed      	subs	r5, r5, r7
 8010cde:	42ae      	cmp	r6, r5
 8010ce0:	dc34      	bgt.n	8010d4c <__gethex+0x2bc>
 8010ce2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010ce6:	2b02      	cmp	r3, #2
 8010ce8:	d022      	beq.n	8010d30 <__gethex+0x2a0>
 8010cea:	2b03      	cmp	r3, #3
 8010cec:	d024      	beq.n	8010d38 <__gethex+0x2a8>
 8010cee:	2b01      	cmp	r3, #1
 8010cf0:	d115      	bne.n	8010d1e <__gethex+0x28e>
 8010cf2:	42ae      	cmp	r6, r5
 8010cf4:	d113      	bne.n	8010d1e <__gethex+0x28e>
 8010cf6:	2e01      	cmp	r6, #1
 8010cf8:	d10b      	bne.n	8010d12 <__gethex+0x282>
 8010cfa:	9a02      	ldr	r2, [sp, #8]
 8010cfc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010d00:	6013      	str	r3, [r2, #0]
 8010d02:	2301      	movs	r3, #1
 8010d04:	6123      	str	r3, [r4, #16]
 8010d06:	f8ca 3000 	str.w	r3, [sl]
 8010d0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010d0c:	2562      	movs	r5, #98	@ 0x62
 8010d0e:	601c      	str	r4, [r3, #0]
 8010d10:	e73a      	b.n	8010b88 <__gethex+0xf8>
 8010d12:	1e71      	subs	r1, r6, #1
 8010d14:	4620      	mov	r0, r4
 8010d16:	f000 fe28 	bl	801196a <__any_on>
 8010d1a:	2800      	cmp	r0, #0
 8010d1c:	d1ed      	bne.n	8010cfa <__gethex+0x26a>
 8010d1e:	9801      	ldr	r0, [sp, #4]
 8010d20:	4621      	mov	r1, r4
 8010d22:	f000 f9d9 	bl	80110d8 <_Bfree>
 8010d26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d28:	2300      	movs	r3, #0
 8010d2a:	6013      	str	r3, [r2, #0]
 8010d2c:	2550      	movs	r5, #80	@ 0x50
 8010d2e:	e72b      	b.n	8010b88 <__gethex+0xf8>
 8010d30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d1f3      	bne.n	8010d1e <__gethex+0x28e>
 8010d36:	e7e0      	b.n	8010cfa <__gethex+0x26a>
 8010d38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d1dd      	bne.n	8010cfa <__gethex+0x26a>
 8010d3e:	e7ee      	b.n	8010d1e <__gethex+0x28e>
 8010d40:	080132ec 	.word	0x080132ec
 8010d44:	08013302 	.word	0x08013302
 8010d48:	08013313 	.word	0x08013313
 8010d4c:	1e6f      	subs	r7, r5, #1
 8010d4e:	f1b9 0f00 	cmp.w	r9, #0
 8010d52:	d130      	bne.n	8010db6 <__gethex+0x326>
 8010d54:	b127      	cbz	r7, 8010d60 <__gethex+0x2d0>
 8010d56:	4639      	mov	r1, r7
 8010d58:	4620      	mov	r0, r4
 8010d5a:	f000 fe06 	bl	801196a <__any_on>
 8010d5e:	4681      	mov	r9, r0
 8010d60:	117a      	asrs	r2, r7, #5
 8010d62:	2301      	movs	r3, #1
 8010d64:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010d68:	f007 071f 	and.w	r7, r7, #31
 8010d6c:	40bb      	lsls	r3, r7
 8010d6e:	4213      	tst	r3, r2
 8010d70:	4629      	mov	r1, r5
 8010d72:	4620      	mov	r0, r4
 8010d74:	bf18      	it	ne
 8010d76:	f049 0902 	orrne.w	r9, r9, #2
 8010d7a:	f7ff fe21 	bl	80109c0 <rshift>
 8010d7e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010d82:	1b76      	subs	r6, r6, r5
 8010d84:	2502      	movs	r5, #2
 8010d86:	f1b9 0f00 	cmp.w	r9, #0
 8010d8a:	d047      	beq.n	8010e1c <__gethex+0x38c>
 8010d8c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d90:	2b02      	cmp	r3, #2
 8010d92:	d015      	beq.n	8010dc0 <__gethex+0x330>
 8010d94:	2b03      	cmp	r3, #3
 8010d96:	d017      	beq.n	8010dc8 <__gethex+0x338>
 8010d98:	2b01      	cmp	r3, #1
 8010d9a:	d109      	bne.n	8010db0 <__gethex+0x320>
 8010d9c:	f019 0f02 	tst.w	r9, #2
 8010da0:	d006      	beq.n	8010db0 <__gethex+0x320>
 8010da2:	f8da 3000 	ldr.w	r3, [sl]
 8010da6:	ea49 0903 	orr.w	r9, r9, r3
 8010daa:	f019 0f01 	tst.w	r9, #1
 8010dae:	d10e      	bne.n	8010dce <__gethex+0x33e>
 8010db0:	f045 0510 	orr.w	r5, r5, #16
 8010db4:	e032      	b.n	8010e1c <__gethex+0x38c>
 8010db6:	f04f 0901 	mov.w	r9, #1
 8010dba:	e7d1      	b.n	8010d60 <__gethex+0x2d0>
 8010dbc:	2501      	movs	r5, #1
 8010dbe:	e7e2      	b.n	8010d86 <__gethex+0x2f6>
 8010dc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dc2:	f1c3 0301 	rsb	r3, r3, #1
 8010dc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d0f0      	beq.n	8010db0 <__gethex+0x320>
 8010dce:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010dd2:	f104 0314 	add.w	r3, r4, #20
 8010dd6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010dda:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010dde:	f04f 0c00 	mov.w	ip, #0
 8010de2:	4618      	mov	r0, r3
 8010de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010de8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010dec:	d01b      	beq.n	8010e26 <__gethex+0x396>
 8010dee:	3201      	adds	r2, #1
 8010df0:	6002      	str	r2, [r0, #0]
 8010df2:	2d02      	cmp	r5, #2
 8010df4:	f104 0314 	add.w	r3, r4, #20
 8010df8:	d13c      	bne.n	8010e74 <__gethex+0x3e4>
 8010dfa:	f8d8 2000 	ldr.w	r2, [r8]
 8010dfe:	3a01      	subs	r2, #1
 8010e00:	42b2      	cmp	r2, r6
 8010e02:	d109      	bne.n	8010e18 <__gethex+0x388>
 8010e04:	1171      	asrs	r1, r6, #5
 8010e06:	2201      	movs	r2, #1
 8010e08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010e0c:	f006 061f 	and.w	r6, r6, #31
 8010e10:	fa02 f606 	lsl.w	r6, r2, r6
 8010e14:	421e      	tst	r6, r3
 8010e16:	d13a      	bne.n	8010e8e <__gethex+0x3fe>
 8010e18:	f045 0520 	orr.w	r5, r5, #32
 8010e1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e1e:	601c      	str	r4, [r3, #0]
 8010e20:	9b02      	ldr	r3, [sp, #8]
 8010e22:	601f      	str	r7, [r3, #0]
 8010e24:	e6b0      	b.n	8010b88 <__gethex+0xf8>
 8010e26:	4299      	cmp	r1, r3
 8010e28:	f843 cc04 	str.w	ip, [r3, #-4]
 8010e2c:	d8d9      	bhi.n	8010de2 <__gethex+0x352>
 8010e2e:	68a3      	ldr	r3, [r4, #8]
 8010e30:	459b      	cmp	fp, r3
 8010e32:	db17      	blt.n	8010e64 <__gethex+0x3d4>
 8010e34:	6861      	ldr	r1, [r4, #4]
 8010e36:	9801      	ldr	r0, [sp, #4]
 8010e38:	3101      	adds	r1, #1
 8010e3a:	f000 f90d 	bl	8011058 <_Balloc>
 8010e3e:	4681      	mov	r9, r0
 8010e40:	b918      	cbnz	r0, 8010e4a <__gethex+0x3ba>
 8010e42:	4b1a      	ldr	r3, [pc, #104]	@ (8010eac <__gethex+0x41c>)
 8010e44:	4602      	mov	r2, r0
 8010e46:	2184      	movs	r1, #132	@ 0x84
 8010e48:	e6c5      	b.n	8010bd6 <__gethex+0x146>
 8010e4a:	6922      	ldr	r2, [r4, #16]
 8010e4c:	3202      	adds	r2, #2
 8010e4e:	f104 010c 	add.w	r1, r4, #12
 8010e52:	0092      	lsls	r2, r2, #2
 8010e54:	300c      	adds	r0, #12
 8010e56:	f7ff fd4a 	bl	80108ee <memcpy>
 8010e5a:	4621      	mov	r1, r4
 8010e5c:	9801      	ldr	r0, [sp, #4]
 8010e5e:	f000 f93b 	bl	80110d8 <_Bfree>
 8010e62:	464c      	mov	r4, r9
 8010e64:	6923      	ldr	r3, [r4, #16]
 8010e66:	1c5a      	adds	r2, r3, #1
 8010e68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010e6c:	6122      	str	r2, [r4, #16]
 8010e6e:	2201      	movs	r2, #1
 8010e70:	615a      	str	r2, [r3, #20]
 8010e72:	e7be      	b.n	8010df2 <__gethex+0x362>
 8010e74:	6922      	ldr	r2, [r4, #16]
 8010e76:	455a      	cmp	r2, fp
 8010e78:	dd0b      	ble.n	8010e92 <__gethex+0x402>
 8010e7a:	2101      	movs	r1, #1
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	f7ff fd9f 	bl	80109c0 <rshift>
 8010e82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e86:	3701      	adds	r7, #1
 8010e88:	42bb      	cmp	r3, r7
 8010e8a:	f6ff aee0 	blt.w	8010c4e <__gethex+0x1be>
 8010e8e:	2501      	movs	r5, #1
 8010e90:	e7c2      	b.n	8010e18 <__gethex+0x388>
 8010e92:	f016 061f 	ands.w	r6, r6, #31
 8010e96:	d0fa      	beq.n	8010e8e <__gethex+0x3fe>
 8010e98:	4453      	add	r3, sl
 8010e9a:	f1c6 0620 	rsb	r6, r6, #32
 8010e9e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010ea2:	f000 f9cb 	bl	801123c <__hi0bits>
 8010ea6:	42b0      	cmp	r0, r6
 8010ea8:	dbe7      	blt.n	8010e7a <__gethex+0x3ea>
 8010eaa:	e7f0      	b.n	8010e8e <__gethex+0x3fe>
 8010eac:	08013302 	.word	0x08013302

08010eb0 <L_shift>:
 8010eb0:	f1c2 0208 	rsb	r2, r2, #8
 8010eb4:	0092      	lsls	r2, r2, #2
 8010eb6:	b570      	push	{r4, r5, r6, lr}
 8010eb8:	f1c2 0620 	rsb	r6, r2, #32
 8010ebc:	6843      	ldr	r3, [r0, #4]
 8010ebe:	6804      	ldr	r4, [r0, #0]
 8010ec0:	fa03 f506 	lsl.w	r5, r3, r6
 8010ec4:	432c      	orrs	r4, r5
 8010ec6:	40d3      	lsrs	r3, r2
 8010ec8:	6004      	str	r4, [r0, #0]
 8010eca:	f840 3f04 	str.w	r3, [r0, #4]!
 8010ece:	4288      	cmp	r0, r1
 8010ed0:	d3f4      	bcc.n	8010ebc <L_shift+0xc>
 8010ed2:	bd70      	pop	{r4, r5, r6, pc}

08010ed4 <__match>:
 8010ed4:	b530      	push	{r4, r5, lr}
 8010ed6:	6803      	ldr	r3, [r0, #0]
 8010ed8:	3301      	adds	r3, #1
 8010eda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ede:	b914      	cbnz	r4, 8010ee6 <__match+0x12>
 8010ee0:	6003      	str	r3, [r0, #0]
 8010ee2:	2001      	movs	r0, #1
 8010ee4:	bd30      	pop	{r4, r5, pc}
 8010ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010eea:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010eee:	2d19      	cmp	r5, #25
 8010ef0:	bf98      	it	ls
 8010ef2:	3220      	addls	r2, #32
 8010ef4:	42a2      	cmp	r2, r4
 8010ef6:	d0f0      	beq.n	8010eda <__match+0x6>
 8010ef8:	2000      	movs	r0, #0
 8010efa:	e7f3      	b.n	8010ee4 <__match+0x10>

08010efc <__hexnan>:
 8010efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f00:	680b      	ldr	r3, [r1, #0]
 8010f02:	6801      	ldr	r1, [r0, #0]
 8010f04:	115e      	asrs	r6, r3, #5
 8010f06:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010f0a:	f013 031f 	ands.w	r3, r3, #31
 8010f0e:	b087      	sub	sp, #28
 8010f10:	bf18      	it	ne
 8010f12:	3604      	addne	r6, #4
 8010f14:	2500      	movs	r5, #0
 8010f16:	1f37      	subs	r7, r6, #4
 8010f18:	4682      	mov	sl, r0
 8010f1a:	4690      	mov	r8, r2
 8010f1c:	9301      	str	r3, [sp, #4]
 8010f1e:	f846 5c04 	str.w	r5, [r6, #-4]
 8010f22:	46b9      	mov	r9, r7
 8010f24:	463c      	mov	r4, r7
 8010f26:	9502      	str	r5, [sp, #8]
 8010f28:	46ab      	mov	fp, r5
 8010f2a:	784a      	ldrb	r2, [r1, #1]
 8010f2c:	1c4b      	adds	r3, r1, #1
 8010f2e:	9303      	str	r3, [sp, #12]
 8010f30:	b342      	cbz	r2, 8010f84 <__hexnan+0x88>
 8010f32:	4610      	mov	r0, r2
 8010f34:	9105      	str	r1, [sp, #20]
 8010f36:	9204      	str	r2, [sp, #16]
 8010f38:	f7ff fd94 	bl	8010a64 <__hexdig_fun>
 8010f3c:	2800      	cmp	r0, #0
 8010f3e:	d151      	bne.n	8010fe4 <__hexnan+0xe8>
 8010f40:	9a04      	ldr	r2, [sp, #16]
 8010f42:	9905      	ldr	r1, [sp, #20]
 8010f44:	2a20      	cmp	r2, #32
 8010f46:	d818      	bhi.n	8010f7a <__hexnan+0x7e>
 8010f48:	9b02      	ldr	r3, [sp, #8]
 8010f4a:	459b      	cmp	fp, r3
 8010f4c:	dd13      	ble.n	8010f76 <__hexnan+0x7a>
 8010f4e:	454c      	cmp	r4, r9
 8010f50:	d206      	bcs.n	8010f60 <__hexnan+0x64>
 8010f52:	2d07      	cmp	r5, #7
 8010f54:	dc04      	bgt.n	8010f60 <__hexnan+0x64>
 8010f56:	462a      	mov	r2, r5
 8010f58:	4649      	mov	r1, r9
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f7ff ffa8 	bl	8010eb0 <L_shift>
 8010f60:	4544      	cmp	r4, r8
 8010f62:	d952      	bls.n	801100a <__hexnan+0x10e>
 8010f64:	2300      	movs	r3, #0
 8010f66:	f1a4 0904 	sub.w	r9, r4, #4
 8010f6a:	f844 3c04 	str.w	r3, [r4, #-4]
 8010f6e:	f8cd b008 	str.w	fp, [sp, #8]
 8010f72:	464c      	mov	r4, r9
 8010f74:	461d      	mov	r5, r3
 8010f76:	9903      	ldr	r1, [sp, #12]
 8010f78:	e7d7      	b.n	8010f2a <__hexnan+0x2e>
 8010f7a:	2a29      	cmp	r2, #41	@ 0x29
 8010f7c:	d157      	bne.n	801102e <__hexnan+0x132>
 8010f7e:	3102      	adds	r1, #2
 8010f80:	f8ca 1000 	str.w	r1, [sl]
 8010f84:	f1bb 0f00 	cmp.w	fp, #0
 8010f88:	d051      	beq.n	801102e <__hexnan+0x132>
 8010f8a:	454c      	cmp	r4, r9
 8010f8c:	d206      	bcs.n	8010f9c <__hexnan+0xa0>
 8010f8e:	2d07      	cmp	r5, #7
 8010f90:	dc04      	bgt.n	8010f9c <__hexnan+0xa0>
 8010f92:	462a      	mov	r2, r5
 8010f94:	4649      	mov	r1, r9
 8010f96:	4620      	mov	r0, r4
 8010f98:	f7ff ff8a 	bl	8010eb0 <L_shift>
 8010f9c:	4544      	cmp	r4, r8
 8010f9e:	d936      	bls.n	801100e <__hexnan+0x112>
 8010fa0:	f1a8 0204 	sub.w	r2, r8, #4
 8010fa4:	4623      	mov	r3, r4
 8010fa6:	f853 1b04 	ldr.w	r1, [r3], #4
 8010faa:	f842 1f04 	str.w	r1, [r2, #4]!
 8010fae:	429f      	cmp	r7, r3
 8010fb0:	d2f9      	bcs.n	8010fa6 <__hexnan+0xaa>
 8010fb2:	1b3b      	subs	r3, r7, r4
 8010fb4:	f023 0303 	bic.w	r3, r3, #3
 8010fb8:	3304      	adds	r3, #4
 8010fba:	3401      	adds	r4, #1
 8010fbc:	3e03      	subs	r6, #3
 8010fbe:	42b4      	cmp	r4, r6
 8010fc0:	bf88      	it	hi
 8010fc2:	2304      	movhi	r3, #4
 8010fc4:	4443      	add	r3, r8
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f843 2b04 	str.w	r2, [r3], #4
 8010fcc:	429f      	cmp	r7, r3
 8010fce:	d2fb      	bcs.n	8010fc8 <__hexnan+0xcc>
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	b91b      	cbnz	r3, 8010fdc <__hexnan+0xe0>
 8010fd4:	4547      	cmp	r7, r8
 8010fd6:	d128      	bne.n	801102a <__hexnan+0x12e>
 8010fd8:	2301      	movs	r3, #1
 8010fda:	603b      	str	r3, [r7, #0]
 8010fdc:	2005      	movs	r0, #5
 8010fde:	b007      	add	sp, #28
 8010fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fe4:	3501      	adds	r5, #1
 8010fe6:	2d08      	cmp	r5, #8
 8010fe8:	f10b 0b01 	add.w	fp, fp, #1
 8010fec:	dd06      	ble.n	8010ffc <__hexnan+0x100>
 8010fee:	4544      	cmp	r4, r8
 8010ff0:	d9c1      	bls.n	8010f76 <__hexnan+0x7a>
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	f844 3c04 	str.w	r3, [r4, #-4]
 8010ff8:	2501      	movs	r5, #1
 8010ffa:	3c04      	subs	r4, #4
 8010ffc:	6822      	ldr	r2, [r4, #0]
 8010ffe:	f000 000f 	and.w	r0, r0, #15
 8011002:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011006:	6020      	str	r0, [r4, #0]
 8011008:	e7b5      	b.n	8010f76 <__hexnan+0x7a>
 801100a:	2508      	movs	r5, #8
 801100c:	e7b3      	b.n	8010f76 <__hexnan+0x7a>
 801100e:	9b01      	ldr	r3, [sp, #4]
 8011010:	2b00      	cmp	r3, #0
 8011012:	d0dd      	beq.n	8010fd0 <__hexnan+0xd4>
 8011014:	f1c3 0320 	rsb	r3, r3, #32
 8011018:	f04f 32ff 	mov.w	r2, #4294967295
 801101c:	40da      	lsrs	r2, r3
 801101e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011022:	4013      	ands	r3, r2
 8011024:	f846 3c04 	str.w	r3, [r6, #-4]
 8011028:	e7d2      	b.n	8010fd0 <__hexnan+0xd4>
 801102a:	3f04      	subs	r7, #4
 801102c:	e7d0      	b.n	8010fd0 <__hexnan+0xd4>
 801102e:	2004      	movs	r0, #4
 8011030:	e7d5      	b.n	8010fde <__hexnan+0xe2>

08011032 <__ascii_mbtowc>:
 8011032:	b082      	sub	sp, #8
 8011034:	b901      	cbnz	r1, 8011038 <__ascii_mbtowc+0x6>
 8011036:	a901      	add	r1, sp, #4
 8011038:	b142      	cbz	r2, 801104c <__ascii_mbtowc+0x1a>
 801103a:	b14b      	cbz	r3, 8011050 <__ascii_mbtowc+0x1e>
 801103c:	7813      	ldrb	r3, [r2, #0]
 801103e:	600b      	str	r3, [r1, #0]
 8011040:	7812      	ldrb	r2, [r2, #0]
 8011042:	1e10      	subs	r0, r2, #0
 8011044:	bf18      	it	ne
 8011046:	2001      	movne	r0, #1
 8011048:	b002      	add	sp, #8
 801104a:	4770      	bx	lr
 801104c:	4610      	mov	r0, r2
 801104e:	e7fb      	b.n	8011048 <__ascii_mbtowc+0x16>
 8011050:	f06f 0001 	mvn.w	r0, #1
 8011054:	e7f8      	b.n	8011048 <__ascii_mbtowc+0x16>
	...

08011058 <_Balloc>:
 8011058:	b570      	push	{r4, r5, r6, lr}
 801105a:	69c6      	ldr	r6, [r0, #28]
 801105c:	4604      	mov	r4, r0
 801105e:	460d      	mov	r5, r1
 8011060:	b976      	cbnz	r6, 8011080 <_Balloc+0x28>
 8011062:	2010      	movs	r0, #16
 8011064:	f7fe fb82 	bl	800f76c <malloc>
 8011068:	4602      	mov	r2, r0
 801106a:	61e0      	str	r0, [r4, #28]
 801106c:	b920      	cbnz	r0, 8011078 <_Balloc+0x20>
 801106e:	4b18      	ldr	r3, [pc, #96]	@ (80110d0 <_Balloc+0x78>)
 8011070:	4818      	ldr	r0, [pc, #96]	@ (80110d4 <_Balloc+0x7c>)
 8011072:	216b      	movs	r1, #107	@ 0x6b
 8011074:	f000 fd54 	bl	8011b20 <__assert_func>
 8011078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801107c:	6006      	str	r6, [r0, #0]
 801107e:	60c6      	str	r6, [r0, #12]
 8011080:	69e6      	ldr	r6, [r4, #28]
 8011082:	68f3      	ldr	r3, [r6, #12]
 8011084:	b183      	cbz	r3, 80110a8 <_Balloc+0x50>
 8011086:	69e3      	ldr	r3, [r4, #28]
 8011088:	68db      	ldr	r3, [r3, #12]
 801108a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801108e:	b9b8      	cbnz	r0, 80110c0 <_Balloc+0x68>
 8011090:	2101      	movs	r1, #1
 8011092:	fa01 f605 	lsl.w	r6, r1, r5
 8011096:	1d72      	adds	r2, r6, #5
 8011098:	0092      	lsls	r2, r2, #2
 801109a:	4620      	mov	r0, r4
 801109c:	f000 fd5e 	bl	8011b5c <_calloc_r>
 80110a0:	b160      	cbz	r0, 80110bc <_Balloc+0x64>
 80110a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80110a6:	e00e      	b.n	80110c6 <_Balloc+0x6e>
 80110a8:	2221      	movs	r2, #33	@ 0x21
 80110aa:	2104      	movs	r1, #4
 80110ac:	4620      	mov	r0, r4
 80110ae:	f000 fd55 	bl	8011b5c <_calloc_r>
 80110b2:	69e3      	ldr	r3, [r4, #28]
 80110b4:	60f0      	str	r0, [r6, #12]
 80110b6:	68db      	ldr	r3, [r3, #12]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d1e4      	bne.n	8011086 <_Balloc+0x2e>
 80110bc:	2000      	movs	r0, #0
 80110be:	bd70      	pop	{r4, r5, r6, pc}
 80110c0:	6802      	ldr	r2, [r0, #0]
 80110c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80110c6:	2300      	movs	r3, #0
 80110c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80110cc:	e7f7      	b.n	80110be <_Balloc+0x66>
 80110ce:	bf00      	nop
 80110d0:	08013373 	.word	0x08013373
 80110d4:	0801338a 	.word	0x0801338a

080110d8 <_Bfree>:
 80110d8:	b570      	push	{r4, r5, r6, lr}
 80110da:	69c6      	ldr	r6, [r0, #28]
 80110dc:	4605      	mov	r5, r0
 80110de:	460c      	mov	r4, r1
 80110e0:	b976      	cbnz	r6, 8011100 <_Bfree+0x28>
 80110e2:	2010      	movs	r0, #16
 80110e4:	f7fe fb42 	bl	800f76c <malloc>
 80110e8:	4602      	mov	r2, r0
 80110ea:	61e8      	str	r0, [r5, #28]
 80110ec:	b920      	cbnz	r0, 80110f8 <_Bfree+0x20>
 80110ee:	4b09      	ldr	r3, [pc, #36]	@ (8011114 <_Bfree+0x3c>)
 80110f0:	4809      	ldr	r0, [pc, #36]	@ (8011118 <_Bfree+0x40>)
 80110f2:	218f      	movs	r1, #143	@ 0x8f
 80110f4:	f000 fd14 	bl	8011b20 <__assert_func>
 80110f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80110fc:	6006      	str	r6, [r0, #0]
 80110fe:	60c6      	str	r6, [r0, #12]
 8011100:	b13c      	cbz	r4, 8011112 <_Bfree+0x3a>
 8011102:	69eb      	ldr	r3, [r5, #28]
 8011104:	6862      	ldr	r2, [r4, #4]
 8011106:	68db      	ldr	r3, [r3, #12]
 8011108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801110c:	6021      	str	r1, [r4, #0]
 801110e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011112:	bd70      	pop	{r4, r5, r6, pc}
 8011114:	08013373 	.word	0x08013373
 8011118:	0801338a 	.word	0x0801338a

0801111c <__multadd>:
 801111c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011120:	690d      	ldr	r5, [r1, #16]
 8011122:	4607      	mov	r7, r0
 8011124:	460c      	mov	r4, r1
 8011126:	461e      	mov	r6, r3
 8011128:	f101 0c14 	add.w	ip, r1, #20
 801112c:	2000      	movs	r0, #0
 801112e:	f8dc 3000 	ldr.w	r3, [ip]
 8011132:	b299      	uxth	r1, r3
 8011134:	fb02 6101 	mla	r1, r2, r1, r6
 8011138:	0c1e      	lsrs	r6, r3, #16
 801113a:	0c0b      	lsrs	r3, r1, #16
 801113c:	fb02 3306 	mla	r3, r2, r6, r3
 8011140:	b289      	uxth	r1, r1
 8011142:	3001      	adds	r0, #1
 8011144:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011148:	4285      	cmp	r5, r0
 801114a:	f84c 1b04 	str.w	r1, [ip], #4
 801114e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011152:	dcec      	bgt.n	801112e <__multadd+0x12>
 8011154:	b30e      	cbz	r6, 801119a <__multadd+0x7e>
 8011156:	68a3      	ldr	r3, [r4, #8]
 8011158:	42ab      	cmp	r3, r5
 801115a:	dc19      	bgt.n	8011190 <__multadd+0x74>
 801115c:	6861      	ldr	r1, [r4, #4]
 801115e:	4638      	mov	r0, r7
 8011160:	3101      	adds	r1, #1
 8011162:	f7ff ff79 	bl	8011058 <_Balloc>
 8011166:	4680      	mov	r8, r0
 8011168:	b928      	cbnz	r0, 8011176 <__multadd+0x5a>
 801116a:	4602      	mov	r2, r0
 801116c:	4b0c      	ldr	r3, [pc, #48]	@ (80111a0 <__multadd+0x84>)
 801116e:	480d      	ldr	r0, [pc, #52]	@ (80111a4 <__multadd+0x88>)
 8011170:	21ba      	movs	r1, #186	@ 0xba
 8011172:	f000 fcd5 	bl	8011b20 <__assert_func>
 8011176:	6922      	ldr	r2, [r4, #16]
 8011178:	3202      	adds	r2, #2
 801117a:	f104 010c 	add.w	r1, r4, #12
 801117e:	0092      	lsls	r2, r2, #2
 8011180:	300c      	adds	r0, #12
 8011182:	f7ff fbb4 	bl	80108ee <memcpy>
 8011186:	4621      	mov	r1, r4
 8011188:	4638      	mov	r0, r7
 801118a:	f7ff ffa5 	bl	80110d8 <_Bfree>
 801118e:	4644      	mov	r4, r8
 8011190:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011194:	3501      	adds	r5, #1
 8011196:	615e      	str	r6, [r3, #20]
 8011198:	6125      	str	r5, [r4, #16]
 801119a:	4620      	mov	r0, r4
 801119c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111a0:	08013302 	.word	0x08013302
 80111a4:	0801338a 	.word	0x0801338a

080111a8 <__s2b>:
 80111a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111ac:	460c      	mov	r4, r1
 80111ae:	4615      	mov	r5, r2
 80111b0:	461f      	mov	r7, r3
 80111b2:	2209      	movs	r2, #9
 80111b4:	3308      	adds	r3, #8
 80111b6:	4606      	mov	r6, r0
 80111b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80111bc:	2100      	movs	r1, #0
 80111be:	2201      	movs	r2, #1
 80111c0:	429a      	cmp	r2, r3
 80111c2:	db09      	blt.n	80111d8 <__s2b+0x30>
 80111c4:	4630      	mov	r0, r6
 80111c6:	f7ff ff47 	bl	8011058 <_Balloc>
 80111ca:	b940      	cbnz	r0, 80111de <__s2b+0x36>
 80111cc:	4602      	mov	r2, r0
 80111ce:	4b19      	ldr	r3, [pc, #100]	@ (8011234 <__s2b+0x8c>)
 80111d0:	4819      	ldr	r0, [pc, #100]	@ (8011238 <__s2b+0x90>)
 80111d2:	21d3      	movs	r1, #211	@ 0xd3
 80111d4:	f000 fca4 	bl	8011b20 <__assert_func>
 80111d8:	0052      	lsls	r2, r2, #1
 80111da:	3101      	adds	r1, #1
 80111dc:	e7f0      	b.n	80111c0 <__s2b+0x18>
 80111de:	9b08      	ldr	r3, [sp, #32]
 80111e0:	6143      	str	r3, [r0, #20]
 80111e2:	2d09      	cmp	r5, #9
 80111e4:	f04f 0301 	mov.w	r3, #1
 80111e8:	6103      	str	r3, [r0, #16]
 80111ea:	dd16      	ble.n	801121a <__s2b+0x72>
 80111ec:	f104 0909 	add.w	r9, r4, #9
 80111f0:	46c8      	mov	r8, r9
 80111f2:	442c      	add	r4, r5
 80111f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80111f8:	4601      	mov	r1, r0
 80111fa:	3b30      	subs	r3, #48	@ 0x30
 80111fc:	220a      	movs	r2, #10
 80111fe:	4630      	mov	r0, r6
 8011200:	f7ff ff8c 	bl	801111c <__multadd>
 8011204:	45a0      	cmp	r8, r4
 8011206:	d1f5      	bne.n	80111f4 <__s2b+0x4c>
 8011208:	f1a5 0408 	sub.w	r4, r5, #8
 801120c:	444c      	add	r4, r9
 801120e:	1b2d      	subs	r5, r5, r4
 8011210:	1963      	adds	r3, r4, r5
 8011212:	42bb      	cmp	r3, r7
 8011214:	db04      	blt.n	8011220 <__s2b+0x78>
 8011216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801121a:	340a      	adds	r4, #10
 801121c:	2509      	movs	r5, #9
 801121e:	e7f6      	b.n	801120e <__s2b+0x66>
 8011220:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011224:	4601      	mov	r1, r0
 8011226:	3b30      	subs	r3, #48	@ 0x30
 8011228:	220a      	movs	r2, #10
 801122a:	4630      	mov	r0, r6
 801122c:	f7ff ff76 	bl	801111c <__multadd>
 8011230:	e7ee      	b.n	8011210 <__s2b+0x68>
 8011232:	bf00      	nop
 8011234:	08013302 	.word	0x08013302
 8011238:	0801338a 	.word	0x0801338a

0801123c <__hi0bits>:
 801123c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011240:	4603      	mov	r3, r0
 8011242:	bf36      	itet	cc
 8011244:	0403      	lslcc	r3, r0, #16
 8011246:	2000      	movcs	r0, #0
 8011248:	2010      	movcc	r0, #16
 801124a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801124e:	bf3c      	itt	cc
 8011250:	021b      	lslcc	r3, r3, #8
 8011252:	3008      	addcc	r0, #8
 8011254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011258:	bf3c      	itt	cc
 801125a:	011b      	lslcc	r3, r3, #4
 801125c:	3004      	addcc	r0, #4
 801125e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011262:	bf3c      	itt	cc
 8011264:	009b      	lslcc	r3, r3, #2
 8011266:	3002      	addcc	r0, #2
 8011268:	2b00      	cmp	r3, #0
 801126a:	db05      	blt.n	8011278 <__hi0bits+0x3c>
 801126c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011270:	f100 0001 	add.w	r0, r0, #1
 8011274:	bf08      	it	eq
 8011276:	2020      	moveq	r0, #32
 8011278:	4770      	bx	lr

0801127a <__lo0bits>:
 801127a:	6803      	ldr	r3, [r0, #0]
 801127c:	4602      	mov	r2, r0
 801127e:	f013 0007 	ands.w	r0, r3, #7
 8011282:	d00b      	beq.n	801129c <__lo0bits+0x22>
 8011284:	07d9      	lsls	r1, r3, #31
 8011286:	d421      	bmi.n	80112cc <__lo0bits+0x52>
 8011288:	0798      	lsls	r0, r3, #30
 801128a:	bf49      	itett	mi
 801128c:	085b      	lsrmi	r3, r3, #1
 801128e:	089b      	lsrpl	r3, r3, #2
 8011290:	2001      	movmi	r0, #1
 8011292:	6013      	strmi	r3, [r2, #0]
 8011294:	bf5c      	itt	pl
 8011296:	6013      	strpl	r3, [r2, #0]
 8011298:	2002      	movpl	r0, #2
 801129a:	4770      	bx	lr
 801129c:	b299      	uxth	r1, r3
 801129e:	b909      	cbnz	r1, 80112a4 <__lo0bits+0x2a>
 80112a0:	0c1b      	lsrs	r3, r3, #16
 80112a2:	2010      	movs	r0, #16
 80112a4:	b2d9      	uxtb	r1, r3
 80112a6:	b909      	cbnz	r1, 80112ac <__lo0bits+0x32>
 80112a8:	3008      	adds	r0, #8
 80112aa:	0a1b      	lsrs	r3, r3, #8
 80112ac:	0719      	lsls	r1, r3, #28
 80112ae:	bf04      	itt	eq
 80112b0:	091b      	lsreq	r3, r3, #4
 80112b2:	3004      	addeq	r0, #4
 80112b4:	0799      	lsls	r1, r3, #30
 80112b6:	bf04      	itt	eq
 80112b8:	089b      	lsreq	r3, r3, #2
 80112ba:	3002      	addeq	r0, #2
 80112bc:	07d9      	lsls	r1, r3, #31
 80112be:	d403      	bmi.n	80112c8 <__lo0bits+0x4e>
 80112c0:	085b      	lsrs	r3, r3, #1
 80112c2:	f100 0001 	add.w	r0, r0, #1
 80112c6:	d003      	beq.n	80112d0 <__lo0bits+0x56>
 80112c8:	6013      	str	r3, [r2, #0]
 80112ca:	4770      	bx	lr
 80112cc:	2000      	movs	r0, #0
 80112ce:	4770      	bx	lr
 80112d0:	2020      	movs	r0, #32
 80112d2:	4770      	bx	lr

080112d4 <__i2b>:
 80112d4:	b510      	push	{r4, lr}
 80112d6:	460c      	mov	r4, r1
 80112d8:	2101      	movs	r1, #1
 80112da:	f7ff febd 	bl	8011058 <_Balloc>
 80112de:	4602      	mov	r2, r0
 80112e0:	b928      	cbnz	r0, 80112ee <__i2b+0x1a>
 80112e2:	4b05      	ldr	r3, [pc, #20]	@ (80112f8 <__i2b+0x24>)
 80112e4:	4805      	ldr	r0, [pc, #20]	@ (80112fc <__i2b+0x28>)
 80112e6:	f240 1145 	movw	r1, #325	@ 0x145
 80112ea:	f000 fc19 	bl	8011b20 <__assert_func>
 80112ee:	2301      	movs	r3, #1
 80112f0:	6144      	str	r4, [r0, #20]
 80112f2:	6103      	str	r3, [r0, #16]
 80112f4:	bd10      	pop	{r4, pc}
 80112f6:	bf00      	nop
 80112f8:	08013302 	.word	0x08013302
 80112fc:	0801338a 	.word	0x0801338a

08011300 <__multiply>:
 8011300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011304:	4617      	mov	r7, r2
 8011306:	690a      	ldr	r2, [r1, #16]
 8011308:	693b      	ldr	r3, [r7, #16]
 801130a:	429a      	cmp	r2, r3
 801130c:	bfa8      	it	ge
 801130e:	463b      	movge	r3, r7
 8011310:	4689      	mov	r9, r1
 8011312:	bfa4      	itt	ge
 8011314:	460f      	movge	r7, r1
 8011316:	4699      	movge	r9, r3
 8011318:	693d      	ldr	r5, [r7, #16]
 801131a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	6879      	ldr	r1, [r7, #4]
 8011322:	eb05 060a 	add.w	r6, r5, sl
 8011326:	42b3      	cmp	r3, r6
 8011328:	b085      	sub	sp, #20
 801132a:	bfb8      	it	lt
 801132c:	3101      	addlt	r1, #1
 801132e:	f7ff fe93 	bl	8011058 <_Balloc>
 8011332:	b930      	cbnz	r0, 8011342 <__multiply+0x42>
 8011334:	4602      	mov	r2, r0
 8011336:	4b41      	ldr	r3, [pc, #260]	@ (801143c <__multiply+0x13c>)
 8011338:	4841      	ldr	r0, [pc, #260]	@ (8011440 <__multiply+0x140>)
 801133a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801133e:	f000 fbef 	bl	8011b20 <__assert_func>
 8011342:	f100 0414 	add.w	r4, r0, #20
 8011346:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801134a:	4623      	mov	r3, r4
 801134c:	2200      	movs	r2, #0
 801134e:	4573      	cmp	r3, lr
 8011350:	d320      	bcc.n	8011394 <__multiply+0x94>
 8011352:	f107 0814 	add.w	r8, r7, #20
 8011356:	f109 0114 	add.w	r1, r9, #20
 801135a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801135e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011362:	9302      	str	r3, [sp, #8]
 8011364:	1beb      	subs	r3, r5, r7
 8011366:	3b15      	subs	r3, #21
 8011368:	f023 0303 	bic.w	r3, r3, #3
 801136c:	3304      	adds	r3, #4
 801136e:	3715      	adds	r7, #21
 8011370:	42bd      	cmp	r5, r7
 8011372:	bf38      	it	cc
 8011374:	2304      	movcc	r3, #4
 8011376:	9301      	str	r3, [sp, #4]
 8011378:	9b02      	ldr	r3, [sp, #8]
 801137a:	9103      	str	r1, [sp, #12]
 801137c:	428b      	cmp	r3, r1
 801137e:	d80c      	bhi.n	801139a <__multiply+0x9a>
 8011380:	2e00      	cmp	r6, #0
 8011382:	dd03      	ble.n	801138c <__multiply+0x8c>
 8011384:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011388:	2b00      	cmp	r3, #0
 801138a:	d055      	beq.n	8011438 <__multiply+0x138>
 801138c:	6106      	str	r6, [r0, #16]
 801138e:	b005      	add	sp, #20
 8011390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011394:	f843 2b04 	str.w	r2, [r3], #4
 8011398:	e7d9      	b.n	801134e <__multiply+0x4e>
 801139a:	f8b1 a000 	ldrh.w	sl, [r1]
 801139e:	f1ba 0f00 	cmp.w	sl, #0
 80113a2:	d01f      	beq.n	80113e4 <__multiply+0xe4>
 80113a4:	46c4      	mov	ip, r8
 80113a6:	46a1      	mov	r9, r4
 80113a8:	2700      	movs	r7, #0
 80113aa:	f85c 2b04 	ldr.w	r2, [ip], #4
 80113ae:	f8d9 3000 	ldr.w	r3, [r9]
 80113b2:	fa1f fb82 	uxth.w	fp, r2
 80113b6:	b29b      	uxth	r3, r3
 80113b8:	fb0a 330b 	mla	r3, sl, fp, r3
 80113bc:	443b      	add	r3, r7
 80113be:	f8d9 7000 	ldr.w	r7, [r9]
 80113c2:	0c12      	lsrs	r2, r2, #16
 80113c4:	0c3f      	lsrs	r7, r7, #16
 80113c6:	fb0a 7202 	mla	r2, sl, r2, r7
 80113ca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80113ce:	b29b      	uxth	r3, r3
 80113d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80113d4:	4565      	cmp	r5, ip
 80113d6:	f849 3b04 	str.w	r3, [r9], #4
 80113da:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80113de:	d8e4      	bhi.n	80113aa <__multiply+0xaa>
 80113e0:	9b01      	ldr	r3, [sp, #4]
 80113e2:	50e7      	str	r7, [r4, r3]
 80113e4:	9b03      	ldr	r3, [sp, #12]
 80113e6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80113ea:	3104      	adds	r1, #4
 80113ec:	f1b9 0f00 	cmp.w	r9, #0
 80113f0:	d020      	beq.n	8011434 <__multiply+0x134>
 80113f2:	6823      	ldr	r3, [r4, #0]
 80113f4:	4647      	mov	r7, r8
 80113f6:	46a4      	mov	ip, r4
 80113f8:	f04f 0a00 	mov.w	sl, #0
 80113fc:	f8b7 b000 	ldrh.w	fp, [r7]
 8011400:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011404:	fb09 220b 	mla	r2, r9, fp, r2
 8011408:	4452      	add	r2, sl
 801140a:	b29b      	uxth	r3, r3
 801140c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011410:	f84c 3b04 	str.w	r3, [ip], #4
 8011414:	f857 3b04 	ldr.w	r3, [r7], #4
 8011418:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801141c:	f8bc 3000 	ldrh.w	r3, [ip]
 8011420:	fb09 330a 	mla	r3, r9, sl, r3
 8011424:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011428:	42bd      	cmp	r5, r7
 801142a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801142e:	d8e5      	bhi.n	80113fc <__multiply+0xfc>
 8011430:	9a01      	ldr	r2, [sp, #4]
 8011432:	50a3      	str	r3, [r4, r2]
 8011434:	3404      	adds	r4, #4
 8011436:	e79f      	b.n	8011378 <__multiply+0x78>
 8011438:	3e01      	subs	r6, #1
 801143a:	e7a1      	b.n	8011380 <__multiply+0x80>
 801143c:	08013302 	.word	0x08013302
 8011440:	0801338a 	.word	0x0801338a

08011444 <__pow5mult>:
 8011444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011448:	4615      	mov	r5, r2
 801144a:	f012 0203 	ands.w	r2, r2, #3
 801144e:	4607      	mov	r7, r0
 8011450:	460e      	mov	r6, r1
 8011452:	d007      	beq.n	8011464 <__pow5mult+0x20>
 8011454:	4c25      	ldr	r4, [pc, #148]	@ (80114ec <__pow5mult+0xa8>)
 8011456:	3a01      	subs	r2, #1
 8011458:	2300      	movs	r3, #0
 801145a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801145e:	f7ff fe5d 	bl	801111c <__multadd>
 8011462:	4606      	mov	r6, r0
 8011464:	10ad      	asrs	r5, r5, #2
 8011466:	d03d      	beq.n	80114e4 <__pow5mult+0xa0>
 8011468:	69fc      	ldr	r4, [r7, #28]
 801146a:	b97c      	cbnz	r4, 801148c <__pow5mult+0x48>
 801146c:	2010      	movs	r0, #16
 801146e:	f7fe f97d 	bl	800f76c <malloc>
 8011472:	4602      	mov	r2, r0
 8011474:	61f8      	str	r0, [r7, #28]
 8011476:	b928      	cbnz	r0, 8011484 <__pow5mult+0x40>
 8011478:	4b1d      	ldr	r3, [pc, #116]	@ (80114f0 <__pow5mult+0xac>)
 801147a:	481e      	ldr	r0, [pc, #120]	@ (80114f4 <__pow5mult+0xb0>)
 801147c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011480:	f000 fb4e 	bl	8011b20 <__assert_func>
 8011484:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011488:	6004      	str	r4, [r0, #0]
 801148a:	60c4      	str	r4, [r0, #12]
 801148c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011490:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011494:	b94c      	cbnz	r4, 80114aa <__pow5mult+0x66>
 8011496:	f240 2171 	movw	r1, #625	@ 0x271
 801149a:	4638      	mov	r0, r7
 801149c:	f7ff ff1a 	bl	80112d4 <__i2b>
 80114a0:	2300      	movs	r3, #0
 80114a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80114a6:	4604      	mov	r4, r0
 80114a8:	6003      	str	r3, [r0, #0]
 80114aa:	f04f 0900 	mov.w	r9, #0
 80114ae:	07eb      	lsls	r3, r5, #31
 80114b0:	d50a      	bpl.n	80114c8 <__pow5mult+0x84>
 80114b2:	4631      	mov	r1, r6
 80114b4:	4622      	mov	r2, r4
 80114b6:	4638      	mov	r0, r7
 80114b8:	f7ff ff22 	bl	8011300 <__multiply>
 80114bc:	4631      	mov	r1, r6
 80114be:	4680      	mov	r8, r0
 80114c0:	4638      	mov	r0, r7
 80114c2:	f7ff fe09 	bl	80110d8 <_Bfree>
 80114c6:	4646      	mov	r6, r8
 80114c8:	106d      	asrs	r5, r5, #1
 80114ca:	d00b      	beq.n	80114e4 <__pow5mult+0xa0>
 80114cc:	6820      	ldr	r0, [r4, #0]
 80114ce:	b938      	cbnz	r0, 80114e0 <__pow5mult+0x9c>
 80114d0:	4622      	mov	r2, r4
 80114d2:	4621      	mov	r1, r4
 80114d4:	4638      	mov	r0, r7
 80114d6:	f7ff ff13 	bl	8011300 <__multiply>
 80114da:	6020      	str	r0, [r4, #0]
 80114dc:	f8c0 9000 	str.w	r9, [r0]
 80114e0:	4604      	mov	r4, r0
 80114e2:	e7e4      	b.n	80114ae <__pow5mult+0x6a>
 80114e4:	4630      	mov	r0, r6
 80114e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114ea:	bf00      	nop
 80114ec:	080134a8 	.word	0x080134a8
 80114f0:	08013373 	.word	0x08013373
 80114f4:	0801338a 	.word	0x0801338a

080114f8 <__lshift>:
 80114f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114fc:	460c      	mov	r4, r1
 80114fe:	6849      	ldr	r1, [r1, #4]
 8011500:	6923      	ldr	r3, [r4, #16]
 8011502:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011506:	68a3      	ldr	r3, [r4, #8]
 8011508:	4607      	mov	r7, r0
 801150a:	4691      	mov	r9, r2
 801150c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011510:	f108 0601 	add.w	r6, r8, #1
 8011514:	42b3      	cmp	r3, r6
 8011516:	db0b      	blt.n	8011530 <__lshift+0x38>
 8011518:	4638      	mov	r0, r7
 801151a:	f7ff fd9d 	bl	8011058 <_Balloc>
 801151e:	4605      	mov	r5, r0
 8011520:	b948      	cbnz	r0, 8011536 <__lshift+0x3e>
 8011522:	4602      	mov	r2, r0
 8011524:	4b28      	ldr	r3, [pc, #160]	@ (80115c8 <__lshift+0xd0>)
 8011526:	4829      	ldr	r0, [pc, #164]	@ (80115cc <__lshift+0xd4>)
 8011528:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801152c:	f000 faf8 	bl	8011b20 <__assert_func>
 8011530:	3101      	adds	r1, #1
 8011532:	005b      	lsls	r3, r3, #1
 8011534:	e7ee      	b.n	8011514 <__lshift+0x1c>
 8011536:	2300      	movs	r3, #0
 8011538:	f100 0114 	add.w	r1, r0, #20
 801153c:	f100 0210 	add.w	r2, r0, #16
 8011540:	4618      	mov	r0, r3
 8011542:	4553      	cmp	r3, sl
 8011544:	db33      	blt.n	80115ae <__lshift+0xb6>
 8011546:	6920      	ldr	r0, [r4, #16]
 8011548:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801154c:	f104 0314 	add.w	r3, r4, #20
 8011550:	f019 091f 	ands.w	r9, r9, #31
 8011554:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011558:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801155c:	d02b      	beq.n	80115b6 <__lshift+0xbe>
 801155e:	f1c9 0e20 	rsb	lr, r9, #32
 8011562:	468a      	mov	sl, r1
 8011564:	2200      	movs	r2, #0
 8011566:	6818      	ldr	r0, [r3, #0]
 8011568:	fa00 f009 	lsl.w	r0, r0, r9
 801156c:	4310      	orrs	r0, r2
 801156e:	f84a 0b04 	str.w	r0, [sl], #4
 8011572:	f853 2b04 	ldr.w	r2, [r3], #4
 8011576:	459c      	cmp	ip, r3
 8011578:	fa22 f20e 	lsr.w	r2, r2, lr
 801157c:	d8f3      	bhi.n	8011566 <__lshift+0x6e>
 801157e:	ebac 0304 	sub.w	r3, ip, r4
 8011582:	3b15      	subs	r3, #21
 8011584:	f023 0303 	bic.w	r3, r3, #3
 8011588:	3304      	adds	r3, #4
 801158a:	f104 0015 	add.w	r0, r4, #21
 801158e:	4560      	cmp	r0, ip
 8011590:	bf88      	it	hi
 8011592:	2304      	movhi	r3, #4
 8011594:	50ca      	str	r2, [r1, r3]
 8011596:	b10a      	cbz	r2, 801159c <__lshift+0xa4>
 8011598:	f108 0602 	add.w	r6, r8, #2
 801159c:	3e01      	subs	r6, #1
 801159e:	4638      	mov	r0, r7
 80115a0:	612e      	str	r6, [r5, #16]
 80115a2:	4621      	mov	r1, r4
 80115a4:	f7ff fd98 	bl	80110d8 <_Bfree>
 80115a8:	4628      	mov	r0, r5
 80115aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80115b2:	3301      	adds	r3, #1
 80115b4:	e7c5      	b.n	8011542 <__lshift+0x4a>
 80115b6:	3904      	subs	r1, #4
 80115b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80115bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80115c0:	459c      	cmp	ip, r3
 80115c2:	d8f9      	bhi.n	80115b8 <__lshift+0xc0>
 80115c4:	e7ea      	b.n	801159c <__lshift+0xa4>
 80115c6:	bf00      	nop
 80115c8:	08013302 	.word	0x08013302
 80115cc:	0801338a 	.word	0x0801338a

080115d0 <__mcmp>:
 80115d0:	690a      	ldr	r2, [r1, #16]
 80115d2:	4603      	mov	r3, r0
 80115d4:	6900      	ldr	r0, [r0, #16]
 80115d6:	1a80      	subs	r0, r0, r2
 80115d8:	b530      	push	{r4, r5, lr}
 80115da:	d10e      	bne.n	80115fa <__mcmp+0x2a>
 80115dc:	3314      	adds	r3, #20
 80115de:	3114      	adds	r1, #20
 80115e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80115e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80115e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80115ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80115f0:	4295      	cmp	r5, r2
 80115f2:	d003      	beq.n	80115fc <__mcmp+0x2c>
 80115f4:	d205      	bcs.n	8011602 <__mcmp+0x32>
 80115f6:	f04f 30ff 	mov.w	r0, #4294967295
 80115fa:	bd30      	pop	{r4, r5, pc}
 80115fc:	42a3      	cmp	r3, r4
 80115fe:	d3f3      	bcc.n	80115e8 <__mcmp+0x18>
 8011600:	e7fb      	b.n	80115fa <__mcmp+0x2a>
 8011602:	2001      	movs	r0, #1
 8011604:	e7f9      	b.n	80115fa <__mcmp+0x2a>
	...

08011608 <__mdiff>:
 8011608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801160c:	4689      	mov	r9, r1
 801160e:	4606      	mov	r6, r0
 8011610:	4611      	mov	r1, r2
 8011612:	4648      	mov	r0, r9
 8011614:	4614      	mov	r4, r2
 8011616:	f7ff ffdb 	bl	80115d0 <__mcmp>
 801161a:	1e05      	subs	r5, r0, #0
 801161c:	d112      	bne.n	8011644 <__mdiff+0x3c>
 801161e:	4629      	mov	r1, r5
 8011620:	4630      	mov	r0, r6
 8011622:	f7ff fd19 	bl	8011058 <_Balloc>
 8011626:	4602      	mov	r2, r0
 8011628:	b928      	cbnz	r0, 8011636 <__mdiff+0x2e>
 801162a:	4b3f      	ldr	r3, [pc, #252]	@ (8011728 <__mdiff+0x120>)
 801162c:	f240 2137 	movw	r1, #567	@ 0x237
 8011630:	483e      	ldr	r0, [pc, #248]	@ (801172c <__mdiff+0x124>)
 8011632:	f000 fa75 	bl	8011b20 <__assert_func>
 8011636:	2301      	movs	r3, #1
 8011638:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801163c:	4610      	mov	r0, r2
 801163e:	b003      	add	sp, #12
 8011640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011644:	bfbc      	itt	lt
 8011646:	464b      	movlt	r3, r9
 8011648:	46a1      	movlt	r9, r4
 801164a:	4630      	mov	r0, r6
 801164c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011650:	bfba      	itte	lt
 8011652:	461c      	movlt	r4, r3
 8011654:	2501      	movlt	r5, #1
 8011656:	2500      	movge	r5, #0
 8011658:	f7ff fcfe 	bl	8011058 <_Balloc>
 801165c:	4602      	mov	r2, r0
 801165e:	b918      	cbnz	r0, 8011668 <__mdiff+0x60>
 8011660:	4b31      	ldr	r3, [pc, #196]	@ (8011728 <__mdiff+0x120>)
 8011662:	f240 2145 	movw	r1, #581	@ 0x245
 8011666:	e7e3      	b.n	8011630 <__mdiff+0x28>
 8011668:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801166c:	6926      	ldr	r6, [r4, #16]
 801166e:	60c5      	str	r5, [r0, #12]
 8011670:	f109 0310 	add.w	r3, r9, #16
 8011674:	f109 0514 	add.w	r5, r9, #20
 8011678:	f104 0e14 	add.w	lr, r4, #20
 801167c:	f100 0b14 	add.w	fp, r0, #20
 8011680:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011684:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011688:	9301      	str	r3, [sp, #4]
 801168a:	46d9      	mov	r9, fp
 801168c:	f04f 0c00 	mov.w	ip, #0
 8011690:	9b01      	ldr	r3, [sp, #4]
 8011692:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011696:	f853 af04 	ldr.w	sl, [r3, #4]!
 801169a:	9301      	str	r3, [sp, #4]
 801169c:	fa1f f38a 	uxth.w	r3, sl
 80116a0:	4619      	mov	r1, r3
 80116a2:	b283      	uxth	r3, r0
 80116a4:	1acb      	subs	r3, r1, r3
 80116a6:	0c00      	lsrs	r0, r0, #16
 80116a8:	4463      	add	r3, ip
 80116aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80116ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80116b2:	b29b      	uxth	r3, r3
 80116b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80116b8:	4576      	cmp	r6, lr
 80116ba:	f849 3b04 	str.w	r3, [r9], #4
 80116be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80116c2:	d8e5      	bhi.n	8011690 <__mdiff+0x88>
 80116c4:	1b33      	subs	r3, r6, r4
 80116c6:	3b15      	subs	r3, #21
 80116c8:	f023 0303 	bic.w	r3, r3, #3
 80116cc:	3415      	adds	r4, #21
 80116ce:	3304      	adds	r3, #4
 80116d0:	42a6      	cmp	r6, r4
 80116d2:	bf38      	it	cc
 80116d4:	2304      	movcc	r3, #4
 80116d6:	441d      	add	r5, r3
 80116d8:	445b      	add	r3, fp
 80116da:	461e      	mov	r6, r3
 80116dc:	462c      	mov	r4, r5
 80116de:	4544      	cmp	r4, r8
 80116e0:	d30e      	bcc.n	8011700 <__mdiff+0xf8>
 80116e2:	f108 0103 	add.w	r1, r8, #3
 80116e6:	1b49      	subs	r1, r1, r5
 80116e8:	f021 0103 	bic.w	r1, r1, #3
 80116ec:	3d03      	subs	r5, #3
 80116ee:	45a8      	cmp	r8, r5
 80116f0:	bf38      	it	cc
 80116f2:	2100      	movcc	r1, #0
 80116f4:	440b      	add	r3, r1
 80116f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80116fa:	b191      	cbz	r1, 8011722 <__mdiff+0x11a>
 80116fc:	6117      	str	r7, [r2, #16]
 80116fe:	e79d      	b.n	801163c <__mdiff+0x34>
 8011700:	f854 1b04 	ldr.w	r1, [r4], #4
 8011704:	46e6      	mov	lr, ip
 8011706:	0c08      	lsrs	r0, r1, #16
 8011708:	fa1c fc81 	uxtah	ip, ip, r1
 801170c:	4471      	add	r1, lr
 801170e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011712:	b289      	uxth	r1, r1
 8011714:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011718:	f846 1b04 	str.w	r1, [r6], #4
 801171c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011720:	e7dd      	b.n	80116de <__mdiff+0xd6>
 8011722:	3f01      	subs	r7, #1
 8011724:	e7e7      	b.n	80116f6 <__mdiff+0xee>
 8011726:	bf00      	nop
 8011728:	08013302 	.word	0x08013302
 801172c:	0801338a 	.word	0x0801338a

08011730 <__ulp>:
 8011730:	b082      	sub	sp, #8
 8011732:	ed8d 0b00 	vstr	d0, [sp]
 8011736:	9a01      	ldr	r2, [sp, #4]
 8011738:	4b0f      	ldr	r3, [pc, #60]	@ (8011778 <__ulp+0x48>)
 801173a:	4013      	ands	r3, r2
 801173c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011740:	2b00      	cmp	r3, #0
 8011742:	dc08      	bgt.n	8011756 <__ulp+0x26>
 8011744:	425b      	negs	r3, r3
 8011746:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801174a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801174e:	da04      	bge.n	801175a <__ulp+0x2a>
 8011750:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011754:	4113      	asrs	r3, r2
 8011756:	2200      	movs	r2, #0
 8011758:	e008      	b.n	801176c <__ulp+0x3c>
 801175a:	f1a2 0314 	sub.w	r3, r2, #20
 801175e:	2b1e      	cmp	r3, #30
 8011760:	bfda      	itte	le
 8011762:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011766:	40da      	lsrle	r2, r3
 8011768:	2201      	movgt	r2, #1
 801176a:	2300      	movs	r3, #0
 801176c:	4619      	mov	r1, r3
 801176e:	4610      	mov	r0, r2
 8011770:	ec41 0b10 	vmov	d0, r0, r1
 8011774:	b002      	add	sp, #8
 8011776:	4770      	bx	lr
 8011778:	7ff00000 	.word	0x7ff00000

0801177c <__b2d>:
 801177c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011780:	6906      	ldr	r6, [r0, #16]
 8011782:	f100 0814 	add.w	r8, r0, #20
 8011786:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801178a:	1f37      	subs	r7, r6, #4
 801178c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011790:	4610      	mov	r0, r2
 8011792:	f7ff fd53 	bl	801123c <__hi0bits>
 8011796:	f1c0 0320 	rsb	r3, r0, #32
 801179a:	280a      	cmp	r0, #10
 801179c:	600b      	str	r3, [r1, #0]
 801179e:	491b      	ldr	r1, [pc, #108]	@ (801180c <__b2d+0x90>)
 80117a0:	dc15      	bgt.n	80117ce <__b2d+0x52>
 80117a2:	f1c0 0c0b 	rsb	ip, r0, #11
 80117a6:	fa22 f30c 	lsr.w	r3, r2, ip
 80117aa:	45b8      	cmp	r8, r7
 80117ac:	ea43 0501 	orr.w	r5, r3, r1
 80117b0:	bf34      	ite	cc
 80117b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80117b6:	2300      	movcs	r3, #0
 80117b8:	3015      	adds	r0, #21
 80117ba:	fa02 f000 	lsl.w	r0, r2, r0
 80117be:	fa23 f30c 	lsr.w	r3, r3, ip
 80117c2:	4303      	orrs	r3, r0
 80117c4:	461c      	mov	r4, r3
 80117c6:	ec45 4b10 	vmov	d0, r4, r5
 80117ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117ce:	45b8      	cmp	r8, r7
 80117d0:	bf3a      	itte	cc
 80117d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80117d6:	f1a6 0708 	subcc.w	r7, r6, #8
 80117da:	2300      	movcs	r3, #0
 80117dc:	380b      	subs	r0, #11
 80117de:	d012      	beq.n	8011806 <__b2d+0x8a>
 80117e0:	f1c0 0120 	rsb	r1, r0, #32
 80117e4:	fa23 f401 	lsr.w	r4, r3, r1
 80117e8:	4082      	lsls	r2, r0
 80117ea:	4322      	orrs	r2, r4
 80117ec:	4547      	cmp	r7, r8
 80117ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80117f2:	bf8c      	ite	hi
 80117f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80117f8:	2200      	movls	r2, #0
 80117fa:	4083      	lsls	r3, r0
 80117fc:	40ca      	lsrs	r2, r1
 80117fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011802:	4313      	orrs	r3, r2
 8011804:	e7de      	b.n	80117c4 <__b2d+0x48>
 8011806:	ea42 0501 	orr.w	r5, r2, r1
 801180a:	e7db      	b.n	80117c4 <__b2d+0x48>
 801180c:	3ff00000 	.word	0x3ff00000

08011810 <__d2b>:
 8011810:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011814:	460f      	mov	r7, r1
 8011816:	2101      	movs	r1, #1
 8011818:	ec59 8b10 	vmov	r8, r9, d0
 801181c:	4616      	mov	r6, r2
 801181e:	f7ff fc1b 	bl	8011058 <_Balloc>
 8011822:	4604      	mov	r4, r0
 8011824:	b930      	cbnz	r0, 8011834 <__d2b+0x24>
 8011826:	4602      	mov	r2, r0
 8011828:	4b23      	ldr	r3, [pc, #140]	@ (80118b8 <__d2b+0xa8>)
 801182a:	4824      	ldr	r0, [pc, #144]	@ (80118bc <__d2b+0xac>)
 801182c:	f240 310f 	movw	r1, #783	@ 0x30f
 8011830:	f000 f976 	bl	8011b20 <__assert_func>
 8011834:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011838:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801183c:	b10d      	cbz	r5, 8011842 <__d2b+0x32>
 801183e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011842:	9301      	str	r3, [sp, #4]
 8011844:	f1b8 0300 	subs.w	r3, r8, #0
 8011848:	d023      	beq.n	8011892 <__d2b+0x82>
 801184a:	4668      	mov	r0, sp
 801184c:	9300      	str	r3, [sp, #0]
 801184e:	f7ff fd14 	bl	801127a <__lo0bits>
 8011852:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011856:	b1d0      	cbz	r0, 801188e <__d2b+0x7e>
 8011858:	f1c0 0320 	rsb	r3, r0, #32
 801185c:	fa02 f303 	lsl.w	r3, r2, r3
 8011860:	430b      	orrs	r3, r1
 8011862:	40c2      	lsrs	r2, r0
 8011864:	6163      	str	r3, [r4, #20]
 8011866:	9201      	str	r2, [sp, #4]
 8011868:	9b01      	ldr	r3, [sp, #4]
 801186a:	61a3      	str	r3, [r4, #24]
 801186c:	2b00      	cmp	r3, #0
 801186e:	bf0c      	ite	eq
 8011870:	2201      	moveq	r2, #1
 8011872:	2202      	movne	r2, #2
 8011874:	6122      	str	r2, [r4, #16]
 8011876:	b1a5      	cbz	r5, 80118a2 <__d2b+0x92>
 8011878:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801187c:	4405      	add	r5, r0
 801187e:	603d      	str	r5, [r7, #0]
 8011880:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011884:	6030      	str	r0, [r6, #0]
 8011886:	4620      	mov	r0, r4
 8011888:	b003      	add	sp, #12
 801188a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801188e:	6161      	str	r1, [r4, #20]
 8011890:	e7ea      	b.n	8011868 <__d2b+0x58>
 8011892:	a801      	add	r0, sp, #4
 8011894:	f7ff fcf1 	bl	801127a <__lo0bits>
 8011898:	9b01      	ldr	r3, [sp, #4]
 801189a:	6163      	str	r3, [r4, #20]
 801189c:	3020      	adds	r0, #32
 801189e:	2201      	movs	r2, #1
 80118a0:	e7e8      	b.n	8011874 <__d2b+0x64>
 80118a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80118a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80118aa:	6038      	str	r0, [r7, #0]
 80118ac:	6918      	ldr	r0, [r3, #16]
 80118ae:	f7ff fcc5 	bl	801123c <__hi0bits>
 80118b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80118b6:	e7e5      	b.n	8011884 <__d2b+0x74>
 80118b8:	08013302 	.word	0x08013302
 80118bc:	0801338a 	.word	0x0801338a

080118c0 <__ratio>:
 80118c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118c4:	b085      	sub	sp, #20
 80118c6:	e9cd 1000 	strd	r1, r0, [sp]
 80118ca:	a902      	add	r1, sp, #8
 80118cc:	f7ff ff56 	bl	801177c <__b2d>
 80118d0:	9800      	ldr	r0, [sp, #0]
 80118d2:	a903      	add	r1, sp, #12
 80118d4:	ec55 4b10 	vmov	r4, r5, d0
 80118d8:	f7ff ff50 	bl	801177c <__b2d>
 80118dc:	9b01      	ldr	r3, [sp, #4]
 80118de:	6919      	ldr	r1, [r3, #16]
 80118e0:	9b00      	ldr	r3, [sp, #0]
 80118e2:	691b      	ldr	r3, [r3, #16]
 80118e4:	1ac9      	subs	r1, r1, r3
 80118e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80118ea:	1a9b      	subs	r3, r3, r2
 80118ec:	ec5b ab10 	vmov	sl, fp, d0
 80118f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	bfce      	itee	gt
 80118f8:	462a      	movgt	r2, r5
 80118fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80118fe:	465a      	movle	r2, fp
 8011900:	462f      	mov	r7, r5
 8011902:	46d9      	mov	r9, fp
 8011904:	bfcc      	ite	gt
 8011906:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801190a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801190e:	464b      	mov	r3, r9
 8011910:	4652      	mov	r2, sl
 8011912:	4620      	mov	r0, r4
 8011914:	4639      	mov	r1, r7
 8011916:	f7ee ff99 	bl	800084c <__aeabi_ddiv>
 801191a:	ec41 0b10 	vmov	d0, r0, r1
 801191e:	b005      	add	sp, #20
 8011920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011924 <__copybits>:
 8011924:	3901      	subs	r1, #1
 8011926:	b570      	push	{r4, r5, r6, lr}
 8011928:	1149      	asrs	r1, r1, #5
 801192a:	6914      	ldr	r4, [r2, #16]
 801192c:	3101      	adds	r1, #1
 801192e:	f102 0314 	add.w	r3, r2, #20
 8011932:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011936:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801193a:	1f05      	subs	r5, r0, #4
 801193c:	42a3      	cmp	r3, r4
 801193e:	d30c      	bcc.n	801195a <__copybits+0x36>
 8011940:	1aa3      	subs	r3, r4, r2
 8011942:	3b11      	subs	r3, #17
 8011944:	f023 0303 	bic.w	r3, r3, #3
 8011948:	3211      	adds	r2, #17
 801194a:	42a2      	cmp	r2, r4
 801194c:	bf88      	it	hi
 801194e:	2300      	movhi	r3, #0
 8011950:	4418      	add	r0, r3
 8011952:	2300      	movs	r3, #0
 8011954:	4288      	cmp	r0, r1
 8011956:	d305      	bcc.n	8011964 <__copybits+0x40>
 8011958:	bd70      	pop	{r4, r5, r6, pc}
 801195a:	f853 6b04 	ldr.w	r6, [r3], #4
 801195e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011962:	e7eb      	b.n	801193c <__copybits+0x18>
 8011964:	f840 3b04 	str.w	r3, [r0], #4
 8011968:	e7f4      	b.n	8011954 <__copybits+0x30>

0801196a <__any_on>:
 801196a:	f100 0214 	add.w	r2, r0, #20
 801196e:	6900      	ldr	r0, [r0, #16]
 8011970:	114b      	asrs	r3, r1, #5
 8011972:	4298      	cmp	r0, r3
 8011974:	b510      	push	{r4, lr}
 8011976:	db11      	blt.n	801199c <__any_on+0x32>
 8011978:	dd0a      	ble.n	8011990 <__any_on+0x26>
 801197a:	f011 011f 	ands.w	r1, r1, #31
 801197e:	d007      	beq.n	8011990 <__any_on+0x26>
 8011980:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011984:	fa24 f001 	lsr.w	r0, r4, r1
 8011988:	fa00 f101 	lsl.w	r1, r0, r1
 801198c:	428c      	cmp	r4, r1
 801198e:	d10b      	bne.n	80119a8 <__any_on+0x3e>
 8011990:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011994:	4293      	cmp	r3, r2
 8011996:	d803      	bhi.n	80119a0 <__any_on+0x36>
 8011998:	2000      	movs	r0, #0
 801199a:	bd10      	pop	{r4, pc}
 801199c:	4603      	mov	r3, r0
 801199e:	e7f7      	b.n	8011990 <__any_on+0x26>
 80119a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80119a4:	2900      	cmp	r1, #0
 80119a6:	d0f5      	beq.n	8011994 <__any_on+0x2a>
 80119a8:	2001      	movs	r0, #1
 80119aa:	e7f6      	b.n	801199a <__any_on+0x30>

080119ac <__ascii_wctomb>:
 80119ac:	4603      	mov	r3, r0
 80119ae:	4608      	mov	r0, r1
 80119b0:	b141      	cbz	r1, 80119c4 <__ascii_wctomb+0x18>
 80119b2:	2aff      	cmp	r2, #255	@ 0xff
 80119b4:	d904      	bls.n	80119c0 <__ascii_wctomb+0x14>
 80119b6:	228a      	movs	r2, #138	@ 0x8a
 80119b8:	601a      	str	r2, [r3, #0]
 80119ba:	f04f 30ff 	mov.w	r0, #4294967295
 80119be:	4770      	bx	lr
 80119c0:	700a      	strb	r2, [r1, #0]
 80119c2:	2001      	movs	r0, #1
 80119c4:	4770      	bx	lr
	...

080119c8 <__sflush_r>:
 80119c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80119cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119d0:	0716      	lsls	r6, r2, #28
 80119d2:	4605      	mov	r5, r0
 80119d4:	460c      	mov	r4, r1
 80119d6:	d454      	bmi.n	8011a82 <__sflush_r+0xba>
 80119d8:	684b      	ldr	r3, [r1, #4]
 80119da:	2b00      	cmp	r3, #0
 80119dc:	dc02      	bgt.n	80119e4 <__sflush_r+0x1c>
 80119de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	dd48      	ble.n	8011a76 <__sflush_r+0xae>
 80119e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80119e6:	2e00      	cmp	r6, #0
 80119e8:	d045      	beq.n	8011a76 <__sflush_r+0xae>
 80119ea:	2300      	movs	r3, #0
 80119ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80119f0:	682f      	ldr	r7, [r5, #0]
 80119f2:	6a21      	ldr	r1, [r4, #32]
 80119f4:	602b      	str	r3, [r5, #0]
 80119f6:	d030      	beq.n	8011a5a <__sflush_r+0x92>
 80119f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80119fa:	89a3      	ldrh	r3, [r4, #12]
 80119fc:	0759      	lsls	r1, r3, #29
 80119fe:	d505      	bpl.n	8011a0c <__sflush_r+0x44>
 8011a00:	6863      	ldr	r3, [r4, #4]
 8011a02:	1ad2      	subs	r2, r2, r3
 8011a04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011a06:	b10b      	cbz	r3, 8011a0c <__sflush_r+0x44>
 8011a08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011a0a:	1ad2      	subs	r2, r2, r3
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011a10:	6a21      	ldr	r1, [r4, #32]
 8011a12:	4628      	mov	r0, r5
 8011a14:	47b0      	blx	r6
 8011a16:	1c43      	adds	r3, r0, #1
 8011a18:	89a3      	ldrh	r3, [r4, #12]
 8011a1a:	d106      	bne.n	8011a2a <__sflush_r+0x62>
 8011a1c:	6829      	ldr	r1, [r5, #0]
 8011a1e:	291d      	cmp	r1, #29
 8011a20:	d82b      	bhi.n	8011a7a <__sflush_r+0xb2>
 8011a22:	4a2a      	ldr	r2, [pc, #168]	@ (8011acc <__sflush_r+0x104>)
 8011a24:	40ca      	lsrs	r2, r1
 8011a26:	07d6      	lsls	r6, r2, #31
 8011a28:	d527      	bpl.n	8011a7a <__sflush_r+0xb2>
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	6062      	str	r2, [r4, #4]
 8011a2e:	04d9      	lsls	r1, r3, #19
 8011a30:	6922      	ldr	r2, [r4, #16]
 8011a32:	6022      	str	r2, [r4, #0]
 8011a34:	d504      	bpl.n	8011a40 <__sflush_r+0x78>
 8011a36:	1c42      	adds	r2, r0, #1
 8011a38:	d101      	bne.n	8011a3e <__sflush_r+0x76>
 8011a3a:	682b      	ldr	r3, [r5, #0]
 8011a3c:	b903      	cbnz	r3, 8011a40 <__sflush_r+0x78>
 8011a3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a42:	602f      	str	r7, [r5, #0]
 8011a44:	b1b9      	cbz	r1, 8011a76 <__sflush_r+0xae>
 8011a46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011a4a:	4299      	cmp	r1, r3
 8011a4c:	d002      	beq.n	8011a54 <__sflush_r+0x8c>
 8011a4e:	4628      	mov	r0, r5
 8011a50:	f7fe ff6c 	bl	801092c <_free_r>
 8011a54:	2300      	movs	r3, #0
 8011a56:	6363      	str	r3, [r4, #52]	@ 0x34
 8011a58:	e00d      	b.n	8011a76 <__sflush_r+0xae>
 8011a5a:	2301      	movs	r3, #1
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	47b0      	blx	r6
 8011a60:	4602      	mov	r2, r0
 8011a62:	1c50      	adds	r0, r2, #1
 8011a64:	d1c9      	bne.n	80119fa <__sflush_r+0x32>
 8011a66:	682b      	ldr	r3, [r5, #0]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d0c6      	beq.n	80119fa <__sflush_r+0x32>
 8011a6c:	2b1d      	cmp	r3, #29
 8011a6e:	d001      	beq.n	8011a74 <__sflush_r+0xac>
 8011a70:	2b16      	cmp	r3, #22
 8011a72:	d11e      	bne.n	8011ab2 <__sflush_r+0xea>
 8011a74:	602f      	str	r7, [r5, #0]
 8011a76:	2000      	movs	r0, #0
 8011a78:	e022      	b.n	8011ac0 <__sflush_r+0xf8>
 8011a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a7e:	b21b      	sxth	r3, r3
 8011a80:	e01b      	b.n	8011aba <__sflush_r+0xf2>
 8011a82:	690f      	ldr	r7, [r1, #16]
 8011a84:	2f00      	cmp	r7, #0
 8011a86:	d0f6      	beq.n	8011a76 <__sflush_r+0xae>
 8011a88:	0793      	lsls	r3, r2, #30
 8011a8a:	680e      	ldr	r6, [r1, #0]
 8011a8c:	bf08      	it	eq
 8011a8e:	694b      	ldreq	r3, [r1, #20]
 8011a90:	600f      	str	r7, [r1, #0]
 8011a92:	bf18      	it	ne
 8011a94:	2300      	movne	r3, #0
 8011a96:	eba6 0807 	sub.w	r8, r6, r7
 8011a9a:	608b      	str	r3, [r1, #8]
 8011a9c:	f1b8 0f00 	cmp.w	r8, #0
 8011aa0:	dde9      	ble.n	8011a76 <__sflush_r+0xae>
 8011aa2:	6a21      	ldr	r1, [r4, #32]
 8011aa4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011aa6:	4643      	mov	r3, r8
 8011aa8:	463a      	mov	r2, r7
 8011aaa:	4628      	mov	r0, r5
 8011aac:	47b0      	blx	r6
 8011aae:	2800      	cmp	r0, #0
 8011ab0:	dc08      	bgt.n	8011ac4 <__sflush_r+0xfc>
 8011ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011aba:	81a3      	strh	r3, [r4, #12]
 8011abc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ac4:	4407      	add	r7, r0
 8011ac6:	eba8 0800 	sub.w	r8, r8, r0
 8011aca:	e7e7      	b.n	8011a9c <__sflush_r+0xd4>
 8011acc:	20400001 	.word	0x20400001

08011ad0 <_fflush_r>:
 8011ad0:	b538      	push	{r3, r4, r5, lr}
 8011ad2:	690b      	ldr	r3, [r1, #16]
 8011ad4:	4605      	mov	r5, r0
 8011ad6:	460c      	mov	r4, r1
 8011ad8:	b913      	cbnz	r3, 8011ae0 <_fflush_r+0x10>
 8011ada:	2500      	movs	r5, #0
 8011adc:	4628      	mov	r0, r5
 8011ade:	bd38      	pop	{r3, r4, r5, pc}
 8011ae0:	b118      	cbz	r0, 8011aea <_fflush_r+0x1a>
 8011ae2:	6a03      	ldr	r3, [r0, #32]
 8011ae4:	b90b      	cbnz	r3, 8011aea <_fflush_r+0x1a>
 8011ae6:	f7fe fdeb 	bl	80106c0 <__sinit>
 8011aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d0f3      	beq.n	8011ada <_fflush_r+0xa>
 8011af2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011af4:	07d0      	lsls	r0, r2, #31
 8011af6:	d404      	bmi.n	8011b02 <_fflush_r+0x32>
 8011af8:	0599      	lsls	r1, r3, #22
 8011afa:	d402      	bmi.n	8011b02 <_fflush_r+0x32>
 8011afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011afe:	f7fe fef4 	bl	80108ea <__retarget_lock_acquire_recursive>
 8011b02:	4628      	mov	r0, r5
 8011b04:	4621      	mov	r1, r4
 8011b06:	f7ff ff5f 	bl	80119c8 <__sflush_r>
 8011b0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011b0c:	07da      	lsls	r2, r3, #31
 8011b0e:	4605      	mov	r5, r0
 8011b10:	d4e4      	bmi.n	8011adc <_fflush_r+0xc>
 8011b12:	89a3      	ldrh	r3, [r4, #12]
 8011b14:	059b      	lsls	r3, r3, #22
 8011b16:	d4e1      	bmi.n	8011adc <_fflush_r+0xc>
 8011b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b1a:	f7fe fee7 	bl	80108ec <__retarget_lock_release_recursive>
 8011b1e:	e7dd      	b.n	8011adc <_fflush_r+0xc>

08011b20 <__assert_func>:
 8011b20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b22:	4614      	mov	r4, r2
 8011b24:	461a      	mov	r2, r3
 8011b26:	4b09      	ldr	r3, [pc, #36]	@ (8011b4c <__assert_func+0x2c>)
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	4605      	mov	r5, r0
 8011b2c:	68d8      	ldr	r0, [r3, #12]
 8011b2e:	b14c      	cbz	r4, 8011b44 <__assert_func+0x24>
 8011b30:	4b07      	ldr	r3, [pc, #28]	@ (8011b50 <__assert_func+0x30>)
 8011b32:	9100      	str	r1, [sp, #0]
 8011b34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b38:	4906      	ldr	r1, [pc, #24]	@ (8011b54 <__assert_func+0x34>)
 8011b3a:	462b      	mov	r3, r5
 8011b3c:	f000 f822 	bl	8011b84 <fiprintf>
 8011b40:	f000 f832 	bl	8011ba8 <abort>
 8011b44:	4b04      	ldr	r3, [pc, #16]	@ (8011b58 <__assert_func+0x38>)
 8011b46:	461c      	mov	r4, r3
 8011b48:	e7f3      	b.n	8011b32 <__assert_func+0x12>
 8011b4a:	bf00      	nop
 8011b4c:	20000184 	.word	0x20000184
 8011b50:	080133e3 	.word	0x080133e3
 8011b54:	080133f0 	.word	0x080133f0
 8011b58:	0801341e 	.word	0x0801341e

08011b5c <_calloc_r>:
 8011b5c:	b570      	push	{r4, r5, r6, lr}
 8011b5e:	fba1 5402 	umull	r5, r4, r1, r2
 8011b62:	b934      	cbnz	r4, 8011b72 <_calloc_r+0x16>
 8011b64:	4629      	mov	r1, r5
 8011b66:	f7fd fe2b 	bl	800f7c0 <_malloc_r>
 8011b6a:	4606      	mov	r6, r0
 8011b6c:	b928      	cbnz	r0, 8011b7a <_calloc_r+0x1e>
 8011b6e:	4630      	mov	r0, r6
 8011b70:	bd70      	pop	{r4, r5, r6, pc}
 8011b72:	220c      	movs	r2, #12
 8011b74:	6002      	str	r2, [r0, #0]
 8011b76:	2600      	movs	r6, #0
 8011b78:	e7f9      	b.n	8011b6e <_calloc_r+0x12>
 8011b7a:	462a      	mov	r2, r5
 8011b7c:	4621      	mov	r1, r4
 8011b7e:	f7fe fe18 	bl	80107b2 <memset>
 8011b82:	e7f4      	b.n	8011b6e <_calloc_r+0x12>

08011b84 <fiprintf>:
 8011b84:	b40e      	push	{r1, r2, r3}
 8011b86:	b503      	push	{r0, r1, lr}
 8011b88:	4601      	mov	r1, r0
 8011b8a:	ab03      	add	r3, sp, #12
 8011b8c:	4805      	ldr	r0, [pc, #20]	@ (8011ba4 <fiprintf+0x20>)
 8011b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b92:	6800      	ldr	r0, [r0, #0]
 8011b94:	9301      	str	r3, [sp, #4]
 8011b96:	f000 f837 	bl	8011c08 <_vfiprintf_r>
 8011b9a:	b002      	add	sp, #8
 8011b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ba0:	b003      	add	sp, #12
 8011ba2:	4770      	bx	lr
 8011ba4:	20000184 	.word	0x20000184

08011ba8 <abort>:
 8011ba8:	b508      	push	{r3, lr}
 8011baa:	2006      	movs	r0, #6
 8011bac:	f000 fb8c 	bl	80122c8 <raise>
 8011bb0:	2001      	movs	r0, #1
 8011bb2:	f7ef fccd 	bl	8001550 <_exit>

08011bb6 <__sfputc_r>:
 8011bb6:	6893      	ldr	r3, [r2, #8]
 8011bb8:	3b01      	subs	r3, #1
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	b410      	push	{r4}
 8011bbe:	6093      	str	r3, [r2, #8]
 8011bc0:	da08      	bge.n	8011bd4 <__sfputc_r+0x1e>
 8011bc2:	6994      	ldr	r4, [r2, #24]
 8011bc4:	42a3      	cmp	r3, r4
 8011bc6:	db01      	blt.n	8011bcc <__sfputc_r+0x16>
 8011bc8:	290a      	cmp	r1, #10
 8011bca:	d103      	bne.n	8011bd4 <__sfputc_r+0x1e>
 8011bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011bd0:	f000 babe 	b.w	8012150 <__swbuf_r>
 8011bd4:	6813      	ldr	r3, [r2, #0]
 8011bd6:	1c58      	adds	r0, r3, #1
 8011bd8:	6010      	str	r0, [r2, #0]
 8011bda:	7019      	strb	r1, [r3, #0]
 8011bdc:	4608      	mov	r0, r1
 8011bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011be2:	4770      	bx	lr

08011be4 <__sfputs_r>:
 8011be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011be6:	4606      	mov	r6, r0
 8011be8:	460f      	mov	r7, r1
 8011bea:	4614      	mov	r4, r2
 8011bec:	18d5      	adds	r5, r2, r3
 8011bee:	42ac      	cmp	r4, r5
 8011bf0:	d101      	bne.n	8011bf6 <__sfputs_r+0x12>
 8011bf2:	2000      	movs	r0, #0
 8011bf4:	e007      	b.n	8011c06 <__sfputs_r+0x22>
 8011bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bfa:	463a      	mov	r2, r7
 8011bfc:	4630      	mov	r0, r6
 8011bfe:	f7ff ffda 	bl	8011bb6 <__sfputc_r>
 8011c02:	1c43      	adds	r3, r0, #1
 8011c04:	d1f3      	bne.n	8011bee <__sfputs_r+0xa>
 8011c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011c08 <_vfiprintf_r>:
 8011c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c0c:	460d      	mov	r5, r1
 8011c0e:	b09d      	sub	sp, #116	@ 0x74
 8011c10:	4614      	mov	r4, r2
 8011c12:	4698      	mov	r8, r3
 8011c14:	4606      	mov	r6, r0
 8011c16:	b118      	cbz	r0, 8011c20 <_vfiprintf_r+0x18>
 8011c18:	6a03      	ldr	r3, [r0, #32]
 8011c1a:	b90b      	cbnz	r3, 8011c20 <_vfiprintf_r+0x18>
 8011c1c:	f7fe fd50 	bl	80106c0 <__sinit>
 8011c20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c22:	07d9      	lsls	r1, r3, #31
 8011c24:	d405      	bmi.n	8011c32 <_vfiprintf_r+0x2a>
 8011c26:	89ab      	ldrh	r3, [r5, #12]
 8011c28:	059a      	lsls	r2, r3, #22
 8011c2a:	d402      	bmi.n	8011c32 <_vfiprintf_r+0x2a>
 8011c2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c2e:	f7fe fe5c 	bl	80108ea <__retarget_lock_acquire_recursive>
 8011c32:	89ab      	ldrh	r3, [r5, #12]
 8011c34:	071b      	lsls	r3, r3, #28
 8011c36:	d501      	bpl.n	8011c3c <_vfiprintf_r+0x34>
 8011c38:	692b      	ldr	r3, [r5, #16]
 8011c3a:	b99b      	cbnz	r3, 8011c64 <_vfiprintf_r+0x5c>
 8011c3c:	4629      	mov	r1, r5
 8011c3e:	4630      	mov	r0, r6
 8011c40:	f000 fac4 	bl	80121cc <__swsetup_r>
 8011c44:	b170      	cbz	r0, 8011c64 <_vfiprintf_r+0x5c>
 8011c46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c48:	07dc      	lsls	r4, r3, #31
 8011c4a:	d504      	bpl.n	8011c56 <_vfiprintf_r+0x4e>
 8011c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011c50:	b01d      	add	sp, #116	@ 0x74
 8011c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c56:	89ab      	ldrh	r3, [r5, #12]
 8011c58:	0598      	lsls	r0, r3, #22
 8011c5a:	d4f7      	bmi.n	8011c4c <_vfiprintf_r+0x44>
 8011c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c5e:	f7fe fe45 	bl	80108ec <__retarget_lock_release_recursive>
 8011c62:	e7f3      	b.n	8011c4c <_vfiprintf_r+0x44>
 8011c64:	2300      	movs	r3, #0
 8011c66:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c68:	2320      	movs	r3, #32
 8011c6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011c6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011c72:	2330      	movs	r3, #48	@ 0x30
 8011c74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011e24 <_vfiprintf_r+0x21c>
 8011c78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011c7c:	f04f 0901 	mov.w	r9, #1
 8011c80:	4623      	mov	r3, r4
 8011c82:	469a      	mov	sl, r3
 8011c84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c88:	b10a      	cbz	r2, 8011c8e <_vfiprintf_r+0x86>
 8011c8a:	2a25      	cmp	r2, #37	@ 0x25
 8011c8c:	d1f9      	bne.n	8011c82 <_vfiprintf_r+0x7a>
 8011c8e:	ebba 0b04 	subs.w	fp, sl, r4
 8011c92:	d00b      	beq.n	8011cac <_vfiprintf_r+0xa4>
 8011c94:	465b      	mov	r3, fp
 8011c96:	4622      	mov	r2, r4
 8011c98:	4629      	mov	r1, r5
 8011c9a:	4630      	mov	r0, r6
 8011c9c:	f7ff ffa2 	bl	8011be4 <__sfputs_r>
 8011ca0:	3001      	adds	r0, #1
 8011ca2:	f000 80a7 	beq.w	8011df4 <_vfiprintf_r+0x1ec>
 8011ca6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ca8:	445a      	add	r2, fp
 8011caa:	9209      	str	r2, [sp, #36]	@ 0x24
 8011cac:	f89a 3000 	ldrb.w	r3, [sl]
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	f000 809f 	beq.w	8011df4 <_vfiprintf_r+0x1ec>
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8011cbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011cc0:	f10a 0a01 	add.w	sl, sl, #1
 8011cc4:	9304      	str	r3, [sp, #16]
 8011cc6:	9307      	str	r3, [sp, #28]
 8011cc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011ccc:	931a      	str	r3, [sp, #104]	@ 0x68
 8011cce:	4654      	mov	r4, sl
 8011cd0:	2205      	movs	r2, #5
 8011cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cd6:	4853      	ldr	r0, [pc, #332]	@ (8011e24 <_vfiprintf_r+0x21c>)
 8011cd8:	f7ee fa82 	bl	80001e0 <memchr>
 8011cdc:	9a04      	ldr	r2, [sp, #16]
 8011cde:	b9d8      	cbnz	r0, 8011d18 <_vfiprintf_r+0x110>
 8011ce0:	06d1      	lsls	r1, r2, #27
 8011ce2:	bf44      	itt	mi
 8011ce4:	2320      	movmi	r3, #32
 8011ce6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011cea:	0713      	lsls	r3, r2, #28
 8011cec:	bf44      	itt	mi
 8011cee:	232b      	movmi	r3, #43	@ 0x2b
 8011cf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011cf4:	f89a 3000 	ldrb.w	r3, [sl]
 8011cf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8011cfa:	d015      	beq.n	8011d28 <_vfiprintf_r+0x120>
 8011cfc:	9a07      	ldr	r2, [sp, #28]
 8011cfe:	4654      	mov	r4, sl
 8011d00:	2000      	movs	r0, #0
 8011d02:	f04f 0c0a 	mov.w	ip, #10
 8011d06:	4621      	mov	r1, r4
 8011d08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d0c:	3b30      	subs	r3, #48	@ 0x30
 8011d0e:	2b09      	cmp	r3, #9
 8011d10:	d94b      	bls.n	8011daa <_vfiprintf_r+0x1a2>
 8011d12:	b1b0      	cbz	r0, 8011d42 <_vfiprintf_r+0x13a>
 8011d14:	9207      	str	r2, [sp, #28]
 8011d16:	e014      	b.n	8011d42 <_vfiprintf_r+0x13a>
 8011d18:	eba0 0308 	sub.w	r3, r0, r8
 8011d1c:	fa09 f303 	lsl.w	r3, r9, r3
 8011d20:	4313      	orrs	r3, r2
 8011d22:	9304      	str	r3, [sp, #16]
 8011d24:	46a2      	mov	sl, r4
 8011d26:	e7d2      	b.n	8011cce <_vfiprintf_r+0xc6>
 8011d28:	9b03      	ldr	r3, [sp, #12]
 8011d2a:	1d19      	adds	r1, r3, #4
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	9103      	str	r1, [sp, #12]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	bfbb      	ittet	lt
 8011d34:	425b      	neglt	r3, r3
 8011d36:	f042 0202 	orrlt.w	r2, r2, #2
 8011d3a:	9307      	strge	r3, [sp, #28]
 8011d3c:	9307      	strlt	r3, [sp, #28]
 8011d3e:	bfb8      	it	lt
 8011d40:	9204      	strlt	r2, [sp, #16]
 8011d42:	7823      	ldrb	r3, [r4, #0]
 8011d44:	2b2e      	cmp	r3, #46	@ 0x2e
 8011d46:	d10a      	bne.n	8011d5e <_vfiprintf_r+0x156>
 8011d48:	7863      	ldrb	r3, [r4, #1]
 8011d4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d4c:	d132      	bne.n	8011db4 <_vfiprintf_r+0x1ac>
 8011d4e:	9b03      	ldr	r3, [sp, #12]
 8011d50:	1d1a      	adds	r2, r3, #4
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	9203      	str	r2, [sp, #12]
 8011d56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011d5a:	3402      	adds	r4, #2
 8011d5c:	9305      	str	r3, [sp, #20]
 8011d5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011e34 <_vfiprintf_r+0x22c>
 8011d62:	7821      	ldrb	r1, [r4, #0]
 8011d64:	2203      	movs	r2, #3
 8011d66:	4650      	mov	r0, sl
 8011d68:	f7ee fa3a 	bl	80001e0 <memchr>
 8011d6c:	b138      	cbz	r0, 8011d7e <_vfiprintf_r+0x176>
 8011d6e:	9b04      	ldr	r3, [sp, #16]
 8011d70:	eba0 000a 	sub.w	r0, r0, sl
 8011d74:	2240      	movs	r2, #64	@ 0x40
 8011d76:	4082      	lsls	r2, r0
 8011d78:	4313      	orrs	r3, r2
 8011d7a:	3401      	adds	r4, #1
 8011d7c:	9304      	str	r3, [sp, #16]
 8011d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d82:	4829      	ldr	r0, [pc, #164]	@ (8011e28 <_vfiprintf_r+0x220>)
 8011d84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011d88:	2206      	movs	r2, #6
 8011d8a:	f7ee fa29 	bl	80001e0 <memchr>
 8011d8e:	2800      	cmp	r0, #0
 8011d90:	d03f      	beq.n	8011e12 <_vfiprintf_r+0x20a>
 8011d92:	4b26      	ldr	r3, [pc, #152]	@ (8011e2c <_vfiprintf_r+0x224>)
 8011d94:	bb1b      	cbnz	r3, 8011dde <_vfiprintf_r+0x1d6>
 8011d96:	9b03      	ldr	r3, [sp, #12]
 8011d98:	3307      	adds	r3, #7
 8011d9a:	f023 0307 	bic.w	r3, r3, #7
 8011d9e:	3308      	adds	r3, #8
 8011da0:	9303      	str	r3, [sp, #12]
 8011da2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011da4:	443b      	add	r3, r7
 8011da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011da8:	e76a      	b.n	8011c80 <_vfiprintf_r+0x78>
 8011daa:	fb0c 3202 	mla	r2, ip, r2, r3
 8011dae:	460c      	mov	r4, r1
 8011db0:	2001      	movs	r0, #1
 8011db2:	e7a8      	b.n	8011d06 <_vfiprintf_r+0xfe>
 8011db4:	2300      	movs	r3, #0
 8011db6:	3401      	adds	r4, #1
 8011db8:	9305      	str	r3, [sp, #20]
 8011dba:	4619      	mov	r1, r3
 8011dbc:	f04f 0c0a 	mov.w	ip, #10
 8011dc0:	4620      	mov	r0, r4
 8011dc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011dc6:	3a30      	subs	r2, #48	@ 0x30
 8011dc8:	2a09      	cmp	r2, #9
 8011dca:	d903      	bls.n	8011dd4 <_vfiprintf_r+0x1cc>
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d0c6      	beq.n	8011d5e <_vfiprintf_r+0x156>
 8011dd0:	9105      	str	r1, [sp, #20]
 8011dd2:	e7c4      	b.n	8011d5e <_vfiprintf_r+0x156>
 8011dd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8011dd8:	4604      	mov	r4, r0
 8011dda:	2301      	movs	r3, #1
 8011ddc:	e7f0      	b.n	8011dc0 <_vfiprintf_r+0x1b8>
 8011dde:	ab03      	add	r3, sp, #12
 8011de0:	9300      	str	r3, [sp, #0]
 8011de2:	462a      	mov	r2, r5
 8011de4:	4b12      	ldr	r3, [pc, #72]	@ (8011e30 <_vfiprintf_r+0x228>)
 8011de6:	a904      	add	r1, sp, #16
 8011de8:	4630      	mov	r0, r6
 8011dea:	f3af 8000 	nop.w
 8011dee:	4607      	mov	r7, r0
 8011df0:	1c78      	adds	r0, r7, #1
 8011df2:	d1d6      	bne.n	8011da2 <_vfiprintf_r+0x19a>
 8011df4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011df6:	07d9      	lsls	r1, r3, #31
 8011df8:	d405      	bmi.n	8011e06 <_vfiprintf_r+0x1fe>
 8011dfa:	89ab      	ldrh	r3, [r5, #12]
 8011dfc:	059a      	lsls	r2, r3, #22
 8011dfe:	d402      	bmi.n	8011e06 <_vfiprintf_r+0x1fe>
 8011e00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011e02:	f7fe fd73 	bl	80108ec <__retarget_lock_release_recursive>
 8011e06:	89ab      	ldrh	r3, [r5, #12]
 8011e08:	065b      	lsls	r3, r3, #25
 8011e0a:	f53f af1f 	bmi.w	8011c4c <_vfiprintf_r+0x44>
 8011e0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011e10:	e71e      	b.n	8011c50 <_vfiprintf_r+0x48>
 8011e12:	ab03      	add	r3, sp, #12
 8011e14:	9300      	str	r3, [sp, #0]
 8011e16:	462a      	mov	r2, r5
 8011e18:	4b05      	ldr	r3, [pc, #20]	@ (8011e30 <_vfiprintf_r+0x228>)
 8011e1a:	a904      	add	r1, sp, #16
 8011e1c:	4630      	mov	r0, r6
 8011e1e:	f000 f879 	bl	8011f14 <_printf_i>
 8011e22:	e7e4      	b.n	8011dee <_vfiprintf_r+0x1e6>
 8011e24:	0801341f 	.word	0x0801341f
 8011e28:	08013429 	.word	0x08013429
 8011e2c:	00000000 	.word	0x00000000
 8011e30:	08011be5 	.word	0x08011be5
 8011e34:	08013425 	.word	0x08013425

08011e38 <_printf_common>:
 8011e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e3c:	4616      	mov	r6, r2
 8011e3e:	4698      	mov	r8, r3
 8011e40:	688a      	ldr	r2, [r1, #8]
 8011e42:	690b      	ldr	r3, [r1, #16]
 8011e44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011e48:	4293      	cmp	r3, r2
 8011e4a:	bfb8      	it	lt
 8011e4c:	4613      	movlt	r3, r2
 8011e4e:	6033      	str	r3, [r6, #0]
 8011e50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011e54:	4607      	mov	r7, r0
 8011e56:	460c      	mov	r4, r1
 8011e58:	b10a      	cbz	r2, 8011e5e <_printf_common+0x26>
 8011e5a:	3301      	adds	r3, #1
 8011e5c:	6033      	str	r3, [r6, #0]
 8011e5e:	6823      	ldr	r3, [r4, #0]
 8011e60:	0699      	lsls	r1, r3, #26
 8011e62:	bf42      	ittt	mi
 8011e64:	6833      	ldrmi	r3, [r6, #0]
 8011e66:	3302      	addmi	r3, #2
 8011e68:	6033      	strmi	r3, [r6, #0]
 8011e6a:	6825      	ldr	r5, [r4, #0]
 8011e6c:	f015 0506 	ands.w	r5, r5, #6
 8011e70:	d106      	bne.n	8011e80 <_printf_common+0x48>
 8011e72:	f104 0a19 	add.w	sl, r4, #25
 8011e76:	68e3      	ldr	r3, [r4, #12]
 8011e78:	6832      	ldr	r2, [r6, #0]
 8011e7a:	1a9b      	subs	r3, r3, r2
 8011e7c:	42ab      	cmp	r3, r5
 8011e7e:	dc26      	bgt.n	8011ece <_printf_common+0x96>
 8011e80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011e84:	6822      	ldr	r2, [r4, #0]
 8011e86:	3b00      	subs	r3, #0
 8011e88:	bf18      	it	ne
 8011e8a:	2301      	movne	r3, #1
 8011e8c:	0692      	lsls	r2, r2, #26
 8011e8e:	d42b      	bmi.n	8011ee8 <_printf_common+0xb0>
 8011e90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011e94:	4641      	mov	r1, r8
 8011e96:	4638      	mov	r0, r7
 8011e98:	47c8      	blx	r9
 8011e9a:	3001      	adds	r0, #1
 8011e9c:	d01e      	beq.n	8011edc <_printf_common+0xa4>
 8011e9e:	6823      	ldr	r3, [r4, #0]
 8011ea0:	6922      	ldr	r2, [r4, #16]
 8011ea2:	f003 0306 	and.w	r3, r3, #6
 8011ea6:	2b04      	cmp	r3, #4
 8011ea8:	bf02      	ittt	eq
 8011eaa:	68e5      	ldreq	r5, [r4, #12]
 8011eac:	6833      	ldreq	r3, [r6, #0]
 8011eae:	1aed      	subeq	r5, r5, r3
 8011eb0:	68a3      	ldr	r3, [r4, #8]
 8011eb2:	bf0c      	ite	eq
 8011eb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011eb8:	2500      	movne	r5, #0
 8011eba:	4293      	cmp	r3, r2
 8011ebc:	bfc4      	itt	gt
 8011ebe:	1a9b      	subgt	r3, r3, r2
 8011ec0:	18ed      	addgt	r5, r5, r3
 8011ec2:	2600      	movs	r6, #0
 8011ec4:	341a      	adds	r4, #26
 8011ec6:	42b5      	cmp	r5, r6
 8011ec8:	d11a      	bne.n	8011f00 <_printf_common+0xc8>
 8011eca:	2000      	movs	r0, #0
 8011ecc:	e008      	b.n	8011ee0 <_printf_common+0xa8>
 8011ece:	2301      	movs	r3, #1
 8011ed0:	4652      	mov	r2, sl
 8011ed2:	4641      	mov	r1, r8
 8011ed4:	4638      	mov	r0, r7
 8011ed6:	47c8      	blx	r9
 8011ed8:	3001      	adds	r0, #1
 8011eda:	d103      	bne.n	8011ee4 <_printf_common+0xac>
 8011edc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ee4:	3501      	adds	r5, #1
 8011ee6:	e7c6      	b.n	8011e76 <_printf_common+0x3e>
 8011ee8:	18e1      	adds	r1, r4, r3
 8011eea:	1c5a      	adds	r2, r3, #1
 8011eec:	2030      	movs	r0, #48	@ 0x30
 8011eee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011ef2:	4422      	add	r2, r4
 8011ef4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011ef8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011efc:	3302      	adds	r3, #2
 8011efe:	e7c7      	b.n	8011e90 <_printf_common+0x58>
 8011f00:	2301      	movs	r3, #1
 8011f02:	4622      	mov	r2, r4
 8011f04:	4641      	mov	r1, r8
 8011f06:	4638      	mov	r0, r7
 8011f08:	47c8      	blx	r9
 8011f0a:	3001      	adds	r0, #1
 8011f0c:	d0e6      	beq.n	8011edc <_printf_common+0xa4>
 8011f0e:	3601      	adds	r6, #1
 8011f10:	e7d9      	b.n	8011ec6 <_printf_common+0x8e>
	...

08011f14 <_printf_i>:
 8011f14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011f18:	7e0f      	ldrb	r7, [r1, #24]
 8011f1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011f1c:	2f78      	cmp	r7, #120	@ 0x78
 8011f1e:	4691      	mov	r9, r2
 8011f20:	4680      	mov	r8, r0
 8011f22:	460c      	mov	r4, r1
 8011f24:	469a      	mov	sl, r3
 8011f26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011f2a:	d807      	bhi.n	8011f3c <_printf_i+0x28>
 8011f2c:	2f62      	cmp	r7, #98	@ 0x62
 8011f2e:	d80a      	bhi.n	8011f46 <_printf_i+0x32>
 8011f30:	2f00      	cmp	r7, #0
 8011f32:	f000 80d1 	beq.w	80120d8 <_printf_i+0x1c4>
 8011f36:	2f58      	cmp	r7, #88	@ 0x58
 8011f38:	f000 80b8 	beq.w	80120ac <_printf_i+0x198>
 8011f3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011f40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011f44:	e03a      	b.n	8011fbc <_printf_i+0xa8>
 8011f46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011f4a:	2b15      	cmp	r3, #21
 8011f4c:	d8f6      	bhi.n	8011f3c <_printf_i+0x28>
 8011f4e:	a101      	add	r1, pc, #4	@ (adr r1, 8011f54 <_printf_i+0x40>)
 8011f50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011f54:	08011fad 	.word	0x08011fad
 8011f58:	08011fc1 	.word	0x08011fc1
 8011f5c:	08011f3d 	.word	0x08011f3d
 8011f60:	08011f3d 	.word	0x08011f3d
 8011f64:	08011f3d 	.word	0x08011f3d
 8011f68:	08011f3d 	.word	0x08011f3d
 8011f6c:	08011fc1 	.word	0x08011fc1
 8011f70:	08011f3d 	.word	0x08011f3d
 8011f74:	08011f3d 	.word	0x08011f3d
 8011f78:	08011f3d 	.word	0x08011f3d
 8011f7c:	08011f3d 	.word	0x08011f3d
 8011f80:	080120bf 	.word	0x080120bf
 8011f84:	08011feb 	.word	0x08011feb
 8011f88:	08012079 	.word	0x08012079
 8011f8c:	08011f3d 	.word	0x08011f3d
 8011f90:	08011f3d 	.word	0x08011f3d
 8011f94:	080120e1 	.word	0x080120e1
 8011f98:	08011f3d 	.word	0x08011f3d
 8011f9c:	08011feb 	.word	0x08011feb
 8011fa0:	08011f3d 	.word	0x08011f3d
 8011fa4:	08011f3d 	.word	0x08011f3d
 8011fa8:	08012081 	.word	0x08012081
 8011fac:	6833      	ldr	r3, [r6, #0]
 8011fae:	1d1a      	adds	r2, r3, #4
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	6032      	str	r2, [r6, #0]
 8011fb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011fb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011fbc:	2301      	movs	r3, #1
 8011fbe:	e09c      	b.n	80120fa <_printf_i+0x1e6>
 8011fc0:	6833      	ldr	r3, [r6, #0]
 8011fc2:	6820      	ldr	r0, [r4, #0]
 8011fc4:	1d19      	adds	r1, r3, #4
 8011fc6:	6031      	str	r1, [r6, #0]
 8011fc8:	0606      	lsls	r6, r0, #24
 8011fca:	d501      	bpl.n	8011fd0 <_printf_i+0xbc>
 8011fcc:	681d      	ldr	r5, [r3, #0]
 8011fce:	e003      	b.n	8011fd8 <_printf_i+0xc4>
 8011fd0:	0645      	lsls	r5, r0, #25
 8011fd2:	d5fb      	bpl.n	8011fcc <_printf_i+0xb8>
 8011fd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011fd8:	2d00      	cmp	r5, #0
 8011fda:	da03      	bge.n	8011fe4 <_printf_i+0xd0>
 8011fdc:	232d      	movs	r3, #45	@ 0x2d
 8011fde:	426d      	negs	r5, r5
 8011fe0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011fe4:	4858      	ldr	r0, [pc, #352]	@ (8012148 <_printf_i+0x234>)
 8011fe6:	230a      	movs	r3, #10
 8011fe8:	e011      	b.n	801200e <_printf_i+0xfa>
 8011fea:	6821      	ldr	r1, [r4, #0]
 8011fec:	6833      	ldr	r3, [r6, #0]
 8011fee:	0608      	lsls	r0, r1, #24
 8011ff0:	f853 5b04 	ldr.w	r5, [r3], #4
 8011ff4:	d402      	bmi.n	8011ffc <_printf_i+0xe8>
 8011ff6:	0649      	lsls	r1, r1, #25
 8011ff8:	bf48      	it	mi
 8011ffa:	b2ad      	uxthmi	r5, r5
 8011ffc:	2f6f      	cmp	r7, #111	@ 0x6f
 8011ffe:	4852      	ldr	r0, [pc, #328]	@ (8012148 <_printf_i+0x234>)
 8012000:	6033      	str	r3, [r6, #0]
 8012002:	bf14      	ite	ne
 8012004:	230a      	movne	r3, #10
 8012006:	2308      	moveq	r3, #8
 8012008:	2100      	movs	r1, #0
 801200a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801200e:	6866      	ldr	r6, [r4, #4]
 8012010:	60a6      	str	r6, [r4, #8]
 8012012:	2e00      	cmp	r6, #0
 8012014:	db05      	blt.n	8012022 <_printf_i+0x10e>
 8012016:	6821      	ldr	r1, [r4, #0]
 8012018:	432e      	orrs	r6, r5
 801201a:	f021 0104 	bic.w	r1, r1, #4
 801201e:	6021      	str	r1, [r4, #0]
 8012020:	d04b      	beq.n	80120ba <_printf_i+0x1a6>
 8012022:	4616      	mov	r6, r2
 8012024:	fbb5 f1f3 	udiv	r1, r5, r3
 8012028:	fb03 5711 	mls	r7, r3, r1, r5
 801202c:	5dc7      	ldrb	r7, [r0, r7]
 801202e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012032:	462f      	mov	r7, r5
 8012034:	42bb      	cmp	r3, r7
 8012036:	460d      	mov	r5, r1
 8012038:	d9f4      	bls.n	8012024 <_printf_i+0x110>
 801203a:	2b08      	cmp	r3, #8
 801203c:	d10b      	bne.n	8012056 <_printf_i+0x142>
 801203e:	6823      	ldr	r3, [r4, #0]
 8012040:	07df      	lsls	r7, r3, #31
 8012042:	d508      	bpl.n	8012056 <_printf_i+0x142>
 8012044:	6923      	ldr	r3, [r4, #16]
 8012046:	6861      	ldr	r1, [r4, #4]
 8012048:	4299      	cmp	r1, r3
 801204a:	bfde      	ittt	le
 801204c:	2330      	movle	r3, #48	@ 0x30
 801204e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012052:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012056:	1b92      	subs	r2, r2, r6
 8012058:	6122      	str	r2, [r4, #16]
 801205a:	f8cd a000 	str.w	sl, [sp]
 801205e:	464b      	mov	r3, r9
 8012060:	aa03      	add	r2, sp, #12
 8012062:	4621      	mov	r1, r4
 8012064:	4640      	mov	r0, r8
 8012066:	f7ff fee7 	bl	8011e38 <_printf_common>
 801206a:	3001      	adds	r0, #1
 801206c:	d14a      	bne.n	8012104 <_printf_i+0x1f0>
 801206e:	f04f 30ff 	mov.w	r0, #4294967295
 8012072:	b004      	add	sp, #16
 8012074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012078:	6823      	ldr	r3, [r4, #0]
 801207a:	f043 0320 	orr.w	r3, r3, #32
 801207e:	6023      	str	r3, [r4, #0]
 8012080:	4832      	ldr	r0, [pc, #200]	@ (801214c <_printf_i+0x238>)
 8012082:	2778      	movs	r7, #120	@ 0x78
 8012084:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012088:	6823      	ldr	r3, [r4, #0]
 801208a:	6831      	ldr	r1, [r6, #0]
 801208c:	061f      	lsls	r7, r3, #24
 801208e:	f851 5b04 	ldr.w	r5, [r1], #4
 8012092:	d402      	bmi.n	801209a <_printf_i+0x186>
 8012094:	065f      	lsls	r7, r3, #25
 8012096:	bf48      	it	mi
 8012098:	b2ad      	uxthmi	r5, r5
 801209a:	6031      	str	r1, [r6, #0]
 801209c:	07d9      	lsls	r1, r3, #31
 801209e:	bf44      	itt	mi
 80120a0:	f043 0320 	orrmi.w	r3, r3, #32
 80120a4:	6023      	strmi	r3, [r4, #0]
 80120a6:	b11d      	cbz	r5, 80120b0 <_printf_i+0x19c>
 80120a8:	2310      	movs	r3, #16
 80120aa:	e7ad      	b.n	8012008 <_printf_i+0xf4>
 80120ac:	4826      	ldr	r0, [pc, #152]	@ (8012148 <_printf_i+0x234>)
 80120ae:	e7e9      	b.n	8012084 <_printf_i+0x170>
 80120b0:	6823      	ldr	r3, [r4, #0]
 80120b2:	f023 0320 	bic.w	r3, r3, #32
 80120b6:	6023      	str	r3, [r4, #0]
 80120b8:	e7f6      	b.n	80120a8 <_printf_i+0x194>
 80120ba:	4616      	mov	r6, r2
 80120bc:	e7bd      	b.n	801203a <_printf_i+0x126>
 80120be:	6833      	ldr	r3, [r6, #0]
 80120c0:	6825      	ldr	r5, [r4, #0]
 80120c2:	6961      	ldr	r1, [r4, #20]
 80120c4:	1d18      	adds	r0, r3, #4
 80120c6:	6030      	str	r0, [r6, #0]
 80120c8:	062e      	lsls	r6, r5, #24
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	d501      	bpl.n	80120d2 <_printf_i+0x1be>
 80120ce:	6019      	str	r1, [r3, #0]
 80120d0:	e002      	b.n	80120d8 <_printf_i+0x1c4>
 80120d2:	0668      	lsls	r0, r5, #25
 80120d4:	d5fb      	bpl.n	80120ce <_printf_i+0x1ba>
 80120d6:	8019      	strh	r1, [r3, #0]
 80120d8:	2300      	movs	r3, #0
 80120da:	6123      	str	r3, [r4, #16]
 80120dc:	4616      	mov	r6, r2
 80120de:	e7bc      	b.n	801205a <_printf_i+0x146>
 80120e0:	6833      	ldr	r3, [r6, #0]
 80120e2:	1d1a      	adds	r2, r3, #4
 80120e4:	6032      	str	r2, [r6, #0]
 80120e6:	681e      	ldr	r6, [r3, #0]
 80120e8:	6862      	ldr	r2, [r4, #4]
 80120ea:	2100      	movs	r1, #0
 80120ec:	4630      	mov	r0, r6
 80120ee:	f7ee f877 	bl	80001e0 <memchr>
 80120f2:	b108      	cbz	r0, 80120f8 <_printf_i+0x1e4>
 80120f4:	1b80      	subs	r0, r0, r6
 80120f6:	6060      	str	r0, [r4, #4]
 80120f8:	6863      	ldr	r3, [r4, #4]
 80120fa:	6123      	str	r3, [r4, #16]
 80120fc:	2300      	movs	r3, #0
 80120fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012102:	e7aa      	b.n	801205a <_printf_i+0x146>
 8012104:	6923      	ldr	r3, [r4, #16]
 8012106:	4632      	mov	r2, r6
 8012108:	4649      	mov	r1, r9
 801210a:	4640      	mov	r0, r8
 801210c:	47d0      	blx	sl
 801210e:	3001      	adds	r0, #1
 8012110:	d0ad      	beq.n	801206e <_printf_i+0x15a>
 8012112:	6823      	ldr	r3, [r4, #0]
 8012114:	079b      	lsls	r3, r3, #30
 8012116:	d413      	bmi.n	8012140 <_printf_i+0x22c>
 8012118:	68e0      	ldr	r0, [r4, #12]
 801211a:	9b03      	ldr	r3, [sp, #12]
 801211c:	4298      	cmp	r0, r3
 801211e:	bfb8      	it	lt
 8012120:	4618      	movlt	r0, r3
 8012122:	e7a6      	b.n	8012072 <_printf_i+0x15e>
 8012124:	2301      	movs	r3, #1
 8012126:	4632      	mov	r2, r6
 8012128:	4649      	mov	r1, r9
 801212a:	4640      	mov	r0, r8
 801212c:	47d0      	blx	sl
 801212e:	3001      	adds	r0, #1
 8012130:	d09d      	beq.n	801206e <_printf_i+0x15a>
 8012132:	3501      	adds	r5, #1
 8012134:	68e3      	ldr	r3, [r4, #12]
 8012136:	9903      	ldr	r1, [sp, #12]
 8012138:	1a5b      	subs	r3, r3, r1
 801213a:	42ab      	cmp	r3, r5
 801213c:	dcf2      	bgt.n	8012124 <_printf_i+0x210>
 801213e:	e7eb      	b.n	8012118 <_printf_i+0x204>
 8012140:	2500      	movs	r5, #0
 8012142:	f104 0619 	add.w	r6, r4, #25
 8012146:	e7f5      	b.n	8012134 <_printf_i+0x220>
 8012148:	08013430 	.word	0x08013430
 801214c:	08013441 	.word	0x08013441

08012150 <__swbuf_r>:
 8012150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012152:	460e      	mov	r6, r1
 8012154:	4614      	mov	r4, r2
 8012156:	4605      	mov	r5, r0
 8012158:	b118      	cbz	r0, 8012162 <__swbuf_r+0x12>
 801215a:	6a03      	ldr	r3, [r0, #32]
 801215c:	b90b      	cbnz	r3, 8012162 <__swbuf_r+0x12>
 801215e:	f7fe faaf 	bl	80106c0 <__sinit>
 8012162:	69a3      	ldr	r3, [r4, #24]
 8012164:	60a3      	str	r3, [r4, #8]
 8012166:	89a3      	ldrh	r3, [r4, #12]
 8012168:	071a      	lsls	r2, r3, #28
 801216a:	d501      	bpl.n	8012170 <__swbuf_r+0x20>
 801216c:	6923      	ldr	r3, [r4, #16]
 801216e:	b943      	cbnz	r3, 8012182 <__swbuf_r+0x32>
 8012170:	4621      	mov	r1, r4
 8012172:	4628      	mov	r0, r5
 8012174:	f000 f82a 	bl	80121cc <__swsetup_r>
 8012178:	b118      	cbz	r0, 8012182 <__swbuf_r+0x32>
 801217a:	f04f 37ff 	mov.w	r7, #4294967295
 801217e:	4638      	mov	r0, r7
 8012180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012182:	6823      	ldr	r3, [r4, #0]
 8012184:	6922      	ldr	r2, [r4, #16]
 8012186:	1a98      	subs	r0, r3, r2
 8012188:	6963      	ldr	r3, [r4, #20]
 801218a:	b2f6      	uxtb	r6, r6
 801218c:	4283      	cmp	r3, r0
 801218e:	4637      	mov	r7, r6
 8012190:	dc05      	bgt.n	801219e <__swbuf_r+0x4e>
 8012192:	4621      	mov	r1, r4
 8012194:	4628      	mov	r0, r5
 8012196:	f7ff fc9b 	bl	8011ad0 <_fflush_r>
 801219a:	2800      	cmp	r0, #0
 801219c:	d1ed      	bne.n	801217a <__swbuf_r+0x2a>
 801219e:	68a3      	ldr	r3, [r4, #8]
 80121a0:	3b01      	subs	r3, #1
 80121a2:	60a3      	str	r3, [r4, #8]
 80121a4:	6823      	ldr	r3, [r4, #0]
 80121a6:	1c5a      	adds	r2, r3, #1
 80121a8:	6022      	str	r2, [r4, #0]
 80121aa:	701e      	strb	r6, [r3, #0]
 80121ac:	6962      	ldr	r2, [r4, #20]
 80121ae:	1c43      	adds	r3, r0, #1
 80121b0:	429a      	cmp	r2, r3
 80121b2:	d004      	beq.n	80121be <__swbuf_r+0x6e>
 80121b4:	89a3      	ldrh	r3, [r4, #12]
 80121b6:	07db      	lsls	r3, r3, #31
 80121b8:	d5e1      	bpl.n	801217e <__swbuf_r+0x2e>
 80121ba:	2e0a      	cmp	r6, #10
 80121bc:	d1df      	bne.n	801217e <__swbuf_r+0x2e>
 80121be:	4621      	mov	r1, r4
 80121c0:	4628      	mov	r0, r5
 80121c2:	f7ff fc85 	bl	8011ad0 <_fflush_r>
 80121c6:	2800      	cmp	r0, #0
 80121c8:	d0d9      	beq.n	801217e <__swbuf_r+0x2e>
 80121ca:	e7d6      	b.n	801217a <__swbuf_r+0x2a>

080121cc <__swsetup_r>:
 80121cc:	b538      	push	{r3, r4, r5, lr}
 80121ce:	4b29      	ldr	r3, [pc, #164]	@ (8012274 <__swsetup_r+0xa8>)
 80121d0:	4605      	mov	r5, r0
 80121d2:	6818      	ldr	r0, [r3, #0]
 80121d4:	460c      	mov	r4, r1
 80121d6:	b118      	cbz	r0, 80121e0 <__swsetup_r+0x14>
 80121d8:	6a03      	ldr	r3, [r0, #32]
 80121da:	b90b      	cbnz	r3, 80121e0 <__swsetup_r+0x14>
 80121dc:	f7fe fa70 	bl	80106c0 <__sinit>
 80121e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121e4:	0719      	lsls	r1, r3, #28
 80121e6:	d422      	bmi.n	801222e <__swsetup_r+0x62>
 80121e8:	06da      	lsls	r2, r3, #27
 80121ea:	d407      	bmi.n	80121fc <__swsetup_r+0x30>
 80121ec:	2209      	movs	r2, #9
 80121ee:	602a      	str	r2, [r5, #0]
 80121f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121f4:	81a3      	strh	r3, [r4, #12]
 80121f6:	f04f 30ff 	mov.w	r0, #4294967295
 80121fa:	e033      	b.n	8012264 <__swsetup_r+0x98>
 80121fc:	0758      	lsls	r0, r3, #29
 80121fe:	d512      	bpl.n	8012226 <__swsetup_r+0x5a>
 8012200:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012202:	b141      	cbz	r1, 8012216 <__swsetup_r+0x4a>
 8012204:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012208:	4299      	cmp	r1, r3
 801220a:	d002      	beq.n	8012212 <__swsetup_r+0x46>
 801220c:	4628      	mov	r0, r5
 801220e:	f7fe fb8d 	bl	801092c <_free_r>
 8012212:	2300      	movs	r3, #0
 8012214:	6363      	str	r3, [r4, #52]	@ 0x34
 8012216:	89a3      	ldrh	r3, [r4, #12]
 8012218:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801221c:	81a3      	strh	r3, [r4, #12]
 801221e:	2300      	movs	r3, #0
 8012220:	6063      	str	r3, [r4, #4]
 8012222:	6923      	ldr	r3, [r4, #16]
 8012224:	6023      	str	r3, [r4, #0]
 8012226:	89a3      	ldrh	r3, [r4, #12]
 8012228:	f043 0308 	orr.w	r3, r3, #8
 801222c:	81a3      	strh	r3, [r4, #12]
 801222e:	6923      	ldr	r3, [r4, #16]
 8012230:	b94b      	cbnz	r3, 8012246 <__swsetup_r+0x7a>
 8012232:	89a3      	ldrh	r3, [r4, #12]
 8012234:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801223c:	d003      	beq.n	8012246 <__swsetup_r+0x7a>
 801223e:	4621      	mov	r1, r4
 8012240:	4628      	mov	r0, r5
 8012242:	f000 f883 	bl	801234c <__smakebuf_r>
 8012246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801224a:	f013 0201 	ands.w	r2, r3, #1
 801224e:	d00a      	beq.n	8012266 <__swsetup_r+0x9a>
 8012250:	2200      	movs	r2, #0
 8012252:	60a2      	str	r2, [r4, #8]
 8012254:	6962      	ldr	r2, [r4, #20]
 8012256:	4252      	negs	r2, r2
 8012258:	61a2      	str	r2, [r4, #24]
 801225a:	6922      	ldr	r2, [r4, #16]
 801225c:	b942      	cbnz	r2, 8012270 <__swsetup_r+0xa4>
 801225e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012262:	d1c5      	bne.n	80121f0 <__swsetup_r+0x24>
 8012264:	bd38      	pop	{r3, r4, r5, pc}
 8012266:	0799      	lsls	r1, r3, #30
 8012268:	bf58      	it	pl
 801226a:	6962      	ldrpl	r2, [r4, #20]
 801226c:	60a2      	str	r2, [r4, #8]
 801226e:	e7f4      	b.n	801225a <__swsetup_r+0x8e>
 8012270:	2000      	movs	r0, #0
 8012272:	e7f7      	b.n	8012264 <__swsetup_r+0x98>
 8012274:	20000184 	.word	0x20000184

08012278 <_raise_r>:
 8012278:	291f      	cmp	r1, #31
 801227a:	b538      	push	{r3, r4, r5, lr}
 801227c:	4605      	mov	r5, r0
 801227e:	460c      	mov	r4, r1
 8012280:	d904      	bls.n	801228c <_raise_r+0x14>
 8012282:	2316      	movs	r3, #22
 8012284:	6003      	str	r3, [r0, #0]
 8012286:	f04f 30ff 	mov.w	r0, #4294967295
 801228a:	bd38      	pop	{r3, r4, r5, pc}
 801228c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801228e:	b112      	cbz	r2, 8012296 <_raise_r+0x1e>
 8012290:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012294:	b94b      	cbnz	r3, 80122aa <_raise_r+0x32>
 8012296:	4628      	mov	r0, r5
 8012298:	f000 f830 	bl	80122fc <_getpid_r>
 801229c:	4622      	mov	r2, r4
 801229e:	4601      	mov	r1, r0
 80122a0:	4628      	mov	r0, r5
 80122a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122a6:	f000 b817 	b.w	80122d8 <_kill_r>
 80122aa:	2b01      	cmp	r3, #1
 80122ac:	d00a      	beq.n	80122c4 <_raise_r+0x4c>
 80122ae:	1c59      	adds	r1, r3, #1
 80122b0:	d103      	bne.n	80122ba <_raise_r+0x42>
 80122b2:	2316      	movs	r3, #22
 80122b4:	6003      	str	r3, [r0, #0]
 80122b6:	2001      	movs	r0, #1
 80122b8:	e7e7      	b.n	801228a <_raise_r+0x12>
 80122ba:	2100      	movs	r1, #0
 80122bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80122c0:	4620      	mov	r0, r4
 80122c2:	4798      	blx	r3
 80122c4:	2000      	movs	r0, #0
 80122c6:	e7e0      	b.n	801228a <_raise_r+0x12>

080122c8 <raise>:
 80122c8:	4b02      	ldr	r3, [pc, #8]	@ (80122d4 <raise+0xc>)
 80122ca:	4601      	mov	r1, r0
 80122cc:	6818      	ldr	r0, [r3, #0]
 80122ce:	f7ff bfd3 	b.w	8012278 <_raise_r>
 80122d2:	bf00      	nop
 80122d4:	20000184 	.word	0x20000184

080122d8 <_kill_r>:
 80122d8:	b538      	push	{r3, r4, r5, lr}
 80122da:	4d07      	ldr	r5, [pc, #28]	@ (80122f8 <_kill_r+0x20>)
 80122dc:	2300      	movs	r3, #0
 80122de:	4604      	mov	r4, r0
 80122e0:	4608      	mov	r0, r1
 80122e2:	4611      	mov	r1, r2
 80122e4:	602b      	str	r3, [r5, #0]
 80122e6:	f7ef f923 	bl	8001530 <_kill>
 80122ea:	1c43      	adds	r3, r0, #1
 80122ec:	d102      	bne.n	80122f4 <_kill_r+0x1c>
 80122ee:	682b      	ldr	r3, [r5, #0]
 80122f0:	b103      	cbz	r3, 80122f4 <_kill_r+0x1c>
 80122f2:	6023      	str	r3, [r4, #0]
 80122f4:	bd38      	pop	{r3, r4, r5, pc}
 80122f6:	bf00      	nop
 80122f8:	20000694 	.word	0x20000694

080122fc <_getpid_r>:
 80122fc:	f7ef b910 	b.w	8001520 <_getpid>

08012300 <__swhatbuf_r>:
 8012300:	b570      	push	{r4, r5, r6, lr}
 8012302:	460c      	mov	r4, r1
 8012304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012308:	2900      	cmp	r1, #0
 801230a:	b096      	sub	sp, #88	@ 0x58
 801230c:	4615      	mov	r5, r2
 801230e:	461e      	mov	r6, r3
 8012310:	da0d      	bge.n	801232e <__swhatbuf_r+0x2e>
 8012312:	89a3      	ldrh	r3, [r4, #12]
 8012314:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012318:	f04f 0100 	mov.w	r1, #0
 801231c:	bf14      	ite	ne
 801231e:	2340      	movne	r3, #64	@ 0x40
 8012320:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012324:	2000      	movs	r0, #0
 8012326:	6031      	str	r1, [r6, #0]
 8012328:	602b      	str	r3, [r5, #0]
 801232a:	b016      	add	sp, #88	@ 0x58
 801232c:	bd70      	pop	{r4, r5, r6, pc}
 801232e:	466a      	mov	r2, sp
 8012330:	f000 f848 	bl	80123c4 <_fstat_r>
 8012334:	2800      	cmp	r0, #0
 8012336:	dbec      	blt.n	8012312 <__swhatbuf_r+0x12>
 8012338:	9901      	ldr	r1, [sp, #4]
 801233a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801233e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012342:	4259      	negs	r1, r3
 8012344:	4159      	adcs	r1, r3
 8012346:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801234a:	e7eb      	b.n	8012324 <__swhatbuf_r+0x24>

0801234c <__smakebuf_r>:
 801234c:	898b      	ldrh	r3, [r1, #12]
 801234e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012350:	079d      	lsls	r5, r3, #30
 8012352:	4606      	mov	r6, r0
 8012354:	460c      	mov	r4, r1
 8012356:	d507      	bpl.n	8012368 <__smakebuf_r+0x1c>
 8012358:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801235c:	6023      	str	r3, [r4, #0]
 801235e:	6123      	str	r3, [r4, #16]
 8012360:	2301      	movs	r3, #1
 8012362:	6163      	str	r3, [r4, #20]
 8012364:	b003      	add	sp, #12
 8012366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012368:	ab01      	add	r3, sp, #4
 801236a:	466a      	mov	r2, sp
 801236c:	f7ff ffc8 	bl	8012300 <__swhatbuf_r>
 8012370:	9f00      	ldr	r7, [sp, #0]
 8012372:	4605      	mov	r5, r0
 8012374:	4639      	mov	r1, r7
 8012376:	4630      	mov	r0, r6
 8012378:	f7fd fa22 	bl	800f7c0 <_malloc_r>
 801237c:	b948      	cbnz	r0, 8012392 <__smakebuf_r+0x46>
 801237e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012382:	059a      	lsls	r2, r3, #22
 8012384:	d4ee      	bmi.n	8012364 <__smakebuf_r+0x18>
 8012386:	f023 0303 	bic.w	r3, r3, #3
 801238a:	f043 0302 	orr.w	r3, r3, #2
 801238e:	81a3      	strh	r3, [r4, #12]
 8012390:	e7e2      	b.n	8012358 <__smakebuf_r+0xc>
 8012392:	89a3      	ldrh	r3, [r4, #12]
 8012394:	6020      	str	r0, [r4, #0]
 8012396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801239a:	81a3      	strh	r3, [r4, #12]
 801239c:	9b01      	ldr	r3, [sp, #4]
 801239e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80123a2:	b15b      	cbz	r3, 80123bc <__smakebuf_r+0x70>
 80123a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80123a8:	4630      	mov	r0, r6
 80123aa:	f000 f81d 	bl	80123e8 <_isatty_r>
 80123ae:	b128      	cbz	r0, 80123bc <__smakebuf_r+0x70>
 80123b0:	89a3      	ldrh	r3, [r4, #12]
 80123b2:	f023 0303 	bic.w	r3, r3, #3
 80123b6:	f043 0301 	orr.w	r3, r3, #1
 80123ba:	81a3      	strh	r3, [r4, #12]
 80123bc:	89a3      	ldrh	r3, [r4, #12]
 80123be:	431d      	orrs	r5, r3
 80123c0:	81a5      	strh	r5, [r4, #12]
 80123c2:	e7cf      	b.n	8012364 <__smakebuf_r+0x18>

080123c4 <_fstat_r>:
 80123c4:	b538      	push	{r3, r4, r5, lr}
 80123c6:	4d07      	ldr	r5, [pc, #28]	@ (80123e4 <_fstat_r+0x20>)
 80123c8:	2300      	movs	r3, #0
 80123ca:	4604      	mov	r4, r0
 80123cc:	4608      	mov	r0, r1
 80123ce:	4611      	mov	r1, r2
 80123d0:	602b      	str	r3, [r5, #0]
 80123d2:	f7ef f90d 	bl	80015f0 <_fstat>
 80123d6:	1c43      	adds	r3, r0, #1
 80123d8:	d102      	bne.n	80123e0 <_fstat_r+0x1c>
 80123da:	682b      	ldr	r3, [r5, #0]
 80123dc:	b103      	cbz	r3, 80123e0 <_fstat_r+0x1c>
 80123de:	6023      	str	r3, [r4, #0]
 80123e0:	bd38      	pop	{r3, r4, r5, pc}
 80123e2:	bf00      	nop
 80123e4:	20000694 	.word	0x20000694

080123e8 <_isatty_r>:
 80123e8:	b538      	push	{r3, r4, r5, lr}
 80123ea:	4d06      	ldr	r5, [pc, #24]	@ (8012404 <_isatty_r+0x1c>)
 80123ec:	2300      	movs	r3, #0
 80123ee:	4604      	mov	r4, r0
 80123f0:	4608      	mov	r0, r1
 80123f2:	602b      	str	r3, [r5, #0]
 80123f4:	f7ef f90c 	bl	8001610 <_isatty>
 80123f8:	1c43      	adds	r3, r0, #1
 80123fa:	d102      	bne.n	8012402 <_isatty_r+0x1a>
 80123fc:	682b      	ldr	r3, [r5, #0]
 80123fe:	b103      	cbz	r3, 8012402 <_isatty_r+0x1a>
 8012400:	6023      	str	r3, [r4, #0]
 8012402:	bd38      	pop	{r3, r4, r5, pc}
 8012404:	20000694 	.word	0x20000694

08012408 <atan2f>:
 8012408:	f000 b986 	b.w	8012718 <__ieee754_atan2f>

0801240c <sqrtf>:
 801240c:	b508      	push	{r3, lr}
 801240e:	ed2d 8b02 	vpush	{d8}
 8012412:	eeb0 8a40 	vmov.f32	s16, s0
 8012416:	f000 f8db 	bl	80125d0 <__ieee754_sqrtf>
 801241a:	eeb4 8a48 	vcmp.f32	s16, s16
 801241e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012422:	d60c      	bvs.n	801243e <sqrtf+0x32>
 8012424:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8012444 <sqrtf+0x38>
 8012428:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801242c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012430:	d505      	bpl.n	801243e <sqrtf+0x32>
 8012432:	f7fe fa2f 	bl	8010894 <__errno>
 8012436:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801243a:	2321      	movs	r3, #33	@ 0x21
 801243c:	6003      	str	r3, [r0, #0]
 801243e:	ecbd 8b02 	vpop	{d8}
 8012442:	bd08      	pop	{r3, pc}
 8012444:	00000000 	.word	0x00000000

08012448 <cosf>:
 8012448:	ee10 3a10 	vmov	r3, s0
 801244c:	b507      	push	{r0, r1, r2, lr}
 801244e:	4a1e      	ldr	r2, [pc, #120]	@ (80124c8 <cosf+0x80>)
 8012450:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012454:	4293      	cmp	r3, r2
 8012456:	d806      	bhi.n	8012466 <cosf+0x1e>
 8012458:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80124cc <cosf+0x84>
 801245c:	b003      	add	sp, #12
 801245e:	f85d eb04 	ldr.w	lr, [sp], #4
 8012462:	f000 b8b9 	b.w	80125d8 <__kernel_cosf>
 8012466:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801246a:	d304      	bcc.n	8012476 <cosf+0x2e>
 801246c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012470:	b003      	add	sp, #12
 8012472:	f85d fb04 	ldr.w	pc, [sp], #4
 8012476:	4668      	mov	r0, sp
 8012478:	f000 f9ee 	bl	8012858 <__ieee754_rem_pio2f>
 801247c:	f000 0003 	and.w	r0, r0, #3
 8012480:	2801      	cmp	r0, #1
 8012482:	d009      	beq.n	8012498 <cosf+0x50>
 8012484:	2802      	cmp	r0, #2
 8012486:	d010      	beq.n	80124aa <cosf+0x62>
 8012488:	b9b0      	cbnz	r0, 80124b8 <cosf+0x70>
 801248a:	eddd 0a01 	vldr	s1, [sp, #4]
 801248e:	ed9d 0a00 	vldr	s0, [sp]
 8012492:	f000 f8a1 	bl	80125d8 <__kernel_cosf>
 8012496:	e7eb      	b.n	8012470 <cosf+0x28>
 8012498:	eddd 0a01 	vldr	s1, [sp, #4]
 801249c:	ed9d 0a00 	vldr	s0, [sp]
 80124a0:	f000 f8f2 	bl	8012688 <__kernel_sinf>
 80124a4:	eeb1 0a40 	vneg.f32	s0, s0
 80124a8:	e7e2      	b.n	8012470 <cosf+0x28>
 80124aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80124ae:	ed9d 0a00 	vldr	s0, [sp]
 80124b2:	f000 f891 	bl	80125d8 <__kernel_cosf>
 80124b6:	e7f5      	b.n	80124a4 <cosf+0x5c>
 80124b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80124bc:	ed9d 0a00 	vldr	s0, [sp]
 80124c0:	2001      	movs	r0, #1
 80124c2:	f000 f8e1 	bl	8012688 <__kernel_sinf>
 80124c6:	e7d3      	b.n	8012470 <cosf+0x28>
 80124c8:	3f490fd8 	.word	0x3f490fd8
 80124cc:	00000000 	.word	0x00000000

080124d0 <sinf>:
 80124d0:	ee10 3a10 	vmov	r3, s0
 80124d4:	b507      	push	{r0, r1, r2, lr}
 80124d6:	4a1f      	ldr	r2, [pc, #124]	@ (8012554 <sinf+0x84>)
 80124d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80124dc:	4293      	cmp	r3, r2
 80124de:	d807      	bhi.n	80124f0 <sinf+0x20>
 80124e0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8012558 <sinf+0x88>
 80124e4:	2000      	movs	r0, #0
 80124e6:	b003      	add	sp, #12
 80124e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80124ec:	f000 b8cc 	b.w	8012688 <__kernel_sinf>
 80124f0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80124f4:	d304      	bcc.n	8012500 <sinf+0x30>
 80124f6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80124fa:	b003      	add	sp, #12
 80124fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8012500:	4668      	mov	r0, sp
 8012502:	f000 f9a9 	bl	8012858 <__ieee754_rem_pio2f>
 8012506:	f000 0003 	and.w	r0, r0, #3
 801250a:	2801      	cmp	r0, #1
 801250c:	d00a      	beq.n	8012524 <sinf+0x54>
 801250e:	2802      	cmp	r0, #2
 8012510:	d00f      	beq.n	8012532 <sinf+0x62>
 8012512:	b9c0      	cbnz	r0, 8012546 <sinf+0x76>
 8012514:	eddd 0a01 	vldr	s1, [sp, #4]
 8012518:	ed9d 0a00 	vldr	s0, [sp]
 801251c:	2001      	movs	r0, #1
 801251e:	f000 f8b3 	bl	8012688 <__kernel_sinf>
 8012522:	e7ea      	b.n	80124fa <sinf+0x2a>
 8012524:	eddd 0a01 	vldr	s1, [sp, #4]
 8012528:	ed9d 0a00 	vldr	s0, [sp]
 801252c:	f000 f854 	bl	80125d8 <__kernel_cosf>
 8012530:	e7e3      	b.n	80124fa <sinf+0x2a>
 8012532:	eddd 0a01 	vldr	s1, [sp, #4]
 8012536:	ed9d 0a00 	vldr	s0, [sp]
 801253a:	2001      	movs	r0, #1
 801253c:	f000 f8a4 	bl	8012688 <__kernel_sinf>
 8012540:	eeb1 0a40 	vneg.f32	s0, s0
 8012544:	e7d9      	b.n	80124fa <sinf+0x2a>
 8012546:	eddd 0a01 	vldr	s1, [sp, #4]
 801254a:	ed9d 0a00 	vldr	s0, [sp]
 801254e:	f000 f843 	bl	80125d8 <__kernel_cosf>
 8012552:	e7f5      	b.n	8012540 <sinf+0x70>
 8012554:	3f490fd8 	.word	0x3f490fd8
 8012558:	00000000 	.word	0x00000000

0801255c <fmaxf>:
 801255c:	b508      	push	{r3, lr}
 801255e:	ed2d 8b02 	vpush	{d8}
 8012562:	eeb0 8a40 	vmov.f32	s16, s0
 8012566:	eef0 8a60 	vmov.f32	s17, s1
 801256a:	f000 f815 	bl	8012598 <__fpclassifyf>
 801256e:	b930      	cbnz	r0, 801257e <fmaxf+0x22>
 8012570:	eeb0 8a68 	vmov.f32	s16, s17
 8012574:	eeb0 0a48 	vmov.f32	s0, s16
 8012578:	ecbd 8b02 	vpop	{d8}
 801257c:	bd08      	pop	{r3, pc}
 801257e:	eeb0 0a68 	vmov.f32	s0, s17
 8012582:	f000 f809 	bl	8012598 <__fpclassifyf>
 8012586:	2800      	cmp	r0, #0
 8012588:	d0f4      	beq.n	8012574 <fmaxf+0x18>
 801258a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801258e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012592:	dded      	ble.n	8012570 <fmaxf+0x14>
 8012594:	e7ee      	b.n	8012574 <fmaxf+0x18>
	...

08012598 <__fpclassifyf>:
 8012598:	ee10 3a10 	vmov	r3, s0
 801259c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80125a0:	d00d      	beq.n	80125be <__fpclassifyf+0x26>
 80125a2:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80125a6:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80125aa:	d30a      	bcc.n	80125c2 <__fpclassifyf+0x2a>
 80125ac:	4b07      	ldr	r3, [pc, #28]	@ (80125cc <__fpclassifyf+0x34>)
 80125ae:	1e42      	subs	r2, r0, #1
 80125b0:	429a      	cmp	r2, r3
 80125b2:	d908      	bls.n	80125c6 <__fpclassifyf+0x2e>
 80125b4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80125b8:	4258      	negs	r0, r3
 80125ba:	4158      	adcs	r0, r3
 80125bc:	4770      	bx	lr
 80125be:	2002      	movs	r0, #2
 80125c0:	4770      	bx	lr
 80125c2:	2004      	movs	r0, #4
 80125c4:	4770      	bx	lr
 80125c6:	2003      	movs	r0, #3
 80125c8:	4770      	bx	lr
 80125ca:	bf00      	nop
 80125cc:	007ffffe 	.word	0x007ffffe

080125d0 <__ieee754_sqrtf>:
 80125d0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80125d4:	4770      	bx	lr
	...

080125d8 <__kernel_cosf>:
 80125d8:	ee10 3a10 	vmov	r3, s0
 80125dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80125e0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80125e4:	eef0 6a40 	vmov.f32	s13, s0
 80125e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80125ec:	d204      	bcs.n	80125f8 <__kernel_cosf+0x20>
 80125ee:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80125f2:	ee17 2a90 	vmov	r2, s15
 80125f6:	b342      	cbz	r2, 801264a <__kernel_cosf+0x72>
 80125f8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80125fc:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8012668 <__kernel_cosf+0x90>
 8012600:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801266c <__kernel_cosf+0x94>
 8012604:	4a1a      	ldr	r2, [pc, #104]	@ (8012670 <__kernel_cosf+0x98>)
 8012606:	eea7 6a27 	vfma.f32	s12, s14, s15
 801260a:	4293      	cmp	r3, r2
 801260c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012674 <__kernel_cosf+0x9c>
 8012610:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012614:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8012678 <__kernel_cosf+0xa0>
 8012618:	eea7 6a87 	vfma.f32	s12, s15, s14
 801261c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801267c <__kernel_cosf+0xa4>
 8012620:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012624:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8012680 <__kernel_cosf+0xa8>
 8012628:	eea7 6a87 	vfma.f32	s12, s15, s14
 801262c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8012630:	ee26 6a07 	vmul.f32	s12, s12, s14
 8012634:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012638:	eee7 0a06 	vfma.f32	s1, s14, s12
 801263c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012640:	d804      	bhi.n	801264c <__kernel_cosf+0x74>
 8012642:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012646:	ee30 0a67 	vsub.f32	s0, s0, s15
 801264a:	4770      	bx	lr
 801264c:	4a0d      	ldr	r2, [pc, #52]	@ (8012684 <__kernel_cosf+0xac>)
 801264e:	4293      	cmp	r3, r2
 8012650:	bf9a      	itte	ls
 8012652:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8012656:	ee07 3a10 	vmovls	s14, r3
 801265a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801265e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012662:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012666:	e7ec      	b.n	8012642 <__kernel_cosf+0x6a>
 8012668:	ad47d74e 	.word	0xad47d74e
 801266c:	310f74f6 	.word	0x310f74f6
 8012670:	3e999999 	.word	0x3e999999
 8012674:	b493f27c 	.word	0xb493f27c
 8012678:	37d00d01 	.word	0x37d00d01
 801267c:	bab60b61 	.word	0xbab60b61
 8012680:	3d2aaaab 	.word	0x3d2aaaab
 8012684:	3f480000 	.word	0x3f480000

08012688 <__kernel_sinf>:
 8012688:	ee10 3a10 	vmov	r3, s0
 801268c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012690:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8012694:	d204      	bcs.n	80126a0 <__kernel_sinf+0x18>
 8012696:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801269a:	ee17 3a90 	vmov	r3, s15
 801269e:	b35b      	cbz	r3, 80126f8 <__kernel_sinf+0x70>
 80126a0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80126a4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80126fc <__kernel_sinf+0x74>
 80126a8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8012700 <__kernel_sinf+0x78>
 80126ac:	eea7 6a27 	vfma.f32	s12, s14, s15
 80126b0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8012704 <__kernel_sinf+0x7c>
 80126b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80126b8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8012708 <__kernel_sinf+0x80>
 80126bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80126c0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 801270c <__kernel_sinf+0x84>
 80126c4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80126c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80126cc:	b930      	cbnz	r0, 80126dc <__kernel_sinf+0x54>
 80126ce:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8012710 <__kernel_sinf+0x88>
 80126d2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80126d6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80126da:	4770      	bx	lr
 80126dc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80126e0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80126e4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80126e8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80126ec:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8012714 <__kernel_sinf+0x8c>
 80126f0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80126f4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80126f8:	4770      	bx	lr
 80126fa:	bf00      	nop
 80126fc:	2f2ec9d3 	.word	0x2f2ec9d3
 8012700:	b2d72f34 	.word	0xb2d72f34
 8012704:	3638ef1b 	.word	0x3638ef1b
 8012708:	b9500d01 	.word	0xb9500d01
 801270c:	3c088889 	.word	0x3c088889
 8012710:	be2aaaab 	.word	0xbe2aaaab
 8012714:	3e2aaaab 	.word	0x3e2aaaab

08012718 <__ieee754_atan2f>:
 8012718:	ee10 2a90 	vmov	r2, s1
 801271c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8012720:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012724:	b510      	push	{r4, lr}
 8012726:	eef0 7a40 	vmov.f32	s15, s0
 801272a:	d806      	bhi.n	801273a <__ieee754_atan2f+0x22>
 801272c:	ee10 0a10 	vmov	r0, s0
 8012730:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8012734:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012738:	d904      	bls.n	8012744 <__ieee754_atan2f+0x2c>
 801273a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801273e:	eeb0 0a67 	vmov.f32	s0, s15
 8012742:	bd10      	pop	{r4, pc}
 8012744:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8012748:	d103      	bne.n	8012752 <__ieee754_atan2f+0x3a>
 801274a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801274e:	f000 b9b3 	b.w	8012ab8 <atanf>
 8012752:	1794      	asrs	r4, r2, #30
 8012754:	f004 0402 	and.w	r4, r4, #2
 8012758:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801275c:	b943      	cbnz	r3, 8012770 <__ieee754_atan2f+0x58>
 801275e:	2c02      	cmp	r4, #2
 8012760:	d05e      	beq.n	8012820 <__ieee754_atan2f+0x108>
 8012762:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012834 <__ieee754_atan2f+0x11c>
 8012766:	2c03      	cmp	r4, #3
 8012768:	bf08      	it	eq
 801276a:	eef0 7a47 	vmoveq.f32	s15, s14
 801276e:	e7e6      	b.n	801273e <__ieee754_atan2f+0x26>
 8012770:	b941      	cbnz	r1, 8012784 <__ieee754_atan2f+0x6c>
 8012772:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8012838 <__ieee754_atan2f+0x120>
 8012776:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801283c <__ieee754_atan2f+0x124>
 801277a:	2800      	cmp	r0, #0
 801277c:	bfa8      	it	ge
 801277e:	eef0 7a47 	vmovge.f32	s15, s14
 8012782:	e7dc      	b.n	801273e <__ieee754_atan2f+0x26>
 8012784:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012788:	d110      	bne.n	80127ac <__ieee754_atan2f+0x94>
 801278a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801278e:	f104 34ff 	add.w	r4, r4, #4294967295
 8012792:	d107      	bne.n	80127a4 <__ieee754_atan2f+0x8c>
 8012794:	2c02      	cmp	r4, #2
 8012796:	d846      	bhi.n	8012826 <__ieee754_atan2f+0x10e>
 8012798:	4b29      	ldr	r3, [pc, #164]	@ (8012840 <__ieee754_atan2f+0x128>)
 801279a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801279e:	edd3 7a00 	vldr	s15, [r3]
 80127a2:	e7cc      	b.n	801273e <__ieee754_atan2f+0x26>
 80127a4:	2c02      	cmp	r4, #2
 80127a6:	d841      	bhi.n	801282c <__ieee754_atan2f+0x114>
 80127a8:	4b26      	ldr	r3, [pc, #152]	@ (8012844 <__ieee754_atan2f+0x12c>)
 80127aa:	e7f6      	b.n	801279a <__ieee754_atan2f+0x82>
 80127ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80127b0:	d0df      	beq.n	8012772 <__ieee754_atan2f+0x5a>
 80127b2:	1a5b      	subs	r3, r3, r1
 80127b4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80127b8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80127bc:	da1a      	bge.n	80127f4 <__ieee754_atan2f+0xdc>
 80127be:	2a00      	cmp	r2, #0
 80127c0:	da01      	bge.n	80127c6 <__ieee754_atan2f+0xae>
 80127c2:	313c      	adds	r1, #60	@ 0x3c
 80127c4:	db19      	blt.n	80127fa <__ieee754_atan2f+0xe2>
 80127c6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80127ca:	f000 fa49 	bl	8012c60 <fabsf>
 80127ce:	f000 f973 	bl	8012ab8 <atanf>
 80127d2:	eef0 7a40 	vmov.f32	s15, s0
 80127d6:	2c01      	cmp	r4, #1
 80127d8:	d012      	beq.n	8012800 <__ieee754_atan2f+0xe8>
 80127da:	2c02      	cmp	r4, #2
 80127dc:	d017      	beq.n	801280e <__ieee754_atan2f+0xf6>
 80127de:	2c00      	cmp	r4, #0
 80127e0:	d0ad      	beq.n	801273e <__ieee754_atan2f+0x26>
 80127e2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8012848 <__ieee754_atan2f+0x130>
 80127e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80127ea:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801284c <__ieee754_atan2f+0x134>
 80127ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80127f2:	e7a4      	b.n	801273e <__ieee754_atan2f+0x26>
 80127f4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801283c <__ieee754_atan2f+0x124>
 80127f8:	e7ed      	b.n	80127d6 <__ieee754_atan2f+0xbe>
 80127fa:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8012850 <__ieee754_atan2f+0x138>
 80127fe:	e7ea      	b.n	80127d6 <__ieee754_atan2f+0xbe>
 8012800:	ee17 3a90 	vmov	r3, s15
 8012804:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8012808:	ee07 3a90 	vmov	s15, r3
 801280c:	e797      	b.n	801273e <__ieee754_atan2f+0x26>
 801280e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8012848 <__ieee754_atan2f+0x130>
 8012812:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012816:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801284c <__ieee754_atan2f+0x134>
 801281a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801281e:	e78e      	b.n	801273e <__ieee754_atan2f+0x26>
 8012820:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801284c <__ieee754_atan2f+0x134>
 8012824:	e78b      	b.n	801273e <__ieee754_atan2f+0x26>
 8012826:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8012854 <__ieee754_atan2f+0x13c>
 801282a:	e788      	b.n	801273e <__ieee754_atan2f+0x26>
 801282c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8012850 <__ieee754_atan2f+0x138>
 8012830:	e785      	b.n	801273e <__ieee754_atan2f+0x26>
 8012832:	bf00      	nop
 8012834:	c0490fdb 	.word	0xc0490fdb
 8012838:	bfc90fdb 	.word	0xbfc90fdb
 801283c:	3fc90fdb 	.word	0x3fc90fdb
 8012840:	080136b8 	.word	0x080136b8
 8012844:	080136ac 	.word	0x080136ac
 8012848:	33bbbd2e 	.word	0x33bbbd2e
 801284c:	40490fdb 	.word	0x40490fdb
 8012850:	00000000 	.word	0x00000000
 8012854:	3f490fdb 	.word	0x3f490fdb

08012858 <__ieee754_rem_pio2f>:
 8012858:	b5f0      	push	{r4, r5, r6, r7, lr}
 801285a:	ee10 6a10 	vmov	r6, s0
 801285e:	4b88      	ldr	r3, [pc, #544]	@ (8012a80 <__ieee754_rem_pio2f+0x228>)
 8012860:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8012864:	429d      	cmp	r5, r3
 8012866:	b087      	sub	sp, #28
 8012868:	4604      	mov	r4, r0
 801286a:	d805      	bhi.n	8012878 <__ieee754_rem_pio2f+0x20>
 801286c:	2300      	movs	r3, #0
 801286e:	ed80 0a00 	vstr	s0, [r0]
 8012872:	6043      	str	r3, [r0, #4]
 8012874:	2000      	movs	r0, #0
 8012876:	e022      	b.n	80128be <__ieee754_rem_pio2f+0x66>
 8012878:	4b82      	ldr	r3, [pc, #520]	@ (8012a84 <__ieee754_rem_pio2f+0x22c>)
 801287a:	429d      	cmp	r5, r3
 801287c:	d83a      	bhi.n	80128f4 <__ieee754_rem_pio2f+0x9c>
 801287e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8012882:	2e00      	cmp	r6, #0
 8012884:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8012a88 <__ieee754_rem_pio2f+0x230>
 8012888:	4a80      	ldr	r2, [pc, #512]	@ (8012a8c <__ieee754_rem_pio2f+0x234>)
 801288a:	f023 030f 	bic.w	r3, r3, #15
 801288e:	dd18      	ble.n	80128c2 <__ieee754_rem_pio2f+0x6a>
 8012890:	4293      	cmp	r3, r2
 8012892:	ee70 7a47 	vsub.f32	s15, s0, s14
 8012896:	bf09      	itett	eq
 8012898:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8012a90 <__ieee754_rem_pio2f+0x238>
 801289c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8012a94 <__ieee754_rem_pio2f+0x23c>
 80128a0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8012a98 <__ieee754_rem_pio2f+0x240>
 80128a4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80128a8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80128ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80128b0:	ed80 7a00 	vstr	s14, [r0]
 80128b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80128b8:	edc0 7a01 	vstr	s15, [r0, #4]
 80128bc:	2001      	movs	r0, #1
 80128be:	b007      	add	sp, #28
 80128c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128c2:	4293      	cmp	r3, r2
 80128c4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80128c8:	bf09      	itett	eq
 80128ca:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8012a90 <__ieee754_rem_pio2f+0x238>
 80128ce:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8012a94 <__ieee754_rem_pio2f+0x23c>
 80128d2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8012a98 <__ieee754_rem_pio2f+0x240>
 80128d6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80128da:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80128de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80128e2:	ed80 7a00 	vstr	s14, [r0]
 80128e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80128ea:	edc0 7a01 	vstr	s15, [r0, #4]
 80128ee:	f04f 30ff 	mov.w	r0, #4294967295
 80128f2:	e7e4      	b.n	80128be <__ieee754_rem_pio2f+0x66>
 80128f4:	4b69      	ldr	r3, [pc, #420]	@ (8012a9c <__ieee754_rem_pio2f+0x244>)
 80128f6:	429d      	cmp	r5, r3
 80128f8:	d873      	bhi.n	80129e2 <__ieee754_rem_pio2f+0x18a>
 80128fa:	f000 f9b1 	bl	8012c60 <fabsf>
 80128fe:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8012aa0 <__ieee754_rem_pio2f+0x248>
 8012902:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012906:	eee0 7a07 	vfma.f32	s15, s0, s14
 801290a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801290e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012912:	ee17 0a90 	vmov	r0, s15
 8012916:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8012a88 <__ieee754_rem_pio2f+0x230>
 801291a:	eea7 0a67 	vfms.f32	s0, s14, s15
 801291e:	281f      	cmp	r0, #31
 8012920:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8012a94 <__ieee754_rem_pio2f+0x23c>
 8012924:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012928:	eeb1 6a47 	vneg.f32	s12, s14
 801292c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012930:	ee16 1a90 	vmov	r1, s13
 8012934:	dc09      	bgt.n	801294a <__ieee754_rem_pio2f+0xf2>
 8012936:	4a5b      	ldr	r2, [pc, #364]	@ (8012aa4 <__ieee754_rem_pio2f+0x24c>)
 8012938:	1e47      	subs	r7, r0, #1
 801293a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801293e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8012942:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8012946:	4293      	cmp	r3, r2
 8012948:	d107      	bne.n	801295a <__ieee754_rem_pio2f+0x102>
 801294a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801294e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8012952:	2a08      	cmp	r2, #8
 8012954:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8012958:	dc14      	bgt.n	8012984 <__ieee754_rem_pio2f+0x12c>
 801295a:	6021      	str	r1, [r4, #0]
 801295c:	ed94 7a00 	vldr	s14, [r4]
 8012960:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012964:	2e00      	cmp	r6, #0
 8012966:	ee30 0a67 	vsub.f32	s0, s0, s15
 801296a:	ed84 0a01 	vstr	s0, [r4, #4]
 801296e:	daa6      	bge.n	80128be <__ieee754_rem_pio2f+0x66>
 8012970:	eeb1 7a47 	vneg.f32	s14, s14
 8012974:	eeb1 0a40 	vneg.f32	s0, s0
 8012978:	ed84 7a00 	vstr	s14, [r4]
 801297c:	ed84 0a01 	vstr	s0, [r4, #4]
 8012980:	4240      	negs	r0, r0
 8012982:	e79c      	b.n	80128be <__ieee754_rem_pio2f+0x66>
 8012984:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8012a90 <__ieee754_rem_pio2f+0x238>
 8012988:	eef0 6a40 	vmov.f32	s13, s0
 801298c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8012990:	ee70 7a66 	vsub.f32	s15, s0, s13
 8012994:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012998:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8012a98 <__ieee754_rem_pio2f+0x240>
 801299c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80129a0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80129a4:	ee15 2a90 	vmov	r2, s11
 80129a8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80129ac:	1a5b      	subs	r3, r3, r1
 80129ae:	2b19      	cmp	r3, #25
 80129b0:	dc04      	bgt.n	80129bc <__ieee754_rem_pio2f+0x164>
 80129b2:	edc4 5a00 	vstr	s11, [r4]
 80129b6:	eeb0 0a66 	vmov.f32	s0, s13
 80129ba:	e7cf      	b.n	801295c <__ieee754_rem_pio2f+0x104>
 80129bc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8012aa8 <__ieee754_rem_pio2f+0x250>
 80129c0:	eeb0 0a66 	vmov.f32	s0, s13
 80129c4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80129c8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80129cc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8012aac <__ieee754_rem_pio2f+0x254>
 80129d0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80129d4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80129d8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80129dc:	ed84 7a00 	vstr	s14, [r4]
 80129e0:	e7bc      	b.n	801295c <__ieee754_rem_pio2f+0x104>
 80129e2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80129e6:	d306      	bcc.n	80129f6 <__ieee754_rem_pio2f+0x19e>
 80129e8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80129ec:	edc0 7a01 	vstr	s15, [r0, #4]
 80129f0:	edc0 7a00 	vstr	s15, [r0]
 80129f4:	e73e      	b.n	8012874 <__ieee754_rem_pio2f+0x1c>
 80129f6:	15ea      	asrs	r2, r5, #23
 80129f8:	3a86      	subs	r2, #134	@ 0x86
 80129fa:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80129fe:	ee07 3a90 	vmov	s15, r3
 8012a02:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012a06:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8012ab0 <__ieee754_rem_pio2f+0x258>
 8012a0a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012a0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012a12:	ed8d 7a03 	vstr	s14, [sp, #12]
 8012a16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012a1a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012a1e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012a22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012a26:	ed8d 7a04 	vstr	s14, [sp, #16]
 8012a2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012a2e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a36:	edcd 7a05 	vstr	s15, [sp, #20]
 8012a3a:	d11e      	bne.n	8012a7a <__ieee754_rem_pio2f+0x222>
 8012a3c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8012a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a44:	bf0c      	ite	eq
 8012a46:	2301      	moveq	r3, #1
 8012a48:	2302      	movne	r3, #2
 8012a4a:	491a      	ldr	r1, [pc, #104]	@ (8012ab4 <__ieee754_rem_pio2f+0x25c>)
 8012a4c:	9101      	str	r1, [sp, #4]
 8012a4e:	2102      	movs	r1, #2
 8012a50:	9100      	str	r1, [sp, #0]
 8012a52:	a803      	add	r0, sp, #12
 8012a54:	4621      	mov	r1, r4
 8012a56:	f000 f90b 	bl	8012c70 <__kernel_rem_pio2f>
 8012a5a:	2e00      	cmp	r6, #0
 8012a5c:	f6bf af2f 	bge.w	80128be <__ieee754_rem_pio2f+0x66>
 8012a60:	edd4 7a00 	vldr	s15, [r4]
 8012a64:	eef1 7a67 	vneg.f32	s15, s15
 8012a68:	edc4 7a00 	vstr	s15, [r4]
 8012a6c:	edd4 7a01 	vldr	s15, [r4, #4]
 8012a70:	eef1 7a67 	vneg.f32	s15, s15
 8012a74:	edc4 7a01 	vstr	s15, [r4, #4]
 8012a78:	e782      	b.n	8012980 <__ieee754_rem_pio2f+0x128>
 8012a7a:	2303      	movs	r3, #3
 8012a7c:	e7e5      	b.n	8012a4a <__ieee754_rem_pio2f+0x1f2>
 8012a7e:	bf00      	nop
 8012a80:	3f490fd8 	.word	0x3f490fd8
 8012a84:	4016cbe3 	.word	0x4016cbe3
 8012a88:	3fc90f80 	.word	0x3fc90f80
 8012a8c:	3fc90fd0 	.word	0x3fc90fd0
 8012a90:	37354400 	.word	0x37354400
 8012a94:	37354443 	.word	0x37354443
 8012a98:	2e85a308 	.word	0x2e85a308
 8012a9c:	43490f80 	.word	0x43490f80
 8012aa0:	3f22f984 	.word	0x3f22f984
 8012aa4:	080136c4 	.word	0x080136c4
 8012aa8:	2e85a300 	.word	0x2e85a300
 8012aac:	248d3132 	.word	0x248d3132
 8012ab0:	43800000 	.word	0x43800000
 8012ab4:	08013744 	.word	0x08013744

08012ab8 <atanf>:
 8012ab8:	b538      	push	{r3, r4, r5, lr}
 8012aba:	ee10 5a10 	vmov	r5, s0
 8012abe:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012ac2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8012ac6:	eef0 7a40 	vmov.f32	s15, s0
 8012aca:	d310      	bcc.n	8012aee <atanf+0x36>
 8012acc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8012ad0:	d904      	bls.n	8012adc <atanf+0x24>
 8012ad2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8012ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8012ada:	bd38      	pop	{r3, r4, r5, pc}
 8012adc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8012c14 <atanf+0x15c>
 8012ae0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8012c18 <atanf+0x160>
 8012ae4:	2d00      	cmp	r5, #0
 8012ae6:	bfc8      	it	gt
 8012ae8:	eef0 7a47 	vmovgt.f32	s15, s14
 8012aec:	e7f3      	b.n	8012ad6 <atanf+0x1e>
 8012aee:	4b4b      	ldr	r3, [pc, #300]	@ (8012c1c <atanf+0x164>)
 8012af0:	429c      	cmp	r4, r3
 8012af2:	d810      	bhi.n	8012b16 <atanf+0x5e>
 8012af4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8012af8:	d20a      	bcs.n	8012b10 <atanf+0x58>
 8012afa:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8012c20 <atanf+0x168>
 8012afe:	ee30 7a07 	vadd.f32	s14, s0, s14
 8012b02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012b06:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b0e:	dce2      	bgt.n	8012ad6 <atanf+0x1e>
 8012b10:	f04f 33ff 	mov.w	r3, #4294967295
 8012b14:	e013      	b.n	8012b3e <atanf+0x86>
 8012b16:	f000 f8a3 	bl	8012c60 <fabsf>
 8012b1a:	4b42      	ldr	r3, [pc, #264]	@ (8012c24 <atanf+0x16c>)
 8012b1c:	429c      	cmp	r4, r3
 8012b1e:	d84f      	bhi.n	8012bc0 <atanf+0x108>
 8012b20:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8012b24:	429c      	cmp	r4, r3
 8012b26:	d841      	bhi.n	8012bac <atanf+0xf4>
 8012b28:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012b2c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012b30:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012b34:	2300      	movs	r3, #0
 8012b36:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012b3a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012b3e:	1c5a      	adds	r2, r3, #1
 8012b40:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8012b44:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8012c28 <atanf+0x170>
 8012b48:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8012c2c <atanf+0x174>
 8012b4c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8012c30 <atanf+0x178>
 8012b50:	ee66 6a06 	vmul.f32	s13, s12, s12
 8012b54:	eee6 5a87 	vfma.f32	s11, s13, s14
 8012b58:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8012c34 <atanf+0x17c>
 8012b5c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012b60:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8012c38 <atanf+0x180>
 8012b64:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012b68:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012c3c <atanf+0x184>
 8012b6c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012b70:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8012c40 <atanf+0x188>
 8012b74:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012b78:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8012c44 <atanf+0x18c>
 8012b7c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012b80:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012c48 <atanf+0x190>
 8012b84:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012b88:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8012c4c <atanf+0x194>
 8012b8c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8012b90:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8012c50 <atanf+0x198>
 8012b94:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012b98:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012b9c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8012ba0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012ba4:	d121      	bne.n	8012bea <atanf+0x132>
 8012ba6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012baa:	e794      	b.n	8012ad6 <atanf+0x1e>
 8012bac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012bb0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012bb4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012bb8:	2301      	movs	r3, #1
 8012bba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012bbe:	e7be      	b.n	8012b3e <atanf+0x86>
 8012bc0:	4b24      	ldr	r3, [pc, #144]	@ (8012c54 <atanf+0x19c>)
 8012bc2:	429c      	cmp	r4, r3
 8012bc4:	d80b      	bhi.n	8012bde <atanf+0x126>
 8012bc6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012bca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012bce:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012bd2:	2302      	movs	r3, #2
 8012bd4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012bd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012bdc:	e7af      	b.n	8012b3e <atanf+0x86>
 8012bde:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012be2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012be6:	2303      	movs	r3, #3
 8012be8:	e7a9      	b.n	8012b3e <atanf+0x86>
 8012bea:	4a1b      	ldr	r2, [pc, #108]	@ (8012c58 <atanf+0x1a0>)
 8012bec:	491b      	ldr	r1, [pc, #108]	@ (8012c5c <atanf+0x1a4>)
 8012bee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012bf2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012bf6:	edd3 6a00 	vldr	s13, [r3]
 8012bfa:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012bfe:	2d00      	cmp	r5, #0
 8012c00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012c04:	edd2 7a00 	vldr	s15, [r2]
 8012c08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012c0c:	bfb8      	it	lt
 8012c0e:	eef1 7a67 	vneglt.f32	s15, s15
 8012c12:	e760      	b.n	8012ad6 <atanf+0x1e>
 8012c14:	bfc90fdb 	.word	0xbfc90fdb
 8012c18:	3fc90fdb 	.word	0x3fc90fdb
 8012c1c:	3edfffff 	.word	0x3edfffff
 8012c20:	7149f2ca 	.word	0x7149f2ca
 8012c24:	3f97ffff 	.word	0x3f97ffff
 8012c28:	3c8569d7 	.word	0x3c8569d7
 8012c2c:	3d4bda59 	.word	0x3d4bda59
 8012c30:	bd6ef16b 	.word	0xbd6ef16b
 8012c34:	3d886b35 	.word	0x3d886b35
 8012c38:	3dba2e6e 	.word	0x3dba2e6e
 8012c3c:	3e124925 	.word	0x3e124925
 8012c40:	3eaaaaab 	.word	0x3eaaaaab
 8012c44:	bd15a221 	.word	0xbd15a221
 8012c48:	bd9d8795 	.word	0xbd9d8795
 8012c4c:	bde38e38 	.word	0xbde38e38
 8012c50:	be4ccccd 	.word	0xbe4ccccd
 8012c54:	401bffff 	.word	0x401bffff
 8012c58:	08013a6c 	.word	0x08013a6c
 8012c5c:	08013a5c 	.word	0x08013a5c

08012c60 <fabsf>:
 8012c60:	ee10 3a10 	vmov	r3, s0
 8012c64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012c68:	ee00 3a10 	vmov	s0, r3
 8012c6c:	4770      	bx	lr
	...

08012c70 <__kernel_rem_pio2f>:
 8012c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c74:	ed2d 8b04 	vpush	{d8-d9}
 8012c78:	b0d9      	sub	sp, #356	@ 0x164
 8012c7a:	4690      	mov	r8, r2
 8012c7c:	9001      	str	r0, [sp, #4]
 8012c7e:	4ab6      	ldr	r2, [pc, #728]	@ (8012f58 <__kernel_rem_pio2f+0x2e8>)
 8012c80:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8012c82:	f118 0f04 	cmn.w	r8, #4
 8012c86:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8012c8a:	460f      	mov	r7, r1
 8012c8c:	f103 3bff 	add.w	fp, r3, #4294967295
 8012c90:	db26      	blt.n	8012ce0 <__kernel_rem_pio2f+0x70>
 8012c92:	f1b8 0203 	subs.w	r2, r8, #3
 8012c96:	bf48      	it	mi
 8012c98:	f108 0204 	addmi.w	r2, r8, #4
 8012c9c:	10d2      	asrs	r2, r2, #3
 8012c9e:	1c55      	adds	r5, r2, #1
 8012ca0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8012ca2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 8012ca6:	00e8      	lsls	r0, r5, #3
 8012ca8:	eba2 060b 	sub.w	r6, r2, fp
 8012cac:	9002      	str	r0, [sp, #8]
 8012cae:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8012cb2:	eb0a 0c0b 	add.w	ip, sl, fp
 8012cb6:	ac1c      	add	r4, sp, #112	@ 0x70
 8012cb8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8012cbc:	2000      	movs	r0, #0
 8012cbe:	4560      	cmp	r0, ip
 8012cc0:	dd10      	ble.n	8012ce4 <__kernel_rem_pio2f+0x74>
 8012cc2:	a91c      	add	r1, sp, #112	@ 0x70
 8012cc4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8012cc8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8012ccc:	2600      	movs	r6, #0
 8012cce:	4556      	cmp	r6, sl
 8012cd0:	dc24      	bgt.n	8012d1c <__kernel_rem_pio2f+0xac>
 8012cd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8012cd6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 8012cda:	4684      	mov	ip, r0
 8012cdc:	2400      	movs	r4, #0
 8012cde:	e016      	b.n	8012d0e <__kernel_rem_pio2f+0x9e>
 8012ce0:	2200      	movs	r2, #0
 8012ce2:	e7dc      	b.n	8012c9e <__kernel_rem_pio2f+0x2e>
 8012ce4:	42c6      	cmn	r6, r0
 8012ce6:	bf5d      	ittte	pl
 8012ce8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8012cec:	ee07 1a90 	vmovpl	s15, r1
 8012cf0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8012cf4:	eef0 7a47 	vmovmi.f32	s15, s14
 8012cf8:	ece4 7a01 	vstmia	r4!, {s15}
 8012cfc:	3001      	adds	r0, #1
 8012cfe:	e7de      	b.n	8012cbe <__kernel_rem_pio2f+0x4e>
 8012d00:	ecfe 6a01 	vldmia	lr!, {s13}
 8012d04:	ed3c 7a01 	vldmdb	ip!, {s14}
 8012d08:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012d0c:	3401      	adds	r4, #1
 8012d0e:	455c      	cmp	r4, fp
 8012d10:	ddf6      	ble.n	8012d00 <__kernel_rem_pio2f+0x90>
 8012d12:	ece9 7a01 	vstmia	r9!, {s15}
 8012d16:	3601      	adds	r6, #1
 8012d18:	3004      	adds	r0, #4
 8012d1a:	e7d8      	b.n	8012cce <__kernel_rem_pio2f+0x5e>
 8012d1c:	a908      	add	r1, sp, #32
 8012d1e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012d22:	9104      	str	r1, [sp, #16]
 8012d24:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8012d26:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8012f64 <__kernel_rem_pio2f+0x2f4>
 8012d2a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8012f60 <__kernel_rem_pio2f+0x2f0>
 8012d2e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8012d32:	9203      	str	r2, [sp, #12]
 8012d34:	4654      	mov	r4, sl
 8012d36:	00a2      	lsls	r2, r4, #2
 8012d38:	9205      	str	r2, [sp, #20]
 8012d3a:	aa58      	add	r2, sp, #352	@ 0x160
 8012d3c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8012d40:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8012d44:	a944      	add	r1, sp, #272	@ 0x110
 8012d46:	aa08      	add	r2, sp, #32
 8012d48:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8012d4c:	4694      	mov	ip, r2
 8012d4e:	4626      	mov	r6, r4
 8012d50:	2e00      	cmp	r6, #0
 8012d52:	dc4c      	bgt.n	8012dee <__kernel_rem_pio2f+0x17e>
 8012d54:	4628      	mov	r0, r5
 8012d56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012d5a:	f000 f9f1 	bl	8013140 <scalbnf>
 8012d5e:	eeb0 8a40 	vmov.f32	s16, s0
 8012d62:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8012d66:	ee28 0a00 	vmul.f32	s0, s16, s0
 8012d6a:	f000 fa4f 	bl	801320c <floorf>
 8012d6e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8012d72:	eea0 8a67 	vfms.f32	s16, s0, s15
 8012d76:	2d00      	cmp	r5, #0
 8012d78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012d7c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8012d80:	ee17 9a90 	vmov	r9, s15
 8012d84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012d88:	ee38 8a67 	vsub.f32	s16, s16, s15
 8012d8c:	dd41      	ble.n	8012e12 <__kernel_rem_pio2f+0x1a2>
 8012d8e:	f104 3cff 	add.w	ip, r4, #4294967295
 8012d92:	a908      	add	r1, sp, #32
 8012d94:	f1c5 0e08 	rsb	lr, r5, #8
 8012d98:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8012d9c:	fa46 f00e 	asr.w	r0, r6, lr
 8012da0:	4481      	add	r9, r0
 8012da2:	fa00 f00e 	lsl.w	r0, r0, lr
 8012da6:	1a36      	subs	r6, r6, r0
 8012da8:	f1c5 0007 	rsb	r0, r5, #7
 8012dac:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8012db0:	4106      	asrs	r6, r0
 8012db2:	2e00      	cmp	r6, #0
 8012db4:	dd3c      	ble.n	8012e30 <__kernel_rem_pio2f+0x1c0>
 8012db6:	f04f 0e00 	mov.w	lr, #0
 8012dba:	f109 0901 	add.w	r9, r9, #1
 8012dbe:	4670      	mov	r0, lr
 8012dc0:	4574      	cmp	r4, lr
 8012dc2:	dc68      	bgt.n	8012e96 <__kernel_rem_pio2f+0x226>
 8012dc4:	2d00      	cmp	r5, #0
 8012dc6:	dd03      	ble.n	8012dd0 <__kernel_rem_pio2f+0x160>
 8012dc8:	2d01      	cmp	r5, #1
 8012dca:	d074      	beq.n	8012eb6 <__kernel_rem_pio2f+0x246>
 8012dcc:	2d02      	cmp	r5, #2
 8012dce:	d07d      	beq.n	8012ecc <__kernel_rem_pio2f+0x25c>
 8012dd0:	2e02      	cmp	r6, #2
 8012dd2:	d12d      	bne.n	8012e30 <__kernel_rem_pio2f+0x1c0>
 8012dd4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012dd8:	ee30 8a48 	vsub.f32	s16, s0, s16
 8012ddc:	b340      	cbz	r0, 8012e30 <__kernel_rem_pio2f+0x1c0>
 8012dde:	4628      	mov	r0, r5
 8012de0:	9306      	str	r3, [sp, #24]
 8012de2:	f000 f9ad 	bl	8013140 <scalbnf>
 8012de6:	9b06      	ldr	r3, [sp, #24]
 8012de8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8012dec:	e020      	b.n	8012e30 <__kernel_rem_pio2f+0x1c0>
 8012dee:	ee60 7a28 	vmul.f32	s15, s0, s17
 8012df2:	3e01      	subs	r6, #1
 8012df4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012df8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012dfc:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8012e00:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012e04:	ecac 0a01 	vstmia	ip!, {s0}
 8012e08:	ed30 0a01 	vldmdb	r0!, {s0}
 8012e0c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8012e10:	e79e      	b.n	8012d50 <__kernel_rem_pio2f+0xe0>
 8012e12:	d105      	bne.n	8012e20 <__kernel_rem_pio2f+0x1b0>
 8012e14:	1e60      	subs	r0, r4, #1
 8012e16:	a908      	add	r1, sp, #32
 8012e18:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8012e1c:	11f6      	asrs	r6, r6, #7
 8012e1e:	e7c8      	b.n	8012db2 <__kernel_rem_pio2f+0x142>
 8012e20:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012e24:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e2c:	da31      	bge.n	8012e92 <__kernel_rem_pio2f+0x222>
 8012e2e:	2600      	movs	r6, #0
 8012e30:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e38:	f040 8098 	bne.w	8012f6c <__kernel_rem_pio2f+0x2fc>
 8012e3c:	1e60      	subs	r0, r4, #1
 8012e3e:	2200      	movs	r2, #0
 8012e40:	4550      	cmp	r0, sl
 8012e42:	da4b      	bge.n	8012edc <__kernel_rem_pio2f+0x26c>
 8012e44:	2a00      	cmp	r2, #0
 8012e46:	d065      	beq.n	8012f14 <__kernel_rem_pio2f+0x2a4>
 8012e48:	3c01      	subs	r4, #1
 8012e4a:	ab08      	add	r3, sp, #32
 8012e4c:	3d08      	subs	r5, #8
 8012e4e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d0f8      	beq.n	8012e48 <__kernel_rem_pio2f+0x1d8>
 8012e56:	4628      	mov	r0, r5
 8012e58:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012e5c:	f000 f970 	bl	8013140 <scalbnf>
 8012e60:	1c63      	adds	r3, r4, #1
 8012e62:	aa44      	add	r2, sp, #272	@ 0x110
 8012e64:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8012f64 <__kernel_rem_pio2f+0x2f4>
 8012e68:	0099      	lsls	r1, r3, #2
 8012e6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012e6e:	4623      	mov	r3, r4
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	f280 80a9 	bge.w	8012fc8 <__kernel_rem_pio2f+0x358>
 8012e76:	4623      	mov	r3, r4
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	f2c0 80c7 	blt.w	801300c <__kernel_rem_pio2f+0x39c>
 8012e7e:	aa44      	add	r2, sp, #272	@ 0x110
 8012e80:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8012e84:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8012f5c <__kernel_rem_pio2f+0x2ec>
 8012e88:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 8012e8c:	2000      	movs	r0, #0
 8012e8e:	1ae2      	subs	r2, r4, r3
 8012e90:	e0b1      	b.n	8012ff6 <__kernel_rem_pio2f+0x386>
 8012e92:	2602      	movs	r6, #2
 8012e94:	e78f      	b.n	8012db6 <__kernel_rem_pio2f+0x146>
 8012e96:	f852 1b04 	ldr.w	r1, [r2], #4
 8012e9a:	b948      	cbnz	r0, 8012eb0 <__kernel_rem_pio2f+0x240>
 8012e9c:	b121      	cbz	r1, 8012ea8 <__kernel_rem_pio2f+0x238>
 8012e9e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8012ea2:	f842 1c04 	str.w	r1, [r2, #-4]
 8012ea6:	2101      	movs	r1, #1
 8012ea8:	f10e 0e01 	add.w	lr, lr, #1
 8012eac:	4608      	mov	r0, r1
 8012eae:	e787      	b.n	8012dc0 <__kernel_rem_pio2f+0x150>
 8012eb0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8012eb4:	e7f5      	b.n	8012ea2 <__kernel_rem_pio2f+0x232>
 8012eb6:	f104 3cff 	add.w	ip, r4, #4294967295
 8012eba:	aa08      	add	r2, sp, #32
 8012ebc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8012ec0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8012ec4:	a908      	add	r1, sp, #32
 8012ec6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8012eca:	e781      	b.n	8012dd0 <__kernel_rem_pio2f+0x160>
 8012ecc:	f104 3cff 	add.w	ip, r4, #4294967295
 8012ed0:	aa08      	add	r2, sp, #32
 8012ed2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8012ed6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8012eda:	e7f3      	b.n	8012ec4 <__kernel_rem_pio2f+0x254>
 8012edc:	a908      	add	r1, sp, #32
 8012ede:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8012ee2:	3801      	subs	r0, #1
 8012ee4:	430a      	orrs	r2, r1
 8012ee6:	e7ab      	b.n	8012e40 <__kernel_rem_pio2f+0x1d0>
 8012ee8:	3201      	adds	r2, #1
 8012eea:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8012eee:	2e00      	cmp	r6, #0
 8012ef0:	d0fa      	beq.n	8012ee8 <__kernel_rem_pio2f+0x278>
 8012ef2:	9905      	ldr	r1, [sp, #20]
 8012ef4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8012ef8:	eb0d 0001 	add.w	r0, sp, r1
 8012efc:	18e6      	adds	r6, r4, r3
 8012efe:	a91c      	add	r1, sp, #112	@ 0x70
 8012f00:	f104 0c01 	add.w	ip, r4, #1
 8012f04:	384c      	subs	r0, #76	@ 0x4c
 8012f06:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8012f0a:	4422      	add	r2, r4
 8012f0c:	4562      	cmp	r2, ip
 8012f0e:	da04      	bge.n	8012f1a <__kernel_rem_pio2f+0x2aa>
 8012f10:	4614      	mov	r4, r2
 8012f12:	e710      	b.n	8012d36 <__kernel_rem_pio2f+0xc6>
 8012f14:	9804      	ldr	r0, [sp, #16]
 8012f16:	2201      	movs	r2, #1
 8012f18:	e7e7      	b.n	8012eea <__kernel_rem_pio2f+0x27a>
 8012f1a:	9903      	ldr	r1, [sp, #12]
 8012f1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8012f20:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8012f24:	9105      	str	r1, [sp, #20]
 8012f26:	ee07 1a90 	vmov	s15, r1
 8012f2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012f2e:	2400      	movs	r4, #0
 8012f30:	ece6 7a01 	vstmia	r6!, {s15}
 8012f34:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 8012f38:	46b1      	mov	r9, r6
 8012f3a:	455c      	cmp	r4, fp
 8012f3c:	dd04      	ble.n	8012f48 <__kernel_rem_pio2f+0x2d8>
 8012f3e:	ece0 7a01 	vstmia	r0!, {s15}
 8012f42:	f10c 0c01 	add.w	ip, ip, #1
 8012f46:	e7e1      	b.n	8012f0c <__kernel_rem_pio2f+0x29c>
 8012f48:	ecfe 6a01 	vldmia	lr!, {s13}
 8012f4c:	ed39 7a01 	vldmdb	r9!, {s14}
 8012f50:	3401      	adds	r4, #1
 8012f52:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012f56:	e7f0      	b.n	8012f3a <__kernel_rem_pio2f+0x2ca>
 8012f58:	08013aa8 	.word	0x08013aa8
 8012f5c:	08013a7c 	.word	0x08013a7c
 8012f60:	43800000 	.word	0x43800000
 8012f64:	3b800000 	.word	0x3b800000
 8012f68:	00000000 	.word	0x00000000
 8012f6c:	9b02      	ldr	r3, [sp, #8]
 8012f6e:	eeb0 0a48 	vmov.f32	s0, s16
 8012f72:	eba3 0008 	sub.w	r0, r3, r8
 8012f76:	f000 f8e3 	bl	8013140 <scalbnf>
 8012f7a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8012f60 <__kernel_rem_pio2f+0x2f0>
 8012f7e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f86:	db19      	blt.n	8012fbc <__kernel_rem_pio2f+0x34c>
 8012f88:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8012f64 <__kernel_rem_pio2f+0x2f4>
 8012f8c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012f90:	aa08      	add	r2, sp, #32
 8012f92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012f96:	3508      	adds	r5, #8
 8012f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012f9c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012fa0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012fa4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012fa8:	ee10 3a10 	vmov	r3, s0
 8012fac:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012fb0:	ee17 3a90 	vmov	r3, s15
 8012fb4:	3401      	adds	r4, #1
 8012fb6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012fba:	e74c      	b.n	8012e56 <__kernel_rem_pio2f+0x1e6>
 8012fbc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012fc0:	aa08      	add	r2, sp, #32
 8012fc2:	ee10 3a10 	vmov	r3, s0
 8012fc6:	e7f6      	b.n	8012fb6 <__kernel_rem_pio2f+0x346>
 8012fc8:	a808      	add	r0, sp, #32
 8012fca:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8012fce:	9001      	str	r0, [sp, #4]
 8012fd0:	ee07 0a90 	vmov	s15, r0
 8012fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012fd8:	3b01      	subs	r3, #1
 8012fda:	ee67 7a80 	vmul.f32	s15, s15, s0
 8012fde:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012fe2:	ed62 7a01 	vstmdb	r2!, {s15}
 8012fe6:	e743      	b.n	8012e70 <__kernel_rem_pio2f+0x200>
 8012fe8:	ecfc 6a01 	vldmia	ip!, {s13}
 8012fec:	ecb5 7a01 	vldmia	r5!, {s14}
 8012ff0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012ff4:	3001      	adds	r0, #1
 8012ff6:	4550      	cmp	r0, sl
 8012ff8:	dc01      	bgt.n	8012ffe <__kernel_rem_pio2f+0x38e>
 8012ffa:	4290      	cmp	r0, r2
 8012ffc:	ddf4      	ble.n	8012fe8 <__kernel_rem_pio2f+0x378>
 8012ffe:	a858      	add	r0, sp, #352	@ 0x160
 8013000:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8013004:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8013008:	3b01      	subs	r3, #1
 801300a:	e735      	b.n	8012e78 <__kernel_rem_pio2f+0x208>
 801300c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801300e:	2b02      	cmp	r3, #2
 8013010:	dc09      	bgt.n	8013026 <__kernel_rem_pio2f+0x3b6>
 8013012:	2b00      	cmp	r3, #0
 8013014:	dc27      	bgt.n	8013066 <__kernel_rem_pio2f+0x3f6>
 8013016:	d040      	beq.n	801309a <__kernel_rem_pio2f+0x42a>
 8013018:	f009 0007 	and.w	r0, r9, #7
 801301c:	b059      	add	sp, #356	@ 0x164
 801301e:	ecbd 8b04 	vpop	{d8-d9}
 8013022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013026:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8013028:	2b03      	cmp	r3, #3
 801302a:	d1f5      	bne.n	8013018 <__kernel_rem_pio2f+0x3a8>
 801302c:	aa30      	add	r2, sp, #192	@ 0xc0
 801302e:	1f0b      	subs	r3, r1, #4
 8013030:	4413      	add	r3, r2
 8013032:	461a      	mov	r2, r3
 8013034:	4620      	mov	r0, r4
 8013036:	2800      	cmp	r0, #0
 8013038:	dc50      	bgt.n	80130dc <__kernel_rem_pio2f+0x46c>
 801303a:	4622      	mov	r2, r4
 801303c:	2a01      	cmp	r2, #1
 801303e:	dc5d      	bgt.n	80130fc <__kernel_rem_pio2f+0x48c>
 8013040:	ab30      	add	r3, sp, #192	@ 0xc0
 8013042:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 8013046:	440b      	add	r3, r1
 8013048:	2c01      	cmp	r4, #1
 801304a:	dc67      	bgt.n	801311c <__kernel_rem_pio2f+0x4ac>
 801304c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8013050:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8013054:	2e00      	cmp	r6, #0
 8013056:	d167      	bne.n	8013128 <__kernel_rem_pio2f+0x4b8>
 8013058:	edc7 6a00 	vstr	s13, [r7]
 801305c:	ed87 7a01 	vstr	s14, [r7, #4]
 8013060:	edc7 7a02 	vstr	s15, [r7, #8]
 8013064:	e7d8      	b.n	8013018 <__kernel_rem_pio2f+0x3a8>
 8013066:	ab30      	add	r3, sp, #192	@ 0xc0
 8013068:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 801306c:	440b      	add	r3, r1
 801306e:	4622      	mov	r2, r4
 8013070:	2a00      	cmp	r2, #0
 8013072:	da24      	bge.n	80130be <__kernel_rem_pio2f+0x44e>
 8013074:	b34e      	cbz	r6, 80130ca <__kernel_rem_pio2f+0x45a>
 8013076:	eef1 7a47 	vneg.f32	s15, s14
 801307a:	edc7 7a00 	vstr	s15, [r7]
 801307e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8013082:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013086:	aa31      	add	r2, sp, #196	@ 0xc4
 8013088:	2301      	movs	r3, #1
 801308a:	429c      	cmp	r4, r3
 801308c:	da20      	bge.n	80130d0 <__kernel_rem_pio2f+0x460>
 801308e:	b10e      	cbz	r6, 8013094 <__kernel_rem_pio2f+0x424>
 8013090:	eef1 7a67 	vneg.f32	s15, s15
 8013094:	edc7 7a01 	vstr	s15, [r7, #4]
 8013098:	e7be      	b.n	8013018 <__kernel_rem_pio2f+0x3a8>
 801309a:	ab30      	add	r3, sp, #192	@ 0xc0
 801309c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8012f68 <__kernel_rem_pio2f+0x2f8>
 80130a0:	440b      	add	r3, r1
 80130a2:	2c00      	cmp	r4, #0
 80130a4:	da05      	bge.n	80130b2 <__kernel_rem_pio2f+0x442>
 80130a6:	b10e      	cbz	r6, 80130ac <__kernel_rem_pio2f+0x43c>
 80130a8:	eef1 7a67 	vneg.f32	s15, s15
 80130ac:	edc7 7a00 	vstr	s15, [r7]
 80130b0:	e7b2      	b.n	8013018 <__kernel_rem_pio2f+0x3a8>
 80130b2:	ed33 7a01 	vldmdb	r3!, {s14}
 80130b6:	3c01      	subs	r4, #1
 80130b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80130bc:	e7f1      	b.n	80130a2 <__kernel_rem_pio2f+0x432>
 80130be:	ed73 7a01 	vldmdb	r3!, {s15}
 80130c2:	3a01      	subs	r2, #1
 80130c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80130c8:	e7d2      	b.n	8013070 <__kernel_rem_pio2f+0x400>
 80130ca:	eef0 7a47 	vmov.f32	s15, s14
 80130ce:	e7d4      	b.n	801307a <__kernel_rem_pio2f+0x40a>
 80130d0:	ecb2 7a01 	vldmia	r2!, {s14}
 80130d4:	3301      	adds	r3, #1
 80130d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80130da:	e7d6      	b.n	801308a <__kernel_rem_pio2f+0x41a>
 80130dc:	ed72 7a01 	vldmdb	r2!, {s15}
 80130e0:	edd2 6a01 	vldr	s13, [r2, #4]
 80130e4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80130e8:	3801      	subs	r0, #1
 80130ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80130ee:	ed82 7a00 	vstr	s14, [r2]
 80130f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80130f6:	edc2 7a01 	vstr	s15, [r2, #4]
 80130fa:	e79c      	b.n	8013036 <__kernel_rem_pio2f+0x3c6>
 80130fc:	ed73 7a01 	vldmdb	r3!, {s15}
 8013100:	edd3 6a01 	vldr	s13, [r3, #4]
 8013104:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013108:	3a01      	subs	r2, #1
 801310a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801310e:	ed83 7a00 	vstr	s14, [r3]
 8013112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013116:	edc3 7a01 	vstr	s15, [r3, #4]
 801311a:	e78f      	b.n	801303c <__kernel_rem_pio2f+0x3cc>
 801311c:	ed33 7a01 	vldmdb	r3!, {s14}
 8013120:	3c01      	subs	r4, #1
 8013122:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013126:	e78f      	b.n	8013048 <__kernel_rem_pio2f+0x3d8>
 8013128:	eef1 6a66 	vneg.f32	s13, s13
 801312c:	eeb1 7a47 	vneg.f32	s14, s14
 8013130:	edc7 6a00 	vstr	s13, [r7]
 8013134:	ed87 7a01 	vstr	s14, [r7, #4]
 8013138:	eef1 7a67 	vneg.f32	s15, s15
 801313c:	e790      	b.n	8013060 <__kernel_rem_pio2f+0x3f0>
 801313e:	bf00      	nop

08013140 <scalbnf>:
 8013140:	ee10 3a10 	vmov	r3, s0
 8013144:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8013148:	d02b      	beq.n	80131a2 <scalbnf+0x62>
 801314a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801314e:	d302      	bcc.n	8013156 <scalbnf+0x16>
 8013150:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013154:	4770      	bx	lr
 8013156:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801315a:	d123      	bne.n	80131a4 <scalbnf+0x64>
 801315c:	4b24      	ldr	r3, [pc, #144]	@ (80131f0 <scalbnf+0xb0>)
 801315e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80131f4 <scalbnf+0xb4>
 8013162:	4298      	cmp	r0, r3
 8013164:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013168:	db17      	blt.n	801319a <scalbnf+0x5a>
 801316a:	ee10 3a10 	vmov	r3, s0
 801316e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013172:	3a19      	subs	r2, #25
 8013174:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8013178:	4288      	cmp	r0, r1
 801317a:	dd15      	ble.n	80131a8 <scalbnf+0x68>
 801317c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80131f8 <scalbnf+0xb8>
 8013180:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80131fc <scalbnf+0xbc>
 8013184:	ee10 3a10 	vmov	r3, s0
 8013188:	eeb0 7a67 	vmov.f32	s14, s15
 801318c:	2b00      	cmp	r3, #0
 801318e:	bfb8      	it	lt
 8013190:	eef0 7a66 	vmovlt.f32	s15, s13
 8013194:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013198:	4770      	bx	lr
 801319a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013200 <scalbnf+0xc0>
 801319e:	ee27 0a80 	vmul.f32	s0, s15, s0
 80131a2:	4770      	bx	lr
 80131a4:	0dd2      	lsrs	r2, r2, #23
 80131a6:	e7e5      	b.n	8013174 <scalbnf+0x34>
 80131a8:	4410      	add	r0, r2
 80131aa:	28fe      	cmp	r0, #254	@ 0xfe
 80131ac:	dce6      	bgt.n	801317c <scalbnf+0x3c>
 80131ae:	2800      	cmp	r0, #0
 80131b0:	dd06      	ble.n	80131c0 <scalbnf+0x80>
 80131b2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80131b6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80131ba:	ee00 3a10 	vmov	s0, r3
 80131be:	4770      	bx	lr
 80131c0:	f110 0f16 	cmn.w	r0, #22
 80131c4:	da09      	bge.n	80131da <scalbnf+0x9a>
 80131c6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8013200 <scalbnf+0xc0>
 80131ca:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8013204 <scalbnf+0xc4>
 80131ce:	ee10 3a10 	vmov	r3, s0
 80131d2:	eeb0 7a67 	vmov.f32	s14, s15
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	e7d9      	b.n	801318e <scalbnf+0x4e>
 80131da:	3019      	adds	r0, #25
 80131dc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80131e0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80131e4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8013208 <scalbnf+0xc8>
 80131e8:	ee07 3a90 	vmov	s15, r3
 80131ec:	e7d7      	b.n	801319e <scalbnf+0x5e>
 80131ee:	bf00      	nop
 80131f0:	ffff3cb0 	.word	0xffff3cb0
 80131f4:	4c000000 	.word	0x4c000000
 80131f8:	7149f2ca 	.word	0x7149f2ca
 80131fc:	f149f2ca 	.word	0xf149f2ca
 8013200:	0da24260 	.word	0x0da24260
 8013204:	8da24260 	.word	0x8da24260
 8013208:	33000000 	.word	0x33000000

0801320c <floorf>:
 801320c:	ee10 3a10 	vmov	r3, s0
 8013210:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013214:	3a7f      	subs	r2, #127	@ 0x7f
 8013216:	2a16      	cmp	r2, #22
 8013218:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801321c:	dc2b      	bgt.n	8013276 <floorf+0x6a>
 801321e:	2a00      	cmp	r2, #0
 8013220:	da12      	bge.n	8013248 <floorf+0x3c>
 8013222:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013288 <floorf+0x7c>
 8013226:	ee30 0a27 	vadd.f32	s0, s0, s15
 801322a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801322e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013232:	dd06      	ble.n	8013242 <floorf+0x36>
 8013234:	2b00      	cmp	r3, #0
 8013236:	da24      	bge.n	8013282 <floorf+0x76>
 8013238:	2900      	cmp	r1, #0
 801323a:	4b14      	ldr	r3, [pc, #80]	@ (801328c <floorf+0x80>)
 801323c:	bf08      	it	eq
 801323e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8013242:	ee00 3a10 	vmov	s0, r3
 8013246:	4770      	bx	lr
 8013248:	4911      	ldr	r1, [pc, #68]	@ (8013290 <floorf+0x84>)
 801324a:	4111      	asrs	r1, r2
 801324c:	420b      	tst	r3, r1
 801324e:	d0fa      	beq.n	8013246 <floorf+0x3a>
 8013250:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8013288 <floorf+0x7c>
 8013254:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013258:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801325c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013260:	ddef      	ble.n	8013242 <floorf+0x36>
 8013262:	2b00      	cmp	r3, #0
 8013264:	bfbe      	ittt	lt
 8013266:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801326a:	fa40 f202 	asrlt.w	r2, r0, r2
 801326e:	189b      	addlt	r3, r3, r2
 8013270:	ea23 0301 	bic.w	r3, r3, r1
 8013274:	e7e5      	b.n	8013242 <floorf+0x36>
 8013276:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801327a:	d3e4      	bcc.n	8013246 <floorf+0x3a>
 801327c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013280:	4770      	bx	lr
 8013282:	2300      	movs	r3, #0
 8013284:	e7dd      	b.n	8013242 <floorf+0x36>
 8013286:	bf00      	nop
 8013288:	7149f2ca 	.word	0x7149f2ca
 801328c:	bf800000 	.word	0xbf800000
 8013290:	007fffff 	.word	0x007fffff

08013294 <_init>:
 8013294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013296:	bf00      	nop
 8013298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801329a:	bc08      	pop	{r3}
 801329c:	469e      	mov	lr, r3
 801329e:	4770      	bx	lr

080132a0 <_fini>:
 80132a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132a2:	bf00      	nop
 80132a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80132a6:	bc08      	pop	{r3}
 80132a8:	469e      	mov	lr, r3
 80132aa:	4770      	bx	lr
