#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029a3da001d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000029a3da74b70_0 .net "PC", 31 0, v0000029a3da3ad60_0;  1 drivers
v0000029a3da747b0_0 .var "clk", 0 0;
v0000029a3da75610_0 .net "clkout", 0 0, L_0000029a3da70f70;  1 drivers
v0000029a3da74c10_0 .net "cycles_consumed", 31 0, v0000029a3da745d0_0;  1 drivers
v0000029a3da757f0_0 .var "rst", 0 0;
S_0000029a3da004f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000029a3da001d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000029a3da1e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000029a3da1e908 .param/l "add" 0 4 5, C4<100000>;
P_0000029a3da1e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000029a3da1e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000029a3da1e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000029a3da1e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029a3da1ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000029a3da1ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000029a3da1ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029a3da1eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000029a3da1eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000029a3da1eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000029a3da1eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000029a3da1eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029a3da1ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029a3da1ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000029a3da1ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029a3da1ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000029a3da1ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000029a3da1ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029a3da1ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000029a3da1ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000029a3da1eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000029a3da1edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000029a3da1ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029a3da1ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000029a3da71590 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da713d0 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da71520 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da71600 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da71670 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da70d40 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da714b0 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da716e0 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da70f70 .functor OR 1, v0000029a3da747b0_0, v0000029a3da08060_0, C4<0>, C4<0>;
L_0000029a3da71750 .functor OR 1, L_0000029a3dabfbc0, L_0000029a3dabf800, C4<0>, C4<0>;
L_0000029a3da717c0 .functor AND 1, L_0000029a3dabeea0, L_0000029a3dabf8a0, C4<1>, C4<1>;
L_0000029a3da70db0 .functor NOT 1, v0000029a3da757f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3da71980 .functor OR 1, L_0000029a3dac0520, L_0000029a3dabefe0, C4<0>, C4<0>;
L_0000029a3da70e20 .functor OR 1, L_0000029a3da71980, L_0000029a3dac0700, C4<0>, C4<0>;
L_0000029a3da71130 .functor OR 1, L_0000029a3dabf440, L_0000029a3dad6690, C4<0>, C4<0>;
L_0000029a3da70f00 .functor AND 1, L_0000029a3dabf3a0, L_0000029a3da71130, C4<1>, C4<1>;
L_0000029a3da711a0 .functor OR 1, L_0000029a3dad6190, L_0000029a3dad4c50, C4<0>, C4<0>;
L_0000029a3da719f0 .functor AND 1, L_0000029a3dad5bf0, L_0000029a3da711a0, C4<1>, C4<1>;
L_0000029a3da71280 .functor NOT 1, L_0000029a3da70f70, C4<0>, C4<0>, C4<0>;
v0000029a3da39280_0 .net "ALUOp", 3 0, v0000029a3da082e0_0;  1 drivers
v0000029a3da398c0_0 .net "ALUResult", 31 0, v0000029a3da3a720_0;  1 drivers
v0000029a3da39960_0 .net "ALUSrc", 0 0, v0000029a3da07c00_0;  1 drivers
v0000029a3da3df20_0 .net "ALUin2", 31 0, L_0000029a3dad5a10;  1 drivers
v0000029a3da3ee20_0 .net "MemReadEn", 0 0, v0000029a3da08880_0;  1 drivers
v0000029a3da3eb00_0 .net "MemWriteEn", 0 0, v0000029a3da08920_0;  1 drivers
v0000029a3da3db60_0 .net "MemtoReg", 0 0, v0000029a3da08e20_0;  1 drivers
v0000029a3da3dfc0_0 .net "PC", 31 0, v0000029a3da3ad60_0;  alias, 1 drivers
v0000029a3da3e4c0_0 .net "PCPlus1", 31 0, L_0000029a3dac0200;  1 drivers
v0000029a3da3e1a0_0 .net "PCsrc", 0 0, v0000029a3da39d20_0;  1 drivers
v0000029a3da3dc00_0 .net "RegDst", 0 0, v0000029a3da08a60_0;  1 drivers
v0000029a3da3d200_0 .net "RegWriteEn", 0 0, v0000029a3da09320_0;  1 drivers
v0000029a3da3e880_0 .net "WriteRegister", 4 0, L_0000029a3dabfee0;  1 drivers
v0000029a3da3e100_0 .net *"_ivl_0", 0 0, L_0000029a3da71590;  1 drivers
L_0000029a3da76850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3dca0_0 .net/2u *"_ivl_10", 4 0, L_0000029a3da76850;  1 drivers
L_0000029a3da76c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3cf80_0 .net *"_ivl_101", 15 0, L_0000029a3da76c40;  1 drivers
v0000029a3da3dd40_0 .net *"_ivl_102", 31 0, L_0000029a3dabec20;  1 drivers
L_0000029a3da76c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3e920_0 .net *"_ivl_105", 25 0, L_0000029a3da76c88;  1 drivers
L_0000029a3da76cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3eba0_0 .net/2u *"_ivl_106", 31 0, L_0000029a3da76cd0;  1 drivers
v0000029a3da3e560_0 .net *"_ivl_108", 0 0, L_0000029a3dabeea0;  1 drivers
L_0000029a3da76d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3d340_0 .net/2u *"_ivl_110", 5 0, L_0000029a3da76d18;  1 drivers
v0000029a3da3e380_0 .net *"_ivl_112", 0 0, L_0000029a3dabf8a0;  1 drivers
v0000029a3da3d700_0 .net *"_ivl_115", 0 0, L_0000029a3da717c0;  1 drivers
v0000029a3da3e2e0_0 .net *"_ivl_116", 47 0, L_0000029a3dac0480;  1 drivers
L_0000029a3da76d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3ea60_0 .net *"_ivl_119", 15 0, L_0000029a3da76d60;  1 drivers
L_0000029a3da76898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3da3d480_0 .net/2u *"_ivl_12", 5 0, L_0000029a3da76898;  1 drivers
v0000029a3da3d7a0_0 .net *"_ivl_120", 47 0, L_0000029a3dabe860;  1 drivers
L_0000029a3da76da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3d840_0 .net *"_ivl_123", 15 0, L_0000029a3da76da8;  1 drivers
v0000029a3da3dde0_0 .net *"_ivl_125", 0 0, L_0000029a3dabe900;  1 drivers
v0000029a3da3ec40_0 .net *"_ivl_126", 31 0, L_0000029a3dabfb20;  1 drivers
v0000029a3da3e240_0 .net *"_ivl_128", 47 0, L_0000029a3dabfc60;  1 drivers
v0000029a3da3e420_0 .net *"_ivl_130", 47 0, L_0000029a3dac0340;  1 drivers
v0000029a3da3e600_0 .net *"_ivl_132", 47 0, L_0000029a3dabf940;  1 drivers
v0000029a3da3e6a0_0 .net *"_ivl_134", 47 0, L_0000029a3dac05c0;  1 drivers
v0000029a3da3d3e0_0 .net *"_ivl_14", 0 0, L_0000029a3da74a30;  1 drivers
v0000029a3da3e9c0_0 .net *"_ivl_140", 0 0, L_0000029a3da70db0;  1 drivers
L_0000029a3da76e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3de80_0 .net/2u *"_ivl_142", 31 0, L_0000029a3da76e38;  1 drivers
L_0000029a3da76f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000029a3da3e740_0 .net/2u *"_ivl_146", 5 0, L_0000029a3da76f10;  1 drivers
v0000029a3da3d8e0_0 .net *"_ivl_148", 0 0, L_0000029a3dac0520;  1 drivers
L_0000029a3da76f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000029a3da3d2a0_0 .net/2u *"_ivl_150", 5 0, L_0000029a3da76f58;  1 drivers
v0000029a3da3ece0_0 .net *"_ivl_152", 0 0, L_0000029a3dabefe0;  1 drivers
v0000029a3da3e7e0_0 .net *"_ivl_155", 0 0, L_0000029a3da71980;  1 drivers
L_0000029a3da76fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000029a3da3d520_0 .net/2u *"_ivl_156", 5 0, L_0000029a3da76fa0;  1 drivers
v0000029a3da3e060_0 .net *"_ivl_158", 0 0, L_0000029a3dac0700;  1 drivers
L_0000029a3da768e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000029a3da3ed80_0 .net/2u *"_ivl_16", 4 0, L_0000029a3da768e0;  1 drivers
v0000029a3da3d020_0 .net *"_ivl_161", 0 0, L_0000029a3da70e20;  1 drivers
L_0000029a3da76fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3d0c0_0 .net/2u *"_ivl_162", 15 0, L_0000029a3da76fe8;  1 drivers
v0000029a3da3d160_0 .net *"_ivl_164", 31 0, L_0000029a3dabfa80;  1 drivers
v0000029a3da3d5c0_0 .net *"_ivl_167", 0 0, L_0000029a3dabf080;  1 drivers
v0000029a3da3d660_0 .net *"_ivl_168", 15 0, L_0000029a3dabf120;  1 drivers
v0000029a3da3d980_0 .net *"_ivl_170", 31 0, L_0000029a3dabf1c0;  1 drivers
v0000029a3da3da20_0 .net *"_ivl_174", 31 0, L_0000029a3dabf300;  1 drivers
L_0000029a3da77030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3dac0_0 .net *"_ivl_177", 25 0, L_0000029a3da77030;  1 drivers
L_0000029a3da77078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da72c00_0 .net/2u *"_ivl_178", 31 0, L_0000029a3da77078;  1 drivers
v0000029a3da72660_0 .net *"_ivl_180", 0 0, L_0000029a3dabf3a0;  1 drivers
L_0000029a3da770c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da727a0_0 .net/2u *"_ivl_182", 5 0, L_0000029a3da770c0;  1 drivers
v0000029a3da73e20_0 .net *"_ivl_184", 0 0, L_0000029a3dabf440;  1 drivers
L_0000029a3da77108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029a3da73100_0 .net/2u *"_ivl_186", 5 0, L_0000029a3da77108;  1 drivers
v0000029a3da73740_0 .net *"_ivl_188", 0 0, L_0000029a3dad6690;  1 drivers
v0000029a3da72f20_0 .net *"_ivl_19", 4 0, L_0000029a3da74350;  1 drivers
v0000029a3da72520_0 .net *"_ivl_191", 0 0, L_0000029a3da71130;  1 drivers
v0000029a3da73920_0 .net *"_ivl_193", 0 0, L_0000029a3da70f00;  1 drivers
L_0000029a3da77150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3da72840_0 .net/2u *"_ivl_194", 5 0, L_0000029a3da77150;  1 drivers
v0000029a3da72b60_0 .net *"_ivl_196", 0 0, L_0000029a3dad6370;  1 drivers
L_0000029a3da77198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029a3da73380_0 .net/2u *"_ivl_198", 31 0, L_0000029a3da77198;  1 drivers
L_0000029a3da76808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da72340_0 .net/2u *"_ivl_2", 5 0, L_0000029a3da76808;  1 drivers
v0000029a3da72ca0_0 .net *"_ivl_20", 4 0, L_0000029a3da74490;  1 drivers
v0000029a3da723e0_0 .net *"_ivl_200", 31 0, L_0000029a3dad5470;  1 drivers
v0000029a3da72d40_0 .net *"_ivl_204", 31 0, L_0000029a3dad64b0;  1 drivers
L_0000029a3da771e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da728e0_0 .net *"_ivl_207", 25 0, L_0000029a3da771e0;  1 drivers
L_0000029a3da77228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da737e0_0 .net/2u *"_ivl_208", 31 0, L_0000029a3da77228;  1 drivers
v0000029a3da732e0_0 .net *"_ivl_210", 0 0, L_0000029a3dad5bf0;  1 drivers
L_0000029a3da77270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da73240_0 .net/2u *"_ivl_212", 5 0, L_0000029a3da77270;  1 drivers
v0000029a3da73880_0 .net *"_ivl_214", 0 0, L_0000029a3dad6190;  1 drivers
L_0000029a3da772b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029a3da73560_0 .net/2u *"_ivl_216", 5 0, L_0000029a3da772b8;  1 drivers
v0000029a3da72480_0 .net *"_ivl_218", 0 0, L_0000029a3dad4c50;  1 drivers
v0000029a3da72fc0_0 .net *"_ivl_221", 0 0, L_0000029a3da711a0;  1 drivers
v0000029a3da739c0_0 .net *"_ivl_223", 0 0, L_0000029a3da719f0;  1 drivers
L_0000029a3da77300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3da72e80_0 .net/2u *"_ivl_224", 5 0, L_0000029a3da77300;  1 drivers
v0000029a3da73ba0_0 .net *"_ivl_226", 0 0, L_0000029a3dad6050;  1 drivers
v0000029a3da73a60_0 .net *"_ivl_228", 31 0, L_0000029a3dad5010;  1 drivers
v0000029a3da725c0_0 .net *"_ivl_24", 0 0, L_0000029a3da71520;  1 drivers
L_0000029a3da76928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029a3da72020_0 .net/2u *"_ivl_26", 4 0, L_0000029a3da76928;  1 drivers
v0000029a3da731a0_0 .net *"_ivl_29", 4 0, L_0000029a3da74ad0;  1 drivers
v0000029a3da72980_0 .net *"_ivl_32", 0 0, L_0000029a3da71600;  1 drivers
L_0000029a3da76970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029a3da73600_0 .net/2u *"_ivl_34", 4 0, L_0000029a3da76970;  1 drivers
v0000029a3da73420_0 .net *"_ivl_37", 4 0, L_0000029a3da74df0;  1 drivers
v0000029a3da72700_0 .net *"_ivl_40", 0 0, L_0000029a3da71670;  1 drivers
L_0000029a3da769b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da73b00_0 .net/2u *"_ivl_42", 15 0, L_0000029a3da769b8;  1 drivers
v0000029a3da734c0_0 .net *"_ivl_45", 15 0, L_0000029a3dabee00;  1 drivers
v0000029a3da72de0_0 .net *"_ivl_48", 0 0, L_0000029a3da70d40;  1 drivers
v0000029a3da720c0_0 .net *"_ivl_5", 5 0, L_0000029a3da74850;  1 drivers
L_0000029a3da76a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da73060_0 .net/2u *"_ivl_50", 36 0, L_0000029a3da76a00;  1 drivers
L_0000029a3da76a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da72160_0 .net/2u *"_ivl_52", 31 0, L_0000029a3da76a48;  1 drivers
v0000029a3da736a0_0 .net *"_ivl_55", 4 0, L_0000029a3dabed60;  1 drivers
v0000029a3da73c40_0 .net *"_ivl_56", 36 0, L_0000029a3dac0160;  1 drivers
v0000029a3da72a20_0 .net *"_ivl_58", 36 0, L_0000029a3dabf580;  1 drivers
v0000029a3da73ce0_0 .net *"_ivl_62", 0 0, L_0000029a3da714b0;  1 drivers
L_0000029a3da76a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da73d80_0 .net/2u *"_ivl_64", 5 0, L_0000029a3da76a90;  1 drivers
v0000029a3da73ec0_0 .net *"_ivl_67", 5 0, L_0000029a3dabfd00;  1 drivers
v0000029a3da72200_0 .net *"_ivl_70", 0 0, L_0000029a3da716e0;  1 drivers
L_0000029a3da76ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da72ac0_0 .net/2u *"_ivl_72", 57 0, L_0000029a3da76ad8;  1 drivers
L_0000029a3da76b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da722a0_0 .net/2u *"_ivl_74", 31 0, L_0000029a3da76b20;  1 drivers
v0000029a3da74030_0 .net *"_ivl_77", 25 0, L_0000029a3dac00c0;  1 drivers
v0000029a3da75cf0_0 .net *"_ivl_78", 57 0, L_0000029a3dabeae0;  1 drivers
v0000029a3da75250_0 .net *"_ivl_8", 0 0, L_0000029a3da713d0;  1 drivers
v0000029a3da752f0_0 .net *"_ivl_80", 57 0, L_0000029a3dabeb80;  1 drivers
L_0000029a3da76b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029a3da75390_0 .net/2u *"_ivl_84", 31 0, L_0000029a3da76b68;  1 drivers
L_0000029a3da76bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3da756b0_0 .net/2u *"_ivl_88", 5 0, L_0000029a3da76bb0;  1 drivers
v0000029a3da743f0_0 .net *"_ivl_90", 0 0, L_0000029a3dabfbc0;  1 drivers
L_0000029a3da76bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029a3da75a70_0 .net/2u *"_ivl_92", 5 0, L_0000029a3da76bf8;  1 drivers
v0000029a3da74cb0_0 .net *"_ivl_94", 0 0, L_0000029a3dabf800;  1 drivers
v0000029a3da75b10_0 .net *"_ivl_97", 0 0, L_0000029a3da71750;  1 drivers
v0000029a3da759d0_0 .net *"_ivl_98", 47 0, L_0000029a3dabe9a0;  1 drivers
v0000029a3da74fd0_0 .net "adderResult", 31 0, L_0000029a3dac0020;  1 drivers
v0000029a3da75430_0 .net "address", 31 0, L_0000029a3dac03e0;  1 drivers
v0000029a3da75890_0 .net "clk", 0 0, L_0000029a3da70f70;  alias, 1 drivers
v0000029a3da745d0_0 .var "cycles_consumed", 31 0;
v0000029a3da75070_0 .net "extImm", 31 0, L_0000029a3dabf260;  1 drivers
v0000029a3da75110_0 .net "funct", 5 0, L_0000029a3dac0660;  1 drivers
v0000029a3da75bb0_0 .net "hlt", 0 0, v0000029a3da08060_0;  1 drivers
v0000029a3da75d90_0 .net "imm", 15 0, L_0000029a3dabf620;  1 drivers
v0000029a3da74670_0 .net "immediate", 31 0, L_0000029a3dad5ab0;  1 drivers
v0000029a3da754d0_0 .net "input_clk", 0 0, v0000029a3da747b0_0;  1 drivers
v0000029a3da74f30_0 .net "instruction", 31 0, L_0000029a3dabf9e0;  1 drivers
v0000029a3da75e30_0 .net "memoryReadData", 31 0, v0000029a3da39640_0;  1 drivers
v0000029a3da742b0_0 .net "nextPC", 31 0, L_0000029a3dabf4e0;  1 drivers
v0000029a3da75c50_0 .net "opcode", 5 0, L_0000029a3da74990;  1 drivers
v0000029a3da74e90_0 .net "rd", 4 0, L_0000029a3da74530;  1 drivers
v0000029a3da740d0_0 .net "readData1", 31 0, L_0000029a3da712f0;  1 drivers
v0000029a3da748f0_0 .net "readData1_w", 31 0, L_0000029a3dad5830;  1 drivers
v0000029a3da74170_0 .net "readData2", 31 0, L_0000029a3da71910;  1 drivers
v0000029a3da75570_0 .net "rs", 4 0, L_0000029a3da74d50;  1 drivers
v0000029a3da75930_0 .net "rst", 0 0, v0000029a3da757f0_0;  1 drivers
v0000029a3da751b0_0 .net "rt", 4 0, L_0000029a3dabf6c0;  1 drivers
v0000029a3da74710_0 .net "shamt", 31 0, L_0000029a3dabf760;  1 drivers
v0000029a3da75ed0_0 .net "wire_instruction", 31 0, L_0000029a3da71440;  1 drivers
v0000029a3da74210_0 .net "writeData", 31 0, L_0000029a3dad4d90;  1 drivers
v0000029a3da75750_0 .net "zero", 0 0, L_0000029a3dad5510;  1 drivers
L_0000029a3da74850 .part L_0000029a3dabf9e0, 26, 6;
L_0000029a3da74990 .functor MUXZ 6, L_0000029a3da74850, L_0000029a3da76808, L_0000029a3da71590, C4<>;
L_0000029a3da74a30 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da76898;
L_0000029a3da74350 .part L_0000029a3dabf9e0, 11, 5;
L_0000029a3da74490 .functor MUXZ 5, L_0000029a3da74350, L_0000029a3da768e0, L_0000029a3da74a30, C4<>;
L_0000029a3da74530 .functor MUXZ 5, L_0000029a3da74490, L_0000029a3da76850, L_0000029a3da713d0, C4<>;
L_0000029a3da74ad0 .part L_0000029a3dabf9e0, 21, 5;
L_0000029a3da74d50 .functor MUXZ 5, L_0000029a3da74ad0, L_0000029a3da76928, L_0000029a3da71520, C4<>;
L_0000029a3da74df0 .part L_0000029a3dabf9e0, 16, 5;
L_0000029a3dabf6c0 .functor MUXZ 5, L_0000029a3da74df0, L_0000029a3da76970, L_0000029a3da71600, C4<>;
L_0000029a3dabee00 .part L_0000029a3dabf9e0, 0, 16;
L_0000029a3dabf620 .functor MUXZ 16, L_0000029a3dabee00, L_0000029a3da769b8, L_0000029a3da71670, C4<>;
L_0000029a3dabed60 .part L_0000029a3dabf9e0, 6, 5;
L_0000029a3dac0160 .concat [ 5 32 0 0], L_0000029a3dabed60, L_0000029a3da76a48;
L_0000029a3dabf580 .functor MUXZ 37, L_0000029a3dac0160, L_0000029a3da76a00, L_0000029a3da70d40, C4<>;
L_0000029a3dabf760 .part L_0000029a3dabf580, 0, 32;
L_0000029a3dabfd00 .part L_0000029a3dabf9e0, 0, 6;
L_0000029a3dac0660 .functor MUXZ 6, L_0000029a3dabfd00, L_0000029a3da76a90, L_0000029a3da714b0, C4<>;
L_0000029a3dac00c0 .part L_0000029a3dabf9e0, 0, 26;
L_0000029a3dabeae0 .concat [ 26 32 0 0], L_0000029a3dac00c0, L_0000029a3da76b20;
L_0000029a3dabeb80 .functor MUXZ 58, L_0000029a3dabeae0, L_0000029a3da76ad8, L_0000029a3da716e0, C4<>;
L_0000029a3dac03e0 .part L_0000029a3dabeb80, 0, 32;
L_0000029a3dac0200 .arith/sum 32, v0000029a3da3ad60_0, L_0000029a3da76b68;
L_0000029a3dabfbc0 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da76bb0;
L_0000029a3dabf800 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da76bf8;
L_0000029a3dabe9a0 .concat [ 32 16 0 0], L_0000029a3dac03e0, L_0000029a3da76c40;
L_0000029a3dabec20 .concat [ 6 26 0 0], L_0000029a3da74990, L_0000029a3da76c88;
L_0000029a3dabeea0 .cmp/eq 32, L_0000029a3dabec20, L_0000029a3da76cd0;
L_0000029a3dabf8a0 .cmp/eq 6, L_0000029a3dac0660, L_0000029a3da76d18;
L_0000029a3dac0480 .concat [ 32 16 0 0], L_0000029a3da712f0, L_0000029a3da76d60;
L_0000029a3dabe860 .concat [ 32 16 0 0], v0000029a3da3ad60_0, L_0000029a3da76da8;
L_0000029a3dabe900 .part L_0000029a3dabf620, 15, 1;
LS_0000029a3dabfb20_0_0 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_4 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_8 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_12 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_16 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_20 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_24 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_0_28 .concat [ 1 1 1 1], L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900, L_0000029a3dabe900;
LS_0000029a3dabfb20_1_0 .concat [ 4 4 4 4], LS_0000029a3dabfb20_0_0, LS_0000029a3dabfb20_0_4, LS_0000029a3dabfb20_0_8, LS_0000029a3dabfb20_0_12;
LS_0000029a3dabfb20_1_4 .concat [ 4 4 4 4], LS_0000029a3dabfb20_0_16, LS_0000029a3dabfb20_0_20, LS_0000029a3dabfb20_0_24, LS_0000029a3dabfb20_0_28;
L_0000029a3dabfb20 .concat [ 16 16 0 0], LS_0000029a3dabfb20_1_0, LS_0000029a3dabfb20_1_4;
L_0000029a3dabfc60 .concat [ 16 32 0 0], L_0000029a3dabf620, L_0000029a3dabfb20;
L_0000029a3dac0340 .arith/sum 48, L_0000029a3dabe860, L_0000029a3dabfc60;
L_0000029a3dabf940 .functor MUXZ 48, L_0000029a3dac0340, L_0000029a3dac0480, L_0000029a3da717c0, C4<>;
L_0000029a3dac05c0 .functor MUXZ 48, L_0000029a3dabf940, L_0000029a3dabe9a0, L_0000029a3da71750, C4<>;
L_0000029a3dac0020 .part L_0000029a3dac05c0, 0, 32;
L_0000029a3dabf4e0 .functor MUXZ 32, L_0000029a3dac0200, L_0000029a3dac0020, v0000029a3da39d20_0, C4<>;
L_0000029a3dabf9e0 .functor MUXZ 32, L_0000029a3da71440, L_0000029a3da76e38, L_0000029a3da70db0, C4<>;
L_0000029a3dac0520 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da76f10;
L_0000029a3dabefe0 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da76f58;
L_0000029a3dac0700 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da76fa0;
L_0000029a3dabfa80 .concat [ 16 16 0 0], L_0000029a3dabf620, L_0000029a3da76fe8;
L_0000029a3dabf080 .part L_0000029a3dabf620, 15, 1;
LS_0000029a3dabf120_0_0 .concat [ 1 1 1 1], L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080;
LS_0000029a3dabf120_0_4 .concat [ 1 1 1 1], L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080;
LS_0000029a3dabf120_0_8 .concat [ 1 1 1 1], L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080;
LS_0000029a3dabf120_0_12 .concat [ 1 1 1 1], L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080, L_0000029a3dabf080;
L_0000029a3dabf120 .concat [ 4 4 4 4], LS_0000029a3dabf120_0_0, LS_0000029a3dabf120_0_4, LS_0000029a3dabf120_0_8, LS_0000029a3dabf120_0_12;
L_0000029a3dabf1c0 .concat [ 16 16 0 0], L_0000029a3dabf620, L_0000029a3dabf120;
L_0000029a3dabf260 .functor MUXZ 32, L_0000029a3dabf1c0, L_0000029a3dabfa80, L_0000029a3da70e20, C4<>;
L_0000029a3dabf300 .concat [ 6 26 0 0], L_0000029a3da74990, L_0000029a3da77030;
L_0000029a3dabf3a0 .cmp/eq 32, L_0000029a3dabf300, L_0000029a3da77078;
L_0000029a3dabf440 .cmp/eq 6, L_0000029a3dac0660, L_0000029a3da770c0;
L_0000029a3dad6690 .cmp/eq 6, L_0000029a3dac0660, L_0000029a3da77108;
L_0000029a3dad6370 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da77150;
L_0000029a3dad5470 .functor MUXZ 32, L_0000029a3dabf260, L_0000029a3da77198, L_0000029a3dad6370, C4<>;
L_0000029a3dad5ab0 .functor MUXZ 32, L_0000029a3dad5470, L_0000029a3dabf760, L_0000029a3da70f00, C4<>;
L_0000029a3dad64b0 .concat [ 6 26 0 0], L_0000029a3da74990, L_0000029a3da771e0;
L_0000029a3dad5bf0 .cmp/eq 32, L_0000029a3dad64b0, L_0000029a3da77228;
L_0000029a3dad6190 .cmp/eq 6, L_0000029a3dac0660, L_0000029a3da77270;
L_0000029a3dad4c50 .cmp/eq 6, L_0000029a3dac0660, L_0000029a3da772b8;
L_0000029a3dad6050 .cmp/eq 6, L_0000029a3da74990, L_0000029a3da77300;
L_0000029a3dad5010 .functor MUXZ 32, L_0000029a3da712f0, v0000029a3da3ad60_0, L_0000029a3dad6050, C4<>;
L_0000029a3dad5830 .functor MUXZ 32, L_0000029a3dad5010, L_0000029a3da71910, L_0000029a3da719f0, C4<>;
S_0000029a3da00680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029a3d9fa180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029a3da718a0 .functor NOT 1, v0000029a3da07c00_0, C4<0>, C4<0>, C4<0>;
v0000029a3da081a0_0 .net *"_ivl_0", 0 0, L_0000029a3da718a0;  1 drivers
v0000029a3da090a0_0 .net "in1", 31 0, L_0000029a3da71910;  alias, 1 drivers
v0000029a3da07de0_0 .net "in2", 31 0, L_0000029a3dad5ab0;  alias, 1 drivers
v0000029a3da08100_0 .net "out", 31 0, L_0000029a3dad5a10;  alias, 1 drivers
v0000029a3da084c0_0 .net "s", 0 0, v0000029a3da07c00_0;  alias, 1 drivers
L_0000029a3dad5a10 .functor MUXZ 32, L_0000029a3dad5ab0, L_0000029a3da71910, L_0000029a3da718a0, C4<>;
S_0000029a3d9a4450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000029a3da70090 .param/l "RType" 0 4 2, C4<000000>;
P_0000029a3da700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000029a3da70100 .param/l "addi" 0 4 8, C4<001000>;
P_0000029a3da70138 .param/l "addu" 0 4 5, C4<100001>;
P_0000029a3da70170 .param/l "and_" 0 4 5, C4<100100>;
P_0000029a3da701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029a3da701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029a3da70218 .param/l "bne" 0 4 10, C4<000101>;
P_0000029a3da70250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029a3da70288 .param/l "j" 0 4 12, C4<000010>;
P_0000029a3da702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000029a3da702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029a3da70330 .param/l "lw" 0 4 8, C4<100011>;
P_0000029a3da70368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029a3da703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029a3da703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029a3da70410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029a3da70448 .param/l "sll" 0 4 6, C4<000000>;
P_0000029a3da70480 .param/l "slt" 0 4 5, C4<101010>;
P_0000029a3da704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029a3da704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029a3da70528 .param/l "sub" 0 4 5, C4<100010>;
P_0000029a3da70560 .param/l "subu" 0 4 5, C4<100011>;
P_0000029a3da70598 .param/l "sw" 0 4 8, C4<101011>;
P_0000029a3da705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029a3da70608 .param/l "xori" 0 4 8, C4<001110>;
v0000029a3da082e0_0 .var "ALUOp", 3 0;
v0000029a3da07c00_0 .var "ALUSrc", 0 0;
v0000029a3da08880_0 .var "MemReadEn", 0 0;
v0000029a3da08920_0 .var "MemWriteEn", 0 0;
v0000029a3da08e20_0 .var "MemtoReg", 0 0;
v0000029a3da08a60_0 .var "RegDst", 0 0;
v0000029a3da09320_0 .var "RegWriteEn", 0 0;
v0000029a3da093c0_0 .net "funct", 5 0, L_0000029a3dac0660;  alias, 1 drivers
v0000029a3da08060_0 .var "hlt", 0 0;
v0000029a3da07fc0_0 .net "opcode", 5 0, L_0000029a3da74990;  alias, 1 drivers
v0000029a3da08600_0 .net "rst", 0 0, v0000029a3da757f0_0;  alias, 1 drivers
E_0000029a3d9f9b80 .event anyedge, v0000029a3da08600_0, v0000029a3da07fc0_0, v0000029a3da093c0_0;
S_0000029a3d9a46a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000029a3d9fa600 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000029a3da71440 .functor BUFZ 32, L_0000029a3dabfda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a3da09460_0 .net "Data_Out", 31 0, L_0000029a3da71440;  alias, 1 drivers
v0000029a3da09500 .array "InstMem", 0 1023, 31 0;
v0000029a3da095a0_0 .net *"_ivl_0", 31 0, L_0000029a3dabfda0;  1 drivers
v0000029a3da078e0_0 .net *"_ivl_3", 9 0, L_0000029a3dabfe40;  1 drivers
v0000029a3da07ca0_0 .net *"_ivl_4", 11 0, L_0000029a3dac02a0;  1 drivers
L_0000029a3da76df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a3da07980_0 .net *"_ivl_7", 1 0, L_0000029a3da76df0;  1 drivers
v0000029a3da08380_0 .net "addr", 31 0, v0000029a3da3ad60_0;  alias, 1 drivers
v0000029a3da07a20_0 .var/i "i", 31 0;
L_0000029a3dabfda0 .array/port v0000029a3da09500, L_0000029a3dac02a0;
L_0000029a3dabfe40 .part v0000029a3da3ad60_0, 0, 10;
L_0000029a3dac02a0 .concat [ 10 2 0 0], L_0000029a3dabfe40, L_0000029a3da76df0;
S_0000029a3d8c69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000029a3da712f0 .functor BUFZ 32, L_0000029a3dabff80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a3da71910 .functor BUFZ 32, L_0000029a3dabef40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a3da07d40_0 .net *"_ivl_0", 31 0, L_0000029a3dabff80;  1 drivers
v0000029a3da08ba0_0 .net *"_ivl_10", 6 0, L_0000029a3dabecc0;  1 drivers
L_0000029a3da76ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a3d9e3e30_0 .net *"_ivl_13", 1 0, L_0000029a3da76ec8;  1 drivers
v0000029a3d9e4bf0_0 .net *"_ivl_2", 6 0, L_0000029a3dabea40;  1 drivers
L_0000029a3da76e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a3da39460_0 .net *"_ivl_5", 1 0, L_0000029a3da76e80;  1 drivers
v0000029a3da39c80_0 .net *"_ivl_8", 31 0, L_0000029a3dabef40;  1 drivers
v0000029a3da38f60_0 .net "clk", 0 0, L_0000029a3da70f70;  alias, 1 drivers
v0000029a3da3a2c0_0 .var/i "i", 31 0;
v0000029a3da39500_0 .net "readData1", 31 0, L_0000029a3da712f0;  alias, 1 drivers
v0000029a3da39a00_0 .net "readData2", 31 0, L_0000029a3da71910;  alias, 1 drivers
v0000029a3da3a040_0 .net "readRegister1", 4 0, L_0000029a3da74d50;  alias, 1 drivers
v0000029a3da39320_0 .net "readRegister2", 4 0, L_0000029a3dabf6c0;  alias, 1 drivers
v0000029a3da3a360 .array "registers", 31 0, 31 0;
v0000029a3da396e0_0 .net "rst", 0 0, v0000029a3da757f0_0;  alias, 1 drivers
v0000029a3da3a400_0 .net "we", 0 0, v0000029a3da09320_0;  alias, 1 drivers
v0000029a3da3a4a0_0 .net "writeData", 31 0, L_0000029a3dad4d90;  alias, 1 drivers
v0000029a3da39aa0_0 .net "writeRegister", 4 0, L_0000029a3dabfee0;  alias, 1 drivers
E_0000029a3d9f7680/0 .event negedge, v0000029a3da08600_0;
E_0000029a3d9f7680/1 .event posedge, v0000029a3da38f60_0;
E_0000029a3d9f7680 .event/or E_0000029a3d9f7680/0, E_0000029a3d9f7680/1;
L_0000029a3dabff80 .array/port v0000029a3da3a360, L_0000029a3dabea40;
L_0000029a3dabea40 .concat [ 5 2 0 0], L_0000029a3da74d50, L_0000029a3da76e80;
L_0000029a3dabef40 .array/port v0000029a3da3a360, L_0000029a3dabecc0;
L_0000029a3dabecc0 .concat [ 5 2 0 0], L_0000029a3dabf6c0, L_0000029a3da76ec8;
S_0000029a3d8c6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029a3d8c69c0;
 .timescale 0 0;
v0000029a3da08560_0 .var/i "i", 31 0;
S_0000029a3d9a1af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000029a3d9f8500 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000029a3da71830 .functor NOT 1, v0000029a3da08a60_0, C4<0>, C4<0>, C4<0>;
v0000029a3da3a220_0 .net *"_ivl_0", 0 0, L_0000029a3da71830;  1 drivers
v0000029a3da3ae00_0 .net "in1", 4 0, L_0000029a3dabf6c0;  alias, 1 drivers
v0000029a3da3a9a0_0 .net "in2", 4 0, L_0000029a3da74530;  alias, 1 drivers
v0000029a3da39000_0 .net "out", 4 0, L_0000029a3dabfee0;  alias, 1 drivers
v0000029a3da3a540_0 .net "s", 0 0, v0000029a3da08a60_0;  alias, 1 drivers
L_0000029a3dabfee0 .functor MUXZ 5, L_0000029a3da74530, L_0000029a3dabf6c0, L_0000029a3da71830, C4<>;
S_0000029a3d9a1c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029a3d9f7e00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029a3da70c60 .functor NOT 1, v0000029a3da08e20_0, C4<0>, C4<0>, C4<0>;
v0000029a3da3a5e0_0 .net *"_ivl_0", 0 0, L_0000029a3da70c60;  1 drivers
v0000029a3da390a0_0 .net "in1", 31 0, v0000029a3da3a720_0;  alias, 1 drivers
v0000029a3da39b40_0 .net "in2", 31 0, v0000029a3da39640_0;  alias, 1 drivers
v0000029a3da39be0_0 .net "out", 31 0, L_0000029a3dad4d90;  alias, 1 drivers
v0000029a3da3a180_0 .net "s", 0 0, v0000029a3da08e20_0;  alias, 1 drivers
L_0000029a3dad4d90 .functor MUXZ 32, v0000029a3da39640_0, v0000029a3da3a720_0, L_0000029a3da70c60, C4<>;
S_0000029a3d98dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000029a3d98df00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000029a3d98df38 .param/l "AND" 0 9 12, C4<0010>;
P_0000029a3d98df70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000029a3d98dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000029a3d98dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000029a3d98e018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000029a3d98e050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000029a3d98e088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000029a3d98e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000029a3d98e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000029a3d98e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000029a3d98e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000029a3da77348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3da3aa40_0 .net/2u *"_ivl_0", 31 0, L_0000029a3da77348;  1 drivers
v0000029a3da3a680_0 .net "opSel", 3 0, v0000029a3da082e0_0;  alias, 1 drivers
v0000029a3da39f00_0 .net "operand1", 31 0, L_0000029a3dad5830;  alias, 1 drivers
v0000029a3da393c0_0 .net "operand2", 31 0, L_0000029a3dad5a10;  alias, 1 drivers
v0000029a3da3a720_0 .var "result", 31 0;
v0000029a3da3aae0_0 .net "zero", 0 0, L_0000029a3dad5510;  alias, 1 drivers
E_0000029a3d9f7f40 .event anyedge, v0000029a3da082e0_0, v0000029a3da39f00_0, v0000029a3da08100_0;
L_0000029a3dad5510 .cmp/eq 32, v0000029a3da3a720_0, L_0000029a3da77348;
S_0000029a3d9d4950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000029a3da70650 .param/l "RType" 0 4 2, C4<000000>;
P_0000029a3da70688 .param/l "add" 0 4 5, C4<100000>;
P_0000029a3da706c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000029a3da706f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000029a3da70730 .param/l "and_" 0 4 5, C4<100100>;
P_0000029a3da70768 .param/l "andi" 0 4 8, C4<001100>;
P_0000029a3da707a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029a3da707d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029a3da70810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029a3da70848 .param/l "j" 0 4 12, C4<000010>;
P_0000029a3da70880 .param/l "jal" 0 4 12, C4<000011>;
P_0000029a3da708b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029a3da708f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000029a3da70928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029a3da70960 .param/l "or_" 0 4 5, C4<100101>;
P_0000029a3da70998 .param/l "ori" 0 4 8, C4<001101>;
P_0000029a3da709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029a3da70a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000029a3da70a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000029a3da70a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000029a3da70ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029a3da70ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029a3da70b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000029a3da70b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000029a3da70b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029a3da70bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000029a3da39d20_0 .var "PCsrc", 0 0;
v0000029a3da395a0_0 .net "funct", 5 0, L_0000029a3dac0660;  alias, 1 drivers
v0000029a3da39dc0_0 .net "opcode", 5 0, L_0000029a3da74990;  alias, 1 drivers
v0000029a3da39fa0_0 .net "operand1", 31 0, L_0000029a3da712f0;  alias, 1 drivers
v0000029a3da39820_0 .net "operand2", 31 0, L_0000029a3dad5a10;  alias, 1 drivers
v0000029a3da3a860_0 .net "rst", 0 0, v0000029a3da757f0_0;  alias, 1 drivers
E_0000029a3d9f9240/0 .event anyedge, v0000029a3da08600_0, v0000029a3da07fc0_0, v0000029a3da39500_0, v0000029a3da08100_0;
E_0000029a3d9f9240/1 .event anyedge, v0000029a3da093c0_0;
E_0000029a3d9f9240 .event/or E_0000029a3d9f9240/0, E_0000029a3d9f9240/1;
S_0000029a3d9d4ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000029a3da3ab80 .array "DataMem", 0 1023, 31 0;
v0000029a3da39e60_0 .net "address", 31 0, v0000029a3da3a720_0;  alias, 1 drivers
v0000029a3da39140_0 .net "clock", 0 0, L_0000029a3da71280;  1 drivers
v0000029a3da3a7c0_0 .net "data", 31 0, L_0000029a3da71910;  alias, 1 drivers
v0000029a3da3a0e0_0 .var/i "i", 31 0;
v0000029a3da39640_0 .var "q", 31 0;
v0000029a3da3a900_0 .net "rden", 0 0, v0000029a3da08880_0;  alias, 1 drivers
v0000029a3da3ac20_0 .net "wren", 0 0, v0000029a3da08920_0;  alias, 1 drivers
E_0000029a3d9f9440 .event posedge, v0000029a3da39140_0;
S_0000029a3da71c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000029a3da004f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000029a3d9f8000 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000029a3da3acc0_0 .net "PCin", 31 0, L_0000029a3dabf4e0;  alias, 1 drivers
v0000029a3da3ad60_0 .var "PCout", 31 0;
v0000029a3da39780_0 .net "clk", 0 0, L_0000029a3da70f70;  alias, 1 drivers
v0000029a3da391e0_0 .net "rst", 0 0, v0000029a3da757f0_0;  alias, 1 drivers
    .scope S_0000029a3d9d4950;
T_0 ;
    %wait E_0000029a3d9f9240;
    %load/vec4 v0000029a3da3a860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a3da39d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029a3da39dc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000029a3da39fa0_0;
    %load/vec4 v0000029a3da39820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000029a3da39dc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000029a3da39fa0_0;
    %load/vec4 v0000029a3da39820_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000029a3da39dc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000029a3da39dc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000029a3da39dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000029a3da395a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000029a3da39d20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029a3da71c20;
T_1 ;
    %wait E_0000029a3d9f7680;
    %load/vec4 v0000029a3da391e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a3da3ad60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029a3da3acc0_0;
    %assign/vec4 v0000029a3da3ad60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029a3d9a46a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3da07a20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029a3da07a20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a3da07a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %load/vec4 v0000029a3da07a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3da07a20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da09500, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000029a3d9a4450;
T_3 ;
    %wait E_0000029a3d9f9b80;
    %load/vec4 v0000029a3da08600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000029a3da08060_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3da08920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3da08e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3da08880_0, 0;
    %assign/vec4 v0000029a3da08a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000029a3da08060_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000029a3da082e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000029a3da07c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3da09320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3da08920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3da08e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3da08880_0, 0, 1;
    %store/vec4 v0000029a3da08a60_0, 0, 1;
    %load/vec4 v0000029a3da07fc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da08060_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da08a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %load/vec4 v0000029a3da093c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da08a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a3da08a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da08880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da09320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da08e20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da08920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3da07c00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3da082e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029a3d8c69c0;
T_4 ;
    %wait E_0000029a3d9f7680;
    %fork t_1, S_0000029a3d8c6b50;
    %jmp t_0;
    .scope S_0000029a3d8c6b50;
t_1 ;
    %load/vec4 v0000029a3da396e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3da08560_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000029a3da08560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a3da08560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3a360, 0, 4;
    %load/vec4 v0000029a3da08560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3da08560_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029a3da3a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000029a3da3a4a0_0;
    %load/vec4 v0000029a3da39aa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3a360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3a360, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029a3d8c69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029a3d8c69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3da3a2c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000029a3da3a2c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000029a3da3a2c0_0;
    %ix/getv/s 4, v0000029a3da3a2c0_0;
    %load/vec4a v0000029a3da3a360, 4;
    %ix/getv/s 4, v0000029a3da3a2c0_0;
    %load/vec4a v0000029a3da3a360, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029a3da3a2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3da3a2c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000029a3d98dd70;
T_6 ;
    %wait E_0000029a3d9f7f40;
    %load/vec4 v0000029a3da3a680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %add;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %sub;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %and;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %or;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %xor;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %or;
    %inv;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000029a3da39f00_0;
    %load/vec4 v0000029a3da393c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000029a3da393c0_0;
    %load/vec4 v0000029a3da39f00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000029a3da39f00_0;
    %ix/getv 4, v0000029a3da393c0_0;
    %shiftl 4;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000029a3da39f00_0;
    %ix/getv 4, v0000029a3da393c0_0;
    %shiftr 4;
    %assign/vec4 v0000029a3da3a720_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029a3d9d4ae0;
T_7 ;
    %wait E_0000029a3d9f9440;
    %load/vec4 v0000029a3da3a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029a3da39e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029a3da3ab80, 4;
    %assign/vec4 v0000029a3da39640_0, 0;
T_7.0 ;
    %load/vec4 v0000029a3da3ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029a3da3a7c0_0;
    %ix/getv 3, v0000029a3da39e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029a3d9d4ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3da3a0e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000029a3da3a0e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a3da3a0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %load/vec4 v0000029a3da3a0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3da3a0e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3da3ab80, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000029a3d9d4ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3da3a0e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000029a3da3a0e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000029a3da3a0e0_0;
    %load/vec4a v0000029a3da3ab80, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000029a3da3a0e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029a3da3a0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3da3a0e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000029a3da004f0;
T_10 ;
    %wait E_0000029a3d9f7680;
    %load/vec4 v0000029a3da75930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a3da745d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029a3da745d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029a3da745d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029a3da001d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a3da747b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a3da757f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029a3da001d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000029a3da747b0_0;
    %inv;
    %assign/vec4 v0000029a3da747b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029a3da001d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a3da757f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a3da757f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000029a3da74c10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
