sp_name,launch_clock_latency,clock_latency_mean,clock_latency_std
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[1]/CLK,3227.7771,3227.777100,0.000000
wishbone_slave_unit_pci_initiator_if_current_last_reg/CLK,3128.041016,3128.041016,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[31]/CLK,3227.879395,3227.879395,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[0]/CLK,2659.577637,2659.577637,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[1]/CLK,2633.413818,2633.413818,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[2]/CLK,2641.931641,2641.931641,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_wgrey_next_sync_data_out_reg[3]/CLK,2628.81958,2628.819580,0.000000
input_register_pci_ad_reg_out_reg[5]/CLK,3127.80542,3127.805420,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[2]/CLK,2885.094238,2885.094238,0.000000
wishbone_slave_unit_del_sync_bc_out_reg[2]/CLK,3124.791992,3124.791992,0.000000
wishbone_slave_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[0]/CLK,2434.195801,2434.195801,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[33]/CLK,3144.826904,3144.826904,0.000000
wishbone_slave_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[1]/CLK,2420.631592,2420.631592,0.000000
wishbone_slave_unit_fifos_wbw_outTransactionCount_reg[2]/CLK,2383.686523,2383.686523,0.000000
wishbone_slave_unit_fifos_wbw_outTransactionCount_reg[1]/CLK,2383.594727,2383.594727,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[36]/CLK,3005.634766,3005.634766,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[1]/CLK,2866.215332,2866.215332,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_reg[3]/CLK,2885.093018,2885.093018,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_addr_reg[1]/CLK,2316.731934,2316.731934,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_addr_reg[2]/CLK,2316.934814,2316.934814,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_addr_reg[0]/CLK,2316.443115,2316.443115,0.000000
wishbone_slave_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[2]/CLK,2444.931396,2444.931396,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wclk_rgrey_minus1_reg[0]/CLK,2688.686279,2688.686279,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[1]/CLK,2151.201416,2151.201416,0.000000
wishbone_slave_unit_pci_initiator_if_read_bound_reg/CLK,3128.079346,3128.079346,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[0]/CLK,2316.959229,2316.959229,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[1]/CLK,2135.76709,2135.767090,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[2]/CLK,2124.621094,2124.621094,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[2]/CLK,2157.4646,2157.464600,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[1]/CLK,2157.431885,2157.431885,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[2]/CLK,3125.345703,3125.345703,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[3]/CLK,2013.528564,2013.528564,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[2]/CLK,1992.696411,1992.696411,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[3]/CLK,3124.63208,3124.632080,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[1]/CLK,3125.128174,3125.128174,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[31]/CLK,3125.973633,3125.973633,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[0]/CLK,1986.571777,1986.571777,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_be_reg[0]/CLK,3125.896729,3125.896729,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[3]/CLK,1944.011597,1944.011597,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][22]/CLK,3734.809814,3734.809814,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][20]/CLK,3717.42627,3717.426270,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][14]/CLK,3782.519531,3782.519531,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[15][10]/CLK,3782.170654,3782.170654,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[14][18]/CLK,3770.84668,3770.846680,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][11]/CLK,3782.387939,3782.387939,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[15][15]/CLK,3777.519775,3777.519775,0.000000
configuration_i_wb_init_complete_sync_sync_data_out_reg[0]/CLK,3128.025391,3128.025391,0.000000
wishbone_slave_unit_del_sync_comp_flush_out_reg/CLK,1793.112915,1793.112915,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[10][17]/CLK,3709.421631,3709.421631,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[8]/CLK,3478.797119,3478.797119,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[15][16]/CLK,3782.196045,3782.196045,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[15][21]/CLK,3782.204102,3782.204102,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[14][13]/CLK,3777.256836,3777.256836,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][12]/CLK,3782.512939,3782.512939,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[20]/CLK,3478.81665,3478.816650,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[28]/CLK,3144.805176,3144.805176,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[17]/CLK,3125.912109,3125.912109,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[21]/CLK,3126.026123,3126.026123,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[13]/CLK,3126.011719,3126.011719,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][14]/CLK,2193.498291,2193.498291,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[9]/CLK,3478.782715,3478.782715,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[15]/CLK,3478.657715,3478.657715,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[26]/CLK,3462.653809,3462.653809,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][24]/CLK,2186.052734,2186.052734,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[5]/CLK,3492.970215,3492.970215,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[27]/CLK,3439.897461,3439.897461,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[5]/CLK,3456.101074,3456.101074,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][16]/CLK,2180.315674,2180.315674,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[8]/CLK,3451.977295,3451.977295,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[29]/CLK,3478.942139,3478.942139,0.000000
configuration_rst_inactive_reg/CLK,1633.167236,1633.167236,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[29]/CLK,3464.865967,3464.865967,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[13]/CLK,3478.756592,3478.756592,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[16]/CLK,3478.892334,3478.892334,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[17]/CLK,3393.585938,3393.585938,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][30]/CLK,2185.988037,2185.988037,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[9]/CLK,3448.736816,3448.736816,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[31]/CLK,3449.715576,3449.715576,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[12]/CLK,3435.629639,3435.629639,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][8]/CLK,2186.574463,2186.574463,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_waddr_reg[1]/CLK,2157.572754,2157.572754,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_waddr_reg[2]/CLK,2157.651855,2157.651855,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[14]/CLK,3432.408447,3432.408447,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[24]/CLK,3335.790283,3335.790283,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[3]/CLK,3227.308594,3227.308594,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[2]/CLK,3227.729004,3227.729004,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[19]/CLK,3412.220459,3412.220459,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[23]/CLK,3405.599609,3405.599609,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[1]/CLK,3227.540527,3227.540527,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[28]/CLK,3327.547119,3327.547119,0.000000
configuration_command_bit2_0_reg[0]/CLK,1901.047729,1901.047729,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[25]/CLK,3383.457764,3383.457764,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[25]/CLK,3382.260498,3382.260498,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[4]/CLK,3408.95459,3408.954590,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[11]/CLK,3335.808105,3335.808105,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[2]/CLK,3227.846191,3227.846191,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[28]/CLK,3335.702393,3335.702393,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[7]/CLK,3304.837158,3304.837158,0.000000
input_register_pci_ad_reg_out_reg[2]/CLK,1814.455811,1814.455811,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[24]/CLK,3335.729492,3335.729492,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[3]/CLK,3227.354492,3227.354492,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[0]/CLK,3144.80127,3144.801270,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[30]/CLK,3335.682617,3335.682617,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[2]/CLK,3227.03125,3227.031250,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[6]/CLK,3335.720459,3335.720459,0.000000
wishbone_slave_unit_pci_initiator_if_be_out_reg[2]/CLK,3126.470947,3126.470947,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[18]/CLK,3227.687744,3227.687744,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[6]/CLK,3227.852295,3227.852295,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[26]/CLK,3227.752197,3227.752197,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[32]/CLK,3124.24585,3124.245850,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[23]/CLK,3407.97998,3407.979980,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[35]/CLK,3144.800049,3144.800049,0.000000
wishbone_slave_unit_pci_initiator_if_be_out_reg[0]/CLK,3126.593506,3126.593506,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[16]/CLK,3127.663574,3127.663574,0.000000
configuration_pci_ba0_bit31_8_reg[28]/CLK,1893.772705,1893.772705,0.000000
wishbone_slave_unit_wishbone_slave_wbw_data_out_sel_reg_reg/CLK,3119.897949,3119.897949,0.000000
input_register_pci_ad_reg_out_reg[0]/CLK,1871.783813,1871.783813,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][22]/CLK,2196.990723,2196.990723,0.000000
wishbone_slave_unit_del_sync_comp_req_pending_reg/CLK,1345.77063,1345.770630,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[1]/CLK,3227.129395,3227.129395,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[14]/CLK,3226.9729,3226.972900,0.000000
input_register_pci_ad_reg_out_reg[6]/CLK,1843.591675,1843.591675,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[3]/CLK,3122.037109,3122.037109,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[17]/CLK,3119.525635,3119.525635,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[0]/CLK,3120.091064,3120.091064,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[25]/CLK,3124.228027,3124.228027,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[5]/CLK,3212.165039,3212.165039,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[24]/CLK,3119.394775,3119.394775,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[28]/CLK,3117.92041,3117.920410,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[27]/CLK,3121.578613,3121.578613,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[4]/CLK,3226.898682,3226.898682,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[26]/CLK,3124.242676,3124.242676,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[22]/CLK,3129.61084,3129.610840,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[20]/CLK,3119.684814,3119.684814,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[19]/CLK,3426.697998,3426.697998,0.000000
wishbone_slave_unit_pci_initiator_if_data_source_reg/CLK,3126.298828,3126.298828,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[2]/CLK,3120.202637,3120.202637,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[11]/CLK,3188.362793,3188.362793,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[21]/CLK,3120.650879,3120.650879,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[13]/CLK,3119.913574,3119.913574,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[15]/CLK,3123.731934,3123.731934,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[31]/CLK,3123.890869,3123.890869,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[8]/CLK,3144.797607,3144.797607,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][12]/CLK,2195.375732,2195.375732,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[7]/CLK,3123.543701,3123.543701,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[6]/CLK,3124.165283,3124.165283,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[9]/CLK,3119.843018,3119.843018,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][20]/CLK,2193.728516,2193.728516,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[12]/CLK,3124.071777,3124.071777,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[16]/CLK,3119.849609,3119.849609,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[23]/CLK,3123.734863,3123.734863,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[19]/CLK,3117.733643,3117.733643,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_do_reg_b_reg[30]/CLK,3324.642822,3324.642822,0.000000
wishbone_slave_unit_pci_initiator_if_last_transfered_reg/CLK,1203.439819,1203.439819,0.000000
configuration_wb_init_complete_out_reg/CLK,1347.595093,1347.595093,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][30]/CLK,2335.602783,2335.602783,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][18]/CLK,2323.141846,2323.141846,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[22]/CLK,3478.670166,3478.670166,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[14]/CLK,3478.671143,3478.671143,0.000000
wishbone_slave_unit_wishbone_slave_img_wallow_reg/CLK,1347.342407,1347.342407,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[10]/CLK,3172.565674,3172.565674,0.000000
input_register_pci_ad_reg_out_reg[7]/CLK,1563.068481,1563.068481,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[10]/CLK,3005.503418,3005.503418,0.000000
input_register_pci_ad_reg_out_reg[3]/CLK,1563.065186,1563.065186,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[16]/CLK,2522.444824,2522.444824,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_reg[1]/CLK,1434.605347,1434.605347,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[4]/CLK,3478.653564,3478.653564,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_rgrey_minus2_sync_data_out_reg[0]/CLK,1086.567383,1086.567383,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][37]/CLK,2156.904785,2156.904785,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[2]/CLK,1080.581299,1080.581299,0.000000
output_backup_cbe_out_reg[0]/CLK,1316.937744,1316.937744,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_next_reg[1]/CLK,1434.960571,1434.960571,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[0]/CLK,1080.590332,1080.590332,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[6][17]/CLK,2196.998047,2196.998047,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_rgrey_minus2_sync_data_out_reg[1]/CLK,1086.215332,1086.215332,0.000000
pci_target_unit_fifos_wb_clk_inGreyCount_reg[1]/CLK,1084.447876,1084.447876,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][36]/CLK,3747.234863,3747.234863,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_wgrey_addr_sync_data_out_reg[1]/CLK,1084.316895,1084.316895,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][36]/CLK,2156.354248,2156.354248,0.000000
pci_target_unit_pci_target_if_pciw_fifo_wenable_out_reg/CLK,1070.332031,1070.332031,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[6][2]/CLK,2196.994629,2196.994629,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][23]/CLK,2126.552979,2126.552979,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][37]/CLK,2151.153809,2151.153809,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[30]/CLK,2383.085693,2383.085693,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[18]/CLK,2383.651611,2383.651611,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[2]/CLK,2383.478516,2383.478516,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[19]/CLK,2383.116699,2383.116699,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[5]/CLK,3227.044189,3227.044189,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[2][35]/CLK,3774.207275,3774.207275,0.000000
output_backup_ad_out_reg[30]/CLK,1908.61145,1908.611450,0.000000
output_backup_cbe_out_reg[3]/CLK,1375.223389,1375.223389,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_do_reg_b_reg[37]/CLK,1468.585327,1468.585327,0.000000
pci_target_unit_pci_target_sm_master_will_request_read_reg/CLK,961.752747,961.752747,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[8]/CLK,3211.519775,3211.519775,0.000000
output_backup_cbe_out_reg[2]/CLK,1349.073242,1349.073242,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[26]/CLK,3212.161133,3212.161133,0.000000
output_backup_irdy_out_reg/CLK,1188.762207,1188.762207,0.000000
output_backup_cbe_out_reg[1]/CLK,1373.623413,1373.623413,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[2][0]/CLK,3776.48999,3776.489990,0.000000
input_register_pci_ad_reg_out_reg[1]/CLK,1329.987671,1329.987671,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[24]/CLK,3202.054199,3202.054199,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][33]/CLK,3774.155273,3774.155273,0.000000
output_backup_frame_out_reg/CLK,1222.808472,1222.808472,0.000000
output_backup_devsel_out_reg/CLK,1246.271973,1246.271973,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[14][27]/CLK,2195.607178,2195.607178,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[10][15]/CLK,2196.910156,2196.910156,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[14][25]/CLK,2197.006836,2197.006836,0.000000
configuration_sync_cache_lsize_to_wb_bits_reg[6]/CLK,1459.489624,1459.489624,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[9][3]/CLK,2194.858398,2194.858398,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[10][6]/CLK,2190.697754,2190.697754,0.000000
wishbone_slave_unit_fifos_wbw_inTransactionCount_reg[2]/CLK,2617.039307,2617.039307,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[14][7]/CLK,3764.911865,3764.911865,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][1]/CLK,2312.94165,2312.941650,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[10][32]/CLK,3743.060547,3743.060547,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][28]/CLK,3760.40625,3760.406250,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][6]/CLK,3749.651855,3749.651855,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][24]/CLK,3741.959229,3741.959229,0.000000
pci_target_unit_wishbone_master_burst_chopped_reg/CLK,1088.631714,1088.631714,0.000000
wishbone_slave_unit_del_sync_comp_cycle_count_reg[16]/CLK,2312.06665,2312.066650,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_next_reg[2]/CLK,2315.916504,2315.916504,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_next_reg[0]/CLK,2316.546631,2316.546631,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_waddr_reg[0]/CLK,2313.871582,2313.871582,0.000000
pci_target_unit_pci_target_if_norm_address_reg[7]/CLK,1883.244507,1883.244507,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_reg[0]/CLK,2314.601318,2314.601318,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[3]/CLK,2681.000244,2681.000244,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[0]/CLK,2770.884277,2770.884277,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][3]/CLK,3744.806641,3744.806641,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][1]/CLK,3746.554688,3746.554688,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][19]/CLK,3777.648193,3777.648193,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][4]/CLK,3735.166748,3735.166748,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][7]/CLK,2150.588379,2150.588379,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[2]/CLK,2717.130859,2717.130859,0.000000
pci_target_unit_del_sync_addr_out_reg[2]/CLK,1883.26001,1883.260010,0.000000
configuration_pci_ba0_bit31_8_reg[29]/CLK,1895.47229,1895.472290,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][8]/CLK,3734.908691,3734.908691,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_i_synchronizer_reg_rgrey_minus1_sync_data_out_reg[1]/CLK,2680.825439,2680.825439,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][30]/CLK,3742.114258,3742.114258,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[4][26]/CLK,2181.486572,2181.486572,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[2][34]/CLK,3776.160156,3776.160156,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][9]/CLK,2177.740967,2177.740967,0.000000
pci_target_unit_pci_target_sm_state_transfere_reg_reg/CLK,964.554199,964.554199,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[39]/CLK,1076.62561,1076.625610,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][25]/CLK,3741.52417,3741.524170,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][22]/CLK,3120.528076,3120.528076,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][13]/CLK,3120.89502,3120.895020,0.000000
pci_target_unit_pci_target_sm_previous_frame_reg/CLK,965.738159,965.738159,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_rgrey_addr_sync_data_out_reg[1]/CLK,2316.955322,2316.955322,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[10][9]/CLK,3742.254883,3742.254883,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][31]/CLK,3120.749756,3120.749756,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_rgrey_addr_sync_data_out_reg[0]/CLK,2316.939453,2316.939453,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[2][23]/CLK,3782.513184,3782.513184,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[0][2]/CLK,3776.630371,3776.630371,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[0]/CLK,3124.081787,3124.081787,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[19]/CLK,1858.989136,1858.989136,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[32]/CLK,3227.55957,3227.559570,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][0]/CLK,3062.829102,3062.829102,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[2]/CLK,1862.703369,1862.703369,0.000000
pci_target_unit_wishbone_master_pcir_fifo_data_out_reg[11]/CLK,2568.946533,2568.946533,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][21]/CLK,3062.854004,3062.854004,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][24]/CLK,3062.499756,3062.499756,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][17]/CLK,3062.96875,3062.968750,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][28]/CLK,3062.993652,3062.993652,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][31]/CLK,2136.126465,2136.126465,0.000000
pci_target_unit_pci_target_if_norm_address_reg[27]/CLK,1883.258911,1883.258911,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][26]/CLK,3063.009521,3063.009521,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[1][10]/CLK,2967.479248,2967.479248,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[11]/CLK,1858.163696,1858.163696,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][8]/CLK,3062.987793,3062.987793,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][14]/CLK,3119.710449,3119.710449,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][4]/CLK,3120.526855,3120.526855,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[3]/CLK,3227.637207,3227.637207,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[25]/CLK,1640.304321,1640.304321,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][5]/CLK,3665.064941,3665.064941,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[15]/CLK,1812.785278,1812.785278,0.000000
configuration_sync_cache_lsize_to_wb_bits_reg[8]/CLK,1457.648071,1457.648071,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[3][29]/CLK,3667.079102,3667.079102,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[13]/CLK,1812.089233,1812.089233,0.000000
pci_target_unit_pci_target_if_pciw_fifo_control_out_reg[3]/CLK,1633.99585,1633.995850,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[6]/CLK,1818.852051,1818.852051,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[35]/CLK,3227.353516,3227.353516,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[0]/CLK,2967.1875,2967.187500,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[17]/CLK,1780.52063,1780.520630,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[1]/CLK,3227.844971,3227.844971,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[20]/CLK,1813.025757,1813.025757,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[21]/CLK,1813.014038,1813.014038,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[2]/CLK,2923.35791,2923.357910,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[22]/CLK,1860.264038,1860.264038,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[14][27]/CLK,3777.322266,3777.322266,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][26]/CLK,3782.28125,3782.281250,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][31]/CLK,3782.429199,3782.429199,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[16]/CLK,1633.014404,1633.014404,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[23]/CLK,1634.737671,1634.737671,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][19]/CLK,2126.284912,2126.284912,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_waddr_plus1_reg[1]/CLK,1526.450195,1526.450195,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[28]/CLK,1637.361084,1637.361084,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[10]/CLK,1633.040649,1633.040649,0.000000
pci_target_unit_del_sync_comp_cycle_count_reg[8]/CLK,1088.240356,1088.240356,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[24]/CLK,1632.47522,1632.475220,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[31]/CLK,1635.210571,1635.210571,0.000000
pci_target_unit_del_sync_addr_out_reg[8]/CLK,1877.446533,1877.446533,0.000000
pci_target_unit_del_sync_addr_out_reg[22]/CLK,1871.473877,1871.473877,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_i_synchronizer_reg_rgrey_addr_sync_data_out_reg[2]/CLK,2124.62793,2124.627930,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[1]/CLK,2770.916748,2770.916748,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[0]/CLK,3127.157227,3127.157227,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[33]/CLK,3227.447754,3227.447754,0.000000
wishbone_slave_unit_wishbone_slave_do_del_request_reg/CLK,1345.925537,1345.925537,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[13]/CLK,1624.566528,1624.566528,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[29]/CLK,1820.864502,1820.864502,0.000000
pci_target_unit_del_sync_addr_out_reg[15]/CLK,1837.893066,1837.893066,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[8]/CLK,1812.094971,1812.094971,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[30]/CLK,3389.807129,3389.807129,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][5]/CLK,2967.342285,2967.342285,0.000000
configuration_sync_isr_2_delayed_bckp_bit_reg/CLK,1878.33313,1878.333130,0.000000
pci_target_unit_wishbone_master_reset_rty_cnt_reg/CLK,653.208862,653.208862,0.000000
pci_target_unit_del_sync_addr_out_reg[30]/CLK,1883.02771,1883.027710,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[3]/CLK,3227.849121,3227.849121,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[2]/CLK,1531.227661,1531.227661,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[14]/CLK,1633.031738,1633.031738,0.000000
pci_target_unit_del_sync_addr_out_reg[29]/CLK,1842.862549,1842.862549,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[27]/CLK,1531.450439,1531.450439,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_sel_o_reg[2]/CLK,3126.895996,3126.895996,0.000000
pci_target_unit_del_sync_addr_out_reg[16]/CLK,1863.588745,1863.588745,0.000000
pci_target_unit_del_sync_addr_out_reg[27]/CLK,1883.25415,1883.254150,0.000000
wishbone_slave_unit_del_sync_comp_comp_pending_reg/CLK,1263.185059,1263.185059,0.000000
pci_target_unit_del_sync_addr_out_reg[12]/CLK,1862.53064,1862.530640,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[5]/CLK,1569.266724,1569.266724,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[17]/CLK,1614.731201,1614.731201,0.000000
configuration_sync_isr_2_delayed_del_bit_reg/CLK,1880.326172,1880.326172,0.000000
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[2]/CLK,1885.213379,1885.213379,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[31]/CLK,1509.402344,1509.402344,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[16]/CLK,1624.401611,1624.401611,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[6]/CLK,1529.393311,1529.393311,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[3]/CLK,1531.266479,1531.266479,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[9]/CLK,1528.294312,1528.294312,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[7]/CLK,1530.729736,1530.729736,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[0]/CLK,1459.556519,1459.556519,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[18]/CLK,1640.823364,1640.823364,0.000000
wishbone_slave_unit_pci_initiator_if_read_count_reg[0]/CLK,1263.106445,1263.106445,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[29]/CLK,1543.952515,1543.952515,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[30]/CLK,1639.292969,1639.292969,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[11]/CLK,1558.449097,1558.449097,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[23]/CLK,1552.409424,1552.409424,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[14]/CLK,1552.754883,1552.754883,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[18]/CLK,1618.211792,1618.211792,0.000000
pci_target_unit_del_sync_addr_out_reg[17]/CLK,1867.401855,1867.401855,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[22]/CLK,1563.158936,1563.158936,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_waddr_reg[3]/CLK,2917.399414,2917.399414,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[4]/CLK,1528.582642,1528.582642,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[20]/CLK,1562.994507,1562.994507,0.000000
pci_target_unit_del_sync_addr_out_reg[13]/CLK,1812.096191,1812.096191,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[8]/CLK,1528.628052,1528.628052,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[10]/CLK,1552.629517,1552.629517,0.000000
pci_target_unit_del_sync_addr_out_reg[19]/CLK,1844.817017,1844.817017,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[30]/CLK,1639.22937,1639.229370,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[6]/CLK,1456.991699,1456.991699,0.000000
configuration_sync_pci_err_cs_8_delayed_del_bit_reg/CLK,1879.637207,1879.637207,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[4]/CLK,1883.251221,1883.251221,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[27]/CLK,1639.159302,1639.159302,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[24]/CLK,1534.855591,1534.855591,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_waddr_reg[2]/CLK,2314.24292,2314.242920,0.000000
wishbone_slave_unit_del_sync_addr_out_reg[0]/CLK,3227.384033,3227.384033,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[1]/CLK,1639.431274,1639.431274,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[0]/CLK,2788.209961,2788.209961,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[21]/CLK,1563.3927,1563.392700,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[30]/CLK,1511.627808,1511.627808,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[28]/CLK,1514.502686,1514.502686,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[25]/CLK,1632.279175,1632.279175,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[13]/CLK,3478.893799,3478.893799,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[3]/CLK,2680.846924,2680.846924,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[1]/CLK,2680.941162,2680.941162,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[2]/CLK,2680.918457,2680.918457,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[16]/CLK,3445.486572,3445.486572,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[1]/CLK,2680.818359,2680.818359,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[3]/CLK,2680.978271,2680.978271,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[5]/CLK,1883.244263,1883.244263,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_addr_reg[0]/CLK,2744.415039,2744.415039,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[15]/CLK,3492.976318,3492.976318,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[13]/CLK,3486.718262,3486.718262,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[12]/CLK,1448.067505,1448.067505,0.000000
pci_target_unit_pci_target_sm_rd_from_fifo_reg/CLK,1459.554443,1459.554443,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_rgrey_minus1_reg[2]/CLK,2680.928223,2680.928223,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_raddr_reg[1]/CLK,2314.827393,2314.827393,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[9]/CLK,1443.702148,1443.702148,0.000000
pci_target_unit_pci_target_if_norm_address_reg[6]/CLK,1877.397827,1877.397827,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[26]/CLK,1378.91626,1378.916260,0.000000
configuration_isr_bit2_sync_sync_data_out_reg[0]/CLK,1907.185669,1907.185669,0.000000
configuration_sync_pci_err_cs_8_delayed_bckp_bit_reg/CLK,1880.722656,1880.722656,0.000000
pci_target_unit_pci_target_if_norm_address_reg[18]/CLK,1864.248657,1864.248657,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[12]/CLK,1507.256714,1507.256714,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_reg[0]/CLK,1081.337524,1081.337524,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[12]/CLK,3320.628906,3320.628906,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][5]/CLK,2177.992188,2177.992188,0.000000
pci_target_unit_pci_target_if_norm_address_reg[2]/CLK,1883.081543,1883.081543,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[8][0]/CLK,2167.425049,2167.425049,0.000000
pci_target_unit_pci_target_if_norm_address_reg[5]/CLK,1883.251953,1883.251953,0.000000
pci_target_unit_pci_target_if_norm_address_reg[28]/CLK,1858.984985,1858.984985,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[15]/CLK,1565.949341,1565.949341,0.000000
wishbone_slave_unit_pci_initiator_sm_decode_count_reg[0]/CLK,1264.339966,1264.339966,0.000000
pci_target_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[1]/CLK,1435.092529,1435.092529,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[26]/CLK,1555.179565,1555.179565,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][13]/CLK,2156.854248,2156.854248,0.000000
pci_target_unit_pci_target_if_norm_address_reg[20]/CLK,1824.844238,1824.844238,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[4][11]/CLK,2177.765869,2177.765869,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[25]/CLK,1551.365601,1551.365601,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[4][21]/CLK,2178.157471,2178.157471,0.000000
pci_target_unit_fifos_i_synchronizer_reg_inGreyCount_sync_data_out_reg[0]/CLK,1435.029175,1435.029175,0.000000
pci_target_unit_pci_target_if_norm_address_reg[30]/CLK,1883.083862,1883.083862,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[9]/CLK,1532.025757,1532.025757,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[19]/CLK,1624.997559,1624.997559,0.000000
wishbone_slave_unit_pci_initiator_sm_decode_count_reg[1]/CLK,1243.968628,1243.968628,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[4][10]/CLK,2181.67749,2181.677490,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[24]/CLK,1538.447876,1538.447876,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][1]/CLK,2192.811523,2192.811523,0.000000
pci_target_unit_pci_target_if_norm_address_reg[21]/CLK,1813.503296,1813.503296,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[0]/CLK,1415.704956,1415.704956,0.000000
wishbone_slave_unit_wishbone_slave_d_incoming_reg[7]/CLK,3151.291748,3151.291748,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[2][29]/CLK,2180.706543,2180.706543,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][4]/CLK,2185.320068,2185.320068,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[4][28]/CLK,2180.108398,2180.108398,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[5]/CLK,1371.844727,1371.844727,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][18]/CLK,2176.121826,2176.121826,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_i_synchronizer_reg_rgrey_minus2_sync_data_out_reg[2]/CLK,1086.423096,1086.423096,0.000000
wishbone_slave_unit_del_sync_comp_cycle_count_reg[1]/CLK,2383.726318,2383.726318,0.000000
pci_target_unit_pci_target_if_norm_address_reg[11]/CLK,1639.704346,1639.704346,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[14]/CLK,3320.579834,3320.579834,0.000000
pci_target_unit_pci_target_if_norm_address_reg[10]/CLK,1640.662842,1640.662842,0.000000
pci_target_unit_del_sync_addr_out_reg[24]/CLK,1639.545288,1639.545288,0.000000
pci_target_unit_pci_target_if_norm_address_reg[25]/CLK,1639.728638,1639.728638,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_adr_o_reg[28]/CLK,3227.664795,3227.664795,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[23]/CLK,1508.189819,1508.189819,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[7]/CLK,1885.120117,1885.120117,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[12]/CLK,1552.590698,1552.590698,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[19]/CLK,1552.712158,1552.712158,0.000000
pci_target_unit_del_sync_addr_out_reg[23]/CLK,1639.368408,1639.368408,0.000000
pci_target_unit_del_sync_comp_sync_sync_data_out_reg[0]/CLK,725.675842,725.675842,0.000000
wishbone_slave_unit_pci_initiator_if_intermediate_data_reg[1]/CLK,1416.035156,1416.035156,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[19]/CLK,1877.402954,1877.402954,0.000000
pci_target_unit_del_sync_addr_out_reg[31]/CLK,1639.592896,1639.592896,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][16]/CLK,2618.601074,2618.601074,0.000000
pci_target_unit_pci_target_if_norm_address_reg[12]/CLK,1640.565308,1640.565308,0.000000
pci_target_unit_fifos_pcir_fifo_storage_do_reg_b_reg[1]/CLK,1792.206055,1792.206055,0.000000
pci_target_unit_wishbone_master_bc_register_reg[0]/CLK,1065.02002,1065.020020,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[16]/CLK,1877.396606,1877.396606,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[30]/CLK,1883.119629,1883.119629,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[5]/CLK,1458.773193,1458.773193,0.000000
pci_target_unit_wishbone_master_wb_read_done_out_reg/CLK,832.797729,832.797729,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[30]/CLK,3127.916504,3127.916504,0.000000
pci_target_unit_del_sync_comp_cycle_count_reg[12]/CLK,1088.4552,1088.455200,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[14]/CLK,3128.032715,3128.032715,0.000000
pci_target_unit_del_sync_addr_out_reg[14]/CLK,1862.5271,1862.527100,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_wgrey_next_reg[1]/CLK,2315.602783,2315.602783,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[27]/CLK,1883.214722,1883.214722,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][11]/CLK,2618.480469,2618.480469,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[5]/CLK,1433.048706,1433.048706,0.000000
pci_target_unit_del_sync_addr_out_reg[28]/CLK,1863.687744,1863.687744,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[18]/CLK,1851.83252,1851.832520,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[2]/CLK,1848.284302,1848.284302,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[7]/CLK,1414.676025,1414.676025,0.000000
pci_target_unit_pci_target_if_norm_address_reg[9]/CLK,1159.052979,1159.052979,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[20]/CLK,1815.404907,1815.404907,0.000000
pci_target_unit_del_sync_addr_out_reg[6]/CLK,1842.569824,1842.569824,0.000000
pci_target_unit_pci_target_if_norm_address_reg[4]/CLK,1097.371216,1097.371216,0.000000
pci_target_unit_pci_target_if_norm_address_reg[8]/CLK,1882.859497,1882.859497,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[22]/CLK,1812.004028,1812.004028,0.000000
pci_target_unit_pci_target_if_norm_address_reg[29]/CLK,1875.677979,1875.677979,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_raddr_reg[2]/CLK,1070.332275,1070.332275,0.000000
configuration_command_bit6_reg/CLK,1460.093018,1460.093018,0.000000
pci_target_unit_pci_target_if_norm_address_reg[3]/CLK,1085.970581,1085.970581,0.000000
pci_target_unit_pci_target_if_norm_address_reg[17]/CLK,1847.581177,1847.581177,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[8]/CLK,1813.011108,1813.011108,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[6]/CLK,1815.378052,1815.378052,0.000000
pci_target_unit_del_sync_addr_out_reg[5]/CLK,1883.255127,1883.255127,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_waddr_reg[1]/CLK,2316.935059,2316.935059,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[3]/CLK,2619.246582,2619.246582,0.000000
pci_target_unit_pci_target_if_norm_address_reg[19]/CLK,1850.648926,1850.648926,0.000000
configuration_int_pin_sync_sync_data_out_reg[0]/CLK,1880.467773,1880.467773,0.000000
pci_target_unit_del_sync_addr_out_reg[18]/CLK,1843.834839,1843.834839,0.000000
pci_target_unit_pci_target_if_norm_address_reg[22]/CLK,1863.857544,1863.857544,0.000000
pci_target_unit_pci_target_if_norm_address_reg[13]/CLK,1818.25293,1818.252930,0.000000
configuration_sync_pci_err_cs_8_delete_sync_sync_data_out_reg[0]/CLK,1879.636597,1879.636597,0.000000
configuration_sync_pci_err_cs_8_clear_delete_sync_sync_data_out_reg[0]/CLK,1879.957397,1879.957397,0.000000
pci_target_unit_pci_target_if_norm_address_reg[24]/CLK,1640.738892,1640.738892,0.000000
configuration_sync_isr_2_delete_sync_sync_data_out_reg[0]/CLK,1880.550171,1880.550171,0.000000
configuration_command_bit2_0_reg[2]/CLK,1460.097778,1460.097778,0.000000
configuration_sync_pci_err_cs_8_sync_del_bit_reg/CLK,1879.431152,1879.431152,0.000000
configuration_sync_pci_err_cs_8_sync_bckp_bit_reg/CLK,1880.315308,1880.315308,0.000000
configuration_sync_isr_2_clear_delete_sync_sync_data_out_reg[0]/CLK,1878.979492,1878.979492,0.000000
pci_target_unit_pci_target_if_norm_address_reg[15]/CLK,1820.863525,1820.863525,0.000000
configuration_pci_err_cs_bits_sync_sync_data_out_reg[0]/CLK,1880.638306,1880.638306,0.000000
configuration_sync_isr_2_sync_bckp_bit_reg/CLK,1878.488037,1878.488037,0.000000
configuration_rst_inactive_sync_reg/CLK,1633.16272,1633.162720,0.000000
wishbone_slave_unit_del_sync_done_sync_sync_data_out_reg[0]/CLK,1344.679443,1344.679443,0.000000
pci_target_unit_pci_target_if_norm_address_reg[14]/CLK,1640.759888,1640.759888,0.000000
configuration_interrupt_out_reg/CLK,1869.535767,1869.535767,0.000000
output_backup_ad_out_reg[28]/CLK,1901.299805,1901.299805,0.000000
configuration_isr_bit0_sync_sync_data_out_reg[0]/CLK,1588.322266,1588.322266,0.000000
pci_target_unit_pci_target_if_norm_address_reg[31]/CLK,1640.765991,1640.765991,0.000000
pci_target_unit_del_sync_addr_out_reg[20]/CLK,1833.135132,1833.135132,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[0]/CLK,2770.887695,2770.887695,0.000000
pci_target_unit_del_sync_addr_out_reg[21]/CLK,1836.933838,1836.933838,0.000000
parity_checker_check_perr_reg/CLK,1459.260254,1459.260254,0.000000
configuration_sync_command_bit_reg/CLK,1347.648804,1347.648804,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[16]/CLK,1630.868896,1630.868896,0.000000
wishbone_slave_unit_pci_initiator_sm_latency_timer_reg[4]/CLK,1885.217163,1885.217163,0.000000
output_backup_ad_out_reg[19]/CLK,1908.687134,1908.687134,0.000000
configuration_sync_isr_2_sync_del_bit_reg/CLK,1880.771484,1880.771484,0.000000
wishbone_slave_unit_del_sync_req_sync_sync_data_out_reg[0]/CLK,1345.780396,1345.780396,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[3]/CLK,1459.093384,1459.093384,0.000000
pci_target_unit_pci_target_if_norm_address_reg[16]/CLK,1640.723267,1640.723267,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[4]/CLK,1458.886475,1458.886475,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[2]/CLK,1458.968506,1458.968506,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[21]/CLK,1733.128662,1733.128662,0.000000
configuration_cache_lsize_to_wb_bits_sync_sync_data_out_reg[1]/CLK,1286.174927,1286.174927,0.000000
pci_target_unit_del_sync_comp_cycle_count_reg[9]/CLK,1088.253174,1088.253174,0.000000
wishbone_slave_unit_del_sync_comp_done_reg_main_reg/CLK,1280.036377,1280.036377,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][19]/CLK,2421.022217,2421.022217,0.000000
parity_checker_frame_and_irdy_en_prev_reg/CLK,1240.74939,1240.749390,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[16]/CLK,1619.347046,1619.347046,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[2]/CLK,1569.249268,1569.249268,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[17]/CLK,1877.457275,1877.457275,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][2]/CLK,2420.692871,2420.692871,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[29]/CLK,1864.180176,1864.180176,0.000000
wishbone_slave_unit_del_sync_comp_sync_sync_data_out_reg[0]/CLK,1279.996094,1279.996094,0.000000
pci_target_unit_del_sync_addr_out_reg[3]/CLK,1085.921631,1085.921631,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[22]/CLK,1832.85376,1832.853760,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[24]/CLK,1885.051147,1885.051147,0.000000
pci_target_unit_wishbone_master_wb_cyc_o_reg/CLK,891.66864,891.668640,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[6]/CLK,1848.310913,1848.310913,0.000000
configuration_command_bit_sync_sync_data_out_reg[0]/CLK,1349.072632,1349.072632,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[12]/CLK,1878.025391,1878.025391,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[20]/CLK,1875.780884,1875.780884,0.000000
output_backup_ad_out_reg[22]/CLK,1908.18457,1908.184570,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[18]/CLK,1875.736084,1875.736084,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][17]/CLK,1679.988159,1679.988159,0.000000
pci_target_unit_del_sync_req_rty_exp_clr_reg/CLK,781.300354,781.300354,0.000000
output_backup_ad_out_reg[10]/CLK,1884.137085,1884.137085,0.000000
output_backup_ad_out_reg[20]/CLK,1880.439453,1880.439453,0.000000
output_backup_ad_out_reg[18]/CLK,1880.548218,1880.548218,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[31]/CLK,1882.858765,1882.858765,0.000000
pci_target_unit_wishbone_master_bc_register_reg[2]/CLK,1055.483521,1055.483521,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[4]/CLK,1638.915405,1638.915405,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[11]/CLK,1844.632568,1844.632568,0.000000
wishbone_slave_unit_pci_initiator_if_bc_out_reg[3]/CLK,1414.664062,1414.664062,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[9]/CLK,1885.144043,1885.144043,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[14]/CLK,1836.116211,1836.116211,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[10]/CLK,1889.426514,1889.426514,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[14]/CLK,1888.345825,1888.345825,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[23]/CLK,1882.124634,1882.124634,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus1_reg[2]/CLK,1088.517212,1088.517212,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[8]/CLK,1633.068481,1633.068481,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][25]/CLK,1635.7146,1635.714600,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus2_reg[0]/CLK,1087.585571,1087.585571,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[21]/CLK,1885.145386,1885.145386,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][14]/CLK,1632.437134,1632.437134,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus1_reg[1]/CLK,1088.504517,1088.504517,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus1_reg[0]/CLK,1088.321167,1088.321167,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[22]/CLK,1633.587036,1633.587036,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[21]/CLK,1633.122803,1633.122803,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus2_reg[1]/CLK,1087.280151,1087.280151,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[6]/CLK,1633.170898,1633.170898,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][30]/CLK,1629.898315,1629.898315,0.000000
output_backup_ad_out_reg[16]/CLK,1633.084473,1633.084473,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_rgrey_minus2_reg[2]/CLK,1088.276611,1088.276611,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[4]/CLK,1628.33606,1628.336060,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[18]/CLK,1633.534424,1633.534424,0.000000
parity_checker_frame_dec2_reg/CLK,965.777649,965.777649,0.000000
output_backup_ad_out_reg[23]/CLK,1632.878906,1632.878906,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[27]/CLK,1605.107666,1605.107666,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[20]/CLK,1633.580811,1633.580811,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[23]/CLK,1613.699341,1613.699341,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[13]/CLK,1832.85083,1832.850830,0.000000
output_backup_ad_out_reg[4]/CLK,1611.040649,1611.040649,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[28]/CLK,1839.6698,1839.669800,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[20]/CLK,1620.527222,1620.527222,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[29]/CLK,1600.61084,1600.610840,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[15]/CLK,1814.413696,1814.413696,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[17]/CLK,1616.930542,1616.930542,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[8]/CLK,1840.654419,1840.654419,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[18]/CLK,1623.426636,1623.426636,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[31]/CLK,1814.488403,1814.488403,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[25]/CLK,1884.982788,1884.982788,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[22]/CLK,1604.873779,1604.873779,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[11]/CLK,1813.502441,1813.502441,0.000000
pci_target_unit_pci_target_if_norm_address_reg[26]/CLK,1097.372314,1097.372314,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][10]/CLK,1544.334717,1544.334717,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[28]/CLK,1815.453979,1815.453979,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][19]/CLK,1600.33252,1600.332520,0.000000
pci_target_unit_del_sync_comp_cycle_count_reg[0]/CLK,1084.642212,1084.642212,0.000000
output_backup_ad_out_reg[1]/CLK,1610.999268,1610.999268,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[16]/CLK,1462.865234,1462.865234,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[13]/CLK,1815.329956,1815.329956,0.000000
pci_target_unit_del_sync_done_sync_sync_data_out_reg[0]/CLK,712.223083,712.223083,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][27]/CLK,2312.053955,2312.053955,0.000000
pci_target_unit_pci_target_if_pciw_fifo_addr_data_out_reg[27]/CLK,1179.693359,1179.693359,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[13]/CLK,1770.441772,1770.441772,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[15]/CLK,1563.37207,1563.372070,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][27]/CLK,2311.604736,2311.604736,0.000000
pci_target_unit_del_sync_req_done_reg_reg/CLK,755.424072,755.424072,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][22]/CLK,1854.919556,1854.919556,0.000000
pci_target_unit_pci_target_sm_c_state_reg[2]/CLK,1143.466309,1143.466309,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[29]/CLK,1813.82019,1813.820190,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[14]/CLK,1563.257446,1563.257446,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][31]/CLK,2124.554932,2124.554932,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[7]/CLK,1064.864136,1064.864136,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[11][37]/CLK,2154.21875,2154.218750,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[10][37]/CLK,2137.959717,2137.959717,0.000000
configuration_isr_bit2_0_reg[1]/CLK,1594.17627,1594.176270,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][31]/CLK,2115.266602,2115.266602,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[11]/CLK,1563.361328,1563.361328,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[13]/CLK,1559.555664,1559.555664,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[29]/CLK,1843.903687,1843.903687,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[8]/CLK,1563.279053,1563.279053,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[9]/CLK,1561.323853,1561.323853,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[6]/CLK,1565.932617,1565.932617,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[12]/CLK,1558.935791,1558.935791,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[5]/CLK,1529.39209,1529.392090,0.000000
pci_target_unit_pci_target_if_norm_bc_reg[0]/CLK,1009.415161,1009.415161,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_raddr_plus_one_reg[2]/CLK,2671.197266,2671.197266,0.000000
pci_target_unit_pci_target_if_target_rd_reg/CLK,682.973694,682.973694,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[0]/CLK,1416.079102,1416.079102,0.000000
wishbone_slave_unit_pci_initiator_if_tabort_received_out_reg/CLK,1255.341309,1255.341309,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][15]/CLK,1770.448608,1770.448608,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[10]/CLK,1552.780151,1552.780151,0.000000
pci_target_unit_wishbone_master_read_count_reg[0]/CLK,832.812805,832.812805,0.000000
wishbone_slave_unit_pci_initiator_sm_mabort1_reg/CLK,1203.432617,1203.432617,0.000000
pci_target_unit_del_sync_comp_cycle_count_reg[6]/CLK,1086.004639,1086.004639,0.000000
pci_target_unit_del_sync_comp_cycle_count_reg[16]/CLK,652.997925,652.997925,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[4]/CLK,1528.573486,1528.573486,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[26]/CLK,1414.661499,1414.661499,0.000000
pci_target_unit_del_sync_comp_rty_exp_reg_reg/CLK,649.699951,649.699951,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[4][8]/CLK,1818.255005,1818.255005,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][29]/CLK,1815.598267,1815.598267,0.000000
pci_target_unit_del_sync_comp_done_reg_main_reg/CLK,648.433838,648.433838,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[1]/CLK,1416.095947,1416.095947,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[15]/CLK,1733.123779,1733.123779,0.000000
parity_checker_frame_and_irdy_en_prev_prev_reg/CLK,1246.251587,1246.251587,0.000000
pci_target_unit_del_sync_rty_exp_back_prop_sync_sync_data_out_reg[0]/CLK,649.604187,649.604187,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[4][20]/CLK,1815.549805,1815.549805,0.000000
pci_target_unit_del_sync_comp_comp_pending_reg/CLK,712.225342,712.225342,0.000000
pci_target_unit_del_sync_rty_exp_sync_sync_data_out_reg[0]/CLK,649.641663,649.641663,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[6][21]/CLK,1745.810547,1745.810547,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[10]/CLK,1814.360352,1814.360352,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][31]/CLK,1553.594727,1553.594727,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[11]/CLK,1864.165649,1864.165649,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[31]/CLK,1679.88623,1679.886230,0.000000
input_register_pci_ad_reg_out_reg[18]/CLK,-48.400002,-48.400002,0.000000
pci_target_unit_wishbone_master_bc_register_reg[1]/CLK,1068.550781,1068.550781,0.000000
output_backup_ad_out_reg[17]/CLK,1908.388184,1908.388184,0.000000
pci_target_unit_del_sync_comp_rty_exp_clr_reg/CLK,649.685913,649.685913,0.000000
configuration_status_bit15_11_reg[11]/CLK,1459.543457,1459.543457,0.000000
output_backup_ad_out_reg[0]/CLK,1908.16333,1908.163330,0.000000
output_backup_ad_out_reg[21]/CLK,1885.439575,1885.439575,0.000000
configuration_status_bit15_11_reg[15]/CLK,1461.498169,1461.498169,0.000000
output_backup_ad_out_reg[12]/CLK,1884.823853,1884.823853,0.000000
configuration_wb_img_ctrl2_bit2_0_reg[1]/CLK,1448.64502,1448.645020,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[28]/CLK,1871.652832,1871.652832,0.000000
configuration_status_bit15_11_reg[13]/CLK,1395.085815,1395.085815,0.000000
configuration_wb_err_cs_bit8_reg/CLK,1593.14209,1593.142090,0.000000
configuration_status_bit15_11_reg[14]/CLK,1458.753052,1458.753052,0.000000
wishbone_slave_unit_pci_initiator_sm_transfer_reg/CLK,1203.517944,1203.517944,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[17]/CLK,1666.575195,1666.575195,0.000000
pci_target_unit_wishbone_master_bc_register_reg[3]/CLK,1056.29187,1056.291870,0.000000
configuration_command_bit8_reg/CLK,1891.001587,1891.001587,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[15]/CLK,1871.494873,1871.494873,0.000000
input_register_pci_stop_reg_out_reg/CLK,1207.095337,1207.095337,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[4][11]/CLK,1770.429932,1770.429932,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][6]/CLK,1787.086792,1787.086792,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[24]/CLK,1606.283813,1606.283813,0.000000
wishbone_slave_unit_pci_initiator_if_del_read_req_reg/CLK,-38.200001,-38.200001,0.000000
pci_target_unit_pci_target_if_norm_address_reg[1]/CLK,960.220764,960.220764,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[25]/CLK,1600.616577,1600.616577,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[26]/CLK,1592.138062,1592.138062,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[21]/CLK,1614.542847,1614.542847,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[2][33]/CLK,3769.31543,3769.315430,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[7][7]/CLK,3765.332764,3765.332764,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[8][7]/CLK,3763.442383,3763.442383,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[8][33]/CLK,3766.964355,3766.964355,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][33]/CLK,3758.574707,3758.574707,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[7]/CLK,1565.954956,1565.954956,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[10][33]/CLK,3755.625977,3755.625977,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][7]/CLK,3764.890625,3764.890625,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[1][7]/CLK,3765.21582,3765.215820,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[17]/CLK,1814.379028,1814.379028,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[14][33]/CLK,3767.924561,3767.924561,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[12][32]/CLK,3746.26123,3746.261230,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[19]/CLK,1623.983032,1623.983032,0.000000
output_backup_ad_out_reg[25]/CLK,1627.167236,1627.167236,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][18]/CLK,1780.410278,1780.410278,0.000000
output_backup_ad_out_reg[11]/CLK,1634.601685,1634.601685,0.000000
output_backup_ad_out_reg[26]/CLK,1593.754639,1593.754639,0.000000
output_backup_ad_out_reg[2]/CLK,1594.656616,1594.656616,0.000000
output_backup_ad_out_reg[27]/CLK,1593.353638,1593.353638,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[1]/CLK,1814.86731,1814.867310,0.000000
output_backup_ad_out_reg[5]/CLK,1609.366943,1609.366943,0.000000
output_backup_ad_out_reg[29]/CLK,1593.138916,1593.138916,0.000000
output_backup_ad_out_reg[24]/CLK,1627.290894,1627.290894,0.000000
configuration_init_complete_reg/CLK,-48.5,-48.500000,0.000000
output_backup_ad_out_reg[7]/CLK,1609.333618,1609.333618,0.000000
output_backup_ad_out_reg[8]/CLK,1610.878296,1610.878296,0.000000
output_backup_ad_out_reg[9]/CLK,1610.606079,1610.606079,0.000000
pci_target_unit_wishbone_master_addr_cnt_out_reg[3]/CLK,1085.977905,1085.977905,0.000000
output_backup_ad_out_reg[3]/CLK,1594.875977,1594.875977,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[28]/CLK,1594.37561,1594.375610,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[9]/CLK,1068.853149,1068.853149,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[26]/CLK,1462.612549,1462.612549,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[25]/CLK,1063.29248,1063.292480,0.000000
pci_target_unit_fifos_inGreyCount_reg[0]/CLK,1526.453613,1526.453613,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][13]/CLK,1692.949219,1692.949219,0.000000
output_backup_ad_out_reg[6]/CLK,1590.605103,1590.605103,0.000000
pci_target_unit_pci_target_if_norm_address_reg[23]/CLK,1177.789062,1177.789062,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[23]/CLK,1068.126587,1068.126587,0.000000
wishbone_slave_unit_pci_initiator_if_current_dword_address_reg[3]/CLK,1569.230713,1569.230713,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[3]/CLK,1064.995728,1064.995728,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[5]/CLK,1064.947144,1064.947144,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[24]/CLK,1064.925903,1064.925903,0.000000
pci_target_unit_wishbone_master_wb_sel_o_reg[3]/CLK,1065.00708,1065.007080,0.000000
configuration_sync_pci_err_cs_8_del_bit_reg/CLK,1880.551758,1880.551758,0.000000
wishbone_slave_unit_pci_initiator_if_bc_out_reg[0]/CLK,1330.976807,1330.976807,0.000000
pci_target_unit_fifos_inGreyCount_reg[1]/CLK,1525.976807,1525.976807,0.000000
wishbone_slave_unit_fifos_wbr_fifo_ctrl_wgrey_addr_reg[0]/CLK,1943.989136,1943.989136,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][28]/CLK,1578.628418,1578.628418,0.000000
pci_target_unit_del_sync_req_rty_exp_reg_reg/CLK,649.180054,649.180054,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[1]/CLK,2619.241455,2619.241455,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[20]/CLK,2626.852051,2626.852051,0.000000
output_backup_ad_out_reg[13]/CLK,1634.315308,1634.315308,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[3]/CLK,2618.794678,2618.794678,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[0]/CLK,2619.149414,2619.149414,0.000000
output_backup_par_en_out_reg/CLK,1459.338623,1459.338623,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[23]/CLK,2531.443115,2531.443115,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[3]/CLK,2580.324951,2580.324951,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[19]/CLK,2602.768799,2602.768799,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[1]/CLK,2491.454346,2491.454346,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[7]/CLK,2498.86377,2498.863770,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_reg[25]/CLK,2524.521973,2524.521973,0.000000
wishbone_slave_unit_fifos_wbw_fifo_ctrl_wgrey_next_reg[2]/CLK,2619.077148,2619.077148,0.000000
configuration_pci_ba0_bit31_8_reg[21]/CLK,1848.241455,1848.241455,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[14]/CLK,1622.467285,1622.467285,0.000000
wishbone_slave_unit_fifos_inGreyCount_reg[1]/CLK,2421.170898,2421.170898,0.000000
wishbone_slave_unit_del_sync_req_req_pending_reg/CLK,1346.109375,1346.109375,0.000000
output_backup_ad_out_reg[31]/CLK,1593.100586,1593.100586,0.000000
configuration_cache_line_size_reg_reg[1]/CLK,1454.654541,1454.654541,0.000000
wishbone_slave_unit_fifos_inGreyCount_reg[0]/CLK,2421.230469,2421.230469,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[2]/CLK,1640.736816,1640.736816,0.000000
wishbone_slave_unit_pci_initiator_if_posted_write_req_reg/CLK,-39.200001,-39.200001,0.000000
pci_target_unit_del_sync_bc_out_reg[0]/CLK,994.944946,994.944946,0.000000
configuration_pci_ba0_bit31_8_reg[13]/CLK,1856.898193,1856.898193,0.000000
wishbone_slave_unit_pci_initiator_if_read_count_reg[3]/CLK,3128.063721,3128.063721,0.000000
configuration_icr_bit31_reg/CLK,1446.910522,1446.910522,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_do_reg_b_reg[36]/CLK,1492.281982,1492.281982,0.000000
configuration_pci_err_cs_bit9_reg/CLK,1590.293457,1590.293457,0.000000
configuration_pci_err_cs_bit10_reg/CLK,1591.074585,1591.074585,0.000000
configuration_pci_am1_reg[10]/CLK,1885.468506,1885.468506,0.000000
input_register_pci_idsel_reg_out_reg/CLK,1563.083862,1563.083862,0.000000
wishbone_slave_unit_fifos_inGreyCount_reg[2]/CLK,2421.195801,2421.195801,0.000000
configuration_pci_ba1_bit31_8_reg[27]/CLK,1906.722778,1906.722778,0.000000
configuration_pci_ba0_bit31_8_reg[14]/CLK,1856.933228,1856.933228,0.000000
configuration_cache_line_size_reg_reg[3]/CLK,1456.875488,1456.875488,0.000000
configuration_pci_ba1_bit31_8_reg[16]/CLK,1865.090454,1865.090454,0.000000
configuration_wb_img_ctrl1_bit2_0_reg[1]/CLK,1450.898193,1450.898193,0.000000
configuration_pci_err_data_reg[12]/CLK,1461.632935,1461.632935,0.000000
configuration_pci_am1_reg[23]/CLK,1870.266602,1870.266602,0.000000
configuration_latency_timer_reg[7]/CLK,1634.661743,1634.661743,0.000000
configuration_pci_err_data_reg[0]/CLK,1461.114502,1461.114502,0.000000
pci_target_unit_wishbone_master_first_wb_data_access_reg/CLK,649.72699,649.726990,0.000000
configuration_pci_ba1_bit31_8_reg[30]/CLK,1898.229736,1898.229736,0.000000
pci_target_unit_wishbone_master_wb_dat_o_reg[30]/CLK,964.959656,964.959656,0.000000
configuration_pci_am1_reg[16]/CLK,1870.217041,1870.217041,0.000000
configuration_pci_am1_reg[20]/CLK,1866.445068,1866.445068,0.000000
configuration_pci_err_cs_bit31_24_reg[30]/CLK,1459.647217,1459.647217,0.000000
configuration_pci_am1_reg[8]/CLK,1908.347778,1908.347778,0.000000
configuration_wb_err_cs_bit31_24_reg[26]/CLK,1420.223145,1420.223145,0.000000
configuration_latency_timer_reg[4]/CLK,1634.537109,1634.537109,0.000000
configuration_wb_ba1_bit31_12_reg[31]/CLK,1901.075317,1901.075317,0.000000
configuration_latency_timer_reg[5]/CLK,1633.670898,1633.670898,0.000000
configuration_pci_err_addr_reg[2]/CLK,1463.048218,1463.048218,0.000000
configuration_latency_timer_reg[6]/CLK,1634.646606,1634.646606,0.000000
configuration_pci_ba0_bit31_8_reg[27]/CLK,1890.31543,1890.315430,0.000000
configuration_latency_timer_reg[0]/CLK,1632.575317,1632.575317,0.000000
configuration_pci_ba0_bit31_8_reg[31]/CLK,1892.142822,1892.142822,0.000000
configuration_latency_timer_reg[2]/CLK,1634.347412,1634.347412,0.000000
configuration_wb_ta2_reg[31]/CLK,1900.661743,1900.661743,0.000000
configuration_pci_ba0_bit31_8_reg[16]/CLK,1855.455322,1855.455322,0.000000
configuration_pci_ba0_bit31_8_reg[19]/CLK,1850.515747,1850.515747,0.000000
configuration_pci_ba0_bit31_8_reg[23]/CLK,1848.326782,1848.326782,0.000000
configuration_pci_am1_reg[15]/CLK,1885.473022,1885.473022,0.000000
configuration_pci_ba0_bit31_8_reg[17]/CLK,1856.840698,1856.840698,0.000000
input_register_pci_ad_reg_out_reg[4]/CLK,651.980103,651.980103,0.000000
configuration_pci_ba0_bit31_8_reg[15]/CLK,1857.096802,1857.096802,0.000000
configuration_wb_ba2_bit31_12_reg[31]/CLK,1901.045532,1901.045532,0.000000
configuration_cache_line_size_reg_reg[4]/CLK,1459.387573,1459.387573,0.000000
configuration_pci_ba1_bit31_8_reg[10]/CLK,1908.640259,1908.640259,0.000000
configuration_pci_ba0_bit31_8_reg[26]/CLK,1890.474487,1890.474487,0.000000
configuration_pci_ba1_bit31_8_reg[13]/CLK,1908.598877,1908.598877,0.000000
configuration_pci_ba0_bit31_8_reg[24]/CLK,1893.227905,1893.227905,0.000000
configuration_pci_ba1_bit31_8_reg[22]/CLK,1856.97522,1856.975220,0.000000
configuration_pci_ba0_bit31_8_reg[25]/CLK,1893.754395,1893.754395,0.000000
configuration_pci_ba0_bit31_8_reg[22]/CLK,1848.327637,1848.327637,0.000000
configuration_pci_am1_reg[11]/CLK,1908.655762,1908.655762,0.000000
configuration_pci_ta1_reg[28]/CLK,1857.254517,1857.254517,0.000000
configuration_latency_timer_reg[3]/CLK,1634.123047,1634.123047,0.000000
configuration_pci_err_cs_bit31_24_reg[29]/CLK,1899.412109,1899.412109,0.000000
configuration_pci_ta1_reg[11]/CLK,1885.419922,1885.419922,0.000000
configuration_pci_ta1_reg[23]/CLK,1870.290405,1870.290405,0.000000
configuration_pci_ba0_bit31_8_reg[20]/CLK,1856.883911,1856.883911,0.000000
configuration_latency_timer_reg[1]/CLK,1634.627563,1634.627563,0.000000
configuration_pci_ta1_reg[27]/CLK,1905.645264,1905.645264,0.000000
configuration_pci_am1_reg[9]/CLK,1908.385864,1908.385864,0.000000
configuration_pci_ta1_reg[13]/CLK,1885.445557,1885.445557,0.000000
configuration_pci_am1_reg[24]/CLK,1898.34729,1898.347290,0.000000
configuration_pci_ba1_bit31_8_reg[11]/CLK,1908.634399,1908.634399,0.000000
configuration_pci_ta1_reg[20]/CLK,1869.5177,1869.517700,0.000000
configuration_pci_ta1_reg[29]/CLK,1906.499878,1906.499878,0.000000
configuration_pci_ba1_bit31_8_reg[8]/CLK,1908.39917,1908.399170,0.000000
configuration_pci_am1_reg[22]/CLK,1870.29126,1870.291260,0.000000
configuration_pci_ba1_bit31_8_reg[23]/CLK,1870.286133,1870.286133,0.000000
configuration_pci_ta1_reg[8]/CLK,1908.419189,1908.419189,0.000000
configuration_wb_err_data_reg[15]/CLK,1885.435425,1885.435425,0.000000
configuration_pci_ta1_reg[12]/CLK,1885.331787,1885.331787,0.000000
configuration_pci_ba1_bit31_8_reg[19]/CLK,1865.332764,1865.332764,0.000000
configuration_pci_ta1_reg[24]/CLK,1904.21875,1904.218750,0.000000
configuration_wb_err_data_reg[14]/CLK,1885.422852,1885.422852,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_addr_reg[2]/CLK,1084.863403,1084.863403,0.000000
configuration_wb_am1_reg[31]/CLK,1900.658569,1900.658569,0.000000
configuration_pci_ta1_reg[9]/CLK,1908.416382,1908.416382,0.000000
configuration_pci_ta1_reg[16]/CLK,1869.811279,1869.811279,0.000000
configuration_wb_am2_reg[31]/CLK,1901.045288,1901.045288,0.000000
configuration_pci_ta1_reg[25]/CLK,1906.969604,1906.969604,0.000000
configuration_pci_ta1_reg[18]/CLK,1869.814453,1869.814453,0.000000
configuration_pci_ta1_reg[30]/CLK,1906.815308,1906.815308,0.000000
configuration_pci_am1_reg[26]/CLK,1898.349487,1898.349487,0.000000
configuration_pci_ba1_bit31_8_reg[17]/CLK,1861.797241,1861.797241,0.000000
configuration_pci_ta1_reg[22]/CLK,1869.705078,1869.705078,0.000000
configuration_pci_ta1_reg[19]/CLK,1866.450073,1866.450073,0.000000
configuration_pci_ta1_reg[31]/CLK,1904.735962,1904.735962,0.000000
configuration_pci_am1_reg[28]/CLK,1857.229736,1857.229736,0.000000
configuration_pci_ba0_bit31_8_reg[18]/CLK,1856.824341,1856.824341,0.000000
configuration_pci_ba1_bit31_8_reg[14]/CLK,1870.284302,1870.284302,0.000000
configuration_set_isr_bit2_reg/CLK,1880.65625,1880.656250,0.000000
configuration_pci_am1_reg[14]/CLK,1885.37439,1885.374390,0.000000
configuration_pci_err_data_reg[19]/CLK,1882.928467,1882.928467,0.000000
configuration_pci_am1_reg[21]/CLK,1870.102783,1870.102783,0.000000
configuration_pci_ta1_reg[26]/CLK,1903.803101,1903.803101,0.000000
configuration_pci_am1_reg[25]/CLK,1906.598511,1906.598511,0.000000
configuration_pci_ta1_reg[21]/CLK,1880.350952,1880.350952,0.000000
configuration_pci_am1_reg[30]/CLK,1904.81665,1904.816650,0.000000
configuration_pci_ba1_bit31_8_reg[12]/CLK,1880.338623,1880.338623,0.000000
configuration_pci_am1_reg[17]/CLK,1870.186768,1870.186768,0.000000
configuration_pci_ta1_reg[17]/CLK,1869.936279,1869.936279,0.000000
configuration_pci_ta1_reg[14]/CLK,1885.401123,1885.401123,0.000000
configuration_pci_am1_reg[12]/CLK,1885.485718,1885.485718,0.000000
configuration_pci_ta1_reg[15]/CLK,1884.833008,1884.833008,0.000000
configuration_pci_ba1_bit31_8_reg[9]/CLK,1908.603271,1908.603271,0.000000
pci_target_unit_wishbone_master_wb_sel_o_reg[0]/CLK,928.852661,928.852661,0.000000
configuration_pci_ba1_bit31_8_reg[21]/CLK,1860.71106,1860.711060,0.000000
configuration_pci_ba1_bit31_8_reg[15]/CLK,1885.490601,1885.490601,0.000000
configuration_pci_am1_reg[13]/CLK,1885.423096,1885.423096,0.000000
configuration_pci_ba1_bit31_8_reg[29]/CLK,1857.169678,1857.169678,0.000000
configuration_pci_am1_reg[29]/CLK,1906.715332,1906.715332,0.000000
configuration_pci_err_data_reg[27]/CLK,1460.267822,1460.267822,0.000000
configuration_pci_ba1_bit31_8_reg[24]/CLK,1893.839355,1893.839355,0.000000
configuration_pci_am1_reg[19]/CLK,1870.295532,1870.295532,0.000000
configuration_pci_ta1_reg[10]/CLK,1885.142456,1885.142456,0.000000
configuration_pci_ba1_bit31_8_reg[28]/CLK,1893.839233,1893.839233,0.000000
configuration_pci_ba0_bit31_8_reg[12]/CLK,1856.842285,1856.842285,0.000000
configuration_wb_ta1_reg[31]/CLK,1899.660034,1899.660034,0.000000
configuration_pci_ba1_bit31_8_reg[31]/CLK,1857.225342,1857.225342,0.000000
configuration_pci_ba1_bit31_8_reg[25]/CLK,1906.771484,1906.771484,0.000000
configuration_pci_ba1_bit31_8_reg[20]/CLK,1864.283325,1864.283325,0.000000
configuration_pci_ba1_bit31_8_reg[26]/CLK,1898.325195,1898.325195,0.000000
configuration_pci_am1_reg[27]/CLK,1906.710815,1906.710815,0.000000
configuration_pci_ba1_bit31_8_reg[18]/CLK,1858.189697,1858.189697,0.000000
configuration_pci_ba0_bit31_8_reg[30]/CLK,1893.306885,1893.306885,0.000000
configuration_pci_am1_reg[18]/CLK,1870.253174,1870.253174,0.000000
configuration_pci_err_addr_reg[1]/CLK,1598.766602,1598.766602,0.000000
pci_target_unit_pci_target_sm_bckp_trdy_reg_reg/CLK,959.591675,959.591675,0.000000
configuration_pci_err_addr_reg[26]/CLK,1897.535889,1897.535889,0.000000
configuration_pci_err_addr_reg[0]/CLK,1610.325806,1610.325806,0.000000
output_backup_tar_ad_en_out_reg/CLK,1270.122437,1270.122437,0.000000
configuration_sync_isr_2_del_bit_reg/CLK,1869.800781,1869.800781,0.000000
configuration_cache_line_size_reg_reg[7]/CLK,1456.510498,1456.510498,0.000000
configuration_cache_line_size_reg_reg[5]/CLK,1458.702393,1458.702393,0.000000
pci_target_unit_del_sync_req_comp_pending_reg/CLK,682.610962,682.610962,0.000000
configuration_cache_line_size_reg_reg[6]/CLK,1455.355225,1455.355225,0.000000
configuration_icr_bit2_0_reg[0]/CLK,1593.816162,1593.816162,0.000000
configuration_cache_line_size_reg_reg[2]/CLK,1458.509521,1458.509521,0.000000
output_backup_stop_out_reg/CLK,957.881836,957.881836,0.000000
wishbone_slave_unit_del_sync_req_done_reg_reg/CLK,1345.552002,1345.552002,0.000000
output_backup_irdy_en_out_reg/CLK,1228.877563,1228.877563,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_addr_reg[0]/CLK,1084.795898,1084.795898,0.000000
input_register_pci_frame_reg_out_reg/CLK,-44.900002,-44.900002,0.000000
output_backup_trdy_out_reg/CLK,-11.1,-11.100000,0.000000
pci_target_unit_del_sync_req_req_pending_reg/CLK,-30.6,-30.600000,0.000000
output_backup_frame_en_out_reg/CLK,-28.5,-28.500000,0.000000
i_pci_wbs_wbb3_2_wbb2_wbs_dat_i_o_valid_reg/CLK,1347.230835,1347.230835,0.000000
pci_target_unit_fifos_pciw_fifo_ctrl_wgrey_addr_reg[1]/CLK,-30.799999,-30.799999,0.000000
pci_target_unit_wishbone_master_c_state_reg[0]/CLK,-33.900002,-33.900002,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_addr_reg[2]/CLK,-15.5,-15.500000,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_addr_reg[1]/CLK,-14.9,-14.900000,0.000000
wishbone_slave_unit_pci_initiator_sm_cur_state_reg[2]/CLK,-39.5,-39.500000,0.000000
pci_target_unit_fifos_pcir_fifo_ctrl_rgrey_addr_reg[0]/CLK,-15.3,-15.300000,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][16]/CLK,3782.1604,3782.160400,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[0][21]/CLK,3782.183594,3782.183594,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][13]/CLK,3780.593018,3780.593018,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][18]/CLK,3782.513916,3782.513916,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[15][14]/CLK,3782.336426,3782.336426,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][10]/CLK,3781.969238,3781.969238,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][15]/CLK,3780.956787,3780.956787,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[2][24]/CLK,2186.037842,2186.037842,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[2][30]/CLK,2186.022705,2186.022705,0.000000
wishbone_slave_unit_pci_initiator_if_be_out_reg[3]/CLK,3124.758789,3124.758789,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[6][12]/CLK,2195.981201,2195.981201,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][2]/CLK,3776.483154,3776.483154,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][17]/CLK,2196.953125,2196.953125,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][2]/CLK,2196.978516,2196.978516,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[8][27]/CLK,3777.281738,3777.281738,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[9][6]/CLK,2192.191895,2192.191895,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[6][25]/CLK,2194.048828,2194.048828,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[0][27]/CLK,2194.094971,2194.094971,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[13][9]/CLK,2177.864746,2177.864746,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][26]/CLK,2179.054199,2179.054199,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][13]/CLK,3120.866699,3120.866699,0.000000
wishbone_slave_unit_fifos_wbw_fifo_storage_mem_reg[13][23]/CLK,3782.745117,3782.745117,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[1][24]/CLK,3062.314697,3062.314697,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[1][26]/CLK,3062.72168,3062.721680,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[4][17]/CLK,3062.998535,3062.998535,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[1][8]/CLK,3062.981445,3062.981445,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[5][0]/CLK,3062.877197,3062.877197,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[1][4]/CLK,3120.516357,3120.516357,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[1][5]/CLK,2967.460693,2967.460693,0.000000
wishbone_slave_unit_pci_initiator_if_read_count_reg[1]/CLK,1263.11792,1263.117920,0.000000
pci_target_unit_del_sync_be_out_reg[1]/CLK,1070.653687,1070.653687,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[13][0]/CLK,2163.691895,2163.691895,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][11]/CLK,2177.333252,2177.333252,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[5][21]/CLK,2178.231445,2178.231445,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[13][13]/CLK,2152.762695,2152.762695,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[10][10]/CLK,2181.723389,2181.723389,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[7][29]/CLK,2180.484619,2180.484619,0.000000
wishbone_slave_unit_fifos_wbr_fifo_storage_mem_reg[15][18]/CLK,2174.874756,2174.874756,0.000000
pci_target_unit_fifos_pcir_fifo_storage_mem_reg[0][11]/CLK,2618.365723,2618.365723,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][24]/CLK,1526.384644,1526.384644,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[4][9]/CLK,1526.2677,1526.267700,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[2][22]/CLK,1856.56665,1856.566650,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][20]/CLK,1815.578735,1815.578735,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[4][29]/CLK,1815.580078,1815.580078,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[3][11]/CLK,1780.348633,1780.348633,0.000000
pci_target_unit_fifos_pciw_fifo_storage_mem_reg[5][18]/CLK,1780.529053,1780.529053,0.000000
pci_target_unit_fifos_pciw_fifo_storage_do_reg_b_reg[10]/CLK,1553.593628,1553.593628,0.000000
pci_target_unit_wishbone_master_c_state_reg[2]/CLK,-43.5,-43.500000,0.000000
wishbone_slave_unit_pci_initiator_sm_cur_state_reg[0]/CLK,-39.400002,-39.400002,0.000000
