{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417620613301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417620613302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 23:30:13 2014 " "Processing started: Wed Dec 03 23:30:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417620613302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417620613302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acc_4bit -c acc_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off acc_4bit -c acc_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417620613302 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417620613636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit " "Found entity 1: alu_4bit" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417620613697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417620613697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file acc_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc_4bit " "Found entity 1: acc_4bit" {  } { { "acc_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/acc_4bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417620613700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417620613700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417620613705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417620613705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acc_4bit " "Elaborating entity \"acc_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417620613740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_4bit alu_4bit:ALU " "Elaborating entity \"alu_4bit\" for hierarchy \"alu_4bit:ALU\"" {  } { { "acc_4bit.v" "ALU" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/acc_4bit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417620613749 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(49) " "Verilog HDL Always Construct warning at alu_4bit.v(49): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(50) " "Verilog HDL Always Construct warning at alu_4bit.v(50): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(51) " "Verilog HDL Always Construct warning at alu_4bit.v(51): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(52) " "Verilog HDL Always Construct warning at alu_4bit.v(52): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_4bit.v(52) " "Verilog HDL assignment warning at alu_4bit.v(52): truncated value with size 32 to match size of target (5)" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(53) " "Verilog HDL Always Construct warning at alu_4bit.v(53): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(54) " "Verilog HDL Always Construct warning at alu_4bit.v(54): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(55) " "Verilog HDL Always Construct warning at alu_4bit.v(55): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_4bit.v(55) " "Verilog HDL assignment warning at alu_4bit.v(55): truncated value with size 32 to match size of target (5)" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417620613752 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(56) " "Verilog HDL Always Construct warning at alu_4bit.v(56): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_4bit.v(56) " "Verilog HDL assignment warning at alu_4bit.v(56): truncated value with size 32 to match size of target (5)" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(57) " "Verilog HDL Always Construct warning at alu_4bit.v(57): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(58) " "Verilog HDL Always Construct warning at alu_4bit.v(58): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(59) " "Verilog HDL Always Construct warning at alu_4bit.v(59): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(60) " "Verilog HDL Always Construct warning at alu_4bit.v(60): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_4bit.v(60) " "Verilog HDL assignment warning at alu_4bit.v(60): truncated value with size 32 to match size of target (5)" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(61) " "Verilog HDL Always Construct warning at alu_4bit.v(61): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(62) " "Verilog HDL Always Construct warning at alu_4bit.v(62): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(63) " "Verilog HDL Always Construct warning at alu_4bit.v(63): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cin alu_4bit.v(64) " "Verilog HDL Always Construct warning at alu_4bit.v(64): variable \"cin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1417620613753 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_4bit.v(64) " "Verilog HDL assignment warning at alu_4bit.v(64): truncated value with size 32 to match size of target (5)" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417620613754 "|acc_4bit|alu_4bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout alu_4bit.v(23) " "Verilog HDL Always Construct warning at alu_4bit.v(23): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417620613754 "|acc_4bit|alu_4bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout alu_4bit.v(23) " "Inferred latch for \"cout\" at alu_4bit.v(23)" {  } { { "alu_4bit.v" "" { Text "E:/FDU/study/Fundamentals of Digital Logic/pj2/alu_4bit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417620613754 "|acc_4bit|alu_4bit:ALU"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1417620614401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417620615224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417620615224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417620615255 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417620615255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417620615255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417620615255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417620615271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 23:30:15 2014 " "Processing ended: Wed Dec 03 23:30:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417620615271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417620615271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417620615271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417620615271 ""}
