#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 31 18:54:58 2019
# Process ID: 976
# Current directory: F:/COD/lab6/MUL_MIPS_CPU_cache_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1232 F:\COD\lab6\MUL_MIPS_CPU_cache_vga\MUL_MIPS_CPU.xpr
# Log file: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/vivado.log
# Journal file: F:/COD/lab6/MUL_MIPS_CPU_cache_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 776.340 ; gain = 90.496
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ddu_sim_behav -key {Behavioral:sim_1:Functional:ddu_sim} -tclbatch {ddu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ddu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ddu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 816.352 ; gain = 5.828
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ddu_sim/ddu_dut/cpu_dut/vga_write_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 851.023 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 851.023 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 851.023 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 851.293 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ddu_sim/ddu_dut/cpu_dut/vga_write_addr_next}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 855.926 ; gain = 0.734
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 19:04:47 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 19:04:47 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 869.914 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E9E2A
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 19:11:32 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 19:11:32 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 19:16:05 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 19:16:05 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 19:21:20 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 19:21:20 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 19:31:55 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 19:31:55 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/reg_addr_ddu}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/reg_data_ddu}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/reg_data_ddu}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.176 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1558.176 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.176 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1558.176 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1558.176 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1558.176 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/Instruction}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1561.453 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/RF_dut/RF}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1599.941 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
run 100 ns
run 100 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/CACHE/current_state}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/IRnMDR_dut/Memery_data_register}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/IRnMDR_dut/MemData}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.816 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 19:56:24 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 19:56:24 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1608.988 ; gain = 0.000
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/RF_dut/wd}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/RF_dut/RF}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/PC}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 650 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 650 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/MemData}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
run 50 ns
run 50 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.266 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.266 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1618.266 ; gain = 0.000
run 50 ns
run 700 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/CACHE/read}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/CACHE/cache_dut/cache}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/CACHE/cpudata}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1637.234 ; gain = 0.000
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.234 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1637.234 ; gain = 0.000
run 700 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ddu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ddu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_Operands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Operands
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/ALU_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/IRnMDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRnMDR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/RFout_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFout_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/con_IR_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con_IR_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cur_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cur_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/display_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_word
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/word_dictionary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_dictionary
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sim_1/new/ddusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddu_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.DCU
Compiling module xil_defaultlib.word_dictionary
Compiling module xil_defaultlib.cur_data
Compiling module xil_defaultlib.display_word
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1638.313 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 20:21:42 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 20:21:42 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 20:28:45 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 20:28:45 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/ddu_sim/ddu_dut/cpu_dut/IRnMDR_dut/ReadRegAddr_2}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 31 20:33:23 2019] Launched synth_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/synth_1/runme.log
[Fri May 31 20:33:23 2019] Launched impl_1...
Run output will be captured here: F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top cache_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cache_sim_behav xil_defaultlib.cache_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port we [F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.srcs/sources_1/new/cache_memory_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.cache_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/xsim.dir/cache_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim/xsim.dir/cache_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 31 21:01:50 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 55.816 ; gain = 1.184
INFO: [Common 17-206] Exiting Webtalk at Fri May 31 21:01:50 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1739.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COD/lab6/MUL_MIPS_CPU_cache_vga/MUL_MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_sim_behav -key {Behavioral:sim_1:Functional:cache_sim} -tclbatch {cache_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cache_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1745.879 ; gain = 6.746
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1745.879 ; gain = 6.746
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 31 21:07:26 2019...
