Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec 12 14:34:08 2022
| Host         : EECS-DIGITAL-02 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.F1QlTx/obj/synthrpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 ssc/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/segment_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.021ns (26.575%)  route 2.821ns (73.425%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.803     2.285    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=352, unplaced)       0.584     2.965    ssc/CLK
                         FDRE                                         r  ssc/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  ssc/segment_counter_reg[22]/Q
                         net (fo=2, unplaced)         0.774     4.217    ssc/segment_counter_reg_n_0_[22]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  ssc/segment_counter[31]_i_5/O
                         net (fo=1, unplaced)         0.732     5.244    ssc/segment_counter[31]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.368 f  ssc/segment_counter[31]_i_2/O
                         net (fo=33, unplaced)        0.804     6.172    ssc/segment_counter[31]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.296 r  ssc/segment_state[7]_i_1/O
                         net (fo=8, unplaced)         0.511     6.807    ssc/segment_state
                         FDSE                                         r  ssc/segment_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.763    12.174    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=352, unplaced)       0.439    12.704    ssc/CLK
                         FDSE                                         r  ssc/segment_state_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDSE (Setup_fdse_C_CE)      -0.202    12.582    ssc/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  5.776    




