{
  "name": "core_arch::x86::avx512bw::_mm512_broadcastw_epi16",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_castsi128_si512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type __m128i to type __m512i; the upper 384 bits of the result are undefined. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_castsi128_si512&expand=629)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::__m512i::as_i16x32": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i16x32": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i16x32": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512bw::_mm512_broadcastw_epi16"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:8069:1: 8082:2",
  "src": "pub fn _mm512_broadcastw_epi16(a: __m128i) -> __m512i {\n    unsafe {\n        let a = _mm512_castsi128_si512(a).as_i16x32();\n        let ret: i16x32 = simd_shuffle!(\n            a,\n            a,\n            [\n                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n                0, 0, 0, 0,\n            ],\n        );\n        transmute(ret)\n    }\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm512_broadcastw_epi16(_1: core_arch::x86::__m128i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _2: core_arch::simd::i16x32;\n    let mut _3: core_arch::x86::__m512i;\n    let  _4: core_arch::simd::i16x32;\n    debug a => _1;\n    debug a => _2;\n    debug ret => _4;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx512f::_mm512_castsi128_si512(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = core_arch::x86::__m512i::as_i16x32(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _4 = intrinsics::simd::simd_shuffle::<core_arch::simd::i16x32, core_arch::macros::SimdShuffleIdx<32>, core_arch::simd::i16x32>(_2, _2, core_arch::x86::avx512bw::_mm512_broadcastw_epi16::{constant#0}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = _4 as core_arch::x86::__m512i;\n        return;\n    }\n}\n",
  "doc": " Broadcast the low packed 16-bit integer from a to all elements of dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_broadcastw_epi16&expand=587)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}