Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: Fetch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Fetch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Fetch"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Fetch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PG_cell.vhd" into library work
Parsing entity <PG_cell>.
Parsing architecture <Behavioral> of entity <pg_cell>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Sum_Network.vhd" into library work
Parsing entity <Sum_Network>.
Parsing architecture <Behavioral> of entity <sum_network>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PG_network.vhd" into library work
Parsing entity <PG_network>.
Parsing architecture <Behavioral> of entity <pg_network>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Carry_Network.vhd" into library work
Parsing entity <Carry_Network>.
Parsing architecture <Behavioral> of entity <carry_network>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PropagateCarryLookahead.vhd" into library work
Parsing entity <PropagateCarryLookahead>.
Parsing architecture <Behavioral> of entity <propagatecarrylookahead>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\NRegister.vhd" into library work
Parsing entity <NRegister>.
Parsing architecture <Behavioral> of entity <nregister>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Mux_NBit_2x1.vhd" into library work
Parsing entity <Mux_NBit_2x1>.
Parsing architecture <Behavioral> of entity <mux_nbit_2x1>.
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Fetch.vhd" into library work
Parsing entity <Fetch>.
Parsing architecture <Structural> of entity <fetch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Fetch> (architecture <Structural>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PropagateCarryLookahead> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PG_network> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PG_network.vhd" Line 61: Assignment to tmp1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PG_network.vhd" Line 62: Assignment to tmp2 ignored, since the identifier is never used

Elaborating entity <PG_cell> (architecture <Behavioral>) from library <work>.

Elaborating entity <Carry_Network> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Sum_Network> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Fetch>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Fetch.vhd".
        NBIT_PC = 32
        NBIT_IR = 32
INFO:Xst:3210 - "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Fetch.vhd" line 137: Output port <Cout> of the instance <ADDPC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Fetch.vhd" line 144: Output port <Cout> of the instance <ADDBTB> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Fetch> synthesized.

Synthesizing Unit <NRegister>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\NRegister.vhd".
        N = 32
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NRegister> synthesized.

Synthesizing Unit <PropagateCarryLookahead>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PropagateCarryLookahead.vhd".
        N = 32
    Summary:
	no macro.
Unit <PropagateCarryLookahead> synthesized.

Synthesizing Unit <PG_network>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PG_network.vhd".
        N = 32
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <PG_network> synthesized.

Synthesizing Unit <PG_cell>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\PG_cell.vhd".
    Summary:
Unit <PG_cell> synthesized.

Synthesizing Unit <Carry_Network>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Carry_Network.vhd".
        N = 32
    Summary:
	no macro.
Unit <Carry_Network> synthesized.

Synthesizing Unit <Sum_Network>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Sum_Network.vhd".
        N = 32
    Summary:
Unit <Sum_Network> synthesized.

Synthesizing Unit <Mux_NBit_2x1>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\Fetch_Stage\Mux_NBit_2x1.vhd".
        NBIT_IN = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 32-bit register                                       : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 128
 1-bit xor2                                            : 128

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 128
 1-bit xor2                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Fetch> ...

Optimizing unit <Carry_Network> ...

Optimizing unit <NRegister> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Fetch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Fetch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 230
#      LUT2                        : 18
#      LUT3                        : 9
#      LUT4                        : 25
#      LUT5                        : 34
#      LUT6                        : 133
#      MUXF7                       : 11
# FlipFlops/Latches                : 64
#      FDCE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 200
#      IBUF                        : 104
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  126800     0%  
 Number of Slice LUTs:                  219  out of  63400     0%  
    Number used as Logic:               219  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    219
   Number with an unused Flip Flop:     187  out of    219    85%  
   Number with an unused LUT:             0  out of    219     0%  
   Number of fully used LUT-FF pairs:    32  out of    219    14%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         201
 Number of bonded IOBs:                 201  out of    210    95%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FE_clk                             | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.640ns (Maximum Frequency: 215.522MHz)
   Minimum input arrival time before clock: 4.370ns
   Maximum output required time after clock: 4.915ns
   Maximum combinational path delay: 4.645ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FE_clk'
  Clock period: 4.640ns (frequency: 215.522MHz)
  Total number of paths / destination ports: 13384 / 32
-------------------------------------------------------------------------
Delay:               4.640ns (Levels of Logic = 9)
  Source:            PC/data_5 (FF)
  Destination:       PC/data_28 (FF)
  Source Clock:      FE_clk rising
  Destination Clock: FE_clk rising

  Data Path: PC/data_5 to PC/data_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.361   0.598  PC/data_5 (PC/data_5)
     LUT4:I0->O           12   0.097   0.346  ADDPC/CN/s_carry<5>1 (ADDPC/s_G2<6>)
     LUT6:I5->O            2   0.097   0.516  ADDBTB/CN/s_carry<7>1_SW1 (N97)
     LUT6:I3->O            1   0.097   0.379  ADDBTB/CN/s_carry<10>1_SW0_SW1 (N153)
     LUT6:I4->O            4   0.097   0.309  ADDBTB/CN/s_carry<10>1 (ADDBTB/s_G2<11>)
     LUT6:I5->O            4   0.097   0.309  ADDBTB/CN/s_carry<14>1 (ADDBTB/s_G2<15>)
     LUT6:I5->O            6   0.097   0.318  ADDBTB/CN/s_carry<18>1 (ADDBTB/s_G2<19>)
     LUT6:I5->O            8   0.097   0.327  ADDBTB/CN/s_carry<22>1 (ADDBTB/s_G2<23>)
     LUT6:I5->O            1   0.097   0.295  ADDBTB/CN/s_carry<24>1 (ADDBTB/s_G2<25>)
     LUT6:I5->O            2   0.097   0.000  MUXNPC/Mmux_portY21 (FE_NPC_28_OBUF)
     FDCE:D                    0.008          PC/data_28
    ----------------------------------------
    Total                      4.640ns (1.242ns logic, 3.398ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FE_clk'
  Total number of paths / destination ports: 2401 / 192
-------------------------------------------------------------------------
Offset:              4.370ns (Levels of Logic = 10)
  Source:            FE_btb_target_prediction<0> (PAD)
  Destination:       PC/data_28 (FF)
  Destination Clock: FE_clk rising

  Data Path: FE_btb_target_prediction<0> to PC/data_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.566  FE_btb_target_prediction_0_IBUF (FE_btb_target_prediction_0_IBUF)
     LUT4:I0->O            4   0.097   0.293  ADDBTB/CN/s_carry<1>1 (ADDBTB/s_G2<2>)
     MUXF7:S->O            3   0.335   0.305  ADDBTB/CN/s_carry<4>1 (ADDBTB/s_G2<5>)
     LUT6:I5->O            4   0.097   0.525  ADDBTB/CN/s_carry<6>1 (ADDBTB/s_G2<7>)
     LUT6:I3->O            4   0.097   0.309  ADDBTB/CN/s_carry<10>1 (ADDBTB/s_G2<11>)
     LUT6:I5->O            4   0.097   0.309  ADDBTB/CN/s_carry<14>1 (ADDBTB/s_G2<15>)
     LUT6:I5->O            6   0.097   0.318  ADDBTB/CN/s_carry<18>1 (ADDBTB/s_G2<19>)
     LUT6:I5->O            8   0.097   0.327  ADDBTB/CN/s_carry<22>1 (ADDBTB/s_G2<23>)
     LUT6:I5->O            1   0.097   0.295  ADDBTB/CN/s_carry<24>1 (ADDBTB/s_G2<25>)
     LUT6:I5->O            2   0.097   0.000  MUXNPC/Mmux_portY21 (FE_NPC_28_OBUF)
     FDCE:D                    0.008          PC/data_28
    ----------------------------------------
    Total                      4.370ns (1.120ns logic, 3.250ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FE_clk'
  Total number of paths / destination ports: 13448 / 96
-------------------------------------------------------------------------
Offset:              4.915ns (Levels of Logic = 10)
  Source:            PC/data_5 (FF)
  Destination:       FE_NPC<28> (PAD)
  Source Clock:      FE_clk rising

  Data Path: PC/data_5 to FE_NPC<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.361   0.598  PC/data_5 (PC/data_5)
     LUT4:I0->O           12   0.097   0.346  ADDPC/CN/s_carry<5>1 (ADDPC/s_G2<6>)
     LUT6:I5->O            2   0.097   0.516  ADDBTB/CN/s_carry<7>1_SW1 (N97)
     LUT6:I3->O            1   0.097   0.379  ADDBTB/CN/s_carry<10>1_SW0_SW1 (N153)
     LUT6:I4->O            4   0.097   0.309  ADDBTB/CN/s_carry<10>1 (ADDBTB/s_G2<11>)
     LUT6:I5->O            4   0.097   0.309  ADDBTB/CN/s_carry<14>1 (ADDBTB/s_G2<15>)
     LUT6:I5->O            6   0.097   0.318  ADDBTB/CN/s_carry<18>1 (ADDBTB/s_G2<19>)
     LUT6:I5->O            8   0.097   0.327  ADDBTB/CN/s_carry<22>1 (ADDBTB/s_G2<23>)
     LUT6:I5->O            1   0.097   0.295  ADDBTB/CN/s_carry<24>1 (ADDBTB/s_G2<25>)
     LUT6:I5->O            2   0.097   0.283  MUXNPC/Mmux_portY21 (FE_NPC_28_OBUF)
     OBUF:I->O                 0.000          FE_NPC_28_OBUF (FE_NPC<28>)
    ----------------------------------------
    Total                      4.915ns (1.234ns logic, 3.681ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2113 / 32
-------------------------------------------------------------------------
Delay:               4.645ns (Levels of Logic = 11)
  Source:            FE_btb_target_prediction<0> (PAD)
  Destination:       FE_NPC<28> (PAD)

  Data Path: FE_btb_target_prediction<0> to FE_NPC<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.566  FE_btb_target_prediction_0_IBUF (FE_btb_target_prediction_0_IBUF)
     LUT4:I0->O            4   0.097   0.293  ADDBTB/CN/s_carry<1>1 (ADDBTB/s_G2<2>)
     MUXF7:S->O            3   0.335   0.305  ADDBTB/CN/s_carry<4>1 (ADDBTB/s_G2<5>)
     LUT6:I5->O            4   0.097   0.525  ADDBTB/CN/s_carry<6>1 (ADDBTB/s_G2<7>)
     LUT6:I3->O            4   0.097   0.309  ADDBTB/CN/s_carry<10>1 (ADDBTB/s_G2<11>)
     LUT6:I5->O            4   0.097   0.309  ADDBTB/CN/s_carry<14>1 (ADDBTB/s_G2<15>)
     LUT6:I5->O            6   0.097   0.318  ADDBTB/CN/s_carry<18>1 (ADDBTB/s_G2<19>)
     LUT6:I5->O            8   0.097   0.327  ADDBTB/CN/s_carry<22>1 (ADDBTB/s_G2<23>)
     LUT6:I5->O            1   0.097   0.295  ADDBTB/CN/s_carry<24>1 (ADDBTB/s_G2<25>)
     LUT6:I5->O            2   0.097   0.283  MUXNPC/Mmux_portY21 (FE_NPC_28_OBUF)
     OBUF:I->O                 0.000          FE_NPC_28_OBUF (FE_NPC<28>)
    ----------------------------------------
    Total                      4.645ns (1.112ns logic, 3.533ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FE_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FE_clk         |    4.640|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.43 secs
 
--> 

Total memory usage is 319528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

