ADDRESS_REG_B=CLOCK0
BYTEENA_REG_B=CLOCK0
BYTE_SIZE=8
CLOCK_ENABLE_INPUT_A=NORMAL
CLOCK_ENABLE_INPUT_B=NORMAL
CLOCK_ENABLE_OUTPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INDATA_REG_B=CLOCK0
INIT_FILE=cacheMem.mif
INTENDED_DEVICE_FAMILY="Stratix IV"
LPM_TYPE=altsyncram
NUMWORDS_A=512
NUMWORDS_B=512
OPERATION_MODE=BIDIR_DUAL_PORT
OUTDATA_ACLR_A=NONE
OUTDATA_ACLR_B=NONE
OUTDATA_REG_A=UNREGISTERED
OUTDATA_REG_B=UNREGISTERED
POWER_UP_UNINITIALIZED=FALSE
READ_DURING_WRITE_MODE_MIXED_PORTS=DONT_CARE
READ_DURING_WRITE_MODE_PORT_A=NEW_DATA_NO_NBE_READ
READ_DURING_WRITE_MODE_PORT_B=NEW_DATA_NO_NBE_READ
WIDTHAD_A=9
WIDTHAD_B=9
WIDTH_A=160
WIDTH_B=160
WIDTH_BYTEENA_A=20
WIDTH_BYTEENA_B=20
WRCONTROL_WRADDRESS_REG_B=CLOCK0
DEVICE_FAMILY="Stratix IV"
address_a
address_b
byteena_a
byteena_b
clock0
clocken0
data_a
data_b
wren_a
wren_b
q_a
q_b
