// Seed: 3274246497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign id_5 = 1'h0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2 = id_2 == 1;
  tri  id_4 = 1;
  wire id_5;
  initial begin : LABEL_0
    if (!id_1) id_4 = id_3;
  end
  genvar id_6;
  tri id_7 = id_2;
endmodule
