//
// Module mopshub_lib.mopshubCore.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 14:40:04 04/23/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module mopshubCore( 
   // Port Declarations
   output  wire    [4:0]   addr_can, 
   input   wire    [4:0]   bus_rec_select, 
   output  wire    [4:0]   bus_tra_select, 
   input   wire            clock, 
   input   wire            irq_can_rec, 
   input   wire    [15:0]  read_can, 
   output  wire            read_sig_can_n, 
   input   wire            reset, 
   output  wire    [15:0]  write_can, 
   output  wire            write_sig_can_n, 
   input   wire            irq_can_tra, 
   input   wire            irq_active_rec, 
   input   wire    [4:0]   count_bus, 
   output  wire            enable_cs, 
   output  wire    [75:0]  data_rec_uplink, 
   input   wire    [75:0]  data_tra_uplink, 
   input   wire            clk_160, 
   input   wire            clk_40, 
   input   wire            clk_80, 
   input   wire            clk_usr
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire   rst;   // reset the modules (not needed for initialization)


// Instances 
elink_side_core U_1( 
   .clk_160                   (clk_160), 
   .clk_40                    (clk_40), 
   .clk_80                    (clk_80), 
   .clk_usr                   (clk_usr), 
   .rst                       (rst), 
   .rx_elink                  (), 
   .rx_fifo_read_enable       (), 
   .tx_fifo_data_in           (), 
   .tx_fifo_write_enable      (), 
   .rx_fifo_data_out          (), 
   .rx_fifo_empty             (), 
   .rx_fifo_full              (), 
   .tx_elink                  (), 
   .tx_fifo_programmable_full ()
); 

mops_side_core U_0( 
   .can_rec_select  (bus_rec_select), 
   .clk             (clock), 
   .count_bus       (count_bus), 
   .data_tra_uplink (data_tra_uplink), 
   .irq_active_rec  (irq_active_rec), 
   .irq_can_rec     (irq_can_rec), 
   .irq_can_tra     (irq_can_tra), 
   .read_can        (read_can), 
   .rst             (reset), 
   .addr_can        (addr_can), 
   .can_tra_select  (bus_tra_select), 
   .data_rec_uplink (data_rec_uplink), 
   .enable_cs       (enable_cs), 
   .read_sig_can_n  (read_sig_can_n), 
   .write_can       (write_can), 
   .write_sig_can_n (write_sig_can_n)
); 


endmodule // mopshubCore

