Ali-Reza Adl-Tabatabai , Brian T. Lewis , Vijay Menon , Brian R. Murphy , Bratin Saha , Tatiana Shpeisman, Compiler and runtime support for efficient software transactional memory, Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation, June 11-14, 2006, Ottawa, Ontario, Canada[doi>10.1145/1133981.1133985]
Yehuda Afek , Guy Korland , Arie Zilberstein, Lowering STM overhead with static analysis, Proceedings of the 23rd international conference on Languages and compilers for parallel computing, p.31-45, October 07-09, 2010, Houston, TX
David A. Bader , Kamesh Madduri, Design and implementation of the HPCS graph analysis benchmark on symmetric multiprocessors, Proceedings of the 12th international conference on High Performance Computing, December 18-21, 2005, Goa, India[doi>10.1007/11602569_48]
Chung, J., Dalton, M., Kannan, H., and Kozyrakis, C. 2008. Thread-safe dynamic binary translation using transactional memory. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA’08). IEEE, 279--289.
Pedro Diniz , Martin Rinard, Synchronization transformations for parallel computing, Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.187-200, January 15-17, 1997, Paris, France[doi>10.1145/263699.263718]
Pedro C. Diniz , Martin C. Rinard, Lock coarsening: eliminating lock overhead in automatically parallelized object-based programs, Journal of Parallel and Distributed Computing, v.49 n.2, p.218-244, March 15, 1998[doi>10.1006/jpdc.1998.1441]
Aleksandar Dragojevic , Yang Ni , Ali-Reza Adl-Tabatabai, Optimizing transactions for captured memory, Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures, August 11-13, 2009, Calgary, AB, Canada[doi>10.1145/1583991.1584049]
Pascal Felber , Christof Fetzer , Torvald Riegel, Dynamic performance tuning of word-based software transactional memory, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA[doi>10.1145/1345206.1345241]
Tim Harris , James Larus , Ravi Rajwar, Transactional Memory, 2nd Edition, Morgan and Claypool Publishers, 2010
Zhengyu He , Bo Hong, Modeling the Run-time Behavior of Transactional Memory, Proceedings of the 2010 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, p.307-315, August 17-19, 2010[doi>10.1109/MASCOTS.2010.39]
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
GCC. 2013. GCC, the GNU Compiler Collection. Retrieved from http://gcc.gnu.org/.
Minh, C., Chung, J., Kozyrakis, C., and Olukotun, K. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC’08). IEEE, 35--46.
Chi Cao Minh , Martin Trautmann , JaeWoong Chung , Austen McDonald , Nathan Bronson , Jared Casper , Christos Kozyrakis , Kunle Olukotun, An effective hybrid transactional memory system with strong isolation guarantees, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250673]
George C. Necula , Scott McPeak , Shree Prakash Rahul , Westley Weimer, CIL: Intermediate Language and Tools for Analysis and Transformation of C Programs, Proceedings of the 11th International Conference on Compiler Construction, p.213-228, April 08-12, 2002
Bratin Saha , Ali-Reza Adl-Tabatabai , Quinn Jacobson, Architectural Support for Software Transactional Memory, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.185-196, December 09-13, 2006[doi>10.1109/MICRO.2006.9]
Arrvindh Shriraman , Michael F. Spear , Hemayet Hossain , Virendra J. Marathe , Sandhya Dwarkadas , Michael L. Scott, An integrated hardware-software approach to flexible transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250676]
Sr&dstrok;an Stipić , Saša Tomić , Ferad Zyulkyarov , Adrián Cristal , Osman Unsal , Mateo Valero, TagTM - accelerating STMs with hardware tags for fast meta-data access, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Amy Wang , Matthew Gaudet , Peng Wu , José Nelson Amaral , Martin Ohmacht , Christopher Barton , Raul Silvera , Maged Michael, Evaluation of Blue Gene/Q hardware support for transactional memories, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370836]
Cheng Wang , Wei-Yu Chen , Youfeng Wu , Bratin Saha , Ali-Reza Adl-Tabatabai, Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language, Proceedings of the International Symposium on Code Generation and Optimization, p.34-48, March 11-14, 2007[doi>10.1109/CGO.2007.4]
Peng Wu , Maged M. Michael , Christoph von Praun , Takuya Nakaike , Rajesh Bordawekar , Harold W. Cain , Calin Cascaval , Siddhartha Chatterjee , Stefanie Chiras , Rui Hou , Mark Mergen , Xiaowei Shen , Michael F. Spear , Hua Yong Wang , Kun Wang, Compiler and runtime techniques for software transactional memory optimization, Concurrency and Computation: Practice & Experience, v.21 n.1, p.7-23, January 2009[doi>10.1002/cpe.v21:1]
Xiao Yu , Zhengyu He , Bo Hong, An Analytical Model on the Execution of Transactional Memory, Proceedings of the 2010 22nd International Symposium on Computer Architecture and High Performance Computing, p.175-182, October 27-30, 2010[doi>10.1109/SBAC-PAD.2010.29]
Ferad Zyulkyarov , Srdjan Stipic , Tim Harris , Osman S. Unsal , Adrián Cristal , Ibrahim Hur , Mateo Valero, Discovering and understanding performance bottlenecks in transactional applications, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854311]
Zyulkyarov, F., Stipic, S., Harris, T., Unsal, O., Cristal, A., Hur, I., and Valero, M. 2012. Profiling and optimizing transactional memory applications. International Journal of Parallel Programming 40, 1, 25--56.
