// Seed: 575971238
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  assign id_0 = 1;
  initial begin
    SystemTFIdentifier(id_3, .id_5(id_3));
  end
  type_9(
      1, id_2
  );
endmodule
