// Seed: 2062789557
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3,
    output wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply0 id_9
    , id_23,
    output wire id_10,
    output supply0 id_11,
    inout wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri id_18,
    output uwire id_19,
    output wor id_20,
    input wire id_21
);
  assign id_14 = id_12;
endmodule
module module_1 (
    output tri1  id_0,
    output wand  id_1,
    inout  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    output wire  id_7,
    output logic id_8,
    output tri0  id_9,
    input  tri0  id_10
);
  always @(posedge 1 or posedge 1 == id_2)
    if (id_10 - id_2) begin
      id_8 <= 1;
    end
  module_0(
      id_2,
      id_3,
      id_2,
      id_9,
      id_7,
      id_1,
      id_10,
      id_2,
      id_3,
      id_10,
      id_1,
      id_9,
      id_2,
      id_3,
      id_1,
      id_4,
      id_7,
      id_3,
      id_4,
      id_1,
      id_0,
      id_2
  );
endmodule
