|RAMCore2
CLOCK_50 => pll1:CLK_24M.inclk0
CLOCK_50 => pll2:CLK25.inclk0
SW[0] => pll1:CLK_24M.areset
SW[0] => pll2:CLK25.areset
SW[0] => VGA_generator:VGA_controller.rst
SW[0] => RAMs_drive:RAM_controller.reset
SW[1] => RAMs_drive:RAM_controller.clear
SW[2] => VGA_generator:VGA_controller.ena
SW[2] => RAMs_drive:RAM_controller.enable
SW[3] => RAMs_drive:RAM_controller.D_in[0]
SW[4] => RAMs_drive:RAM_controller.D_in[1]
SW[5] => RAMs_drive:RAM_controller.D_in[2]
SW[6] => RAMs_drive:RAM_controller.D_in[3]
VGA_R[0] << VGA_generator:VGA_controller.red[0]
VGA_R[1] << VGA_generator:VGA_controller.red[1]
VGA_R[2] << VGA_generator:VGA_controller.red[2]
VGA_R[3] << VGA_generator:VGA_controller.red[3]
VGA_G[0] << VGA_generator:VGA_controller.green[0]
VGA_G[1] << VGA_generator:VGA_controller.green[1]
VGA_G[2] << VGA_generator:VGA_controller.green[2]
VGA_G[3] << VGA_generator:VGA_controller.green[3]
VGA_B[0] << VGA_generator:VGA_controller.blue[0]
VGA_B[1] << VGA_generator:VGA_controller.blue[1]
VGA_B[2] << VGA_generator:VGA_controller.blue[2]
VGA_B[3] << VGA_generator:VGA_controller.blue[3]
VGA_HS << VGA_generator:VGA_controller.Hsync
VGA_VS << VGA_generator:VGA_controller.Vsync


|RAMCore2|pll1:CLK_24M
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|RAMCore2|pll1:CLK_24M|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RAMCore2|pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|pll2:CLK25
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|RAMCore2|pll2:CLK25|altpll:altpll_component
inclk[0] => pll2_altpll:auto_generated.inclk[0]
inclk[1] => pll2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll2_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RAMCore2|pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|RAMCore2|VGA_generator:VGA_controller
clock_25MHz => video_on_v.CLK
clock_25MHz => video_on_h.CLK
clock_25MHz => Vsync_aux.CLK
clock_25MHz => Hsync_aux.CLK
clock_25MHz => v_count[0].CLK
clock_25MHz => v_count[1].CLK
clock_25MHz => v_count[2].CLK
clock_25MHz => v_count[3].CLK
clock_25MHz => v_count[4].CLK
clock_25MHz => v_count[5].CLK
clock_25MHz => v_count[6].CLK
clock_25MHz => v_count[7].CLK
clock_25MHz => v_count[8].CLK
clock_25MHz => v_count[9].CLK
clock_25MHz => h_count[0].CLK
clock_25MHz => h_count[1].CLK
clock_25MHz => h_count[2].CLK
clock_25MHz => h_count[3].CLK
clock_25MHz => h_count[4].CLK
clock_25MHz => h_count[5].CLK
clock_25MHz => h_count[6].CLK
clock_25MHz => h_count[7].CLK
clock_25MHz => h_count[8].CLK
clock_25MHz => h_count[9].CLK
clock_25MHz => blue[0]~reg0.CLK
clock_25MHz => blue[1]~reg0.CLK
clock_25MHz => blue[2]~reg0.CLK
clock_25MHz => blue[3]~reg0.CLK
clock_25MHz => green[0]~reg0.CLK
clock_25MHz => green[1]~reg0.CLK
clock_25MHz => green[2]~reg0.CLK
clock_25MHz => green[3]~reg0.CLK
clock_25MHz => red[0]~reg0.CLK
clock_25MHz => red[1]~reg0.CLK
clock_25MHz => red[2]~reg0.CLK
clock_25MHz => red[3]~reg0.CLK
clock_25MHz => VideoOn~reg0.CLK
clock_25MHz => Vsync~reg0.CLK
clock_25MHz => Hsync~reg0.CLK
clock_25MHz => Vcount[0]~reg0.CLK
clock_25MHz => Vcount[1]~reg0.CLK
clock_25MHz => Vcount[2]~reg0.CLK
clock_25MHz => Vcount[3]~reg0.CLK
clock_25MHz => Vcount[4]~reg0.CLK
clock_25MHz => Vcount[5]~reg0.CLK
clock_25MHz => Vcount[6]~reg0.CLK
clock_25MHz => Vcount[7]~reg0.CLK
clock_25MHz => Vcount[8]~reg0.CLK
clock_25MHz => Vcount[9]~reg0.CLK
clock_25MHz => Hcount[0]~reg0.CLK
clock_25MHz => Hcount[1]~reg0.CLK
clock_25MHz => Hcount[2]~reg0.CLK
clock_25MHz => Hcount[3]~reg0.CLK
clock_25MHz => Hcount[4]~reg0.CLK
clock_25MHz => Hcount[5]~reg0.CLK
clock_25MHz => Hcount[6]~reg0.CLK
clock_25MHz => Hcount[7]~reg0.CLK
clock_25MHz => Hcount[8]~reg0.CLK
clock_25MHz => Hcount[9]~reg0.CLK
data_in[0] => red.IN1
data_in[1] => red.IN1
data_in[2] => red.IN1
data_in[3] => red.IN1
rst => video_on_v.ACLR
rst => video_on_h.ACLR
rst => Vsync_aux.ACLR
rst => Hsync_aux.ACLR
rst => v_count[0].ACLR
rst => v_count[1].ACLR
rst => v_count[2].ACLR
rst => v_count[3].ACLR
rst => v_count[4].ACLR
rst => v_count[5].ACLR
rst => v_count[6].ACLR
rst => v_count[7].ACLR
rst => v_count[8].ACLR
rst => v_count[9].ACLR
rst => h_count[0].ACLR
rst => h_count[1].ACLR
rst => h_count[2].ACLR
rst => h_count[3].ACLR
rst => h_count[4].ACLR
rst => h_count[5].ACLR
rst => h_count[6].ACLR
rst => h_count[7].ACLR
rst => h_count[8].ACLR
rst => h_count[9].ACLR
rst => blue[0]~reg0.ACLR
rst => blue[1]~reg0.ACLR
rst => blue[2]~reg0.ACLR
rst => blue[3]~reg0.ACLR
rst => green[0]~reg0.ACLR
rst => green[1]~reg0.ACLR
rst => green[2]~reg0.ACLR
rst => green[3]~reg0.ACLR
rst => red[0]~reg0.ACLR
rst => red[1]~reg0.ACLR
rst => red[2]~reg0.ACLR
rst => red[3]~reg0.ACLR
rst => VideoOn~reg0.ACLR
rst => Vsync~reg0.ACLR
rst => Hsync~reg0.ACLR
rst => Vcount[0]~reg0.ACLR
rst => Vcount[1]~reg0.ACLR
rst => Vcount[2]~reg0.ACLR
rst => Vcount[3]~reg0.ACLR
rst => Vcount[4]~reg0.ACLR
rst => Vcount[5]~reg0.ACLR
rst => Vcount[6]~reg0.ACLR
rst => Vcount[7]~reg0.ACLR
rst => Vcount[8]~reg0.ACLR
rst => Vcount[9]~reg0.ACLR
rst => Hcount[0]~reg0.ACLR
rst => Hcount[1]~reg0.ACLR
rst => Hcount[2]~reg0.ACLR
rst => Hcount[3]~reg0.ACLR
rst => Hcount[4]~reg0.ACLR
rst => Hcount[5]~reg0.ACLR
rst => Hcount[6]~reg0.ACLR
rst => Hcount[7]~reg0.ACLR
rst => Hcount[8]~reg0.ACLR
rst => Hcount[9]~reg0.ACLR
ena => Hsync_aux.ENA
ena => Vsync_aux.ENA
ena => video_on_h.ENA
ena => video_on_v.ENA
ena => v_count[0].ENA
ena => v_count[1].ENA
ena => v_count[2].ENA
ena => v_count[3].ENA
ena => v_count[4].ENA
ena => v_count[5].ENA
ena => v_count[6].ENA
ena => v_count[7].ENA
ena => v_count[8].ENA
ena => v_count[9].ENA
ena => h_count[0].ENA
ena => h_count[1].ENA
ena => h_count[2].ENA
ena => h_count[3].ENA
ena => h_count[4].ENA
ena => h_count[5].ENA
ena => h_count[6].ENA
ena => h_count[7].ENA
ena => h_count[8].ENA
ena => h_count[9].ENA
ena => blue[0]~reg0.ENA
ena => blue[1]~reg0.ENA
ena => blue[2]~reg0.ENA
ena => blue[3]~reg0.ENA
ena => green[0]~reg0.ENA
ena => green[1]~reg0.ENA
ena => green[2]~reg0.ENA
ena => green[3]~reg0.ENA
ena => red[0]~reg0.ENA
ena => red[1]~reg0.ENA
ena => red[2]~reg0.ENA
ena => red[3]~reg0.ENA
ena => VideoOn~reg0.ENA
ena => Vsync~reg0.ENA
ena => Hsync~reg0.ENA
ena => Vcount[0]~reg0.ENA
ena => Vcount[1]~reg0.ENA
ena => Vcount[2]~reg0.ENA
ena => Vcount[3]~reg0.ENA
ena => Vcount[4]~reg0.ENA
ena => Vcount[5]~reg0.ENA
ena => Vcount[6]~reg0.ENA
ena => Vcount[7]~reg0.ENA
ena => Vcount[8]~reg0.ENA
ena => Vcount[9]~reg0.ENA
ena => Hcount[0]~reg0.ENA
ena => Hcount[1]~reg0.ENA
ena => Hcount[2]~reg0.ENA
ena => Hcount[3]~reg0.ENA
ena => Hcount[4]~reg0.ENA
ena => Hcount[5]~reg0.ENA
ena => Hcount[6]~reg0.ENA
ena => Hcount[7]~reg0.ENA
ena => Hcount[8]~reg0.ENA
ena => Hcount[9]~reg0.ENA
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hsync <= Hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vsync <= Vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[0] <= Hcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[1] <= Hcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[2] <= Hcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[3] <= Hcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[4] <= Hcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[5] <= Hcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[6] <= Hcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[7] <= Hcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[8] <= Hcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hcount[9] <= Hcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[0] <= Vcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[1] <= Vcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[2] <= Vcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[3] <= Vcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[4] <= Vcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[5] <= Vcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[6] <= Vcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[7] <= Vcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[8] <= Vcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vcount[9] <= Vcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VideoOn <= VideoOn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller
clkWrite => RAMdevice_32:RAMdev_32.wrclock
clkWrite => RAMdevice_16:RAMdev_16.wrclock
clkWrite => RAMdevice_8:RAMdev_8.wrclock
clkWrite => v_count_write[0].CLK
clkWrite => v_count_write[1].CLK
clkWrite => v_count_write[2].CLK
clkWrite => v_count_write[3].CLK
clkWrite => v_count_write[4].CLK
clkWrite => v_count_write[5].CLK
clkWrite => v_count_write[6].CLK
clkWrite => v_count_write[7].CLK
clkWrite => v_count_write[8].CLK
clkWrite => v_count_write[9].CLK
clkWrite => h_count_write[0].CLK
clkWrite => h_count_write[1].CLK
clkWrite => h_count_write[2].CLK
clkWrite => h_count_write[3].CLK
clkWrite => h_count_write[4].CLK
clkWrite => h_count_write[5].CLK
clkWrite => h_count_write[6].CLK
clkWrite => h_count_write[7].CLK
clkWrite => h_count_write[8].CLK
clkWrite => h_count_write[9].CLK
clkRead => RAMdevice_32:RAMdev_32.rdclock
clkRead => RAMdevice_16:RAMdev_16.rdclock
clkRead => RAMdevice_8:RAMdev_8.rdclock
reset => Parity_register[0].DATAA
reset => Parity_register[1].DATAA
reset => Parity_register[2].DATAA
reset => Parity_register[3].DATAA
reset => Parity_register[4].DATAA
reset => Parity_register[5].DATAA
reset => Parity_register[6].DATAA
reset => Parity_register[7].DATAA
reset => Parity_register[8].DATAA
reset => Parity_register[9].DATAA
reset => Parity_register[10].DATAA
reset => Parity_register[11].DATAA
reset => Parity_register[12].DATAA
reset => Parity_register[13].DATAA
reset => Parity_register[14].DATAA
reset => Parity_register[15].DATAA
reset => Parity_register[16].DATAA
reset => Parity_register[17].DATAA
reset => Parity_register[18].DATAA
reset => Parity_register[19].DATAA
reset => Parity_register[20].DATAA
reset => Parity_register[21].DATAA
reset => Parity_register[22].DATAA
reset => Parity_register[23].DATAA
reset => Parity_register[24].DATAA
reset => Parity_register[25].DATAA
reset => Parity_register[26].DATAA
reset => Parity_register[27].DATAA
reset => Parity_register[28].DATAA
reset => Parity_register[29].DATAA
reset => Parity_register[30].DATAA
reset => Parity_register[31].DATAA
reset => Parity_register[32].DATAA
reset => Parity_register[33].DATAA
reset => Parity_register[34].DATAA
reset => Parity_register[35].DATAA
reset => Parity_register[36].DATAA
reset => Parity_register[37].DATAA
reset => Parity_register[38].DATAA
reset => Parity_register[39].DATAA
reset => Parity_register[40].DATAA
reset => Parity_register[41].DATAA
reset => Parity_register[42].DATAA
reset => Parity_register[43].DATAA
reset => Parity_register[44].DATAA
reset => Parity_register[45].DATAA
reset => Parity_register[46].DATAA
reset => Parity_register[47].DATAA
reset => Parity_register[48].DATAA
reset => Parity_register[49].DATAA
reset => Parity_register[50].DATAA
reset => Parity_register[51].DATAA
reset => Parity_register[52].DATAA
reset => Parity_register[53].DATAA
reset => Parity_register[54].DATAA
reset => Parity_register[55].DATAA
reset => Parity_register[56].DATAA
reset => Parity_register[57].DATAA
reset => Parity_register[58].DATAA
reset => Parity_register[59].DATAA
reset => Parity_register[60].DATAA
reset => Parity_register[61].DATAA
reset => Parity_register[62].DATAA
reset => Parity_register[63].DATAA
reset => Parity_register[64].DATAA
reset => Parity_register[65].DATAA
reset => Parity_register[66].DATAA
reset => Parity_register[67].DATAA
reset => Parity_register[68].DATAA
reset => Parity_register[69].DATAA
reset => Parity_register[70].DATAA
reset => Parity_register[71].DATAA
reset => Parity_register[72].DATAA
reset => Parity_register[73].DATAA
reset => Parity_register[74].DATAA
reset => Parity_register[75].DATAA
reset => Parity_register[76].DATAA
reset => Parity_register[77].DATAA
reset => Parity_register[78].DATAA
reset => Parity_register[79].DATAA
reset => Parity_register[80].DATAA
reset => Parity_register[81].DATAA
reset => Parity_register[82].DATAA
reset => Parity_register[83].DATAA
reset => Parity_register[84].DATAA
reset => Parity_register[85].DATAA
reset => Parity_register[86].DATAA
reset => Parity_register[87].DATAA
reset => Parity_register[88].DATAA
reset => Parity_register[89].DATAA
reset => Parity_register[90].DATAA
reset => Parity_register[91].DATAA
reset => Parity_register[92].DATAA
reset => Parity_register[93].DATAA
reset => Parity_register[94].DATAA
reset => Parity_register[95].DATAA
reset => Parity_register[96].DATAA
reset => Parity_register[97].DATAA
reset => Parity_register[98].DATAA
reset => Parity_register[99].DATAA
reset => Parity_register[100].DATAA
reset => Parity_register[101].DATAA
reset => Parity_register[102].DATAA
reset => Parity_register[103].DATAA
reset => Parity_register[104].DATAA
reset => Parity_register[105].DATAA
reset => Parity_register[106].DATAA
reset => Parity_register[107].DATAA
reset => Parity_register[108].DATAA
reset => Parity_register[109].DATAA
reset => Parity_register[110].DATAA
reset => Parity_register[111].DATAA
reset => Parity_register[112].DATAA
reset => Parity_register[113].DATAA
reset => Parity_register[114].DATAA
reset => Parity_register[115].DATAA
reset => Parity_register[116].DATAA
reset => Parity_register[117].DATAA
reset => Parity_register[118].DATAA
reset => Parity_register[119].DATAA
reset => Parity_register[120].DATAA
reset => Parity_register[121].DATAA
reset => Parity_register[122].DATAA
reset => Parity_register[123].DATAA
reset => Parity_register[124].DATAA
reset => Parity_register[125].DATAA
reset => Parity_register[126].DATAA
reset => Parity_register[127].DATAA
reset => Parity_register[128].DATAA
reset => Parity_register[129].DATAA
reset => Parity_register[130].DATAA
reset => Parity_register[131].DATAA
reset => Parity_register[132].DATAA
reset => Parity_register[133].DATAA
reset => Parity_register[134].DATAA
reset => Parity_register[135].DATAA
reset => Parity_register[136].DATAA
reset => Parity_register[137].DATAA
reset => Parity_register[138].DATAA
reset => Parity_register[139].DATAA
reset => Parity_register[140].DATAA
reset => Parity_register[141].DATAA
reset => Parity_register[142].DATAA
reset => Parity_register[143].DATAA
reset => Parity_register[144].DATAA
reset => Parity_register[145].DATAA
reset => Parity_register[146].DATAA
reset => Parity_register[147].DATAA
reset => Parity_register[148].DATAA
reset => Parity_register[149].DATAA
reset => Parity_register[150].DATAA
reset => Parity_register[151].DATAA
reset => Parity_register[152].DATAA
reset => Parity_register[153].DATAA
reset => Parity_register[154].DATAA
reset => Parity_register[155].DATAA
reset => Parity_register[156].DATAA
reset => Parity_register[157].DATAA
reset => Parity_register[158].DATAA
reset => Parity_register[159].DATAA
reset => Parity_register[160].DATAA
reset => Parity_register[161].DATAA
reset => Parity_register[162].DATAA
reset => Parity_register[163].DATAA
reset => Parity_register[164].DATAA
reset => Parity_register[165].DATAA
reset => Parity_register[166].DATAA
reset => Parity_register[167].DATAA
reset => Parity_register[168].DATAA
reset => Parity_register[169].DATAA
reset => Parity_register[170].DATAA
reset => Parity_register[171].DATAA
reset => Parity_register[172].DATAA
reset => Parity_register[173].DATAA
reset => Parity_register[174].DATAA
reset => Parity_register[175].DATAA
reset => Parity_register[176].DATAA
reset => Parity_register[177].DATAA
reset => Parity_register[178].DATAA
reset => Parity_register[179].DATAA
reset => Parity_register[180].DATAA
reset => Parity_register[181].DATAA
reset => Parity_register[182].DATAA
reset => Parity_register[183].DATAA
reset => Parity_register[184].DATAA
reset => Parity_register[185].DATAA
reset => Parity_register[186].DATAA
reset => Parity_register[187].DATAA
reset => Parity_register[188].DATAA
reset => Parity_register[189].DATAA
reset => Parity_register[190].DATAA
reset => Parity_register[191].DATAA
reset => Parity_register[192].DATAA
reset => Parity_register[193].DATAA
reset => Parity_register[194].DATAA
reset => Parity_register[195].DATAA
reset => Parity_register[196].DATAA
reset => Parity_register[197].DATAA
reset => Parity_register[198].DATAA
reset => Parity_register[199].DATAA
reset => Parity_register[200].DATAA
reset => Parity_register[201].DATAA
reset => Parity_register[202].DATAA
reset => Parity_register[203].DATAA
reset => Parity_register[204].DATAA
reset => Parity_register[205].DATAA
reset => Parity_register[206].DATAA
reset => Parity_register[207].DATAA
reset => Parity_register[208].DATAA
reset => Parity_register[209].DATAA
reset => Parity_register[210].DATAA
reset => Parity_register[211].DATAA
reset => Parity_register[212].DATAA
reset => Parity_register[213].DATAA
reset => Parity_register[214].DATAA
reset => Parity_register[215].DATAA
reset => Parity_register[216].DATAA
reset => Parity_register[217].DATAA
reset => Parity_register[218].DATAA
reset => Parity_register[219].DATAA
reset => Parity_register[220].DATAA
reset => Parity_register[221].DATAA
reset => Parity_register[222].DATAA
reset => Parity_register[223].DATAA
reset => Parity_register[224].DATAA
reset => Parity_register[225].DATAA
reset => Parity_register[226].DATAA
reset => Parity_register[227].DATAA
reset => Parity_register[228].DATAA
reset => Parity_register[229].DATAA
reset => Parity_register[230].DATAA
reset => Parity_register[231].DATAA
reset => Parity_register[232].DATAA
reset => Parity_register[233].DATAA
reset => Parity_register[234].DATAA
reset => Parity_register[235].DATAA
reset => Parity_register[236].DATAA
reset => Parity_register[237].DATAA
reset => v_count_write[0].ACLR
reset => v_count_write[1].ACLR
reset => v_count_write[2].ACLR
reset => v_count_write[3].ACLR
reset => v_count_write[4].ACLR
reset => v_count_write[5].ACLR
reset => v_count_write[6].ACLR
reset => v_count_write[7].ACLR
reset => v_count_write[8].ACLR
reset => v_count_write[9].ACLR
reset => h_count_write[0].ACLR
reset => h_count_write[1].ACLR
reset => h_count_write[2].ACLR
reset => h_count_write[3].ACLR
reset => h_count_write[4].ACLR
reset => h_count_write[5].ACLR
reset => h_count_write[6].ACLR
reset => h_count_write[7].ACLR
reset => h_count_write[8].ACLR
reset => h_count_write[9].ACLR
reset => ena_read.IN1
reset => Par_Reg.IN1
reset => Par_Reg.IN1
reset => ena_write.IN1
enable => writeEna.IN1
enable => ReadEna.IN1
enable => v_count_write[0].ENA
enable => v_count_write[1].ENA
enable => v_count_write[2].ENA
enable => v_count_write[3].ENA
enable => v_count_write[4].ENA
enable => v_count_write[5].ENA
enable => v_count_write[6].ENA
enable => v_count_write[7].ENA
enable => v_count_write[8].ENA
enable => v_count_write[9].ENA
enable => h_count_write[0].ENA
enable => h_count_write[1].ENA
enable => h_count_write[2].ENA
enable => h_count_write[3].ENA
enable => h_count_write[4].ENA
enable => h_count_write[5].ENA
enable => h_count_write[6].ENA
enable => h_count_write[7].ENA
enable => h_count_write[8].ENA
enable => h_count_write[9].ENA
h_count_read[0] => Add29.IN20
h_count_read[1] => Add29.IN19
h_count_read[2] => Add29.IN18
h_count_read[3] => Add29.IN17
h_count_read[4] => Add29.IN16
h_count_read[5] => Add29.IN15
h_count_read[6] => Add29.IN14
h_count_read[7] => Add29.IN13
h_count_read[8] => Add29.IN12
h_count_read[9] => Add29.IN11
v_count_read[0] => Add31.IN22
v_count_read[0] => Add35.IN22
v_count_read[0] => Add39.IN22
v_count_read[0] => Add42.IN22
v_count_read[0] => Add47.IN22
v_count_read[0] => Add51.IN22
v_count_read[0] => LessThan15.IN20
v_count_read[0] => LessThan16.IN20
v_count_read[0] => Mux0.IN25
v_count_read[0] => LessThan17.IN20
v_count_read[0] => Mux1.IN25
v_count_read[0] => LessThan18.IN20
v_count_read[0] => LessThan19.IN20
v_count_read[0] => LessThan20.IN20
v_count_read[0] => LessThan21.IN20
v_count_read[0] => LessThan22.IN20
v_count_read[0] => LessThan23.IN20
v_count_read[0] => LessThan24.IN20
v_count_read[0] => LessThan25.IN20
v_count_read[0] => LessThan26.IN20
v_count_read[0] => Add46.IN20
v_count_read[0] => Add34.IN20
v_count_read[0] => Add50.IN12
v_count_read[0] => Add38.IN20
v_count_read[0] => Add41.IN20
v_count_read[0] => Add30.IN20
v_count_read[1] => Add33.IN18
v_count_read[1] => Add37.IN18
v_count_read[1] => Add42.IN21
v_count_read[1] => Add47.IN21
v_count_read[1] => Add51.IN21
v_count_read[1] => LessThan15.IN19
v_count_read[1] => LessThan16.IN19
v_count_read[1] => Add53.IN18
v_count_read[1] => LessThan17.IN19
v_count_read[1] => Mux1.IN24
v_count_read[1] => LessThan18.IN19
v_count_read[1] => LessThan19.IN19
v_count_read[1] => LessThan20.IN19
v_count_read[1] => LessThan21.IN19
v_count_read[1] => LessThan22.IN19
v_count_read[1] => LessThan23.IN19
v_count_read[1] => LessThan24.IN19
v_count_read[1] => LessThan25.IN19
v_count_read[1] => LessThan26.IN19
v_count_read[1] => Add46.IN19
v_count_read[1] => Add50.IN11
v_count_read[1] => Add41.IN19
v_count_read[2] => Add33.IN17
v_count_read[2] => Add37.IN17
v_count_read[2] => Add42.IN20
v_count_read[2] => Add47.IN20
v_count_read[2] => Add49.IN16
v_count_read[2] => LessThan15.IN18
v_count_read[2] => LessThan16.IN18
v_count_read[2] => Add53.IN17
v_count_read[2] => LessThan17.IN18
v_count_read[2] => Mux1.IN23
v_count_read[2] => LessThan18.IN18
v_count_read[2] => LessThan19.IN18
v_count_read[2] => LessThan20.IN18
v_count_read[2] => LessThan21.IN18
v_count_read[2] => LessThan22.IN18
v_count_read[2] => LessThan23.IN18
v_count_read[2] => LessThan24.IN18
v_count_read[2] => LessThan25.IN18
v_count_read[2] => LessThan26.IN18
v_count_read[2] => Add46.IN18
v_count_read[2] => Add41.IN18
v_count_read[3] => Add33.IN16
v_count_read[3] => Add37.IN16
v_count_read[3] => Add42.IN19
v_count_read[3] => Add45.IN14
v_count_read[3] => Add49.IN15
v_count_read[3] => LessThan15.IN17
v_count_read[3] => LessThan16.IN17
v_count_read[3] => Add53.IN16
v_count_read[3] => LessThan17.IN17
v_count_read[3] => Mux1.IN22
v_count_read[3] => LessThan18.IN17
v_count_read[3] => LessThan19.IN17
v_count_read[3] => LessThan20.IN17
v_count_read[3] => LessThan21.IN17
v_count_read[3] => LessThan22.IN17
v_count_read[3] => LessThan23.IN17
v_count_read[3] => LessThan24.IN17
v_count_read[3] => LessThan25.IN17
v_count_read[3] => LessThan26.IN17
v_count_read[3] => Add41.IN17
v_count_read[4] => Add33.IN15
v_count_read[4] => Add37.IN15
v_count_read[4] => Add45.IN13
v_count_read[4] => Add49.IN14
v_count_read[4] => LessThan15.IN16
v_count_read[4] => LessThan16.IN16
v_count_read[4] => Add53.IN15
v_count_read[4] => LessThan17.IN16
v_count_read[4] => Add54.IN12
v_count_read[4] => LessThan18.IN16
v_count_read[4] => LessThan19.IN16
v_count_read[4] => LessThan20.IN16
v_count_read[4] => LessThan21.IN16
v_count_read[4] => LessThan22.IN16
v_count_read[4] => LessThan23.IN16
v_count_read[4] => LessThan24.IN16
v_count_read[4] => LessThan25.IN16
v_count_read[4] => LessThan26.IN16
v_count_read[5] => Add33.IN14
v_count_read[5] => Add37.IN14
v_count_read[5] => Add45.IN12
v_count_read[5] => Add49.IN13
v_count_read[5] => LessThan15.IN15
v_count_read[5] => LessThan16.IN15
v_count_read[5] => Add53.IN14
v_count_read[5] => LessThan17.IN15
v_count_read[5] => Add54.IN11
v_count_read[5] => LessThan18.IN15
v_count_read[5] => LessThan19.IN15
v_count_read[5] => LessThan20.IN15
v_count_read[5] => LessThan21.IN15
v_count_read[5] => LessThan22.IN15
v_count_read[5] => LessThan23.IN15
v_count_read[5] => LessThan24.IN15
v_count_read[5] => LessThan25.IN15
v_count_read[5] => LessThan26.IN15
v_count_read[6] => Add33.IN13
v_count_read[6] => Add37.IN13
v_count_read[6] => Add45.IN11
v_count_read[6] => Add49.IN12
v_count_read[6] => LessThan15.IN14
v_count_read[6] => LessThan16.IN14
v_count_read[6] => Add53.IN13
v_count_read[6] => LessThan17.IN14
v_count_read[6] => Add54.IN10
v_count_read[6] => LessThan18.IN14
v_count_read[6] => LessThan19.IN14
v_count_read[6] => LessThan20.IN14
v_count_read[6] => LessThan21.IN14
v_count_read[6] => LessThan22.IN14
v_count_read[6] => LessThan23.IN14
v_count_read[6] => LessThan24.IN14
v_count_read[6] => LessThan25.IN14
v_count_read[6] => LessThan26.IN14
v_count_read[7] => Add33.IN12
v_count_read[7] => Add37.IN12
v_count_read[7] => Add45.IN10
v_count_read[7] => Add49.IN11
v_count_read[7] => LessThan15.IN13
v_count_read[7] => LessThan16.IN13
v_count_read[7] => Add53.IN12
v_count_read[7] => LessThan17.IN13
v_count_read[7] => Add54.IN9
v_count_read[7] => LessThan18.IN13
v_count_read[7] => LessThan19.IN13
v_count_read[7] => LessThan20.IN13
v_count_read[7] => LessThan21.IN13
v_count_read[7] => LessThan22.IN13
v_count_read[7] => LessThan23.IN13
v_count_read[7] => LessThan24.IN13
v_count_read[7] => LessThan25.IN13
v_count_read[7] => LessThan26.IN13
v_count_read[8] => Add33.IN11
v_count_read[8] => Add37.IN11
v_count_read[8] => Add45.IN9
v_count_read[8] => Add49.IN10
v_count_read[8] => LessThan15.IN12
v_count_read[8] => LessThan16.IN12
v_count_read[8] => Add53.IN11
v_count_read[8] => LessThan17.IN12
v_count_read[8] => Add54.IN8
v_count_read[8] => LessThan18.IN12
v_count_read[8] => LessThan19.IN12
v_count_read[8] => LessThan20.IN12
v_count_read[8] => LessThan21.IN12
v_count_read[8] => LessThan22.IN12
v_count_read[8] => LessThan23.IN12
v_count_read[8] => LessThan24.IN12
v_count_read[8] => LessThan25.IN12
v_count_read[8] => LessThan26.IN12
v_count_read[9] => Add33.IN10
v_count_read[9] => Add37.IN10
v_count_read[9] => Add45.IN8
v_count_read[9] => Add49.IN9
v_count_read[9] => LessThan15.IN11
v_count_read[9] => LessThan16.IN11
v_count_read[9] => Add53.IN10
v_count_read[9] => LessThan17.IN11
v_count_read[9] => Add54.IN7
v_count_read[9] => LessThan18.IN11
v_count_read[9] => LessThan19.IN11
v_count_read[9] => LessThan20.IN11
v_count_read[9] => LessThan21.IN11
v_count_read[9] => LessThan22.IN11
v_count_read[9] => LessThan23.IN11
v_count_read[9] => LessThan24.IN11
v_count_read[9] => LessThan25.IN11
v_count_read[9] => LessThan26.IN11
clear => RAMdevice_32:RAMdev_32.rd_aclr
clear => RAMdevice_16:RAMdev_16.rd_aclr
clear => RAMdevice_8:RAMdev_8.rd_aclr
D_in[0] => RAMdevice_32:RAMdev_32.data[0]
D_in[0] => RAMdevice_16:RAMdev_16.data[0]
D_in[0] => RAMdevice_8:RAMdev_8.data[0]
D_in[1] => RAMdevice_32:RAMdev_32.data[1]
D_in[1] => RAMdevice_16:RAMdev_16.data[1]
D_in[1] => RAMdevice_8:RAMdev_8.data[1]
D_in[2] => RAMdevice_32:RAMdev_32.data[2]
D_in[2] => RAMdevice_16:RAMdev_16.data[2]
D_in[2] => RAMdevice_8:RAMdev_8.data[2]
D_in[3] => RAMdevice_32:RAMdev_32.data[3]
D_in[3] => RAMdevice_16:RAMdev_16.data[3]
D_in[3] => RAMdevice_8:RAMdev_8.data[3]
D_out[0] <= D_out.DB_MAX_OUTPUT_PORT_TYPE
D_out[1] <= D_out.DB_MAX_OUTPUT_PORT_TYPE
D_out[2] <= D_out.DB_MAX_OUTPUT_PORT_TYPE
D_out[3] <= D_out.DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rd_aclr => altsyncram:altsyncram_component.aclr1
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
rdaddress[14] => altsyncram:altsyncram_component.address_b[14]
rdaddress[15] => altsyncram:altsyncram_component.address_b[15]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wraddress[14] => altsyncram:altsyncram_component.address_a[14]
wraddress[15] => altsyncram:altsyncram_component.address_a[15]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component
wren_a => altsyncram_glq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_glq3:auto_generated.rden_b
data_a[0] => altsyncram_glq3:auto_generated.data_a[0]
data_a[1] => altsyncram_glq3:auto_generated.data_a[1]
data_a[2] => altsyncram_glq3:auto_generated.data_a[2]
data_a[3] => altsyncram_glq3:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_glq3:auto_generated.address_a[0]
address_a[1] => altsyncram_glq3:auto_generated.address_a[1]
address_a[2] => altsyncram_glq3:auto_generated.address_a[2]
address_a[3] => altsyncram_glq3:auto_generated.address_a[3]
address_a[4] => altsyncram_glq3:auto_generated.address_a[4]
address_a[5] => altsyncram_glq3:auto_generated.address_a[5]
address_a[6] => altsyncram_glq3:auto_generated.address_a[6]
address_a[7] => altsyncram_glq3:auto_generated.address_a[7]
address_a[8] => altsyncram_glq3:auto_generated.address_a[8]
address_a[9] => altsyncram_glq3:auto_generated.address_a[9]
address_a[10] => altsyncram_glq3:auto_generated.address_a[10]
address_a[11] => altsyncram_glq3:auto_generated.address_a[11]
address_a[12] => altsyncram_glq3:auto_generated.address_a[12]
address_a[13] => altsyncram_glq3:auto_generated.address_a[13]
address_a[14] => altsyncram_glq3:auto_generated.address_a[14]
address_a[15] => altsyncram_glq3:auto_generated.address_a[15]
address_b[0] => altsyncram_glq3:auto_generated.address_b[0]
address_b[1] => altsyncram_glq3:auto_generated.address_b[1]
address_b[2] => altsyncram_glq3:auto_generated.address_b[2]
address_b[3] => altsyncram_glq3:auto_generated.address_b[3]
address_b[4] => altsyncram_glq3:auto_generated.address_b[4]
address_b[5] => altsyncram_glq3:auto_generated.address_b[5]
address_b[6] => altsyncram_glq3:auto_generated.address_b[6]
address_b[7] => altsyncram_glq3:auto_generated.address_b[7]
address_b[8] => altsyncram_glq3:auto_generated.address_b[8]
address_b[9] => altsyncram_glq3:auto_generated.address_b[9]
address_b[10] => altsyncram_glq3:auto_generated.address_b[10]
address_b[11] => altsyncram_glq3:auto_generated.address_b[11]
address_b[12] => altsyncram_glq3:auto_generated.address_b[12]
address_b[13] => altsyncram_glq3:auto_generated.address_b[13]
address_b[14] => altsyncram_glq3:auto_generated.address_b[14]
address_b[15] => altsyncram_glq3:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_glq3:auto_generated.clock0
clock1 => altsyncram_glq3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_glq3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_glq3:auto_generated.q_b[0]
q_b[1] <= altsyncram_glq3:auto_generated.q_b[1]
q_b[2] <= altsyncram_glq3:auto_generated.q_b[2]
q_b[3] <= altsyncram_glq3:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated
aclr1 => _.IN0
aclr1 => _.IN0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_ira:decode2.data[0]
address_a[13] => decode_ira:wren_decode_a.data[0]
address_a[14] => decode_ira:decode2.data[1]
address_a[14] => decode_ira:wren_decode_a.data[1]
address_a[15] => decode_ira:decode2.data[2]
address_a[15] => decode_ira:wren_decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].IN0
address_b[13] => _.IN0
address_b[14] => address_reg_b[1].IN0
address_b[14] => _.IN0
address_b[15] => address_reg_b[2].IN0
address_b[15] => _.IN0
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a30.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a23.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_ulb:mux3.result[0]
q_b[1] <= mux_ulb:mux3.result[1]
q_b[2] <= mux_ulb:mux3.result[2]
q_b[3] <= mux_ulb:mux3.result[3]
rden_b => _.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => address_reg_b[2].ENA
rden_b => address_reg_b[1].ENA
rden_b => address_reg_b[0].ENA
rden_b => rden_b_store.DATAIN
wren_a => decode_ira:decode2.enable
wren_a => decode_ira:wren_decode_a.enable


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2
data[0] => w_anode322w[1].IN0
data[0] => w_anode339w[1].IN1
data[0] => w_anode349w[1].IN0
data[0] => w_anode359w[1].IN1
data[0] => w_anode369w[1].IN0
data[0] => w_anode379w[1].IN1
data[0] => w_anode389w[1].IN0
data[0] => w_anode399w[1].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode339w[2].IN0
data[1] => w_anode349w[2].IN1
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN0
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN1
data[1] => w_anode399w[2].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode339w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN1
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
enable => w_anode322w[1].IN0
enable => w_anode339w[1].IN0
enable => w_anode349w[1].IN0
enable => w_anode359w[1].IN0
enable => w_anode369w[1].IN0
enable => w_anode379w[1].IN0
enable => w_anode389w[1].IN0
enable => w_anode399w[1].IN0
eq[0] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode339w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode359w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode369w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode399w[3].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b
data[0] => w_anode322w[1].IN0
data[0] => w_anode339w[1].IN1
data[0] => w_anode349w[1].IN0
data[0] => w_anode359w[1].IN1
data[0] => w_anode369w[1].IN0
data[0] => w_anode379w[1].IN1
data[0] => w_anode389w[1].IN0
data[0] => w_anode399w[1].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode339w[2].IN0
data[1] => w_anode349w[2].IN1
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN0
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN1
data[1] => w_anode399w[2].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode339w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN1
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
enable => w_anode322w[1].IN0
enable => w_anode339w[1].IN0
enable => w_anode349w[1].IN0
enable => w_anode359w[1].IN0
enable => w_anode369w[1].IN0
enable => w_anode379w[1].IN0
enable => w_anode389w[1].IN0
enable => w_anode399w[1].IN0
eq[0] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode339w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode359w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode369w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode399w[3].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:wren_decode_a
data[0] => w_anode322w[1].IN0
data[0] => w_anode339w[1].IN1
data[0] => w_anode349w[1].IN0
data[0] => w_anode359w[1].IN1
data[0] => w_anode369w[1].IN0
data[0] => w_anode379w[1].IN1
data[0] => w_anode389w[1].IN0
data[0] => w_anode399w[1].IN1
data[1] => w_anode322w[2].IN0
data[1] => w_anode339w[2].IN0
data[1] => w_anode349w[2].IN1
data[1] => w_anode359w[2].IN1
data[1] => w_anode369w[2].IN0
data[1] => w_anode379w[2].IN0
data[1] => w_anode389w[2].IN1
data[1] => w_anode399w[2].IN1
data[2] => w_anode322w[3].IN0
data[2] => w_anode339w[3].IN0
data[2] => w_anode349w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN1
data[2] => w_anode379w[3].IN1
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
enable => w_anode322w[1].IN0
enable => w_anode339w[1].IN0
enable => w_anode349w[1].IN0
enable => w_anode359w[1].IN0
enable => w_anode369w[1].IN0
enable => w_anode379w[1].IN0
enable => w_anode389w[1].IN0
enable => w_anode399w[1].IN0
eq[0] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode339w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode349w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode359w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode369w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode399w[3].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|mux_ulb:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rd_aclr => altsyncram:altsyncram_component.aclr1
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
rdaddress[14] => altsyncram:altsyncram_component.address_b[14]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wraddress[14] => altsyncram:altsyncram_component.address_a[14]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component
wren_a => altsyncram_hlq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_hlq3:auto_generated.rden_b
data_a[0] => altsyncram_hlq3:auto_generated.data_a[0]
data_a[1] => altsyncram_hlq3:auto_generated.data_a[1]
data_a[2] => altsyncram_hlq3:auto_generated.data_a[2]
data_a[3] => altsyncram_hlq3:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_hlq3:auto_generated.address_a[0]
address_a[1] => altsyncram_hlq3:auto_generated.address_a[1]
address_a[2] => altsyncram_hlq3:auto_generated.address_a[2]
address_a[3] => altsyncram_hlq3:auto_generated.address_a[3]
address_a[4] => altsyncram_hlq3:auto_generated.address_a[4]
address_a[5] => altsyncram_hlq3:auto_generated.address_a[5]
address_a[6] => altsyncram_hlq3:auto_generated.address_a[6]
address_a[7] => altsyncram_hlq3:auto_generated.address_a[7]
address_a[8] => altsyncram_hlq3:auto_generated.address_a[8]
address_a[9] => altsyncram_hlq3:auto_generated.address_a[9]
address_a[10] => altsyncram_hlq3:auto_generated.address_a[10]
address_a[11] => altsyncram_hlq3:auto_generated.address_a[11]
address_a[12] => altsyncram_hlq3:auto_generated.address_a[12]
address_a[13] => altsyncram_hlq3:auto_generated.address_a[13]
address_a[14] => altsyncram_hlq3:auto_generated.address_a[14]
address_b[0] => altsyncram_hlq3:auto_generated.address_b[0]
address_b[1] => altsyncram_hlq3:auto_generated.address_b[1]
address_b[2] => altsyncram_hlq3:auto_generated.address_b[2]
address_b[3] => altsyncram_hlq3:auto_generated.address_b[3]
address_b[4] => altsyncram_hlq3:auto_generated.address_b[4]
address_b[5] => altsyncram_hlq3:auto_generated.address_b[5]
address_b[6] => altsyncram_hlq3:auto_generated.address_b[6]
address_b[7] => altsyncram_hlq3:auto_generated.address_b[7]
address_b[8] => altsyncram_hlq3:auto_generated.address_b[8]
address_b[9] => altsyncram_hlq3:auto_generated.address_b[9]
address_b[10] => altsyncram_hlq3:auto_generated.address_b[10]
address_b[11] => altsyncram_hlq3:auto_generated.address_b[11]
address_b[12] => altsyncram_hlq3:auto_generated.address_b[12]
address_b[13] => altsyncram_hlq3:auto_generated.address_b[13]
address_b[14] => altsyncram_hlq3:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hlq3:auto_generated.clock0
clock1 => altsyncram_hlq3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_hlq3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_hlq3:auto_generated.q_b[0]
q_b[1] <= altsyncram_hlq3:auto_generated.q_b[1]
q_b[2] <= altsyncram_hlq3:auto_generated.q_b[2]
q_b[3] <= altsyncram_hlq3:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated
aclr1 => _.IN0
aclr1 => _.IN0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_dra:decode2.data[0]
address_a[13] => decode_dra:wren_decode_a.data[0]
address_a[14] => decode_dra:decode2.data[1]
address_a[14] => decode_dra:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].IN0
address_b[13] => _.IN0
address_b[14] => address_reg_b[1].IN0
address_b[14] => _.IN0
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_plb:mux3.result[0]
q_b[1] <= mux_plb:mux3.result[1]
q_b[2] <= mux_plb:mux3.result[2]
q_b[3] <= mux_plb:mux3.result[3]
rden_b => _.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => address_reg_b[1].ENA
rden_b => address_reg_b[0].ENA
rden_b => rden_b_store.DATAIN
wren_a => decode_dra:decode2.enable
wren_a => decode_dra:wren_decode_a.enable


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2
data[0] => w_anode170w[1].IN0
data[0] => w_anode183w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode199w[1].IN1
data[1] => w_anode170w[2].IN0
data[1] => w_anode183w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode199w[2].IN1
enable => w_anode170w[1].IN0
enable => w_anode183w[1].IN0
enable => w_anode191w[1].IN0
enable => w_anode199w[1].IN0
eq[0] <= w_anode170w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode183w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode191w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode199w[2].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b
data[0] => w_anode170w[1].IN0
data[0] => w_anode183w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode199w[1].IN1
data[1] => w_anode170w[2].IN0
data[1] => w_anode183w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode199w[2].IN1
enable => w_anode170w[1].IN0
enable => w_anode183w[1].IN0
enable => w_anode191w[1].IN0
enable => w_anode199w[1].IN0
eq[0] <= w_anode170w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode183w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode191w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode199w[2].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:wren_decode_a
data[0] => w_anode170w[1].IN0
data[0] => w_anode183w[1].IN1
data[0] => w_anode191w[1].IN0
data[0] => w_anode199w[1].IN1
data[1] => w_anode170w[2].IN0
data[1] => w_anode183w[2].IN0
data[1] => w_anode191w[2].IN1
data[1] => w_anode199w[2].IN1
enable => w_anode170w[1].IN0
enable => w_anode183w[1].IN0
enable => w_anode191w[1].IN0
enable => w_anode199w[1].IN0
eq[0] <= w_anode170w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode183w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode191w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode199w[2].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|mux_plb:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rd_aclr => altsyncram:altsyncram_component.aclr1
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component
wren_a => altsyncram_6lq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_6lq3:auto_generated.rden_b
data_a[0] => altsyncram_6lq3:auto_generated.data_a[0]
data_a[1] => altsyncram_6lq3:auto_generated.data_a[1]
data_a[2] => altsyncram_6lq3:auto_generated.data_a[2]
data_a[3] => altsyncram_6lq3:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_6lq3:auto_generated.address_a[0]
address_a[1] => altsyncram_6lq3:auto_generated.address_a[1]
address_a[2] => altsyncram_6lq3:auto_generated.address_a[2]
address_a[3] => altsyncram_6lq3:auto_generated.address_a[3]
address_a[4] => altsyncram_6lq3:auto_generated.address_a[4]
address_a[5] => altsyncram_6lq3:auto_generated.address_a[5]
address_a[6] => altsyncram_6lq3:auto_generated.address_a[6]
address_a[7] => altsyncram_6lq3:auto_generated.address_a[7]
address_a[8] => altsyncram_6lq3:auto_generated.address_a[8]
address_a[9] => altsyncram_6lq3:auto_generated.address_a[9]
address_a[10] => altsyncram_6lq3:auto_generated.address_a[10]
address_a[11] => altsyncram_6lq3:auto_generated.address_a[11]
address_a[12] => altsyncram_6lq3:auto_generated.address_a[12]
address_a[13] => altsyncram_6lq3:auto_generated.address_a[13]
address_b[0] => altsyncram_6lq3:auto_generated.address_b[0]
address_b[1] => altsyncram_6lq3:auto_generated.address_b[1]
address_b[2] => altsyncram_6lq3:auto_generated.address_b[2]
address_b[3] => altsyncram_6lq3:auto_generated.address_b[3]
address_b[4] => altsyncram_6lq3:auto_generated.address_b[4]
address_b[5] => altsyncram_6lq3:auto_generated.address_b[5]
address_b[6] => altsyncram_6lq3:auto_generated.address_b[6]
address_b[7] => altsyncram_6lq3:auto_generated.address_b[7]
address_b[8] => altsyncram_6lq3:auto_generated.address_b[8]
address_b[9] => altsyncram_6lq3:auto_generated.address_b[9]
address_b[10] => altsyncram_6lq3:auto_generated.address_b[10]
address_b[11] => altsyncram_6lq3:auto_generated.address_b[11]
address_b[12] => altsyncram_6lq3:auto_generated.address_b[12]
address_b[13] => altsyncram_6lq3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6lq3:auto_generated.clock0
clock1 => altsyncram_6lq3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_6lq3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_6lq3:auto_generated.q_b[0]
q_b[1] <= altsyncram_6lq3:auto_generated.q_b[1]
q_b[2] <= altsyncram_6lq3:auto_generated.q_b[2]
q_b[3] <= altsyncram_6lq3:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated
aclr1 => _.IN0
aclr1 => _.IN0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => decode_ara:decode2.data[0]
address_a[13] => decode_ara:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[13] => address_reg_b[0].IN0
address_b[13] => _.IN0
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => address_reg_b[0].CLK
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
q_b[0] <= mux_mlb:mux3.result[0]
q_b[1] <= mux_mlb:mux3.result[1]
q_b[2] <= mux_mlb:mux3.result[2]
q_b[3] <= mux_mlb:mux3.result[3]
rden_b => _.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => address_reg_b[0].ENA
rden_b => rden_b_store.DATAIN
wren_a => decode_ara:decode2.enable
wren_a => decode_ara:wren_decode_a.enable


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|mux_mlb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


