# do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 04:02:22 on May 17,2025
# vlog -sv fifo_if.sv fifo.sv tx_pkg.sv top.sv 
# -- Compiling interface fifo_if
# -- Compiling module fifo
# -- Compiling package tx_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.2 Built-in)
# ** Note: (vlog-2286) tx_pkg.sv(3): Using implicit +incdir+C:/questasim64_2024.1/uvm-1.2/../verilog_src/uvm-1.2/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package tx_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 04:02:23 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -classdebug -uvmcontrol=all work.top "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 04:02:23 on May 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fifo_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.tx_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Compiling C:/Users/PC/AppData/Local/Temp\PC@DESKTOP-EG7754O_dpi_1784\win64_gcc-13.2.0\exportwrapper.c
# Loading C:/Users/PC/AppData/Local/Temp\PC@DESKTOP-EG7754O_dpi_1784\win64_gcc-13.2.0\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2\win64\uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-EG7754O  ProcessID: 4868
#           Attempting to use alternate WLF file "./wlfty813e3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty813e3
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_test...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(339) @ 0: reporter [Questa UVM] End Of Elaboration
#                    0 Starting sequence fifo_seq run_phase
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO scoreboard.sv(44) @ 49: uvm_test_top.env.scoreboard [tx_scoreboard] 
#  tx_item values are :
#   data_in : (0x0)
#   data_out : (0x0)
#   write_en : (0b0)
#   read_en : (0b1)
#   full : (0b0)
#   empty : (0b0)
# UVM_INFO scoreboard.sv(52) @ 49: uvm_test_top.env.scoreboard [tx_scoreboard] MATCH: Expected=0, Actual=0
# UVM_INFO scoreboard.sv(44) @ 63: uvm_test_top.env.scoreboard [tx_scoreboard] 
#  tx_item values are :
#   data_in : (0x0)
#   data_out : (0x3c)
#   write_en : (0b0)
#   read_en : (0b1)
#   full : (0b0)
#   empty : (0b0)
# UVM_INFO scoreboard.sv(52) @ 63: uvm_test_top.env.scoreboard [tx_scoreboard] MATCH: Expected=0, Actual=0
# UVM_INFO scoreboard.sv(44) @ 77: uvm_test_top.env.scoreboard [tx_scoreboard] 
#  tx_item values are :
#   data_in : (0x0)
#   data_out : (0x7f)
#   write_en : (0b0)
#   read_en : (0b1)
#   full : (0b0)
#   empty : (0b0)
# UVM_INFO scoreboard.sv(52) @ 77: uvm_test_top.env.scoreboard [tx_scoreboard] MATCH: Expected=0, Actual=0
# UVM_INFO scoreboard.sv(44) @ 91: uvm_test_top.env.scoreboard [tx_scoreboard] 
#  tx_item values are :
#   data_in : (0x0)
#   data_out : (0x71)
#   write_en : (0b0)
#   read_en : (0b1)
#   full : (0b0)
#   empty : (0b1)
# UVM_ERROR scoreboard.sv(46) @ 91: uvm_test_top.env.scoreboard [tx_scoreboard] No expected transaction available
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_objection.svh(1270) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard.sv(67) @ 100: uvm_test_top.env.scoreboard [tx_scoreboard] SCOREBOARD SUMMARY: Matches=3, Mismatches=0
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 100: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [tx_scoreboard]     9
# 
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 100 ps  Iteration: 73  Instance: /top
# End time: 04:02:32 on May 17,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 2
