Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct  3 14:11:28 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file chip_top_timing_summary_routed.rpt -pb chip_top_timing_summary_routed.pb -rpx chip_top_timing_summary_routed.rpx -warn_on_violation
| Design       : chip_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.289        0.000                      0                  628        0.149        0.000                      0                  628        2.500        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.289        0.000                      0                  628        0.149        0.000                      0                  628        2.500        0.000                       0                   336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.234ns  (logic 1.484ns (28.354%)  route 3.750ns (71.646%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 13.412 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.510    13.001    m0_n_3
    SLICE_X1Y83          FDRE                                         r  cpu_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.595    13.412    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  cpu_data_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.409    13.290    cpu_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.235ns  (logic 1.484ns (28.348%)  route 3.751ns (71.652%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 13.407 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.511    13.003    m0_n_3
    SLICE_X2Y78          FDRE                                         r  cpu_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.590    13.407    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  cpu_data_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.371    13.323    cpu_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.235ns  (logic 1.484ns (28.348%)  route 3.751ns (71.652%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 13.407 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.511    13.003    m0_n_3
    SLICE_X2Y78          FDRE                                         r  cpu_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.590    13.407    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  cpu_data_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.371    13.323    cpu_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_to_cache_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.352ns  (logic 1.491ns (27.857%)  route 3.861ns (72.143%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 13.413 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.610    12.320    m0/r4/t_v/hit_missb
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.298    12.618 r  m0/r4/t_v/data_to_cache[7]_i_1/O
                         net (fo=8, routed)           0.502    13.120    m0_n_5
    SLICE_X0Y84          FDRE                                         r  data_to_cache_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.596    13.413    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  data_to_cache_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.736    
                         clock uncertainty           -0.035    13.700    
    SLICE_X0Y84          FDRE (Setup_fdre_C_CE)      -0.202    13.498    data_to_cache_reg[3]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.093ns  (logic 1.484ns (29.139%)  route 3.609ns (70.861%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 13.409 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.369    12.860    m0_n_3
    SLICE_X1Y81          FDRE                                         r  cpu_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.592    13.409    clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  cpu_data_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.732    
                         clock uncertainty           -0.035    13.696    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.409    13.287    cpu_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.287    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.093ns  (logic 1.484ns (29.139%)  route 3.609ns (70.861%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 13.409 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.369    12.860    m0_n_3
    SLICE_X1Y81          FDRE                                         r  cpu_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.592    13.409    clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  cpu_data_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.732    
                         clock uncertainty           -0.035    13.696    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.409    13.287    cpu_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.287    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.098ns  (logic 1.484ns (29.112%)  route 3.614ns (70.888%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 13.407 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.373    12.865    m0_n_3
    SLICE_X5Y81          FDRE                                         r  cpu_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.590    13.407    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  cpu_data_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.340    13.747    
                         clock uncertainty           -0.035    13.711    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.409    13.302    cpu_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.098ns  (logic 1.484ns (29.112%)  route 3.614ns (70.888%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 13.407 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.373    12.865    m0_n_3
    SLICE_X5Y81          FDRE                                         r  cpu_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.590    13.407    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  cpu_data_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.340    13.747    
                         clock uncertainty           -0.035    13.711    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.409    13.302    cpu_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cpu_data_reg_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.098ns  (logic 1.484ns (29.112%)  route 3.614ns (70.888%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 13.407 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.491    12.201    m0/r4/t_v/hit_missb
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.291    12.492 r  m0/r4/t_v/cpu_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.373    12.865    m0_n_3
    SLICE_X5Y81          FDRE                                         r  cpu_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.590    13.407    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  cpu_data_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.340    13.747    
                         clock uncertainty           -0.035    13.711    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.409    13.302    cpu_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 m0/r3/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_to_cache_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk fall@9.000ns - clk fall@3.000ns)
  Data Path Delay:        5.266ns  (logic 1.491ns (28.316%)  route 3.775ns (71.684%))
  Logic Levels:           6  (LUT2=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 13.412 - 9.000 ) 
    Source Clock Delay      (SCD):    4.768ns = ( 7.768 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     3.948 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     5.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.059 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.708     7.768    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.459     8.227 r  m0/r3/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           1.011     9.237    m0/r3/t_v/tag_reg_reg_n_0_[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_31/O
                         net (fo=1, routed)           0.801    10.162    m0/r3/t_v/hit_missb0__4
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_16/O
                         net (fo=1, routed)           0.302    10.589    m0/r3/t_v/FSM_sequential_currentState[2]_i_16_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.713 r  m0/r3/t_v/FSM_sequential_currentState[2]_i_7/O
                         net (fo=1, routed)           0.635    11.348    m0/r4/t_v/hm_r3
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124    11.472 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_4/O
                         net (fo=2, routed)           0.000    11.472    m0/r4/t_v/cpu_address_reg_reg[3]
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.238    11.710 r  m0/r4/t_v/FSM_sequential_currentState_reg[2]_i_3/O
                         net (fo=7, routed)           0.610    12.320    m0/r4/t_v/hit_missb
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.298    12.618 r  m0/r4/t_v/data_to_cache[7]_i_1/O
                         net (fo=8, routed)           0.415    13.033    m0_n_5
    SLICE_X0Y83          FDRE                                         r  data_to_cache_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        9.000     9.000 f  
    N15                                               0.000     9.000 f  clk (IN)
                         net (fo=0)                   0.000     9.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.814 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    11.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.816 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.595    13.412    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  data_to_cache_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.323    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X0Y83          FDRE (Setup_fdre_C_CE)      -0.202    13.497    data_to_cache_reg[0]
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu_data_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_to_cache_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.261ns  (logic 0.191ns (73.287%)  route 0.070ns (26.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 4.957 - 3.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 4.439 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.597     4.439    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  cpu_data_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.146     4.585 r  cpu_data_reg_reg[2]/Q
                         net (fo=2, routed)           0.070     4.655    cpu_data_OBUF[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     4.700 r  data_to_cache[2]_i_1/O
                         net (fo=1, routed)           0.000     4.700    data_to_cache0_in[2]
    SLICE_X0Y83          FDRE                                         r  data_to_cache_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.868     4.957    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  data_to_cache_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.504     4.452    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.099     4.551    data_to_cache_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.551    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (60.957%)  route 0.122ns (39.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 4.956 - 3.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 4.438 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.596     4.438    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.146     4.584 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=39, routed)          0.122     4.707    currentState[1]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.045     4.752 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.752    counter[2]
    SLICE_X2Y82          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.867     4.956    clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.504     4.451    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.124     4.575    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            FSM_sequential_currentState_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.195%)  route 0.121ns (38.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 4.956 - 3.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 4.438 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.596     4.438    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  FSM_sequential_currentState_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.146     4.584 r  FSM_sequential_currentState_reg[0]/Q
                         net (fo=21, routed)          0.121     4.705    m0/r4/t_v/Q[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045     4.750 r  m0/r4/t_v/FSM_sequential_currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     4.750    m0_n_6
    SLICE_X1Y82          FDRE                                         r  FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.867     4.956    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  FSM_sequential_currentState_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.504     4.451    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.098     4.549    FSM_sequential_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.549    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu_address_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            m0/r6/t_v/tag_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.661%)  route 0.124ns (39.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 4.953 - 3.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 4.435 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.593     4.435    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cpu_address_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.146     4.581 r  cpu_address_reg_reg[7]/Q
                         net (fo=18, routed)          0.124     4.705    m0/r6/t_v/memory_address_OBUF[5]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     4.750 r  m0/r6/t_v/tag_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.750    m0/r6/t_v/tag_reg[2]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  m0/r6/t_v/tag_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     4.953    m0/r6/t_v/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  m0/r6/t_v/tag_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.504     4.448    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.099     4.547    m0/r6/t_v/tag_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.547    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 m0/r6/t_v/tag_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            m0/r6/t_v/tag_reg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.308ns  (logic 0.191ns (61.951%)  route 0.117ns (38.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 4.953 - 3.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 4.435 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.593     4.435    m0/r6/t_v/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  m0/r6/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.146     4.581 r  m0/r6/t_v/tag_reg_reg[0]/Q
                         net (fo=2, routed)           0.117     4.699    m0/r6/t_v/tag_reg_reg_n_0_[0]
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     4.744 r  m0/r6/t_v/tag_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.744    m0/r6/t_v/tag_reg[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  m0/r6/t_v/tag_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     4.953    m0/r6/t_v/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  m0/r6/t_v/tag_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.517     4.435    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.098     4.533    m0/r6/t_v/tag_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.533    
                         arrival time                           4.744    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m0/r8/t_v/tag_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            m0/r8/t_v/tag_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 4.953 - 3.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 4.435 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.593     4.435    m0/r8/t_v/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  m0/r8/t_v/tag_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.146     4.581 r  m0/r8/t_v/tag_reg_reg[1]/Q
                         net (fo=2, routed)           0.122     4.703    m0/r8/t_v/tag_reg_reg_n_0_[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.045     4.748 r  m0/r8/t_v/tag_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.748    m0/r8/t_v/tag_reg[1]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  m0/r8/t_v/tag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     4.953    m0/r8/t_v/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  m0/r8/t_v/tag_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.517     4.435    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.099     4.534    m0/r8/t_v/tag_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.534    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 m0/r3/t_v/tag_reg_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            m0/r3/t_v/tag_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.922%)  route 0.123ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 4.949 - 3.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 4.433 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     4.433    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.146     4.579 r  m0/r3/t_v/tag_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     4.702    m0/r3/t_v/tag_reg_reg_n_0_[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     4.747 r  m0/r3/t_v/tag_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.747    m0/r3/t_v/tag_reg[1]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.860     4.949    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     4.433    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.099     4.532    m0/r3/t_v/tag_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.532    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 set_valid_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            set_valid_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.910%)  route 0.123ns (39.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 4.956 - 3.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 4.438 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.596     4.438    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  set_valid_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.146     4.584 r  set_valid_reg_reg/Q
                         net (fo=33, routed)          0.123     4.707    m0/r4/t_v/load_tag_reg
    SLICE_X1Y82          LUT5 (Prop_lut5_I4_O)        0.045     4.752 r  m0/r4/t_v/set_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     4.752    m0_n_7
    SLICE_X1Y82          FDRE                                         r  set_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.867     4.956    clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  set_valid_reg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.517     4.438    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.099     4.537    set_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.537    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m0/r8/t_v/valid_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            m0/r8/t_v/valid_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.687%)  route 0.149ns (41.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 4.951 - 3.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 4.435 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.593     4.435    m0/r8/t_v/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  m0/r8/t_v/valid_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.167     4.602 r  m0/r8/t_v/valid_reg_reg/Q
                         net (fo=2, routed)           0.149     4.752    m0/r8/t_v/valid_reg
    SLICE_X6Y80          LUT5 (Prop_lut5_I4_O)        0.045     4.797 r  m0/r8/t_v/valid_reg_i_1__6/O
                         net (fo=1, routed)           0.000     4.797    m0/r8/t_v/valid_reg_i_1__6_n_0
    SLICE_X6Y80          FDRE                                         r  m0/r8/t_v/valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.862     4.951    m0/r8/t_v/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  m0/r8/t_v/valid_reg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     4.435    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.125     4.560    m0/r8/t_v/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.560    
                         arrival time                           4.797    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m0/r3/t_v/tag_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            m0/r3/t_v/tag_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@3.000ns - clk fall@3.000ns)
  Data Path Delay:        0.344ns  (logic 0.191ns (55.445%)  route 0.153ns (44.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 4.949 - 3.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 4.433 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     3.177 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.843 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     4.433    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.146     4.579 r  m0/r3/t_v/tag_reg_reg[2]/Q
                         net (fo=2, routed)           0.153     4.733    m0/r3/t_v/tag_reg_reg_n_0_[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     4.778 r  m0/r3/t_v/tag_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.778    m0/r3/t_v/tag_reg[2]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        3.000     3.000 f  
    N15                                               0.000     3.000 f  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     3.365 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     4.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.089 f  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.860     4.949    m0/r3/t_v/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m0/r3/t_v/tag_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.515     4.433    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.099     4.532    m0/r3/t_v/tag_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.532    
                         arrival time                           4.778    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.000       3.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X0Y82    FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         6.000       5.000      SLICE_X3Y83    FSM_sequential_currentState_reg[0]_i_3/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X3Y82    FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X1Y82    FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X0Y81    busy_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X3Y82    cpu_address_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X3Y82    cpu_address_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X2Y81    cpu_address_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X2Y79    cpu_address_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y79    cpu_address_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X2Y79    cpu_address_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X3Y78    cpu_address_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X3Y78    cpu_address_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y79    cpu_address_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y84    data_to_cache_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X9Y92    m0/r1/c1/one_b_cell_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X9Y92    m0/r1/c1/one_b_cell_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X9Y92    m0/r1/c1/one_b_cell_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X9Y92    m0/r1/c1/one_b_cell_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y85    data_to_cache_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y85    data_to_cache_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y85    data_to_cache_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y82    FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         3.000       2.500      SLICE_X3Y83    FSM_sequential_currentState_reg[0]_i_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X3Y82    FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X1Y82    FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X0Y81    busy_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X3Y82    cpu_address_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X3Y82    cpu_address_reg_reg[1]/C



