
---------- Begin Simulation Statistics ----------
final_tick                                  719224500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22098                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160812                       # Number of bytes of host memory used
host_op_rate                                    22149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.34                       # Real time elapsed on the host
host_tick_rate                               97993720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      162180                       # Number of instructions simulated
sim_ops                                        162562                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000719                       # Number of seconds simulated
sim_ticks                                   719224500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22351                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.002916                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.997084                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1434254.000006                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15929                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6422                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4194.999994                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120837                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64472                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20284                       # Number of load instructions
system.cpu00.num_mem_refs                       36549                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62922     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20569     20.49%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2097500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2097500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2097500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     717127000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2097500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             791                       # Number of branches fetched
system.cpu01.committedInsts                      4205                       # Number of instructions committed
system.cpu01.committedOps                        4211                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.981755                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.018245                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             26244.001964                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          414                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       377                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1412204.998036                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4137                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4137                       # number of integer instructions
system.cpu01.num_int_register_reads              4771                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3059                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1024                       # Number of load instructions
system.cpu01.num_mem_refs                        1529                       # number of memory refs
system.cpu01.num_store_insts                      505                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2671     63.40%     63.64% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu01.op_class::MemRead                   1028     24.40%     88.11% # Class of executed instruction
system.cpu01.op_class::MemWrite                   489     11.61%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4213                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      146473500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    146473500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    146473500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     572751000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    146473500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             790                       # Number of branches fetched
system.cpu02.committedInsts                      4203                       # Number of instructions committed
system.cpu02.committedOps                        4209                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.984071                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.015929                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             22913.001968                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       377                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1415535.998032                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4135                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4135                       # number of integer instructions
system.cpu02.num_int_register_reads              4768                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3058                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1023                       # Number of load instructions
system.cpu02.num_mem_refs                        1528                       # number of memory refs
system.cpu02.num_store_insts                      505                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2670     63.41%     63.64% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu02.op_class::MemRead                   1027     24.39%     88.10% # Class of executed instruction
system.cpu02.op_class::MemWrite                   489     11.61%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4211                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      138262500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    138262500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    138262500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     580962000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    138262500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             796                       # Number of branches fetched
system.cpu03.committedInsts                      4203                       # Number of instructions committed
system.cpu03.committedOps                        4209                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.983867                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.016133                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             23205.985835                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          404                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       392                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1415242.014165                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4121                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4121                       # number of integer instructions
system.cpu03.num_int_register_reads              4756                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3051                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1023                       # Number of load instructions
system.cpu03.num_mem_refs                        1526                       # number of memory refs
system.cpu03.num_store_insts                      503                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2672     63.45%     63.69% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.05%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::MemRead                   1027     24.39%     88.15% # Class of executed instruction
system.cpu03.op_class::MemWrite                   487     11.56%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4211                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      127875500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    127875500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    127875500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     591349000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    127875500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             783                       # Number of branches fetched
system.cpu04.committedInsts                      4135                       # Number of instructions committed
system.cpu04.committedOps                        4141                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.984103                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.015897                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             22867.001968                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          396                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       387                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1415581.998032                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4053                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4053                       # number of integer instructions
system.cpu04.num_int_register_reads              4678                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3001                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1007                       # Number of load instructions
system.cpu04.num_mem_refs                        1503                       # number of memory refs
system.cpu04.num_store_insts                      496                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2627     63.41%     63.65% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu04.op_class::MemRead                   1011     24.40%     88.12% # Class of executed instruction
system.cpu04.op_class::MemWrite                   480     11.59%     99.71% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4143                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      115914500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    115914500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    115914500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     603310000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    115914500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             796                       # Number of branches fetched
system.cpu05.committedInsts                      4209                       # Number of instructions committed
system.cpu05.committedOps                        4215                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.984472                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.015528                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             22336.001969                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          406                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       390                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1416112.998031                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4129                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4129                       # number of integer instructions
system.cpu05.num_int_register_reads              4765                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3057                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1025                       # Number of load instructions
system.cpu05.num_mem_refs                        1529                       # number of memory refs
system.cpu05.num_store_insts                      504                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2675     63.43%     63.67% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::MemRead                   1029     24.40%     88.14% # Class of executed instruction
system.cpu05.op_class::MemWrite                   488     11.57%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4217                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      106151000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    106151000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    106151000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     613073500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    106151000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             787                       # Number of branches fetched
system.cpu06.committedInsts                      4150                       # Number of instructions committed
system.cpu06.committedOps                        4156                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.984567                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.015433                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             22199.986536                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          399                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       388                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1416248.013464                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4068                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4068                       # number of integer instructions
system.cpu06.num_int_register_reads              4695                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3011                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1011                       # Number of load instructions
system.cpu06.num_mem_refs                        1508                       # number of memory refs
system.cpu06.num_store_insts                      497                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2637     63.42%     63.66% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu06.op_class::MemRead                   1015     24.41%     88.14% # Class of executed instruction
system.cpu06.op_class::MemWrite                   481     11.57%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4158                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       96014000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     96014000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     96014000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     623210500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     96014000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             794                       # Number of branches fetched
system.cpu07.committedInsts                      4197                       # Number of instructions committed
system.cpu07.committedOps                        4203                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.984272                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.015728                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             22624.001969                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          403                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       391                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1415824.998031                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4115                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4115                       # number of integer instructions
system.cpu07.num_int_register_reads              4748                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3048                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1022                       # Number of load instructions
system.cpu07.num_mem_refs                        1524                       # number of memory refs
system.cpu07.num_store_insts                      502                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2668     63.45%     63.69% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.05%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu07.op_class::MemRead                   1026     24.40%     88.16% # Class of executed instruction
system.cpu07.op_class::MemWrite                   486     11.56%     99.71% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4205                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       85535500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     85535500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     85535500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     633689000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     85535500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             788                       # Number of branches fetched
system.cpu08.committedInsts                      4164                       # Number of instructions committed
system.cpu08.committedOps                        4170                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.984413                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.015587                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             22420.986382                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          400                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       388                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1416027.013618                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4083                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4083                       # number of integer instructions
system.cpu08.num_int_register_reads              4710                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3024                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1013                       # Number of load instructions
system.cpu08.num_mem_refs                        1511                       # number of memory refs
system.cpu08.num_store_insts                      498                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2648     63.47%     63.71% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::MemRead                   1017     24.38%     88.16% # Class of executed instruction
system.cpu08.op_class::MemWrite                   482     11.55%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4172                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       73086000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     73086000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     73086000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     646138500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     73086000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             787                       # Number of branches fetched
system.cpu09.committedInsts                      4143                       # Number of instructions committed
system.cpu09.committedOps                        4149                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.984674                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.015326                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             22044.986644                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          395                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       392                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1416403.013356                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4057                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4057                       # number of integer instructions
system.cpu09.num_int_register_reads              4684                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3004                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1008                       # Number of load instructions
system.cpu09.num_mem_refs                        1504                       # number of memory refs
system.cpu09.num_store_insts                      496                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2634     63.45%     63.70% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu09.op_class::MemRead                   1012     24.38%     88.15% # Class of executed instruction
system.cpu09.op_class::MemWrite                   480     11.56%     99.71% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4151                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       61516500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     61516500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     61516500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     657708000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     61516500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             789                       # Number of branches fetched
system.cpu10.committedInsts                      4160                       # Number of instructions committed
system.cpu10.committedOps                        4166                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.984707                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.015293                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             21998.001969                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          398                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       391                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1416450.998031                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4076                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4076                       # number of integer instructions
system.cpu10.num_int_register_reads              4704                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3018                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1013                       # Number of load instructions
system.cpu10.num_mem_refs                        1511                       # number of memory refs
system.cpu10.num_store_insts                      498                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2644     63.44%     63.68% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu10.op_class::MemRead                   1017     24.40%     88.15% # Class of executed instruction
system.cpu10.op_class::MemWrite                   482     11.56%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4168                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       51682500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     51682500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     51682500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     667542000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     51682500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             795                       # Number of branches fetched
system.cpu11.committedInsts                      4190                       # Number of instructions committed
system.cpu11.committedOps                        4196                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.984483                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.015517                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             22321.001969                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          402                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       393                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1416127.998031                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4106                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4106                       # number of integer instructions
system.cpu11.num_int_register_reads              4740                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3040                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1021                       # Number of load instructions
system.cpu11.num_mem_refs                        1522                       # number of memory refs
system.cpu11.num_store_insts                      501                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2663     63.43%     63.67% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::MemRead                   1025     24.42%     88.16% # Class of executed instruction
system.cpu11.op_class::MemWrite                   485     11.55%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4198                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       41604000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     41604000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     41604000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     677620500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     41604000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             788                       # Number of branches fetched
system.cpu12.committedInsts                      4159                       # Number of instructions committed
system.cpu12.committedOps                        4165                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.984613                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.015387                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             22132.986583                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          399                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       389                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1416315.013417                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4077                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4077                       # number of integer instructions
system.cpu12.num_int_register_reads              4705                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3019                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1013                       # Number of load instructions
system.cpu12.num_mem_refs                        1511                       # number of memory refs
system.cpu12.num_store_insts                      498                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2643     63.43%     63.67% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::MemRead                   1017     24.41%     88.14% # Class of executed instruction
system.cpu12.op_class::MemWrite                   482     11.57%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4167                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       31740500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     31740500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     31740500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     687484000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     31740500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             780                       # Number of branches fetched
system.cpu13.committedInsts                      4113                       # Number of instructions committed
system.cpu13.committedOps                        4119                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.984999                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.015001                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             21577.986969                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          395                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       385                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1416870.013031                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4032                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4032                       # number of integer instructions
system.cpu13.num_int_register_reads              4654                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2984                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1001                       # Number of load instructions
system.cpu13.num_mem_refs                        1494                       # number of memory refs
system.cpu13.num_store_insts                      493                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2614     63.43%     63.67% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::MemRead                   1005     24.39%     88.13% # Class of executed instruction
system.cpu13.op_class::MemWrite                   477     11.57%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4121                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       20106000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     20106000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     20106000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     699118500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     20106000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             768                       # Number of branches fetched
system.cpu14.committedInsts                      4060                       # Number of instructions committed
system.cpu14.committedOps                        4066                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.984995                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.015005                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1438449                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             21584.001970                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          391                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       377                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1416864.998030                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3983                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3983                       # number of integer instructions
system.cpu14.num_int_register_reads              4598                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2947                       # number of times the integer registers were written
system.cpu14.num_load_insts                       988                       # Number of load instructions
system.cpu14.num_mem_refs                        1476                       # number of memory refs
system.cpu14.num_store_insts                      488                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2579     63.40%     63.64% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu14.op_class::MemRead                    992     24.39%     88.10% # Class of executed instruction
system.cpu14.op_class::MemWrite                   472     11.60%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4068                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       10217000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     10217000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     10217000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     709007500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     10217000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             783                       # Number of branches fetched
system.cpu15.committedInsts                      3888                       # Number of instructions committed
system.cpu15.committedOps                        3893                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.985034                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.014966                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1438448                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             21527.987004                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          436                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       347                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1416920.012996                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3826                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3826                       # number of integer instructions
system.cpu15.num_int_register_reads              4377                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2820                       # number of times the integer registers were written
system.cpu15.num_load_insts                       879                       # Number of load instructions
system.cpu15.num_mem_refs                        1318                       # number of memory refs
system.cpu15.num_store_insts                      439                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.59%      0.59% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2566     65.63%     66.21% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.24% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::MemRead                    882     22.56%     88.85% # Class of executed instruction
system.cpu15.op_class::MemWrite                   424     10.84%     99.69% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3910                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean         489500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value       489500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       489500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     718735000                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED       489500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1381144.66                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               58831.23                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    40081.23                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       45.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    45.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.04                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.36                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     45738153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             45738153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     45827137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            45827137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0        88985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               88985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   118.330935                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    98.296656                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    85.955776                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          162     58.27%     58.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           57     20.50%     78.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           26      9.35%     88.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           18      6.47%     94.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            8      2.88%     97.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            4      1.44%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.36%     99.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.36%     99.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          278                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32896                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32896                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0           64                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          514                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     58831.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 45738152.690849654377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     30239250                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0            1                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1188                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   45.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    514                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  514                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        514                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                45.91                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     236                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2570000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    711289500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               30239250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    20601750                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11276310                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      160941780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           470.749244                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4759500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     19131500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    139282750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    195750000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7356250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    352944500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2542080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       75167040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1463700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        40606620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             338574390                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           687977250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            14286480                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1270920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      206080080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           509.826501                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3868000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     43605000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    186221500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     11253500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    451916500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2353440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  675510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       71512320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2206260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        15435660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             366679710                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           678504750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1321152.13                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               56915.43                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    38165.43                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       47.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    47.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.06                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     47873786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             47873786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     47962771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            47962771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1        88985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               88985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          282                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   122.099291                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   101.471429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    86.524783                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          154     54.61%     54.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           68     24.11%     78.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           22      7.80%     86.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           22      7.80%     94.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            6      2.13%     96.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            7      2.48%     98.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            2      0.71%     99.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          282                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 34432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  34432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          538                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     56915.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        34432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 47873786.279527463019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     30620500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1241                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   47.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               77                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    537                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  538                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        538                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                47.58                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     256                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    712101000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               30620500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    20533000                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            11751120                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      165393480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           480.570886                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      7424000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    112733250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    208544750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7791250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    362711250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             3632160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       80085600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1556520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        34787760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             345638355                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           681183000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            14566920                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1292340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      206317770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           513.361204                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3991000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     31820500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    196711500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11608250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    452473250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2366880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  686895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       75541440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        12636360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             369221955                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           680030250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1328686.22                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               55403.27                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    36653.27                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       47.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    47.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.04                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     47606832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             47606832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     47784802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            47784802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       177969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              177969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          285                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   119.242105                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   100.260907                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    83.520350                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          155     54.39%     54.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           69     24.21%     78.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           35     12.28%     90.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           12      4.21%     95.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            5      1.75%     96.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            6      2.11%     98.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            1      0.35%     99.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          285                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 34240                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  34240                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                 128                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2          128                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total            128                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          535                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     55403.27                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        34240                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 47606832.080942735076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     29640750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            2                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1234                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            2                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 2                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   46.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               70                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              58                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    533                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  535                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        535                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                46.17                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     247                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2675000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    713504500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               29640750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    19609500                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   2                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         2                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11073390                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  728280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      151114980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           468.091048                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      4251000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    140576750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    216845500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7179750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    331391500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2354400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       83267040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1406580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        41469660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             336662550                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           683137000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            15021210                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1328040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      218242170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           517.646486                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2178000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     18171000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    184886250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     12239750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    478609500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1770240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       71001120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         7122900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             372304035                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           676018250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1391304.69                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               56518.59                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    37768.59                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       45.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    45.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.36                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     45471198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             45471198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     45560183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            45560183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3        88985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               88985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   114.349650                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    96.481736                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    81.307669                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          165     57.69%     57.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           69     24.13%     81.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           27      9.44%     91.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           11      3.85%     95.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            7      2.45%     97.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            4      1.40%     98.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            1      0.35%     99.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 32704                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  32704                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          511                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     56518.59                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        32704                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 45471198.492264933884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     28881000                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1184                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   43.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              58                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    507                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  511                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        511                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                44.03                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     225                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2555000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    712348000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               28881000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    19299750                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            10867050                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      158848740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           462.997416                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4086500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    161976000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    179179000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7173500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    348349500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2261280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       68804160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1420860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        46053120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             332999085                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           688947500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            14814870                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      212135760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           517.228577                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2446000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     23400000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     16269500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    200341750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11551000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    465216250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1890240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       76928640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        55317600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         6665700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             372003465                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           681294750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           10                      
system.ruby.Directory_Controller.Data    |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Data::total            5                      
system.ruby.Directory_Controller.Fetch   |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Fetch::total         2098                      
system.ruby.Directory_Controller.I.Fetch |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2098                      
system.ruby.Directory_Controller.IM.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2098                      
system.ruby.Directory_Controller.M.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           10                      
system.ruby.Directory_Controller.M.Data  |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            5                      
system.ruby.Directory_Controller.MI.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2098                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       186641                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      186641    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       186641                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       191973                      
system.ruby.IFETCH.latency_hist_seqr::mean     4.023415                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.130736                      
system.ruby.IFETCH.latency_hist_seqr::stdev    28.626367                      
system.ruby.IFETCH.latency_hist_seqr     |      191657     99.84%     99.84% |         251      0.13%     99.97% |          16      0.01%     99.97% |           5      0.00%     99.98% |          11      0.01%     99.98% |          33      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       191973                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5332                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   109.854839                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    83.408907                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   134.115861                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5016     94.07%     94.07% |         251      4.71%     98.78% |          16      0.30%     99.08% |           5      0.09%     99.17% |          11      0.21%     99.38% |          33      0.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5332                      
system.ruby.L1Cache_Controller.Ack       |           3      4.55%      4.55% |           1      1.52%      6.06% |           3      4.55%     10.61% |           3      4.55%     15.15% |           3      4.55%     19.70% |           4      6.06%     25.76% |           3      4.55%     30.30% |           4      6.06%     36.36% |           4      6.06%     42.42% |           3      4.55%     46.97% |           3      4.55%     51.52% |           4      6.06%     57.58% |           6      9.09%     66.67% |           3      4.55%     71.21% |           3      4.55%     75.76% |          16     24.24%    100.00%
system.ruby.L1Cache_Controller.Ack::total           66                      
system.ruby.L1Cache_Controller.Ack_all   |           3      5.56%      5.56% |           1      1.85%      7.41% |           3      5.56%     12.96% |           3      5.56%     18.52% |           3      5.56%     24.07% |           4      7.41%     31.48% |           3      5.56%     37.04% |           4      7.41%     44.44% |           4      7.41%     51.85% |           3      5.56%     57.41% |           3      5.56%     62.96% |           4      7.41%     70.37% |           4      7.41%     77.78% |           3      5.56%     83.33% |           3      5.56%     88.89% |           6     11.11%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           54                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            4                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.86%      2.86% |           3      4.29%      7.14% |           7     10.00%     17.14% |           3      4.29%     21.43% |           4      5.71%     27.14% |           5      7.14%     34.29% |           3      4.29%     38.57% |           8     11.43%     50.00% |           5      7.14%     57.14% |           3      4.29%     61.43% |           3      4.29%     65.71% |           4      5.71%     71.43% |           5      7.14%     78.57% |           5      7.14%     85.71% |           3      4.29%     90.00% |           7     10.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           70                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3921     95.84%     95.84% |          17      0.42%     96.26% |           8      0.20%     96.46% |          11      0.27%     96.72% |          11      0.27%     96.99% |          11      0.27%     97.26% |          12      0.29%     97.56% |          10      0.24%     97.80% |          10      0.24%     98.04% |          13      0.32%     98.36% |          13      0.32%     98.68% |          12      0.29%     98.97% |           9      0.22%     99.19% |          10      0.24%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4091                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6436     85.46%     85.46% |          69      0.92%     86.38% |          72      0.96%     87.33% |          74      0.98%     88.31% |          74      0.98%     89.30% |          73      0.97%     90.27% |          75      1.00%     91.26% |          70      0.93%     92.19% |          75      1.00%     93.19% |          75      1.00%     94.18% |          74      0.98%     95.17% |          73      0.97%     96.14% |          71      0.94%     97.08% |          72      0.96%     98.03% |          74      0.98%     99.02% |          74      0.98%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7531                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     55.56%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.34%     97.34% |           5      0.15%     97.49% |           4      0.12%     97.61% |           6      0.18%     97.79% |           5      0.15%     97.94% |           6      0.18%     98.12% |           6      0.18%     98.29% |           5      0.15%     98.44% |           7      0.21%     98.65% |           7      0.21%     98.86% |           6      0.18%     99.04% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3343                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7244     96.82%     96.82% |          23      0.31%     97.13% |           9      0.12%     97.25% |          17      0.23%     97.47% |          17      0.23%     97.70% |          15      0.20%     97.90% |          16      0.21%     98.12% |           9      0.12%     98.24% |          16      0.21%     98.45% |          16      0.21%     98.66% |          20      0.27%     98.93% |          17      0.23%     99.16% |          12      0.16%     99.32% |          14      0.19%     99.51% |          18      0.24%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7482                      
system.ruby.L1Cache_Controller.E.Store   |         575     92.59%     92.59% |           4      0.64%     93.24% |           2      0.32%     93.56% |           3      0.48%     94.04% |           3      0.48%     94.52% |           3      0.48%     95.01% |           3      0.48%     95.49% |           3      0.48%     95.97% |           2      0.32%     96.30% |           4      0.64%     96.94% |           4      0.64%     97.58% |           3      0.48%     98.07% |           2      0.32%     98.39% |           3      0.48%     98.87% |           4      0.64%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          621                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          25     34.25%     34.25% |           9     12.33%     46.58% |           2      2.74%     49.32% |           4      5.48%     54.79% |           2      2.74%     57.53% |           2      2.74%     60.27% |           5      6.85%     67.12% |           3      4.11%     71.23% |           4      5.48%     76.71% |           3      4.11%     80.82% |           3      4.11%     84.93% |           3      4.11%     89.04% |           2      2.74%     91.78% |           2      2.74%     94.52% |           2      2.74%     97.26% |           2      2.74%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           73                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.25%      1.25% |           4      5.00%      6.25% |           6      7.50%     13.75% |           6      7.50%     21.25% |           6      7.50%     28.75% |           5      6.25%     35.00% |           5      6.25%     41.25% |           5      6.25%     47.50% |           4      5.00%     52.50% |           6      7.50%     60.00% |           6      7.50%     67.50% |           5      6.25%     73.75% |           6      7.50%     81.25% |           5      6.25%     87.50% |           6      7.50%     95.00% |           4      5.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           80                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     46.15%     46.15% |           2      5.13%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           1      2.56%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           1      2.56%     82.05% |           2      5.13%     87.18% |           2      5.13%     92.31% |           0      0.00%     92.31% |           1      2.56%     94.87% |           1      2.56%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           39                      
system.ruby.L1Cache_Controller.I.LL      |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           12                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            2                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            2                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     81.82%     81.82% |           1      1.52%     83.33% |           1      1.52%     84.85% |           1      1.52%     86.36% |           1      1.52%     87.88% |           1      1.52%     89.39% |           1      1.52%     90.91% |           0      0.00%     90.91% |           1      1.52%     92.42% |           1      1.52%     93.94% |           1      1.52%     95.45% |           1      1.52%     96.97% |           0      0.00%     96.97% |           1      1.52%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           66                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1752     85.71%     85.71% |          20      0.98%     86.69% |          19      0.93%     87.62% |          19      0.93%     88.55% |          20      0.98%     89.53% |          19      0.93%     90.46% |          20      0.98%     91.44% |          20      0.98%     92.42% |          20      0.98%     93.40% |          20      0.98%     94.37% |          20      0.98%     95.35% |          19      0.93%     96.28% |          19      0.93%     97.21% |          19      0.93%     98.14% |          19      0.93%     99.07% |          19      0.93%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2044                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.86%      2.86% |           3      4.29%      7.14% |           7     10.00%     17.14% |           3      4.29%     21.43% |           4      5.71%     27.14% |           5      7.14%     34.29% |           3      4.29%     38.57% |           8     11.43%     50.00% |           5      7.14%     57.14% |           3      4.29%     61.43% |           3      4.29%     65.71% |           4      5.71%     71.43% |           5      7.14%     78.57% |           5      7.14%     85.71% |           3      4.29%     90.00% |           7     10.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           70                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3921     95.84%     95.84% |          17      0.42%     96.26% |           8      0.20%     96.46% |          11      0.27%     96.72% |          11      0.27%     96.99% |          11      0.27%     97.26% |          12      0.29%     97.56% |          10      0.24%     97.80% |          10      0.24%     98.04% |          13      0.32%     98.36% |          13      0.32%     98.68% |          12      0.29%     98.97% |           9      0.22%     99.19% |          10      0.24%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4091                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4630     85.58%     85.58% |          48      0.89%     86.47% |          51      0.94%     87.41% |          53      0.98%     88.39% |          52      0.96%     89.35% |          52      0.96%     90.31% |          53      0.98%     91.29% |          49      0.91%     92.20% |          53      0.98%     93.18% |          53      0.98%     94.16% |          52      0.96%     95.12% |          52      0.96%     96.08% |          52      0.96%     97.04% |          52      0.96%     98.00% |          53      0.98%     98.98% |          55      1.02%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5410                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total           11                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           11                      
system.ruby.L1Cache_Controller.Ifetch    |      120285     62.66%     62.66% |        4838      2.52%     65.18% |        4835      2.52%     67.70% |        4837      2.52%     70.22% |        4759      2.48%     72.69% |        4843      2.52%     75.22% |        4778      2.49%     77.71% |        4829      2.52%     80.22% |        4791      2.50%     82.72% |        4769      2.48%     85.20% |        4787      2.49%     87.70% |        4824      2.51%     90.21% |        4788      2.49%     92.70% |        4734      2.47%     95.17% |        4672      2.43%     97.60% |        4604      2.40%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       191973                      
system.ruby.L1Cache_Controller.Inv       |          28     35.90%     35.90% |           5      6.41%     42.31% |           3      3.85%     46.15% |           3      3.85%     50.00% |           3      3.85%     53.85% |           3      3.85%     57.69% |           4      5.13%     62.82% |           4      5.13%     67.95% |           4      5.13%     73.08% |           4      5.13%     78.21% |           3      3.85%     82.05% |           3      3.85%     85.90% |           3      3.85%     89.74% |           3      3.85%     93.59% |           3      3.85%     97.44% |           2      2.56%    100.00%
system.ruby.L1Cache_Controller.Inv::total           78                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         317     87.81%     87.81% |           2      0.55%     88.37% |           2      0.55%     88.92% |           2      0.55%     89.47% |           2      0.55%     90.03% |           2      0.55%     90.58% |           2      0.55%     91.14% |           2      0.55%     91.69% |           2      0.55%     92.24% |           2      0.55%     92.80% |           2      0.55%     93.35% |           2      0.55%     93.91% |           2      0.55%     94.46% |           2      0.55%     95.01% |           2      0.55%     95.57% |          16      4.43%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          361                      
system.ruby.L1Cache_Controller.L.Store   |         573     84.76%     84.76% |           6      0.89%     85.65% |           6      0.89%     86.54% |           6      0.89%     87.43% |           6      0.89%     88.31% |           6      0.89%     89.20% |           6      0.89%     90.09% |           6      0.89%     90.98% |           6      0.89%     91.86% |           6      0.89%     92.75% |           6      0.89%     93.64% |           6      0.89%     94.53% |           6      0.89%     95.41% |           6      0.89%     96.30% |           6      0.89%     97.19% |          19      2.81%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          676                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |       10324     92.72%     92.72% |          54      0.49%     93.21% |          52      0.47%     93.68% |          53      0.48%     94.15% |          54      0.49%     94.64% |          55      0.49%     95.13% |          55      0.49%     95.63% |          54      0.49%     96.11% |          55      0.49%     96.60% |          56      0.50%     97.11% |          55      0.49%     97.60% |          55      0.49%     98.10% |          51      0.46%     98.55% |          52      0.47%     99.02% |          54      0.49%     99.51% |          55      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11134                      
system.ruby.L1Cache_Controller.LL        |         256     74.20%     74.20% |           5      1.45%     75.65% |           5      1.45%     77.10% |           5      1.45%     78.55% |           5      1.45%     80.00% |           5      1.45%     81.45% |           5      1.45%     82.90% |           5      1.45%     84.35% |           5      1.45%     85.80% |           5      1.45%     87.25% |           5      1.45%     88.70% |           5      1.45%     90.14% |           5      1.45%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20067     57.25%     57.25% |        1019      2.91%     60.16% |        1018      2.90%     63.06% |        1019      2.91%     65.97% |        1002      2.86%     68.83% |        1020      2.91%     71.74% |        1006      2.87%     74.61% |        1017      2.90%     77.51% |        1008      2.88%     80.39% |        1004      2.86%     83.25% |        1008      2.88%     86.13% |        1016      2.90%     89.02% |        1008      2.88%     91.90% |         996      2.84%     94.74% |         983      2.80%     97.55% |         860      2.45%    100.00%
system.ruby.L1Cache_Controller.Load::total        35051                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          25     40.98%     40.98% |           3      4.92%     45.90% |           2      3.28%     49.18% |           3      4.92%     54.10% |           2      3.28%     57.38% |           2      3.28%     60.66% |           4      6.56%     67.21% |           3      4.92%     72.13% |           3      4.92%     77.05% |           3      4.92%     81.97% |           2      3.28%     85.25% |           2      3.28%     88.52% |           2      3.28%     91.80% |           2      3.28%     95.08% |           2      3.28%     98.36% |           1      1.64%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           61                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.89%      1.89% |           3      5.66%      7.55% |           4      7.55%     15.09% |           4      7.55%     22.64% |           4      7.55%     30.19% |           3      5.66%     35.85% |           3      5.66%     41.51% |           3      5.66%     47.17% |           3      5.66%     52.83% |           4      7.55%     60.38% |           4      7.55%     67.92% |           3      5.66%     73.58% |           4      7.55%     81.13% |           3      5.66%     86.79% |           4      7.55%     94.34% |           3      5.66%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2438     92.35%     92.35% |          13      0.49%     92.84% |          12      0.45%     93.30% |          11      0.42%     93.71% |          14      0.53%     94.24% |          15      0.57%     94.81% |          14      0.53%     95.34% |          14      0.53%     95.87% |          14      0.53%     96.40% |          14      0.53%     96.93% |          14      0.53%     97.46% |          14      0.53%     97.99% |          12      0.45%     98.45% |          13      0.49%     98.94% |          14      0.53%     99.47% |          14      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2640                      
system.ruby.L1Cache_Controller.M.LL      |         110     74.83%     74.83% |           2      1.36%     76.19% |           2      1.36%     77.55% |           2      1.36%     78.91% |           2      1.36%     80.27% |           2      1.36%     81.63% |           2      1.36%     82.99% |           2      1.36%     84.35% |           2      1.36%     85.71% |           2      1.36%     87.07% |           2      1.36%     88.44% |           2      1.36%     89.80% |           2      1.36%     91.16% |           2      1.36%     92.52% |           2      1.36%     93.88% |           9      6.12%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          147                      
system.ruby.L1Cache_Controller.M.Load    |        8505     38.23%     38.23% |         940      4.23%     42.46% |         942      4.23%     46.69% |         938      4.22%     50.91% |         918      4.13%     55.03% |         935      4.20%     59.24% |         924      4.15%     63.39% |         933      4.19%     67.59% |         923      4.15%     71.73% |         918      4.13%     75.86% |         923      4.15%     80.01% |         933      4.19%     84.20% |         931      4.19%     88.39% |         915      4.11%     92.50% |         900      4.05%     96.55% |         768      3.45%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22246                      
system.ruby.L1Cache_Controller.M.Store   |       13362     65.79%     65.79% |         474      2.33%     68.12% |         476      2.34%     70.46% |         473      2.33%     72.79% |         465      2.29%     75.08% |         473      2.33%     77.41% |         466      2.29%     79.71% |         471      2.32%     82.02% |         467      2.30%     84.32% |         464      2.28%     86.61% |         466      2.29%     88.90% |         470      2.31%     91.22% |         469      2.31%     93.53% |         463      2.28%     95.81% |         457      2.25%     98.06% |         395      1.94%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20311                      
system.ruby.L1Cache_Controller.M_I.Load  |          39    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           39                      
system.ruby.L1Cache_Controller.M_I.Store |         132    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total          132                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5692     95.14%     95.14% |          18      0.30%     95.44% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.31% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.35% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5983                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4624     86.72%     86.72% |          47      0.88%     87.60% |          47      0.88%     88.48% |          47      0.88%     89.37% |          47      0.88%     90.25% |          47      0.88%     91.13% |          47      0.88%     92.01% |          47      0.88%     92.89% |          47      0.88%     93.77% |          47      0.88%     94.65% |          47      0.88%     95.54% |          47      0.88%     96.42% |          47      0.88%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     92.84%     92.84% |          20      0.47%     93.31% |          19      0.45%     93.76% |          20      0.47%     94.23% |          20      0.47%     94.71% |          21      0.50%     95.20% |          21      0.50%     95.70% |          20      0.47%     96.17% |          21      0.50%     96.67% |          22      0.52%     97.19% |          21      0.50%     97.68% |          21      0.50%     98.18% |          18      0.43%     98.61% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4231                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115661     61.97%     61.97% |        4791      2.57%     64.54% |        4788      2.57%     67.10% |        4790      2.57%     69.67% |        4712      2.52%     72.19% |        4796      2.57%     74.76% |        4731      2.53%     77.30% |        4782      2.56%     79.86% |        4744      2.54%     82.40% |        4722      2.53%     84.93% |        4740      2.54%     87.47% |        4777      2.56%     90.03% |        4741      2.54%     92.57% |        4687      2.51%     95.08% |        4625      2.48%     97.56% |        4554      2.44%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       186641                      
system.ruby.L1Cache_Controller.S.Inv     |          20     36.36%     36.36% |           3      5.45%     41.82% |           2      3.64%     45.45% |           2      3.64%     49.09% |           2      3.64%     52.73% |           2      3.64%     56.36% |           3      5.45%     61.82% |           3      5.45%     67.27% |           3      5.45%     72.73% |           3      5.45%     78.18% |           2      3.64%     81.82% |           2      3.64%     85.45% |           2      3.64%     89.09% |           2      3.64%     92.73% |           2      3.64%     96.36% |           2      3.64%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           55                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4614     90.26%     90.26% |          34      0.67%     90.92% |          34      0.67%     91.59% |          34      0.67%     92.25% |          33      0.65%     92.90% |          33      0.65%     93.54% |          33      0.65%     94.19% |          33      0.65%     94.84% |          33      0.65%     95.48% |          33      0.65%     96.13% |          33      0.65%     96.77% |          34      0.67%     97.44% |          32      0.63%     98.06% |          32      0.63%     98.69% |          33      0.65%     99.33% |          34      0.67%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5112                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           2     10.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           20                      
system.ruby.L1Cache_Controller.S.Load    |          33      4.90%      4.90% |          33      4.90%      9.81% |          45      6.69%     16.49% |          41      6.09%     22.59% |          44      6.54%     29.12% |          46      6.84%     35.96% |          42      6.24%     42.20% |          52      7.73%     49.93% |          45      6.69%     56.61% |          45      6.69%     63.30% |          41      6.09%     69.39% |          42      6.24%     75.63% |          44      6.54%     82.17% |          45      6.69%     88.86% |          41      6.09%     94.95% |          34      5.05%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          673                      
system.ruby.L1Cache_Controller.S.Store   |           2      6.06%      6.06% |           1      3.03%      9.09% |           2      6.06%     15.15% |           2      6.06%     21.21% |           2      6.06%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           3      9.09%     54.55% |           2      6.06%     60.61% |           2      6.06%     66.67% |           2      6.06%     72.73% |           2      6.06%     78.79% |           2      6.06%     84.85% |           2      6.06%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           33                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.45%      3.45% |           0      0.00%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           1      3.45%     17.24% |           1      3.45%     20.69% |           2      6.90%     27.59% |           1      3.45%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           2      6.90%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |          13     44.83%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.26%      5.26% |           0      0.00%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           2     10.53%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           19                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            3                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.71%      5.71% |           1      2.86%      8.57% |           2      5.71%     14.29% |           2      5.71%     20.00% |           2      5.71%     25.71% |           3      8.57%     34.29% |           2      5.71%     40.00% |           2      5.71%     45.71% |           3      8.57%     54.29% |           2      5.71%     60.00% |           2      5.71%     65.71% |           3      8.57%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           35                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.71%      5.71% |           1      2.86%      8.57% |           2      5.71%     14.29% |           2      5.71%     20.00% |           2      5.71%     25.71% |           3      8.57%     34.29% |           2      5.71%     40.00% |           2      5.71%     45.71% |           3      8.57%     54.29% |           2      5.71%     60.00% |           2      5.71%     65.71% |           3      8.57%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           35                      
system.ruby.L1Cache_Controller.Store     |       16396     68.84%     68.84% |         505      2.12%     70.96% |         505      2.12%     73.08% |         503      2.11%     75.19% |         496      2.08%     77.27% |         504      2.12%     79.39% |         497      2.09%     81.47% |         502      2.11%     83.58% |         498      2.09%     85.67% |         496      2.08%     87.75% |         498      2.09%     89.84% |         501      2.10%     91.95% |         498      2.09%     94.04% |         493      2.07%     96.11% |         488      2.05%     98.16% |         439      1.84%    100.00%
system.ruby.L1Cache_Controller.Store::total        23819                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5692     95.14%     95.14% |          18      0.30%     95.44% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.31% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.35% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5983                      
system.ruby.L2Cache_Controller.Ack_all   |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         341      5.45%      5.45% |         587      9.38%     14.84% |         293      4.68%     19.52% |         398      6.36%     25.88% |         741     11.85%     37.73% |         332      5.31%     43.04% |         249      3.98%     47.02% |         278      4.44%     51.46% |         208      3.33%     54.79% |         223      3.57%     58.35% |         295      4.72%     63.07% |         324      5.18%     68.25% |        1000     15.99%     84.24% |         351      5.61%     89.85% |         356      5.69%     95.54% |         279      4.46%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6255                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     26.32%     26.32% |           1      2.63%     28.95% |           8     21.05%     50.00% |          10     26.32%     76.32% |           0      0.00%     76.32% |           0      0.00%     76.32% |           0      0.00%     76.32% |           0      0.00%     76.32% |           9     23.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           38                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          62      6.25%      6.25% |          62      6.25%     12.50% |          49      4.94%     17.44% |          53      5.34%     22.78% |          54      5.44%     28.23% |          58      5.85%     34.07% |          71      7.16%     41.23% |          69      6.96%     48.19% |          66      6.65%     54.84% |          70      7.06%     61.90% |          80      8.06%     69.96% |          60      6.05%     76.01% |          63      6.35%     82.36% |          61      6.15%     88.51% |          54      5.44%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          992                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          23      7.88%      7.88% |          21      7.19%     15.07% |          16      5.48%     20.55% |          21      7.19%     27.74% |          20      6.85%     34.59% |          14      4.79%     39.38% |          13      4.45%     43.84% |          14      4.79%     48.63% |          20      6.85%     55.48% |          15      5.14%     60.62% |          22      7.53%     68.15% |          20      6.85%     75.00% |          22      7.53%     82.53% |          18      6.16%     88.70% |          18      6.16%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         210      4.88%      4.88% |         433     10.07%     14.96% |         177      4.12%     19.07% |         315      7.33%     26.40% |         648     15.07%     41.47% |         240      5.58%     47.06% |         176      4.09%     51.15% |         165      3.84%     54.99% |         127      2.95%     57.94% |         162      3.77%     61.71% |         209      4.86%     66.57% |         222      5.16%     71.74% |         662     15.40%     87.14% |         211      4.91%     92.04% |         148      3.44%     95.49% |         194      4.51%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4299                      
system.ruby.L2Cache_Controller.L1_GETX   |         142      6.45%      6.45% |         169      7.67%     14.12% |         116      5.27%     19.38% |          85      3.86%     23.24% |          93      4.22%     27.46% |          93      4.22%     31.68% |          92      4.18%     35.86% |         113      5.13%     40.99% |          83      3.77%     44.76% |          61      2.77%     47.53% |         101      4.58%     52.11% |         119      5.40%     57.51% |         338     15.34%     72.86% |         142      6.45%     79.30% |         225     10.21%     89.51% |         231     10.49%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2203                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.79%      6.79% |         427      8.01%     14.80% |         247      4.63%     19.43% |         221      4.14%     23.57% |         434      8.14%     31.71% |         279      5.23%     36.95% |         297      5.57%     42.52% |         310      5.81%     48.33% |         267      5.01%     53.34% |         275      5.16%     58.50% |         338      6.34%     64.83% |         276      5.18%     70.01% |         477      8.95%     78.96% |         623     11.68%     90.64% |         277      5.20%     95.84% |         222      4.16%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5332                      
system.ruby.L2Cache_Controller.L1_PUTX   |         297      4.96%      4.96% |         568      9.49%     14.46% |         265      4.43%     18.89% |         391      6.54%     25.42% |         729     12.18%     37.61% |         322      5.38%     42.99% |         240      4.01%     47.00% |         266      4.45%     51.45% |         202      3.38%     54.82% |         220      3.68%     58.50% |         291      4.86%     63.36% |         303      5.06%     68.43% |         973     16.26%     84.69% |         328      5.48%     90.17% |         350      5.85%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5983                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     29.63%     29.63% |           0      0.00%     29.63% |          15     27.78%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |           1      1.85%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           1      1.85%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |          21     38.89%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           54                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           3     30.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           10                      
system.ruby.L2Cache_Controller.M.L1_GETS |         165      4.34%      4.34% |         397     10.45%     14.79% |         146      3.84%     18.64% |         292      7.69%     26.32% |         628     16.53%     42.85% |         225      5.92%     48.78% |         143      3.76%     52.54% |         151      3.97%     56.51% |         105      2.76%     59.28% |         147      3.87%     63.15% |         172      4.53%     67.68% |         184      4.84%     72.52% |         640     16.85%     89.37% |         191      5.03%     94.39% |         113      2.97%     97.37% |         100      2.63%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3799                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.21%      5.21% |          83      6.75%     11.96% |          55      4.48%     16.44% |          54      4.39%     20.83% |          57      4.64%     25.47% |          62      5.04%     30.51% |          60      4.88%     35.39% |          75      6.10%     41.50% |          54      4.39%     45.89% |          32      2.60%     48.49% |          25      2.03%     50.53% |          59      4.80%     55.33% |         275     22.38%     77.71% |          80      6.51%     84.21% |         135     10.98%     95.20% |          59      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1229                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          20     28.57%     28.57% |           1      1.43%     30.00% |          15     21.43%     51.43% |           1      1.43%     52.86% |           0      0.00%     52.86% |           1      1.43%     54.29% |           3      4.29%     58.57% |           0      0.00%     58.57% |           1      1.43%     60.00% |           0      0.00%     60.00% |           1      1.43%     61.43% |           3      4.29%     65.71% |           0      0.00%     65.71% |           2      2.86%     68.57% |           3      4.29%     72.86% |          19     27.14%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           70                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     20.90%     20.90% |          14     20.90%     41.79% |           0      0.00%     41.79% |           3      4.48%     46.27% |           7     10.45%     56.72% |           3      4.48%     61.19% |           4      5.97%     67.16% |           7     10.45%     77.61% |           1      1.49%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           0      0.00%     79.10% |           1      1.49%     80.60% |          13     19.40%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         297      4.96%      4.96% |         568      9.49%     14.46% |         265      4.43%     18.89% |         391      6.54%     25.42% |         729     12.18%     37.61% |         322      5.38%     42.99% |         240      4.01%     47.00% |         266      4.45%     51.45% |         202      3.38%     54.82% |         220      3.68%     58.50% |         291      4.86%     63.36% |         303      5.06%     68.43% |         973     16.26%     84.69% |         328      5.48%     90.17% |         350      5.85%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5983                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |          11     91.67%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           12                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          19     31.15%     31.15% |           0      0.00%     31.15% |          15     24.59%     55.74% |           1      1.64%     57.38% |           0      0.00%     57.38% |           0      0.00%     57.38% |           3      4.92%     62.30% |           0      0.00%     62.30% |           1      1.64%     63.93% |           0      0.00%     63.93% |           0      0.00%     63.93% |           1      1.64%     65.57% |           0      0.00%     65.57% |           0      0.00%     65.57% |           2      3.28%     68.85% |          19     31.15%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           61                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           2     22.22%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            9                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         323      5.21%      5.21% |         587      9.47%     14.68% |         278      4.48%     19.16% |         398      6.42%     25.58% |         741     11.95%     37.53% |         332      5.35%     42.88% |         248      4.00%     46.88% |         278      4.48%     51.36% |         208      3.35%     54.72% |         223      3.60%     58.31% |         295      4.76%     63.07% |         323      5.21%     68.28% |        1000     16.13%     84.41% |         351      5.66%     90.07% |         356      5.74%     95.81% |         260      4.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6201                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      3.33%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |          29     96.67%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      1.69%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |           0      0.00%      1.69% |          58     98.31%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           59                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          20     28.57%     28.57% |           1      1.43%     30.00% |          15     21.43%     51.43% |           1      1.43%     52.86% |           0      0.00%     52.86% |           1      1.43%     54.29% |           3      4.29%     58.57% |           0      0.00%     58.57% |           1      1.43%     60.00% |           0      0.00%     60.00% |           1      1.43%     61.43% |           3      4.29%     65.71% |           0      0.00%     65.71% |           2      2.86%     68.57% |           3      4.29%     72.86% |          19     27.14%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           70                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         142      6.77%      6.77% |         155      7.39%     14.16% |         126      6.01%     20.16% |         102      4.86%     25.02% |         103      4.91%     29.93% |         100      4.77%     34.70% |         112      5.34%     40.04% |         114      5.43%     45.47% |         114      5.43%     50.91% |         114      5.43%     56.34% |         178      8.48%     64.82% |         140      6.67%     71.50% |         148      7.05%     78.55% |         141      6.72%     85.27% |         161      7.67%     92.95% |         148      7.05%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2098                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          23      7.85%      7.85% |          21      7.17%     15.02% |          16      5.46%     20.48% |          21      7.17%     27.65% |          20      6.83%     34.47% |          14      4.78%     39.25% |          14      4.78%     44.03% |          14      4.78%     48.81% |          20      6.83%     55.63% |          15      5.12%     60.75% |          22      7.51%     68.26% |          20      6.83%     75.09% |          22      7.51%     82.59% |          18      6.14%     88.74% |          18      6.14%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          62      6.26%      6.26% |          62      6.26%     12.51% |          49      4.94%     17.46% |          53      5.35%     22.81% |          54      5.45%     28.25% |          58      5.85%     34.11% |          70      7.06%     41.17% |          69      6.96%     48.13% |          66      6.66%     54.79% |          70      7.06%     61.86% |          80      8.07%     69.93% |          60      6.05%     75.98% |          63      6.36%     82.34% |          61      6.16%     88.50% |          54      5.45%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          991                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.19%      1.19% |          14     16.67%     17.86% |           0      0.00%     17.86% |           1      1.19%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |          12     14.29%     33.33% |           0      0.00%     33.33% |           1      1.19%     34.52% |           0      0.00%     34.52% |          14     16.67%     51.19% |          15     17.86%     69.05% |           0      0.00%     69.05% |           0      0.00%     69.05% |          14     16.67%     85.71% |          12     14.29%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           84                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         300      6.97%      6.97% |         365      8.48%     15.45% |         188      4.37%     19.82% |         167      3.88%     23.70% |         372      8.65%     32.35% |         211      4.90%     37.25% |         227      5.28%     42.53% |         241      5.60%     48.13% |         201      4.67%     52.80% |         205      4.76%     57.56% |         249      5.79%     63.35% |         216      5.02%     68.37% |         414      9.62%     77.99% |         562     13.06%     91.05% |         223      5.18%     96.24% |         162      3.76%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4303                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     32.00%     32.00% |           0      0.00%     32.00% |          15     30.00%     62.00% |           0      0.00%     62.00% |           0      0.00%     62.00% |           0      0.00%     62.00% |           1      2.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           1      2.00%     66.00% |           0      0.00%     66.00% |           0      0.00%     66.00% |           0      0.00%     66.00% |          17     34.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           50                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     33.33%     33.33% |           0      0.00%     33.33% |          15     27.78%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           1      1.85%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           1      1.85%     64.81% |           0      0.00%     64.81% |           0      0.00%     64.81% |           0      0.00%     64.81% |          19     35.19%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           54                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           2     11.76%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |          15     88.24%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           17                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            3                      
system.ruby.L2Cache_Controller.Unblock   |          20     28.57%     28.57% |           1      1.43%     30.00% |          15     21.43%     51.43% |           1      1.43%     52.86% |           0      0.00%     52.86% |           1      1.43%     54.29% |           3      4.29%     58.57% |           0      0.00%     58.57% |           1      1.43%     60.00% |           0      0.00%     60.00% |           1      1.43%     61.43% |           3      4.29%     65.71% |           0      0.00%     65.71% |           2      2.86%     68.57% |           3      4.29%     72.86% |          19     27.14%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           70                      
system.ruby.L2Cache_Controller.WB_Data   |          19     31.15%     31.15% |           0      0.00%     31.15% |          15     24.59%     55.74% |           1      1.64%     57.38% |           0      0.00%     57.38% |           0      0.00%     57.38% |           3      4.92%     62.30% |           0      0.00%     62.30% |           1      1.64%     63.93% |           0      0.00%     63.93% |           0      0.00%     63.93% |           1      1.64%     65.57% |           0      0.00%     65.57% |           0      0.00%     65.57% |           2      3.28%     68.85% |          19     31.15%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           61                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           2     22.22%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            9                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        30762                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       30762    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        30762                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        35012                      
system.ruby.LD.latency_hist_seqr::mean      10.755712                      
system.ruby.LD.latency_hist_seqr::gmean      1.670975                      
system.ruby.LD.latency_hist_seqr::stdev     41.345518                      
system.ruby.LD.latency_hist_seqr         |       34884     99.63%     99.63% |         114      0.33%     99.96% |           1      0.00%     99.96% |           1      0.00%     99.97% |           0      0.00%     99.97% |           9      0.03%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         35012                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4250                      
system.ruby.LD.miss_latency_hist_seqr::mean    81.368706                      
system.ruby.LD.miss_latency_hist_seqr::gmean    68.683460                      
system.ruby.LD.miss_latency_hist_seqr::stdev    91.701511                      
system.ruby.LD.miss_latency_hist_seqr    |        4122     96.99%     96.99% |         114      2.68%     99.67% |           1      0.02%     99.69% |           1      0.02%     99.72% |           0      0.00%     99.72% |           9      0.21%     99.93% |           0      0.00%     99.93% |           3      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4250                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          260                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          260                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    61.718841                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.253504                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   237.160024                      
system.ruby.Load_Linked.latency_hist_seqr |         328     95.07%     95.07% |           7      2.03%     97.10% |           1      0.29%     97.39% |           2      0.58%     97.97% |           2      0.58%     98.55% |           1      0.29%     98.84% |           2      0.58%     99.42% |           2      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   247.447059                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   120.100258                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   428.974456                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          68     80.00%     80.00% |           7      8.24%     88.24% |           1      1.18%     89.41% |           2      2.35%     91.76% |           2      2.35%     94.12% |           1      1.18%     95.29% |           2      2.35%     97.65% |           2      2.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21278                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21278    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21278                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23357                      
system.ruby.ST.latency_hist_seqr::mean      15.012758                      
system.ruby.ST.latency_hist_seqr::gmean      1.526812                      
system.ruby.ST.latency_hist_seqr::stdev     68.305344                      
system.ruby.ST.latency_hist_seqr         |       23033     98.61%     98.61% |         278      1.19%     99.80% |          14      0.06%     99.86% |           1      0.00%     99.87% |           3      0.01%     99.88% |          28      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23357                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2079                      
system.ruby.ST.miss_latency_hist_seqr::mean   158.429533                      
system.ruby.ST.miss_latency_hist_seqr::gmean   116.086115                      
system.ruby.ST.miss_latency_hist_seqr::stdev   172.774569                      
system.ruby.ST.miss_latency_hist_seqr    |        1755     84.42%     84.42% |         278     13.37%     97.79% |          14      0.67%     98.46% |           1      0.05%     98.51% |           3      0.14%     98.65% |          28      1.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2079                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  44259                       # delay histogram for all message
system.ruby.delayHist::mean                 29.758173                       # delay histogram for all message
system.ruby.delayHist::gmean                27.023248                       # delay histogram for all message
system.ruby.delayHist::stdev                12.918890                       # delay histogram for all message
system.ruby.delayHist                    |        7347     16.60%     16.60% |       17710     40.01%     56.61% |       16100     36.38%     92.99% |        2132      4.82%     97.81% |         850      1.92%     99.73% |         120      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    44259                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24054                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        28.726490                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.426277                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.690821                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5635     23.43%     23.43% |        9412     39.13%     62.56% |        6514     27.08%     89.64% |        1543      6.41%     96.05% |         834      3.47%     99.52% |         116      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24054                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19990                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.045573                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.123587                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.275225                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1677      8.39%      8.39% |        8184     40.94%     49.33% |        9527     47.66%     96.99% |         582      2.91%     99.90% |          16      0.08%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19990                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           215                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.483721                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.390858                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       10.214909                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          35     16.28%     16.28% |          69     32.09%     48.37% |          45     20.93%     69.30% |          50     23.26%     92.56% |           9      4.19%     96.74% |           5      2.33%     99.07% |           2      0.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             215                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000357                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11995.382518                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000361                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.398658                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000455                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.399005                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3153.726370                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000374                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17396.839230                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.052799                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.053147                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  1101.444706                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000372                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16556.810844                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000377                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.939866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000474                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.940213                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1633.656836                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11606.599187                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000357                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.854009                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000449                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.854357                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  1064.480235                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       239271                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      239271    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       239271                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36548                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30810                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5738                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120285                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115661                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4624                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.112078                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   607.998267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls          171                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.026159                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1260.651576                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3372.986835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   343.898533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011163                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17035.181634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.022691                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62639.690391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003985                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.726441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1529                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1486                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         4838                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         4791                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.004426                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   110.949363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   224.632226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1856.061985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   215.043427                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2800.221646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13917.879675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   110.900352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1511                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1465                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         4787                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         4740                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.004378                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    43.575407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    89.966695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1303.795638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    75.503200                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1381.099728                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5371.741450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    43.530567                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1522                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1476                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         4824                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4777                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.004412                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.681176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    75.480606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1214.767460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    61.919819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1364.527716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4479.002119                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.627994                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1511                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1469                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4788                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4741                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004379                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.758789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    63.983848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   670.409606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    45.044699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1390.417405                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3594.716337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.697265                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1494                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1451                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4734                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4687                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.004330                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    21.477648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    46.357919                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   519.726478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    31.227733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   887.758654                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2549.991083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    21.420294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1476                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1431                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4672                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4625                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.004274                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    14.604968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    31.142225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   318.203871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    17.705878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   502.396700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1670.643954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    14.551785                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1318                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1270                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4604                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4554                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.004117                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.823010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    17.474031                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   270.264744                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    10.586056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   295.420646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001068                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   789.650607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.761485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1528                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1485                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         4835                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         4788                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.004424                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   104.083287                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   208.793292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2166.871413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   195.989918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2189.545838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13105.849496                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   104.038448                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1527                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1483                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         4837                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         4790                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004424                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    96.964161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   196.692758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2430.266570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   179.812077                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  2613.775007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12185.880837                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    96.910979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1503                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1458                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         4759                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         4712                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.004353                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    88.531120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   179.962933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1351.972863                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   165.127858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  3333.868658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11106.762983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    88.477938                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1529                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1483                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         4843                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         4796                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.004430                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    81.559027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   166.038909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1731.256387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   150.983109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2640.084230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10230.797274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    81.510016                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1508                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1462                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         4778                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         4731                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.004370                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    74.464580                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   151.093298                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1906.793024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   137.046918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2014.426666                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9325.333126                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    74.419740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1524                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1479                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         4829                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         4782                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.004417                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.327379                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   138.406020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2066.929053                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   119.620857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2147.478654                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8400.559291                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.274197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1511                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1464                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         4791                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         4744                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004381                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    58.602009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   121.554537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1205.366349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   102.912930                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2506.414904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7283.222494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    58.548826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1505                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1458                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         4769                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         4722                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004362                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    50.428274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   101.667144                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1283.284996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    89.263854                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1877.961973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6259.542129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    50.379263                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.979002                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   152.538255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000891                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 10255.968749                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          724                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          548                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          176                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001060                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   743.168163                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14741.008193                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5466.818774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.724945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   105.047868                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001110                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 12491.178382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses         1029                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          859                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          170                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001698                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   718.794340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14718.812409                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8232.873749                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.225555                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    39.422670                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000653                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 21153.688443                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          460                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          188                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.000986                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   689.311544                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17488.063881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16613.498285                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.614863                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   109.563843                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000640                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 25101.475607                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000969                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   711.497245                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 17212.599831                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19664.268246                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.211963                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    57.592588                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001703                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 17366.496153                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses         1477                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1329                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002630                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   779.132941                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 21868.878211                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000695                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14013.068246                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.564426                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   102.933785                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000907                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 20725.448742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          976                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          833                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001484                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   792.864745                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22363.231859                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16656.181755                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.383676                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   102.870870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000695                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 25271.443047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          650                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          485                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001034                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   715.615917                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14733.173375                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19499.608251                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.840730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   102.919882                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.014035                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 27030.963554                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          136                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          532                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          352                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          180                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.000826                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   699.447461                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 14502.529830                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21701.782964                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.981925                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   110.917037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000570                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 15210.921988                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          555                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          404                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          151                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.000845                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   744.885289                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22504.282741                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11173.682205                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.801870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   102.708195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000704                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 19405.065793                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          621                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          514                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          107                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001057                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   683.163950                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23150.897592                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13904.618095                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.883449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    80.241983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001324                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 10264.212371                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1057                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          118                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002070                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   797.092563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17513.651850                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000515                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8094.076340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.725016                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    66.173011                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000649                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 15005.775660                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          612                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          498                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001006                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   765.361164                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17020.438683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11044.194128                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.052452                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   102.627900                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000560                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 16754.720177                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          566                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          443                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          123                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000861                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   751.051653                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20192.120468                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13909.554658                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.408391                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    65.872687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20521.989645                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          467                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          121                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000913                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   717.189487                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19553.602881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16429.950585                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   998.886996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    57.411490                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000472                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14125.432005                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          477                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          361                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   713.471245                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 20187.801590                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10867.516340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.060723                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18356.216308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          384                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000766                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   696.427194                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 20233.174762                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13711.681124                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         251017                      
system.ruby.latency_hist_seqr::mean          6.060315                      
system.ruby.latency_hist_seqr::gmean         1.229461                      
system.ruby.latency_hist_seqr::stdev        37.340814                      
system.ruby.latency_hist_seqr            |      250232     99.69%     99.69% |         650      0.26%     99.95% |          32      0.01%     99.96% |           9      0.00%     99.96% |          16      0.01%     99.97% |          71      0.03%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           251017                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11746                      
system.ruby.miss_latency_hist_seqr::mean   109.141069                      
system.ruby.miss_latency_hist_seqr::gmean    82.650505                      
system.ruby.miss_latency_hist_seqr::stdev   136.571468                      
system.ruby.miss_latency_hist_seqr       |       10961     93.32%     93.32% |         650      5.53%     98.85% |          32      0.27%     99.12% |           9      0.08%     99.20% |          16      0.14%     99.34% |          71      0.60%     99.94% |           2      0.02%     99.96% |           5      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11746                      
system.ruby.network.average_flit_latency    29.655033                      
system.ruby.network.average_flit_network_latency    27.885462                      
system.ruby.network.average_flit_queueing_latency     1.769572                      
system.ruby.network.average_flit_vnet_latency |   31.856518                       |   26.681509                       |   23.329969                      
system.ruby.network.average_flit_vqueue_latency |    2.191266                       |    1.666088                       |    1.004587                      
system.ruby.network.average_hops             2.809844                      
system.ruby.network.average_packet_latency    30.205188                      
system.ruby.network.average_packet_network_latency    28.433128                      
system.ruby.network.average_packet_queueing_latency     1.772061                      
system.ruby.network.average_packet_vnet_latency |   28.514551                       |   30.020745                       |   23.329969                      
system.ruby.network.average_packet_vqueue_latency |    2.293136                       |    1.506523                       |    1.004587                      
system.ruby.network.avg_link_utilization     0.375867                      
system.ruby.network.avg_vc_load          |    0.072495     19.29%     19.29% |    0.013868      3.69%     22.98% |    0.002768      0.74%     23.71% |    0.002502      0.67%     24.38% |    0.002640      0.70%     25.08% |    0.002661      0.71%     25.79% |    0.002750      0.73%     26.52% |    0.002539      0.68%     27.20% |    0.187058     49.77%     76.96% |    0.025711      6.84%     83.80% |    0.006848      1.82%     85.63% |    0.006445      1.71%     87.34% |    0.006694      1.78%     89.12% |    0.006464      1.72%     90.84% |    0.006643      1.77%     92.61% |    0.006335      1.69%     94.29% |    0.017451      4.64%     98.94% |    0.000593      0.16%     99.10% |    0.000574      0.15%     99.25% |    0.000572      0.15%     99.40% |    0.000568      0.15%     99.55% |    0.000566      0.15%     99.70% |    0.000562      0.15%     99.85% |    0.000559      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.375867                      
system.ruby.network.ext_in_link_utilization       112408                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       112408                      
system.ruby.network.flit_network_latency |      968024                       |     2013947                       |      152578                      
system.ruby.network.flit_queueing_latency |       66586                       |      125758                       |        6570                      
system.ruby.network.flits_injected       |       30387     27.03%     27.03% |       75481     67.15%     94.18% |        6540      5.82%    100.00%
system.ruby.network.flits_injected::total       112408                      
system.ruby.network.flits_received       |       30387     27.03%     27.03% |       75481     67.15%     94.18% |        6540      5.82%    100.00%
system.ruby.network.flits_received::total       112408                      
system.ruby.network.int_link_utilization       315849                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      565358                       |      600565                       |      152578                      
system.ruby.network.packet_queueing_latency |       45466                       |       30138                       |        6570                      
system.ruby.network.packets_injected     |       19827     42.76%     42.76% |       20005     43.14%     85.90% |        6540     14.10%    100.00%
system.ruby.network.packets_injected::total        46372                      
system.ruby.network.packets_received     |       19827     42.76%     42.76% |       20005     43.14%     85.90% |        6540     14.10%    100.00%
system.ruby.network.packets_received::total        46372                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        94910                      
system.ruby.network.routers00.buffer_writes        94910                      
system.ruby.network.routers00.crossbar_activity        94910                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        94944                      
system.ruby.network.routers00.sw_output_arbiter_activity        94910                      
system.ruby.network.routers01.buffer_reads        38575                      
system.ruby.network.routers01.buffer_writes        38575                      
system.ruby.network.routers01.crossbar_activity        38575                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38593                      
system.ruby.network.routers01.sw_output_arbiter_activity        38575                      
system.ruby.network.routers02.buffer_reads        24911                      
system.ruby.network.routers02.buffer_writes        24911                      
system.ruby.network.routers02.crossbar_activity        24911                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        24918                      
system.ruby.network.routers02.sw_output_arbiter_activity        24911                      
system.ruby.network.routers03.buffer_reads        15426                      
system.ruby.network.routers03.buffer_writes        15426                      
system.ruby.network.routers03.crossbar_activity        15426                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15426                      
system.ruby.network.routers03.sw_output_arbiter_activity        15426                      
system.ruby.network.routers04.buffer_reads        56798                      
system.ruby.network.routers04.buffer_writes        56798                      
system.ruby.network.routers04.crossbar_activity        56798                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        56805                      
system.ruby.network.routers04.sw_output_arbiter_activity        56798                      
system.ruby.network.routers05.buffer_reads        18415                      
system.ruby.network.routers05.buffer_writes        18415                      
system.ruby.network.routers05.crossbar_activity        18415                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        18431                      
system.ruby.network.routers05.sw_output_arbiter_activity        18415                      
system.ruby.network.routers06.buffer_reads        15023                      
system.ruby.network.routers06.buffer_writes        15023                      
system.ruby.network.routers06.crossbar_activity        15023                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        15035                      
system.ruby.network.routers06.sw_output_arbiter_activity        15023                      
system.ruby.network.routers07.buffer_reads        11787                      
system.ruby.network.routers07.buffer_writes        11787                      
system.ruby.network.routers07.crossbar_activity        11787                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11793                      
system.ruby.network.routers07.sw_output_arbiter_activity        11787                      
system.ruby.network.routers08.buffer_reads        38709                      
system.ruby.network.routers08.buffer_writes        38709                      
system.ruby.network.routers08.crossbar_activity        38709                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        38721                      
system.ruby.network.routers08.sw_output_arbiter_activity        38709                      
system.ruby.network.routers09.buffer_reads        16192                      
system.ruby.network.routers09.buffer_writes        16192                      
system.ruby.network.routers09.crossbar_activity        16192                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16197                      
system.ruby.network.routers09.sw_output_arbiter_activity        16192                      
system.ruby.network.routers10.buffer_reads        15151                      
system.ruby.network.routers10.buffer_writes        15151                      
system.ruby.network.routers10.crossbar_activity        15151                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15162                      
system.ruby.network.routers10.sw_output_arbiter_activity        15151                      
system.ruby.network.routers11.buffer_reads        11182                      
system.ruby.network.routers11.buffer_writes        11182                      
system.ruby.network.routers11.crossbar_activity        11182                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        11187                      
system.ruby.network.routers11.sw_output_arbiter_activity        11182                      
system.ruby.network.routers12.buffer_reads        28581                      
system.ruby.network.routers12.buffer_writes        28581                      
system.ruby.network.routers12.crossbar_activity        28581                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        28591                      
system.ruby.network.routers12.sw_output_arbiter_activity        28581                      
system.ruby.network.routers13.buffer_reads        18437                      
system.ruby.network.routers13.buffer_writes        18437                      
system.ruby.network.routers13.crossbar_activity        18437                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        18445                      
system.ruby.network.routers13.sw_output_arbiter_activity        18437                      
system.ruby.network.routers14.buffer_reads        14243                      
system.ruby.network.routers14.buffer_writes        14243                      
system.ruby.network.routers14.crossbar_activity        14243                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14250                      
system.ruby.network.routers14.sw_output_arbiter_activity        14243                      
system.ruby.network.routers15.buffer_reads         9917                      
system.ruby.network.routers15.buffer_writes         9917                      
system.ruby.network.routers15.crossbar_activity         9917                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity         9918                      
system.ruby.network.routers15.sw_output_arbiter_activity         9917                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       251026                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      251026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       251026                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    719224500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
