// Seed: 760115702
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output wand id_2,
    input wor id_3,
    input tri1 id_4
    , id_31,
    output uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri id_13,
    output wand id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wire id_17,
    output wire id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wire id_21,
    output tri0 id_22,
    output supply1 id_23,
    input wand id_24,
    input wand id_25,
    input tri0 id_26,
    output tri1 id_27,
    input uwire id_28,
    output supply0 id_29
);
  wire id_32;
  wire id_33;
  logic [1 : 1] id_34 = -1;
  id_35 :
  assert property (@(id_32) id_31)
  else;
endmodule
module module_1 #(
    parameter id_1  = 32'd80,
    parameter id_16 = 32'd31,
    parameter id_17 = 32'd93,
    parameter id_5  = 32'd57
) (
    output wor id_0
    , id_11, id_12,
    input tri _id_1,
    input tri0 id_2,
    output wand id_3,
    output tri id_4,
    input supply1 _id_5,
    output supply1 id_6,
    output wire id_7,
    output wor id_8,
    output supply1 id_9
);
  logic id_13;
  if (1) wire id_14;
  else begin : LABEL_0
  end
  logic id_15;
  ;
  logic [id_1  +  id_5 : 1 'h0] _id_16;
  ;
  wire _id_17;
  wire [id_1 : id_17  *  id_16] id_18;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_6,
      id_2,
      id_2,
      id_9,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_6,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_6,
      id_8,
      id_2,
      id_2,
      id_2,
      id_9,
      id_2,
      id_4
  );
  assign modCall_1.id_28 = 0;
  parameter id_19 = 1;
endmodule
