Protel Design System Design Rule Check
PCB File : D:\Projects\RGV\PCB\RGV_PCBA_V0.1\Layout\RGV_Control_1V21.PcbDoc
Date     : 2019/3/23
Time     : 15:56:38

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (( InNet('48V_IN') OR InNet('NetC53_2') OR InNet('NetC53_1'))),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.15mm) (Preferred=0.15mm) ((InDifferentialPairClass('LAN') or InDifferentialPairClass('LVDS') or InDifferentialPairClass('SATA')))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.18mm) (Preferred=0.18mm) ((InDifferentialPairClass('USB') or InDifferentialPairClass('HDMI'))or (InNet('VGA1_R') or InNet('VGA1_G') or InNet('VGA1_B')or InNet('VGA1_HSYNC')or InNet('VGA1_VSYNC')or InNet('VGA1_HSYNC_5V')or InNet('VGA1_VSYNC_5V')or InNet('VGA1_HSYNC_5V_R')or InNet('VGA1_VSYNC_5V_R')))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=1.2mm) (Preferred=0.3mm) ((InNet('3.3V') OR InNet('5V_SW') OR InNet('3.3V_APALIS')OR  InNet('3.3V_SW') OR InNet('GND_IN')OR InNet('12V_IN') OR InNet('48V_IN') OR InNet('AGND') OR InNet('EARTH') OR InNet('OUT_12V+') OR InNet('GND') OR InNet('12G_ISO') OR InNet('12V_ISO') OR InNet('3.3V_CAN') OR InNet('3.3V_MMC') OR InNet('3.3V_NB') OR InNet('3.3V_RS232') OR InNet('3.3V_UART') OR InNet('3V3')OR InNet('CAN_5V_ISO') OR InNet('CAN_GND_ISO') OR InNet('RS232_5V_ISO') OR InNet('RS232_GND_ISO') OR InNet('VBUS_NB') OR InNet('RS485_3.3V_ISO') OR InNet('RS485_GND_ISO') OR InNet('VCC_1V8') OR InNet('SHIELD') OR InNet('V5FILT') OR InNet('VREG3') OR InNet('NetC53_1') OR InNet('NetC53_2') OR InNet('NetC56_1') OR InNet('NetC56_2') OR InNet('NetD19_3') OR InNet('NetD19_2') OR InNet('NetC164_2') OR InNet('NetD20_2') OR InNet('NetC66_1')OR InNet('DOO01') OR InNet('DOO02') OR InNet('VUSB') OR InNet('NetC166_2') OR InNet('SIM_GND')))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.3mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1.5mm) (Preferred=0.5mm) ((InNet('RL11') OR InNet('RL12') OR InNet('RL21') OR InNet('RL22')))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.3mm) (Conductor Width=0.3mm) (Air Gap=0.15mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (Isvia OR IsPoly)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (HasFootprint('T_JAE_MM70-314-310B1'))
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.4mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.2mm) Between Pad C10-1(201.168mm,80.016mm) on Top Layer And Via (201.193mm,79.082mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.2mm) Between Pad C106-1(123.95mm,124.025mm) on Top Layer And Via (122.95mm,124mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad C114-1(165.55mm,76.075mm) on Top Layer And Pad C120-1(165.525mm,77.275mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad C114-2(167.1mm,76.075mm) on Top Layer And Pad C120-2(167.075mm,77.275mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad C114-2(167.1mm,76.075mm) on Top Layer And Pad R93-1(168.25mm,75.375mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad C114-2(167.1mm,76.075mm) on Top Layer And Via (167.05mm,75.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.2mm) Between Pad C115-2(170.625mm,90.021mm) on Top Layer And Pad C118-2(170.625mm,88.827mm) on Top Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad C116-1(176.987mm,81.115mm) on Top Layer And Pad C117-1(175.743mm,81.14mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad C116-2(176.987mm,82.665mm) on Top Layer And Pad C117-2(175.743mm,82.69mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.2mm) Between Pad C116-2(176.987mm,82.665mm) on Top Layer And Via (177.333mm,83.525mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.2mm) Between Pad C12-1(198.247mm,80.016mm) on Top Layer And Via (198.247mm,79.082mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.2mm) Between Pad C121-1(141.974mm,111.582mm) on Top Layer And Pad IC19-2(141.869mm,113.489mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.2mm) Between Pad C121-2(140.424mm,111.582mm) on Top Layer And Pad IC19-1(140.599mm,113.489mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.2mm) Between Pad C121-2(140.424mm,111.582mm) on Top Layer And Via (139.395mm,112.217mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad C128-2(154.419mm,111.506mm) on Top Layer And Via (153.582mm,112.243mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.2mm) Between Pad C131-1(155.69mm,125.781mm) on Top Layer And Via (155.921mm,124.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.2mm) Between Pad C13-2(199.268mm,77.267mm) on Top Layer And Via (200.863mm,77.318mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.129mm < 0.2mm) Between Pad C133-1(89.446mm,87.528mm) on Top Layer And Via (89.446mm,88.582mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.129mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.2mm) Between Pad C14-1(195.326mm,80.016mm) on Top Layer And Via (195.326mm,79.082mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.2mm) Between Pad C15-2(80.62mm,130.404mm) on Top Layer And Via (80.325mm,129.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad C169-1(206.6mm,82.15mm) on Top Layer And Via (205.6mm,82.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad C170-1(202.713mm,41.775mm) on Top Layer And Via (201.775mm,42.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Pad C17-2(87.274mm,130.404mm) on Top Layer And Via (87.1mm,129.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.2mm) Between Pad C172-2(192.798mm,28.346mm) on Top Layer And Pad D36-1(193.075mm,29.645mm) on Top Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad C173-1(194.348mm,27.09mm) on Top Layer And Pad C174-1(193.84mm,26.075mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.2mm) Between Pad C173-1(194.348mm,27.09mm) on Top Layer And Via (194.55mm,26.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad C173-2(192.798mm,27.09mm) on Top Layer And Pad C174-2(192.86mm,26.075mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.2mm) Between Pad C175-2(191.375mm,29.375mm) on Top Layer And Via (191.425mm,30.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.2mm) Between Pad C176-2(182.689mm,21.895mm) on Top Layer And Via (182.65mm,23.012mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.2mm) Between Pad C19-2(93.929mm,130.404mm) on Top Layer And Via (93.575mm,129.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.2mm) Between Pad C24-2(61.163mm,130.404mm) on Top Layer And Via (60.975mm,129.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.2mm) Between Pad C27-2(98.877mm,128.435mm) on Top Layer And Via (97.9mm,128.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.2mm) Between Pad C35-1(184.099mm,6.296mm) on Top Layer And Via (184.099mm,5.359mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.2mm) Between Pad C5-2(174.701mm,58.964mm) on Top Layer And Via (175.9mm,59.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C59-1(41.456mm,79.122mm) on Top Layer And Via (40.683mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C59-1(41.456mm,79.122mm) on Top Layer And Via (41.979mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.2mm) Between Pad C59-2(41.456mm,76.122mm) on Top Layer And Via (39.522mm,76.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.2mm) Between Pad C60-1(37.531mm,79.122mm) on Top Layer And Via (35.625mm,79.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C60-1(37.531mm,79.122mm) on Top Layer And Via (36.796mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C60-1(37.531mm,79.122mm) on Top Layer And Via (38.092mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.2mm) Between Pad C60-2(37.531mm,76.122mm) on Top Layer And Via (39.522mm,76.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.2mm) Between Pad C61-1(33.607mm,79.122mm) on Top Layer And Via (31.675mm,79.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C61-1(33.607mm,79.122mm) on Top Layer And Via (32.908mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C61-1(33.607mm,79.122mm) on Top Layer And Via (34.204mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.2mm) Between Pad C61-1(33.607mm,79.122mm) on Top Layer And Via (35.625mm,79.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.2mm) Between Pad C63-1(149.957mm,85.217mm) on Top Layer And Via (148.502mm,85.141mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.2mm) Between Pad C63-1(149.957mm,85.217mm) on Top Layer And Via (149.606mm,84.049mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.2mm) Between Pad C63-1(149.957mm,85.217mm) on Top Layer And Via (150.47mm,84.049mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.2mm) Between Pad C63-2(152.557mm,85.217mm) on Top Layer And Via (154.041mm,85.217mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.2mm) Between Pad C64-2(152.557mm,90.703mm) on Top Layer And Via (154mm,90.703mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.2mm) Between Pad C66-1(39.903mm,87.35mm) on Top Layer And Via (39.957mm,86.385mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.2mm) Between Pad C67-2(34.671mm,84.303mm) on Top Layer And Pad C80-2(33.442mm,84.303mm) on Top Layer [Top Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.2mm) Between Pad C68-1(149.957mm,77.241mm) on Top Layer And Via (148.458mm,77.196mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.2mm) Between Pad C68-1(149.957mm,77.241mm) on Top Layer And Via (149.581mm,76.022mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.2mm) Between Pad C68-1(149.957mm,77.241mm) on Top Layer And Via (150.546mm,76.022mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.2mm) Between Pad C69-1(149.957mm,74.092mm) on Top Layer And Via (148.41mm,74.196mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.2mm) Between Pad C69-1(149.957mm,74.092mm) on Top Layer And Via (149.489mm,72.873mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.2mm) Between Pad C69-1(149.957mm,74.092mm) on Top Layer And Via (150.393mm,72.873mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.2mm) Between Pad C69-2(152.557mm,74.092mm) on Top Layer And Via (154.153mm,74.092mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.2mm) Between Pad C70-1(149.957mm,80.213mm) on Top Layer And Via (148.539mm,80.188mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad C70-1(149.957mm,80.213mm) on Top Layer And Via (149.352mm,81.509mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C70-1(149.957mm,80.213mm) on Top Layer And Via (150.546mm,81.483mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.2mm) Between Pad C70-2(152.557mm,80.213mm) on Top Layer And Via (154.026mm,80.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.2mm) Between Pad C7-2(174.6mm,53.675mm) on Top Layer And Via (174.1mm,54.696mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad C7-2(174.6mm,53.675mm) on Top Layer And Via (175.05mm,54.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad C74-1(36.195mm,95.238mm) on Top Layer And Pad R35-1(37.44mm,95.137mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.2mm) Between Pad C74-1(36.195mm,95.238mm) on Top Layer And Via (36.175mm,96.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad C74-2(36.195mm,93.688mm) on Top Layer And Pad R35-2(37.44mm,93.687mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.2mm) Between Pad C75-1(38.532mm,95.994mm) on Top Layer And Pad R35-1(37.44mm,95.137mm) on Top Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.2mm) Between Pad C75-2(38.532mm,95.014mm) on Top Layer And Pad R35-1(37.44mm,95.137mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.2mm) Between Pad C75-2(38.532mm,95.014mm) on Top Layer And Pad R38-1(38.538mm,94.14mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.2mm) Between Pad C76-1(52.654mm,82.789mm) on Top Layer And Via (51.375mm,82.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.2mm) Between Pad C77-1(27.393mm,105.742mm) on Top Layer And Via (25.994mm,107.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.2mm) Between Pad C77-1(27.393mm,105.742mm) on Top Layer And Via (27.313mm,107.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.2mm) Between Pad C77-1(27.393mm,105.742mm) on Top Layer And Via (28.631mm,107.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C81-1(29.682mm,79.122mm) on Top Layer And Via (29.021mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad C81-1(29.682mm,79.122mm) on Top Layer And Via (30.317mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.2mm) Between Pad C81-1(29.682mm,79.122mm) on Top Layer And Via (31.675mm,79.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.2mm) Between Pad C87-1(33.048mm,94.018mm) on Top Layer And Pad R43-1(34.265mm,94.818mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.2mm) Between Pad C87-1(33.048mm,94.018mm) on Top Layer And Pad R43-2(34.265mm,93.368mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.2mm) Between Pad C87-2(33.048mm,95.568mm) on Top Layer And Pad R43-1(34.265mm,94.818mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.129mm < 0.2mm) Between Pad C91-2(162.154mm,71.412mm) on Top Layer And Via (161.1mm,71.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.129mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad C92-1(176.941mm,65.946mm) on Top Layer And Pad C95-1(175.696mm,65.946mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.2mm) Between Pad C92-1(176.941mm,65.946mm) on Top Layer And Via (176.975mm,65.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad C92-2(176.941mm,67.496mm) on Top Layer And Pad C95-2(175.696mm,67.496mm) on Top Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.2mm) Between Pad C92-2(176.941mm,67.496mm) on Top Layer And Via (176.9mm,68.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.2mm) Between Pad C93-2(169.507mm,61.138mm) on Top Layer And Via (170.375mm,61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.2mm) Between Pad C98-2(112.23mm,111.328mm) on Top Layer And Via (112.35mm,110.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.2mm) Between Pad D1-1(79.858mm,128.118mm) on Top Layer And Via (80.325mm,129.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.2mm) Between Pad D3-1(86.716mm,128.118mm) on Top Layer And Via (87.1mm,129.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.2mm) Between Pad D37-2(164.275mm,17.23mm) on Top Layer And Via (163.271mm,17.247mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.2mm) Between Pad D5-1(93.37mm,128.118mm) on Top Layer And Via (93.375mm,126.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.2mm) Between Pad D5-1(93.37mm,128.118mm) on Top Layer And Via (93.575mm,129.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad D7-1(53.442mm,128.092mm) on Top Layer And Via (54.025mm,129.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.2mm) Between Pad D8-1(60.579mm,128.092mm) on Top Layer And Via (60.65mm,126.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.2mm) Between Pad D8-1(60.579mm,128.092mm) on Top Layer And Via (60.975mm,129.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad DI14-A(73.875mm,132.625mm) on Top Layer And Via (72.625mm,132.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.2mm) Between Pad DI5-A(93.64mm,132.625mm) on Top Layer And Via (92.546mm,132.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC12-1(165.476mm,72.051mm) on Top Layer And Pad IC12-64(166.176mm,72.751mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.2mm) Between Pad IC12-1(165.476mm,72.051mm) on Top Layer And Via (164.871mm,72.655mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC12-16(165.476mm,64.551mm) on Top Layer And Pad IC12-17(166.176mm,63.851mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.2mm) Between Pad IC12-25(170.176mm,63.851mm) on Top Layer And Via (170.18mm,64.846mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC12-32(173.676mm,63.851mm) on Top Layer And Pad IC12-33(174.376mm,64.551mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC12-48(174.376mm,72.051mm) on Top Layer And Pad IC12-49(173.676mm,72.751mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC12-48(174.376mm,72.051mm) on Top Layer And Via (175.4mm,72.111mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.107mm < 0.2mm) Between Pad IC12-63(166.676mm,72.751mm) on Top Layer And Via (165.938mm,73.196mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad IC13-12(117.44mm,123.189mm) on Top Layer And Via (117.475mm,124.969mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-1(113.708mm,131.674mm) on Top Layer And Pad IC14-2(113.708mm,131.024mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-10(119.408mm,127.774mm) on Top Layer And Pad IC14-11(119.408mm,128.424mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-10(119.408mm,127.774mm) on Top Layer And Pad IC14-9(119.408mm,127.124mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-11(119.408mm,128.424mm) on Top Layer And Pad IC14-12(119.408mm,129.074mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-12(119.408mm,129.074mm) on Top Layer And Pad IC14-13(119.408mm,129.724mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-13(119.408mm,129.724mm) on Top Layer And Pad IC14-14(119.408mm,130.374mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-14(119.408mm,130.374mm) on Top Layer And Pad IC14-15(119.408mm,131.024mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-15(119.408mm,131.024mm) on Top Layer And Pad IC14-16(119.408mm,131.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.2mm) Between Pad IC14-15(119.408mm,131.024mm) on Top Layer And Via (117.925mm,131.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-2(113.708mm,131.024mm) on Top Layer And Pad IC14-3(113.708mm,130.374mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-3(113.708mm,130.374mm) on Top Layer And Pad IC14-4(113.708mm,129.724mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-4(113.708mm,129.724mm) on Top Layer And Pad IC14-5(113.708mm,129.074mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-5(113.708mm,129.074mm) on Top Layer And Pad IC14-6(113.708mm,128.424mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-6(113.708mm,128.424mm) on Top Layer And Pad IC14-7(113.708mm,127.774mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC14-7(113.708mm,127.774mm) on Top Layer And Pad IC14-8(113.708mm,127.124mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.2mm) Between Pad IC15-12(131.029mm,123.189mm) on Top Layer And Via (131.089mm,124.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad IC15-15(127.219mm,123.189mm) on Top Layer And Via (127.219mm,124.969mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-1(126.755mm,131.673mm) on Top Layer And Pad IC16-2(126.755mm,131.023mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-10(132.455mm,127.773mm) on Top Layer And Pad IC16-11(132.455mm,128.423mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-10(132.455mm,127.773mm) on Top Layer And Pad IC16-9(132.455mm,127.123mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-11(132.455mm,128.423mm) on Top Layer And Pad IC16-12(132.455mm,129.073mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-12(132.455mm,129.073mm) on Top Layer And Pad IC16-13(132.455mm,129.723mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-13(132.455mm,129.723mm) on Top Layer And Pad IC16-14(132.455mm,130.373mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-14(132.455mm,130.373mm) on Top Layer And Pad IC16-15(132.455mm,131.023mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-15(132.455mm,131.023mm) on Top Layer And Pad IC16-16(132.455mm,131.673mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-2(126.755mm,131.023mm) on Top Layer And Pad IC16-3(126.755mm,130.373mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-3(126.755mm,130.373mm) on Top Layer And Pad IC16-4(126.755mm,129.723mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-4(126.755mm,129.723mm) on Top Layer And Pad IC16-5(126.755mm,129.073mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-5(126.755mm,129.073mm) on Top Layer And Pad IC16-6(126.755mm,128.423mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-6(126.755mm,128.423mm) on Top Layer And Pad IC16-7(126.755mm,127.773mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC16-7(126.755mm,127.773mm) on Top Layer And Pad IC16-8(126.755mm,127.123mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC18-1(166.176mm,78.557mm) on Top Layer And Pad IC18-64(165.476mm,79.257mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC18-16(173.676mm,78.557mm) on Top Layer And Pad IC18-17(174.376mm,79.257mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.2mm) Between Pad IC18-24(174.376mm,82.757mm) on Top Layer And Via (173.613mm,83.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.2mm) Between Pad IC18-26(174.376mm,83.757mm) on Top Layer And Via (173.613mm,83.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.2mm) Between Pad IC18-3(167.176mm,78.557mm) on Top Layer And Via (166.676mm,79.324mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.2mm) Between Pad IC18-3(167.176mm,78.557mm) on Top Layer And Via (167.676mm,79.298mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.2mm) Between Pad IC18-32(174.376mm,86.757mm) on Top Layer And Pad IC18-33(173.676mm,87.457mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.107mm < 0.2mm) Between Pad IC18-47(166.676mm,87.457mm) on Top Layer And Via (166.175mm,88.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.2mm) Between Pad IC18-57(165.476mm,82.757mm) on Top Layer And Via (164.707mm,82.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad IC18-57(165.476mm,82.757mm) on Top Layer And Via (166.282mm,83.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.2mm) Between Pad IC18-58(165.476mm,82.257mm) on Top Layer And Via (166.182mm,81.757mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.2mm) Between Pad IC18-59(165.476mm,81.757mm) on Top Layer And Via (164.675mm,81.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.2mm) Between Pad IC18-59(165.476mm,81.757mm) on Top Layer And Via (164.707mm,82.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.2mm) Between Pad IC18-60(165.476mm,81.257mm) on Top Layer And Via (166.182mm,81.757mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.2mm) Between Pad IC18-61(165.476mm,80.757mm) on Top Layer And Via (164.675mm,81.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.2mm) Between Pad IC19-12(145.659mm,123.189mm) on Top Layer And Via (145.644mm,124.968mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.2mm) Between Pad IC19-5(145.679mm,113.489mm) on Top Layer And Via (145.679mm,111.754mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.2mm) Between Pad IC19-6(146.949mm,113.489mm) on Top Layer And Via (146.949mm,111.826mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Pad IC19-8(149.489mm,113.489mm) on Top Layer And Via (150.447mm,113.489mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-1(142.015mm,131.648mm) on Top Layer And Pad IC20-2(142.015mm,130.998mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-10(147.715mm,127.748mm) on Top Layer And Pad IC20-11(147.715mm,128.398mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-10(147.715mm,127.748mm) on Top Layer And Pad IC20-9(147.715mm,127.098mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-11(147.715mm,128.398mm) on Top Layer And Pad IC20-12(147.715mm,129.048mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-12(147.715mm,129.048mm) on Top Layer And Pad IC20-13(147.715mm,129.698mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-13(147.715mm,129.698mm) on Top Layer And Pad IC20-14(147.715mm,130.348mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-14(147.715mm,130.348mm) on Top Layer And Pad IC20-15(147.715mm,130.998mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-15(147.715mm,130.998mm) on Top Layer And Pad IC20-16(147.715mm,131.648mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-2(142.015mm,130.998mm) on Top Layer And Pad IC20-3(142.015mm,130.348mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-3(142.015mm,130.348mm) on Top Layer And Pad IC20-4(142.015mm,129.698mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-4(142.015mm,129.698mm) on Top Layer And Pad IC20-5(142.015mm,129.048mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-5(142.015mm,129.048mm) on Top Layer And Pad IC20-6(142.015mm,128.398mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-6(142.015mm,128.398mm) on Top Layer And Pad IC20-7(142.015mm,127.748mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC20-7(142.015mm,127.748mm) on Top Layer And Pad IC20-8(142.015mm,127.098mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.2mm) Between Pad IC21-1(154.671mm,113.489mm) on Top Layer And Via (153.582mm,112.243mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.2mm) Between Pad IC21-15(155.921mm,123.189mm) on Top Layer And Via (155.921mm,124.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.2mm) Between Pad IC21-7(162.291mm,113.489mm) on Top Layer And Via (162.291mm,111.884mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.2mm) Between Pad IC21-9(163.541mm,123.189mm) on Top Layer And Via (163.541mm,121.504mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-1(155.265mm,131.648mm) on Top Layer And Pad IC22-2(155.265mm,130.998mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-10(160.965mm,127.748mm) on Top Layer And Pad IC22-11(160.965mm,128.398mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-10(160.965mm,127.748mm) on Top Layer And Pad IC22-9(160.965mm,127.098mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-11(160.965mm,128.398mm) on Top Layer And Pad IC22-12(160.965mm,129.048mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-12(160.965mm,129.048mm) on Top Layer And Pad IC22-13(160.965mm,129.698mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-13(160.965mm,129.698mm) on Top Layer And Pad IC22-14(160.965mm,130.348mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-14(160.965mm,130.348mm) on Top Layer And Pad IC22-15(160.965mm,130.998mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-15(160.965mm,130.998mm) on Top Layer And Pad IC22-16(160.965mm,131.648mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.2mm) Between Pad IC22-15(160.965mm,130.998mm) on Top Layer And Via (159.525mm,131mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-2(155.265mm,130.998mm) on Top Layer And Pad IC22-3(155.265mm,130.348mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-3(155.265mm,130.348mm) on Top Layer And Pad IC22-4(155.265mm,129.698mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-4(155.265mm,129.698mm) on Top Layer And Pad IC22-5(155.265mm,129.048mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-5(155.265mm,129.048mm) on Top Layer And Pad IC22-6(155.265mm,128.398mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-6(155.265mm,128.398mm) on Top Layer And Pad IC22-7(155.265mm,127.748mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC22-7(155.265mm,127.748mm) on Top Layer And Pad IC22-8(155.265mm,127.098mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-1(183.23mm,69.128mm) on Top Layer And Pad IC24-2(183.23mm,68.478mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-10(188.93mm,65.228mm) on Top Layer And Pad IC24-11(188.93mm,65.878mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-10(188.93mm,65.228mm) on Top Layer And Pad IC24-9(188.93mm,64.578mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-11(188.93mm,65.878mm) on Top Layer And Pad IC24-12(188.93mm,66.528mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-12(188.93mm,66.528mm) on Top Layer And Pad IC24-13(188.93mm,67.178mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-13(188.93mm,67.178mm) on Top Layer And Pad IC24-14(188.93mm,67.828mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-14(188.93mm,67.828mm) on Top Layer And Pad IC24-15(188.93mm,68.478mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-15(188.93mm,68.478mm) on Top Layer And Pad IC24-16(188.93mm,69.128mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-2(183.23mm,68.478mm) on Top Layer And Pad IC24-3(183.23mm,67.828mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-3(183.23mm,67.828mm) on Top Layer And Pad IC24-4(183.23mm,67.178mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-4(183.23mm,67.178mm) on Top Layer And Pad IC24-5(183.23mm,66.528mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-5(183.23mm,66.528mm) on Top Layer And Pad IC24-6(183.23mm,65.878mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-6(183.23mm,65.878mm) on Top Layer And Pad IC24-7(183.23mm,65.228mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.2mm) Between Pad IC24-7(183.23mm,65.228mm) on Top Layer And Pad IC24-8(183.23mm,64.578mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.2mm) Between Pad IC28-12(195.722mm,118.388mm) on Top Layer And Via (195.936mm,120.04mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.2mm) Between Pad IC30-5(194.437mm,127.597mm) on Top Layer And Via (195.425mm,128.665mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.2mm) Between Pad IC30-8(190.627mm,127.597mm) on Top Layer And Via (190.625mm,125.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.2mm) Between Pad IC32-12(171.7mm,124.65mm) on Top Layer And Via (170.942mm,125.146mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.2mm) Between Pad IC32-27(176.525mm,120.825mm) on Top Layer And Via (176.022mm,120.066mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.2mm) Between Pad IC5-1(37.655mm,91.325mm) on Top Layer And Pad IC5-32(38.355mm,90.625mm) on Top Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-1(37.655mm,91.325mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-10(33.455mm,90.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-11(33.455mm,89.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-12(33.455mm,89.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-13(33.455mm,88.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-14(33.455mm,88.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-15(33.455mm,87.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.2mm) Between Pad IC5-16(33.455mm,87.125mm) on Top Layer And Pad IC5-17(34.155mm,86.425mm) on Top Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-16(33.455mm,87.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.2mm) Between Pad IC5-16(33.455mm,87.125mm) on Top Layer And Via (33.274mm,86.309mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-17(34.155mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-18(34.655mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-19(35.155mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-2(37.155mm,91.325mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-20(35.655mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-21(36.155mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-22(36.655mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-23(37.155mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.2mm) Between Pad IC5-24(37.655mm,86.425mm) on Top Layer And Pad IC5-25(38.355mm,87.125mm) on Top Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-24(37.655mm,86.425mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-25(38.355mm,87.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-26(38.355mm,87.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-27(38.355mm,88.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-28(38.355mm,88.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-29(38.355mm,89.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-3(36.655mm,91.325mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-30(38.355mm,89.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-31(38.355mm,90.125mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-32(38.355mm,90.625mm) on Top Layer And Pad IC5-33(35.905mm,88.875mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-33(35.905mm,88.875mm) on Top Layer And Pad IC5-4(36.155mm,91.325mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-33(35.905mm,88.875mm) on Top Layer And Pad IC5-5(35.655mm,91.325mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-33(35.905mm,88.875mm) on Top Layer And Pad IC5-6(35.155mm,91.325mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad IC5-33(35.905mm,88.875mm) on Top Layer And Pad IC5-7(34.655mm,91.325mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-33(35.905mm,88.875mm) on Top Layer And Pad IC5-8(34.155mm,91.325mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.2mm) Between Pad IC5-33(35.905mm,88.875mm) on Top Layer And Pad IC5-9(33.455mm,90.625mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.2mm) Between Pad IC5-8(34.155mm,91.325mm) on Top Layer And Pad IC5-9(33.455mm,90.625mm) on Top Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.2mm) Between Pad IC5-9(33.455mm,90.625mm) on Top Layer And Via (32.385mm,90.907mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad L11-3(173.075mm,130.9mm) on Top Layer And Pad L11-4(172.275mm,130.9mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad L13-3(178.025mm,130.9mm) on Top Layer And Pad L13-4(177.225mm,130.9mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad L15-3(170.2mm,131.042mm) on Top Layer And Pad L15-4(169.4mm,131.042mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad L16-1(174.004mm,12.008mm) on Top Layer And Pad L16-2(174.004mm,11.208mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.2mm) Between Pad L16-3(175.804mm,11.208mm) on Top Layer And Pad L16-4(175.804mm,12.008mm) on Top Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.2mm) Between Pad L18-2(149.377mm,25.3mm) on Top Layer And Via (150.495mm,25.298mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad L8-1(106.585mm,116mm) on Top Layer And Via (105.55mm,116.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.2mm) Between Pad R130-1(153.67mm,109.294mm) on Top Layer And Via (152.375mm,110.211mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.2mm) Between Pad R130-1(153.67mm,109.294mm) on Top Layer And Via (155.067mm,110.007mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.2mm) Between Pad R131-1(147.549mm,109.294mm) on Top Layer And Via (147.041mm,110.515mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.2mm) Between Pad R131-1(147.549mm,109.294mm) on Top Layer And Via (148.006mm,110.515mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.2mm) Between Pad R132-1(137.211mm,109.294mm) on Top Layer And Via (136.677mm,110.515mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.2mm) Between Pad R132-1(137.211mm,109.294mm) on Top Layer And Via (137.693mm,110.515mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.2mm) Between Pad R132-2(137.211mm,105.894mm) on Top Layer And Via (136.677mm,104.648mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.2mm) Between Pad R132-2(137.211mm,105.894mm) on Top Layer And Via (137.693mm,104.648mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.2mm) Between Pad R17-2(81.178mm,116.738mm) on Top Layer And Via (80.175mm,116.725mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.2mm) Between Pad R21-2(87.757mm,116.738mm) on Top Layer And Via (86.75mm,116.725mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.2mm) Between Pad R33-1(41.554mm,88.161mm) on Top Layer And Pad R33-2(41.554mm,87.201mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.2mm) Between Pad R33-1(41.554mm,88.161mm) on Top Layer And Via (42.418mm,88.24mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.2mm) Between Pad R33-2(41.554mm,87.201mm) on Top Layer And Via (40.704mm,87.338mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.2mm) Between Pad R34-1(35.839mm,83.746mm) on Top Layer And Pad R34-2(35.839mm,84.706mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.2mm) Between Pad R35-2(37.44mm,93.687mm) on Top Layer And Pad R38-1(38.538mm,94.14mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.2mm) Between Pad R35-2(37.44mm,93.687mm) on Top Layer And Pad R38-2(38.538mm,93.18mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.2mm) Between Pad R37-1(40.604mm,84.279mm) on Top Layer And Via (42.139mm,84.257mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.2mm) Between Pad R37-2(40.604mm,81.279mm) on Top Layer And Via (41.979mm,80.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.2mm) Between Pad R38-1(38.538mm,94.14mm) on Top Layer And Pad R38-2(38.538mm,93.18mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.2mm) Between Pad R41-1(29.845mm,88.674mm) on Top Layer And Pad R41-2(29.845mm,89.634mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.2mm) Between Pad R42-1(31.333mm,91.579mm) on Top Layer And Via (32.385mm,90.907mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.2mm) Between Pad R42-2(31.333mm,93.029mm) on Top Layer And Via (31.852mm,94.031mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.2mm) Between Pad R48-2(74.651mm,116.738mm) on Top Layer And Via (73.575mm,116.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad R54-1(24.206mm,118.804mm) on Top Layer And Via (23.111mm,119.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.2mm) Between Pad R7-2(195.058mm,51.487mm) on Top Layer And Via (194.15mm,51.475mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad R93-1(168.25mm,75.375mm) on Top Layer And Via (168.2mm,76.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.2mm) Between Pad R93-1(168.25mm,75.375mm) on Top Layer And Via (169.075mm,74.524mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.2mm) Between Pad RA4-6(159.741mm,95.631mm) on Top Layer And Via (160.475mm,94.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.2mm) Between Pad RA4-7(159.741mm,94.831mm) on Top Layer And Via (160.223mm,94.031mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad RA5-5(155.148mm,59.372mm) on Top Layer And Via (155.725mm,58.572mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad RA5-6(155.148mm,58.572mm) on Top Layer And Via (155.725mm,57.772mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad RA5-6(155.148mm,58.572mm) on Top Layer And Via (155.725mm,59.372mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad RA5-7(155.148mm,57.772mm) on Top Layer And Via (155.725mm,58.572mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.2mm) Between Pad RA5-8(155.148mm,56.972mm) on Top Layer And Via (155.725mm,57.772mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad RA6-5(155.148mm,64.846mm) on Top Layer And Via (155.825mm,64.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad RA6-6(155.148mm,64.046mm) on Top Layer And Via (155.825mm,63.246mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad RA6-6(155.148mm,64.046mm) on Top Layer And Via (155.825mm,64.846mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad RA6-7(155.148mm,63.246mm) on Top Layer And Via (155.825mm,62.446mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad RA6-7(155.148mm,63.246mm) on Top Layer And Via (155.825mm,64.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.2mm) Between Pad RA6-8(155.148mm,62.446mm) on Top Layer And Via (155.825mm,63.246mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad RA7-5(158.831mm,61.887mm) on Top Layer And Via (159.5mm,61.087mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad RA7-6(158.831mm,61.087mm) on Top Layer And Via (159.5mm,60.287mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad RA7-6(158.831mm,61.087mm) on Top Layer And Via (159.5mm,61.887mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad RA7-7(158.831mm,60.287mm) on Top Layer And Via (159.5mm,59.487mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad RA7-7(158.831mm,60.287mm) on Top Layer And Via (159.5mm,61.087mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.2mm) Between Pad RA7-8(158.831mm,59.487mm) on Top Layer And Via (159.5mm,60.287mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.2mm) Between Pad T10-2(84.585mm,70.737mm) on Top Layer And Via (85.075mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.2mm) Between Pad T10-2(84.585mm,70.737mm) on Top Layer And Via (85.4mm,71.145mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.2mm) Between Pad T10-5(83.005mm,70.737mm) on Top Layer And Via (82.372mm,71.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.107mm < 0.2mm) Between Pad T1-1(44.468mm,91.11mm) on Top Layer And Via (43.434mm,91.999mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.107mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.2mm) Between Pad T1-1(44.468mm,91.11mm) on Top Layer And Via (44.399mm,91.999mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.2mm) Between Pad U1-2(80.213mm,125.55mm) on Top Layer And Via (80mm,127.123mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.2mm) Between Pad U12-4(92.102mm,103.683mm) on Top Layer And Via (93.625mm,103.683mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.2mm) Between Pad U13-4(92.102mm,110.185mm) on Top Layer And Via (93.65mm,110.185mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.2mm) Between Pad U14-2(73.719mm,125.55mm) on Top Layer And Via (73.587mm,127.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.2mm) Between Pad U14-3(73.719mm,118.95mm) on Top Layer And Via (73.7mm,120.525mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-1(49.913mm,116.674mm) on Top Layer And Pad U15-2(49.913mm,117.324mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-10(49.913mm,122.524mm) on Top Layer And Pad U15-9(49.913mm,121.874mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-11(43.813mm,122.524mm) on Top Layer And Pad U15-12(43.813mm,121.874mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-12(43.813mm,121.874mm) on Top Layer And Pad U15-13(43.813mm,121.224mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-13(43.813mm,121.224mm) on Top Layer And Pad U15-14(43.813mm,120.574mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-14(43.813mm,120.574mm) on Top Layer And Pad U15-15(43.813mm,119.924mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-15(43.813mm,119.924mm) on Top Layer And Pad U15-16(43.813mm,119.274mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-16(43.813mm,119.274mm) on Top Layer And Pad U15-17(43.813mm,118.624mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-17(43.813mm,118.624mm) on Top Layer And Pad U15-18(43.813mm,117.974mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-18(43.813mm,117.974mm) on Top Layer And Pad U15-19(43.813mm,117.324mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-19(43.813mm,117.324mm) on Top Layer And Pad U15-20(43.813mm,116.674mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-2(49.913mm,117.324mm) on Top Layer And Pad U15-3(49.913mm,117.974mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-3(49.913mm,117.974mm) on Top Layer And Pad U15-4(49.913mm,118.624mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-4(49.913mm,118.624mm) on Top Layer And Pad U15-5(49.913mm,119.274mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-5(49.913mm,119.274mm) on Top Layer And Pad U15-6(49.913mm,119.924mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-6(49.913mm,119.924mm) on Top Layer And Pad U15-7(49.913mm,120.574mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-7(49.913mm,120.574mm) on Top Layer And Pad U15-8(49.913mm,121.224mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.2mm) Between Pad U15-8(49.913mm,121.224mm) on Top Layer And Pad U15-9(49.913mm,121.874mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.2mm) Between Pad U16-5(27.307mm,128.168mm) on Top Layer And Via (28.829mm,128.219mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.2mm) Between Pad U17-5(27.307mm,119.202mm) on Top Layer And Via (28.85mm,119.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.2mm) Between Pad U18-17(189.835mm,5.6mm) on Top Layer And Via (190.83mm,6.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.2mm) Between Pad U18-22(194.835mm,5.6mm) on Top Layer And Via (193.85mm,6.02mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad U18-29(202.235mm,8.85mm) on Top Layer And Via (202.625mm,9.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad U18-30(202.235mm,9.85mm) on Top Layer And Via (201.9mm,8.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad U18-34(202.235mm,13.85mm) on Top Layer And Via (202.575mm,12.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad U18-35(202.235mm,14.85mm) on Top Layer And Via (202.1mm,13.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.2mm) Between Pad U18-44(198.835mm,24.1mm) on Top Layer And Via (198.825mm,25.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.2mm) Between Pad U18-45(197.835mm,24.1mm) on Top Layer And Via (197.835mm,25.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.2mm) Between Pad U18-52(190.835mm,24.1mm) on Top Layer And Via (190.425mm,22.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.2mm) Between Pad U3-2(86.893mm,125.55mm) on Top Layer And Via (86.725mm,127.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.2mm) Between Pad U5-3(93.37mm,118.95mm) on Top Layer And Via (93.37mm,120.575mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.2mm) Between Pad U9-2(67.225mm,125.55mm) on Top Layer And Via (67.1mm,127.07mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.03mm]
Rule Violations :342

Processing Rule : Silk To Solder Mask (Clearance=0.05mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Arc (165.426mm,77.707mm) on Top Overlay And Pad C120-1(165.525mm,77.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.05mm) Between Arc (72.06mm,85.319mm) on Top Overlay And Pad BAT1-2(72.06mm,77.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.05mm) Between Arc (72.06mm,85.319mm) on Top Overlay And Pad BAT1-2(72.06mm,77.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad BAT1-1(72.06mm,93.549mm) on Top Layer And Track (64.86mm,93.259mm)(70.76mm,93.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad BAT1-1(72.06mm,93.549mm) on Top Layer And Track (73.36mm,93.259mm)(79.26mm,93.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad C112-2(149.809mm,132.703mm) on Top Layer And Text "P12" (147.464mm,133.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.05mm) Between Pad C174-1(193.84mm,26.075mm) on Top Layer And Track (192.303mm,25.654mm)(194.843mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.05mm) Between Pad C174-2(192.86mm,26.075mm) on Top Layer And Track (192.303mm,25.654mm)(194.843mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E1-2(48.449mm,7.849mm) on Multi-Layer And Track (48.743mm,2.261mm)(48.743mm,13.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.05mm) Between Pad E1-2(48.449mm,7.849mm) on Multi-Layer And Track (48.997mm,2.515mm)(48.997mm,13.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.05mm) Between Pad E1-2(48.449mm,7.849mm) on Multi-Layer And Track (48.997mm,2.515mm)(48.997mm,13.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.05mm) Between Pad E1-2(48.449mm,7.849mm) on Multi-Layer And Track (49.251mm,2.515mm)(49.251mm,13.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.05mm) Between Pad E1-2(48.449mm,7.849mm) on Multi-Layer And Track (49.505mm,2.642mm)(49.505mm,13.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.199mm,43.306mm)(31.801mm,43.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.276mm,43.078mm)(31.648mm,43.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.352mm,42.849mm)(31.572mm,42.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.504mm,42.621mm)(31.496mm,42.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.58mm,42.392mm)(31.343mm,42.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.733mm,42.163mm)(31.267mm,42.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (22.885mm,41.935mm)(31.115mm,41.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (23.114mm,41.706mm)(30.886mm,41.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E2-2(27mm,42.35mm) on Multi-Layer And Track (23.342mm,41.478mm)(30.734mm,41.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad E3-2(75.754mm,43.002mm) on Multi-Layer And Track (76.048mm,37.414mm)(76.048mm,48.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.05mm) Between Pad E3-2(75.754mm,43.002mm) on Multi-Layer And Track (76.302mm,37.668mm)(76.302mm,48.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.05mm) Between Pad E3-2(75.754mm,43.002mm) on Multi-Layer And Track (76.302mm,37.668mm)(76.302mm,48.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.05mm) Between Pad E3-2(75.754mm,43.002mm) on Multi-Layer And Track (76.556mm,37.668mm)(76.556mm,48.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.05mm) Between Pad E3-2(75.754mm,43.002mm) on Multi-Layer And Track (76.81mm,37.795mm)(76.81mm,48.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.05mm) Between Pad J1-1(216.63mm,20.625mm) on Top Layer And Track (216.53mm,19.325mm)(216.53mm,20.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.05mm) Between Pad J1-2(217.83mm,19.225mm) on Top Layer And Track (218.876mm,19.325mm)(219.13mm,19.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.05mm) Between Pad J1-3(217.83mm,22.025mm) on Top Layer And Track (216.53mm,21.925mm)(216.814mm,21.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.05mm) Between Pad J1-3(217.83mm,22.025mm) on Top Layer And Track (218.876mm,21.925mm)(219.13mm,21.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.05mm) Between Pad J1-4(219.481mm,20.625mm) on Top Layer And Track (219.13mm,19.325mm)(219.13mm,20.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.05mm) Between Pad J1-4(219.481mm,20.625mm) on Top Layer And Track (219.13mm,21.036mm)(219.13mm,21.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.05mm) Between Pad J2-1(175.463mm,5.129mm) on Top Layer And Track (174.163mm,4.475mm)(175.082mm,4.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.05mm) Between Pad J2-2(174.063mm,3.175mm) on Top Layer And Track (174.163mm,1.875mm)(174.163mm,2.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.05mm) Between Pad J2-3(176.863mm,3.175mm) on Top Layer And Track (176.763mm,1.875mm)(176.763mm,2.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.05mm) Between Pad J2-3(176.863mm,3.175mm) on Top Layer And Track (176.763mm,4.191mm)(176.763mm,4.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.05mm) Between Pad J2-4(175.463mm,1.524mm) on Top Layer And Track (174.163mm,1.875mm)(175.052mm,1.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.05mm) Between Pad J2-4(175.463mm,1.524mm) on Top Layer And Track (175.874mm,1.875mm)(176.763mm,1.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.05mm) Between Pad P1-(215.519mm,26.746mm) on Multi-Layer And Track (205.232mm,24.841mm)(220.98mm,24.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.05mm) Between Pad P1-(215.519mm,39.446mm) on Multi-Layer And Track (205.232mm,41.351mm)(220.98mm,41.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.05mm) Between Pad P14-(215.519mm,65.303mm) on Multi-Layer And Track (205.232mm,63.398mm)(220.98mm,63.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad P14-S1(212.09mm,79.781mm) on Multi-Layer And Track (205.232mm,79.908mm)(220.98mm,79.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad P14-S2(212.09mm,63.525mm) on Multi-Layer And Track (205.232mm,63.398mm)(220.98mm,63.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad P1-S1(212.09mm,41.224mm) on Multi-Layer And Track (205.232mm,41.351mm)(220.98mm,41.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad P1-S2(212.09mm,24.968mm) on Multi-Layer And Track (205.232mm,24.841mm)(220.98mm,24.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.05mm) Between Pad P2-(215.519mm,45.745mm) on Multi-Layer And Track (205.232mm,43.84mm)(220.98mm,43.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.05mm) Between Pad P2-(215.519mm,58.445mm) on Multi-Layer And Track (205.232mm,60.35mm)(220.98mm,60.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad P2-S1(212.09mm,60.223mm) on Multi-Layer And Track (205.232mm,60.35mm)(220.98mm,60.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad P2-S2(212.09mm,43.967mm) on Multi-Layer And Track (205.232mm,43.84mm)(220.98mm,43.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad R10-1(214.374mm,82.372mm) on Top Layer And Text "R141" (212.047mm,81.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.05mm) Between Pad R127-1(176.1mm,119.139mm) on Top Layer And Track (175.539mm,118.643mm)(176.378mm,118.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.05mm) Between Pad R127-1(176.1mm,119.139mm) on Top Layer And Track (176.378mm,117.348mm)(176.378mm,118.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad R37-2(40.604mm,81.279mm) on Top Layer And Text "C65" (37.958mm,80.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.05mm) Between Pad R43-2(34.265mm,93.368mm) on Top Layer And Text "IC5" (33.426mm,92.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.05mm) Between Pad TP8-1(61.595mm,101.092mm) on Multi-Layer And Track (61.031mm,101.816mm)(61.031mm,107.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.05mm) Between Pad TP8-1(61.595mm,101.092mm) on Multi-Layer And Track (61.031mm,101.816mm)(80.975mm,101.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U10-4(62.001mm,105.766mm) on Multi-Layer And Track (61.031mm,101.816mm)(61.031mm,107.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U11-4(62.027mm,112.42mm) on Multi-Layer And Track (61.057mm,108.47mm)(61.057mm,113.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-1(186.435mm,21.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-10(186.435mm,12.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-11(186.435mm,11.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-12(186.435mm,10.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-13(186.435mm,9.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-14(186.435mm,8.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-15(186.435mm,7.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-16(188.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-17(189.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-18(190.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-19(191.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-2(186.435mm,20.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-20(192.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-21(193.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-22(194.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-23(195.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-24(196.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-25(197.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-26(198.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-27(199.835mm,5.6mm) on Top Layer And Track (186.335mm,5.5mm)(202.335mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-28(202.235mm,7.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-29(202.235mm,8.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-3(186.435mm,19.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-30(202.235mm,9.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-31(202.235mm,10.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-32(202.235mm,11.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-33(202.235mm,12.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-34(202.235mm,13.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-35(202.235mm,14.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-36(202.235mm,15.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-37(202.235mm,16.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-38(202.235mm,17.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-39(202.235mm,18.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-4(186.435mm,18.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-40(202.235mm,19.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-41(202.235mm,20.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-42(202.235mm,21.85mm) on Top Layer And Track (202.335mm,5.5mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-43(199.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-44(198.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-45(197.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-46(196.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-47(195.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-48(194.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-49(193.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-5(186.435mm,17.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-50(192.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-51(191.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-52(190.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-53(189.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-54(188.835mm,24.1mm) on Top Layer And Track (186.335mm,24.2mm)(202.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-6(186.435mm,16.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-7(186.435mm,15.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-8(186.435mm,14.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U18-9(186.435mm,13.85mm) on Top Layer And Track (186.335mm,5.5mm)(186.335mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U21-4(63.144mm,7.47mm) on Multi-Layer And Track (54.644mm,7.27mm)(71.644mm,7.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U21-4(63.144mm,7.47mm) on Multi-Layer And Track (62.044mm,7.27mm)(62.044mm,9.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad U21-4(63.144mm,7.47mm) on Multi-Layer And Track (64.244mm,7.27mm)(64.244mm,9.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad X2-S2(207.407mm,84.633mm) on Multi-Layer And Text "C169" (206.2mm,82.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Pad X6-3(11.755mm,80.025mm) on Multi-Layer And Track (0.147mm,79.974mm)(10.053mm,79.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :118

Processing Rule : Silk to Silk (Clearance=0.05mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Arc (176.525mm,127.5mm) on Top Overlay And Text "IC32" (176.682mm,127.659mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Arc (188.702mm,28.725mm) on Top Overlay And Text "T3" (187.226mm,28.768mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Arc (197.688mm,129.819mm) on Top Overlay And Text "IC26" (198.298mm,128.219mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.05mm) Between Arc (200.736mm,26.67mm) on Bottom Overlay And Text "VCC_1V8" (203.022mm,27.991mm) on Bottom Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.05mm) Between Arc (213.325mm,14.2mm) on Bottom Overlay And Text "L5" (214.896mm,13.614mm) on Bottom Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.05mm) Between Text "C152" (179.578mm,128.757mm) on Top Overlay And Text "OSC2" (182.271mm,127.995mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "C173" (201.143mm,26.264mm) on Top Overlay And Track (200.99mm,24.943mm)(200.99mm,28.397mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.05mm) Between Text "C24" (59.817mm,129.311mm) on Top Overlay And Text "DI11" (59.258mm,131.355mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "C26" (72.847mm,129.337mm) on Top Overlay And Text "DI14" (72.441mm,131.355mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.05mm) Between Text "D1" (78.588mm,127.584mm) on Top Overlay And Track (77.672mm,127.318mm)(77.672mm,128.842mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "P11" (119.17mm,133.2mm) on Top Overlay And Track (111.321mm,134.179mm)(135.799mm,134.179mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "P5" (38.42mm,132.537mm) on Top Overlay And Track (37.127mm,131.59mm)(37.672mm,132.625mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "P5" (38.42mm,132.537mm) on Top Overlay And Track (37.127mm,133.66mm)(37.672mm,132.625mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.05mm) Between Text "R121" (180.721mm,117.221mm) on Top Overlay And Track (180.569mm,116.942mm)(180.569mm,119.38mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "R124" (170.891mm,114.833mm) on Top Overlay And Track (170.85mm,114.656mm)(170.85mm,116.84mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.05mm) Between Text "R124" (170.891mm,114.833mm) on Top Overlay And Track (173.66mm,114.656mm)(173.66mm,116.84mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.05mm) Between Text "R125" (173.787mm,114.732mm) on Top Overlay And Track (170.85mm,114.656mm)(173.66mm,114.656mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.05mm) Between Text "R125" (173.787mm,114.732mm) on Top Overlay And Track (173.66mm,114.656mm)(173.66mm,116.84mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.05mm) Between Text "R127" (180.7mm,118.389mm) on Top Overlay And Track (180.569mm,116.942mm)(180.569mm,119.38mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "R35" (37.77mm,95.758mm) on Top Overlay And Track (37.003mm,97.875mm)(37.003mm,98.425mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "R35" (37.77mm,95.758mm) on Top Overlay And Track (37.003mm,97.875mm)(44.303mm,97.875mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.05mm) Between Text "R49" (14.314mm,134.188mm) on Top Overlay And Track (5.55mm,134.175mm)(30.028mm,134.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :22

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 482
Waived Violations : 0
Time Elapsed        : 00:00:05