# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
vsim -do "runsim.tcl Mux_tb.sv"
# No design specified
vsim -do "runsim.tcl ../tb/logic/Mux_tb.sv"
# No design specified
vsim -do "runsim.tcl BarrelShifter_tb"
# No design specified
vsim -c -do runsim.tcl -- BarrelShifter_tb
# vsim -c -do "runsim.tcl" BarrelShifter_tb 
# Start time: 10:59:00 on Nov 19,2025
# Loading sv_std.std
# Loading work.BarrelShifter_tb
# Loading work.BarrelShifter
# Loading work.Mux
# Loading work.MuxVector
# ** Warning: Design size of 12100 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# do runsim.tcl
# Error: No testbench specified.
# Usage: vsim -do "run_sim.tcl <tb_name>"
# -gui
# Selected testbench: -gui
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ../src/arithmetic/BarrelShifter.sv ../src/buffers/ReorderBuffer.sv ../src/logic/Encoder.sv ../src/logic/Mux.sv ../src/logic/MuxVector.sv ../src/packages/ALU_OpCodes.sv ../src/packages/RV32A.sv ../src/packages/RV32D.sv ../src/packages/RV32F.sv ../src/packages/RV32G.sv ../src/packages/RV32I.sv ../src/packages/RV32M.sv ../src/predictors/GSharePredictor.sv ../src/predictors/TwoBitPredictor.sv ../src/registers/Dff.sv ../src/registers/Dff_En.sv ../src/registers/RegEnXBit.sv ../src/registers/RegXBit.sv ../src/registers/ShiftLeftReg.sv
# ../tb/arithmetic/BarrelShifter_tb.sv ../tb/logic/Encoder_tb.sv ../tb/logic/MuxVector_tb.sv ../tb/logic/Mux_tb.sv ../tb/registers/Dff_En_tb.sv ../tb/registers/Dff_tb.sv ../tb/registers/RegEnXBit_tb.sv ../tb/registers/RegXBit_tb.sv ../tb/registers/ShiftLeftReg_tb.sv
# Compiling RTL: ../src/arithmetic/BarrelShifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 10:59:05 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/buffers/ReorderBuffer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/buffers/ReorderBuffer.sv 
# -- Compiling module ReorderBuffer
# 
# Top level modules:
# 	ReorderBuffer
# End time: 10:59:05 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/Encoder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Error: (vlog-13069) ../src/logic/Encoder.sv(27): near "[": syntax error, unexpected '['.
# ** Error: ../src/logic/Encoder.sv(27): (vlog-13205) Syntax error found in the scope following 'out'. Is there a missing '::'?
# End time: 10:59:05 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runsim.tcl line 45
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog +acc $f"
#     ("foreach" body line 3)
#     invoked from within
# "foreach f $rtl_files {
#     puts "Compiling RTL: $f"
#     vlog +acc $f
# }"
vsim -c -do runsim.tcl -- BarrelShifter_tb
# End time: 11:01:38 on Nov 19,2025, Elapsed time: 0:02:38
# Errors: 5, Warnings: 1
# vsim -c -do "runsim.tcl" BarrelShifter_tb 
# Start time: 11:01:38 on Nov 19,2025
# Loading sv_std.std
# Loading work.BarrelShifter_tb
# Loading work.BarrelShifter
# Loading work.Mux
# Loading work.MuxVector
# ** Warning: Design size of 12100 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# do runsim.tcl
# Error: No testbench specified.
# Usage: vsim -do "run_sim.tcl <tb_name>"
# -gui
# Selected testbench: -gui
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# ../src/arithmetic/BarrelShifter.sv ../src/buffers/ReorderBuffer.sv ../src/logic/Encoder.sv ../src/logic/Mux.sv ../src/logic/MuxVector.sv ../src/packages/ALU_OpCodes.sv ../src/packages/RV32A.sv ../src/packages/RV32D.sv ../src/packages/RV32F.sv ../src/packages/RV32G.sv ../src/packages/RV32I.sv ../src/packages/RV32M.sv ../src/predictors/GSharePredictor.sv ../src/predictors/TwoBitPredictor.sv ../src/registers/Dff.sv ../src/registers/Dff_En.sv ../src/registers/RegEnXBit.sv ../src/registers/RegXBit.sv ../src/registers/ShiftLeftReg.sv
# ../tb/arithmetic/BarrelShifter_tb.sv ../tb/logic/Encoder_tb.sv ../tb/logic/MuxVector_tb.sv ../tb/logic/Mux_tb.sv ../tb/registers/Dff_En_tb.sv ../tb/registers/Dff_tb.sv ../tb/registers/RegEnXBit_tb.sv ../tb/registers/RegXBit_tb.sv ../tb/registers/ShiftLeftReg_tb.sv
# Compiling RTL: ../src/arithmetic/BarrelShifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:42 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 11:01:42 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/buffers/ReorderBuffer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:42 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/buffers/ReorderBuffer.sv 
# -- Compiling module ReorderBuffer
# 
# Top level modules:
# 	ReorderBuffer
# End time: 11:01:42 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/Encoder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:42 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Error: (vlog-13069) ../src/logic/Encoder.sv(27): near "[": syntax error, unexpected '['.
# ** Error: ../src/logic/Encoder.sv(27): (vlog-13205) Syntax error found in the scope following 'out'. Is there a missing '::'?
# End time: 11:01:42 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runsim.tcl line 45
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog +acc $f"
#     ("foreach" body line 3)
#     invoked from within
# "foreach f $rtl_files {
#     puts "Compiling RTL: $f"
#     vlog +acc $f
# }"
do run
# Cannot open macro file: run
vsim -c -do runsim.tcl -- BarrelShifter_tb
# End time: 11:02:04 on Nov 19,2025, Elapsed time: 0:00:26
# Errors: 6, Warnings: 1
# vsim -c -do "runsim.tcl" BarrelShifter_tb 
# Start time: 11:02:04 on Nov 19,2025
# Loading sv_std.std
# Loading work.BarrelShifter_tb
# Loading work.BarrelShifter
# Loading work.Mux
# Loading work.MuxVector
# ** Warning: Design size of 12100 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# do runsim.tcl
# Error: No testbench specified.
# Usage: vsim -do "run_sim.tcl <tb_name>"
# -gui
# Selected testbench: -gui
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# ../src/arithmetic/BarrelShifter.sv ../src/buffers/ReorderBuffer.sv ../src/logic/Encoder.sv ../src/logic/Mux.sv ../src/logic/MuxVector.sv ../src/packages/ALU_OpCodes.sv ../src/packages/RV32A.sv ../src/packages/RV32D.sv ../src/packages/RV32F.sv ../src/packages/RV32G.sv ../src/packages/RV32I.sv ../src/packages/RV32M.sv ../src/predictors/GSharePredictor.sv ../src/predictors/TwoBitPredictor.sv ../src/registers/Dff.sv ../src/registers/Dff_En.sv ../src/registers/RegEnXBit.sv ../src/registers/RegXBit.sv ../src/registers/ShiftLeftReg.sv
# ../tb/arithmetic/BarrelShifter_tb.sv ../tb/logic/Encoder_tb.sv ../tb/logic/MuxVector_tb.sv ../tb/logic/Mux_tb.sv ../tb/registers/Dff_En_tb.sv ../tb/registers/Dff_tb.sv ../tb/registers/RegEnXBit_tb.sv ../tb/registers/RegXBit_tb.sv ../tb/registers/ShiftLeftReg_tb.sv
# Compiling RTL: ../src/arithmetic/BarrelShifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:09 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 11:02:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/buffers/ReorderBuffer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:09 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/buffers/ReorderBuffer.sv 
# -- Compiling module ReorderBuffer
# 
# Top level modules:
# 	ReorderBuffer
# End time: 11:02:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/Encoder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:09 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Error: (vlog-13069) ../src/logic/Encoder.sv(27): near "=": syntax error, unexpected '='.
# ** Error: ../src/logic/Encoder.sv(27): (vlog-13205) Syntax error found in the scope following 'out'. Is there a missing '::'?
# End time: 11:02:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runsim.tcl line 45
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog +acc $f"
#     ("foreach" body line 3)
#     invoked from within
# "foreach f $rtl_files {
#     puts "Compiling RTL: $f"
#     vlog +acc $f
# }"
vsim -c -do runsim.tcl -- BarrelShifter_tb
# End time: 11:32:24 on Nov 19,2025, Elapsed time: 0:30:20
# Errors: 5, Warnings: 1
# vsim -c -do "runsim.tcl" BarrelShifter_tb 
# Start time: 11:32:24 on Nov 19,2025
# Loading sv_std.std
# Loading work.BarrelShifter_tb
# Loading work.BarrelShifter
# Loading work.Mux
# Loading work.MuxVector
# ** Warning: Design size of 12100 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# do runsim.tcl
# Error: No testbench specified.
# Usage: vsim -do "run_sim.tcl <tb_name>"
# -gui
# Selected testbench: -gui
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# ../src/arithmetic/BarrelShifter.sv ../src/buffers/ReorderBuffer.sv ../src/logic/Encoder.sv ../src/logic/Mux.sv ../src/logic/MuxVector.sv ../src/packages/ALU_OpCodes.sv ../src/packages/RV32A.sv ../src/packages/RV32D.sv ../src/packages/RV32F.sv ../src/packages/RV32G.sv ../src/packages/RV32I.sv ../src/packages/RV32M.sv ../src/predictors/GSharePredictor.sv ../src/predictors/TwoBitPredictor.sv ../src/registers/Dff.sv ../src/registers/Dff_En.sv ../src/registers/RegEnXBit.sv ../src/registers/RegXBit.sv ../src/registers/ShiftLeftReg.sv
# ../tb/arithmetic/BarrelShifter_tb.sv ../tb/logic/Encoder_tb.sv ../tb/logic/MuxVector_tb.sv ../tb/logic/Mux_tb.sv ../tb/registers/Dff_En_tb.sv ../tb/registers/Dff_tb.sv ../tb/registers/RegEnXBit_tb.sv ../tb/registers/RegXBit_tb.sv ../tb/registers/ShiftLeftReg_tb.sv
# Compiling RTL: ../src/arithmetic/BarrelShifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:29 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 11:32:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/buffers/ReorderBuffer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:29 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/buffers/ReorderBuffer.sv 
# -- Compiling module ReorderBuffer
# 
# Top level modules:
# 	ReorderBuffer
# End time: 11:32:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/Encoder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:29 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Warning: ../src/logic/Encoder.sv(28): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(39): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Encoder
# End time: 11:32:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Compiling RTL: ../src/logic/Mux.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:30 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	--none--
# End time: 11:32:30 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/MuxVector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:30 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/MuxVector.sv 
# -- Compiling module MuxVector
# 
# Top level modules:
# 	MuxVector
# End time: 11:32:30 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/packages/ALU_OpCodes.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:30 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/packages/ALU_OpCodes.sv 
# -- Compiling package ALU_OpCodes
# ** Error: (vlog-13069) ../src/packages/ALU_OpCodes.sv(14): near "}": syntax error, unexpected '}', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 11:32:30 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runsim.tcl line 45
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog +acc $f"
#     ("foreach" body line 3)
#     invoked from within
# "foreach f $rtl_files {
#     puts "Compiling RTL: $f"
#     vlog +acc $f
# }"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	--none--
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/MuxVector.sv 
# -- Compiling module MuxVector
# 
# Top level modules:
# 	MuxVector
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Warning: ../src/logic/Encoder.sv(28): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(39): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Encoder
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/Dff_En.sv 
# -- Compiling module Dff_En
# 
# Top level modules:
# 	Dff_En
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/Dff.sv 
# -- Compiling module Dff
# 
# Top level modules:
# 	Dff
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/RegEnXBit.sv 
# -- Compiling module RegEnXBit
# 
# Top level modules:
# 	RegEnXBit
# End time: 11:34:34 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:34 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/RegXBit.sv 
# -- Compiling module RegXBit
# 
# Top level modules:
# 	RegXBit
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/ShiftLeftReg.sv 
# -- Compiling module ShiftLeftReg
# 
# Top level modules:
# 	ShiftLeftReg
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 19,2025
# vlog -reportprogress 300 ../tb/arithmetic/BarrelShifter_tb.sv 
# -- Compiling module BarrelShifter_tb
# 
# Top level modules:
# 	BarrelShifter_tb
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/Mux_tb.sv 
# -- Compiling module Mux_tb
# 
# Top level modules:
# 	Mux_tb
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/MuxVector_tb.sv 
# -- Compiling module MuxVector_tb
# 
# Top level modules:
# 	MuxVector_tb
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:35 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/Encoder_tb.sv 
# -- Compiling module Encoder_tb
# 
# Top level modules:
# 	Encoder_tb
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:35 on Nov 19,2025, Elapsed time: 0:02:11
# Errors: 4, Warnings: 13
# vsim -voptargs=""+acc"" -t 1ps -lib work Encoder_tb 
# Start time: 11:34:35 on Nov 19,2025
# Loading sv_std.std
# Loading work.Encoder_tb
# Loading work.Encoder
# ** Error: (vsim-8378) ../tb/logic/Encoder_tb.sv(24): Port size (8) does not match connection size (2) for implicit .name connection port 'in'. The port definition is at: ../src/logic/Encoder.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Encoder_tb/dut File: ../src/logic/Encoder.sv
# ** Error: (vsim-8378) ../tb/logic/Encoder_tb.sv(24): Port size (3) does not match connection size (1) for implicit .name connection port 'out'. The port definition is at: ../src/logic/Encoder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /Encoder_tb/dut File: ../src/logic/Encoder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 97
 do run
# Cannot open macro file: run
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	--none--
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/MuxVector.sv 
# -- Compiling module MuxVector
# 
# Top level modules:
# 	MuxVector
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Warning: ../src/logic/Encoder.sv(28): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(39): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Encoder
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/Dff_En.sv 
# -- Compiling module Dff_En
# 
# Top level modules:
# 	Dff_En
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/Dff.sv 
# -- Compiling module Dff
# 
# Top level modules:
# 	Dff
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/RegEnXBit.sv 
# -- Compiling module RegEnXBit
# 
# Top level modules:
# 	RegEnXBit
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/RegXBit.sv 
# -- Compiling module RegXBit
# 
# Top level modules:
# 	RegXBit
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/ShiftLeftReg.sv 
# -- Compiling module ShiftLeftReg
# 
# Top level modules:
# 	ShiftLeftReg
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:56 on Nov 19,2025
# vlog -reportprogress 300 ../tb/arithmetic/BarrelShifter_tb.sv 
# -- Compiling module BarrelShifter_tb
# 
# Top level modules:
# 	BarrelShifter_tb
# End time: 11:35:56 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/Mux_tb.sv 
# -- Compiling module Mux_tb
# 
# Top level modules:
# 	Mux_tb
# End time: 11:35:57 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/MuxVector_tb.sv 
# -- Compiling module MuxVector_tb
# 
# Top level modules:
# 	MuxVector_tb
# End time: 11:35:57 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:57 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/Encoder_tb.sv 
# -- Compiling module Encoder_tb
# 
# Top level modules:
# 	Encoder_tb
# End time: 11:35:57 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Encoder_tb 
# Start time: 11:34:35 on Nov 19,2025
# Loading sv_std.std
# Loading work.Encoder_tb
# Loading work.Encoder
# ** Error: Cannot open macro file: Encoder_wave.do
# Error in macro ./runlab.do line 103
# Cannot open macro file: Encoder_wave.do
#     while executing
# "do Encoder_wave.do"
add wave -position end  sim:/Encoder_tb/dut/in
add wave -position end  sim:/Encoder_tb/dut/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Leona/HardwareProjects/Tomasulos-Algorithm/sim/Encoder_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:36 on Nov 19,2025
# vlog -reportprogress 300 ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 11:37:36 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:36 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	--none--
# End time: 11:37:36 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:36 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/MuxVector.sv 
# -- Compiling module MuxVector
# 
# Top level modules:
# 	MuxVector
# End time: 11:37:36 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:36 on Nov 19,2025
# vlog -reportprogress 300 ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Warning: ../src/logic/Encoder.sv(28): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(39): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Encoder
# End time: 11:37:36 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:36 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/Dff_En.sv 
# -- Compiling module Dff_En
# 
# Top level modules:
# 	Dff_En
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/Dff.sv 
# -- Compiling module Dff
# 
# Top level modules:
# 	Dff
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/RegEnXBit.sv 
# -- Compiling module RegEnXBit
# 
# Top level modules:
# 	RegEnXBit
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/RegXBit.sv 
# -- Compiling module RegXBit
# 
# Top level modules:
# 	RegXBit
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../src/registers/ShiftLeftReg.sv 
# -- Compiling module ShiftLeftReg
# 
# Top level modules:
# 	ShiftLeftReg
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../tb/arithmetic/BarrelShifter_tb.sv 
# -- Compiling module BarrelShifter_tb
# 
# Top level modules:
# 	BarrelShifter_tb
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/Mux_tb.sv 
# -- Compiling module Mux_tb
# 
# Top level modules:
# 	Mux_tb
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/MuxVector_tb.sv 
# -- Compiling module MuxVector_tb
# 
# Top level modules:
# 	MuxVector_tb
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:37 on Nov 19,2025
# vlog -reportprogress 300 ../tb/logic/Encoder_tb.sv 
# -- Compiling module Encoder_tb
# 
# Top level modules:
# 	Encoder_tb
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:37:37 on Nov 19,2025, Elapsed time: 0:03:02
# Errors: 5, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work Encoder_tb 
# Start time: 11:37:37 on Nov 19,2025
# Loading sv_std.std
# Loading work.Encoder_tb
# Loading work.Encoder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
vsim -c -do runsim.tcl -- BarrelShifter_tb
# End time: 13:24:13 on Nov 19,2025, Elapsed time: 1:46:36
# Errors: 0, Warnings: 0
# vsim -c -do "runsim.tcl" BarrelShifter_tb 
# Start time: 13:24:13 on Nov 19,2025
# Loading sv_std.std
# Loading work.BarrelShifter_tb
# Loading work.BarrelShifter
# Loading work.Mux
# Loading work.MuxVector
# ** Warning: Design size of 12100 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# do runsim.tcl
# Error: No testbench specified.
# Usage: vsim -do "run_sim.tcl <tb_name>"
# -gui
# Selected testbench: -gui
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# ../src/arithmetic/BarrelShifter.sv ../src/buffers/ReorderBuffer.sv ../src/logic/Encoder.sv ../src/logic/Mux.sv ../src/logic/MuxVector.sv ../src/packages/ALU_OpCodes.sv ../src/packages/RV32A.sv ../src/packages/RV32D.sv ../src/packages/RV32F.sv ../src/packages/RV32G.sv ../src/packages/RV32I.sv ../src/packages/RV32M.sv ../src/predictors/GSharePredictor.sv ../src/predictors/TwoBitPredictor.sv ../src/registers/Dff.sv ../src/registers/Dff_En.sv ../src/registers/RegEnXBit.sv ../src/registers/RegXBit.sv ../src/registers/ShiftLeftReg.sv
# ../tb/arithmetic/BarrelShifter_tb.sv ../tb/logic/Encoder_tb.sv ../tb/logic/MuxVector_tb.sv ../tb/logic/Mux_tb.sv ../tb/registers/Dff_En_tb.sv ../tb/registers/Dff_tb.sv ../tb/registers/RegEnXBit_tb.sv ../tb/registers/RegXBit_tb.sv ../tb/registers/ShiftLeftReg_tb.sv
# Compiling RTL: ../src/arithmetic/BarrelShifter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/arithmetic/BarrelShifter.sv 
# -- Compiling module BarrelShifter
# 
# Top level modules:
# 	BarrelShifter
# End time: 13:24:23 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/buffers/ReorderBuffer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/buffers/ReorderBuffer.sv 
# -- Compiling module ReorderBuffer
# 
# Top level modules:
# 	ReorderBuffer
# End time: 13:24:23 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/Encoder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Encoder.sv 
# -- Compiling module Encoder
# ** Warning: ../src/logic/Encoder.sv(28): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(37): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../src/logic/Encoder.sv(39): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	Encoder
# End time: 13:24:23 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Compiling RTL: ../src/logic/Mux.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	--none--
# End time: 13:24:23 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/logic/MuxVector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/logic/MuxVector.sv 
# -- Compiling module MuxVector
# 
# Top level modules:
# 	MuxVector
# End time: 13:24:23 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling RTL: ../src/packages/ALU_OpCodes.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:23 on Nov 19,2025
# vlog -reportprogress 300 "+acc" ../src/packages/ALU_OpCodes.sv 
# -- Compiling package ALU_OpCodes
# ** Error: (vlog-13069) ../src/packages/ALU_OpCodes.sv(14): near "}": syntax error, unexpected '}', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 13:24:24 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runsim.tcl line 45
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog +acc $f"
#     ("foreach" body line 3)
#     invoked from within
# "foreach f $rtl_files {
#     puts "Compiling RTL: $f"
#     vlog +acc $f
# }"
# End time: 23:13:10 on Nov 20,2025, Elapsed time: 33:48:57
# Errors: 4, Warnings: 7
