
# See LICENSE for license details.

# This file is automatically generated. Do not edit.

#*****************************************************************************
# isa/rv64uv/vsbc_vvm_LMUL1SEW32VL8.S
#-----------------------------------------------------------------------------
#
# Test vsbc.vvm instructions.
# With LMUL=1, SEW=32, VL=8
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64UV

RVTEST_CODE_BEGIN

  la a1, tdat
  la a3, sres
  la a2, tdat+8
  lwu a4, 0(a1)
  lwu a5, 0(a2)
  sub a5, a4, a5
  addi a5, a5, -1
  sw a5, 0(a3)
  lwu a4, 4(a1)
  lwu a5, 4(a2)
  sub a5, a4, a5
  sw a5, 4(a3)
  lwu a4, 8(a1)
  lwu a5, 8(a2)
  sub a5, a4, a5
  addi a5, a5, -1
  sw a5, 8(a3)
  lwu a4, 12(a1)
  lwu a5, 12(a2)
  sub a5, a4, a5
  sw a5, 12(a3)
  lwu a4, 16(a1)
  lwu a5, 16(a2)
  sub a5, a4, a5
  addi a5, a5, -1
  sw a5, 16(a3)
  lwu a4, 20(a1)
  lwu a5, 20(a2)
  sub a5, a4, a5
  sw a5, 20(a3)
  lwu a4, 24(a1)
  lwu a5, 24(a2)
  sub a5, a4, a5
  addi a5, a5, -1
  sw a5, 24(a3)
  lwu a4, 28(a1)
  lwu a5, 28(a2)
  sub a5, a4, a5
  sw a5, 28(a3)


  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a2, tdat
  vle32.v v2, (a2)
  vle32.v v1, (a2)
  la a2, tdat+8
  vle32.v v3, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e32,m1,ta,ma
  vsbc.vvm v1, v2, v3, v0

  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a1, res
  vse32.v v1, (a1)
  la a2, sres

  TEST_CASE_REG(3, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(4, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(5, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(6, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)



  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a2, tdat
  vle32.v v2, (a2)
  vle32.v v1, (a2)
  la a2, tdat+8
  vle32.v v3, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e32,m1,tu,ma
  vsbc.vvm v1, v2, v3, v0

  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a1, res
  vse32.v v1, (a1)
  la a2, sres

  TEST_CASE_REG(7, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(8, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(9, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)
  TEST_CASE_REG(10, t0, t1, ld t0, 0(a1); ld t1, 0(a2); addi a1, a1, 8; addi a2, a2, 8)



  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

res:
  .zero 40

sres:
  .zero 40

tdat:
  .quad 0x1
  .quad 0x1
  .quad 0x3fffffff8
  .quad 0x700000000
  .quad 0xffffffffefffffff

mask:
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555

RVTEST_DATA_END
