# One Digit BCD counter

    Using Board Basys3
    clock period = 10ns

|Design||
|--|--|
|HLS| |
|verilog| |

## Result comparison

'''diff'''

|Waveform  |        |
|--------|--------|
|HLS     |![Alt text](image.png)|
|verilog | |

|Utilization|                        |
|--         |--                      |
|HLS        |  |
|verilog    | |