{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478927179970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478927179975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 22:06:19 2016 " "Processing started: Fri Nov 11 22:06:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478927179975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478927179975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ServoController -c ServoController " "Command: quartus_map --read_settings_files=on --write_settings_files=off ServoController -c ServoController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478927179976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1478927180230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslave/trunk/rtl/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file i2cslave/trunk/rtl/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslave/trunk/rtl/serialinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cslave/trunk/rtl/serialinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "i2cslave/trunk/rtl/serialInterface.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/serialInterface.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslave/trunk/rtl/registerinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cslave/trunk/rtl/registerinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerInterface " "Found entity 1: registerInterface" {  } { { "i2cslave/trunk/rtl/registerInterface.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/registerInterface.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslave/trunk/rtl/i2cslavetop.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cslave/trunk/rtl/i2cslavetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cSlaveTop " "Found entity 1: i2cSlaveTop" {  } { { "i2cslave/trunk/rtl/i2cSlaveTop.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/i2cSlaveTop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslave/trunk/rtl/i2cslave_define.v 0 0 " "Found 0 design units, including 0 entities, in source file i2cslave/trunk/rtl/i2cslave_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslave/trunk/rtl/i2cslave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cslave/trunk/rtl/i2cslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cSlave " "Found entity 1: i2cSlave" {  } { { "i2cslave/trunk/rtl/i2cSlave.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/i2cSlave.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servocontroller_vlg_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file servocontroller_vlg_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ServoController_vlg_tst " "Found entity 1: ServoController_vlg_tst" {  } { { "ServoController_vlg_tst.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/ServoController_vlg_tst.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servocontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file servocontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ServoController " "Found entity 1: ServoController" {  } { { "ServoController.bdf" "" { Schematic "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/ServoController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 clockDivider.v(14) " "Verilog HDL Expression warning at clockDivider.v(14): truncated literal to match 8 bits" {  } { { "clockDivider.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockDivider.v(11) " "Verilog HDL information at clockDivider.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "clockDivider.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_testbench " "Found entity 1: clockDivider_testbench" {  } { { "clockDivider_testbench.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478927188533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ServoController " "Elaborating entity \"ServoController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478927188555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:inst " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:inst\"" {  } { { "ServoController.bdf" "inst" { Schematic "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/ServoController.bdf" { { 136 976 1224 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478927188555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:inst1 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:inst1\"" {  } { { "ServoController.bdf" "inst1" { Schematic "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/ServoController.bdf" { { 240 800 952 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478927188555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cSlave i2cSlave:inst2 " "Elaborating entity \"i2cSlave\" for hierarchy \"i2cSlave:inst2\"" {  } { { "ServoController.bdf" "inst2" { Schematic "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/ServoController.bdf" { { 88 312 528 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478927188570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerInterface i2cSlave:inst2\|registerInterface:u_registerInterface " "Elaborating entity \"registerInterface\" for hierarchy \"i2cSlave:inst2\|registerInterface:u_registerInterface\"" {  } { { "i2cslave/trunk/rtl/i2cSlave.v" "u_registerInterface" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/i2cSlave.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478927188570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialInterface i2cSlave:inst2\|serialInterface:u_serialInterface " "Elaborating entity \"serialInterface\" for hierarchy \"i2cSlave:inst2\|serialInterface:u_serialInterface\"" {  } { { "i2cslave/trunk/rtl/i2cSlave.v" "u_serialInterface" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/i2cSlave.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478927188570 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "serialInterface.v(250) " "Verilog HDL Case Statement information at serialInterface.v(250): all case item expressions in this case statement are onehot" {  } { { "i2cslave/trunk/rtl/serialInterface.v" "" { Text "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/i2cslave/trunk/rtl/serialInterface.v" 250 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1478927188570 "|ServoController|i2cSlave:inst2|serialInterface:u_serialInterface"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1478927189359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1478927189858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/output_files/ServoController.map.smsg " "Generated suppressed messages file C:/Users/natha/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/output_files/ServoController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1478927189884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478927189984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478927189984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478927190063 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478927190063 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1478927190063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478927190063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478927190063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478927190084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 22:06:30 2016 " "Processing ended: Fri Nov 11 22:06:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478927190084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478927190084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478927190084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478927190084 ""}
