{
  "module_name": "csio_hw_chip.h",
  "hash_id": "0f441c1ae3a39a4ac3e2fe6c1d4eb0bb1fd30a6d5a7d0a9ea1727caa66632490",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/csiostor/csio_hw_chip.h",
  "human_readable_source": " \n\n#ifndef __CSIO_HW_CHIP_H__\n#define __CSIO_HW_CHIP_H__\n\n#include \"csio_defs.h\"\n\n \n#define CSIO_HW_T5\t\t\t\t0x5000\n#define CSIO_T5_FCOE_ASIC\t\t\t0x5600\n#define CSIO_HW_T6\t\t\t\t0x6000\n#define CSIO_T6_FCOE_ASIC\t\t\t0x6600\n#define CSIO_HW_CHIP_MASK\t\t\t0xF000\n\n#define T5_REGMAP_SIZE\t\t\t\t(332 * 1024)\n#define FW_FNAME_T5\t\t\t\t\"cxgb4/t5fw.bin\"\n#define FW_CFG_NAME_T5\t\t\t\t\"cxgb4/t5-config.txt\"\n#define FW_FNAME_T6\t\t\t\t\"cxgb4/t6fw.bin\"\n#define FW_CFG_NAME_T6\t\t\t\t\"cxgb4/t6-config.txt\"\n\n#define CHELSIO_CHIP_CODE(version, revision) (((version) << 4) | (revision))\n#define CHELSIO_CHIP_FPGA          0x100\n#define CHELSIO_CHIP_VERSION(code) (((code) >> 12) & 0xf)\n#define CHELSIO_CHIP_RELEASE(code) ((code) & 0xf)\n\n#define CHELSIO_T5\t\t0x5\n#define CHELSIO_T6\t\t0x6\n\nenum chip_type {\n\tT5_A0 = CHELSIO_CHIP_CODE(CHELSIO_T5, 0),\n\tT5_A1 = CHELSIO_CHIP_CODE(CHELSIO_T5, 1),\n\tT5_FIRST_REV\t= T5_A0,\n\tT5_LAST_REV\t= T5_A1,\n\n\tT6_A0 = CHELSIO_CHIP_CODE(CHELSIO_T6, 0),\n\tT6_FIRST_REV    = T6_A0,\n\tT6_LAST_REV     = T6_A0,\n};\n\nstatic inline int csio_is_t5(uint16_t chip)\n{\n\treturn (chip == CSIO_HW_T5);\n}\n\nstatic inline int csio_is_t6(uint16_t chip)\n{\n\treturn (chip == CSIO_HW_T6);\n}\n\n \n#define CSIO_DEVICE(devid, idx)\t\t\t\t\t\t\\\n\t{ PCI_VENDOR_ID_CHELSIO, (devid), PCI_ANY_ID, PCI_ANY_ID, 0, 0, (idx) }\n\n#include \"t4fw_api.h\"\n#include \"t4fw_version.h\"\n\n#define FW_VERSION(chip) ( \\\n\t\tFW_HDR_FW_VER_MAJOR_G(chip##FW_VERSION_MAJOR) | \\\n\t\tFW_HDR_FW_VER_MINOR_G(chip##FW_VERSION_MINOR) | \\\n\t\tFW_HDR_FW_VER_MICRO_G(chip##FW_VERSION_MICRO) | \\\n\t\tFW_HDR_FW_VER_BUILD_G(chip##FW_VERSION_BUILD))\n#define FW_INTFVER(chip, intf) (FW_HDR_INTFVER_##intf)\n\nstruct fw_info {\n\tu8 chip;\n\tchar *fs_name;\n\tchar *fw_mod_name;\n\tstruct fw_hdr fw_hdr;\n};\n\n \nenum { MEM_EDC0, MEM_EDC1, MEM_MC, MEM_MC0 = MEM_MC, MEM_MC1 };\n\nenum {\n\tMEMWIN_APERTURE = 2048,\n\tMEMWIN_BASE     = 0x1b800,\n};\n\n \nstruct intr_info {\n\tunsigned int mask;        \n\tconst char *msg;          \n\tshort stat_idx;           \n\tunsigned short fatal;     \n};\n\n \nstruct csio_hw;\nstruct csio_hw_chip_ops {\n\tint (*chip_set_mem_win)(struct csio_hw *, uint32_t);\n\tvoid (*chip_pcie_intr_handler)(struct csio_hw *);\n\tuint32_t (*chip_flash_cfg_addr)(struct csio_hw *);\n\tint (*chip_mc_read)(struct csio_hw *, int, uint32_t,\n\t\t\t\t\t__be32 *, uint64_t *);\n\tint (*chip_edc_read)(struct csio_hw *, int, uint32_t,\n\t\t\t\t\t__be32 *, uint64_t *);\n\tint (*chip_memory_rw)(struct csio_hw *, u32, int, u32,\n\t\t\t\t\tu32, uint32_t *, int);\n\tvoid (*chip_dfs_create_ext_mem)(struct csio_hw *);\n};\n\nextern struct csio_hw_chip_ops t5_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}