# 4. Pinout

```
Last Version: 2025/11/18
```

## 4.1 Introduction

The two available packages of K1 as per **Chapter 3** are <u>pin-to-pin</u>.

## 4.2 Pinout Diagram & Description

The overall pinout diagram of K1 is depicted below.

![](static/K1_pinout.png)

> **Note.** Meaning of the different colors:
>
> - Power supplies (different voltages):
>   - Brown
>   - Dark Blue
>   - Grey
>   - Light Blue
>   - Orange
>   - Purple
>   - Red
>   - Yellow
> - Grounds:
>   - Dark Green
>   - Light Green
> - Signals:
>   - White

Let's consider the division into the quadrants

- (A~N, 1~13)
- (A~N, 14~26)
- (M~AF, 1~13)
- (M~AF, 14~26)

in order to provide conveniently the pinout description of K1 in the following subsections.

### (A~N, 1~13)

![](static/K1_pinout_1.png)

> **Note.** Definition of symbols used for pin type:
>
> - AO = Analog output
> - AI = Analog input
> - AIO = Analog input/output
> - G = Ground
> - I/O = Input/Output
> - P = Power
> - RO = Reference output

<table>
<tbody>
<tr>
<td><strong>Pin ID</strong></td>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
<td><strong>Power Domain</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>A1</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>A2</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>A3</td>
<td>DQ_B_2</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ2 <br/>LPDDR3: DQ28</td>
</tr>
<tr>
<td>A4</td>
<td>DMI0_B</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Channel B DM0 <br/>LPDDR3: DQ25</td>
</tr>
<tr>
<td>A5</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>A6</td>
<td>DQ_B_6</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ6 <br/>LPDDR3: DQ24</td>
</tr>
<tr>
<td>A7</td>
<td>DQ_B_4</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ4 <br/>LPDDR3: DQ30</td>
</tr>
<tr>
<td>A8</td>
<td>DQ_B_13</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ13 <br/>LPDDR3: DQ15</td>
</tr>
<tr>
<td>A9</td>
<td>DQ_B_15</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ15 <br/>LPDDR3: DQ12</td>
</tr>
<tr>
<td>A10</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>A11</td>
<td>DQ_B_9</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ9<br/>LPDDR3: DQ8</td>
</tr>
<tr>
<td>A12</td>
<td>DQ_B_12</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ12<br/>LPDDR3: DQ10</td>
</tr>
<tr>
<td>A13</td>
<td>DQ_B_11</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ11<br/>LPDDR3: DQ11</td>
</tr>
<tr>
<td>B1</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>B2</td>
<td>DQ_B_3</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ3<br/>LPDDR3: DQM3</td>
</tr>
<tr>
<td>B3</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>B4</td>
<td>DQ_B_1</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ1<br/>LPDDR3: DQ27</td>
</tr>
<tr>
<td>B5</td>
<td>DQ_B_0</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ0<br/>LPDDR3: DQ31</td>
</tr>
<tr>
<td>B6</td>
<td>DQ_B_7</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ7<br/>LPDDR3: DQ29</td>
</tr>
<tr>
<td>B7</td>
<td>DQ_B_5</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ5<br/>LPDDR3: DQ26</td>
</tr>
<tr>
<td>B8</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>B9</td>
<td>DQ_B_14</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ14<br/>LPDDR3: DQ13</td>
</tr>
<tr>
<td>B10</td>
<td>DMI1_B</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Channel B DM1<br/>LPDDR3: DQ14</td>
</tr>
<tr>
<td>B11</td>
<td>DQ_B_8</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ12<br/>LPDDR3: DQM1</td>
</tr>
<tr>
<td>B12</td>
<td>DQ_B_10</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ10<br/>LPDDR3: DQ9</td>
</tr>
<tr>
<td>B13</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>C1</td>
<td>GPIO_58</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 58</td>
</tr>
<tr>
<td>C2</td>
<td>GPIO_57</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 57</td>
</tr>
<tr>
<td>C3</td>
<td>GPIO_56</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 56</td>
</tr>
<tr>
<td>C4</td>
<td>GPIO_55</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 55</td>
</tr>
<tr>
<td>C5</td>
<td>GPIO_54</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 54</td>
</tr>
<tr>
<td>C6</td>
<td>DQS0_T_B</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Positive of CHB DQS0<br/>LPDDR3: Positive of DQS3</td>
</tr>
<tr>
<td>C7</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>C8</td>
<td>CS1_B</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Active-low chip select 1 of CHB<br/>LPDDR3: N/A</td>
</tr>
<tr>
<td>C9</td>
<td>CA_B_1</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB CA1<br/>LPDDR3: CA5</td>
</tr>
<tr>
<td>C10</td>
<td>CKE0_B</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 1.1V</td>
<td>LPDDR4X: clock enabling 0 of CHB<br/>LPDDR3: N/A</td>
</tr>
<tr>
<td>C11</td>
<td>CKE1_B</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 1.1V</td>
<td>LPDDR4X: clock enabling 1 of CHB<br/>LPDDR3: N/A</td>
</tr>
<tr>
<td>C12</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>C13</td>
<td>CA_B_5</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB CA5<br/>LPDDR3: CA8</td>
</tr>
<tr>
<td>D1</td>
<td>GPIO_114</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 114</td>
</tr>
<tr>
<td>D2</td>
<td>GPIO_113</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 113</td>
</tr>
<tr>
<td>D3</td>
<td>GPIO_112</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 112</td>
</tr>
<tr>
<td>D4</td>
<td>GPIO_111</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 111</td>
</tr>
<tr>
<td>D5</td>
<td>GPIO_53</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 53</td>
</tr>
<tr>
<td>D6</td>
<td>DQS0_C_B</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Negative of CHB DQS0<br/>LPDDR3: Negtive of DQS3</td>
</tr>
<tr>
<td>D7</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>D8</td>
<td>CA_B_0</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB CA0</td>
</tr>
<tr>
<td>D9</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>D10</td>
<td>DDR_lp4x_SEL</td>
<td>AIO</td>
<td>1.8V</td>
<td>LPDDR4X: connect to 1.8V<br/>LP234: connect to Ground</td>
</tr>
<tr>
<td>D11</td>
<td>CK_C_B</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: negative LPDDR differential clock of CHB <br/>LPDDR3: negative LPDDR differential clock</td>
</tr>
<tr>
<td>D12</td>
<td>CA_B_2</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB CA2<br/>LPDDR3: CA9</td>
</tr>
<tr>
<td>D13</td>
<td>CA_B_4</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA4<br/>LPDDR3: CA7</td>
</tr>
<tr>
<td>E1</td>
<td>GPIO_67</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 67</td>
</tr>
<tr>
<td>E2</td>
<td>GPIO_65</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 65</td>
</tr>
<tr>
<td>E3</td>
<td>GPIO_64</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 64</td>
</tr>
<tr>
<td>E4</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>E5</td>
<td>GPIO_63</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 63</td>
</tr>
<tr>
<td>E6</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>E7</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>E8</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>E9</td>
<td>DDR_LP23_VREFDQ</td>
<td>P</td>
<td>lp3: 0.6V<br/>lp4: high-z</td>
<td>DQ VREF for lpddr23 , LP4/4x<br/>Keep the pin NC</td>
</tr>
<tr>
<td>E10</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>E11</td>
<td>CK_T_B</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: positive LPDDR differential clock of CHB<br/>LPDDR3: positive LPDDR differential clock</td>
</tr>
<tr>
<td>E12</td>
<td>CA_B_3</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB CA3 <br/>LPDDR3: CA6</td>
</tr>
<tr>
<td>E13</td>
<td>AVSS18_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>F1</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>F2</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>F3</td>
<td>GPIO_69</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 69</td>
</tr>
<tr>
<td>F4</td>
<td>GPIO_68</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 68</td>
</tr>
<tr>
<td>F5</td>
<td>GPIO_66</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 66</td>
</tr>
<tr>
<td>F6</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>F7</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>F8</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>F9</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>F10</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>F11</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>F12</td>
<td>CS0_B</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: clock enabling 1 of CHB<br/>LPDDR3: N/A</td>
</tr>
<tr>
<td>F13</td>
<td>DDR_RESET_N</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 1.1V</td>
<td>LPDDR SDRAM reset</td>
</tr>
<tr>
<td>G1</td>
<td>MIPI_CSI1_D1N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA1LANEN</td>
</tr>
<tr>
<td>G2</td>
<td>MIPI_CSI1_D1P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA1LANEP</td>
</tr>
<tr>
<td>G3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>G4</td>
<td>MIPI_CSI1_D0N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA0LANEN</td>
</tr>
<tr>
<td>G5</td>
<td>MIPI_CSI1_D0P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA0LANEP</td>
</tr>
<tr>
<td>G6</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>G7</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>G8</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>G9</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>G10</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>G11</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>G12</td>
<td>AVDD11_DDR</td>
<td>P</td>
<td>lp4x: 1.1V<br/>lp4: 1.1V<br/>lp3: 1.2V</td>
<td>LPDDR PHY power supply<br/></td>
</tr>
<tr>
<td>G13</td>
<td>VDDQ_V1P2</td>
<td>P</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>H1</td>
<td>MIPI_CSI1_D2N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA2LANEN</td>
</tr>
<tr>
<td>H2</td>
<td>MIPI_CSI1_D2P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA2LANEP</td>
</tr>
<tr>
<td>H3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>H4</td>
<td>MIPI_CSI1_CLKN</td>
<td>AO</td>
<td>1.8V</td>
<td>CSI1 CKLANEN</td>
</tr>
<tr>
<td>H5</td>
<td>MIPI_CSI1_CLKP</td>
<td>AO</td>
<td>1.8V</td>
<td>CSI1 CKLANEP</td>
</tr>
<tr>
<td>H6</td>
<td>AVSS18_AFEAP</td>
<td>G</td>
<td>0V</td>
<td>DCXO Ground</td>
</tr>
<tr>
<td>H7</td>
<td>XI_PAD</td>
<td>AI</td>
<td>1.8V</td>
<td>DCXO crystal input</td>
</tr>
<tr>
<td>H8</td>
<td>AVSS18_AFEAP</td>
<td>G</td>
<td>0V</td>
<td>DCXO Ground</td>
</tr>
<tr>
<td>H9</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>H10</td>
<td>VSSU_DDR</td>
<td>G</td>
<td>0V</td>
<td>system DDR Ground</td>
</tr>
<tr>
<td>H11</td>
<td>VSSU_DDR</td>
<td>G</td>
<td>0V</td>
<td>system DDR Ground</td>
</tr>
<tr>
<td>H12</td>
<td>AVDD18_PHY</td>
<td>P</td>
<td>1.8V</td>
<td>Analog 1.8V power</td>
</tr>
<tr>
<td>H13</td>
<td>AVDDU_DDR</td>
<td>P</td>
<td>0.9V</td>
<td>LPDDR PHY PLL logical power</td>
</tr>
<tr>
<td>J1</td>
<td>MIPI_CSI3_D0N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA0LANEN</td>
</tr>
<tr>
<td>J2</td>
<td>MIPI_CSI3_D0P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA0LANEP</td>
</tr>
<tr>
<td>J3</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>J4</td>
<td>MIPI_CSI1_D3N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA3LANEN</td>
</tr>
<tr>
<td>J5</td>
<td>MIPI_CSI1_D3P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI1 DATA3LANEP</td>
</tr>
<tr>
<td>J6</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>J7</td>
<td>XO_PAD</td>
<td>AO</td>
<td>1.8V</td>
<td>DCXO crystal output</td>
</tr>
<tr>
<td>J8</td>
<td>AVSS18_AFEAP</td>
<td>G</td>
<td>0V</td>
<td>DCXO Ground</td>
</tr>
<tr>
<td>J9</td>
<td>AVSS18_AFEAP</td>
<td>G</td>
<td>0V</td>
<td>DCXO Ground</td>
</tr>
<tr>
<td>J10</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>J11</td>
<td>AVDDU_PHY</td>
<td>P</td>
<td>0.9V</td>
<td>LPDDR PHY core logical power </td>
</tr>
<tr>
<td>J12</td>
<td>AVDDU_PHY</td>
<td>P</td>
<td>0.9V</td>
<td>LPDDR PHY core logical power</td>
</tr>
<tr>
<td>J13</td>
<td>AVDDU_PHY</td>
<td>P</td>
<td>0.9V</td>
<td>LPDDR PHY core logical power</td>
</tr>
<tr>
<td>K1</td>
<td>MIPI_CSI3_CLKN</td>
<td>AO</td>
<td>1.8V</td>
<td>CSI3 CKLANEN for CSI3 DATALANE0/1 when CSI3 is configured as two 2ch CSI; <br/>CSI3 CKLANEN for CSI3 DATALANE0/1/2/3 when CSI3 is configured as 4ch CSI</td>
</tr>
<tr>
<td>K2</td>
<td>MIPI_CSI3_CLKP</td>
<td>AO</td>
<td>1.8V</td>
<td>CSI3 CKLANEP for CSI3 DATALANE0/1 when CSI3 is configured as two 2ch CSI; <br/>CSI3 CKLANEP for CSI3 DATALANE0/1/2/3 when CSI3 is configured as 4ch CSI</td>
</tr>
<tr>
<td>K3</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>K4</td>
<td>MIPI_CSI3_D1N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA1LANEN</td>
</tr>
<tr>
<td>K5</td>
<td>MIPI_CSI3_D1P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA1LANEP</td>
</tr>
<tr>
<td>K6</td>
<td>AVDD18_CSI</td>
<td>P</td>
<td>1.8V</td>
<td>MIPI_CSI analog power</td>
</tr>
<tr>
<td>K7</td>
<td>AVDD09_CSI</td>
<td>P</td>
<td>0.9V</td>
<td>MIPI_CSI digtial power</td>
</tr>
<tr>
<td>K8</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>K9</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>K10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>K11</td>
<td>BG_OUT</td>
<td>AO</td>
<td>1.8V</td>
<td>Bandgap output</td>
</tr>
<tr>
<td>K12</td>
<td>AVDD18_AFEAP</td>
<td>P</td>
<td>1.8V</td>
<td>1.8V power for DCXO</td>
</tr>
<tr>
<td>K13</td>
<td>MPLL_TST_CK</td>
<td>AIO</td>
<td>1.8V</td>
<td>Analog testpin</td>
</tr>
<tr>
<td>L2</td>
<td>MIPI_CSI3_D2P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA2LANEP</td>
</tr>
<tr>
<td>L3</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>L4</td>
<td>MIPI_CSI2_CLKN</td>
<td>AO</td>
<td>1.8V</td>
<td>CKLANEN for CSI3 DATALANE2/3 when CSI3 is configured as two 2ch CSI; <br/>Disabled when CSI3 is configured as 4ch CSI</td>
</tr>
<tr>
<td>L5</td>
<td>MIPI_CSI2_CLKP</td>
<td>AO</td>
<td>1.8V</td>
<td>CKLANEP for CSI3 DATALANE2/3 when CSI3 is configured as two 2ch CSI; <br/>Disabled when CSI3 is configured as 4ch CSI</td>
</tr>
<tr>
<td>L6</td>
<td>AVDD18_CSI</td>
<td>P</td>
<td>1.8V</td>
<td>MIPI_CSI analog power</td>
</tr>
<tr>
<td>L7</td>
<td>AVDD09_CSI</td>
<td>P</td>
<td>0.9V</td>
<td>MIPI_CSI digtial power</td>
</tr>
<tr>
<td>L8</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>L9</td>
<td>AVSS_CSI</td>
<td>G</td>
<td>0V</td>
<td>MIPI_CSI Ground</td>
</tr>
<tr>
<td>L10</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>L11</td>
<td>AVDD09_AFEAP</td>
<td>P</td>
<td>0.9V</td>
<td>0.9V power for DCXO</td>
</tr>
<tr>
<td>L12</td>
<td>VSSU_AFEAP</td>
<td>G</td>
<td>0V</td>
<td>DCXO Ground</td>
</tr>
<tr>
<td>L13</td>
<td>AVSS_PLL</td>
<td>G</td>
<td>0V</td>
<td>Analog Core Ground</td>
</tr>
<tr>
<td>M1</td>
<td>MIPI_CSI3_D3N</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA3LANEN</td>
</tr>
<tr>
<td>M2</td>
<td>MIPI_CSI3_D3P</td>
<td>AI</td>
<td>1.8V</td>
<td>CSI3 DATA3LANEP</td>
</tr>
<tr>
<td>M3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>M4</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>M5</td>
<td>VSSU_PCIEA</td>
<td>G</td>
<td>0V</td>
<td>PCIEA Ground</td>
</tr>
<tr>
<td>M6</td>
<td>AVDD18_USB</td>
<td>P</td>
<td>1.8V</td>
<td>USB2.0 1.8V power</td>
</tr>
<tr>
<td>M7</td>
<td>AVDD09_USB</td>
<td>P</td>
<td>0.9V</td>
<td>USB2.0 digital power</td>
</tr>
<tr>
<td>M8</td>
<td>VSSU_PCIEA</td>
<td>G</td>
<td>0V</td>
<td>PCIEA Ground</td>
</tr>
<tr>
<td>M9</td>
<td>AVDD33_USB</td>
<td>P</td>
<td>3.3V</td>
<td>USB2.0 3.3V power</td>
</tr>
<tr>
<td>M10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>M11</td>
<td>AVDD09_PLL</td>
<td>P</td>
<td>0.9</td>
<td>System PLL power supply</td>
</tr>
<tr>
<td>M12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>M13</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>N1</td>
<td>USB2_DN</td>
<td>AIO</td>
<td>3.3V</td>
<td>USB2.0_2 D- differential data line</td>
</tr>
<tr>
<td>N2</td>
<td>USB2_DP</td>
<td>AIO</td>
<td>3.3V</td>
<td>USB2.0_2 D+ differential data line</td>
</tr>
<tr>
<td>N3</td>
<td>AVSS_USB</td>
<td>G</td>
<td>0V</td>
<td>USB2.0 Ground</td>
</tr>
<tr>
<td>N4</td>
<td>PCIEA_TXN</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEA TXLANEN</td>
</tr>
<tr>
<td>N5</td>
<td>PCIEA_TXP</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEA TXLANEP</td>
</tr>
<tr>
<td>N6</td>
<td>AVDD18_PCIEA</td>
<td>P</td>
<td>1.8V</td>
<td>PCIEA analog power</td>
</tr>
<tr>
<td>N7</td>
<td>AVDD09_PCIEA</td>
<td>P</td>
<td>0.9V</td>
<td>PCIEA digital power</td>
</tr>
<tr>
<td>N8</td>
<td>AVSS_PCIEA</td>
<td>G</td>
<td>0V</td>
<td>PCIEA Ground</td>
</tr>
<tr>
<td>N9</td>
<td>AVDD33_USB</td>
<td>P</td>
<td>3.3V</td>
<td>USB2.0 3.3V power</td>
</tr>
<tr>
<td>N10</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>N11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>N12</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>N13</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
</tbody>
</table>

### (A~N, 14~26)

![](static/K1_pinout_2.png)

> **Note.** Definition of symbols used for pin type:
>
> - AO = Analog output
> - AI = Analog input
> - AIO = Analog input/output
> - G = Ground
> - I/O = Input/Output
> - P = Power
> - RO = Reference output

<table>
<tbody>
<tr>
<td><strong>Pin ID</strong></td>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
<td><strong>Power Domain</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>A14</td>
<td>DQS1_C_B</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Negative of CHB DQS1 <br/>LPDDR3: Negtive of DQS1</td>
</tr>
<tr>
<td>A15</td>
<td>DQS1_C_A</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Negative of CHA DQS1<br/>LPDDR3: Negtive of DQS0</td>
</tr>
<tr>
<td>A16</td>
<td>DQ_A_12</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ12<br/>LPDDR3: DQM0</td>
</tr>
<tr>
<td>A17</td>
<td>DQ_A_9</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ9<br/>LPDDR3: DQ7</td>
</tr>
<tr>
<td>A18</td>
<td>DQ_A_8</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ8<br/>LPDDR3: DQ5</td>
</tr>
<tr>
<td>A19</td>
<td>DQ_A_15</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ15<br/>LPDDR3: DQ3</td>
</tr>
<tr>
<td>A20</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>A21</td>
<td>DQ_A_5</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ5<br/>LPDDR3: DQ21</td>
</tr>
<tr>
<td>A22</td>
<td>DQ_A_7</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ7<br/>LPDDR3: DQ17</td>
</tr>
<tr>
<td>A23</td>
<td>DMI0_A</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Channel A DM0<br/>LPDDR3: DQ22</td>
</tr>
<tr>
<td>A24</td>
<td>DQ_A_1</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ1<br/>LPDDR3: DQ16</td>
</tr>
<tr>
<td>A25</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>A26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>B14</td>
<td>DQS1_T_B</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Positive of CHB DQS1<br/>LPDDR3: Positive of DQS1</td>
</tr>
<tr>
<td>B15</td>
<td>DQS1_T_A</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Positive of CHA DQS1<br/>LPDDR3: Positive of DQS0</td>
</tr>
<tr>
<td>B16</td>
<td>DQ_A_11</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ11<br/>LPDDR3: DQ4</td>
</tr>
<tr>
<td>B17</td>
<td>DQ_A_10</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ10<br/>LPDDR3: DQ6</td>
</tr>
<tr>
<td>B18</td>
<td>DMI1_A</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Channel A DM1<br/>LPDDR3: DQ2</td>
</tr>
<tr>
<td>B19</td>
<td>DQ_A_14</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ14<br/>LPDDR3: DQ1</td>
</tr>
<tr>
<td>B20</td>
<td>DQ_A_13</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ13 <br/>LPDDR3: DQ0</td>
</tr>
<tr>
<td>B21</td>
<td>DQ_A_4</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ4<br/>LPDDR3: DQ18</td>
</tr>
<tr>
<td>B22</td>
<td>DQ_A_6</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ6<br/>LPDDR3: DQ23</td>
</tr>
<tr>
<td>B23</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>B24</td>
<td>DQ_A_2</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ2<br/>LPDDR3: DQ19</td>
</tr>
<tr>
<td>B25</td>
<td>DQ_A_3</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHB DQ3<br/>LPDDR3: DQM2</td>
</tr>
<tr>
<td>B26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>C14</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>C15</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>C16</td>
<td>CA_A_4</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA4<br/>LPDDR3: CA3</td>
</tr>
<tr>
<td>C17</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>C18</td>
<td>CKE1_A</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 1.1V</td>
<td>LPDDR4X: clock enabling 1 of CHA<br/>LPDDR3: clock enabling 1</td>
</tr>
<tr>
<td>C19</td>
<td>CA_A_1</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA1<br/>LPDDR3: CA2</td>
</tr>
<tr>
<td>C20</td>
<td>CS1_A</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Active-low chip select 1 of CHA<br/>LPDDR3: Active-low chip select 1</td>
</tr>
<tr>
<td>C21</td>
<td>AVDD06_DDR</td>
<td>P</td>
<td>lp4x: 0.6V<br/>lp4: TBD/lp3: TBD</td>
<td>LPDDR4X IO power</td>
</tr>
<tr>
<td>C22</td>
<td>DQ_A_0</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA DQ0 <br/>LPDDR3: DQ20</td>
</tr>
<tr>
<td>C23</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>C24</td>
<td>EMMC_DS</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data strobe</td>
</tr>
<tr>
<td>C25</td>
<td>EMMC_D7</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data7</td>
</tr>
<tr>
<td>C26</td>
<td>EMMC_D2</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data2</td>
</tr>
<tr>
<td>D14</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>D15</td>
<td>AVDD06_DDR</td>
<td>P</td>
<td>lp4x: 0.6V<br/>lp4: TBD<br/>lp3: TBD</td>
<td>LPDDR4X IO power</td>
</tr>
<tr>
<td>D16</td>
<td>CA_A_2</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA2</td>
</tr>
<tr>
<td>D17</td>
<td>CK_C_A</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: negative LPDDR differential clock of CHA<br/>LPDDR3: N/A</td>
</tr>
<tr>
<td>D18</td>
<td>CKE0_A</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 1.1V</td>
<td>LPDDR4X: clock enabling 0 of CHA<br/>LPDDR3: clock enabling 0</td>
</tr>
<tr>
<td>D19</td>
<td>CA_A_0</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA0<br/>LPDDR3: CA4</td>
</tr>
<tr>
<td>D20</td>
<td>DQS0_T_A</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Positive of CHA DQS0<br/>LPDDR3: Positive of DQS2</td>
</tr>
<tr>
<td>D21</td>
<td>DQS0_C_A</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Negative of CHA DQS0<br/>LPDDR3: Negative of DQS2</td>
</tr>
<tr>
<td>D22</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>D23</td>
<td>EMMC_D4</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data4</td>
</tr>
<tr>
<td>D24</td>
<td>EMMC_D1</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data1</td>
</tr>
<tr>
<td>D25</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>D26</td>
<td>EMMC_D0</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data0</td>
</tr>
<tr>
<td>E14</td>
<td>AVDD18_DDR</td>
<td>P</td>
<td>1.8V</td>
<td>LPDDR PHY PLL 1.8V power</td>
</tr>
<tr>
<td>E15</td>
<td>CA_A_5</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA5 <br/>LPDDR3: CA1</td>
</tr>
<tr>
<td>E16</td>
<td>CS0_A</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: Active-low chip select 0 of CHA<br/>LPDDR3: Active-low chip select 0</td>
</tr>
<tr>
<td>E17</td>
<td>CK_T_A</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: positive  LPDDR differential clock of CHA <br/>LPDDR3: N/A</td>
</tr>
<tr>
<td>E18</td>
<td>AVDD06_DDR</td>
<td>P</td>
<td>lp4x: 0.6V<br/>lp4: TBD<br/>lp3: TBD</td>
<td>LPDDR4X IO power</td>
</tr>
<tr>
<td>E19</td>
<td>AVDD06_DDR</td>
<td>P</td>
<td>lp4x: 0.6V<br/>lp4: TBD<br/>lp3: TBD</td>
<td>LPDDR4X IO power</td>
</tr>
<tr>
<td>E20</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>E21</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>E22</td>
<td>EMMC_D6</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data6</td>
</tr>
<tr>
<td>E23</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>E24</td>
<td>EMMC_CLK</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC Clock</td>
</tr>
<tr>
<td>E25</td>
<td>EMMC_D3</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data3</td>
</tr>
<tr>
<td>E26</td>
<td>EMMC_D5</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC data5</td>
</tr>
<tr>
<td>F14</td>
<td>ZQ_DDR_PHY</td>
<td>AIO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>DDR ZQ calibration</td>
</tr>
<tr>
<td>F15</td>
<td>CA_A_3</td>
<td>AO</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR4X: CHA CA3<br/>LPDDR3: CA0</td>
</tr>
<tr>
<td>F16</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>F17</td>
<td>DDR_LDO_CAP</td>
<td>RO</td>
<td>0.7~0.9V</td>
<td>External LDO output ball;<br/>Connect to a 100nF capacitor on PCB board</td>
</tr>
<tr>
<td>F18</td>
<td>AVDD06_DDR</td>
<td>P</td>
<td>lp4x: 0.6V<br/>lp4: TBD<br/>lp3: TBD</td>
<td>LPDDR4X IO power<br/></td>
</tr>
<tr>
<td>F19</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>F20</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>F21</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>F22</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>F23</td>
<td>QSPI_DAT2</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>QSPI data2</td>
</tr>
<tr>
<td>F24</td>
<td>QSPI_DAT1</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>QSPI data1</td>
</tr>
<tr>
<td>F25</td>
<td>EMMC_CMD</td>
<td>I/O</td>
<td>1.8V</td>
<td>eMMC command</td>
</tr>
<tr>
<td>F26</td>
<td>QSPI_DAT0</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>QSPI data0</td>
</tr>
<tr>
<td>G14</td>
<td>DDR_LP23_VREFCA</td>
<td>P</td>
<td>lp3: 0.6V<br/>lp4: high-z</td>
<td>CA VREF for lpddr23, LP4/4x <br/>Keep the pin NC</td>
</tr>
<tr>
<td>G15</td>
<td>AVDD11_DDR</td>
<td>P</td>
<td>lp4x: 1.1V<br/>lp4: 1.1V<br/>lp3: 1.2V</td>
<td>LPDDR PHY power supply</td>
</tr>
<tr>
<td>G16</td>
<td>AVDD06_DDR</td>
<td>P</td>
<td>lp4x: 0.6V<br/>lp4: TBD<br/>lp3: TBD</td>
<td>LPDDR4X IO power</td>
</tr>
<tr>
<td>G17</td>
<td>VSSQ_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>G18</td>
<td>AVDD18_EFUSE</td>
<td>P</td>
<td>1.8V</td>
<td>ANAGRP</td>
</tr>
<tr>
<td>G19</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>G20</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>G21</td>
<td>AVSS_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>G22</td>
<td>QSPI_DAT3</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>QSPI data3</td>
</tr>
<tr>
<td>G23</td>
<td>QSPI_CLK</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>QSPI CLK</td>
</tr>
<tr>
<td>G24</td>
<td>QSPI_CS1</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>QSPI CS</td>
</tr>
<tr>
<td>G25</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>G26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>H14</td>
<td>AVSSU_DDR</td>
<td>G</td>
<td>0V</td>
<td>DDR Ground</td>
</tr>
<tr>
<td>H15</td>
<td>AVDD18_PHY</td>
<td>P</td>
<td>1.8V</td>
<td>Analog 1.8V power</td>
</tr>
<tr>
<td>H16</td>
<td>VSSU_DDR</td>
<td>G</td>
<td>0V</td>
<td>System DDR Ground</td>
</tr>
<tr>
<td>H17</td>
<td>VSSU_DDR</td>
<td>G</td>
<td>0V</td>
<td>System DDR Ground</td>
</tr>
<tr>
<td>H18</td>
<td>VSSU_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>H19</td>
<td>AVDD18_EMMC</td>
<td>P</td>
<td>1.8V</td>
<td>eMMC analog power</td>
</tr>
<tr>
<td>H20</td>
<td>AVDD09_EMMC</td>
<td>P</td>
<td>0.9V</td>
<td>eMMC digtial power</td>
</tr>
<tr>
<td>H21</td>
<td>VCC1833_QSPI</td>
<td>P</td>
<td>1.8V/3.3V</td>
<td>QSPI IO power</td>
</tr>
<tr>
<td>H22</td>
<td>PCIEC_TX0P</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEC TX0LANEP</td>
</tr>
<tr>
<td>H23</td>
<td>PCIEC_TX0N</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEC TX0LANEN</td>
</tr>
<tr>
<td>H24</td>
<td>AVSS_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>H25</td>
<td>PCIEC_RX0P</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEC RX0LANEP</td>
</tr>
<tr>
<td>H26</td>
<td>PCIEC_RX0N</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEC RX0LANEN</td>
</tr>
<tr>
<td>J14</td>
<td>AVDDU_PHY</td>
<td>P</td>
<td>0.9V</td>
<td>LPDDR PHY core logical power</td>
</tr>
<tr>
<td>J15</td>
<td>AVDDU_PHY</td>
<td>P</td>
<td>0.9V</td>
<td>LPDDR PHY core logical power</td>
</tr>
<tr>
<td>J16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>J17</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>J18</td>
<td>VSSU_EMMC</td>
<td>G</td>
<td>0V</td>
<td>eMMC Ground</td>
</tr>
<tr>
<td>J19</td>
<td>QSPI_VCC_CAP</td>
<td>RO</td>
<td>1.8V</td>
<td>QSPI 1.8V LDO cap</td>
</tr>
<tr>
<td>J20</td>
<td>AVDD09_EMMC</td>
<td>P</td>
<td>0.9V</td>
<td>eMMC digtial power</td>
</tr>
<tr>
<td>J21</td>
<td>AVSS_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>J22</td>
<td>PCIEC_REFCLK_P</td>
<td>AIO</td>
<td>1.8V</td>
<td>PCIEC CKLANEP</td>
</tr>
<tr>
<td>J23</td>
<td>PCIEC_REFCLK_N</td>
<td>AIO</td>
<td>1.8V</td>
<td>PCIEC CKLANEN</td>
</tr>
<tr>
<td>J24</td>
<td>AVSS_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>J25</td>
<td>PCIEC_RX1P</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEC RX1LANEP</td>
</tr>
<tr>
<td>J26</td>
<td>PCIEC_RX1N</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEC RX1LANEN</td>
</tr>
<tr>
<td>K14</td>
<td>AVDD18_PLL</td>
<td>P</td>
<td>1.8</td>
<td>System PLL power supply</td>
</tr>
<tr>
<td>K15</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>K16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core Ground</td>
</tr>
<tr>
<td>K17</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>K18</td>
<td>VSSU_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>K19</td>
<td>VSSU_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>K20</td>
<td>AVDD09_PCIEC</td>
<td>P</td>
<td>0.9V</td>
<td>PCIEC digital power</td>
</tr>
<tr>
<td>K21</td>
<td>AVSS_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>K22</td>
<td>PCIEC_TX1P</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEC TX1LANEP</td>
</tr>
<tr>
<td>K23</td>
<td>PCIEC_TX1N</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEC TX1LANEN</td>
</tr>
<tr>
<td>K24</td>
<td>AVSS_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>K25</td>
<td>PCIEB_RX0P</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEB RX0LANEP</td>
</tr>
<tr>
<td>K26</td>
<td>PCIEB_RX0N</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEB RX0LANEN</td>
</tr>
<tr>
<td>L14</td>
<td>VSSU_PLL</td>
<td>G</td>
<td>0V</td>
<td>System PLL Ground</td>
</tr>
<tr>
<td>L15</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core Ground</td>
</tr>
<tr>
<td>L16</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>L17</td>
<td>VSSU_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>L18</td>
<td>VSSU_PCIEC</td>
<td>G</td>
<td>0V</td>
<td>PCIEC Ground</td>
</tr>
<tr>
<td>L19</td>
<td>AVDD18_PCIEC</td>
<td>P</td>
<td>1.8V</td>
<td>PCIEC analog power</td>
</tr>
<tr>
<td>L20</td>
<td>AVDD09_PCIEB</td>
<td>P</td>
<td>0.9V</td>
<td>PCIEB digital power</td>
</tr>
<tr>
<td>L21</td>
<td>AVDD09_PCIEB</td>
<td>P</td>
<td>0.9V</td>
<td>PCIEB digital power</td>
</tr>
<tr>
<td>L22</td>
<td>PCIEB_TX0P</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEB TX0LANEP</td>
</tr>
<tr>
<td>L23</td>
<td>PCIEB_TX0N</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEB TX0LANEN</td>
</tr>
<tr>
<td>L24</td>
<td>AVSS_PCIEB</td>
<td>G</td>
<td>0V</td>
<td>PCIEB Ground</td>
</tr>
<tr>
<td>L25</td>
<td>PCIEB_REFCLK_P</td>
<td>AIO</td>
<td>1.8V</td>
<td>PCIEB CKLANEP</td>
</tr>
<tr>
<td>L26</td>
<td>PCIEB_REFCLK_N</td>
<td>AIO</td>
<td>1.8V</td>
<td>PCIEB CKLANEN</td>
</tr>
<tr>
<td>M14</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>M15</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>M16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>M17</td>
<td>VSSU_PCIEB</td>
<td>G</td>
<td>0V</td>
<td>PCIEB Ground</td>
</tr>
<tr>
<td>M18</td>
<td>VSSU_PCIEB</td>
<td>G</td>
<td>0V</td>
<td>PCIEB Ground</td>
</tr>
<tr>
<td>M19</td>
<td>AVDD18_PCIEB</td>
<td>P</td>
<td>1.8V</td>
<td>PCIEB analog power</td>
</tr>
<tr>
<td>M20</td>
<td>AVSS_PCIEB</td>
<td>G</td>
<td>0V</td>
<td>PCIEB Ground</td>
</tr>
<tr>
<td>M21</td>
<td>AVSS_PCIEB</td>
<td>G</td>
<td>0V</td>
<td>PCIEB Ground</td>
</tr>
<tr>
<td>M22</td>
<td>PCIEB_TX1P</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEB TX1LANEP</td>
</tr>
<tr>
<td>M23</td>
<td>PCIEB_TX1N</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEB TX1LANEN</td>
</tr>
<tr>
<td>M24</td>
<td>AVSS_PCIEB</td>
<td>G</td>
<td>0V</td>
<td>PCIEB Ground</td>
</tr>
<tr>
<td>M25</td>
<td>PCIEB_RX1P</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEB RX1LANEP</td>
</tr>
<tr>
<td>M26</td>
<td>PCIEB_RX1N</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEB RX1LANEN</td>
</tr>
<tr>
<td>N14</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>N15</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>N16</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>N17</td>
<td>AVSS18_AUD</td>
<td>G</td>
<td>0V</td>
<td>Audio Ground</td>
</tr>
<tr>
<td>N18</td>
<td>AVDD3V3_AUD</td>
<td>P</td>
<td>3.3V</td>
<td>3.3V power for earphone driver</td>
</tr>
<tr>
<td>N19</td>
<td>AVSS18_AUD</td>
<td>G</td>
<td>0V</td>
<td>Audio Ground</td>
</tr>
<tr>
<td>N20</td>
<td>AVSS18_AUD</td>
<td>G</td>
<td>0V</td>
<td>Audio Ground</td>
</tr>
<tr>
<td>N21</td>
<td>NA</td>
<td>P</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>N22</td>
<td>NA</td>
<td>P</td>
<td> -1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>N23</td>
<td>NA</td>
<td>AO</td>
<td>+/-1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>N24</td>
<td>NA</td>
<td>AO</td>
<td>+/-1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>N25</td>
<td>NA</td>
<td>AO</td>
<td>3.3V</td>
<td>NA</td>
</tr>
<tr>
<td>N26</td>
<td>NA</td>
<td>AO</td>
<td>3.3V</td>
<td>NA</td>
</tr>
</tbody>
</table>

### (P~AF, 1~13)

![](static/K1_pinout_3.png)

> **Note.** Definition of symbols used for pin type:
>
> - AO = Analog output
> - AI = Analog input
> - AIO = Analog input/output
> - G = Ground
> - I/O = Input/Output
> - P = Power
> - RO = Reference output

<table>
<tbody>
<tr>
<td><strong>Pin ID</strong></td>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
<td><strong>Power Domain</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>P1</td>
<td>PCIEA_RXN</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEA RXLANEN</td>
</tr>
<tr>
<td>P2</td>
<td>PCIEA_RXP</td>
<td>AI</td>
<td>1.8V</td>
<td>PCIEA RXLANEP</td>
</tr>
<tr>
<td>P3</td>
<td>AVSS_USB</td>
<td>G</td>
<td>0V</td>
<td>USB2.0 Ground</td>
</tr>
<tr>
<td>P4</td>
<td>PCIEA_R_EXT</td>
<td>AO</td>
<td>1.8V</td>
<td>PCIEA External calibration resistor</td>
</tr>
<tr>
<td>P5</td>
<td>AVSS_USB</td>
<td>G</td>
<td>0V</td>
<td>USB2.0 Ground</td>
</tr>
<tr>
<td>P6</td>
<td>AVDD18_USB</td>
<td>P</td>
<td>1.8V<br/></td>
<td>USB2.0 1.8V power</td>
</tr>
<tr>
<td>P7</td>
<td>AVDD09_USB</td>
<td>P</td>
<td>0.9V</td>
<td>USB2.0 digital power</td>
</tr>
<tr>
<td>P8</td>
<td>AVDD09_USB</td>
<td>P</td>
<td>0.9V</td>
<td>USB2.0 digital power</td>
</tr>
<tr>
<td>P9</td>
<td>AVDD33_USB</td>
<td>P</td>
<td>3.3V</td>
<td>USB2.0 3.3V power</td>
</tr>
<tr>
<td>P10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>P11</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>P12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>P13</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>R1</td>
<td>PCIEA_REFCLK_N</td>
<td>AIO</td>
<td>1.8V</td>
<td>PCIEA CKLANEN</td>
</tr>
<tr>
<td>R2</td>
<td>PCIEA_REFCLK_P</td>
<td>AIO</td>
<td>1.8V</td>
<td>PCIEA CKLANEP</td>
</tr>
<tr>
<td>R3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core Ground</td>
</tr>
<tr>
<td>R4</td>
<td>USB1_DN</td>
<td>AIO</td>
<td>3.3V</td>
<td>USB2.0_1 D- differential data line</td>
</tr>
<tr>
<td>R5</td>
<td>USB1_DP</td>
<td>AIO</td>
<td>3.3V</td>
<td>USB2.0_1 D+ differential data line</td>
</tr>
<tr>
<td>R6</td>
<td>AVDD18_DSI1</td>
<td>P</td>
<td>1.8V</td>
<td>DSI analog power</td>
</tr>
<tr>
<td>R7</td>
<td>AVSS_USB</td>
<td>G</td>
<td>0V</td>
<td>USB2.0 Ground</td>
</tr>
<tr>
<td>R8</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>R9</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>R10</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>R11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>R12</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>R13</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>T1</td>
<td>MIPI_DSI1_D3N</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA3LANEN</td>
</tr>
<tr>
<td>T2</td>
<td>MIPI_DSI1_D3P</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA3LANEP</td>
</tr>
<tr>
<td>T3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core ground</td>
</tr>
<tr>
<td>T4</td>
<td>USB0_DN</td>
<td>AIO</td>
<td>3.3V</td>
<td>USB2.0_0 D- differential data line</td>
</tr>
<tr>
<td>T5</td>
<td>USB0_DP</td>
<td>AIO</td>
<td>3.3V</td>
<td>USB2.0_0 D+ differential data line</td>
</tr>
<tr>
<td>T6</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core ground</td>
</tr>
<tr>
<td>T7</td>
<td>AVDD09_DSI1</td>
<td>P</td>
<td>0.9V</td>
<td>DSI digital power</td>
</tr>
<tr>
<td>T8</td>
<td>AVDD12_DSI1</td>
<td>P</td>
<td>1.2V</td>
<td>DSI driver power</td>
</tr>
<tr>
<td>T9</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>T10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T11</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>T12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T13</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U1</td>
<td>MIPI_DSI1_D2N</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA2LANEN</td>
</tr>
<tr>
<td>U2</td>
<td>MIPI_DSI1_D2P</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA2LANEP</td>
</tr>
<tr>
<td>U3</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>U4</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>U5</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>U6</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U7</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>U8</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U9</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>U10</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>U12</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U13</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V1</td>
<td>MIPI_DSI1_CLKN</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI CKLANEN</td>
</tr>
<tr>
<td>V2</td>
<td>MIPI_DSI1_CLKP</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI CKLANEP</td>
</tr>
<tr>
<td>V3</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>V4</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>V5</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>V6</td>
<td>AVSS_DSI1</td>
<td>G</td>
<td>0V</td>
<td>DSI Ground</td>
</tr>
<tr>
<td>V7</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>V8</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V9</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>V10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V11</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>V12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V13</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W1</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W2</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W4</td>
<td>MIPI_DSI1_D1N</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA1LANEN</td>
</tr>
<tr>
<td>W5</td>
<td>MIPI_DSI1_D1P</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA1LANEP</td>
</tr>
<tr>
<td>W6</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W7</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W8</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W9</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W10</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W12</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W13</td>
<td>GPIO3_VCC_CAP</td>
<td>RO</td>
<td>1.8V</td>
<td>GPIO3 1.8V LDO cap</td>
</tr>
<tr>
<td>Y1</td>
<td>PRI_TRST_N</td>
<td>I/O</td>
<td>1.8V</td>
<td>JTAG reset</td>
</tr>
<tr>
<td>Y2</td>
<td>GPIO_74</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 74</td>
</tr>
<tr>
<td>Y3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y4</td>
<td>MIPI_DSI1_D0N</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA0LANEN</td>
</tr>
<tr>
<td>Y5</td>
<td>MIPI_DSI1_D0P</td>
<td>AO</td>
<td>1.2V</td>
<td>DSI DATA0LANEP</td>
</tr>
<tr>
<td>Y6</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y7</td>
<td>AVDD33_HDMI</td>
<td>P</td>
<td>3.3V</td>
<td>HDMI 3.3V power</td>
</tr>
<tr>
<td>Y8</td>
<td>AVDD33_HDMI</td>
<td>P</td>
<td>3.3V</td>
<td>HDMI 3.3V power</td>
</tr>
<tr>
<td>Y9</td>
<td>AVDD09_HDMI</td>
<td>P</td>
<td>0.9V</td>
<td>HDMI digtial power</td>
</tr>
<tr>
<td>Y10</td>
<td>AVDD09_HDMI</td>
<td>P</td>
<td>0.9V</td>
<td>HDMI digtial power</td>
</tr>
<tr>
<td>Y11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y13</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA1</td>
<td>PRI_TCK</td>
<td>I/O</td>
<td>1.8V</td>
<td>JTAG clock</td>
</tr>
<tr>
<td>AA2</td>
<td>PRI_TDO</td>
<td>I/O</td>
<td>1.8V</td>
<td>JTAG output data</td>
</tr>
<tr>
<td>AA3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA4</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA5</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA6</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA7</td>
<td>AVSS_HDMI</td>
<td>G</td>
<td>0V</td>
<td>HDMI Ground</td>
</tr>
<tr>
<td>AA8</td>
<td>HDMI_TX2N</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI data2n</td>
</tr>
<tr>
<td>AA9</td>
<td>AVDD18_HDMI</td>
<td>P</td>
<td>1.8V</td>
<td>HDMI 1.8V power</td>
</tr>
<tr>
<td>AA10</td>
<td>AVDD18_HDMI</td>
<td>P</td>
<td>1.8V</td>
<td>HDMI 1.8V power</td>
</tr>
<tr>
<td>AA11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA13</td>
<td>VCC1833_GPIO3</td>
<td>P</td>
<td>1.8V/3.3V</td>
<td>GPIO3 IO power</td>
</tr>
<tr>
<td>AB1</td>
<td>PRI_TDI</td>
<td>I/O</td>
<td>1.8V</td>
<td>JTAG input data</td>
</tr>
<tr>
<td>AB2</td>
<td>PRI_TMS</td>
<td>I/O</td>
<td>1.8V</td>
<td>JTAG mode selection</td>
</tr>
<tr>
<td>AB3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB4</td>
<td>HDMI_TXCN</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI clkn</td>
</tr>
<tr>
<td>AB5</td>
<td>HDMI_TX0N</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI data0n</td>
</tr>
<tr>
<td>AB6</td>
<td>AVSS_HDMI</td>
<td>G</td>
<td>0V</td>
<td>HDMI Ground</td>
</tr>
<tr>
<td>AB7</td>
<td>HDMI_TX1N</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI data1n</td>
</tr>
<tr>
<td>AB8</td>
<td>HDMI_TX2P</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI data2p</td>
</tr>
<tr>
<td>AB9</td>
<td>AVSS_HDMI</td>
<td>G</td>
<td>0V</td>
<td>HDMI Ground</td>
</tr>
<tr>
<td>AB10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB11</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB12</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB13</td>
<td>GPIO_51</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General purpose I/O 51</td>
</tr>
<tr>
<td>AC1</td>
<td>GPIO_61</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 61</td>
</tr>
<tr>
<td>AC2</td>
<td>GPIO_62</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 62</td>
</tr>
<tr>
<td>AC3</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AC4</td>
<td>HDMI_TXCP</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI clkp</td>
</tr>
<tr>
<td>AC5</td>
<td>HDMI_TX0P</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI data0p</td>
</tr>
<tr>
<td>AC6</td>
<td>AVSS_HDMI</td>
<td>G</td>
<td>0V</td>
<td>HDMI Ground</td>
</tr>
<tr>
<td>AC7</td>
<td>HDMI_TX1P</td>
<td>AO</td>
<td>1.8V</td>
<td>HDMI data1p</td>
</tr>
<tr>
<td>AC8</td>
<td>AVSS_HDMI</td>
<td>G</td>
<td>0V</td>
<td>HDMI Ground</td>
</tr>
<tr>
<td>AC9</td>
<td>AVSS_HDMI</td>
<td>G</td>
<td>0V</td>
<td>HDMI Ground</td>
</tr>
<tr>
<td>AC10</td>
<td>GPIO_86</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 86</td>
</tr>
<tr>
<td>AC11</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AC12</td>
<td>GPIO_52</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 52</td>
</tr>
<tr>
<td>AC13</td>
<td>GPIO_47</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 47</td>
</tr>
<tr>
<td>AD1</td>
<td>GPIO_59</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 59</td>
</tr>
<tr>
<td>AD2</td>
<td>GPIO_60</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 60</td>
</tr>
<tr>
<td>AD3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AD4</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AD5</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AD6</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AD7</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AD8</td>
<td>GPIO_87</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 87</td>
</tr>
<tr>
<td>AD9</td>
<td>GPIO_85</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 85</td>
</tr>
<tr>
<td>AD10</td>
<td>PMIC_INT_N</td>
<td>I/O</td>
<td>1.8V</td>
<td>PMIC interrupt</td>
</tr>
<tr>
<td>AD11</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AD12</td>
<td>GPIO_50</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 50</td>
</tr>
<tr>
<td>AD13</td>
<td>GPIO_48</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 48</td>
</tr>
<tr>
<td>AE1</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AE2</td>
<td>MPLL_TST_AD</td>
<td>AIO</td>
<td>1.8V</td>
<td>Analog testpin</td>
</tr>
<tr>
<td>AE3</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AE4</td>
<td>GPIO_92</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 92</td>
</tr>
<tr>
<td>AE5</td>
<td>GPIO_90</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 90</td>
</tr>
<tr>
<td>AE6</td>
<td>GPIO_91</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 91</td>
</tr>
<tr>
<td>AE7</td>
<td>GPIO_89</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 89</td>
</tr>
<tr>
<td>AE8</td>
<td>GPIO_84</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 84</td>
</tr>
<tr>
<td>AE9</td>
<td>GPIO_81</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 81</td>
</tr>
<tr>
<td>AE10</td>
<td>DVL0</td>
<td>I/O</td>
<td>1.8V</td>
<td>Hardware dynamic voltage regulation signal0</td>
</tr>
<tr>
<td>AE11</td>
<td>PWR_SCL</td>
<td>I/O</td>
<td>1.8V</td>
<td>PMIC I2C bus clock</td>
</tr>
<tr>
<td>AE12</td>
<td>EXT_32K_IN</td>
<td>I/O</td>
<td>1.8V</td>
<td>32K clock input</td>
</tr>
<tr>
<td>AE13</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF1</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF2</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF3</td>
<td>RESET_IN_N</td>
<td>I/O</td>
<td>1.8V</td>
<td>Reset input</td>
</tr>
<tr>
<td>AF4</td>
<td>JTAG_SEL</td>
<td>I/O</td>
<td>1.8V</td>
<td>Primary JTAG selection</td>
</tr>
<tr>
<td>AF5</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF6</td>
<td>GPIO_88</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 88</td>
</tr>
<tr>
<td>AF7</td>
<td>GPIO_82</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 82</td>
</tr>
<tr>
<td>AF8</td>
<td>GPIO_83</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 83</td>
</tr>
<tr>
<td>AF9</td>
<td>DVL1</td>
<td>I/O</td>
<td>1.8V</td>
<td>Hardware dynamic voltage regulation signal1</td>
</tr>
<tr>
<td>AF10</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF11</td>
<td>SLEEP_OUT</td>
<td>I/O</td>
<td>1.8V</td>
<td>VCXO enabling</td>
</tr>
<tr>
<td>AF12</td>
<td>PWR_SDA</td>
<td>I/O</td>
<td>1.8V</td>
<td>PMIC I2C bus data/address</td>
</tr>
<tr>
<td>AF13</td>
<td>GPIO_49</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 49</td>
</tr>
</tbody>
</table>

### (P~AF, 14~26)

![](static/K1_pinout_4.png)

> **Note.** Definition of symbols used for pin type:
>
> - AO = Analog output
> - AI = Analog input
> - AIO = Analog input/output
> - G = Ground
> - I/O = Input/Output
> - P = Power
> - RO = Reference output

<table>
<tbody>
<tr>
<td><strong>Pin ID</strong></td>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
<td><strong>Power Domain</strong></td>
<td><strong>Function</strong></td>
</tr>
<tr>
<td>P14</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>P15</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>P16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>P17</td>
<td>AUD_GNDSNS</td>
<td>G<br/></td>
<td>0V</td>
<td>Headphone sense_Ground</td>
</tr>
<tr>
<td>P18</td>
<td>AVDD18_AUD</td>
<td>P</td>
<td>1.8V</td>
<td>1.8V power for audio</td>
</tr>
<tr>
<td>P19</td>
<td>AVDD18_AUD</td>
<td>P</td>
<td>1.8V</td>
<td>1.8V power for audio</td>
</tr>
<tr>
<td>P20</td>
<td>NA</td>
<td>AO</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>P21</td>
<td>NA</td>
<td>AO</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>P22</td>
<td>NA</td>
<td>AO</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>P23</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>P24</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>P25</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>P26</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>R14</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>R15</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core Ground</td>
</tr>
<tr>
<td>R16</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>R17</td>
<td>AUD_VSSU</td>
<td>G</td>
<td>0V</td>
<td>Audio Ground</td>
</tr>
<tr>
<td>R18</td>
<td>AUD_VDDU09</td>
<td>P</td>
<td>0.9V</td>
<td>0.9V power for audio</td>
</tr>
<tr>
<td>R19</td>
<td>AUD_REFGND</td>
<td>G</td>
<td>0V</td>
<td>Audio Reference Ground</td>
</tr>
<tr>
<td>R20</td>
<td>NA<br/></td>
<td>AO<br/></td>
<td>1.8V</td>
<td>NA<br/></td>
</tr>
<tr>
<td>R21</td>
<td>AUD_AUREF10</td>
<td>RO</td>
<td>1.8V</td>
<td>Audio reference voltage</td>
</tr>
<tr>
<td>R22</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>R23</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>R24</td>
<td>VSS</td>
<td>G<br/></td>
<td>0V</td>
<td>Digital core ground</td>
</tr>
<tr>
<td>R25</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>R26</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>T14</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T15</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>T16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T17</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>T18</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T19</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T21</td>
<td>AVSS18_AUD</td>
<td>G</td>
<td>0V</td>
<td>Audio Ground</td>
</tr>
<tr>
<td>T22</td>
<td>AVSS18_AUD</td>
<td>G</td>
<td>0V</td>
<td>Audio Ground</td>
</tr>
<tr>
<td>T23</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>T24</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>T25</td>
<td>NA</td>
<td>AO</td>
<td>3.3V</td>
<td>NA</td>
</tr>
<tr>
<td>T26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core ground</td>
</tr>
<tr>
<td>U14</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U15</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>U16</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>U17</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>U18</td>
<td>VCC_M1_FB</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power FeedBack</td>
</tr>
<tr>
<td>U19</td>
<td>VSS_FB</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground FeedBack</td>
</tr>
<tr>
<td>U20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital core ground</td>
</tr>
<tr>
<td>U21</td>
<td>GPIO_123</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 123</td>
</tr>
<tr>
<td>U22</td>
<td>GPIO_125</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 125</td>
</tr>
<tr>
<td>U23</td>
<td>NA</td>
<td>AI</td>
<td>1.8V</td>
<td>NA</td>
</tr>
<tr>
<td>U24</td>
<td>NA</td>
<td>AO</td>
<td>3.3V</td>
<td>NA</td>
</tr>
<tr>
<td>U25</td>
<td>GPIO_126</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 126</td>
</tr>
<tr>
<td>U26</td>
<td>GPIO_127</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 127</td>
</tr>
<tr>
<td>V14</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V15</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>V16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V17</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>V18</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V19</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V21</td>
<td>GPIO_121</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 121</td>
</tr>
<tr>
<td>V22</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V23</td>
<td>GPIO_124</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 124</td>
</tr>
<tr>
<td>V24</td>
<td>GPIO_120</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 120</td>
</tr>
<tr>
<td>V25</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>V26</td>
<td>GPIO_122</td>
<td>I/O</td>
<td>1.8V</td>
<td>General purpose I/O 122</td>
</tr>
<tr>
<td>W14</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W15</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W16</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W17</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W18</td>
<td>VCC_M1</td>
<td>P</td>
<td>0.9V</td>
<td>Digital Core power</td>
</tr>
<tr>
<td>W19</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W21</td>
<td>GPIO_110</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 110</td>
</tr>
<tr>
<td>W22</td>
<td>GPIO_117</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 117</td>
</tr>
<tr>
<td>W23</td>
<td>GPIO_116</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 116</td>
</tr>
<tr>
<td>W24</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>W25</td>
<td>GPIO_119</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 119</td>
</tr>
<tr>
<td>W26</td>
<td>GPIO_118</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 118</td>
</tr>
<tr>
<td>Y14</td>
<td>MMC1_VCC_CAP</td>
<td>RO</td>
<td>1.8V</td>
<td>SD card 1.8V LDO cap</td>
</tr>
<tr>
<td>Y15</td>
<td>GPIO2_VCC_CAP</td>
<td>RO</td>
<td>1.8V</td>
<td>GPIO2 1.8V LDO cap</td>
</tr>
<tr>
<td>Y16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y17</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y18</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y19</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y21</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>Y22</td>
<td>GPIO_26</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 26</td>
</tr>
<tr>
<td>Y23</td>
<td>GPIO_27</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 27</td>
</tr>
<tr>
<td>Y24</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>Y25</td>
<td>GPIO_28</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 28</td>
</tr>
<tr>
<td>Y26</td>
<td>GPIO_115</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 115</td>
</tr>
<tr>
<td>AA14</td>
<td>VCC1833_MMC1</td>
<td>P</td>
<td>1.8V/3.3V</td>
<td>SD card IO power</td>
</tr>
<tr>
<td>AA15</td>
<td>VCC1833_GPIO2</td>
<td>P</td>
<td>1.8V/3.3V</td>
<td>GPIO2 IO power</td>
</tr>
<tr>
<td>AA16</td>
<td>MMC1_DAT2</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>SD card data 2</td>
</tr>
<tr>
<td>AA17</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA18</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AA19</td>
<td>GPIO_32</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 32</td>
</tr>
<tr>
<td>AA20</td>
<td>GPIO_29</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 29</td>
</tr>
<tr>
<td>AA21</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AA22</td>
<td>GPIO_21</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 21</td>
</tr>
<tr>
<td>AA23</td>
<td>GPIO_24</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 24</td>
</tr>
<tr>
<td>AA24</td>
<td>GPIO_23</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 23</td>
</tr>
<tr>
<td>AA25</td>
<td>GPIO_25</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 25</td>
</tr>
<tr>
<td>AA26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB14</td>
<td>MMC1_DAT0</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>SD card data 0</td>
</tr>
<tr>
<td>AB15</td>
<td>GPIO_78</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 78</td>
</tr>
<tr>
<td>AB16</td>
<td>GPIO_77</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 77</td>
</tr>
<tr>
<td>AB17</td>
<td>GPIO_02</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 02</td>
</tr>
<tr>
<td>AB18</td>
<td>GPIO_03</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 03</td>
</tr>
<tr>
<td>AB19</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB21</td>
<td>GPIO_41</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 41</td>
</tr>
<tr>
<td>AB22</td>
<td>GPIO_44</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 44</td>
</tr>
<tr>
<td>AB23</td>
<td>GPIO_19</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 19</td>
</tr>
<tr>
<td>AB24</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AB25</td>
<td>GPIO_20</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 20</td>
</tr>
<tr>
<td>AB26</td>
<td>GPIO_22</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 22</td>
</tr>
<tr>
<td>AC14</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AC15</td>
<td>GPIO_79</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 79</td>
</tr>
<tr>
<td>AC16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AC17</td>
<td>GPIO_05</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 05</td>
</tr>
<tr>
<td>AC18</td>
<td>GPIO_00</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 00</td>
</tr>
<tr>
<td>AC19</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AC20</td>
<td>GPIO_31</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 31</td>
</tr>
<tr>
<td>AC21</td>
<td>GPIO_34</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 34</td>
</tr>
<tr>
<td>AC22</td>
<td>GPIO_42</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 42</td>
</tr>
<tr>
<td>AC23</td>
<td>GPIO_43</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 43</td>
</tr>
<tr>
<td>AC24</td>
<td>GPIO_17</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 17</td>
</tr>
<tr>
<td>AC25</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AC26</td>
<td>GPIO_18</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 18</td>
</tr>
<tr>
<td>AD14</td>
<td>MMC1_CMD</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>SD card command</td>
</tr>
<tr>
<td>AD15</td>
<td>GPIO_76</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 76</td>
</tr>
<tr>
<td>AD16</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AD17</td>
<td>GPIO_04</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 04</td>
</tr>
<tr>
<td>AD18</td>
<td>GPIO_01</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 01</td>
</tr>
<tr>
<td>AD19</td>
<td>GPIO_30</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 30</td>
</tr>
<tr>
<td>AD20</td>
<td>GPIO_33</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 33</td>
</tr>
<tr>
<td>AD21</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AD22</td>
<td>VCC18_GPIO</td>
<td>P</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>AD23</td>
<td>GPIO_14</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 14</td>
</tr>
<tr>
<td>AD24</td>
<td>GPIO_12</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 12</td>
</tr>
<tr>
<td>AD25</td>
<td>GPIO_16</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 16</td>
</tr>
<tr>
<td>AD26</td>
<td>GPIO_15</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 15</td>
</tr>
<tr>
<td>AE14</td>
<td>MMC1_CLK</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>SD card clock</td>
</tr>
<tr>
<td>AE15</td>
<td>MMC1_DAT3</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>SD card data 3</td>
</tr>
<tr>
<td>AE16</td>
<td>GPIO_75</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 75</td>
</tr>
<tr>
<td>AE17</td>
<td>GPIO_11</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 11</td>
</tr>
<tr>
<td>AE18</td>
<td>GPIO_07</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 07</td>
</tr>
<tr>
<td>AE19</td>
<td>GPIO_10</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 10</td>
</tr>
<tr>
<td>AE20</td>
<td>GPIO_37</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 37</td>
</tr>
<tr>
<td>AE21</td>
<td>GPIO_35</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 35</td>
</tr>
<tr>
<td>AE22</td>
<td>GPIO_38</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 38</td>
</tr>
<tr>
<td>AE23</td>
<td>GPIO_46</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 46</td>
</tr>
<tr>
<td>AE24</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AE25</td>
<td>GPIO_13</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 13</td>
</tr>
<tr>
<td>AE26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF14</td>
<td>MMC1_DAT1</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>SD card  data 1</td>
</tr>
<tr>
<td>AF15</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF16</td>
<td>GPIO_80</td>
<td>I/O</td>
<td>1.8V/3.3V</td>
<td>General Purpose I/O 80</td>
</tr>
<tr>
<td>AF17</td>
<td>GPIO_08</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 08</td>
</tr>
<tr>
<td>AF18</td>
<td>GPIO_06</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 06</td>
</tr>
<tr>
<td>AF19</td>
<td>GPIO_09</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 09</td>
</tr>
<tr>
<td>AF20</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF21</td>
<td>GPIO_40</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 40</td>
</tr>
<tr>
<td>AF22</td>
<td>GPIO_36</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 36</td>
</tr>
<tr>
<td>AF23</td>
<td>GPIO_39</td>
<td>I/O</td>
<td>1.8V<br/></td>
<td>General Purpose I/O 39</td>
</tr>
<tr>
<td>AF24</td>
<td>GPIO_45</td>
<td>I/O</td>
<td>1.8V</td>
<td>General Purpose I/O 45</td>
</tr>
<tr>
<td>AF25</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
<tr>
<td>AF26</td>
<td>VSS</td>
<td>G</td>
<td>0V</td>
<td>Digital Core ground</td>
</tr>
</tbody>
</table>

## 4.3 I/O Pin Parameters

### For 1.8V I/O Pins

<table>
<tbody>
<tr>
<td><strong>Power Domain</strong></td>
<td><strong>Symbol</strong></td>
<td><strong>Description</strong></td>
<td><strong>Min</strong></td>
<td><strong>Typ</strong></td>
<td><strong>Max</strong></td>
</tr>
<tr>
<td rowspan=5 colspan=1>1.8V Input</td>
<td>Vih</td>
<td>High level input</td>
<td>VCC0.7V</td>
<td>1.8V</td>
<td>VCC+0.2V</td>
</tr>
<tr>
<td>Vil</td>
<td>Low level input</td>
<td>-0.3V</td>
<td>0V</td>
<td>VCCx0.3V</td>
</tr>
<tr>
<td>Rpu</td>
<td>Pull up resister</td>
<td>55kOhm</td>
<td>79KOhm</td>
<td>121kOhm</td>
</tr>
<tr>
<td>Rpd</td>
<td>Pull down resister</td>
<td>51kOhm</td>
<td>87kOhm</td>
<td>169kOhm</td>
</tr>
<tr>
<td>Iil</td>
<td>Input leakage current<br/>Pad in input mode</td>
<td></td>
<td></td>
<td>10uA</td>
</tr>
<tr>
<td rowspan=4 colspan=1>1.8V Ouput</td>
<td>Voh</td>
<td>High level output</td>
<td>VCC-0.2V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vol</td>
<td>Low level output</td>
<td></td>
<td></td>
<td>0.2V</td>
</tr>
<tr>
<td>Iol DCS[1:0]=<br/>00<br/>01<br/>10<br/>11</td>
<td>Low level output current when <br/>Vpad=0.2V</td>
<td><br/>13mA<br/>25mA<br/>37mA<br/>49mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ioh DCS[1:0]=<br/>00<br/>01<br/>10<br/>11</td>
<td>High level output current when<br/>Vpad=VCC-0.2V</td>
<td><br/>11mA<br/>21mA<br/>32mA<br/>42mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### For 3.3V I/O Pins

<table>
<tbody>
<tr>
<td><strong>Power Domain</strong></td>
<td><strong>Symbol</strong></td>
<td><strong>Description</strong></td>
<td><strong>Min</strong></td>
<td><strong>Typ</strong></td>
<td><strong>Max</strong></td>
</tr>
<tr>
<td rowspan=5 colspan=1>3.3V Input</td>
<td>Vih</td>
<td>High level input</td>
<td>2V</td>
<td> </td>
<td>VCC+0.3V</td>
</tr>
<tr>
<td>Vil</td>
<td>Low level input</td>
<td>-0.3V</td>
<td>0V</td>
<td>0.8V</td>
</tr>
<tr>
<td>Rpu</td>
<td>Pull up resister</td>
<td>26kOhm</td>
<td>47kOhm</td>
<td>72kOhm</td>
</tr>
<tr>
<td>Rpd</td>
<td>Pull down resister</td>
<td>27kOhm</td>
<td>54kOhm</td>
<td>267kOhm</td>
</tr>
<tr>
<td>Iil</td>
<td>Input leakage current</td>
<td></td>
<td></td>
<td>10uA</td>
</tr>
<tr>
<td rowspan=4 colspan=1>3.3V Ouput</td>
<td>Voh</td>
<td>High level output</td>
<td>2.4V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vol</td>
<td>Low level output</td>
<td></td>
<td></td>
<td>0.4V</td>
</tr>
<tr>
<td>Iol DS[2:0]=<br/>000<br/>001<br/>010<br/>011<br/>100<br/>101<br/>110<br/>111</td>
<td>Low level output current when <br/>Vpad=0.4V<br/></td>
<td><br/>7mA<br/>10mA<br/>14mA<br/>18mA<br/>21mA<br/>24mA<br/>28mA<br/>31mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ioh DS[2:0]=<br/>000<br/>001<br/>010<br/>011<br/>100<br/>101<br/>110<br/>111</td>
<td>High level output current when<br/>Vpad=VCC-0.5V<br/></td>
<td><br/>7mA<br/>10mA<br/>13mA<br/>16mA<br/>19mA<br/>23mA<br/>26mA<br/>29mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## 4.4 Multiplexed Signal/Pin Functions

The **Function 0** through 7 signals is assigned to the I/O pins of K1.

Most I/O pins of K1 are multi-function allowing them to be configured for one of several available functions using Multi-Function Pin Registers (MFPRs). Additionally, some functions can be configured to be present on several different pins.

The assigned signals are organized by their functions (e.g. power supply, clock, etc.) which are arranged in groups according to their interfaces (e.g. JTAG, SPIx, etc.) as per description in the following subsections (sorted alphabetically for user convenience).

> **Note. **Definition of symbols used for signal/pin type:
>
> - I = Input
> - O = Output
> - I/O = Input/Output
> - OD = Open-Drain
> - RO = Reference output

### JTAG

#### Primary

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>PRI_TCK</td>
<td>I</td>
<td>Primary JTAG interface 1 test clock.<br/>Used for all transfers on the JTAG test interface.</td>
</tr>
<tr>
<td>PRI_TDI</td>
<td>I</td>
<td>Primary JTAG interface 1 test data input.<br/>Used to send data from the JTAG controller to the K1 processor. This pin has an internal pullup resistor.</td>
</tr>
<tr>
<td>PRI_TDO</td>
<td>O</td>
<td>Primary JTAG Interface 1 test data output<br/>Used to return data from the K1 processor to the JTAG controller.</td>
</tr>
<tr>
<td>PRI_TMS</td>
<td>I</td>
<td>Primary JTAG Interface 1 test mode select.<br/>Used to select the test mode required from the JTAG controller. This pin has an internal pullup resistor.</td>
</tr>
<tr>
<td>PRI_TRSTn<br/></td>
<td>I</td>
<td>Primary JTAG Interface 1 test reset.<br/>Used for IEEE 1194.1 test reset.</td>
</tr>
<tr>
<td>VCXO_OUT</td>
<td>O</td>
<td>24 MHz VCXO output clock</td>
</tr>
<tr>
<td>VCXO_REQ</td>
<td>I</td>
<td>OCLK1 request </td>
</tr>
</tbody>
</table>

#### Secondary

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>SEC2_TCK</td>
<td>I</td>
<td>Secondary JTAG Interface 2 test clock.<br/>Used for all transfers on the JTAG test interface.</td>
</tr>
<tr>
<td>SEC2_TDI</td>
<td>I</td>
<td>Secondary JTAG Interface 2 test data input.<br/>Used to send data from the JTAG controller to the K1 processor. This pin has an internal pullup resistor.</td>
</tr>
<tr>
<td>SEC2_TDO</td>
<td>O</td>
<td>Secondary JTAG Interface 2 test data output.<br/>Used to return data from the K1 processor to the JTAG controller.</td>
</tr>
<tr>
<td>SEC2_TMS</td>
<td>I</td>
<td>Secondary JTAG Interface 2 test mode select.<br/>Used to select the test mode required from the JTAG controller. This pin has an internal pullup resistor.</td>
</tr>
<tr>
<td>SEC2_TRSTn</td>
<td>I</td>
<td>Secondary JTAG Interface 2 test reset.<br/>Used for IEEE 1194.1 test reset.</td>
</tr>
</tbody>
</table>

### Keypad Controller

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>KP_DK[4: 0]</td>
<td>I</td>
<td>Keypad direct key inputs [4: 0]</td>
</tr>
<tr>
<td>KP_MKIN[3: 0]</td>
<td>I</td>
<td>Keypad matrix key inputs [3: 0]</td>
</tr>
<tr>
<td>KP_MKOUT[3: 0]</td>
<td>O</td>
<td>Keypad matrix key outputs [3: 0]</td>
</tr>
</tbody>
</table>

### Miscellaneous

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>MPLL_TST_CK</td>
<td> </td>
<td>PLL test pin</td>
</tr>
<tr>
<td>MN_CLK_OUT</td>
<td>O</td>
<td>Fractional (M/N) divided clock.<br/>Main PMU general purpose M/N fractional clock divider clock output. <br/>CLK_REQ must be set as Function 0 and pulled high for the 13 MHz clock to be output on GPIO[122] (MN_CLK_OUT).</td>
</tr>
<tr>
<td>Sleep_OUT</td>
<td>O</td>
<td>PMIC sleep setting</td>
</tr>
</tbody>
</table>

### SPIx

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>SPIx_FRM<br/></td>
<td>I/O<br/></td>
<td>Synchronous serial port frame 0/2.<br/>The serial frame sync can be configured as an output (master mode operation) or an input (slave mode operation).</td>
</tr>
<tr>
<td>SPIx_RXD</td>
<td>I</td>
<td>Synchronous serial port receive data 0/2.<br/>Serial data latched using the bit clock.</td>
</tr>
<tr>
<td>SPIx_SCLK</td>
<td>I/O</td>
<td>Synchronous serial port clock 0/2.<br/>The serial bit clock can be configured as an output (master mode operation) or an input (slave mode operation).</td>
</tr>
<tr>
<td>SPIx_TXD</td>
<td>O</td>
<td>Synchronous serial port transmit data 0/2.<br/>Serial data driven out synchronously with the bit clock.</td>
</tr>
</tbody>
</table>

### TWSI

#### Dedicated

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>PWR_SDA</td>
<td>I/O</td>
<td>TWSI serial data/address signal</td>
</tr>
<tr>
<td>PWR_SCL</td>
<td>I/O</td>
<td>TWSI serial clock line signal</td>
</tr>
</tbody>
</table>

#### Common

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>I2Cx_SCL</td>
<td>I/O,OD</td>
<td>TWSIx clock</td>
</tr>
<tr>
<td>I2Cx_SDA</td>
<td>I/O,OD</td>
<td>TWSIx data</td>
</tr>
</tbody>
</table>

### UARTx

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>UARTx_CTSn</td>
<td>I</td>
<td>UARTx clear-to-send</td>
</tr>
<tr>
<td>UARTx_RTSn</td>
<td>O</td>
<td>UARTx request-to-send</td>
</tr>
<tr>
<td>UARTx_RXD</td>
<td>I</td>
<td>UARTx receive data</td>
</tr>
<tr>
<td>UARTx_TXD</td>
<td>O</td>
<td>UARTx transmit data</td>
</tr>
</tbody>
</table>

### USB

<table>
<tbody>
<tr>
<td rowspan=1 colspan=2><strong>Signal/Pin</strong></td>
<td rowspan=2 colspan=1><strong>Description</strong></td>
</tr>
<tr>
<td><strong>Name</strong></td>
<td><strong>Type</strong></td>
</tr>
<tr>
<td>USBx_N</td>
<td>I/O</td>
<td rowspan=2 colspan=1>USB D</td>
</tr>
<tr>
<td>USBx_P</td>
<td>I/O</td>
</tr>
<tr>
<td>VBUS_ON</td>
<td>I</td>
<td>USB VBUS present indicator</td>
</tr>
</tbody>
</table>

## 4.5 Multi-Function I/O Pin Assignments

All functions that are assigned to a pin as its primary functions are tabled below.

<table>
<tbody>
<tr>
<td><strong>Group</strong></td>
<td><strong>Pad Name</strong></td>
<td><strong>Default Pulling</strong></td>
<td><strong>Pad Edge Detected</strong></td>
<td><strong>Function 0</strong></td>
<td><strong>Function 1</strong></td>
<td><strong>Function 2</strong></td>
<td><strong>Function 3</strong></td>
<td><strong>Function 4</strong></td>
<td><strong>Function 5</strong></td>
<td><strong>Function 6</strong></td>
</tr>
<tr>
<td rowspan=6 colspan=1>QSPI</td>
<td>QSPI_DAT3</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>QSPI_DAT[3]/strap[3]</td>
<td>GPIO[98]</td>
<td> <br/></td>
<td>UART1_TXD &lt;secure domain&gt;</td>
<td> <br/></td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>QSPI_DAT2</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>QSPI_DAT[2]/strap[2]</td>
<td>GPIO[99]<br/></td>
<td> <br/></td>
<td>UART1_RXD &lt;secure domain&gt;</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>QSPI_DAT1</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>QSPI_DAT[1]/strap[1]</td>
<td>GPIO[100]</td>
<td> </td>
<td>UART1_CTS &lt;secure domain&gt;</td>
<td>UART4_TXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>QSPI_DAT0</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>QSPI_DAT[0]/strap[0]</td>
<td>GPIO[101]</td>
<td> </td>
<td>UART1_RTS &lt;secure domain&gt;</td>
<td>UART4_RXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>QSPI_CLK</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>QSPI_CLK</td>
<td>GPIO[102]</td>
<td> </td>
<td>UART5_TXD</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>QSPI_CS1</td>
<td>UP</td>
<td>ENABLE</td>
<td>QSPI_CS1</td>
<td>GPIO[103]</td>
<td> </td>
<td>UART5_RXD</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=6 colspan=1>SD/MMC<br/></td>
<td>MMC1_DAT3</td>
<td>UP<br/></td>
<td>ENABLE</td>
<td>MMC1_DAT[3]</td>
<td>R_I2S2_SCLK</td>
<td>SEC2_TMS</td>
<td>UART0_TXD</td>
<td>GPIO[104]</td>
<td>PWM0</td>
<td> </td>
</tr>
<tr>
<td>MMC1_DAT2</td>
<td>UP<br/></td>
<td>ENABLE</td>
<td>MMC1_DAT[2]<br/></td>
<td>R_I2S2_LRCK</td>
<td>SEC2_TDI</td>
<td>UART0_RXD</td>
<td>GPIO[105]</td>
<td>PWM1</td>
<td> </td>
</tr>
<tr>
<td>MMC1_DAT1</td>
<td>UP</td>
<td>ENABLE</td>
<td>MMC1_DAT[1]</td>
<td>R_I2S2_TXD</td>
<td>SEC2_TDO</td>
<td> </td>
<td>GPIO[106]</td>
<td>PWM2</td>
<td> </td>
</tr>
<tr>
<td>MMC1_DAT0</td>
<td>UP</td>
<td>ENABLE</td>
<td>MMC1_DAT[0]</td>
<td>R_I2S2_RXD</td>
<td>SEC2_TRSTn</td>
<td> </td>
<td>GPIO[107]</td>
<td>PWM3</td>
<td> </td>
</tr>
<tr>
<td>MMC1_CMD</td>
<td>UP</td>
<td>ENABLE</td>
<td>MMC1_CMD</td>
<td>UART0_TXD</td>
<td>CPU_SEL</td>
<td>R_UART0_TXD</td>
<td>GPIO[108]</td>
<td>PWM4</td>
<td> </td>
</tr>
<tr>
<td>MMC1_CLK</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>MMC1_CLK</td>
<td>R_I2S2_SYSCLK</td>
<td>SEC2_TCK</td>
<td> </td>
<td>GPIO[109]</td>
<td>PWM5</td>
<td> </td>
</tr>
<tr>
<td rowspan=21 colspan=1>PMIC</td>
<td>RESET_IN_N</td>
<td>UP</td>
<td>NO</td>
<td>RESET_IN_N</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EXT_32K_IN</td>
<td>DOWN</td>
<td>NO</td>
<td>EXT_32K_IN</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PWR_SCL</td>
<td>UP</td>
<td>ENABLE</td>
<td>PWR_SCL</td>
<td>GPIO[93]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PWR_SDA</td>
<td>UP</td>
<td>ENABLE</td>
<td>PWR_SDA</td>
<td>GPIO[94]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>SLEEP_OUT</td>
<td>NO</td>
<td>ENABLE</td>
<td>SLEEP_OUT</td>
<td>GPIO[95]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>DVL0</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>DVL0</td>
<td>GPIO[96]</td>
<td> </td>
<td>VCXO_REQ</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>DVL1</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>DVL1</td>
<td>GPIO[97]</td>
<td>IR_RX</td>
<td>VCXO_OUT</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PMIC_INT_N</td>
<td>UP</td>
<td>ENABLE</td>
<td>PMIC_INT_N</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[81]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[81]</td>
<td>R_I2S3_SCLK</td>
<td>UART3_TXD</td>
<td>UART4_CTS_N</td>
<td>MN_CLK</td>
<td>AP_I2C5_SCL</td>
<td> </td>
</tr>
<tr>
<td>GPIO[82]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[82]</td>
<td>R_I2S3_LRCK</td>
<td>UART3_RXD</td>
<td>UART4_RTS_N</td>
<td>UART8_TXD</td>
<td>AP_I2C5_SDA</td>
<td> </td>
</tr>
<tr>
<td>GPIO[83]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[83]</td>
<td>R_I2S3_TXD</td>
<td>UART3_CTS_N</td>
<td>UART4_TXD</td>
<td>UART8_RXD</td>
<td>AP_I2C6_SCL</td>
<td> </td>
</tr>
<tr>
<td>GPIO[84]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[84]</td>
<td>R_I2S3_RXD</td>
<td>UART3_RTS_N</td>
<td>UART4_RXD</td>
<td>AP_I2C2_SCL</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[85]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[85]</td>
<td>R_I2S3_SYSCLK</td>
<td>UART6_CTS_N</td>
<td>MN_CLK2</td>
<td>AP_I2C2_SDA</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[86]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[86]</td>
<td>HDMI_TX_HSCL</td>
<td>UART6_TXD</td>
<td>DCLK &lt;SPI_LCD&gt;</td>
<td>UART7_CTS_N</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[87]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[87]</td>
<td>HDMI_TX_HSDA</td>
<td>UART6_RXD</td>
<td>DCX/DOUT1 &lt;SPI_LCD&gt;</td>
<td>UART7_RTS_N</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[88]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[88]</td>
<td>HDMI_TX_HCEC</td>
<td>UART7_TXD</td>
<td>DIN &lt;SPI_LCD&gt;</td>
<td>PWM6</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[89]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[89]</td>
<td>HDMI_TX_PDP</td>
<td>UART7_RXD</td>
<td>DOUT0 &lt;SPI_LCD&gt;</td>
<td>VCXO_REQ</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[90]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[90]/strap[4]</td>
<td> </td>
<td>UART6_RTS_N</td>
<td>CS&lt;SPI_LCD&gt;</td>
<td>VCXO_OUT</td>
<td>AP_I2C6_SDA</td>
<td> </td>
</tr>
<tr>
<td>GPIO[91]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[91]</td>
<td>MN_CLK2</td>
<td>VCXO_OUT</td>
<td>DSI_TE</td>
<td>R_I2C0_SCL</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[92]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[92]</td>
<td>MN_CLK</td>
<td>PWM7</td>
<td> </td>
<td>R_I2C0_SDA</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>JTAG_SEL</td>
<td>DOWN</td>
<td>NO</td>
<td>JTAG_SEL</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=61 colspan=1>GPIO 1</td>
<td>GPIO[0]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[0]</td>
<td>GMAC0_RXDV</td>
<td>UART6_TXD</td>
<td>PWM8</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[1]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[1]</td>
<td>GMAC0_RX_D0</td>
<td>UART6_RXD</td>
<td>PWM9</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[2]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[2]</td>
<td>GMAC0_RX_D1</td>
<td>UART6_CTS_N</td>
<td>PWM10</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[3]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[3]</td>
<td>GMAC0_RX_CLK</td>
<td>UART6_RTS_N</td>
<td>PWM11</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[4]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[4]</td>
<td>GMAC0_RX_D2</td>
<td>UART7_TXD</td>
<td>PWM12</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[5]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[5]</td>
<td>GMAC0_RX_D3</td>
<td>UART7_RXD</td>
<td>PWM13</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[6]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[6]</td>
<td>GMAC0_TX_D0</td>
<td>UART7_CTS_N</td>
<td>PWM14</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[7]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[7]</td>
<td>GMAC0_TX_D1</td>
<td>UART7_RTS_N</td>
<td>PWM15</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[8]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[8]</td>
<td>GMAC0_TX</td>
<td>UART8_TXD</td>
<td><del> </del></td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[9]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[9]</td>
<td>GMAC0_TX_D2</td>
<td>UART8_RXD</td>
<td>PWM16</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[10]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[10]</td>
<td>GMAC0_TX_D3</td>
<td>UART8_CTS_N</td>
<td>PWM17</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[11]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[11]</td>
<td>GMAC0_TX_EN</td>
<td>UART8_RTS_N</td>
<td>PWM18</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[12]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[12]</td>
<td>GMAC0_MDC</td>
<td>UART9_TXD</td>
<td>VCXO_OUT</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[13]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[13]</td>
<td>GMAC0_MDIO</td>
<td>UART9_RXD</td>
<td>PWM19</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[14]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[14]</td>
<td>GMAC0_INT_N</td>
<td> </td>
<td>PWM0</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[15]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[15]</td>
<td>MMC2_DATA3</td>
<td>PCIe0_PERSTN</td>
<td> </td>
<td>PCIe1_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[16]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[16]</td>
<td>MMC2_DATA2</td>
<td>PCIe0_WAKEN</td>
<td>VCXO_REQ</td>
<td>PCIe1_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[17]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[17]</td>
<td>MMC2_DATA1</td>
<td>PCIe0_CLKREQN</td>
<td>VCXO_OUT</td>
<td>PCIe1_CLKREQN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[18]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[18]</td>
<td>MMC2_DATA0</td>
<td>UART3_TXD</td>
<td> </td>
<td>PCIe2_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[19]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[19]</td>
<td>MMC2_CMD</td>
<td>UART3_RXD</td>
<td> </td>
<td>PCIe2_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[20]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[20]</td>
<td>MMC2_CLK</td>
<td>UART3_CTS_N</td>
<td>MN_CLK</td>
<td>PCIe2_CLKREQN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[21]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[21]</td>
<td>UART2_TXD</td>
<td>UART3_RTS_N</td>
<td>32K_OUT</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[22]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[22]</td>
<td>UART2_RXD</td>
<td>PWM2</td>
<td> </td>
<td>PWM0</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[23]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[23]</td>
<td>UART2_CTS_N</td>
<td>UART4_TXD</td>
<td>MN_CLK</td>
<td>PWM1</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[24]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[24]</td>
<td>UART2_RTS_N</td>
<td>UART4_RXD</td>
<td>I2S1_SYSCLK</td>
<td>PWM2</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[25]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[25]</td>
<td>I2S1_SCLK</td>
<td>UART5_TXD</td>
<td> </td>
<td>PWM3</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[26]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[26]</td>
<td>I2S1_LRCK</td>
<td>UART5_RXD</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[27]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[27]</td>
<td>I2S1_TXD</td>
<td>UART5_CTS_N</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[28]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[28]</td>
<td>I2S1_RXD</td>
<td>UART5_RTS_N</td>
<td> </td>
<td>32K_OUT</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[29]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[29]</td>
<td>GMAC1_RXDV</td>
<td>UART1_TXD &lt;secure domain&gt;</td>
<td>PWM1</td>
<td>PCIe0_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[30]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[30]</td>
<td>GMAC1_RX_D0</td>
<td>UART1_RXD &lt;secure domain&gt;</td>
<td>PWM2</td>
<td>PCIe0_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[31]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[31]</td>
<td>GMAC1_RX_D1</td>
<td>UART1_CTS_N &lt;secure domain&gt;</td>
<td>32K_OUT</td>
<td>PCIe0_CLKREQN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[32]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[32]</td>
<td>GMAC1_RX_CLK</td>
<td>UART1_RTS_N &lt;secure domain&gt;</td>
<td>MN_CLK</td>
<td>PCIe1_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[33]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[33]</td>
<td>GMAC1_RX_D2</td>
<td>UART4_TXD</td>
<td>PWM3</td>
<td>PCIe1_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[34]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[34]</td>
<td>GMAC1_RX_D3</td>
<td>UART4_RXD</td>
<td>PWM4</td>
<td>PCIe1_CLKREQN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[35]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[35]</td>
<td>GMAC1_TX_D0</td>
<td>UART4_CTS_N</td>
<td>PWM5</td>
<td>PCIe2_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[36]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[36]</td>
<td>GMAC1_TX_D1</td>
<td>UART4_RTS_N</td>
<td>PWM6</td>
<td>PCIe2_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[37]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[37]</td>
<td>GMAC1_TX</td>
<td>PWM7</td>
<td><del> </del></td>
<td>PCIe2_CLKREQN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[38]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[38]</td>
<td>GMAC1_TX_D2</td>
<td>AP_I2C3_SCL &lt;secure domain&gt;</td>
<td>R_I2S3_SCLK</td>
<td>PWM8</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[39]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[39]</td>
<td>GMAC1_TX_D3</td>
<td>AP_I2C3_SDA &lt;secure domain&gt;</td>
<td>R_I2S3_LRCK</td>
<td>PWM9</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[40]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[40]</td>
<td>GMAC1_TX_EN</td>
<td>AP_I2C4_SCL</td>
<td>R_I2S3_TXD</td>
<td>PWM10</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[41]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[41]</td>
<td>GMAC1_MDC</td>
<td>AP_I2C4_SDA</td>
<td>R_I2S3_RXD</td>
<td>PWM11</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[42]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[42]</td>
<td>GMAC1_MDIO</td>
<td>UART5_TXD</td>
<td>R_I2S3_SYSCLK</td>
<td>PWM12</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[43]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[43]</td>
<td>GMAC1_INT_N</td>
<td>UART5_RXD</td>
<td> </td>
<td>PWM13</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[44]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[44]</td>
<td>MN_CLK</td>
<td>UART5_CTS_N</td>
<td>R_IR_RX</td>
<td>PWM14</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[45]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[45]</td>
<td>GMAC0_CLK_REF</td>
<td>UART5_RTS_N</td>
<td> </td>
<td>PWM15</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[46]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[46]</td>
<td>GMAC1_CLK_REF</td>
<td> </td>
<td> </td>
<td>PWM16</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[110]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[110]</td>
<td>R_CAN_TX0</td>
<td>R_UART1_TXD</td>
<td>UART9_CTS_N</td>
<td>PCIe0_PERSTN</td>
<td>ONE_WIRE</td>
<td> </td>
</tr>
<tr>
<td>GPIO[115]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[115]</td>
<td>R_CAN_RX0</td>
<td>R_UART1_RXD</td>
<td>UART9_RTS_N</td>
<td>PCIe0_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[116]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[116]</td>
<td>R_PWM1</td>
<td>R_UART1_CTS_N</td>
<td>UART9_TXD</td>
<td>PCIe0_CLKREQN</td>
<td>VCXO_REQ[1]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[117]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[117]</td>
<td>R_PWM2</td>
<td>R_UART1_RTS_N</td>
<td>UART9_RXD</td>
<td>PCIe2_CLKREQN</td>
<td>VCXO_CLK_OUT</td>
<td> </td>
</tr>
<tr>
<td>GPIO[118]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[118]</td>
<td>AP_I2C7_SCL (CAM)</td>
<td>AP_I2C6_SCL</td>
<td>I2S0_SCLK</td>
<td>R_PWM8</td>
<td>KP_MKIN[0]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[119]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[119]</td>
<td>AP_I2C7_SDA (CAM)</td>
<td>AP_I2C6_SDA</td>
<td>I2S0_LRCK</td>
<td>R_PWM9</td>
<td>KP_MKOUT[0]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[120]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[120]</td>
<td>CAM_MCLK2</td>
<td> </td>
<td>I2S0_TXD</td>
<td>R_PWM6</td>
<td>KP_MKIN[1]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[121]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[121]</td>
<td>CAMERA2_RST</td>
<td>VBUS_ON2</td>
<td>I2S0_RXD</td>
<td>R_PWM7</td>
<td>KP_MKOUT[1]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[122]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[122]</td>
<td>CAMERA2_PDN</td>
<td>USB_ID2</td>
<td>I2S0_SYSCLK</td>
<td> </td>
<td>KP_MKIN[2]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[123]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[123]</td>
<td>DRIVE_VBUS2_ISO</td>
<td>KP_DKIN[0]</td>
<td>KP_MKIN[0]</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[124]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[124]</td>
<td>DRIVE_VBUS1_ISO</td>
<td>KP_DKIN[1]</td>
<td>KP_MKOUT[0]</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[125]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[125]</td>
<td>VBUS_ON0</td>
<td>KP_DKIN[2]</td>
<td>KP_MKIN[1]</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[126]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[126]</td>
<td>USB_ID0</td>
<td>KP_DKIN[3]</td>
<td>KP_MKOUT[1]</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[127]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[127]</td>
<td>DRIVE_VBUS0_ISO</td>
<td>KP_DKIN[4]</td>
<td>KP_MKIN[2]</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=6 colspan=1>GPIO 2</td>
<td>GPIO[75]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[75]</td>
<td>SPI2_SCLK &lt;secure domain&gt;</td>
<td>SPI3_SCLK</td>
<td>CAN_TX0</td>
<td>UART8_TXD</td>
<td>AP_I2C4_SCL</td>
<td> </td>
</tr>
<tr>
<td>GPIO[76]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[76]</td>
<td>SPI2_FRM &lt;secure domain&gt;</td>
<td>SPI3_FRM</td>
<td>CAN_RX0</td>
<td>UART8_RXD</td>
<td>AP_I2C4_SDA</td>
<td> </td>
</tr>
<tr>
<td>GPIO[77]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[77]</td>
<td>SPI2_TXD &lt;secure domain&gt;</td>
<td>SPI3_TXD</td>
<td>AP_I2C3_SCL &lt;secure domain&gt;</td>
<td>UART8_CTS_N</td>
<td>R_PWM0</td>
<td>KP_MKOUT[2]</td>
</tr>
<tr>
<td>GPIO[78]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[78]</td>
<td>SPI2_RXD &lt;secure domain&gt;</td>
<td>SPI3_RXD</td>
<td>AP_I2C3_SDA &lt;secure domain&gt;</td>
<td>UART8_RTS_N</td>
<td>R_PWM1</td>
<td>KP_MKIN[3]</td>
</tr>
<tr>
<td>GPIO[79]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[79]</td>
<td>IR_RX</td>
<td>R_PWM2</td>
<td> </td>
<td> </td>
<td> </td>
<td>KP_MKOUT[3]</td>
</tr>
<tr>
<td>GPIO[80]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[80]</td>
<td>MMC_Card_detect</td>
<td>R_PWM3</td>
<td>UART0_RXD</td>
<td>R_UART0_RXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=6 colspan=1>GPIO 3<br/></td>
<td>GPIO[47]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[47]</td>
<td>R_UART0_TXD</td>
<td>R_CAN_TX0</td>
<td>R_PWM8</td>
<td>AP_I2C3_SCL&lt;secure domain&gt;</td>
<td>ONE_WIRE</td>
<td> </td>
</tr>
<tr>
<td>GPIO[48]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[48]</td>
<td>R_UART0_RXD</td>
<td>R_CAN_RX0</td>
<td>R_IR_RX</td>
<td>AP_I2C3_SDA&lt;secure domain&gt;</td>
<td>KP_MKOUT[2]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[49]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[49]</td>
<td>R_SPI_SCLK</td>
<td>R_UART1_CTS_N</td>
<td>R_PWM4</td>
<td>R_I2C0_SCL</td>
<td>KP_MKIN[3]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[50]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[50]</td>
<td>R_SPI_FRM</td>
<td>R_UART1_RTS_N</td>
<td>R_PWM5</td>
<td>R_I2C0_SDA</td>
<td>KP_MKOUT[3]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[51]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[51]</td>
<td>R_SPI_TXD</td>
<td>R_UART1_TXD</td>
<td>R_PWM6</td>
<td>AP_I2C4_SCL</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[52]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[52]</td>
<td>R_SPI_RXD</td>
<td>R_UART1_RXD</td>
<td>R_PWM7</td>
<td>AP_I2C4_SDA</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=17 colspan=1>GPIO 4</td>
<td>GPIO[53]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[53]</td>
<td>CAM_MCLK0</td>
<td>PWM17</td>
<td>PCIe0_CLKREQN</td>
<td>UART3_TXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[54]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[54]</td>
<td>AP_I2C0_SCL (CAM)</td>
<td>CAN_TX0</td>
<td>PCIe0_PERSTN</td>
<td>UART3_RXD</td>
<td>AP_I2C5_SCL</td>
<td> </td>
</tr>
<tr>
<td>GPIO[55]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[55]</td>
<td>AP_I2C0_SDA (CAM)</td>
<td>CAN_RX0</td>
<td>PCIe0_WAKEN</td>
<td>UART3_CTS_N</td>
<td>AP_I2C5_SDA</td>
<td> </td>
</tr>
<tr>
<td>GPIO[56]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[56]</td>
<td>AP_I2C1_SCL (CAM)</td>
<td>UART6_TXD</td>
<td>PCIe1_PERSTN</td>
<td>UART3_RTS_N</td>
<td>AP_I2C6_SCL</td>
<td> </td>
</tr>
<tr>
<td>GPIO[57]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[57]</td>
<td>AP_I2C1_SDA (CAM)</td>
<td>UART6_RXD</td>
<td>PCIe1_WAKEN</td>
<td>PWM18</td>
<td>AP_I2C6_SDA</td>
<td> </td>
</tr>
<tr>
<td>GPIO[58]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[58]</td>
<td>CAM_MCLK1</td>
<td>I2S0_SYSCLK</td>
<td>PCIe1_CLKREQN</td>
<td>IR_RX</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[111]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[111]</td>
<td>CAMERA0_RST</td>
<td>I2S0_SCLK</td>
<td>PCIe2_PERSTN</td>
<td>UART4_TXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[112]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[112]</td>
<td>CAMERA1_RST</td>
<td>I2S0_LRCK</td>
<td>PCIe2_WAKEN</td>
<td>UART4_RXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[113]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[113]</td>
<td>CAMERA0_PDN</td>
<td>I2S0_TXD</td>
<td>PCIe2_CLKREQN</td>
<td>UART4_CTS_N</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[114]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[114]</td>
<td>CAMERA1_PDN</td>
<td>I2S0_RXD</td>
<td>DSI_TE</td>
<td>UART4_RTS_N</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[63]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[63]</td>
<td>DRIVE_VBUS0_ISO</td>
<td>R_I2S2_SYSCLK</td>
<td> </td>
<td>PWM19</td>
<td>KP_DKIN[0]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[64]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[64]</td>
<td>VBUS_ON0</td>
<td>R_I2S2_SCLK</td>
<td>SPI2_SCLK &lt;secure domain&gt;</td>
<td>R_PWM0</td>
<td>KP_DKIN[1]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[65]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[65]</td>
<td>USB_ID0</td>
<td>R_I2S2_LRCK</td>
<td>SPI2_FRM &lt;secure domain&gt;</td>
<td>R_PWM1</td>
<td>KP_DKIN[2]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[66]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[66]</td>
<td>DRIVE_VBUS1_ISO</td>
<td>R_I2S2_TXD</td>
<td>SPI2_TXD  &lt;secure domain&gt;</td>
<td>R_PWM2</td>
<td>KP_DKIN[3]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[67]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[67]</td>
<td>DRIVE_VBUS2_ISO</td>
<td>R_I2S2_RXD</td>
<td>SPI2_RXD &lt;secure domain&gt;</td>
<td>R_PWM3</td>
<td>KP_DKIN[4]</td>
<td> </td>
</tr>
<tr>
<td>GPIO[68]</td>
<td>DOWN</td>
<td>ENABLE</td>
<td>GPIO[68]</td>
<td>VBUS_ON2</td>
<td>UART0_TXD</td>
<td>AP_I2C2_SCL</td>
<td>R_PWM4</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[69]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[69]</td>
<td>USB_ID2</td>
<td>UART0_RXD</td>
<td>AP_I2C2_SDA</td>
<td>R_PWM5</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=10 colspan=1>GPIO 5<br/></td>
<td>GPIO[59]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[59]</td>
<td>HDMI_TX_HSCL</td>
<td>SPI3_SCLK</td>
<td>UART1_TXD &lt;secure domain&gt;</td>
<td>PCIe1_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[60]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[60]</td>
<td>HDMI_TX_HSDA</td>
<td>SPI3_FRM</td>
<td>UART1_RXD &lt;secure domain&gt;</td>
<td>PCIe1_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[61]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[61]</td>
<td>HDMI_TX_HCEC</td>
<td>SPI3_TXD</td>
<td>UART1_CTS_N &lt;secure domain&gt;</td>
<td>PCIe1_CLKREQN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[62]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[62]</td>
<td>HDMI_TX_PDP</td>
<td>SPI3_RXD</td>
<td>UART1_RTS_N &lt;secure domain&gt;</td>
<td>PCIe2_PERSTN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PRI_TDI</td>
<td>UP</td>
<td>NO</td>
<td>PRI_TDI</td>
<td>GPIO[70]</td>
<td>AP_I2C2_SCL</td>
<td>DCLK &lt;SPI_LCD&gt;</td>
<td>UART5_TXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PRI_TMS</td>
<td>UP</td>
<td>NO</td>
<td>PRI_TMS</td>
<td>GPIO[71]</td>
<td>AP_I2C2_SDA</td>
<td>DCX/DOUT1 &lt;SPI_LCD&gt;</td>
<td>UART5_RXD</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PRI_TCK</td>
<td>DOWN</td>
<td>NO</td>
<td>PRI_TCK</td>
<td>GPIO[72]</td>
<td>UART9_TXD</td>
<td>DIN&lt;SPI_LCD&gt;</td>
<td>UART5_CTS_N</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PRI_TDO</td>
<td>UP</td>
<td>NO</td>
<td>PRI_TDO</td>
<td>GPIO[73]</td>
<td>UART9_RXD</td>
<td>DOUT0 &lt;SPI_LCD&gt;</td>
<td>UART5_RTS_N</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>PRI_TRSTn</td>
<td>UP</td>
<td>NO</td>
<td>PRI_TRSTn</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>GPIO[74]</td>
<td>UP</td>
<td>ENABLE</td>
<td>GPIO[74]</td>
<td> </td>
<td>PWM9</td>
<td>CS&lt;SPI_LCD&gt;</td>
<td>PCIe2_WAKEN</td>
<td> </td>
<td> </td>
</tr>
<tr>
<td rowspan=11 colspan=1>EMMC5.1</td>
<td>EMMC_D0</td>
<td> </td>
<td> </td>
<td>EMMC_D0</td>
<td>GPIO[93]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D1</td>
<td> </td>
<td> </td>
<td>EMMC_D1</td>
<td>GPIO[94]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D2</td>
<td> </td>
<td> </td>
<td>EMMC_D2</td>
<td>GPIO[95]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D3</td>
<td> </td>
<td> </td>
<td>EMMC_D3</td>
<td>GPIO[96]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D4</td>
<td> </td>
<td> </td>
<td>EMMC_D4</td>
<td>GPIO[97]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D5</td>
<td> </td>
<td> </td>
<td>EMMC_D5</td>
<td>GPIO[98]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D6</td>
<td> </td>
<td> </td>
<td>EMMC_D6</td>
<td>GPIO[99]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_D7</td>
<td> </td>
<td> </td>
<td>EMMC_D7</td>
<td>GPIO[100]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_DS</td>
<td> </td>
<td> </td>
<td>EMMC_DS</td>
<td>GPIO[101]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_CLK</td>
<td> </td>
<td> </td>
<td>EMMC_CLK</td>
<td>GPIO[102]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>EMMC_CMD</td>
<td> </td>
<td> </td>
<td>EMMC_CMD</td>
<td>GPIO[103]</td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
<td> </td>
</tr>
</tbody>
</table>

## 4.6 Power Supply Pins

<table>
<tbody>
<tr>
<td><strong>Pin Name</strong></td>
<td><strong>Domain Name</strong></td>
<td><strong>Domain Voltage</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>AUD_VDDU09</td>
<td>AUDIO</td>
<td>0.9V</td>
<td>0.9V power for audio</td>
</tr>
<tr>
<td>AUD_VNEG</td>
<td>AUDIO</td>
<td>-1.8V</td>
<td>Negative voltage for headphone driver</td>
</tr>
<tr>
<td>AUD_VPOS</td>
<td>AUDIO</td>
<td>1.8V</td>
<td>Positive voltage for headphone driver</td>
</tr>
<tr>
<td>AVDD18_AUD</td>
<td>AUDIO</td>
<td>1.8V</td>
<td>1.8V power for audio</td>
</tr>
<tr>
<td>AVDD3V3_AUD</td>
<td>AUDIO</td>
<td>3.3V</td>
<td>3.3V power for earphone driver</td>
</tr>
<tr>
<td>VCC_M1</td>
<td>CORE</td>
<td>0.9V</td>
<td>Digital core power</td>
</tr>
<tr>
<td>AVDD09_CSI</td>
<td>CSI</td>
<td>0.9V</td>
<td>MIPI_CSI digital power</td>
</tr>
<tr>
<td>AVDD18_CSI</td>
<td>CSI</td>
<td>1.8V</td>
<td>MIPI_CSI analog power</td>
</tr>
<tr>
<td>AVDD09_AFEAP</td>
<td>DCXO</td>
<td>0.9V</td>
<td>0.9V power for DCXO</td>
</tr>
<tr>
<td>AVDD18_AFEAP</td>
<td>DCXO</td>
<td>1.8V</td>
<td>1.8V power for DCXO</td>
</tr>
<tr>
<td>AVDD06_DDR</td>
<td>DDR</td>
<td>lp4x: 0.6V<br/>lp4: TBD<br/>lp3: TBD</td>
<td>LPDDR4X IO power</td>
</tr>
<tr>
<td>AVDD11_DDR</td>
<td>DDR</td>
<td>lp4x:1.1V <br/>lp4:1.1V<br/>lp3: 1.2V</td>
<td>LPDDR PHY power supply</td>
</tr>
<tr>
<td>AVDD18_DDR</td>
<td>DDR</td>
<td>1.8V</td>
<td>LPDDR PHY PLL 1.8V power</td>
</tr>
<tr>
<td>AVDD18_PHY</td>
<td>DDR</td>
<td>1.8V</td>
<td>Analog 1.8V power</td>
</tr>
<tr>
<td>AVDDU_DDR</td>
<td>DDR</td>
<td>0.9V</td>
<td>LPDDR PHY PLL logical power</td>
</tr>
<tr>
<td>AVDDU_PHY</td>
<td>DDR</td>
<td>0.9V</td>
<td>LPDDR PHY core logical power</td>
</tr>
<tr>
<td>DDR_LDO_CAP</td>
<td>DDR</td>
<td>0.7~0.9V</td>
<td>External LDO output ball.<br/>Connect to a 100nF capacitor on PCB board.</td>
</tr>
<tr>
<td>DDR_LP23_VREFCA</td>
<td>DDR</td>
<td>lp3:0.6V<br/>lp4: high-z</td>
<td>CA VREF for lpddr23.<br/>LP4/4x, Keep the pin NC.</td>
</tr>
<tr>
<td>DDR_LP23_VREFDQ</td>
<td>DDR</td>
<td>lp3: 0.6V<br/>lp4: high-z</td>
<td>DQ VREF for lpddr23.<br/>LP4/4x, keep the pin NC.</td>
</tr>
<tr>
<td>VDDQ_V1P2</td>
<td>DDR</td>
<td>lp3: 1.2V<br/>lp4x: 0.6V</td>
<td>LPDDR3 IO power</td>
</tr>
<tr>
<td>AVDD09_DSI1</td>
<td>DSI</td>
<td>0.9V</td>
<td>DSI digital power</td>
</tr>
<tr>
<td>AVDD12_DSI1</td>
<td>DSI</td>
<td>1.2V</td>
<td>DSI driver power</td>
</tr>
<tr>
<td>AVDD18_DSI1</td>
<td>DSI</td>
<td>1.8V</td>
<td>DSI analog power</td>
</tr>
<tr>
<td>AVDD18_EFUSE</td>
<td>EFUSE</td>
<td>1.8V</td>
<td>ANAGRP</td>
</tr>
<tr>
<td>AVDD09_EMMC</td>
<td>EMMC</td>
<td>0.9V</td>
<td>eMMC digital power</td>
</tr>
<tr>
<td>AVDD18_EMMC</td>
<td>EMMC</td>
<td>1.8V</td>
<td>eMMC analog power</td>
</tr>
<tr>
<td>VCC18_GPIO</td>
<td>GPIO1/4/5/PMIC</td>
<td>1.8V</td>
<td>GPIO1/4/5/PMIC I/O power</td>
</tr>
<tr>
<td>VCC1833_GPIO2</td>
<td>GPIO2</td>
<td>1.8V/3.3V</td>
<td>GPIO2 IO power</td>
</tr>
<tr>
<td>VCC1833_GPIO3</td>
<td>GPIO3</td>
<td>1.8V/3.3V</td>
<td>GPIO3 IO power</td>
</tr>
<tr>
<td>AVDD09_HDMI</td>
<td>HDMI</td>
<td>0.9V</td>
<td>HDMI digital power</td>
</tr>
<tr>
<td>AVDD18_HDMI</td>
<td>HDMI</td>
<td>1.8V</td>
<td>HDMI 1.8V power</td>
</tr>
<tr>
<td>AVDD33_HDMI</td>
<td>HDMI</td>
<td>3.3V</td>
<td>HDMI 3.3V power</td>
</tr>
<tr>
<td>AVDD09_PCIEA</td>
<td>PCIEA</td>
<td>0.9V</td>
<td>PCIEA digital power</td>
</tr>
<tr>
<td>AVDD18_PCIEA</td>
<td>PCIEA</td>
<td>1.8V</td>
<td>PCIEA analog power</td>
</tr>
<tr>
<td>AVDD09_PCIEB</td>
<td>PCIEB</td>
<td>0.9V</td>
<td>PCIEB digital power</td>
</tr>
<tr>
<td>AVDD18_PCIEB</td>
<td>PCIEB</td>
<td>1.8V</td>
<td>PCIEB analog power</td>
</tr>
<tr>
<td>AVDD09_PCIEC</td>
<td>PCIEC</td>
<td>0.9V</td>
<td>PCIEC digital power</td>
</tr>
<tr>
<td>AVDD18_PCIEC</td>
<td>PCIEC</td>
<td>1.8V</td>
<td>PCIEC analog power</td>
</tr>
<tr>
<td>AVDD09_PLL</td>
<td>PLL</td>
<td>0.9V</td>
<td>System PLL power supply</td>
</tr>
<tr>
<td>AVDD18_PLL</td>
<td>PLL</td>
<td>1.8V</td>
<td>System PLL power supply</td>
</tr>
<tr>
<td>VCC1833_QSPI</td>
<td>QSPI</td>
<td>1.8V/3.3V</td>
<td>QSPI IO power</td>
</tr>
<tr>
<td>VCC1833_MMC1</td>
<td>SD card</td>
<td>1.8V/3.3V</td>
<td>SD card IO power</td>
</tr>
<tr>
<td>AVDD09_USB</td>
<td>USB2.0</td>
<td>0.9V</td>
<td>USB2.0 digital power</td>
</tr>
<tr>
<td>AVDD18_USB</td>
<td>USB2.0</td>
<td>1.8V</td>
<td>USB2.0 1.8V power</td>
</tr>
<tr>
<td>AVDD33_USB</td>
<td>USB2.0</td>
<td>3.3V</td>
<td>USB2.0 3.3V power</td>
</tr>
</tbody>
</table>

## 4.7 Multi-Function Pin Registers

In K1 are defined and implemented Multi-Function Pin Registers (MFPRs). In particular, there are 129 MFPR in total, starting from the base address 0xD401E000 with a stride of 0x4, as tabled below.

<table>
<tbody>
<tr>
<td><strong>MFPR ID</strong></td>
<td><strong>Address</strong></td>
<td><strong>Offset</strong></td>
</tr>
<tr>
<td>GPIO_00</td>
<td>0xD401E004</td>
<td>0x4</td>
</tr>
<tr>
<td>GPIO_01</td>
<td>0xD401E008</td>
<td>0x8</td>
</tr>
<tr>
<td>GPIO_02</td>
<td>0xD401E00C</td>
<td>0xC</td>
</tr>
<tr>
<td>GPIO_03</td>
<td>0xD401E010</td>
<td>0x10</td>
</tr>
<tr>
<td>GPIO_04</td>
<td>0xD401E014</td>
<td>0x14</td>
</tr>
<tr>
<td>GPIO_05</td>
<td>0xD401E018</td>
<td>0x18</td>
</tr>
<tr>
<td>GPIO_06</td>
<td>0xD401E01C</td>
<td>0x1C</td>
</tr>
<tr>
<td>GPIO_07</td>
<td>0xD401E020</td>
<td>0x20</td>
</tr>
<tr>
<td>GPIO_08</td>
<td>0xD401E024</td>
<td>0x24</td>
</tr>
<tr>
<td>GPIO_09</td>
<td>0xD401E028</td>
<td>0x28</td>
</tr>
<tr>
<td>GPIO_10</td>
<td>0xD401E02C</td>
<td>0x2C</td>
</tr>
<tr>
<td>GPIO_11</td>
<td>0xD401E030</td>
<td>0x30</td>
</tr>
<tr>
<td>GPIO_12</td>
<td>0xD401E034</td>
<td>0x34</td>
</tr>
<tr>
<td>GPIO_13</td>
<td>0xD401E038</td>
<td>0x38</td>
</tr>
<tr>
<td>GPIO_14</td>
<td>0xD401E03C</td>
<td>0x3C</td>
</tr>
<tr>
<td>GPIO_15</td>
<td>0xD401E040</td>
<td>0x40</td>
</tr>
<tr>
<td>GPIO_16</td>
<td>0xD401E044</td>
<td>0x44</td>
</tr>
<tr>
<td>GPIO_17</td>
<td>0xD401E048</td>
<td>0x48</td>
</tr>
<tr>
<td>GPIO_18</td>
<td>0xD401E04C</td>
<td>0x4C</td>
</tr>
<tr>
<td>GPIO_19</td>
<td>0xD401E050</td>
<td>0x50</td>
</tr>
<tr>
<td>GPIO_20</td>
<td>0xD401E054</td>
<td>0x54</td>
</tr>
<tr>
<td>GPIO_21</td>
<td>0xD401E058</td>
<td>0x58</td>
</tr>
<tr>
<td>GPIO_22</td>
<td>0xD401E05C</td>
<td>0x5C</td>
</tr>
<tr>
<td>GPIO_23</td>
<td>0xD401E060</td>
<td>0x60</td>
</tr>
<tr>
<td>GPIO_24</td>
<td>0xD401E064</td>
<td>0x64</td>
</tr>
<tr>
<td>GPIO_25</td>
<td>0xD401E068</td>
<td>0x68</td>
</tr>
<tr>
<td>GPIO_26</td>
<td>0xD401E06C</td>
<td>0x6C</td>
</tr>
<tr>
<td>GPIO_27</td>
<td>0xD401E070</td>
<td>0x70</td>
</tr>
<tr>
<td>GPIO_28</td>
<td>0xD401E074</td>
<td>0x74</td>
</tr>
<tr>
<td>GPIO_29</td>
<td>0xD401E078</td>
<td>0x78</td>
</tr>
<tr>
<td>GPIO_30</td>
<td>0xD401E07C</td>
<td>0x7C</td>
</tr>
<tr>
<td>GPIO_31</td>
<td>0xD401E080</td>
<td>0x80</td>
</tr>
<tr>
<td>GPIO_32</td>
<td>0xD401E084</td>
<td>0x84</td>
</tr>
<tr>
<td>GPIO_33</td>
<td>0xD401E088</td>
<td>0x88</td>
</tr>
<tr>
<td>GPIO_34</td>
<td>0xD401E08C</td>
<td>0x8C</td>
</tr>
<tr>
<td>GPIO_35</td>
<td>0xD401E090</td>
<td>0x90</td>
</tr>
<tr>
<td>GPIO_36</td>
<td>0xD401E094</td>
<td>0x94</td>
</tr>
<tr>
<td>GPIO_37</td>
<td>0xD401E098</td>
<td>0x98</td>
</tr>
<tr>
<td>GPIO_38</td>
<td>0xD401E09C</td>
<td>0x9C</td>
</tr>
<tr>
<td>GPIO_39</td>
<td>0xD401E0A0</td>
<td>0xA0</td>
</tr>
<tr>
<td>GPIO_40</td>
<td>0xD401E0A4</td>
<td>0xA4</td>
</tr>
<tr>
<td>GPIO_41</td>
<td>0xD401E0A8</td>
<td>0xA8</td>
</tr>
<tr>
<td>GPIO_42</td>
<td>0xD401E0AC</td>
<td>0xAC</td>
</tr>
<tr>
<td>GPIO_43</td>
<td>0xD401E0B0</td>
<td>0xB0</td>
</tr>
<tr>
<td>GPIO_44</td>
<td>0xD401E0B4</td>
<td>0xB4</td>
</tr>
<tr>
<td>GPIO_45</td>
<td>0xD401E0B8</td>
<td>0xB8</td>
</tr>
<tr>
<td>GPIO_46</td>
<td>0xD401E0BC</td>
<td>0xBC</td>
</tr>
<tr>
<td>GPIO_47</td>
<td>0xD401E0C0</td>
<td>0xC0</td>
</tr>
<tr>
<td>GPIO_48</td>
<td>0xD401E0C4</td>
<td>0xC4</td>
</tr>
<tr>
<td>GPIO_49</td>
<td>0xD401E0C8</td>
<td>0xC8</td>
</tr>
<tr>
<td>GPIO_50</td>
<td>0xD401E0CC</td>
<td>0xCC</td>
</tr>
<tr>
<td>GPIO_51</td>
<td>0xD401E0D0</td>
<td>0xD0</td>
</tr>
<tr>
<td>GPIO_52</td>
<td>0xD401E0D4</td>
<td>0xD4</td>
</tr>
<tr>
<td>GPIO_53</td>
<td>0xD401E0D8</td>
<td>0xD8</td>
</tr>
<tr>
<td>GPIO_54</td>
<td>0xD401E0DC</td>
<td>0xDC</td>
</tr>
<tr>
<td>GPIO_55</td>
<td>0xD401E0E0</td>
<td>0xE0</td>
</tr>
<tr>
<td>GPIO_56</td>
<td>0xD401E0E4</td>
<td>0xE4</td>
</tr>
<tr>
<td>GPIO_57</td>
<td>0xD401E0E8</td>
<td>0xE8</td>
</tr>
<tr>
<td>GPIO_58</td>
<td>0xD401E0EC</td>
<td>0xEC</td>
</tr>
<tr>
<td>GPIO_59</td>
<td>0xD401E0F0</td>
<td>0xF0</td>
</tr>
<tr>
<td>GPIO_60</td>
<td>0xD401E0F4</td>
<td>0xF4</td>
</tr>
<tr>
<td>GPIO_61</td>
<td>0xD401E0F8</td>
<td>0xF8</td>
</tr>
<tr>
<td>GPIO_62</td>
<td>0xD401E0FC</td>
<td>0xFC</td>
</tr>
<tr>
<td>GPIO_63</td>
<td>0xD401E100</td>
<td>0x100</td>
</tr>
<tr>
<td>GPIO_64</td>
<td>0xD401E104</td>
<td>0x104</td>
</tr>
<tr>
<td>GPIO_65</td>
<td>0xD401E108</td>
<td>0x108</td>
</tr>
<tr>
<td>GPIO_66</td>
<td>0xD401E10C</td>
<td>0x10C</td>
</tr>
<tr>
<td>GPIO_67</td>
<td>0xD401E110</td>
<td>0x110</td>
</tr>
<tr>
<td>GPIO_68</td>
<td>0xD401E114</td>
<td>0x114</td>
</tr>
<tr>
<td>GPIO_69</td>
<td>0xD401E118</td>
<td>0x118</td>
</tr>
<tr>
<td>PRI_TDI</td>
<td>0xD401E11C</td>
<td>0x11C</td>
</tr>
<tr>
<td>PRI_TMS</td>
<td>0xD401E120</td>
<td>0x120</td>
</tr>
<tr>
<td>PRI_TCK</td>
<td>0xD401E124</td>
<td>0x124</td>
</tr>
<tr>
<td>PRI_TDO</td>
<td>0xD401E128</td>
<td>0x128</td>
</tr>
<tr>
<td>GPIO_74</td>
<td>0xD401E12C</td>
<td>0x12C</td>
</tr>
<tr>
<td>GPIO_75</td>
<td>0xD401E130</td>
<td>0x130</td>
</tr>
<tr>
<td>GPIO_76</td>
<td>0xD401E134</td>
<td>0x134</td>
</tr>
<tr>
<td>GPIO_77</td>
<td>0xD401E138</td>
<td>0x138</td>
</tr>
<tr>
<td>GPIO_78</td>
<td>0xD401E13C</td>
<td>0x13C</td>
</tr>
<tr>
<td>GPIO_79</td>
<td>0xD401E140</td>
<td>0x140</td>
</tr>
<tr>
<td>GPIO_80</td>
<td>0xD401E144</td>
<td>0x144</td>
</tr>
<tr>
<td>GPIO_81</td>
<td>0xD401E148</td>
<td>0x148</td>
</tr>
<tr>
<td>GPIO_82</td>
<td>0xD401E14C</td>
<td>0x14C</td>
</tr>
<tr>
<td>GPIO_83</td>
<td>0xD401E150</td>
<td>0x150</td>
</tr>
<tr>
<td>GPIO_84</td>
<td>0xD401E154</td>
<td>0x154</td>
</tr>
<tr>
<td>GPIO_85</td>
<td>0xD401E158</td>
<td>0x158</td>
</tr>
<tr>
<td>QSPI_DAT0</td>
<td>0xD401E168</td>
<td>0x168</td>
</tr>
<tr>
<td>QSPI_DAT1</td>
<td>0xD401E16C</td>
<td>0x16C</td>
</tr>
<tr>
<td>QSPI_DAT2</td>
<td>0xD401E170</td>
<td>0x170</td>
</tr>
<tr>
<td>QSPI_DAT3</td>
<td>0xD401E174</td>
<td>0x174</td>
</tr>
<tr>
<td>QSPI_CS1</td>
<td>0xD401E178</td>
<td>0x178</td>
</tr>
<tr>
<td>QSPI_CLK</td>
<td>0xD401E17C</td>
<td>0x17C</td>
</tr>
<tr>
<td>MMC1_DAT3</td>
<td>0xD401E1B8</td>
<td>0x1B8</td>
</tr>
<tr>
<td>MMC1_DAT2</td>
<td>0xD401E1BC</td>
<td>0x1BC</td>
</tr>
<tr>
<td>MMC1_DAT1</td>
<td>0xD401E1C0</td>
<td>0x1C0</td>
</tr>
<tr>
<td>MMC1_DAT0</td>
<td>0xD401E1C4</td>
<td>0x1C4</td>
</tr>
<tr>
<td>MMC1_CMD</td>
<td>0xD401E1C8</td>
<td>0x1C8</td>
</tr>
<tr>
<td>MMC1_CLK</td>
<td>0xD401E1CC</td>
<td>0x1CC</td>
</tr>
<tr>
<td>GPIO_110</td>
<td>0xD401E1D0</td>
<td>0x1D0</td>
</tr>
<tr>
<td>PWR_SCL</td>
<td>0xD401E1D4</td>
<td>0x1D4</td>
</tr>
<tr>
<td>PWR_SDA</td>
<td>0xD401E1D8</td>
<td>0x1D8</td>
</tr>
<tr>
<td>VCXO_EN</td>
<td>0xD401E1DC</td>
<td>0x1DC</td>
</tr>
<tr>
<td>DVL0</td>
<td>0xD401E1E0</td>
<td>0x1E0</td>
</tr>
<tr>
<td>DVL1</td>
<td>0xD401E1E4</td>
<td>0x1E4</td>
</tr>
<tr>
<td>PMIC_INT_N</td>
<td>0xD401E1E8</td>
<td>0x1E8</td>
</tr>
<tr>
<td>GPIO_86</td>
<td>0xD401E1EC</td>
<td>0x1EC</td>
</tr>
<tr>
<td>GPIO_87</td>
<td>0xD401E1F0</td>
<td>0x1F0</td>
</tr>
<tr>
<td>GPIO_88</td>
<td>0xD401E1F4</td>
<td>0x1F4</td>
</tr>
<tr>
<td>GPIO_89</td>
<td>0xD401E1F8</td>
<td>0x1F8</td>
</tr>
<tr>
<td>GPIO_90</td>
<td>0xD401E1FC</td>
<td>0x1FC</td>
</tr>
<tr>
<td>GPIO_91</td>
<td>0xD401E200</td>
<td>0x200</td>
</tr>
<tr>
<td>GPIO_92</td>
<td>0xD401E204</td>
<td>0x204</td>
</tr>
<tr>
<td>GPIO_111</td>
<td>0xD401E20C</td>
<td>0x20C</td>
</tr>
<tr>
<td>GPIO_112</td>
<td>0xD401E210</td>
<td>0x210</td>
</tr>
<tr>
<td>GPIO_113</td>
<td>0xD401E214</td>
<td>0x214</td>
</tr>
<tr>
<td>GPIO_114</td>
<td>0xD401E218</td>
<td>0x218</td>
</tr>
<tr>
<td>GPIO_115</td>
<td>0xD401E21C</td>
<td>0x21C</td>
</tr>
<tr>
<td>GPIO_116</td>
<td>0xD401E220</td>
<td>0x220</td>
</tr>
<tr>
<td>GPIO_117</td>
<td>0xD401E224</td>
<td>0x224</td>
</tr>
<tr>
<td>GPIO_118</td>
<td>0xD401E228</td>
<td>0x228</td>
</tr>
<tr>
<td>GPIO_119</td>
<td>0xD401E22C</td>
<td>0x22C</td>
</tr>
<tr>
<td>GPIO_120</td>
<td>0xD401E230</td>
<td>0x230</td>
</tr>
<tr>
<td>GPIO_121</td>
<td>0xD401E234</td>
<td>0x234</td>
</tr>
<tr>
<td>GPIO_122</td>
<td>0xD401E238</td>
<td>0x238</td>
</tr>
<tr>
<td>GPIO_123</td>
<td>0xD401E23C</td>
<td>0x23C</td>
</tr>
<tr>
<td>GPIO_124</td>
<td>0xD401E240</td>
<td>0x240</td>
</tr>
<tr>
<td>GPIO_125</td>
<td>0xD401E244</td>
<td>0x244</td>
</tr>
<tr>
<td>GPIO_126</td>
<td>0xD401E248</td>
<td>0x248</td>
</tr>
<tr>
<td>GPIO_127</td>
<td>0xD401E24C</td>
<td>0x24C</td>
</tr>
</tbody>
</table>

### MFPR Functional Description

#### I/O PAD Parameter Definition

The input thresholds of Buffer Mode of I/O PADs are tabled below.

<table>
<tbody>
<tr>
<td rowspan=1 colspan=5><strong>ST1:ST0==2'b00</strong></td>
</tr>
<tr>
<td><strong>Input Threshold</strong></td>
<td><strong>Min</strong></td>
<td><strong>Typ</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td>VT</td>
<td>0.75</td>
<td>0.91</td>
<td>1.09</td>
<td>V</td>
</tr>
<tr>
<td>VT PU</td>
<td>0.74</td>
<td>0.90</td>
<td>1.08</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VT PD</td>
<td>0.76</td>
<td>0.92</td>
<td>1.10</td>
<td>V</td>
</tr>
</tbody>
</table>

Instead, the input thresholds of Schmitt Trigger Mode of I/O PADs are tabled below.

<table>
<tbody>
<tr>
<td rowspan=1 colspan=5><strong>ST1:ST0==2'b01</strong></td>
</tr>
<tr>
<td><strong>Input Threshold</strong></td>
<td><strong>Min</strong></td>
<td><strong>Typ</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td>VT+</td>
<td>0.82</td>
<td>0.97</td>
<td>1.13</td>
<td>V</td>
</tr>
<tr>
<td>VT-</td>
<td>0.72</td>
<td>0.85</td>
<td>1.02</td>
<td>V</td>
</tr>
<tr>
<td>VT+PU</td>
<td>0.81</td>
<td>0.96</td>
<td>1.12</td>
<td>V</td>
</tr>
<tr>
<td>VT-PU</td>
<td>0.71</td>
<td>0.84</td>
<td>1.01</td>
<td>V</td>
</tr>
<tr>
<td>VT+PD</td>
<td>0.82</td>
<td>0.98</td>
<td>1.14</td>
<td>V</td>
</tr>
<tr>
<td>VT-PD</td>
<td>0.73</td>
<td>0.86</td>
<td>1.03</td>
<td>V</td>
</tr>
</tbody>
</table>

<table>
<tbody>
<tr>
<td rowspan=1 colspan=5><strong>ST1:ST0==2'b10/2'b11</strong></td>
</tr>
<tr>
<td><strong>Input Threshold</strong></td>
<td><strong>Min</strong></td>
<td><strong>Typ</strong></td>
<td><strong>Max</strong></td>
<td><strong>Unit</strong></td>
</tr>
<tr>
<td>VT+</td>
<td>0.87</td>
<td>1.04</td>
<td>1.19</td>
<td>V</td>
</tr>
<tr>
<td>VT-</td>
<td>0.69</td>
<td>0.80</td>
<td>0.95</td>
<td>V</td>
</tr>
<tr>
<td>VT+PU</td>
<td>0.86</td>
<td>1.03</td>
<td>1.18</td>
<td>V</td>
</tr>
<tr>
<td>VT-PU</td>
<td>0.68</td>
<td>0.79</td>
<td>0.94</td>
<td>V</td>
</tr>
<tr>
<td>VT+PD</td>
<td>0.88</td>
<td>1.05</td>
<td>1.20</td>
<td>V</td>
</tr>
<tr>
<td>VT-PD</td>
<td>0.69</td>
<td>0.81</td>
<td>0.96</td>
<td>V</td>
</tr>
</tbody>
</table>

#### MFPR Field Description

<table>
<tbody>
<tr>
<td><strong>Bit(s)</strong></td>
<td><strong>Field</strong></td>
<td><strong>Type</strong></td>
<td><strong>Reset</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>31:16</td>
<td>RSVD</td>
<td>RO</td>
<td>0</td>
<td>This field is reserved for future use</td>
</tr>
<tr>
<td>15</td>
<td>PULL SEL<br/></td>
<td>RW</td>
<td>0x1</td>
<td>This field selects between two sets of controls for the pull-up and pull-down functionality as follows:<br/>- 0: The pull-up and pull-down resistors are controlled by the selected alternate function for the pin<br/>- 1: The pull-up and pull-down resistors are controlled by the &lt;PULLUP EN&gt; and &lt;PULLDN EN&gt; fields in this register, overriding the function indicated by the selected alternate function.  <br/>During low-power states, this field is overridden to 1 and controlled by the &lt;PULLUP EN&gt; and &lt;PULLDN EN&gt; fields.<br/>In these low-power states, this field is effectively 1, although the register value is not changed (refer to low-power (sleep) mode operation for more information). </td>
</tr>
<tr>
<td>14</td>
<td>PULLUP EN<br/></td>
<td>RW</td>
<td>0x0</td>
<td>This field controls the output function while the &lt;PULL SEL&gt; field is set to 1 (or is effectively 1) as follows:<br/>- 0: The internal pull-up resistor of the pin is disabled<br/>- 1: The internal pull-up resistor of the pin is enabled<br/>The address and reset value is on a pin-by-pin basis. Do not rely on the reset value of this field. It must be configured by software to the desired settings. </td>
</tr>
<tr>
<td>13</td>
<td>PULLDN EN<br/></td>
<td>RW</td>
<td>0x0</td>
<td>This field controls the output function while &lt;PULL SEL&gt; is set to 1 (or is effectively 1) as follows:<br/>- 0: The internal pull-down resistor of the pin is disabled<br/>- 1: The internal pull-down resistor of the pin is enabled<br/>The address and reset value is on a pin-by-pin basis . Do not rely on the reset value of this field. It must be configured by software to the desired settings. </td>
</tr>
<tr>
<td>12:11</td>
<td>DRIVE[1:0]<br/></td>
<td>RW</td>
<td>0x2</td>
<td>This field defines the drive strength and slew rate for this pin (in functional mode when the pin is driving HIGH or LOW value) as follows:<br/>- 2'b00: SLOW <br/>- 2'b01: SLOW  <br/>- 2'b10: MEDIUM <br/>- 2'b11: FAST <br/>They are the DS1 and DS0 bit of the drive strength in the current table. </td>
</tr>
<tr>
<td>10</td>
<td>DRIVE[2]<br/></td>
<td>RW</td>
<td>0x0</td>
<td>This is the DS2 bit to program for higher level of driving strength in the current table. <br/>The address and reset value is on a pin-by-pin basis. Do not rely on the reset value of this field. It must be configured by software to the desired settings. <br/>For Medium (all GPIOs except for SD card), it is 010. <br/>For Fast (SD card I/O), it is 110.  </td>
</tr>
<tr>
<td>9:8</td>
<td>ST[1:0]</td>
<td>RW</td>
<td>0x0</td>
<td>This field controls the Schmitt trigger input threshold as follows:<br/>- 2'b00: buffer input, threshold is 0.9v <br/>- 2'b01/10/11: enabled the Schmitt trigger with larger hysteresis for VT- and VT+ threshold (refer to <strong>Section 4.7</strong>)  </td>
</tr>
<tr>
<td>7</td>
<td>SLE</td>
<td>RW</td>
<td>0x0</td>
<td>This field enables/disables the slew rate output control as follows: <br/>- 1'b1: Enabled <br/>- 1'b0: Disabled<br/>Enabling the slew rate output control will slow down the output ramp for EMI considerations. </td>
</tr>
<tr>
<td>6</td>
<td>EDGE_CLEAR<br/></td>
<td>RW</td>
<td>0x1</td>
<td>This field enable/disable the edge-detection logic as follows: <br/>- 1'b0: Enabled and ready to detect an edge<br/>- 1'b1: Disabled and no edge is detected<br/>This is an enable for the &lt;EDGE_FALL_EN&gt; and &lt;EDGE_RISE_EN&gt; control fields. <br/>This field is only present when a pin has been defined as potentially waking up on an edge. <br/>If the device is not configured in this manner, this field is not present (i.e. reserved) and writing to it has no effect (refer to <strong>Section 4.5</strong> for more information about which MFPRs include or not include these bits). </td>
</tr>
<tr>
<td>5</td>
<td>EDGE_FALL_EN<br/></td>
<td>RW</td>
<td>0x0</td>
<td>This field enables/disable to detect a falling edge as follows:<br/>- 1'b0: Disabled<br/>- 1'b1: Enable<br/>To detect a falling edge on this pin, <br/>- The pin needs not be an output<br/>- This field must be set to 1<br/>- The &lt;EDGE_CLEAR&gt; field must be set to 0  <br/>This field is only present when a pin has been defined as potentially waking up on an edge. <br/>If the device is not configured in this manner, this field is not present (i.e. reserved) and writing to it has no effect (refer to <strong>Section 4.5</strong> for more information about which MFPRs include or not include these bits). </td>
</tr>
<tr>
<td>4</td>
<td>EDGE_RISE_EN<br/></td>
<td>RW</td>
<td>0x0</td>
<td>This field enables/disable to detect a rising edge as follows:<br/>- 1'b0: Disables<br/>- 1'b1: Enabled<br/>To detect a rising edge on this pin,,<br/>- The pin need not be an output<br/>- This field must be set to 1<br/>- The &lt;EDGE_CLEAR&gt; field must be set to 0<br/>This field is only present when a pin has been defined as potentially waking up on an edge. <br/>If the device is not configured in this manner, this field is not present (i.e. reserved). and writing to it has no effect (refer to <strong>Section 4.5</strong> for more information about which MFPRs include or not include these bits). </td>
</tr>
<tr>
<td>3</td>
<td>SPU</td>
<td>RW</td>
<td>0x0</td>
<td>This field enables/disables a strong pull resistor as follows:<br/>- 1'b0: Disabled<br/>- 1'b1: Enabled <br/>This field is used for I2C or SD card PADs which require a strong pull resistor.</td>
</tr>
<tr>
<td>2:0</td>
<td>AF SEL</td>
<td>RW</td>
<td>0x0</td>
<td>This field is used for the selection of an alternate function for a pin between eight possible options as follows: <br/>- 0x0: Alternate function 0 (always as the primary at reset) <br/>- 0x1: Alternate function 1 <br/>- 0x2: Alternate function 2 <br/>- 0x3: Alternate function 3 <br/>- 0x4: Alternate function 4 <br/>- 0x5: Alternate function 5 <br/>- 0x6: Alternate function 6 <br/>- 0x7: Alternate function 7 </td>
</tr>
</tbody>
</table>
