# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name: add_s32
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6, $r7
    ; CHECK-LABEL: name: add_s32
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $r7
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:gpr = ADD [[COPY]], [[COPY1]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ADD]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = COPY $r7
    %2:gprregbank(s32) = G_ADD %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: add_s32_const_umax
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: add_s32_const_umax
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[ADDI:%[0-9]+]]:gpr = ADDI [[COPY]], 63
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ADDI]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 63
    %2:gprregbank(s32) = G_ADD %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: add_s32_const_smax
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: add_s32_const_smax
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[ADDI:%[0-9]+]]:gpr = ADDI [[COPY]], -64
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ADDI]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 -64
    %2:gprregbank(s32) = G_ADD %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: add_s32_const_umax_plus_1
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: add_s32_const_umax_plus_1
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[MOV_U20_:%[0-9]+]]:gpr = MOV_U20 64
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:gpr = ADD [[COPY]], [[MOV_U20_]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ADD]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 64
    %2:gprregbank(s32) = G_ADD %0, %1
    PseudoRET implicit $lr, implicit %2
...

---
name: add_s32_const_smax_minus_one
legalized: true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: add_s32_const_smax_minus_one
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: [[MOV_S12_:%[0-9]+]]:gpr = MOV_S12 -65
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:gpr = ADD [[COPY]], [[MOV_S12_]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[ADD]]
    %0:gprregbank(s32) = COPY $r6
    %1:gprregbank(s32) = G_CONSTANT i32 -65
    %2:gprregbank(s32) = G_ADD %0, %1
    PseudoRET implicit $lr, implicit %2
...
