// Seed: 1557086211
module module_0 ();
  wire \id_1 ;
  ;
  module_2 modCall_1 (
      \id_1 ,
      \id_1 ,
      \id_1 ,
      \id_1 ,
      \id_1 ,
      \id_1 ,
      \id_1
  );
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[id_3] = id_1;
  wire id_6;
  assign id_1 = 1'b0;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_8 = 1;
endmodule
