#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 30 20:06:58 2022
# Process ID: 12824
# Current directory: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15796 D:\ComputerScience\cs_COD_Spring_2021\Lab2\lab2\lab2.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/sort_state}} 
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/i}} 
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/ram}} 
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/busy}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/state}} 
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/run_p}} 
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/addr}} 
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/addr_p}} 
relaunch_sim
run 10 us
run all
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/data_p}} 
relaunch_sim
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/chk_p}} 
relaunch_sim
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
current_wave_config {regfile_sim_behav.wcfg}
add_wave {{/testbench_sort/sort/ram}} 
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SORT [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
close_hw_manager
launch_simulation
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/SORT.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/SORT.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
