// Seed: 424066698
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input wor id_13,
    output wire id_14,
    output uwire id_15
);
  assign id_12 = -1'b0;
  assign module_1.id_9 = 0;
  assign id_12 = id_8;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    output wand id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_8,
      id_0,
      id_5,
      id_6,
      id_2,
      id_8,
      id_9,
      id_2,
      id_4,
      id_9
  );
  wire id_12, id_13;
endmodule
