name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_0_0 loc=>  SLICE_X32Y147 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_10_10 loc=>  SLICE_X32Y147 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_11_11 loc=>  SLICE_X32Y147 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_12_12 loc=>  SLICE_X32Y147 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_13_13 loc=>  SLICE_X32Y147 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_14_14 loc=>  SLICE_X32Y147 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_15_15 loc=>  SLICE_X32Y147 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_1_1 loc=>  SLICE_X32Y147 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_2_2 loc=>  SLICE_X41Y147 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_3_3 loc=>  SLICE_X41Y147 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_4_4 loc=>  SLICE_X41Y147 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_5_5 loc=>  SLICE_X41Y147 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_6_6 loc=>  SLICE_X41Y147 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_7_7 loc=>  SLICE_X41Y147 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_8_8 loc=>  SLICE_X41Y147 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_9_9 loc=>  SLICE_X41Y147 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_0_0 loc=>  SLICE_X41Y138 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_100_100 loc=>  SLICE_X41Y138 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_101_101 loc=>  SLICE_X41Y138 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_102_102 loc=>  SLICE_X41Y138 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_103_103 loc=>  SLICE_X41Y138 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_104_104 loc=>  SLICE_X41Y138 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_105_105 loc=>  SLICE_X41Y138 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_106_106 loc=>  SLICE_X41Y138 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_107_107 loc=>  SLICE_X32Y139 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_108_108 loc=>  SLICE_X32Y139 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_109_109 loc=>  SLICE_X32Y139 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_10_10 loc=>  SLICE_X32Y139 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_110_110 loc=>  SLICE_X32Y139 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_111_111 loc=>  SLICE_X32Y139 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_112_112 loc=>  SLICE_X32Y139 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_113_113 loc=>  SLICE_X32Y139 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_114_114 loc=>  SLICE_X50Y140 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_115_115 loc=>  SLICE_X50Y140 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_116_116 loc=>  SLICE_X50Y140 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_117_117 loc=>  SLICE_X50Y140 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_118_118 loc=>  SLICE_X50Y140 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_119_119 loc=>  SLICE_X50Y140 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_11_11 loc=>  SLICE_X50Y140 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_120_120 loc=>  SLICE_X50Y140 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_121_121 loc=>  SLICE_X50Y135 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_122_122 loc=>  SLICE_X50Y135 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_123_123 loc=>  SLICE_X50Y135 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_124_124 loc=>  SLICE_X50Y135 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_125_125 loc=>  SLICE_X50Y135 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_126_126 loc=>  SLICE_X50Y135 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_127_127 loc=>  SLICE_X50Y135 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_12_12 loc=>  SLICE_X50Y135 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_13_13 loc=>  SLICE_X41Y149 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_14_14 loc=>  SLICE_X41Y149 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_15_15 loc=>  SLICE_X41Y149 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_16_16 loc=>  SLICE_X41Y149 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_17_17 loc=>  SLICE_X41Y149 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_18_18 loc=>  SLICE_X41Y149 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_19_19 loc=>  SLICE_X41Y149 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_1_1 loc=>  SLICE_X41Y149 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_20_20 loc=>  SLICE_X41Y148 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_21_21 loc=>  SLICE_X41Y148 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_22_22 loc=>  SLICE_X41Y148 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_23_23 loc=>  SLICE_X41Y148 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_24_24 loc=>  SLICE_X41Y148 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_25_25 loc=>  SLICE_X41Y148 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_26_26 loc=>  SLICE_X41Y148 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_27_27 loc=>  SLICE_X41Y148 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_28_28 loc=>  SLICE_X41Y141 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_29_29 loc=>  SLICE_X41Y141 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_2_2 loc=>  SLICE_X41Y141 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_30_30 loc=>  SLICE_X41Y141 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_31_31 loc=>  SLICE_X41Y141 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_32_32 loc=>  SLICE_X41Y141 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_33_33 loc=>  SLICE_X41Y141 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_34_34 loc=>  SLICE_X41Y141 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_35_35 loc=>  SLICE_X41Y139 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_36_36 loc=>  SLICE_X41Y139 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_37_37 loc=>  SLICE_X41Y139 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_38_38 loc=>  SLICE_X41Y139 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_39_39 loc=>  SLICE_X41Y139 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_3_3 loc=>  SLICE_X41Y139 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_40_40 loc=>  SLICE_X41Y139 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_41_41 loc=>  SLICE_X41Y139 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_42_42 loc=>  SLICE_X25Y140 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_43_43 loc=>  SLICE_X25Y140 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_44_44 loc=>  SLICE_X25Y140 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_45_45 loc=>  SLICE_X25Y140 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_46_46 loc=>  SLICE_X25Y140 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_47_47 loc=>  SLICE_X25Y140 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_48_48 loc=>  SLICE_X25Y140 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_49_49 loc=>  SLICE_X25Y140 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_4_4 loc=>  SLICE_X50Y139 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_50_50 loc=>  SLICE_X50Y139 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_51_51 loc=>  SLICE_X50Y139 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_52_52 loc=>  SLICE_X50Y139 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_53_53 loc=>  SLICE_X50Y139 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_54_54 loc=>  SLICE_X50Y139 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_55_55 loc=>  SLICE_X50Y139 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_56_56 loc=>  SLICE_X50Y139 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_57_57 loc=>  SLICE_X50Y136 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_58_58 loc=>  SLICE_X50Y136 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_59_59 loc=>  SLICE_X50Y136 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_5_5 loc=>  SLICE_X50Y136 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_60_60 loc=>  SLICE_X50Y136 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_61_61 loc=>  SLICE_X50Y136 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_62_62 loc=>  SLICE_X50Y136 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_63_63 loc=>  SLICE_X50Y136 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_64_64 loc=>  SLICE_X41Y136 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_65_65 loc=>  SLICE_X41Y136 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_66_66 loc=>  SLICE_X41Y136 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_67_67 loc=>  SLICE_X41Y136 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_68_68 loc=>  SLICE_X41Y136 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_69_69 loc=>  SLICE_X41Y136 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_6_6 loc=>  SLICE_X41Y136 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_70_70 loc=>  SLICE_X41Y136 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_71_71 loc=>  SLICE_X41Y145 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_72_72 loc=>  SLICE_X41Y145 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_73_73 loc=>  SLICE_X41Y145 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_74_74 loc=>  SLICE_X41Y145 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_75_75 loc=>  SLICE_X41Y145 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_76_76 loc=>  SLICE_X41Y145 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_77_77 loc=>  SLICE_X41Y145 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_78_78 loc=>  SLICE_X41Y145 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_79_79 loc=>  SLICE_X41Y151 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_7_7 loc=>  SLICE_X41Y151 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_80_80 loc=>  SLICE_X41Y151 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_81_81 loc=>  SLICE_X41Y151 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_82_82 loc=>  SLICE_X41Y151 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_83_83 loc=>  SLICE_X41Y151 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_84_84 loc=>  SLICE_X41Y151 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_85_85 loc=>  SLICE_X41Y151 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_86_86 loc=>  SLICE_X41Y144 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_87_87 loc=>  SLICE_X41Y144 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_88_88 loc=>  SLICE_X41Y144 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_89_89 loc=>  SLICE_X41Y144 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_8_8 loc=>  SLICE_X41Y144 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_90_90 loc=>  SLICE_X41Y144 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_91_91 loc=>  SLICE_X41Y144 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_92_92 loc=>  SLICE_X41Y144 bel=>  SLICEM.A5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_93_93 loc=>  SLICE_X41Y142 bel=>  SLICEM.G6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_94_94 loc=>  SLICE_X41Y142 bel=>  SLICEM.G5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_95_95 loc=>  SLICE_X41Y142 bel=>  SLICEM.E6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_96_96 loc=>  SLICE_X41Y142 bel=>  SLICEM.E5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_97_97 loc=>  SLICE_X41Y142 bel=>  SLICEM.C6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_98_98 loc=>  SLICE_X41Y142 bel=>  SLICEM.C5LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_99_99 loc=>  SLICE_X41Y142 bel=>  SLICEM.A6LUT
name=> chip/tile0/l15/l15/mshr/st_write_buffer_reg_0_1_9_9 loc=>  SLICE_X41Y142 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_0_0 loc=>  SLICE_X110Y141 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_10_10 loc=>  SLICE_X110Y141 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_11_11 loc=>  SLICE_X110Y141 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_12_12 loc=>  SLICE_X110Y141 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_13_13 loc=>  SLICE_X110Y141 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_14_14 loc=>  SLICE_X110Y141 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_15_15 loc=>  SLICE_X110Y141 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_1_1 loc=>  SLICE_X110Y141 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_2_2 loc=>  SLICE_X110Y139 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_3_3 loc=>  SLICE_X110Y139 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_4_4 loc=>  SLICE_X110Y139 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_5_5 loc=>  SLICE_X110Y139 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_6_6 loc=>  SLICE_X110Y139 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_7_7 loc=>  SLICE_X110Y139 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_8_8 loc=>  SLICE_X110Y139 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_byte_mask_reg_0_1_9_9 loc=>  SLICE_X110Y139 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_0_0 loc=>  SLICE_X101Y139 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_100_100 loc=>  SLICE_X101Y139 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_101_101 loc=>  SLICE_X101Y139 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_102_102 loc=>  SLICE_X101Y139 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_103_103 loc=>  SLICE_X101Y139 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_104_104 loc=>  SLICE_X101Y139 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_105_105 loc=>  SLICE_X101Y139 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_106_106 loc=>  SLICE_X101Y139 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_107_107 loc=>  SLICE_X101Y134 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_108_108 loc=>  SLICE_X101Y134 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_109_109 loc=>  SLICE_X101Y134 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_10_10 loc=>  SLICE_X101Y134 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_110_110 loc=>  SLICE_X101Y134 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_111_111 loc=>  SLICE_X101Y134 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_112_112 loc=>  SLICE_X101Y134 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_113_113 loc=>  SLICE_X101Y134 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_114_114 loc=>  SLICE_X92Y141 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_115_115 loc=>  SLICE_X92Y141 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_116_116 loc=>  SLICE_X92Y141 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_117_117 loc=>  SLICE_X92Y141 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_118_118 loc=>  SLICE_X92Y141 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_119_119 loc=>  SLICE_X92Y141 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_11_11 loc=>  SLICE_X92Y141 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_120_120 loc=>  SLICE_X92Y141 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_121_121 loc=>  SLICE_X92Y135 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_122_122 loc=>  SLICE_X92Y135 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_123_123 loc=>  SLICE_X92Y135 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_124_124 loc=>  SLICE_X92Y135 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_125_125 loc=>  SLICE_X92Y135 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_126_126 loc=>  SLICE_X92Y135 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_127_127 loc=>  SLICE_X92Y135 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_12_12 loc=>  SLICE_X92Y135 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_13_13 loc=>  SLICE_X101Y147 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_14_14 loc=>  SLICE_X101Y147 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_15_15 loc=>  SLICE_X101Y147 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_16_16 loc=>  SLICE_X101Y147 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_17_17 loc=>  SLICE_X101Y147 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_18_18 loc=>  SLICE_X101Y147 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_19_19 loc=>  SLICE_X101Y147 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_1_1 loc=>  SLICE_X101Y147 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_20_20 loc=>  SLICE_X101Y149 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_21_21 loc=>  SLICE_X101Y149 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_22_22 loc=>  SLICE_X101Y149 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_23_23 loc=>  SLICE_X101Y149 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_24_24 loc=>  SLICE_X101Y149 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_25_25 loc=>  SLICE_X101Y149 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_26_26 loc=>  SLICE_X101Y149 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_27_27 loc=>  SLICE_X101Y149 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_28_28 loc=>  SLICE_X101Y140 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_29_29 loc=>  SLICE_X101Y140 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_2_2 loc=>  SLICE_X101Y140 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_30_30 loc=>  SLICE_X101Y140 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_31_31 loc=>  SLICE_X101Y140 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_32_32 loc=>  SLICE_X101Y140 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_33_33 loc=>  SLICE_X101Y140 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_34_34 loc=>  SLICE_X101Y140 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_35_35 loc=>  SLICE_X101Y141 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_36_36 loc=>  SLICE_X101Y141 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_37_37 loc=>  SLICE_X101Y141 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_38_38 loc=>  SLICE_X101Y141 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_39_39 loc=>  SLICE_X101Y141 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_3_3 loc=>  SLICE_X101Y141 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_40_40 loc=>  SLICE_X101Y141 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_41_41 loc=>  SLICE_X101Y141 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_42_42 loc=>  SLICE_X101Y132 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_43_43 loc=>  SLICE_X101Y132 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_44_44 loc=>  SLICE_X101Y132 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_45_45 loc=>  SLICE_X101Y132 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_46_46 loc=>  SLICE_X101Y132 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_47_47 loc=>  SLICE_X101Y132 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_48_48 loc=>  SLICE_X101Y132 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_49_49 loc=>  SLICE_X101Y132 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_4_4 loc=>  SLICE_X92Y139 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_50_50 loc=>  SLICE_X92Y139 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_51_51 loc=>  SLICE_X92Y139 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_52_52 loc=>  SLICE_X92Y139 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_53_53 loc=>  SLICE_X92Y139 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_54_54 loc=>  SLICE_X92Y139 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_55_55 loc=>  SLICE_X92Y139 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_56_56 loc=>  SLICE_X92Y139 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_57_57 loc=>  SLICE_X92Y134 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_58_58 loc=>  SLICE_X92Y134 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_59_59 loc=>  SLICE_X92Y134 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_5_5 loc=>  SLICE_X92Y134 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_60_60 loc=>  SLICE_X92Y134 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_61_61 loc=>  SLICE_X92Y134 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_62_62 loc=>  SLICE_X92Y134 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_63_63 loc=>  SLICE_X92Y134 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_64_64 loc=>  SLICE_X101Y136 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_65_65 loc=>  SLICE_X101Y136 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_66_66 loc=>  SLICE_X101Y136 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_67_67 loc=>  SLICE_X101Y136 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_68_68 loc=>  SLICE_X101Y136 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_69_69 loc=>  SLICE_X101Y136 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_6_6 loc=>  SLICE_X101Y136 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_70_70 loc=>  SLICE_X101Y136 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_71_71 loc=>  SLICE_X101Y146 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_72_72 loc=>  SLICE_X101Y146 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_73_73 loc=>  SLICE_X101Y146 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_74_74 loc=>  SLICE_X101Y146 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_75_75 loc=>  SLICE_X101Y146 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_76_76 loc=>  SLICE_X101Y146 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_77_77 loc=>  SLICE_X101Y146 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_78_78 loc=>  SLICE_X101Y146 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_79_79 loc=>  SLICE_X101Y150 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_7_7 loc=>  SLICE_X101Y150 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_80_80 loc=>  SLICE_X101Y150 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_81_81 loc=>  SLICE_X101Y150 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_82_82 loc=>  SLICE_X101Y150 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_83_83 loc=>  SLICE_X101Y150 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_84_84 loc=>  SLICE_X101Y150 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_85_85 loc=>  SLICE_X101Y150 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_86_86 loc=>  SLICE_X101Y148 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_87_87 loc=>  SLICE_X101Y148 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_88_88 loc=>  SLICE_X101Y148 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_89_89 loc=>  SLICE_X101Y148 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_8_8 loc=>  SLICE_X101Y148 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_90_90 loc=>  SLICE_X101Y148 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_91_91 loc=>  SLICE_X101Y148 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_92_92 loc=>  SLICE_X101Y148 bel=>  SLICEM.A5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_93_93 loc=>  SLICE_X101Y143 bel=>  SLICEM.G6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_94_94 loc=>  SLICE_X101Y143 bel=>  SLICEM.G5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_95_95 loc=>  SLICE_X101Y143 bel=>  SLICEM.E6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_96_96 loc=>  SLICE_X101Y143 bel=>  SLICEM.E5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_97_97 loc=>  SLICE_X101Y143 bel=>  SLICEM.C6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_98_98 loc=>  SLICE_X101Y143 bel=>  SLICEM.C5LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_99_99 loc=>  SLICE_X101Y143 bel=>  SLICEM.A6LUT
name=> chip/tile1/l15/l15/mshr/st_write_buffer_reg_0_1_9_9 loc=>  SLICE_X101Y143 bel=>  SLICEM.A5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y340 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y340 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y335 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y335 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y337 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y337 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native loc=>  SLICE_X101Y341 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native loc=>  SLICE_X101Y341 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y345 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y345 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y344 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y344 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y341 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native loc=>  SLICE_X92Y341 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native loc=>  SLICE_X101Y335 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native loc=>  SLICE_X101Y335 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0 loc=>  SLICE_X110Y354 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0 loc=>  SLICE_X101Y352 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0 loc=>  SLICE_X101Y422 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0 loc=>  SLICE_X110Y422 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0 loc=>  SLICE_X115Y426 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0 loc=>  SLICE_X101Y424 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0 loc=>  SLICE_X110Y424 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0 loc=>  SLICE_X110Y419 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0 loc=>  SLICE_X115Y416 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0 loc=>  SLICE_X115Y424 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0 loc=>  SLICE_X115Y404 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0 loc=>  SLICE_X110Y350 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0 loc=>  SLICE_X115Y423 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0 loc=>  SLICE_X110Y429 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0 loc=>  SLICE_X101Y431 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0 loc=>  SLICE_X115Y430 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0 loc=>  SLICE_X110Y430 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0 loc=>  SLICE_X101Y427 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0 loc=>  SLICE_X110Y428 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0 loc=>  SLICE_X115Y414 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0 loc=>  SLICE_X115Y413 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0 loc=>  SLICE_X115Y429 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0 loc=>  SLICE_X115Y397 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0 loc=>  SLICE_X115Y425 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0 loc=>  SLICE_X115Y428 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0 loc=>  SLICE_X101Y419 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0 loc=>  SLICE_X110Y439 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0 loc=>  SLICE_X115Y433 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0 loc=>  SLICE_X110Y425 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0 loc=>  SLICE_X101Y432 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0 loc=>  SLICE_X115Y434 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0 loc=>  SLICE_X115Y418 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0 loc=>  SLICE_X115Y415 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0 loc=>  SLICE_X110Y403 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0 loc=>  SLICE_X115Y421 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0 loc=>  SLICE_X115Y437 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0 loc=>  SLICE_X101Y426 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0 loc=>  SLICE_X101Y423 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0 loc=>  SLICE_X110Y436 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0 loc=>  SLICE_X115Y439 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0 loc=>  SLICE_X101Y433 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0 loc=>  SLICE_X110Y432 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0 loc=>  SLICE_X110Y433 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0 loc=>  SLICE_X115Y420 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0 loc=>  SLICE_X101Y393 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0 loc=>  SLICE_X115Y410 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0 loc=>  SLICE_X115Y422 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0 loc=>  SLICE_X110Y420 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0 loc=>  SLICE_X110Y358 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0 loc=>  SLICE_X101Y357 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0 loc=>  SLICE_X110Y362 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0 loc=>  SLICE_X110Y356 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0 loc=>  SLICE_X110Y352 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0 loc=>  SLICE_X110Y361 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0 loc=>  SLICE_X115Y370 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0 loc=>  SLICE_X115Y343 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0 loc=>  SLICE_X115Y357 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0 loc=>  SLICE_X115Y353 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0 loc=>  SLICE_X115Y359 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0 loc=>  SLICE_X110Y357 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0 loc=>  SLICE_X110Y365 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0 loc=>  SLICE_X110Y366 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0 loc=>  SLICE_X115Y391 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0 loc=>  SLICE_X110Y397 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0 loc=>  SLICE_X110Y376 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0 loc=>  SLICE_X115Y364 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0 loc=>  SLICE_X115Y366 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0 loc=>  SLICE_X115Y379 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0 loc=>  SLICE_X115Y365 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0 loc=>  SLICE_X115Y363 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0 loc=>  SLICE_X110Y363 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0 loc=>  SLICE_X110Y353 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0 loc=>  SLICE_X101Y399 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0 loc=>  SLICE_X101Y375 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0 loc=>  SLICE_X115Y387 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0 loc=>  SLICE_X110Y394 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0 loc=>  SLICE_X110Y399 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0 loc=>  SLICE_X115Y348 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0 loc=>  SLICE_X115Y371 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0 loc=>  SLICE_X115Y372 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0 loc=>  SLICE_X115Y382 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0 loc=>  SLICE_X115Y354 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0 loc=>  SLICE_X115Y360 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0 loc=>  SLICE_X115Y351 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0 loc=>  SLICE_X115Y340 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0 loc=>  SLICE_X115Y347 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0 loc=>  SLICE_X110Y344 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1 loc=>  SLICE_X110Y408 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1 loc=>  SLICE_X110Y413 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1 loc=>  SLICE_X110Y421 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rams[0].RAM32M0 loc=>  SLICE_X110Y347 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/rams[1].RAM32M0 loc=>  SLICE_X110Y347 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[0].RAM32M0 loc=>  SLICE_X92Y365 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[10].RAM32M0 loc=>  SLICE_X92Y365 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[11].RAM32M0 loc=>  SLICE_X92Y426 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[12].RAM32M0 loc=>  SLICE_X92Y426 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[13].RAM32M0 loc=>  SLICE_X92Y424 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[14].RAM32M0 loc=>  SLICE_X92Y424 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[15].RAM32M0 loc=>  SLICE_X101Y425 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[16].RAM32M0 loc=>  SLICE_X101Y425 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[17].RAM32M0 loc=>  SLICE_X101Y428 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[18].RAM32M0 loc=>  SLICE_X101Y428 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0 loc=>  SLICE_X92Y387 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[1].RAM32M0 loc=>  SLICE_X92Y387 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[20].RAM32M0 loc=>  SLICE_X92Y429 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[21].RAM32M0 loc=>  SLICE_X92Y429 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[22].RAM32M0 loc=>  SLICE_X101Y438 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[23].RAM32M0 loc=>  SLICE_X101Y438 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[24].RAM32M0 loc=>  SLICE_X92Y434 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[25].RAM32M0 loc=>  SLICE_X92Y434 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[26].RAM32M0 loc=>  SLICE_X101Y436 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[27].RAM32M0 loc=>  SLICE_X101Y436 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[28].RAM32M0 loc=>  SLICE_X110Y437 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[29].RAM32M0 loc=>  SLICE_X110Y437 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[2].RAM32M0 loc=>  SLICE_X110Y418 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[30].RAM32M0 loc=>  SLICE_X110Y418 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[31].RAM32M0 loc=>  SLICE_X92Y441 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[32].RAM32M0 loc=>  SLICE_X92Y441 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[33].RAM32M0 loc=>  SLICE_X101Y453 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[34].RAM32M0 loc=>  SLICE_X101Y453 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[35].RAM32M0 loc=>  SLICE_X92Y450 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[36].RAM32M0 loc=>  SLICE_X92Y450 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[37].RAM32M0 loc=>  SLICE_X101Y452 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[38].RAM32M0 loc=>  SLICE_X101Y452 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[39].RAM32M0 loc=>  SLICE_X101Y421 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[3].RAM32M0 loc=>  SLICE_X101Y421 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[40].RAM32M0 loc=>  SLICE_X101Y451 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[41].RAM32M0 loc=>  SLICE_X101Y451 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[42].RAM32M0 loc=>  SLICE_X92Y452 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[43].RAM32M0 loc=>  SLICE_X92Y452 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[44].RAM32M0 loc=>  SLICE_X92Y449 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[45].RAM32M0 loc=>  SLICE_X92Y449 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[46].RAM32M0 loc=>  SLICE_X92Y442 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[47].RAM32M0 loc=>  SLICE_X92Y442 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[48].RAM32M0 loc=>  SLICE_X101Y448 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[49].RAM32M0 loc=>  SLICE_X101Y448 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[4].RAM32M0 loc=>  SLICE_X101Y418 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[50].RAM32M0 loc=>  SLICE_X101Y418 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[51].RAM32M0 loc=>  SLICE_X101Y447 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[52].RAM32M0 loc=>  SLICE_X101Y447 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[53].RAM32M0 loc=>  SLICE_X92Y363 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[54].RAM32M0 loc=>  SLICE_X92Y363 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[55].RAM32M0 loc=>  SLICE_X92Y362 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[56].RAM32M0 loc=>  SLICE_X92Y362 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[57].RAM32M0 loc=>  SLICE_X92Y360 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[58].RAM32M0 loc=>  SLICE_X92Y360 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[59].RAM32M0 loc=>  SLICE_X101Y359 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[5].RAM32M0 loc=>  SLICE_X101Y359 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[60].RAM32M0 loc=>  SLICE_X101Y358 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[61].RAM32M0 loc=>  SLICE_X101Y358 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[62].RAM32M0 loc=>  SLICE_X101Y362 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[63].RAM32M0 loc=>  SLICE_X101Y362 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[64].RAM32M0 loc=>  SLICE_X92Y377 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[65].RAM32M0 loc=>  SLICE_X92Y377 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[66].RAM32M0 loc=>  SLICE_X92Y380 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[67].RAM32M0 loc=>  SLICE_X92Y380 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[68].RAM32M0 loc=>  SLICE_X101Y376 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[69].RAM32M0 loc=>  SLICE_X101Y376 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[6].RAM32M0 loc=>  SLICE_X101Y368 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[70].RAM32M0 loc=>  SLICE_X101Y368 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[71].RAM32M0 loc=>  SLICE_X101Y371 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[72].RAM32M0 loc=>  SLICE_X101Y371 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[73].RAM32M0 loc=>  SLICE_X92Y375 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[74].RAM32M0 loc=>  SLICE_X92Y375 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[75].RAM32M0 loc=>  SLICE_X92Y393 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[76].RAM32M0 loc=>  SLICE_X92Y393 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[77].RAM32M0 loc=>  SLICE_X92Y388 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[78].RAM32M0 loc=>  SLICE_X92Y388 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[79].RAM32M0 loc=>  SLICE_X92Y370 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[7].RAM32M0 loc=>  SLICE_X92Y370 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[80].RAM32M0 loc=>  SLICE_X101Y380 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[81].RAM32M0 loc=>  SLICE_X101Y380 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0 loc=>  SLICE_X101Y374 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[83].RAM32M0 loc=>  SLICE_X101Y374 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[84].RAM32M0 loc=>  SLICE_X92Y389 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[85].RAM32M0 loc=>  SLICE_X92Y389 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[86].RAM32M0 loc=>  SLICE_X92Y400 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[87].RAM32M0 loc=>  SLICE_X92Y400 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[88].RAM32M0 loc=>  SLICE_X92Y405 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[89].RAM32M0 loc=>  SLICE_X92Y405 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[8].RAM32M0 loc=>  SLICE_X92Y361 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[90].RAM32M0 loc=>  SLICE_X92Y361 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[91].RAM32M0 loc=>  SLICE_X92Y396 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[92].RAM32M0 loc=>  SLICE_X92Y396 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[93].RAM32M0 loc=>  SLICE_X92Y386 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[94].RAM32M0 loc=>  SLICE_X92Y386 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[95].RAM32M0 loc=>  SLICE_X92Y368 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[9].RAM32M0 loc=>  SLICE_X92Y368 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_0_0 loc=>  SLICE_X62Y239 bel=>  SLICEM.H6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_10_10 loc=>  SLICE_X62Y239 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_11_11 loc=>  SLICE_X62Y239 bel=>  SLICEM.G6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_12_12 loc=>  SLICE_X62Y239 bel=>  SLICEM.G5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_13_13 loc=>  SLICE_X62Y239 bel=>  SLICEM.F6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_14_14 loc=>  SLICE_X62Y239 bel=>  SLICEM.F5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_15_15 loc=>  SLICE_X62Y239 bel=>  SLICEM.E6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_16_16 loc=>  SLICE_X62Y239 bel=>  SLICEM.E5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_17_17 loc=>  SLICE_X62Y239 bel=>  SLICEM.D6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_18_18 loc=>  SLICE_X62Y239 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_19_19 loc=>  SLICE_X62Y239 bel=>  SLICEM.C6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_1_1 loc=>  SLICE_X62Y239 bel=>  SLICEM.C5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_20_20 loc=>  SLICE_X62Y239 bel=>  SLICEM.B6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_21_21 loc=>  SLICE_X62Y239 bel=>  SLICEM.B5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_22_22 loc=>  SLICE_X62Y239 bel=>  SLICEM.A6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_23_23 loc=>  SLICE_X62Y239 bel=>  SLICEM.A5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_24_24 loc=>  SLICE_X62Y240 bel=>  SLICEM.H6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_25_25 loc=>  SLICE_X62Y240 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_26_26 loc=>  SLICE_X62Y240 bel=>  SLICEM.G6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_27_27 loc=>  SLICE_X62Y240 bel=>  SLICEM.G5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_28_28 loc=>  SLICE_X62Y240 bel=>  SLICEM.F6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_29_29 loc=>  SLICE_X62Y240 bel=>  SLICEM.F5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_2_2 loc=>  SLICE_X62Y240 bel=>  SLICEM.E6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_30_30 loc=>  SLICE_X62Y240 bel=>  SLICEM.E5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_31_31 loc=>  SLICE_X62Y240 bel=>  SLICEM.D6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_3_3 loc=>  SLICE_X62Y240 bel=>  SLICEM.D5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_4_4 loc=>  SLICE_X62Y240 bel=>  SLICEM.C6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_5_5 loc=>  SLICE_X62Y240 bel=>  SLICEM.C5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_6_6 loc=>  SLICE_X62Y240 bel=>  SLICEM.B6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_7_7 loc=>  SLICE_X62Y240 bel=>  SLICEM.B5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_8_8 loc=>  SLICE_X62Y240 bel=>  SLICEM.A6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_9_9 loc=>  SLICE_X62Y240 bel=>  SLICEM.A5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_0_0 loc=>  SLICE_X62Y238 bel=>  SLICEM.H6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_1_1 loc=>  SLICE_X62Y238 bel=>  SLICEM.H5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_2_2 loc=>  SLICE_X62Y238 bel=>  SLICEM.G6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_3_3 loc=>  SLICE_X62Y238 bel=>  SLICEM.G5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_4_4 loc=>  SLICE_X62Y238 bel=>  SLICEM.F6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_5_5 loc=>  SLICE_X62Y238 bel=>  SLICEM.F5LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_6_6 loc=>  SLICE_X62Y238 bel=>  SLICEM.E6LUT
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_7_7 loc=>  SLICE_X62Y238 bel=>  SLICEM.E5LUT
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg loc=>  SLICE_X55Y300 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg loc=>  SLICE_X55Y300 bel=>  SLICEM.GFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_q0_reg loc=>  SLICE_X55Y300 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_q1_reg loc=>  SLICE_X55Y300 bel=>  SLICEM.FFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg loc=>  SLICE_X54Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg loc=>  SLICE_X54Y301 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg loc=>  SLICE_X54Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/i_riscv_peripherals/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q1_reg loc=>  SLICE_X54Y301 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg loc=>  SLICE_X108Y351 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg loc=>  SLICE_X113Y348 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[0] loc=>  SLICE_X112Y347 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[1] loc=>  SLICE_X112Y347 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_div_logic_r_reg[2] loc=>  SLICE_X112Y347 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] loc=>  SLICE_X113Y349 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[1] loc=>  SLICE_X113Y349 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0] loc=>  SLICE_X107Y348 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1] loc=>  SLICE_X107Y348 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0] loc=>  SLICE_X107Y349 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1] loc=>  SLICE_X107Y349 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2] loc=>  SLICE_X107Y349 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3] loc=>  SLICE_X107Y349 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[0] loc=>  SLICE_X112Y353 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[1] loc=>  SLICE_X112Y353 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_logic_r_reg[2] loc=>  SLICE_X112Y353 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] loc=>  SLICE_X108Y352 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[1] loc=>  SLICE_X108Y352 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[0] loc=>  SLICE_X110Y342 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[1] loc=>  SLICE_X110Y342 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_logic_r_reg[2] loc=>  SLICE_X110Y342 bel=>  SLICEM.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0] loc=>  SLICE_X113Y347 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[1] loc=>  SLICE_X113Y347 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X108Y343 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X108Y343 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_0.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X103Y345 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_0.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X103Y345 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[1] loc=>  SLICE_X103Y345 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2] loc=>  SLICE_X103Y345 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to loc=>  SLICE_X105Y345 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 loc=>  SLICE_X105Y345 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 loc=>  SLICE_X105Y345 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 loc=>  SLICE_X105Y345 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to loc=>  SLICE_X107Y336 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 loc=>  SLICE_X107Y336 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 loc=>  SLICE_X107Y336 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 loc=>  SLICE_X107Y336 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X112Y307 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X112Y307 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X108Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X108Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X112Y303 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X112Y303 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X111Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X111Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X112Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X112Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X108Y302 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X108Y302 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X112Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X112Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X112Y309 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X112Y309 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X114Y303 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X114Y303 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X112Y308 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X112Y308 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X110Y307 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X110Y307 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X108Y306 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X108Y306 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X114Y308 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X114Y308 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X113Y307 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X113Y307 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X108Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X108Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X109Y306 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X109Y306 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X110Y307 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X110Y307 bel=>  SLICEM.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X112Y308 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X112Y308 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X109Y306 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X109Y306 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X109Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X109Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X112Y307 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X112Y307 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X114Y308 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X114Y308 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X108Y306 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X108Y306 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X113Y307 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X113Y307 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X114Y308 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X114Y308 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X110Y305 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X110Y305 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X110Y306 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X110Y306 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X113Y304 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X113Y304 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X113Y304 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X113Y304 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X110Y303 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X110Y303 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X111Y304 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X111Y304 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X109Y304 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X109Y304 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X109Y305 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X109Y305 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X112Y304 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X112Y304 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X112Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X112Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X107Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X107Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X105Y300 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X105Y300 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X112Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X112Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X86Y406 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X86Y406 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X107Y343 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X107Y343 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X103Y358 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X103Y358 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X102Y361 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X102Y361 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X102Y355 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X102Y355 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X103Y357 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X103Y357 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X102Y368 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X102Y368 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X104Y354 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X104Y354 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X100Y358 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X100Y358 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X99Y369 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X99Y369 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X101Y355 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X101Y355 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X100Y365 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X100Y365 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X101Y373 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X101Y373 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X100Y361 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X100Y361 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X100Y364 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X100Y364 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X100Y362 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X100Y362 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X98Y374 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X98Y374 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X99Y374 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X99Y374 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X100Y366 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X100Y366 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X100Y365 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X100Y365 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X101Y353 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X101Y353 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X100Y352 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X100Y352 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X103Y354 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X103Y354 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X107Y360 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X107Y360 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X108Y360 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X108Y360 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X100Y362 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X100Y362 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X107Y360 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X107Y360 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X108Y360 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X108Y360 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X100Y362 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X100Y362 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X102Y351 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X102Y351 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X106Y353 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X106Y353 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X101Y361 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X101Y361 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X100Y362 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X100Y362 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X103Y363 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X103Y363 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X103Y363 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X103Y363 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X98Y371 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X98Y371 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X101Y372 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X101Y372 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X98Y369 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X98Y369 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X102Y370 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X102Y370 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X100Y364 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X100Y364 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X100Y363 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X100Y363 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X101Y367 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X101Y367 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X103Y356 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X103Y356 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X103Y362 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X103Y362 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X105Y356 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X105Y356 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X103Y356 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X103Y356 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X100Y372 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X100Y372 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X101Y361 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X101Y361 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X102Y362 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X102Y362 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X100Y363 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X100Y363 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X103Y359 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X103Y359 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X103Y358 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X103Y358 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X103Y359 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X103Y359 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X101Y355 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X101Y355 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X102Y360 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X102Y360 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X103Y356 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X103Y356 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X101Y363 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X101Y363 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X100Y364 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X100Y364 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X102Y366 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X102Y366 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X100Y360 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X100Y360 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X98Y372 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X98Y372 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X98Y372 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X98Y372 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X100Y360 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X100Y360 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X99Y365 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X99Y365 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X98Y371 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X98Y371 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X107Y360 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X107Y360 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X99Y372 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X99Y372 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X104Y358 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X104Y358 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X89Y351 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X89Y351 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X89Y329 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X89Y329 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X92Y351 bel=>  SLICEM.GFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X92Y351 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X89Y331 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X89Y331 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X94Y333 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X94Y333 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X87Y337 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X87Y337 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X88Y338 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X88Y338 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X98Y331 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X98Y331 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X100Y332 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X100Y332 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X102Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X102Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X90Y343 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X90Y343 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X87Y332 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X87Y332 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[20].sync_reg_reg[0] loc=>  SLICE_X96Y333 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[20].sync_reg_reg[1] loc=>  SLICE_X96Y333 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[21].sync_reg_reg[0] loc=>  SLICE_X92Y350 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[21].sync_reg_reg[1] loc=>  SLICE_X92Y350 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[22].sync_reg_reg[0] loc=>  SLICE_X100Y332 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[22].sync_reg_reg[1] loc=>  SLICE_X100Y332 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[23].sync_reg_reg[0] loc=>  SLICE_X91Y349 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[23].sync_reg_reg[1] loc=>  SLICE_X91Y349 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg_reg[0] loc=>  SLICE_X99Y334 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[24].sync_reg_reg[1] loc=>  SLICE_X99Y334 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg_reg[0] loc=>  SLICE_X100Y330 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[25].sync_reg_reg[1] loc=>  SLICE_X100Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg_reg[0] loc=>  SLICE_X100Y331 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[26].sync_reg_reg[1] loc=>  SLICE_X100Y331 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg_reg[0] loc=>  SLICE_X92Y350 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[27].sync_reg_reg[1] loc=>  SLICE_X92Y350 bel=>  SLICEM.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg_reg[0] loc=>  SLICE_X98Y331 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[28].sync_reg_reg[1] loc=>  SLICE_X98Y331 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[29].sync_reg_reg[0] loc=>  SLICE_X101Y332 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[29].sync_reg_reg[1] loc=>  SLICE_X101Y332 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X87Y334 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X87Y334 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[30].sync_reg_reg[0] loc=>  SLICE_X103Y332 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[30].sync_reg_reg[1] loc=>  SLICE_X103Y332 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[0] loc=>  SLICE_X90Y351 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[31].sync_reg_reg[1] loc=>  SLICE_X90Y351 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X88Y338 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X88Y338 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X89Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X89Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X87Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X87Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X87Y330 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X87Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X89Y348 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X89Y348 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X90Y327 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X90Y327 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X90Y330 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X90Y330 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X97Y399 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X97Y399 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[0] loc=>  SLICE_X86Y355 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[1] loc=>  SLICE_X86Y355 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_bisc_complete_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X98Y387 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_bisc_complete_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X98Y387 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X86Y305 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X86Y305 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X87Y441 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X87Y441 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X87Y463 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X87Y463 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X113Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X113Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X97Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X97Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X108Y303 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X108Y303 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X105Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X105Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X101Y300 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X101Y300 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X102Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X102Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X91Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X91Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X100Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X100Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X86Y320 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X86Y320 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X86Y339 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X86Y339 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X87Y349 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X87Y349 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X86Y365 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X86Y365 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X87Y381 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X87Y381 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X86Y385 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X86Y385 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X106Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X106Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X87Y411 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X87Y411 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X87Y423 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X87Y423 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X86Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X86Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X86Y457 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X86Y457 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X86Y474 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X86Y474 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X108Y300 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X108Y300 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X106Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X106Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X98Y307 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X98Y307 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X91Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X91Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X98Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X98Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X100Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X100Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X102Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X102Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X101Y301 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X101Y301 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X86Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X86Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X87Y343 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X87Y343 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X86Y357 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X86Y357 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X86Y375 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X86Y375 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X86Y384 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X86Y384 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X87Y386 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X87Y386 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X92Y301 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X92Y301 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X86Y416 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X86Y416 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X87Y423 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X87Y423 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X86Y304 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X86Y304 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X86Y444 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X86Y444 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X86Y466 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X86Y466 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X94Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X94Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X107Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X107Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X105Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X105Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X108Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X108Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X102Y302 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X102Y302 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X109Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X109Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X109Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X109Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X112Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X112Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X86Y322 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X86Y322 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X86Y336 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X86Y336 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X86Y345 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X86Y345 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X86Y348 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X86Y348 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X86Y403 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X86Y403 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X87Y420 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X87Y420 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X97Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X97Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X86Y422 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X86Y422 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X86Y424 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X86Y424 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X88Y312 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X88Y312 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X86Y457 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X86Y457 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X86Y348 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X86Y348 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X108Y303 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X108Y303 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X101Y300 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X101Y300 bel=>  SLICEM.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X101Y303 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X101Y303 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X108Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X108Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X102Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X102Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X100Y300 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X100Y300 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X111Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X111Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X108Y300 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X108Y300 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X86Y327 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X86Y327 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X86Y330 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X86Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X86Y334 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X86Y334 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X86Y406 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X86Y406 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X86Y406 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X86Y406 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X87Y406 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X87Y406 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X110Y303 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X110Y303 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X86Y408 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X86Y408 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X86Y431 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X86Y431 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_ready_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X87Y394 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_ready_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X87Y394 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[0].sync_reg_reg[0] loc=>  SLICE_X100Y358 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[0].sync_reg_reg[1] loc=>  SLICE_X100Y358 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[10].sync_reg_reg[0] loc=>  SLICE_X103Y394 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[10].sync_reg_reg[1] loc=>  SLICE_X103Y394 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[11].sync_reg_reg[0] loc=>  SLICE_X101Y400 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[11].sync_reg_reg[1] loc=>  SLICE_X101Y400 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[12].sync_reg_reg[0] loc=>  SLICE_X106Y395 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[12].sync_reg_reg[1] loc=>  SLICE_X106Y395 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[13].sync_reg_reg[0] loc=>  SLICE_X106Y391 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[13].sync_reg_reg[1] loc=>  SLICE_X106Y391 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[14].sync_reg_reg[0] loc=>  SLICE_X106Y377 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[14].sync_reg_reg[1] loc=>  SLICE_X106Y377 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[15].sync_reg_reg[0] loc=>  SLICE_X106Y381 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[15].sync_reg_reg[1] loc=>  SLICE_X106Y381 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[16].sync_reg_reg[0] loc=>  SLICE_X100Y406 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[16].sync_reg_reg[1] loc=>  SLICE_X100Y406 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[17].sync_reg_reg[0] loc=>  SLICE_X101Y402 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[17].sync_reg_reg[1] loc=>  SLICE_X101Y402 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[18].sync_reg_reg[0] loc=>  SLICE_X105Y398 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[18].sync_reg_reg[1] loc=>  SLICE_X105Y398 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[19].sync_reg_reg[0] loc=>  SLICE_X106Y402 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[19].sync_reg_reg[1] loc=>  SLICE_X106Y402 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[1].sync_reg_reg[0] loc=>  SLICE_X102Y357 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[1].sync_reg_reg[1] loc=>  SLICE_X102Y357 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[2].sync_reg_reg[0] loc=>  SLICE_X99Y371 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[2].sync_reg_reg[1] loc=>  SLICE_X99Y371 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[3].sync_reg_reg[0] loc=>  SLICE_X99Y375 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[3].sync_reg_reg[1] loc=>  SLICE_X99Y375 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[4].sync_reg_reg[0] loc=>  SLICE_X98Y369 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[4].sync_reg_reg[1] loc=>  SLICE_X98Y369 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[5].sync_reg_reg[0] loc=>  SLICE_X100Y381 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[5].sync_reg_reg[1] loc=>  SLICE_X100Y381 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[6].sync_reg_reg[0] loc=>  SLICE_X100Y390 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[6].sync_reg_reg[1] loc=>  SLICE_X100Y390 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[7].sync_reg_reg[0] loc=>  SLICE_X101Y389 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[7].sync_reg_reg[1] loc=>  SLICE_X101Y389 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[8].sync_reg_reg[0] loc=>  SLICE_X105Y382 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[8].sync_reg_reg[1] loc=>  SLICE_X105Y382 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[9].sync_reg_reg[0] loc=>  SLICE_X103Y395 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_riu2clb_valid_sync/SYNC[9].sync_reg_reg[1] loc=>  SLICE_X103Y395 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X103Y309 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X102Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X102Y310 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X103Y309 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X103Y311 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X103Y311 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X102Y309 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X103Y309 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X102Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X102Y310 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X103Y309 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X103Y311 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X103Y311 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X102Y309 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X101Y304 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X102Y304 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X102Y307 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X102Y307 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X102Y304 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X102Y307 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X102Y308 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X101Y304 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X102Y304 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X102Y307 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X102Y307 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X102Y304 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X102Y307 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X102Y308 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg loc=>  SLICE_X100Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg loc=>  SLICE_X100Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg loc=>  SLICE_X100Y305 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X98Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X98Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X100Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X100Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X100Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X100Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X99Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X99Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X99Y299 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X99Y299 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X100Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X100Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X89Y303 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X88Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X88Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X88Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X87Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X88Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X88Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X89Y303 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X88Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X88Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X88Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X87Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X88Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X88Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X86Y313 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X87Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X86Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X86Y311 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X87Y309 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X86Y310 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X86Y308 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X86Y313 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X87Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X86Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X86Y311 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X87Y309 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X86Y310 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X86Y308 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg loc=>  SLICE_X86Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg loc=>  SLICE_X86Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg loc=>  SLICE_X86Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X87Y327 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X87Y327 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X89Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X89Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X89Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X89Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X86Y306 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X86Y306 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X86Y306 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X86Y306 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X87Y327 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X87Y327 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0] loc=>  SLICE_X70Y323 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1] loc=>  SLICE_X70Y323 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[2] loc=>  SLICE_X70Y323 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[3] loc=>  SLICE_X70Y323 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0] loc=>  SLICE_X73Y312 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1] loc=>  SLICE_X73Y312 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[2] loc=>  SLICE_X73Y312 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[3] loc=>  SLICE_X73Y312 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.AFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.BFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.CFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg loc=>  SLICE_X68Y327 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg loc=>  SLICE_X68Y327 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg loc=>  SLICE_X68Y329 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X63Y330 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X63Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X70Y328 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X70Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X70Y328 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X70Y328 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X70Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X70Y328 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X64Y331 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X64Y331 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X64Y331 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X64Y331 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X64Y331 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X64Y331 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X68Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X68Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg loc=>  SLICE_X78Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg loc=>  SLICE_X78Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg loc=>  SLICE_X78Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X74Y292 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X74Y292 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X78Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X78Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X78Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X78Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X78Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X78Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X75Y297 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X75Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X75Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X75Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X75Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X75Y297 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X80Y300 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X80Y300 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg loc=>  SLICE_X73Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg loc=>  SLICE_X73Y299 bel=>  SLICEL.AFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg loc=>  SLICE_X73Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X73Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X73Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X71Y299 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X71Y299 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X71Y299 bel=>  SLICEM.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X71Y299 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X71Y299 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X71Y299 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X73Y298 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X73Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X73Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X73Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X73Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X73Y298 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X72Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X72Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg loc=>  SLICE_X56Y318 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg loc=>  SLICE_X56Y318 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg loc=>  SLICE_X57Y318 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X56Y315 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X56Y315 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X57Y319 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X57Y319 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X57Y319 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X57Y319 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X57Y319 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X57Y319 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X57Y316 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X57Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X57Y316 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X57Y316 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X57Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X57Y316 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X57Y317 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X57Y317 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ext_st_sync_flop_0/q_reg loc=>  SLICE_X55Y243 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ext_st_sync_flop_1/q_reg loc=>  SLICE_X55Y243 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ext_sync_flop_0/q_reg loc=>  SLICE_X52Y245 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/uart_top/atg_uart_init/inst/ext_sync_flop_1/q_reg loc=>  SLICE_X52Y245 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg loc=>  SLICE_X118Y302 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg loc=>  SLICE_X118Y302 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg loc=>  SLICE_X117Y302 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg loc=>  SLICE_X117Y302 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0] loc=>  SLICE_X120Y298 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1] loc=>  SLICE_X120Y298 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0] loc=>  SLICE_X120Y298 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1] loc=>  SLICE_X120Y298 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0] loc=>  SLICE_X119Y298 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1] loc=>  SLICE_X119Y298 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0] loc=>  SLICE_X118Y297 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1] loc=>  SLICE_X118Y297 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2] loc=>  SLICE_X118Y297 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3] loc=>  SLICE_X120Y297 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] loc=>  SLICE_X119Y299 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] loc=>  SLICE_X118Y301 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] loc=>  SLICE_X118Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] loc=>  SLICE_X118Y299 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0] loc=>  SLICE_X119Y299 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1] loc=>  SLICE_X118Y301 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2] loc=>  SLICE_X118Y297 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3] loc=>  SLICE_X118Y299 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0] loc=>  SLICE_X120Y299 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1] loc=>  SLICE_X120Y299 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] loc=>  SLICE_X119Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] loc=>  SLICE_X118Y300 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] loc=>  SLICE_X118Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] loc=>  SLICE_X118Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0] loc=>  SLICE_X119Y296 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1] loc=>  SLICE_X119Y296 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2] loc=>  SLICE_X119Y296 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] loc=>  SLICE_X120Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] loc=>  SLICE_X121Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] loc=>  SLICE_X119Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[0] loc=>  SLICE_X120Y298 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1] loc=>  SLICE_X121Y297 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2] loc=>  SLICE_X119Y297 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0] loc=>  SLICE_X120Y296 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1] loc=>  SLICE_X120Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] loc=>  SLICE_X120Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] loc=>  SLICE_X121Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] loc=>  SLICE_X119Y296 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0] loc=>  SLICE_X113Y291 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1] loc=>  SLICE_X113Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0] loc=>  SLICE_X115Y292 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1] loc=>  SLICE_X115Y292 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0] loc=>  SLICE_X116Y292 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10] loc=>  SLICE_X116Y292 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] loc=>  SLICE_X116Y292 bel=>  SLICEM.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] loc=>  SLICE_X116Y291 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13] loc=>  SLICE_X116Y291 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14] loc=>  SLICE_X116Y291 bel=>  SLICEM.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15] loc=>  SLICE_X116Y291 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16] loc=>  SLICE_X116Y291 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17] loc=>  SLICE_X116Y291 bel=>  SLICEM.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18] loc=>  SLICE_X116Y291 bel=>  SLICEM.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] loc=>  SLICE_X116Y291 bel=>  SLICEM.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1] loc=>  SLICE_X116Y292 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] loc=>  SLICE_X116Y291 bel=>  SLICEM.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21] loc=>  SLICE_X116Y291 bel=>  SLICEM.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22] loc=>  SLICE_X116Y291 bel=>  SLICEM.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23] loc=>  SLICE_X116Y291 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24] loc=>  SLICE_X116Y291 bel=>  SLICEM.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25] loc=>  SLICE_X116Y291 bel=>  SLICEM.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26] loc=>  SLICE_X116Y291 bel=>  SLICEM.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27] loc=>  SLICE_X116Y291 bel=>  SLICEM.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2] loc=>  SLICE_X116Y292 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] loc=>  SLICE_X116Y292 bel=>  SLICEM.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] loc=>  SLICE_X116Y292 bel=>  SLICEM.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5] loc=>  SLICE_X116Y292 bel=>  SLICEM.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6] loc=>  SLICE_X116Y292 bel=>  SLICEM.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7] loc=>  SLICE_X116Y292 bel=>  SLICEM.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8] loc=>  SLICE_X116Y292 bel=>  SLICEM.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9] loc=>  SLICE_X116Y292 bel=>  SLICEM.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0] loc=>  SLICE_X113Y298 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1] loc=>  SLICE_X113Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[0] loc=>  SLICE_X113Y298 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[1] loc=>  SLICE_X113Y298 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0] loc=>  SLICE_X111Y298 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] loc=>  SLICE_X111Y297 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11] loc=>  SLICE_X111Y297 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12] loc=>  SLICE_X111Y297 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13] loc=>  SLICE_X111Y297 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14] loc=>  SLICE_X111Y297 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15] loc=>  SLICE_X111Y297 bel=>  SLICEL.FFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16] loc=>  SLICE_X111Y297 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17] loc=>  SLICE_X111Y297 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] loc=>  SLICE_X111Y298 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] loc=>  SLICE_X111Y297 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3] loc=>  SLICE_X111Y297 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4] loc=>  SLICE_X111Y297 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5] loc=>  SLICE_X111Y297 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6] loc=>  SLICE_X111Y297 bel=>  SLICEL.EFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7] loc=>  SLICE_X111Y297 bel=>  SLICEL.FFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8] loc=>  SLICE_X111Y297 bel=>  SLICEL.GFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] loc=>  SLICE_X111Y297 bel=>  SLICEL.HFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X115Y298 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X114Y299 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X116Y298 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X116Y298 bel=>  SLICEM.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X116Y299 bel=>  SLICEM.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X117Y299 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X117Y299 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X117Y299 bel=>  SLICEL.GFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X115Y298 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X114Y299 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X116Y298 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X116Y298 bel=>  SLICEM.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X116Y299 bel=>  SLICEM.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X117Y299 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X117Y299 bel=>  SLICEL.AFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X117Y299 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg loc=>  SLICE_X116Y302 bel=>  SLICEM.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg loc=>  SLICE_X116Y302 bel=>  SLICEM.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg loc=>  SLICE_X117Y302 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg loc=>  SLICE_X117Y302 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X114Y300 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X118Y303 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X114Y300 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X118Y303 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X118Y308 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X117Y307 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X118Y309 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X118Y309 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X119Y309 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X118Y309 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X119Y309 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X119Y308 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0] loc=>  SLICE_X118Y308 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1] loc=>  SLICE_X117Y307 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2] loc=>  SLICE_X118Y309 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3] loc=>  SLICE_X118Y309 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0] loc=>  SLICE_X119Y309 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1] loc=>  SLICE_X118Y309 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2] loc=>  SLICE_X119Y309 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3] loc=>  SLICE_X119Y308 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg loc=>  SLICE_X117Y306 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg loc=>  SLICE_X117Y306 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg loc=>  SLICE_X117Y306 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg loc=>  SLICE_X117Y306 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X118Y306 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X119Y305 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0] loc=>  SLICE_X118Y306 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0] loc=>  SLICE_X119Y305 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0] loc=>  SLICE_X119Y291 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1] loc=>  SLICE_X119Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0] loc=>  SLICE_X118Y290 bel=>  SLICEL.DFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[1] loc=>  SLICE_X118Y290 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] loc=>  SLICE_X118Y291 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1] loc=>  SLICE_X118Y291 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2] loc=>  SLICE_X118Y291 bel=>  SLICEL.CFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0] loc=>  SLICE_X118Y293 bel=>  SLICEL.CFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1] loc=>  SLICE_X118Y293 bel=>  SLICEL.DFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2] loc=>  SLICE_X118Y293 bel=>  SLICEL.BFF
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] loc=>  SLICE_X118Y293 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] loc=>  SLICE_X119Y293 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] loc=>  SLICE_X120Y293 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0] loc=>  SLICE_X118Y293 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1] loc=>  SLICE_X119Y293 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2] loc=>  SLICE_X120Y293 bel=>  SLICEL.BFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0] loc=>  SLICE_X120Y292 bel=>  SLICEL.HFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1] loc=>  SLICE_X120Y292 bel=>  SLICEL.EFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] loc=>  SLICE_X118Y292 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] loc=>  SLICE_X119Y292 bel=>  SLICEL.AFF2
name=> dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] loc=>  SLICE_X120Y292 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X103Y309 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X102Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X102Y310 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X103Y309 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X103Y311 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X103Y311 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X102Y309 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X103Y309 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X102Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X102Y310 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X103Y309 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X103Y311 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X103Y311 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X102Y309 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X101Y304 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X102Y304 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X102Y307 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X102Y307 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X102Y304 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X102Y307 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X102Y308 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X101Y304 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X102Y304 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X102Y307 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X102Y307 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X102Y304 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X102Y307 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X102Y308 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X98Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X98Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X100Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X100Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X100Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X100Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X99Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X99Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X99Y299 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X99Y299 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X100Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_recv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X100Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X89Y303 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X88Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X88Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X88Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X87Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X88Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X88Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X89Y303 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X88Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X88Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X88Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X87Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X88Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X88Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X86Y313 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X87Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X86Y310 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X86Y311 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4] loc=>  SLICE_X87Y309 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5] loc=>  SLICE_X86Y310 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6] loc=>  SLICE_X86Y308 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X86Y313 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X87Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X86Y310 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X86Y311 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4] loc=>  SLICE_X87Y309 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5] loc=>  SLICE_X86Y310 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6] loc=>  SLICE_X86Y308 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X87Y327 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X87Y327 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X89Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X89Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X89Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X89Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X86Y306 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X86Y306 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X86Y306 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X86Y306 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X87Y327 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/mc_top/mig_afifo/async_fifo_send/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X87Y327 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0] loc=>  SLICE_X70Y323 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1] loc=>  SLICE_X70Y323 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[2] loc=>  SLICE_X70Y323 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[3] loc=>  SLICE_X70Y323 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0] loc=>  SLICE_X73Y312 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1] loc=>  SLICE_X73Y312 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[2] loc=>  SLICE_X73Y312 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/data_int_rst_cross/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[3] loc=>  SLICE_X73Y312 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.AFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.BFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X68Y330 bel=>  SLICEL.CFF
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X68Y334 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X67Y330 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X69Y329 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X67Y333 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X67Y334 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X67Y333 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X66Y333 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X63Y330 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X63Y330 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X70Y328 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X70Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X70Y328 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X70Y328 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X70Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X70Y328 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X64Y331 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X64Y331 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X64Y331 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X64Y331 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X64Y331 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X64Y331 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X68Y328 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X68Y328 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X74Y300 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X74Y300 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X74Y302 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X74Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X77Y302 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X76Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X75Y301 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X76Y302 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X74Y292 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X74Y292 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X78Y301 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X78Y301 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X78Y301 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X78Y301 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X78Y301 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X78Y301 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X75Y297 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X75Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X75Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X75Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X75Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X75Y297 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X80Y300 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/sd2wb_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X80Y300 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X75Y299 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X77Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X76Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X77Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X78Y297 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X78Y297 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X78Y298 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X78Y299 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X73Y300 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X73Y300 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X71Y299 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X71Y299 bel=>  SLICEM.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X71Y299 bel=>  SLICEM.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X71Y299 bel=>  SLICEM.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X71Y299 bel=>  SLICEM.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X71Y299 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X73Y298 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X73Y298 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X73Y298 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X73Y298 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X73Y298 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X73Y298 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X72Y299 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/sd_fifo_filler0/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X72Y299 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X60Y316 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X62Y317 bel=>  SLICEM.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X58Y318 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X60Y314 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.FFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][0] loc=>  SLICE_X67Y316 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][1] loc=>  SLICE_X64Y316 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2] loc=>  SLICE_X67Y317 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][3] loc=>  SLICE_X70Y317 bel=>  SLICEL.GFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X56Y315 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X56Y315 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0] loc=>  SLICE_X57Y319 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1] loc=>  SLICE_X57Y319 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2] loc=>  SLICE_X57Y319 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3] loc=>  SLICE_X57Y319 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4] loc=>  SLICE_X57Y319 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[5] loc=>  SLICE_X57Y319 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0] loc=>  SLICE_X57Y316 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1] loc=>  SLICE_X57Y316 bel=>  SLICEL.AFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2] loc=>  SLICE_X57Y316 bel=>  SLICEL.BFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3] loc=>  SLICE_X57Y316 bel=>  SLICEL.CFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4] loc=>  SLICE_X57Y316 bel=>  SLICEL.DFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[5] loc=>  SLICE_X57Y316 bel=>  SLICEL.EFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0] loc=>  SLICE_X57Y317 bel=>  SLICEL.HFF2
name=> chipset/chipset_impl/piton_sd_top/sdc_controller/wb2sd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1] loc=>  SLICE_X57Y317 bel=>  SLICEL.EFF2
