// Seed: 2620643337
module module_0 (
    output tri id_0
);
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  wire  id_4,
    inout  wire  id_5,
    input  wor   id_6
);
  id_8(
      .id_0(1), .id_1(((id_4 == id_1))), .id_2(1'b0)
  );
  wire id_9, id_10, id_11, id_12;
  module_0(
      id_0
  );
  wire id_13;
  assign id_13 = id_9;
  wire id_14;
  assign id_0 = 1'b0;
endmodule
