Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 29 10:01:16 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file ElectricGoKart_wrapper_timing_summary_routed.rpt -pb ElectricGoKart_wrapper_timing_summary_routed.pb -rpx ElectricGoKart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ElectricGoKart_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.172       -0.172                      1                 3751        0.021        0.000                      0                 3751        4.020        0.000                       0                  1676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                     ------------           ----------      --------------
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {0.000 560.000}        1120.000        0.893           
VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock    {0.000 10.000}         20.000          50.000          
clk_fpga_0                                                                                {0.000 5.000}          10.000          100.000         
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock        {0.000 560.000}        1120.000        0.893           
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                0.570        0.000                      0                 3540        0.021        0.000                      0                 3540        4.020        0.000                       0                  1587  
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock      558.468        0.000                      0                   92        0.166        0.000                      0                   92      559.500        0.000                       0                    52  
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock         14.677        0.000                      0                   37        0.221        0.000                      0                   37        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                To Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                --------                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock     1108.446        0.000                      0                    1        3.676        0.000                      0                    1  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          9.830        0.000                      0                    3        2.884        0.000                      0                    3  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          clk_fpga_0                                                                                      6.585        0.000                      0                    9        0.513        0.000                      0                    9  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            clk_fpga_0                                                                                     -0.172       -0.172                      1                    5        0.411        0.000                      0                    5  
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock             1114.493        0.000                      0                   34        0.302        0.000                      0                   34  
clk_fpga_0                                                                                ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock                4.640        0.000                      0                   52        0.342        0.000                      0                   52  
clk_fpga_0                                                                                ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock                  4.140        0.000                      0                   40        0.273        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Precharge_En_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 4.105ns (66.275%)  route 2.089ns (33.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.673     2.981    ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.089     5.588    Precharge_En_tri_o_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     9.176 r  Precharge_En_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.176    Precharge_En_tri_o[0]
    V12                                                               r  Precharge_En_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[4]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 4.094ns (66.986%)  route 2.018ns (33.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.018     5.536    lopt_4
    W14                  OBUF (Prop_obuf_I_O)         3.638     9.173 r  Digital_IO_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.173    Digital_IO_tri_o[4]
    W14                                                               r  Digital_IO_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 4.031ns (67.529%)  route 1.938ns (32.471%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.938     5.518    Main_Relay_tri_iobuf_1/I
    J15                  OBUFT (Prop_obuft_I_O)       3.513     9.031 r  Main_Relay_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     9.031    Main_Relay_tri_io[1]
    J15                                                               r  Main_Relay_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[3]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 4.068ns (69.211%)  route 1.810ns (30.789%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.810     5.328    lopt_3
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.940 r  Digital_IO_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.940    Digital_IO_tri_o[3]
    T10                                                               r  Digital_IO_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[2]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 4.076ns (70.413%)  route 1.713ns (29.587%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.713     5.231    lopt_2
    T11                  OBUF (Prop_obuf_I_O)         3.620     8.851 r  Digital_IO_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.851    Digital_IO_tri_o[2]
    T11                                                               r  Digital_IO_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 4.073ns (70.375%)  route 1.715ns (29.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.741     3.049    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.715     5.220    lopt_1
    W15                  OBUF (Prop_obuf_I_O)         3.617     8.837 r  Digital_IO_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.837    Digital_IO_tri_o[1]
    W15                                                               r  Digital_IO_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 4.080ns (71.145%)  route 1.655ns (28.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.742     3.050    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.655     5.161    lopt
    V15                  OBUF (Prop_obuf_I_O)         3.624     8.785 r  Digital_IO_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.785    Digital_IO_tri_o[0]
    V15                                                               r  Digital_IO_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 3.987ns (72.003%)  route 1.550ns (27.997%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y13         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.550     5.063    Main_Relay_tri_iobuf_0/I
    W16                  OBUFT (Prop_obuft_I_O)       3.531     8.594 r  Main_Relay_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     8.594    Main_Relay_tri_io[0]
    W16                                                               r  Main_Relay_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.574ns (22.408%)  route 5.450ns (77.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=11, routed)          5.450     9.973    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE[1]_i_1/O
                         net (fo=1, routed)           0.000    10.097    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE[1]_i_1_n_0
    SLICE_X43Y13         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.571    12.763    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y13         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X43Y13         FDSE (Setup_fdse_C_D)        0.032    12.771    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.642ns (9.909%)  route 5.837ns (90.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672     2.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     3.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801     7.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.036     9.459    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X22Y41         FDSE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494    12.686    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y41         FDSE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X22Y41         FDSE (Setup_fdse_C_S)       -0.429    12.233    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  2.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.909%)  route 0.221ns (61.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559     0.900    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.221     1.262    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X17Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.075     1.241    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.263%)  route 0.227ns (61.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559     0.900    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.227     1.268    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X17Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.072     1.238    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.861%)  route 0.179ns (44.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.179     1.208    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.099     1.307 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828     1.198    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.092     1.256    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.677%)  route 0.254ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.254     1.296    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X17Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.066     1.232    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.207%)  route 0.271ns (65.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.561     0.902    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0]/Q
                         net (fo=1, routed)           0.271     1.314    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[18]
    SLICE_X14Y47         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y47         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.070     1.243    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.975%)  route 0.237ns (56.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.563     0.904    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=5, routed)           0.237     1.281    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.326 r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     1.326    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828     1.198    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.091     1.255    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.584     0.925    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.243     1.308    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.893     1.263    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    ElectricGoKart_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.437%)  route 0.244ns (65.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X15Y51         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ElectricGoKart_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_error_reg/Q
                         net (fo=2, routed)           0.244     1.274    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_error
    SLICE_X14Y47         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y47         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.018     1.191    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.587%)  route 0.230ns (52.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=6, routed)           0.230     1.295    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X22Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.340    ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X22Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828     1.198    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     1.255    ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.846%)  route 0.258ns (58.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.556     0.897    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=1, routed)           0.258     1.296    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.341 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.341    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.826     1.196    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.092     1.254    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X16Y42   ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y34   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack      558.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      559.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             558.468ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            560.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.124ns (5.535%)  route 2.116ns (94.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 563.832 - 560.000 ) 
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668     2.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          2.116     5.548    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.672 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     5.672    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   563.832    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism              0.378   564.210    
                         clock uncertainty           -0.154   564.056    
    SLICE_X24Y32         FDRE (Setup_fdre_C_D)        0.084   564.140    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                        564.140    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                558.468    

Slack (MET) :             1113.571ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.850ns  (logic 1.046ns (17.879%)  route 4.805ns (82.123%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1683.784 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.334ns = ( 564.334 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.902   564.334    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.524   564.858 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          1.349   566.207    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X25Y35         LUT4 (Prop_lut4_I2_O)        0.124   566.331 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10/O
                         net (fo=1, routed)           0.640   566.971    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I5_O)        0.124   567.095 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.773   567.868    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I2_O)        0.124   567.992 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           1.110   569.102    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I3_O)        0.150   569.252 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.933   570.185    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.730  1683.784    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.378  1684.162    
                         clock uncertainty           -0.154  1684.008    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)       -0.252  1683.756    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.756    
                         arrival time                        -570.185    
  -------------------------------------------------------------------
                         slack                               1113.571    

Slack (MET) :             1113.772ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.548ns  (logic 1.048ns (18.890%)  route 4.500ns (81.113%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 1683.696 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.334ns = ( 564.334 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.902   564.334    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.524   564.858 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          1.349   566.207    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X25Y35         LUT4 (Prop_lut4_I2_O)        0.124   566.331 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10/O
                         net (fo=1, routed)           0.640   566.971    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I5_O)        0.124   567.095 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.773   567.868    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I2_O)        0.124   567.992 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.798   568.790    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I3_O)        0.152   568.942 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.940   569.883    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.643  1683.696    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.378  1684.074    
                         clock uncertainty           -0.154  1683.920    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.266  1683.654    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.654    
                         arrival time                        -569.882    
  -------------------------------------------------------------------
                         slack                               1113.772    

Slack (MET) :             1114.073ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.523ns  (logic 1.020ns (18.469%)  route 4.503ns (81.534%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1683.784 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.334ns = ( 564.334 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.902   564.334    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.524   564.858 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          1.349   566.207    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X25Y35         LUT4 (Prop_lut4_I2_O)        0.124   566.331 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10/O
                         net (fo=1, routed)           0.640   566.971    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I5_O)        0.124   567.095 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.773   567.868    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I2_O)        0.124   567.992 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.801   568.793    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I1_O)        0.124   568.917 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.940   569.857    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.730  1683.784    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.378  1684.162    
                         clock uncertainty           -0.154  1684.008    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)       -0.078  1683.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.930    
                         arrival time                        -569.857    
  -------------------------------------------------------------------
                         slack                               1114.073    

Slack (MET) :             1114.436ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.998ns  (logic 1.250ns (25.009%)  route 3.748ns (74.993%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 1683.522 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 564.148 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.716   564.148    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.524   564.672 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/Q
                         net (fo=3, routed)           0.856   565.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.152   565.680 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12/O
                         net (fo=1, routed)           1.130   566.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.326   567.136 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5/O
                         net (fo=3, routed)           0.595   567.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5_n_0
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.124   567.855 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.363   568.218    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I0_O)        0.124   568.342 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.804   569.146    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.468  1683.522    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.378  1683.900    
                         clock uncertainty           -0.154  1683.746    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.164  1683.582    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]
  -------------------------------------------------------------------
                         required time                       1683.582    
                         arrival time                        -569.146    
  -------------------------------------------------------------------
                         slack                               1114.436    

Slack (MET) :             1114.436ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.998ns  (logic 1.250ns (25.009%)  route 3.748ns (74.993%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 1683.522 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 564.148 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.716   564.148    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.524   564.672 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/Q
                         net (fo=3, routed)           0.856   565.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.152   565.680 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12/O
                         net (fo=1, routed)           1.130   566.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.326   567.136 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5/O
                         net (fo=3, routed)           0.595   567.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5_n_0
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.124   567.855 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.363   568.218    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I0_O)        0.124   568.342 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.804   569.146    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.468  1683.522    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.378  1683.900    
                         clock uncertainty           -0.154  1683.746    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.164  1683.582    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]
  -------------------------------------------------------------------
                         required time                       1683.582    
                         arrival time                        -569.146    
  -------------------------------------------------------------------
                         slack                               1114.436    

Slack (MET) :             1114.436ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.998ns  (logic 1.250ns (25.009%)  route 3.748ns (74.993%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 1683.522 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 564.148 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.716   564.148    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.524   564.672 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/Q
                         net (fo=3, routed)           0.856   565.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.152   565.680 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12/O
                         net (fo=1, routed)           1.130   566.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.326   567.136 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5/O
                         net (fo=3, routed)           0.595   567.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5_n_0
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.124   567.855 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.363   568.218    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I0_O)        0.124   568.342 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.804   569.146    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.468  1683.522    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.378  1683.900    
                         clock uncertainty           -0.154  1683.746    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.164  1683.582    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]
  -------------------------------------------------------------------
                         required time                       1683.582    
                         arrival time                        -569.146    
  -------------------------------------------------------------------
                         slack                               1114.436    

Slack (MET) :             1114.436ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.998ns  (logic 1.250ns (25.009%)  route 3.748ns (74.993%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 1683.522 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 564.148 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.716   564.148    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.524   564.672 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/Q
                         net (fo=3, routed)           0.856   565.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.152   565.680 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12/O
                         net (fo=1, routed)           1.130   566.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.326   567.136 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5/O
                         net (fo=3, routed)           0.595   567.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5_n_0
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.124   567.855 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.363   568.218    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I0_O)        0.124   568.342 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.804   569.146    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.468  1683.522    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.378  1683.900    
                         clock uncertainty           -0.154  1683.746    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.164  1683.582    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
  -------------------------------------------------------------------
                         required time                       1683.582    
                         arrival time                        -569.146    
  -------------------------------------------------------------------
                         slack                               1114.436    

Slack (MET) :             1114.498ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.162ns  (logic 1.250ns (24.216%)  route 3.912ns (75.785%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 1683.724 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 564.148 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.716   564.148    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.524   564.672 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/Q
                         net (fo=3, routed)           0.856   565.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.152   565.680 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12/O
                         net (fo=1, routed)           1.130   566.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.326   567.136 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5/O
                         net (fo=3, routed)           0.595   567.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5_n_0
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.124   567.855 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.363   568.218    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I0_O)        0.124   568.342 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.968   569.310    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X24Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.671  1683.724    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.401  1684.126    
                         clock uncertainty           -0.154  1683.972    
    SLICE_X24Y33         FDRE (Setup_fdre_C_CE)      -0.164  1683.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.808    
                         arrival time                        -569.310    
  -------------------------------------------------------------------
                         slack                               1114.498    

Slack (MET) :             1114.498ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.162ns  (logic 1.250ns (24.216%)  route 3.912ns (75.785%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 1683.724 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 564.148 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.716   564.148    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.524   564.672 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]/Q
                         net (fo=3, routed)           0.856   565.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[18]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.152   565.680 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12/O
                         net (fo=1, routed)           1.130   566.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_12_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.326   567.136 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5/O
                         net (fo=3, routed)           0.595   567.731    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_5_n_0
    SLICE_X25Y35         LUT4 (Prop_lut4_I0_O)        0.124   567.855 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.363   568.218    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I0_O)        0.124   568.342 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.968   569.310    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X24Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.671  1683.724    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.401  1684.126    
                         clock uncertainty           -0.154  1683.972    
    SLICE_X24Y33         FDRE (Setup_fdre_C_CE)      -0.164  1683.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.808    
                         arrival time                        -569.310    
  -------------------------------------------------------------------
                         slack                               1114.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (64.905%)  route 0.103ns (35.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 561.820 - 560.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 561.450 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.409   561.450    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.146   561.596 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/Q
                         net (fo=2, routed)           0.103   561.699    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.045   561.744 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1/O
                         net (fo=1, routed)           0.000   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.448   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.341   561.479    
    SLICE_X23Y33         FDRE (Hold_fdre_C_D)         0.099   561.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.578    
                         arrival time                         561.744    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.420ns  (logic 0.191ns (45.493%)  route 0.229ns (54.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 561.832 - 560.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 561.359 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.319   561.359    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.146   561.505 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/Q
                         net (fo=2, routed)           0.229   561.734    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]
    SLICE_X22Y35         LUT6 (Prop_lut6_I5_O)        0.045   561.779 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_1/O
                         net (fo=1, routed)           0.000   561.779    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.460   561.832    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.331   561.500    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.099   561.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.599    
                         arrival time                         561.779    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.916%)  route 0.123ns (39.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 561.450 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.409   561.450    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.146   561.596 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/Q
                         net (fo=2, routed)           0.123   561.718    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045   561.763 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   561.763    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.389   561.450    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.099   561.549    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.549    
                         arrival time                         561.763    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.400ns  (logic 0.191ns (47.695%)  route 0.209ns (52.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 561.832 - 560.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 561.433 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.392   561.433    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.146   561.579 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=8, routed)           0.209   561.788    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X22Y35         LUT6 (Prop_lut6_I3_O)        0.045   561.833 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000   561.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.460   561.832    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.331   561.500    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.098   561.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.598    
                         arrival time                         561.833    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.826%)  route 0.145ns (43.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 561.450 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.409   561.450    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.146   561.596 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.145   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[0]
    SLICE_X25Y32         LUT4 (Prop_lut4_I0_O)        0.045   561.786 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   561.786    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.389   561.450    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.098   561.548    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.548    
                         arrival time                         561.786    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.523ns  (logic 0.374ns (71.462%)  route 0.149ns (28.528%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 561.814 - 560.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 561.340 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.299   561.339    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.167   561.506 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/Q
                         net (fo=3, routed)           0.149   561.656    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.045   561.701 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2/O
                         net (fo=1, routed)           0.000   561.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   561.810 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   561.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053   561.863 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000   561.863    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1_n_7
    SLICE_X24Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.442   561.814    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.331   561.482    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.138   561.620    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]
  -------------------------------------------------------------------
                         required time                       -561.620    
                         arrival time                         561.863    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.536ns  (logic 0.387ns (72.151%)  route 0.149ns (27.835%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 561.814 - 560.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 561.340 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.299   561.339    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.167   561.506 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/Q
                         net (fo=3, routed)           0.149   561.656    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.045   561.701 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2/O
                         net (fo=1, routed)           0.000   561.701    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   561.810 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   561.810    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066   561.876 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000   561.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]_i_1_n_5
    SLICE_X24Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.442   561.814    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.331   561.482    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.138   561.620    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]
  -------------------------------------------------------------------
                         required time                       -561.620    
                         arrival time                         561.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.149%)  route 0.168ns (46.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 561.786 - 560.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 561.450 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.409   561.450    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.146   561.596 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.168   561.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[0]
    SLICE_X25Y33         LUT5 (Prop_lut5_I3_O)        0.045   561.809 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_1/O
                         net (fo=1, routed)           0.000   561.809    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_1_n_0
    SLICE_X25Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.414   561.786    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.331   561.454    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.098   561.552    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.552    
                         arrival time                         561.809    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.166%)  route 0.168ns (46.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 561.791 - 560.000 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 561.411 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.371   561.411    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146   561.557 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/Q
                         net (fo=2, routed)           0.168   561.725    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]
    SLICE_X25Y34         LUT5 (Prop_lut5_I4_O)        0.045   561.770 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   561.770    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.419   561.791    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.379   561.411    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.098   561.509    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.509    
                         arrival time                         561.770    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.237%)  route 0.202ns (48.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 561.791 - 560.000 ) 
    Source Clock Delay      (SCD):    1.406ns = ( 561.406 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.366   561.406    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.167   561.573 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/Q
                         net (fo=9, routed)           0.202   561.775    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]
    SLICE_X25Y34         LUT5 (Prop_lut5_I1_O)        0.045   561.820 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.419   561.791    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.331   561.459    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.099   561.558    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.558    
                         arrival time                         561.820    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 560.000 }
Period(ns):         1120.000
Sources:            { ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X25Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X23Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X25Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X25Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X23Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y32  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X24Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.677ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.890ns (17.836%)  route 4.100ns (82.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 23.777 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.627     9.282    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.406 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.645    23.777    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism              0.381    24.158    
                         clock uncertainty           -0.154    24.004    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.079    24.083    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                 14.677    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.890ns (17.905%)  route 4.081ns (82.095%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 23.777 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.608     9.263    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.387    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[29]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.645    23.777    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/C
                         clock pessimism              0.381    24.158    
                         clock uncertainty           -0.154    24.004    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.079    24.083    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.795ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.890ns (17.929%)  route 4.074ns (82.071%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 23.832 - 20.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.931     4.444    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.962 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/Q
                         net (fo=16, routed)          1.623     6.585    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.709 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     7.379    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_10_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.780     9.284    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.408    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.701    23.832    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.445    24.278    
                         clock uncertainty           -0.154    24.124    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.079    24.203    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 14.795    

Slack (MET) :             14.873ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.890ns (18.759%)  route 3.854ns (81.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 23.777 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.382     9.036    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1/O
                         net (fo=1, routed)           0.000     9.160    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.645    23.777    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism              0.381    24.158    
                         clock uncertainty           -0.154    24.004    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.029    24.033    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         24.033    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 14.873    

Slack (MET) :             14.880ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.890ns (18.533%)  route 3.912ns (81.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 23.842 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.440     9.094    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.218 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_2/O
                         net (fo=1, routed)           0.000     9.218    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_2_n_0
    SLICE_X43Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.710    23.842    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism              0.381    24.223    
                         clock uncertainty           -0.154    24.069    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.029    24.098    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         24.098    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 14.880    

Slack (MET) :             14.900ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.890ns (18.643%)  route 3.884ns (81.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 23.761 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.411     9.066    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.190 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.190    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.629    23.761    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                         clock pessimism              0.404    24.165    
                         clock uncertainty           -0.154    24.011    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    24.090    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         24.090    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 14.900    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.890ns (18.739%)  route 3.859ns (81.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 23.777 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.387     9.041    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.165 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.165    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[26]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.645    23.777    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/C
                         clock pessimism              0.381    24.158    
                         clock uncertainty           -0.154    24.004    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    24.081    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.081    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.919ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.890ns (18.717%)  route 3.865ns (81.283%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 23.761 - 20.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.903     4.416    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     4.934 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/Q
                         net (fo=10, routed)          1.191     6.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.249 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           1.281     7.531    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          1.392     9.047    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.171 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.171    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.629    23.761    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/C
                         clock pessimism              0.404    24.165    
                         clock uncertainty           -0.154    24.011    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    24.090    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.090    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                 14.919    

Slack (MET) :             14.982ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.890ns (18.012%)  route 4.051ns (81.988%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 23.932 - 20.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.931     4.444    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.962 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/Q
                         net (fo=16, routed)          1.623     6.585    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.709 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     7.379    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_10_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.758     9.261    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.385 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.385    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.801    23.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.511    24.444    
                         clock uncertainty           -0.154    24.290    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.077    24.367    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.367    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 14.982    

Slack (MET) :             14.994ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.890ns (18.041%)  route 4.043ns (81.959%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 23.932 - 20.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.931     4.444    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.962 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/Q
                         net (fo=16, routed)          1.623     6.585    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.709 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     7.379    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_10_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.503 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.750     9.253    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.377 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.377    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.801    23.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.511    24.444    
                         clock uncertainty           -0.154    24.290    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.081    24.371    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.371    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.126     1.673    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.718 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.381     1.783    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism             -0.378     1.406    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.091     1.497    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.409     1.478    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y26         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.187     1.830    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp[0]
    SLICE_X42Y26         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.469     1.871    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y26         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism             -0.393     1.478    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.120     1.598    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.535%)  route 0.325ns (58.465%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.168     1.917    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.962    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.368     1.770    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism             -0.333     1.438    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.559    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.231ns (35.255%)  route 0.424ns (64.745%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.267     2.016    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.061 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[18]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.452     1.854    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
                         clock pessimism             -0.356     1.497    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.618    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.231ns (35.148%)  route 0.426ns (64.852%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.269     2.018    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.063 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.063    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.452     1.854    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
                         clock pessimism             -0.356     1.497    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.120     1.617    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.353%)  route 0.371ns (61.647%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.214     1.963    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.045     2.008 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.008    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.381     1.783    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism             -0.365     1.419    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.540    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.231ns (35.417%)  route 0.421ns (64.583%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.264     2.013    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.058 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.058    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[19]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.452     1.854    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
                         clock pessimism             -0.356     1.497    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.091     1.588    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.231ns (31.276%)  route 0.508ns (68.724%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.350     2.100    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.145 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.145    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[14]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.471     1.873    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
                         clock pessimism             -0.333     1.541    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.662    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.231ns (36.085%)  route 0.409ns (63.915%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.252     2.001    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.046    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.368     1.770    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/C
                         clock pessimism             -0.333     1.438    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.559    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.231ns (30.913%)  route 0.516ns (69.087%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.336     1.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.547 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.157     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5/O
                         net (fo=31, routed)          0.359     2.108    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_5_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.153    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[13]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.471     1.873    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                         clock pessimism             -0.333     1.541    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120     1.661    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y26  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1108.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1108.446ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            1120.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.967ns  (logic 4.069ns (58.399%)  route 2.898ns (41.601%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1680.000 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.334ns = ( 564.334 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.902   564.334    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.524   564.858 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           2.898   567.757    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.545   571.301 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   571.301    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 f  
                         ideal clock network latency
                                                      0.000  1680.000    
                         clock pessimism              0.000  1680.000    
                         clock uncertainty           -0.152  1679.848    
                         output delay                -0.100  1679.748    
  -------------------------------------------------------------------
                         required time                       1679.748    
                         arrival time                        -571.301    
  -------------------------------------------------------------------
                         slack                               1108.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.676ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.378ns  (logic 1.412ns (59.401%)  route 0.965ns (40.599%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 561.450 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.409   561.450    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.167   561.617 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           0.965   562.582    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.245   563.828 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   563.828    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty            0.152   560.152    
                         output delay                -0.000   560.152    
  -------------------------------------------------------------------
                         required time                       -560.152    
                         arrival time                         563.828    
  -------------------------------------------------------------------
                         slack                                  3.676    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.830ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.808     4.321    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.777 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.302    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.918 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.918    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  9.830    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.667     4.180    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.636 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.162    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.729 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.729    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.029ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.022ns (72.501%)  route 1.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.659     4.172    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     4.628 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.153    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.719 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.719    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                 10.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.408ns (83.383%)  route 0.281ns (16.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.279     1.348    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.489 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.770    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.036 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.036    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.286     1.356    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     1.778    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.045 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.045    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.024ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.370     1.439    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.861    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.176 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.176    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  3.024    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.916ns  (logic 0.583ns (30.430%)  route 1.333ns (69.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 572.685 - 570.000 ) 
    Source Clock Delay      (SCD):    4.177ns = ( 564.177 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.745   564.177    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.459   564.636 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           1.333   565.969    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   566.093 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   566.093    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.492   572.684    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.116   572.800    
                         clock uncertainty           -0.154   572.646    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.031   572.677    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        572.677    
                         arrival time                        -566.092    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.732ns  (logic 0.583ns (33.658%)  route 1.149ns (66.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 572.685 - 570.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 564.337 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.905   564.337    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.459   564.796 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=8, routed)           1.149   565.945    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   566.070 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   566.070    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.492   572.684    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.116   572.800    
                         clock uncertainty           -0.154   572.646    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.029   572.675    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        572.675    
                         arrival time                        -566.070    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.656ns  (logic 0.721ns (43.528%)  route 0.935ns (56.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 572.688 - 570.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 564.337 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.905   564.337    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.422   564.759 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=9, routed)           0.935   565.695    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.299   565.994 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   565.994    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.495   572.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.116   572.803    
                         clock uncertainty           -0.154   572.649    
    SLICE_X21Y37         FDRE (Setup_fdre_C_D)        0.031   572.680    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        572.680    
                         arrival time                        -565.994    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.361ns  (logic 0.583ns (42.825%)  route 0.778ns (57.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 572.688 - 570.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 564.337 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.905   564.337    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459   564.796 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=6, routed)           0.778   565.575    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.124   565.699 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   565.699    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.495   572.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.116   572.803    
                         clock uncertainty           -0.154   572.649    
    SLICE_X21Y37         FDRE (Setup_fdre_C_D)        0.029   572.678    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        572.678    
                         arrival time                        -565.699    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.407ns  (logic 0.583ns (41.429%)  route 0.824ns (58.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 572.682 - 570.000 ) 
    Source Clock Delay      (SCD):    4.204ns = ( 564.204 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.772   564.204    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.459   564.663 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=6, routed)           0.824   565.487    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124   565.611 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   565.611    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.490   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.116   572.798    
                         clock uncertainty           -0.154   572.644    
    SLICE_X23Y36         FDRE (Setup_fdre_C_D)        0.031   572.675    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        572.675    
                         arrival time                        -565.611    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.262ns  (logic 0.583ns (46.181%)  route 0.679ns (53.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 572.682 - 570.000 ) 
    Source Clock Delay      (SCD):    4.331ns = ( 564.331 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.899   564.331    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.459   564.790 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.679   565.469    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.124   565.593 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   565.593    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.490   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.116   572.798    
                         clock uncertainty           -0.154   572.644    
    SLICE_X23Y36         FDRE (Setup_fdre_C_D)        0.029   572.673    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        572.673    
                         arrival time                        -565.593    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.233ns  (logic 0.583ns (47.266%)  route 0.650ns (52.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 572.682 - 570.000 ) 
    Source Clock Delay      (SCD):    4.337ns = ( 564.337 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.905   564.337    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.459   564.796 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=4, routed)           0.650   565.447    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124   565.571 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   565.571    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.490   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.116   572.798    
                         clock uncertainty           -0.154   572.644    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.031   572.675    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        572.675    
                         arrival time                        -565.571    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.926ns  (logic 0.583ns (62.945%)  route 0.343ns (37.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 572.682 - 570.000 ) 
    Source Clock Delay      (SCD):    4.331ns = ( 564.331 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668   562.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456   563.432 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.899   564.331    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.459   564.790 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=7, routed)           0.343   565.133    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124   565.257 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   565.257    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.490   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.116   572.798    
                         clock uncertainty           -0.154   572.644    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029   572.673    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        572.673    
                         arrival time                        -565.257    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.124ns (8.415%)  route 1.349ns (91.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.668     2.976    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          1.349     4.781    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y42         LUT3 (Prop_lut3_I2_O)        0.124     4.905 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     4.905    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X25Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494    12.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X25Y42         FDRE (Setup_fdre_C_D)        0.029    12.677    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  7.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.152%)  route 0.686ns (93.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559     0.900    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.686     1.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.772    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X25Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827     1.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.168    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.091     1.259    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.344ns  (logic 0.191ns (55.484%)  route 0.153ns (44.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 561.193 - 560.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 561.444 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.404   561.444    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.146   561.590 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=7, routed)           0.153   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.045   561.789 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   561.789    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.823   561.193    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029   561.164    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.091   561.255    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.255    
                         arrival time                         561.789    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.420ns  (logic 0.191ns (45.530%)  route 0.228ns (54.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 561.193 - 560.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 561.433 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.392   561.433    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.146   561.579 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=4, routed)           0.228   561.807    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.045   561.852 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   561.852    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.823   561.193    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029   561.164    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.092   561.256    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.256    
                         arrival time                         561.852    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.447ns  (logic 0.191ns (42.684%)  route 0.256ns (57.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 561.193 - 560.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 561.444 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.404   561.444    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.146   561.590 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.256   561.847    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.045   561.892 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   561.892    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.823   561.193    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.029   561.164    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.091   561.255    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.255    
                         arrival time                         561.892    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.489ns  (logic 0.191ns (39.039%)  route 0.298ns (60.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 561.193 - 560.000 ) 
    Source Clock Delay      (SCD):    1.406ns = ( 561.406 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.366   561.406    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.146   561.552 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=6, routed)           0.298   561.851    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X23Y36         LUT6 (Prop_lut6_I5_O)        0.045   561.896 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   561.896    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.823   561.193    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.029   561.164    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.092   561.256    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.256    
                         arrival time                         561.896    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.523ns  (logic 0.191ns (36.495%)  route 0.332ns (63.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 561.196 - 560.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 561.433 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.392   561.433    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.146   561.579 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=6, routed)           0.332   561.911    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.045   561.956 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   561.956    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.826   561.196    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029   561.167    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.091   561.258    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.258    
                         arrival time                         561.956    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.605ns  (logic 0.232ns (38.319%)  route 0.373ns (61.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 561.196 - 560.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 561.433 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.392   561.433    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.133   561.566 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=9, routed)           0.373   561.939    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.099   562.038 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   562.038    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.826   561.196    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029   561.167    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.092   561.259    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.259    
                         arrival time                         562.038    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.602%)  route 0.433ns (69.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 561.196 - 560.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 561.433 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.392   561.433    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.146   561.579 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=8, routed)           0.433   562.012    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.045   562.057 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   562.057    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.826   561.196    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.029   561.167    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.091   561.258    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.258    
                         arrival time                         562.057    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.787ns  (logic 0.191ns (24.275%)  route 0.596ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 561.196 - 560.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 561.359 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.559   560.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141   561.040 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.319   561.359    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.146   561.505 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           0.596   562.101    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.045   562.146 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   562.146    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.826   561.196    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029   561.167    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.092   561.259    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.259    
                         arrival time                         562.146    
  -------------------------------------------------------------------
                         slack                                  0.887    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.172ns,  Total Violation       -0.172ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.808     4.321    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.777 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.302    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.918 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.918    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.667     4.180    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.636 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.162    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.729 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.729    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.022ns (72.501%)  route 1.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.659     4.172    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     4.628 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.153    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.719 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.719    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.456ns (31.039%)  route 1.013ns (68.961%))
  Logic Levels:           0  
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.823     4.336    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     4.792 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           1.013     5.806    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.500    12.692    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism              0.116    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.016    12.638    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.124ns (7.725%)  route 1.481ns (92.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.481     4.994    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.118    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    12.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)        0.029    12.755    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  7.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.045ns (7.140%)  route 0.585ns (92.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.585     1.655    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.700 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.700    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.198    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091     1.289    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.516%)  route 0.434ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.358     1.428    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.434     2.003    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.831     1.201    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X32Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.060     1.232    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             3.036ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.408ns (83.383%)  route 0.281ns (16.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.279     1.348    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.489 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.770    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.036 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.036    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.045ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.286     1.356    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     1.778    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.045 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.045    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.176ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.370     1.439    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.861    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.176 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.176    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  3.176    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1114.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1114.493ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.883ns  (logic 1.727ns (19.438%)  route 7.156ns (80.563%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 1683.830 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.697   568.983    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.777  1683.830    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.830    
                         clock uncertainty           -0.152  1683.678    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.476    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.476    
                         arrival time                        -568.983    
  -------------------------------------------------------------------
                         slack                               1114.493    

Slack (MET) :             1114.493ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.883ns  (logic 1.727ns (19.438%)  route 7.156ns (80.563%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 1683.830 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.697   568.983    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.777  1683.830    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.830    
                         clock uncertainty           -0.152  1683.678    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.476    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.476    
                         arrival time                        -568.983    
  -------------------------------------------------------------------
                         slack                               1114.493    

Slack (MET) :             1114.550ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.116ns  (logic 1.851ns (20.301%)  route 7.265ns (79.700%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 1683.832 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.806   569.092    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X24Y32         LUT4 (Prop_lut4_I1_O)        0.124   569.216 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   569.216    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778  1683.832    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.832    
                         clock uncertainty           -0.152  1683.680    
    SLICE_X24Y32         FDRE (Setup_fdre_C_D)        0.086  1683.766    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.766    
                         arrival time                        -569.216    
  -------------------------------------------------------------------
                         slack                               1114.550    

Slack (MET) :             1114.625ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.892ns  (logic 2.079ns (23.376%)  route 6.814ns (76.624%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 1683.834 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           3.859   565.438    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X23Y33         LUT4 (Prop_lut4_I0_O)        0.150   565.588 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2/O
                         net (fo=6, routed)           1.125   566.713    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I5_O)        0.326   567.039 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2/O
                         net (fo=1, routed)           0.901   567.941    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   568.065 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1/O
                         net (fo=1, routed)           0.928   568.992    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780  1683.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.834    
                         clock uncertainty           -0.152  1683.682    
    SLICE_X23Y33         FDRE (Setup_fdre_C_D)       -0.064  1683.618    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.618    
                         arrival time                        -568.992    
  -------------------------------------------------------------------
                         slack                               1114.625    

Slack (MET) :             1114.640ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.740ns  (logic 1.727ns (19.756%)  route 7.014ns (80.245%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 1683.834 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.554   568.840    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780  1683.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.834    
                         clock uncertainty           -0.152  1683.682    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.202  1683.480    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.480    
                         arrival time                        -568.840    
  -------------------------------------------------------------------
                         slack                               1114.640    

Slack (MET) :             1114.640ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.740ns  (logic 1.727ns (19.756%)  route 7.014ns (80.245%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 1683.834 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.554   568.840    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780  1683.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.834    
                         clock uncertainty           -0.152  1683.682    
    SLICE_X23Y33         FDRE (Setup_fdre_C_CE)      -0.202  1683.480    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.480    
                         arrival time                        -568.840    
  -------------------------------------------------------------------
                         slack                               1114.640    

Slack (MET) :             1114.640ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.740ns  (logic 1.727ns (19.756%)  route 7.014ns (80.245%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 1683.834 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.554   568.840    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780  1683.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.834    
                         clock uncertainty           -0.152  1683.682    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.202  1683.480    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.480    
                         arrival time                        -568.840    
  -------------------------------------------------------------------
                         slack                               1114.640    

Slack (MET) :             1114.640ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.740ns  (logic 1.727ns (19.756%)  route 7.014ns (80.245%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 1683.834 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.554   568.840    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780  1683.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.834    
                         clock uncertainty           -0.152  1683.682    
    SLICE_X23Y33         FDRE (Setup_fdre_C_CE)      -0.202  1683.480    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.480    
                         arrival time                        -568.840    
  -------------------------------------------------------------------
                         slack                               1114.640    

Slack (MET) :             1114.642ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.600ns  (logic 1.727ns (20.077%)  route 6.874ns (79.923%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 1683.696 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.414   568.700    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X23Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.643  1683.696    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.696    
                         clock uncertainty           -0.152  1683.544    
    SLICE_X23Y34         FDRE (Setup_fdre_C_CE)      -0.202  1683.342    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.342    
                         arrival time                        -568.700    
  -------------------------------------------------------------------
                         slack                               1114.642    

Slack (MET) :             1114.748ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.816ns  (logic 1.851ns (20.992%)  route 6.965ns (79.008%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1683.784 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.648   566.227    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124   566.351 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9/O
                         net (fo=1, routed)           0.811   567.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_9_n_0
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.124   567.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.506   568.792    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X23Y32         LUT4 (Prop_lut4_I1_O)        0.124   568.916 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   568.916    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494  1682.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367  1683.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.730  1683.784    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.784    
                         clock uncertainty           -0.152  1683.632    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)        0.032  1683.664    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.664    
                         arrival time                        -568.916    
  -------------------------------------------------------------------
                         slack                               1114.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.393ns  (logic 0.305ns (12.727%)  route 2.088ns (87.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.088   562.348    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.045   562.393 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.393    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.839    
                         clock uncertainty            0.152   561.991    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.099   562.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -562.090    
                         arrival time                         562.393    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.398ns  (logic 0.292ns (12.157%)  route 2.106ns (87.843%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 561.820 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    U20                                               0.000   560.000 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         0.247   560.247 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           2.106   562.353    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.045   562.398 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1/O
                         net (fo=1, routed)           0.000   562.398    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.448   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.820    
                         clock uncertainty            0.152   561.972    
    SLICE_X23Y33         FDRE (Hold_fdre_C_D)         0.099   562.071    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.071    
                         arrival time                         562.398    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.617ns  (logic 0.405ns (15.486%)  route 2.212ns (84.514%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.849   562.099    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X24Y32         LUT5 (Prop_lut5_I3_O)        0.044   562.143 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.363   562.506    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X24Y32         LUT4 (Prop_lut4_I2_O)        0.111   562.617 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.617    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.839    
                         clock uncertainty            0.152   561.991    
    SLICE_X24Y32         FDRE (Hold_fdre_C_D)         0.125   562.116    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.116    
                         arrival time                         562.617    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.592ns  (logic 0.305ns (11.749%)  route 2.288ns (88.250%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.288   562.547    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.045   562.592 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.592    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.839    
                         clock uncertainty            0.152   561.991    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.099   562.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -562.090    
                         arrival time                         562.592    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.609ns  (logic 0.340ns (13.046%)  route 2.268ns (86.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 561.822 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 f  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.849   562.099    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X24Y32         LUT5 (Prop_lut5_I1_O)        0.045   562.144 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.420   562.564    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X23Y32         LUT4 (Prop_lut4_I2_O)        0.045   562.609 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   562.609    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.822    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.822    
                         clock uncertainty            0.152   561.974    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.098   562.072    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.072    
                         arrival time                         562.609    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.653ns  (logic 0.305ns (11.479%)  route 2.349ns (88.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.349   562.608    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.045   562.653 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   562.653    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.839    
                         clock uncertainty            0.152   561.991    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.099   562.090    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.090    
                         arrival time                         562.653    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.669ns  (logic 0.337ns (12.609%)  route 2.332ns (87.389%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 561.832 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    U20                                               0.000   560.000 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         0.247   560.247 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           1.682   561.929    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X23Y33         LUT4 (Prop_lut4_I0_O)        0.045   561.974 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2/O
                         net (fo=6, routed)           0.650   562.624    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I4_O)        0.045   562.669 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000   562.669    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.460   561.832    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.832    
                         clock uncertainty            0.152   561.984    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.098   562.082    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.082    
                         arrival time                         562.669    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.570ns  (logic 0.311ns (12.101%)  route 2.259ns (87.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 561.820 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 r  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 r  INC_Z_0_IBUF_inst/O
                         net (fo=1, routed)           1.625   561.891    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045   561.936 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.634   562.570    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.448   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.820    
                         clock uncertainty            0.152   561.972    
    SLICE_X23Y33         FDRE (Hold_fdre_C_R)        -0.011   561.961    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.961    
                         arrival time                         562.570    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.570ns  (logic 0.311ns (12.101%)  route 2.259ns (87.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 561.820 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 r  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 r  INC_Z_0_IBUF_inst/O
                         net (fo=1, routed)           1.625   561.891    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045   561.936 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.634   562.570    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.448   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.820    
                         clock uncertainty            0.152   561.972    
    SLICE_X23Y33         FDRE (Hold_fdre_C_R)        -0.011   561.961    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.961    
                         arrival time                         562.570    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.574ns  (logic 0.311ns (12.081%)  route 2.263ns (87.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 561.820 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 r  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 r  INC_Z_0_IBUF_inst/O
                         net (fo=1, routed)           1.625   561.891    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045   561.936 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.638   562.574    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.448   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.820    
                         clock uncertainty            0.152   561.972    
    SLICE_X22Y33         FDRE (Hold_fdre_C_R)        -0.011   561.961    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.961    
                         arrival time                         562.574    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.874ns  (logic 0.916ns (15.594%)  route 4.958ns (84.406%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 563.784 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.142   555.640    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.124   555.764 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.773   556.537    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I2_O)        0.124   556.661 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           1.110   557.771    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I3_O)        0.150   557.921 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.933   558.854    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.730   563.784    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.900    
                         clock uncertainty           -0.154   563.746    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)       -0.252   563.494    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        563.494    
                         arrival time                        -558.854    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.494ns  (logic 0.642ns (11.686%)  route 4.852ns (88.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 563.696 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.703   558.474    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X23Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.643   563.696    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.812    
                         clock uncertainty           -0.154   563.658    
    SLICE_X23Y34         FDRE (Setup_fdre_C_R)       -0.426   563.232    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                        563.232    
                         arrival time                        -558.474    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.601ns  (logic 0.642ns (11.462%)  route 4.959ns (88.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 563.830 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.810   558.581    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.777   563.830    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.946    
                         clock uncertainty           -0.154   563.792    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.426   563.366    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                        563.366    
                         arrival time                        -558.581    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.601ns  (logic 0.642ns (11.462%)  route 4.959ns (88.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 563.830 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.810   558.581    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.777   563.830    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.946    
                         clock uncertainty           -0.154   563.792    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.426   563.366    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                        563.366    
                         arrival time                        -558.581    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.572ns  (logic 0.918ns (16.476%)  route 4.654ns (83.524%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 563.696 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.142   555.640    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.124   555.764 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.773   556.537    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I2_O)        0.124   556.661 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.798   557.459    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I3_O)        0.152   557.611 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.940   558.552    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.643   563.696    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.812    
                         clock uncertainty           -0.154   563.658    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.266   563.392    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                        563.392    
                         arrival time                        -558.552    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.256ns  (logic 0.642ns (12.216%)  route 4.614ns (87.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 563.724 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.464   558.236    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X25Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.671   563.724    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.840    
                         clock uncertainty           -0.154   563.686    
    SLICE_X25Y33         FDRE (Setup_fdre_C_R)       -0.426   563.260    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                        563.260    
                         arrival time                        -558.236    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.298ns  (logic 0.642ns (12.118%)  route 4.656ns (87.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 563.834 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.507   558.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780   563.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.950    
                         clock uncertainty           -0.154   563.796    
    SLICE_X22Y33         FDRE (Setup_fdre_C_R)       -0.426   563.370    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                        563.370    
                         arrival time                        -558.278    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.298ns  (logic 0.642ns (12.118%)  route 4.656ns (87.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 563.834 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.507   558.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780   563.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X22Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.950    
                         clock uncertainty           -0.154   563.796    
    SLICE_X22Y33         FDRE (Setup_fdre_C_R)       -0.426   563.370    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                        563.370    
                         arrival time                        -558.278    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.294ns  (logic 0.642ns (12.128%)  route 4.652ns (87.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 563.834 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.503   558.274    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780   563.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.950    
                         clock uncertainty           -0.154   563.796    
    SLICE_X23Y33         FDRE (Setup_fdre_C_R)       -0.426   563.370    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                        563.370    
                         arrival time                        -558.274    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.294ns  (logic 0.642ns (12.128%)  route 4.652ns (87.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 563.834 - 560.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 552.980 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672   552.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518   553.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.149   556.647    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124   556.771 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.503   558.274    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.494   562.686    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.367   563.053 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.780   563.834    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.950    
                         clock uncertainty           -0.154   563.796    
    SLICE_X23Y33         FDRE (Setup_fdre_C_R)       -0.426   563.370    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                        563.370    
                         arrival time                        -558.274    
  -------------------------------------------------------------------
                         slack                                  5.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.350ns  (logic 0.209ns (15.478%)  route 1.141ns (84.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.141   562.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.045   562.251 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   562.251    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.810    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.098   561.908    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.908    
                         arrival time                         562.251    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.493ns  (logic 0.209ns (13.996%)  route 1.284ns (86.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.284   562.349    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X24Y32         LUT6 (Prop_lut6_I5_O)        0.045   562.394 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000   562.394    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.810    
    SLICE_X24Y32         FDRE (Hold_fdre_C_D)         0.125   561.935    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                       -561.935    
                         arrival time                         562.394    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.531ns  (logic 0.209ns (13.648%)  route 1.322ns (86.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 561.822 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.322   562.387    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X23Y32         LUT4 (Prop_lut4_I3_O)        0.045   562.432 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   562.432    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.822    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X23Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.793    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.098   561.891    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.891    
                         arrival time                         562.432    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.662ns  (logic 0.209ns (12.575%)  route 1.453ns (87.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.453   562.517    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X24Y32         LUT4 (Prop_lut4_I3_O)        0.045   562.562 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.562    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.810    
    SLICE_X24Y32         FDRE (Hold_fdre_C_D)         0.125   561.935    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.935    
                         arrival time                         562.562    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.849ns  (logic 0.299ns (16.172%)  route 1.550ns (83.828%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 561.791 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.966   562.030    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.045   562.075 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.286   562.361    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I2_O)        0.045   562.406 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.298   562.704    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X25Y34         LUT5 (Prop_lut5_I3_O)        0.045   562.749 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.749    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.419   561.791    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.761    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.099   561.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.860    
                         arrival time                         562.749    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.706ns  (logic 0.209ns (12.254%)  route 1.497ns (87.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 561.651 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835   561.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.045   561.944 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         0.662   562.606    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.279   561.651    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.622    
    SLICE_X24Y40         FDRE (Hold_fdre_C_R)         0.013   561.635    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]
  -------------------------------------------------------------------
                         required time                       -561.635    
                         arrival time                         562.606    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.706ns  (logic 0.209ns (12.254%)  route 1.497ns (87.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 561.651 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835   561.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.045   561.944 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         0.662   562.606    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.279   561.651    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.622    
    SLICE_X24Y40         FDRE (Hold_fdre_C_R)         0.013   561.635    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]
  -------------------------------------------------------------------
                         required time                       -561.635    
                         arrival time                         562.606    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.706ns  (logic 0.209ns (12.254%)  route 1.497ns (87.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 561.651 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835   561.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.045   561.944 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         0.662   562.606    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.279   561.651    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.622    
    SLICE_X24Y40         FDRE (Hold_fdre_C_R)         0.013   561.635    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]
  -------------------------------------------------------------------
                         required time                       -561.635    
                         arrival time                         562.606    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.706ns  (logic 0.209ns (12.254%)  route 1.497ns (87.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 561.651 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835   561.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.045   561.944 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         0.662   562.606    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.279   561.651    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X24Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.622    
    SLICE_X24Y40         FDRE (Hold_fdre_C_R)         0.013   561.635    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[31]
  -------------------------------------------------------------------
                         required time                       -561.635    
                         arrival time                         562.606    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        2.004ns  (logic 0.299ns (14.919%)  route 1.705ns (85.081%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 561.839 - 560.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 560.901 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560   560.900    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164   561.064 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.966   562.030    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.045   562.075 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.444   562.519    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X26Y34         LUT6 (Prop_lut6_I0_O)        0.045   562.564 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=4, routed)           0.296   562.860    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.045   562.905 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.905    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.827   561.197    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.175   561.372 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.467   561.839    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X25Y32         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.810    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.099   561.909    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.909    
                         arrival time                         562.905    
  -------------------------------------------------------------------
                         slack                                  0.995    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.233ns  (logic 0.642ns (10.301%)  route 5.591ns (89.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 23.915 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.789    19.213    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.783    23.915    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                         clock pessimism              0.116    24.031    
                         clock uncertainty           -0.154    23.876    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.352    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         23.352    
                         arrival time                         -19.213    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.233ns  (logic 0.642ns (10.301%)  route 5.591ns (89.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 23.915 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.789    19.213    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.783    23.915    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
                         clock pessimism              0.116    24.031    
                         clock uncertainty           -0.154    23.876    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.352    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         23.352    
                         arrival time                         -19.213    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.233ns  (logic 0.642ns (10.301%)  route 5.591ns (89.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 23.915 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.789    19.213    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.783    23.915    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
                         clock pessimism              0.116    24.031    
                         clock uncertainty           -0.154    23.876    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.352    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         23.352    
                         arrival time                         -19.213    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.233ns  (logic 0.642ns (10.301%)  route 5.591ns (89.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 23.915 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.789    19.213    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.783    23.915    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
                         clock pessimism              0.116    24.031    
                         clock uncertainty           -0.154    23.876    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.352    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         23.352    
                         arrival time                         -19.213    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.116ns  (logic 0.642ns (10.496%)  route 5.474ns (89.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 23.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.673    19.096    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.701    23.832    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                         clock pessimism              0.116    23.948    
                         clock uncertainty           -0.154    23.794    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.270    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.270    
                         arrival time                         -19.096    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.116ns  (logic 0.642ns (10.496%)  route 5.474ns (89.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 23.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.673    19.096    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.701    23.832    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism              0.116    23.948    
                         clock uncertainty           -0.154    23.794    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.270    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.270    
                         arrival time                         -19.096    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.116ns  (logic 0.642ns (10.496%)  route 5.474ns (89.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 23.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.673    19.096    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.701    23.832    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.116    23.948    
                         clock uncertainty           -0.154    23.794    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.270    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.270    
                         arrival time                         -19.096    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.116ns  (logic 0.642ns (10.496%)  route 5.474ns (89.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 23.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.673    19.096    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.701    23.832    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C
                         clock pessimism              0.116    23.948    
                         clock uncertainty           -0.154    23.794    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.270    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         23.270    
                         arrival time                         -19.096    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.182ns  (logic 0.642ns (10.386%)  route 5.540ns (89.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 23.898 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.738    19.162    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.898    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
                         clock pessimism              0.116    24.014    
                         clock uncertainty           -0.154    23.860    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    23.336    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         23.336    
                         arrival time                         -19.162    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.182ns  (logic 0.642ns (10.386%)  route 5.540ns (89.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 23.898 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.672    12.980    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    13.498 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.801    17.299    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.124    17.423 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.738    19.162    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    22.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    23.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.898    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]/C
                         clock pessimism              0.116    24.014    
                         clock uncertainty           -0.154    23.860    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    23.336    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         23.336    
                         arrival time                         -19.162    
  -------------------------------------------------------------------
                         slack                                  4.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.316ns (26.920%)  route 0.858ns (73.080%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.590     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=3, routed)           0.524     1.596    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[24]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.048     1.644 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.644    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_4_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.771 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.334     2.104    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_n_0
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.328     1.730    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.029     1.701    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.130     1.831    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.317ns (26.667%)  route 0.872ns (73.333%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.590     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=3, routed)           0.436     1.507    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1[25]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.044     1.551 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.551    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_i_4_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.683 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.436     2.119    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.321     1.723    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism             -0.029     1.693    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.130     1.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.303ns (21.825%)  route 1.085ns (78.175%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.590     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y38         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q
                         net (fo=3, routed)           0.608     1.680    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[27]
    SLICE_X43Y28         LUT4 (Prop_lut4_I2_O)        0.043     1.723 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.723    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_i_3_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.842 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2/CO[3]
                         net (fo=1, routed)           0.477     2.319    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_n_0
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.420     1.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                         clock pessimism             -0.029     1.793    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.130     1.923    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.209ns (8.530%)  route 2.241ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.484     3.351    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.410     1.812    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism             -0.029     1.783    
    SLICE_X43Y35         FDRE (Hold_fdre_C_R)        -0.018     1.765    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.209ns (8.253%)  route 2.323ns (91.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.566     3.433    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.381     1.783    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/C
                         clock pessimism             -0.029     1.754    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.209ns (8.253%)  route 2.323ns (91.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.566     3.433    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.381     1.783    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                         clock pessimism             -0.029     1.754    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.209ns (8.253%)  route 2.323ns (91.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.566     3.433    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.381     1.783    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/C
                         clock pessimism             -0.029     1.754    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.209ns (8.253%)  route 2.323ns (91.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.566     3.433    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.381     1.783    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism             -0.029     1.754    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.209ns (7.941%)  route 2.423ns (92.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.666     3.532    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.466     1.868    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism             -0.029     1.839    
    SLICE_X42Y27         FDRE (Hold_fdre_C_R)         0.009     1.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.209ns (7.941%)  route 2.423ns (92.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X6Y32          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.757     2.822    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X37Y38         LUT1 (Prop_lut1_I0_O)        0.045     2.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.666     3.532    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.857     1.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.175     1.402 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.466     1.868    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism             -0.029     1.839    
    SLICE_X42Y27         FDRE (Hold_fdre_C_R)         0.009     1.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.685    





