
Exerc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011e  00800100  0000144c  000014e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000144c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080021e  0080021e  000015fe  2**0
                  ALLOC
  3 .debug_aranges 00000060  00000000  00000000  000015fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000165  00000000  00000000  0000165e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008a5  00000000  00000000  000017c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003ad  00000000  00000000  00002068  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000936  00000000  00000000  00002415  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000190  00000000  00000000  00002d4c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000283  00000000  00000000  00002edc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000341  00000000  00000000  0000315f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
       4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
       8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
       c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      1c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      5c:	0c 94 59 01 	jmp	0x2b2	; 0x2b2 <__vector_23>
      60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      74:	0c 94 75 00 	jmp	0xea	; 0xea <__vector_29>
      78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
      a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
      ac:	11 24       	eor	r1, r1
      ae:	1f be       	out	0x3f, r1	; 63
      b0:	cf ef       	ldi	r28, 0xFF	; 255
      b2:	da e0       	ldi	r29, 0x0A	; 10
      b4:	de bf       	out	0x3e, r29	; 62
      b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
      b8:	12 e0       	ldi	r17, 0x02	; 2
      ba:	a0 e0       	ldi	r26, 0x00	; 0
      bc:	b1 e0       	ldi	r27, 0x01	; 1
      be:	ec e4       	ldi	r30, 0x4C	; 76
      c0:	f4 e1       	ldi	r31, 0x14	; 20
      c2:	02 c0       	rjmp	.+4      	; 0xc8 <.do_copy_data_start>

000000c4 <.do_copy_data_loop>:
      c4:	05 90       	lpm	r0, Z+
      c6:	0d 92       	st	X+, r0

000000c8 <.do_copy_data_start>:
      c8:	ae 31       	cpi	r26, 0x1E	; 30
      ca:	b1 07       	cpc	r27, r17
      cc:	d9 f7       	brne	.-10     	; 0xc4 <.do_copy_data_loop>

000000ce <__do_clear_bss>:
      ce:	12 e0       	ldi	r17, 0x02	; 2
      d0:	ae e1       	ldi	r26, 0x1E	; 30
      d2:	b2 e0       	ldi	r27, 0x02	; 2
      d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
      d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
      d8:	a8 32       	cpi	r26, 0x28	; 40
      da:	b1 07       	cpc	r27, r17
      dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
      de:	0e 94 20 01 	call	0x240	; 0x240 <main>
      e2:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <_exit>

000000e6 <__bad_interrupt>:
      e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <__vector_29>:
	while(1);
}
 
/*ADC Conversion Complete Interrupt Service Routine (ISR)*/
ISR(ADC_vect)
{	
      ea:	1f 92       	push	r1
      ec:	0f 92       	push	r0
      ee:	0f b6       	in	r0, 0x3f	; 63
      f0:	0f 92       	push	r0
      f2:	11 24       	eor	r1, r1
      f4:	cf 92       	push	r12
      f6:	df 92       	push	r13
      f8:	ef 92       	push	r14
      fa:	ff 92       	push	r15
      fc:	0f 93       	push	r16
      fe:	1f 93       	push	r17
     100:	2f 93       	push	r18
     102:	3f 93       	push	r19
     104:	4f 93       	push	r20
     106:	5f 93       	push	r21
     108:	6f 93       	push	r22
     10a:	7f 93       	push	r23
     10c:	8f 93       	push	r24
     10e:	9f 93       	push	r25
     110:	af 93       	push	r26
     112:	bf 93       	push	r27
     114:	ef 93       	push	r30
     116:	ff 93       	push	r31
	char tempC, tempF, display;
	float tempff;
 
	tempC = ADCH;			// Output ADCH to PortD
     118:	00 91 79 00 	lds	r16, 0x0079
	tempff = (float)tempC;
	tempff = (tempff*9)/5 + 32;	
     11c:	60 2f       	mov	r22, r16
     11e:	70 e0       	ldi	r23, 0x00	; 0
     120:	80 e0       	ldi	r24, 0x00	; 0
     122:	90 e0       	ldi	r25, 0x00	; 0
     124:	0e 94 2e 07 	call	0xe5c	; 0xe5c <__floatunsisf>
     128:	20 e0       	ldi	r18, 0x00	; 0
     12a:	30 e0       	ldi	r19, 0x00	; 0
     12c:	40 e1       	ldi	r20, 0x10	; 16
     12e:	51 e4       	ldi	r21, 0x41	; 65
     130:	0e 94 04 05 	call	0xa08	; 0xa08 <__mulsf3>
     134:	20 e0       	ldi	r18, 0x00	; 0
     136:	30 e0       	ldi	r19, 0x00	; 0
     138:	40 ea       	ldi	r20, 0xA0	; 160
     13a:	50 e4       	ldi	r21, 0x40	; 64
     13c:	0e 94 fe 05 	call	0xbfc	; 0xbfc <__divsf3>
	tempF = tempff;
     140:	20 e0       	ldi	r18, 0x00	; 0
     142:	30 e0       	ldi	r19, 0x00	; 0
     144:	40 e0       	ldi	r20, 0x00	; 0
     146:	52 e4       	ldi	r21, 0x42	; 66
     148:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__addsf3>
     14c:	0e 94 2e 03 	call	0x65c	; 0x65c <__fixunssfsi>
     150:	6b 01       	movw	r12, r22
     152:	7c 01       	movw	r14, r24
 
    lcd_gotoxy(2,4);	
     154:	82 e0       	ldi	r24, 0x02	; 2
     156:	64 e0       	ldi	r22, 0x04	; 4
     158:	0e 94 ac 02 	call	0x558	; 0x558 <lcd_gotoxy>
	itoa(tempC/10,display,10);
     15c:	80 2f       	mov	r24, r16
     15e:	6a e0       	ldi	r22, 0x0A	; 10
     160:	0e 94 cd 09 	call	0x139a	; 0x139a <__udivmodqi4>
     164:	90 e0       	ldi	r25, 0x00	; 0
     166:	10 e0       	ldi	r17, 0x00	; 0
     168:	61 2f       	mov	r22, r17
     16a:	70 e0       	ldi	r23, 0x00	; 0
     16c:	4a e0       	ldi	r20, 0x0A	; 10
     16e:	50 e0       	ldi	r21, 0x00	; 0
     170:	0e 94 9c 09 	call	0x1338	; 0x1338 <itoa>
	lcd_puts(display);
     174:	81 2f       	mov	r24, r17
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
	itoa(tempC%10,display,10);
     17c:	80 2f       	mov	r24, r16
     17e:	6a e0       	ldi	r22, 0x0A	; 10
     180:	0e 94 cd 09 	call	0x139a	; 0x139a <__udivmodqi4>
     184:	89 2f       	mov	r24, r25
     186:	90 e0       	ldi	r25, 0x00	; 0
     188:	61 2f       	mov	r22, r17
     18a:	70 e0       	ldi	r23, 0x00	; 0
     18c:	4a e0       	ldi	r20, 0x0A	; 10
     18e:	50 e0       	ldi	r21, 0x00	; 0
     190:	0e 94 9c 09 	call	0x1338	; 0x1338 <itoa>
	lcd_puts(display);
     194:	81 2f       	mov	r24, r17
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
	lcd_data(0xDF);
     19c:	8f ed       	ldi	r24, 0xDF	; 223
     19e:	0e 94 a4 02 	call	0x548	; 0x548 <lcd_data>
	lcd_puts("C   ");
     1a2:	80 e0       	ldi	r24, 0x00	; 0
     1a4:	91 e0       	ldi	r25, 0x01	; 1
     1a6:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
	itoa(tempF/10,display,10);
     1aa:	8c 2d       	mov	r24, r12
     1ac:	6a e0       	ldi	r22, 0x0A	; 10
     1ae:	0e 94 cd 09 	call	0x139a	; 0x139a <__udivmodqi4>
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	61 2f       	mov	r22, r17
     1b6:	70 e0       	ldi	r23, 0x00	; 0
     1b8:	4a e0       	ldi	r20, 0x0A	; 10
     1ba:	50 e0       	ldi	r21, 0x00	; 0
     1bc:	0e 94 9c 09 	call	0x1338	; 0x1338 <itoa>
	lcd_puts(display);
     1c0:	81 2f       	mov	r24, r17
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
	itoa(tempF%10,display,10);
     1c8:	8c 2d       	mov	r24, r12
     1ca:	6a e0       	ldi	r22, 0x0A	; 10
     1cc:	0e 94 cd 09 	call	0x139a	; 0x139a <__udivmodqi4>
     1d0:	89 2f       	mov	r24, r25
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	61 2f       	mov	r22, r17
     1d6:	70 e0       	ldi	r23, 0x00	; 0
     1d8:	4a e0       	ldi	r20, 0x0A	; 10
     1da:	50 e0       	ldi	r21, 0x00	; 0
     1dc:	0e 94 9c 09 	call	0x1338	; 0x1338 <itoa>
	lcd_puts(display);
     1e0:	81 2f       	mov	r24, r17
     1e2:	90 e0       	ldi	r25, 0x00	; 0
     1e4:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
	lcd_data(0xDF);
     1e8:	8f ed       	ldi	r24, 0xDF	; 223
     1ea:	0e 94 a4 02 	call	0x548	; 0x548 <lcd_data>
	lcd_puts("F");
     1ee:	85 e0       	ldi	r24, 0x05	; 5
     1f0:	91 e0       	ldi	r25, 0x01	; 1
     1f2:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
     1f6:	88 e8       	ldi	r24, 0x88	; 136
     1f8:	93 e1       	ldi	r25, 0x13	; 19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     1fa:	28 ec       	ldi	r18, 0xC8	; 200
     1fc:	30 e0       	ldi	r19, 0x00	; 0
     1fe:	f9 01       	movw	r30, r18
     200:	31 97       	sbiw	r30, 0x01	; 1
     202:	f1 f7       	brne	.-4      	; 0x200 <__vector_29+0x116>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     204:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     206:	d9 f7       	brne	.-10     	; 0x1fe <__vector_29+0x114>
	_delay_ms(500);
	ADCSRA |= 1<<ADSC;		// Start Conversion
     208:	80 91 7a 00 	lds	r24, 0x007A
     20c:	80 64       	ori	r24, 0x40	; 64
     20e:	80 93 7a 00 	sts	0x007A, r24
}
     212:	ff 91       	pop	r31
     214:	ef 91       	pop	r30
     216:	bf 91       	pop	r27
     218:	af 91       	pop	r26
     21a:	9f 91       	pop	r25
     21c:	8f 91       	pop	r24
     21e:	7f 91       	pop	r23
     220:	6f 91       	pop	r22
     222:	5f 91       	pop	r21
     224:	4f 91       	pop	r20
     226:	3f 91       	pop	r19
     228:	2f 91       	pop	r18
     22a:	1f 91       	pop	r17
     22c:	0f 91       	pop	r16
     22e:	ff 90       	pop	r15
     230:	ef 90       	pop	r14
     232:	df 90       	pop	r13
     234:	cf 90       	pop	r12
     236:	0f 90       	pop	r0
     238:	0f be       	out	0x3f, r0	; 63
     23a:	0f 90       	pop	r0
     23c:	1f 90       	pop	r1
     23e:	18 95       	reti

00000240 <main>:
 
int main(void)
{
	unsigned char i; 
 
    lcd_init(LCD_DISP_ON); // inicializa o display
     240:	8c e0       	ldi	r24, 0x0C	; 12
     242:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <lcd_init>
	lcd_gotoxy(0,0);
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	60 e0       	ldi	r22, 0x00	; 0
     24a:	0e 94 ac 02 	call	0x558	; 0x558 <lcd_gotoxy>
	lcd_puts("Temperature is");
     24e:	87 e0       	ldi	r24, 0x07	; 7
     250:	91 e0       	ldi	r25, 0x01	; 1
     252:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <lcd_puts>
 
 
	LCD_CNTRL_PORT = (1<<SET_HOUR | 1<<SET_MINUTE);
     256:	88 e1       	ldi	r24, 0x18	; 24
     258:	88 b9       	out	0x08, r24	; 8
 
//	DDRA = 0x00;			// Configure PortA as input
 
	ADCSRA = 0x8F;			// Enable the ADC and its interrupt feature
     25a:	8f e8       	ldi	r24, 0x8F	; 143
     25c:	80 93 7a 00 	sts	0x007A, r24
					// and set the ACD clock pre-scalar to clk/128
	ADMUX = 0xE0;			// Select internal 2.56V as Vref, left justify 
     260:	80 ee       	ldi	r24, 0xE0	; 224
     262:	80 93 7c 00 	sts	0x007C, r24
					// data registers and select ADC0 as input channel 
 
	sei();				// Enable Global Interrupts
     266:	78 94       	sei
	ADCSRA |= 1<<ADSC;		// Start Conversion
     268:	80 91 7a 00 	lds	r24, 0x007A
     26c:	80 64       	ori	r24, 0x40	; 64
     26e:	80 93 7a 00 	sts	0x007A, r24
     272:	ff cf       	rjmp	.-2      	; 0x272 <main+0x32>

00000274 <IO_init>:


volatile unsigned int tempo[5];

void IO_init(void){
	DDRB = (1<<7)|(1<<6)|(1<<5)|(1<<4)|(1<<3)|(1<<2)|(1<<1);
     274:	8e ef       	ldi	r24, 0xFE	; 254
     276:	84 b9       	out	0x04, r24	; 4
	DDRC = (1<<6)|(1<<7);
     278:	90 ec       	ldi	r25, 0xC0	; 192
     27a:	97 b9       	out	0x07, r25	; 7
	DDRD = (1<<4)|(1<<6)|(1<<7);
     27c:	80 ed       	ldi	r24, 0xD0	; 208
     27e:	8a b9       	out	0x0a, r24	; 10
	DDRE = 0;
     280:	1d b8       	out	0x0d, r1	; 13
	DDRF = 0;
     282:	10 ba       	out	0x10, r1	; 16
	PORTB = 0;
     284:	15 b8       	out	0x05, r1	; 5
	PORTC = 0;
     286:	18 b8       	out	0x08, r1	; 8
	PORTD = (1<<5)|(1<<1)|(1<<0);
     288:	83 e2       	ldi	r24, 0x23	; 35
     28a:	8b b9       	out	0x0b, r24	; 11
	PORTE = (1<<2);
     28c:	84 e0       	ldi	r24, 0x04	; 4
     28e:	8e b9       	out	0x0e, r24	; 14
	PORTF = (1<<7)|(1<<6);
     290:	91 bb       	out	0x11, r25	; 17
	MCUCR |= (1<<JTD);
     292:	85 b7       	in	r24, 0x35	; 53
     294:	80 68       	ori	r24, 0x80	; 128
     296:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1<<JTD); //desliga interface JTAG.
     298:	85 b7       	in	r24, 0x35	; 53
     29a:	80 68       	ori	r24, 0x80	; 128
     29c:	85 bf       	out	0x35, r24	; 53
}
     29e:	08 95       	ret

000002a0 <Timer0_init>:

void Timer0_init(void)
{

	TCNT0 = 217;
     2a0:	89 ed       	ldi	r24, 0xD9	; 217
     2a2:	86 bd       	out	0x26, r24	; 38
	TCCR0A =0;
     2a4:	14 bc       	out	0x24, r1	; 36
	TCCR0B =  (1<<CS02);
     2a6:	84 e0       	ldi	r24, 0x04	; 4
     2a8:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 6e 00 	sts	0x006E, r24
}
     2b0:	08 95       	ret

000002b2 <__vector_23>:


ISR(TIMER0_OVF_vect)
{
     2b2:	1f 92       	push	r1
     2b4:	0f 92       	push	r0
     2b6:	0f b6       	in	r0, 0x3f	; 63
     2b8:	0f 92       	push	r0
     2ba:	11 24       	eor	r1, r1
     2bc:	8f 93       	push	r24
     2be:	9f 93       	push	r25
	TCNT0 = 217;
     2c0:	89 ed       	ldi	r24, 0xD9	; 217
     2c2:	86 bd       	out	0x26, r24	; 38
	tempo[0]++;
     2c4:	80 91 1e 02 	lds	r24, 0x021E
     2c8:	90 91 1f 02 	lds	r25, 0x021F
     2cc:	01 96       	adiw	r24, 0x01	; 1
     2ce:	90 93 1f 02 	sts	0x021F, r25
     2d2:	80 93 1e 02 	sts	0x021E, r24
	tempo[1]++;
     2d6:	80 91 20 02 	lds	r24, 0x0220
     2da:	90 91 21 02 	lds	r25, 0x0221
     2de:	01 96       	adiw	r24, 0x01	; 1
     2e0:	90 93 21 02 	sts	0x0221, r25
     2e4:	80 93 20 02 	sts	0x0220, r24
	tempo[2]++;
     2e8:	80 91 22 02 	lds	r24, 0x0222
     2ec:	90 91 23 02 	lds	r25, 0x0223
     2f0:	01 96       	adiw	r24, 0x01	; 1
     2f2:	90 93 23 02 	sts	0x0223, r25
     2f6:	80 93 22 02 	sts	0x0222, r24
	tempo[3]++;
     2fa:	80 91 24 02 	lds	r24, 0x0224
     2fe:	90 91 25 02 	lds	r25, 0x0225
     302:	01 96       	adiw	r24, 0x01	; 1
     304:	90 93 25 02 	sts	0x0225, r25
     308:	80 93 24 02 	sts	0x0224, r24
	tempo[4]++;
     30c:	80 91 26 02 	lds	r24, 0x0226
     310:	90 91 27 02 	lds	r25, 0x0227
     314:	01 96       	adiw	r24, 0x01	; 1
     316:	90 93 27 02 	sts	0x0227, r25
     31a:	80 93 26 02 	sts	0x0226, r24
}
     31e:	9f 91       	pop	r25
     320:	8f 91       	pop	r24
     322:	0f 90       	pop	r0
     324:	0f be       	out	0x3f, r0	; 63
     326:	0f 90       	pop	r0
     328:	1f 90       	pop	r1
     32a:	18 95       	reti

0000032c <Read_ADC>:

int Read_ADC(int canal){

	ADMUX = (1<<REFS0)|canal;  // Set reference to AVcc,seleciona canal
     32c:	80 64       	ori	r24, 0x40	; 64
     32e:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADPS2)|(1<<ADPS1);  
     332:	86 e0       	ldi	r24, 0x06	; 6
     334:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA = (1<<ADPS2)|(1<<ADPS1)|(1<<ADEN)|(1<<ADIF); // Enable ADC
     338:	86 e9       	ldi	r24, 0x96	; 150
     33a:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA = (1<<ADPS2)|(1<<ADPS1)|(1<<ADEN)|(1<<ADSC); //inicia conversão
     33e:	86 ec       	ldi	r24, 0xC6	; 198
     340:	80 93 7a 00 	sts	0x007A, r24
	// Disable digital input buffer on the ADC pin (reduces power consumption)
	DIDR0=(1<<5)|(1<<4)|(1<<1)|(1<<0);
     344:	83 e3       	ldi	r24, 0x33	; 51
     346:	80 93 7e 00 	sts	0x007E, r24
	while(!(ADCSRA & (1<<ADIF))); // aguarda conversão
     34a:	80 91 7a 00 	lds	r24, 0x007A
     34e:	84 ff       	sbrs	r24, 4
     350:	fc cf       	rjmp	.-8      	; 0x34a <Read_ADC+0x1e>
	return ADC;
     352:	20 91 78 00 	lds	r18, 0x0078
     356:	30 91 79 00 	lds	r19, 0x0079
}
     35a:	c9 01       	movw	r24, r18
     35c:	08 95       	ret

0000035e <Set_PWM_T1A>:

void Set_PWM_T1A(uint16_t valor){
   ICR1 = 0x03FF; // set the TOP value for the PWM to 0x3FF = 10bit
     35e:	2f ef       	ldi	r18, 0xFF	; 255
     360:	33 e0       	ldi	r19, 0x03	; 3
     362:	30 93 87 00 	sts	0x0087, r19
     366:	20 93 86 00 	sts	0x0086, r18
   TCCR1A |= (1<<COM1A1);
     36a:	e0 e8       	ldi	r30, 0x80	; 128
     36c:	f0 e0       	ldi	r31, 0x00	; 0
     36e:	20 81       	ld	r18, Z
     370:	20 68       	ori	r18, 0x80	; 128
     372:	20 83       	st	Z, r18
   TCCR1B = (1<< WGM13)|(1<< CS11)|(1<< CS10); //T=20ms com ICR=157 step 128us
     374:	23 e1       	ldi	r18, 0x13	; 19
     376:	20 93 81 00 	sts	0x0081, r18
   TCCR1C = 0;
     37a:	10 92 82 00 	sts	0x0082, r1
   OCR1A  = valor; //inicializa PWM para saida em tensão = 0 Vcc 4mA
     37e:	90 93 89 00 	sts	0x0089, r25
     382:	80 93 88 00 	sts	0x0088, r24
}
     386:	08 95       	ret

00000388 <Set_PWM_T1B>:

void Set_PWM_T1B(uint16_t valor){
   ICR1 = 0x03FF; // set the TOP value for the PWM to 0x3FF = 10bit
     388:	2f ef       	ldi	r18, 0xFF	; 255
     38a:	33 e0       	ldi	r19, 0x03	; 3
     38c:	30 93 87 00 	sts	0x0087, r19
     390:	20 93 86 00 	sts	0x0086, r18
   TCCR1A |= (1<<COM1B1);
     394:	e0 e8       	ldi	r30, 0x80	; 128
     396:	f0 e0       	ldi	r31, 0x00	; 0
     398:	20 81       	ld	r18, Z
     39a:	20 62       	ori	r18, 0x20	; 32
     39c:	20 83       	st	Z, r18
   TCCR1B = (1<< WGM13)|(1<< CS11)|(1<< CS10); //T=20ms com ICR=157 step 128us
     39e:	23 e1       	ldi	r18, 0x13	; 19
     3a0:	20 93 81 00 	sts	0x0081, r18
   TCCR1C = 0;
     3a4:	10 92 82 00 	sts	0x0082, r1
   OCR1B  = valor; //inicializa PWM para saida em tensão = 0 Vcc 4mA
     3a8:	90 93 8b 00 	sts	0x008B, r25
     3ac:	80 93 8a 00 	sts	0x008A, r24
}
     3b0:	08 95       	ret

000003b2 <Set_PWM_T1C>:


void Set_PWM_T1C(uint16_t valor){
   ICR1 = 0x03FF; // set the TOP value for the PWM to 0x3FF = 10bit
     3b2:	2f ef       	ldi	r18, 0xFF	; 255
     3b4:	33 e0       	ldi	r19, 0x03	; 3
     3b6:	30 93 87 00 	sts	0x0087, r19
     3ba:	20 93 86 00 	sts	0x0086, r18
   TCCR1A |= (1<<COM1C1);
     3be:	e0 e8       	ldi	r30, 0x80	; 128
     3c0:	f0 e0       	ldi	r31, 0x00	; 0
     3c2:	20 81       	ld	r18, Z
     3c4:	28 60       	ori	r18, 0x08	; 8
     3c6:	20 83       	st	Z, r18
   TCCR1B = (1<< WGM13)|(1<< CS11)|(1<< CS10); //T=20ms com ICR=157 step 128us
     3c8:	23 e1       	ldi	r18, 0x13	; 19
     3ca:	20 93 81 00 	sts	0x0081, r18
   TCCR1C = 0;
     3ce:	10 92 82 00 	sts	0x0082, r1
   OCR1C  = valor; //inicializa PWM para saida em tensão = 0 Vcc 4mA
     3d2:	90 93 8d 00 	sts	0x008D, r25
     3d6:	80 93 8c 00 	sts	0x008C, r24
}
     3da:	08 95       	ret

000003dc <led_on>:

void led_on(unsigned char led){

	switch(led){
     3dc:	87 30       	cpi	r24, 0x07	; 7
     3de:	61 f1       	breq	.+88     	; 0x438 <led_on+0x5c>
     3e0:	88 30       	cpi	r24, 0x08	; 8
     3e2:	70 f4       	brcc	.+28     	; 0x400 <led_on+0x24>
     3e4:	83 30       	cpi	r24, 0x03	; 3
     3e6:	01 f1       	breq	.+64     	; 0x428 <led_on+0x4c>
     3e8:	84 30       	cpi	r24, 0x04	; 4
     3ea:	28 f4       	brcc	.+10     	; 0x3f6 <led_on+0x1a>
     3ec:	81 30       	cpi	r24, 0x01	; 1
     3ee:	c1 f0       	breq	.+48     	; 0x420 <led_on+0x44>
     3f0:	82 30       	cpi	r24, 0x02	; 2
     3f2:	89 f5       	brne	.+98     	; 0x456 <led_on+0x7a>
     3f4:	17 c0       	rjmp	.+46     	; 0x424 <led_on+0x48>
     3f6:	85 30       	cpi	r24, 0x05	; 5
     3f8:	d9 f0       	breq	.+54     	; 0x430 <led_on+0x54>
     3fa:	86 30       	cpi	r24, 0x06	; 6
     3fc:	d8 f4       	brcc	.+54     	; 0x434 <led_on+0x58>
     3fe:	16 c0       	rjmp	.+44     	; 0x42c <led_on+0x50>
     400:	8b 30       	cpi	r24, 0x0B	; 11
     402:	11 f1       	breq	.+68     	; 0x448 <led_on+0x6c>
     404:	8c 30       	cpi	r24, 0x0C	; 12
     406:	28 f4       	brcc	.+10     	; 0x412 <led_on+0x36>
     408:	89 30       	cpi	r24, 0x09	; 9
     40a:	d1 f0       	breq	.+52     	; 0x440 <led_on+0x64>
     40c:	8a 30       	cpi	r24, 0x0A	; 10
     40e:	d0 f4       	brcc	.+52     	; 0x444 <led_on+0x68>
     410:	15 c0       	rjmp	.+42     	; 0x43c <led_on+0x60>
     412:	8d 30       	cpi	r24, 0x0D	; 13
     414:	e9 f0       	breq	.+58     	; 0x450 <led_on+0x74>
     416:	8d 30       	cpi	r24, 0x0D	; 13
     418:	c8 f0       	brcs	.+50     	; 0x44c <led_on+0x70>
     41a:	8e 30       	cpi	r24, 0x0E	; 14
     41c:	e1 f4       	brne	.+56     	; 0x456 <led_on+0x7a>
     41e:	1a c0       	rjmp	.+52     	; 0x454 <led_on+0x78>
		case 1: Liga_Strobe();
     420:	2f 9a       	sbi	0x05, 7	; 5
     422:	08 95       	ret
		break;
		case 2: Liga_Feed();
     424:	2b 9a       	sbi	0x05, 3	; 5
     426:	08 95       	ret
		break;
		case 3: Liga_Sel_in();
     428:	29 9a       	sbi	0x05, 1	; 5
     42a:	08 95       	ret
		break;
		case 4: Liga_Init();
     42c:	2a 9a       	sbi	0x05, 2	; 5
     42e:	08 95       	ret
		break;
		case 5: Liga_D0();
     430:	5c 9a       	sbi	0x0b, 4	; 11
     432:	08 95       	ret
		break;
		case 6: Liga_D1();
     434:	5e 9a       	sbi	0x0b, 6	; 11
     436:	08 95       	ret
		break;
		case 7: Liga_D2();
     438:	5f 9a       	sbi	0x0b, 7	; 11
     43a:	08 95       	ret
		break;
		case 8: Liga_D3();
     43c:	2c 9a       	sbi	0x05, 4	; 5
     43e:	08 95       	ret
		break;
		case 9: Liga_D4();
     440:	2d 9a       	sbi	0x05, 5	; 5
     442:	08 95       	ret
		break;
		case 10: Liga_D5();
     444:	2e 9a       	sbi	0x05, 6	; 5
     446:	08 95       	ret
		break;
		case 11: Liga_D6();
     448:	46 9a       	sbi	0x08, 6	; 8
     44a:	08 95       	ret
		break;
		case 12: Liga_D7();
     44c:	47 9a       	sbi	0x08, 7	; 8
     44e:	08 95       	ret
		break;
		case 13: Liga_LCD_RS();
     450:	28 9a       	sbi	0x05, 0	; 5
     452:	08 95       	ret
		break;
		case 14: Liga_LCD_E();
     454:	76 9a       	sbi	0x0e, 6	; 14
     456:	08 95       	ret

00000458 <led_off>:
	}
}

void led_off(unsigned char led){

	switch(led){
     458:	87 30       	cpi	r24, 0x07	; 7
     45a:	61 f1       	breq	.+88     	; 0x4b4 <led_off+0x5c>
     45c:	88 30       	cpi	r24, 0x08	; 8
     45e:	70 f4       	brcc	.+28     	; 0x47c <led_off+0x24>
     460:	83 30       	cpi	r24, 0x03	; 3
     462:	01 f1       	breq	.+64     	; 0x4a4 <led_off+0x4c>
     464:	84 30       	cpi	r24, 0x04	; 4
     466:	28 f4       	brcc	.+10     	; 0x472 <led_off+0x1a>
     468:	81 30       	cpi	r24, 0x01	; 1
     46a:	c1 f0       	breq	.+48     	; 0x49c <led_off+0x44>
     46c:	82 30       	cpi	r24, 0x02	; 2
     46e:	89 f5       	brne	.+98     	; 0x4d2 <led_off+0x7a>
     470:	17 c0       	rjmp	.+46     	; 0x4a0 <led_off+0x48>
     472:	85 30       	cpi	r24, 0x05	; 5
     474:	d9 f0       	breq	.+54     	; 0x4ac <led_off+0x54>
     476:	86 30       	cpi	r24, 0x06	; 6
     478:	d8 f4       	brcc	.+54     	; 0x4b0 <led_off+0x58>
     47a:	16 c0       	rjmp	.+44     	; 0x4a8 <led_off+0x50>
     47c:	8b 30       	cpi	r24, 0x0B	; 11
     47e:	11 f1       	breq	.+68     	; 0x4c4 <led_off+0x6c>
     480:	8c 30       	cpi	r24, 0x0C	; 12
     482:	28 f4       	brcc	.+10     	; 0x48e <led_off+0x36>
     484:	89 30       	cpi	r24, 0x09	; 9
     486:	d1 f0       	breq	.+52     	; 0x4bc <led_off+0x64>
     488:	8a 30       	cpi	r24, 0x0A	; 10
     48a:	d0 f4       	brcc	.+52     	; 0x4c0 <led_off+0x68>
     48c:	15 c0       	rjmp	.+42     	; 0x4b8 <led_off+0x60>
     48e:	8d 30       	cpi	r24, 0x0D	; 13
     490:	e9 f0       	breq	.+58     	; 0x4cc <led_off+0x74>
     492:	8d 30       	cpi	r24, 0x0D	; 13
     494:	c8 f0       	brcs	.+50     	; 0x4c8 <led_off+0x70>
     496:	8e 30       	cpi	r24, 0x0E	; 14
     498:	e1 f4       	brne	.+56     	; 0x4d2 <led_off+0x7a>
     49a:	1a c0       	rjmp	.+52     	; 0x4d0 <led_off+0x78>
		case 1: Desliga_Strobe();
     49c:	2f 98       	cbi	0x05, 7	; 5
     49e:	08 95       	ret
		break;
		case 2: Desliga_Feed();
     4a0:	2b 98       	cbi	0x05, 3	; 5
     4a2:	08 95       	ret
		break;
		case 3: Desliga_Sel_in();
     4a4:	29 98       	cbi	0x05, 1	; 5
     4a6:	08 95       	ret
		break;
		case 4: Desliga_Init();
     4a8:	2a 98       	cbi	0x05, 2	; 5
     4aa:	08 95       	ret
		break;
		case 5: Desliga_D0();
     4ac:	5c 98       	cbi	0x0b, 4	; 11
     4ae:	08 95       	ret
		break;
		case 6: Desliga_D1();
     4b0:	5e 98       	cbi	0x0b, 6	; 11
     4b2:	08 95       	ret
		break;
		case 7: Desliga_D2();
     4b4:	5f 98       	cbi	0x0b, 7	; 11
     4b6:	08 95       	ret
		break;
		case 8: Desliga_D3();
     4b8:	2c 98       	cbi	0x05, 4	; 5
     4ba:	08 95       	ret
		break;
		case 9: Desliga_D4();
     4bc:	2d 98       	cbi	0x05, 5	; 5
     4be:	08 95       	ret
		break;
		case 10: Desliga_D5();
     4c0:	2e 98       	cbi	0x05, 6	; 5
     4c2:	08 95       	ret
		break;
		case 11: Desliga_D6();
     4c4:	46 98       	cbi	0x08, 6	; 8
     4c6:	08 95       	ret
		break;
		case 12: Desliga_D7();
     4c8:	47 98       	cbi	0x08, 7	; 8
     4ca:	08 95       	ret
		break;
		case 13: Desliga_LCD_RS();
     4cc:	28 98       	cbi	0x05, 0	; 5
     4ce:	08 95       	ret
		break;
		case 14: Desliga_LCD_E();
     4d0:	76 98       	cbi	0x0e, 6	; 14
     4d2:	08 95       	ret

000004d4 <lcd_write>:
static void lcd_write(uint8_t data,uint8_t rs)
{
    unsigned char dataBits ;


    if (rs) {   /* write data        (RS=1, RW=0) */
     4d4:	66 23       	and	r22, r22
     4d6:	11 f0       	breq	.+4      	; 0x4dc <lcd_write+0x8>
       lcd_rs_high();
     4d8:	28 9a       	sbi	0x05, 0	; 5
     4da:	01 c0       	rjmp	.+2      	; 0x4de <lcd_write+0xa>
    } else {    /* write instruction (RS=0, RW=0) */
       lcd_rs_low();
     4dc:	28 98       	cbi	0x05, 0	; 5
        LCD_DATA0_PORT = dataBits | 0x0F;
    }
    else
    {
        /* configure data pins as output */
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     4de:	25 9a       	sbi	0x04, 5	; 4
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     4e0:	26 9a       	sbi	0x04, 6	; 4
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     4e2:	3e 9a       	sbi	0x07, 6	; 7
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     4e4:	3f 9a       	sbi	0x07, 7	; 7

        /* output high nibble first */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
     4e6:	47 98       	cbi	0x08, 7	; 8
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
     4e8:	46 98       	cbi	0x08, 6	; 8
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
     4ea:	2e 98       	cbi	0x05, 6	; 5
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
     4ec:	2d 98       	cbi	0x05, 5	; 5
    	if(data & 0x80) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
     4ee:	87 fd       	sbrc	r24, 7
     4f0:	47 9a       	sbi	0x08, 7	; 8
    	if(data & 0x40) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
     4f2:	86 fd       	sbrc	r24, 6
     4f4:	46 9a       	sbi	0x08, 6	; 8
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
     4f6:	85 fd       	sbrc	r24, 5
     4f8:	2e 9a       	sbi	0x05, 6	; 5
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
     4fa:	84 fd       	sbrc	r24, 4
     4fc:	2d 9a       	sbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     4fe:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     500:	e6 e0       	ldi	r30, 0x06	; 6
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	31 97       	sbiw	r30, 0x01	; 1
     506:	f1 f7       	brne	.-4      	; 0x504 <lcd_write+0x30>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
     508:	76 98       	cbi	0x0e, 6	; 14
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
        lcd_e_toggle();

        /* output low nibble */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
     50a:	47 98       	cbi	0x08, 7	; 8
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
     50c:	46 98       	cbi	0x08, 6	; 8
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
     50e:	2e 98       	cbi	0x05, 6	; 5
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
     510:	2d 98       	cbi	0x05, 5	; 5
    	if(data & 0x08) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
     512:	83 fd       	sbrc	r24, 3
     514:	47 9a       	sbi	0x08, 7	; 8
    	if(data & 0x04) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
     516:	82 fd       	sbrc	r24, 2
     518:	46 9a       	sbi	0x08, 6	; 8
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
     51a:	81 fd       	sbrc	r24, 1
     51c:	2e 9a       	sbi	0x05, 6	; 5
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
     51e:	80 fd       	sbrc	r24, 0
     520:	2d 9a       	sbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     522:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     524:	86 e0       	ldi	r24, 0x06	; 6
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	01 97       	sbiw	r24, 0x01	; 1
     52a:	f1 f7       	brne	.-4      	; 0x528 <lcd_write+0x54>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
     52c:	76 98       	cbi	0x0e, 6	; 14
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
        lcd_e_toggle();

        /* all data pins low (inactive) */
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
     52e:	2d 98       	cbi	0x05, 5	; 5
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
     530:	2e 98       	cbi	0x05, 6	; 5
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
     532:	46 98       	cbi	0x08, 6	; 8
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
     534:	47 98       	cbi	0x08, 7	; 8
    }
}
     536:	08 95       	ret

00000538 <lcd_command>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     538:	e0 e8       	ldi	r30, 0x80	; 128
     53a:	fc e0       	ldi	r31, 0x0C	; 12
     53c:	31 97       	sbiw	r30, 0x01	; 1
     53e:	f1 f7       	brne	.-4      	; 0x53c <lcd_command+0x4>
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
{
    lcd_waitbusy();
    lcd_write(cmd,0);
     540:	60 e0       	ldi	r22, 0x00	; 0
     542:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_write>
}
     546:	08 95       	ret

00000548 <lcd_data>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     548:	e0 e8       	ldi	r30, 0x80	; 128
     54a:	fc e0       	ldi	r31, 0x0C	; 12
     54c:	31 97       	sbiw	r30, 0x01	; 1
     54e:	f1 f7       	brne	.-4      	; 0x54c <lcd_data+0x4>
Returns: none
*************************************************************************/
void lcd_data(uint8_t data)
{
    lcd_waitbusy();
    lcd_write(data,1);
     550:	61 e0       	ldi	r22, 0x01	; 1
     552:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_write>
}
     556:	08 95       	ret

00000558 <lcd_gotoxy>:
{
#if LCD_LINES==1
    lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
#endif
#if LCD_LINES==2
    if ( y==0 )
     558:	66 23       	and	r22, r22
     55a:	11 f4       	brne	.+4      	; 0x560 <lcd_gotoxy+0x8>
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
     55c:	80 58       	subi	r24, 0x80	; 128
     55e:	01 c0       	rjmp	.+2      	; 0x562 <lcd_gotoxy+0xa>
    else
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE2+x);
     560:	80 54       	subi	r24, 0x40	; 64
     562:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>
     566:	08 95       	ret

00000568 <lcd_getxy>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     568:	80 e8       	ldi	r24, 0x80	; 128
     56a:	9c e0       	ldi	r25, 0x0C	; 12
     56c:	01 97       	sbiw	r24, 0x01	; 1
     56e:	f1 f7       	brne	.-4      	; 0x56c <lcd_getxy+0x4>
/*************************************************************************
*************************************************************************/
int lcd_getxy(void)
{
    return lcd_waitbusy();
}
     570:	80 e0       	ldi	r24, 0x00	; 0
     572:	90 e0       	ldi	r25, 0x00	; 0
     574:	08 95       	ret

00000576 <lcd_clrscr>:
/*************************************************************************
Clear display and set cursor to home position
*************************************************************************/
void lcd_clrscr(void)
{
    lcd_command(1<<LCD_CLR);
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>
}
     57c:	08 95       	ret

0000057e <lcd_home>:
/*************************************************************************
Set cursor to home position
*************************************************************************/
void lcd_home(void)
{
    lcd_command(1<<LCD_HOME);
     57e:	82 e0       	ldi	r24, 0x02	; 2
     580:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>
}
     584:	08 95       	ret

00000586 <lcd_putc>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     586:	e0 e8       	ldi	r30, 0x80	; 128
     588:	fc e0       	ldi	r31, 0x0C	; 12
     58a:	31 97       	sbiw	r30, 0x01	; 1
     58c:	f1 f7       	brne	.-4      	; 0x58a <lcd_putc+0x4>
{
    uint8_t pos;


    pos = lcd_waitbusy();   // read busy-flag and address counter
    if (c=='\n')
     58e:	8a 30       	cpi	r24, 0x0A	; 10
     590:	21 f4       	brne	.+8      	; 0x59a <lcd_putc+0x14>
        addressCounter = LCD_START_LINE4;
    else
        addressCounter = LCD_START_LINE1;
#endif
#endif
    lcd_command((1<<LCD_DDRAM)+addressCounter);
     592:	80 ec       	ldi	r24, 0xC0	; 192
     594:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>
     598:	08 95       	ret
            lcd_write((1<<LCD_DDRAM)+LCD_START_LINE1,0);
        }
#endif
        lcd_waitbusy();
#endif
        lcd_write(c, 1);
     59a:	61 e0       	ldi	r22, 0x01	; 1
     59c:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_write>
     5a0:	08 95       	ret

000005a2 <lcd_puts>:
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	ec 01       	movw	r28, r24
     5a8:	02 c0       	rjmp	.+4      	; 0x5ae <lcd_puts+0xc>
    register char c;

    while ( (c = *s++) ) {
        lcd_putc(c);
     5aa:	0e 94 c3 02 	call	0x586	; 0x586 <lcd_putc>
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = *s++) ) {
     5ae:	89 91       	ld	r24, Y+
     5b0:	88 23       	and	r24, r24
     5b2:	d9 f7       	brne	.-10     	; 0x5aa <lcd_puts+0x8>
        lcd_putc(c);
    }

}/* lcd_puts */
     5b4:	df 91       	pop	r29
     5b6:	cf 91       	pop	r28
     5b8:	08 95       	ret

000005ba <lcd_puts_p>:
Input:     string from program memory be be displayed
Returns:   none
*************************************************************************/
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
     5ba:	cf 93       	push	r28
     5bc:	df 93       	push	r29
     5be:	ec 01       	movw	r28, r24
     5c0:	02 c0       	rjmp	.+4      	; 0x5c6 <lcd_puts_p+0xc>
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
     5c2:	0e 94 c3 02 	call	0x586	; 0x586 <lcd_putc>
     5c6:	fe 01       	movw	r30, r28
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
     5c8:	21 96       	adiw	r28, 0x01	; 1
     5ca:	84 91       	lpm	r24, Z+
     5cc:	88 23       	and	r24, r24
     5ce:	c9 f7       	brne	.-14     	; 0x5c2 <lcd_puts_p+0x8>
        lcd_putc(c);
    }

}/* lcd_puts_p */
     5d0:	df 91       	pop	r29
     5d2:	cf 91       	pop	r28
     5d4:	08 95       	ret

000005d6 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     5d6:	1f 93       	push	r17
     5d8:	18 2f       	mov	r17, r24
     *  Initialize LCD to 4 bit I/O mode
     */


        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
     5da:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
     5dc:	6e 9a       	sbi	0x0d, 6	; 13
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     5de:	25 9a       	sbi	0x04, 5	; 4
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     5e0:	26 9a       	sbi	0x04, 6	; 4
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     5e2:	3e 9a       	sbi	0x07, 6	; 7
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     5e4:	3f 9a       	sbi	0x07, 7	; 7
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     5e6:	80 e0       	ldi	r24, 0x00	; 0
     5e8:	98 ec       	ldi	r25, 0xC8	; 200
     5ea:	01 97       	sbiw	r24, 0x01	; 1
     5ec:	f1 f7       	brne	.-4      	; 0x5ea <lcd_init+0x14>
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    delay(16000);        /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
     5ee:	2e 9a       	sbi	0x05, 6	; 5
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
     5f0:	2d 9a       	sbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     5f2:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     5f4:	26 e0       	ldi	r18, 0x06	; 6
     5f6:	30 e0       	ldi	r19, 0x00	; 0
     5f8:	c9 01       	movw	r24, r18
     5fa:	01 97       	sbiw	r24, 0x01	; 1
     5fc:	f1 f7       	brne	.-4      	; 0x5fa <lcd_init+0x24>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
     5fe:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     600:	86 e6       	ldi	r24, 0x66	; 102
     602:	9e e3       	ldi	r25, 0x3E	; 62
     604:	01 97       	sbiw	r24, 0x01	; 1
     606:	f1 f7       	brne	.-4      	; 0x604 <lcd_init+0x2e>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     608:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     60a:	c9 01       	movw	r24, r18
     60c:	01 97       	sbiw	r24, 0x01	; 1
     60e:	f1 f7       	brne	.-4      	; 0x60c <lcd_init+0x36>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
     610:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     612:	8c ec       	ldi	r24, 0xCC	; 204
     614:	90 e0       	ldi	r25, 0x00	; 0
     616:	fc 01       	movw	r30, r24
     618:	31 97       	sbiw	r30, 0x01	; 1
     61a:	f1 f7       	brne	.-4      	; 0x618 <lcd_init+0x42>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     61c:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     61e:	f9 01       	movw	r30, r18
     620:	31 97       	sbiw	r30, 0x01	; 1
     622:	f1 f7       	brne	.-4      	; 0x620 <lcd_init+0x4a>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
     624:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     626:	fc 01       	movw	r30, r24
     628:	31 97       	sbiw	r30, 0x01	; 1
     62a:	f1 f7       	brne	.-4      	; 0x628 <lcd_init+0x52>
    /* repeat last command a third time */
    lcd_e_toggle();
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
     62c:	2d 98       	cbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
     62e:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     630:	f9 01       	movw	r30, r18
     632:	31 97       	sbiw	r30, 0x01	; 1
     634:	f1 f7       	brne	.-4      	; 0x632 <lcd_init+0x5c>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
     636:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     638:	01 97       	sbiw	r24, 0x01	; 1
     63a:	f1 f7       	brne	.-4      	; 0x638 <lcd_init+0x62>

    /* from now the LCD only accepts 4 bit I/O, we can use lcd_command() */



    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     63c:	88 e2       	ldi	r24, 0x28	; 40
     63e:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>


    lcd_command(LCD_DISP_OFF);              /* display off                  */
     642:	88 e0       	ldi	r24, 0x08	; 8
     644:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>
    lcd_clrscr();                           /* display clear                */
     648:	0e 94 bb 02 	call	0x576	; 0x576 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     64c:	86 e0       	ldi	r24, 0x06	; 6
     64e:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     652:	81 2f       	mov	r24, r17
     654:	0e 94 9c 02 	call	0x538	; 0x538 <lcd_command>

}/* lcd_init */
     658:	1f 91       	pop	r17
     65a:	08 95       	ret

0000065c <__fixunssfsi>:
     65c:	ef 92       	push	r14
     65e:	ff 92       	push	r15
     660:	0f 93       	push	r16
     662:	1f 93       	push	r17
     664:	7b 01       	movw	r14, r22
     666:	8c 01       	movw	r16, r24
     668:	20 e0       	ldi	r18, 0x00	; 0
     66a:	30 e0       	ldi	r19, 0x00	; 0
     66c:	40 e0       	ldi	r20, 0x00	; 0
     66e:	5f e4       	ldi	r21, 0x4F	; 79
     670:	0e 94 aa 06 	call	0xd54	; 0xd54 <__gesf2>
     674:	88 23       	and	r24, r24
     676:	8c f0       	brlt	.+34     	; 0x69a <__fixunssfsi+0x3e>
     678:	c8 01       	movw	r24, r16
     67a:	b7 01       	movw	r22, r14
     67c:	20 e0       	ldi	r18, 0x00	; 0
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	40 e0       	ldi	r20, 0x00	; 0
     682:	5f e4       	ldi	r21, 0x4F	; 79
     684:	0e 94 a6 04 	call	0x94c	; 0x94c <__subsf3>
     688:	0e 94 da 06 	call	0xdb4	; 0xdb4 <__fixsfsi>
     68c:	9b 01       	movw	r18, r22
     68e:	ac 01       	movw	r20, r24
     690:	20 50       	subi	r18, 0x00	; 0
     692:	30 40       	sbci	r19, 0x00	; 0
     694:	40 40       	sbci	r20, 0x00	; 0
     696:	50 48       	sbci	r21, 0x80	; 128
     698:	06 c0       	rjmp	.+12     	; 0x6a6 <__fixunssfsi+0x4a>
     69a:	c8 01       	movw	r24, r16
     69c:	b7 01       	movw	r22, r14
     69e:	0e 94 da 06 	call	0xdb4	; 0xdb4 <__fixsfsi>
     6a2:	9b 01       	movw	r18, r22
     6a4:	ac 01       	movw	r20, r24
     6a6:	b9 01       	movw	r22, r18
     6a8:	ca 01       	movw	r24, r20
     6aa:	1f 91       	pop	r17
     6ac:	0f 91       	pop	r16
     6ae:	ff 90       	pop	r15
     6b0:	ef 90       	pop	r14
     6b2:	08 95       	ret

000006b4 <_fpadd_parts>:
     6b4:	a0 e0       	ldi	r26, 0x00	; 0
     6b6:	b0 e0       	ldi	r27, 0x00	; 0
     6b8:	e0 e6       	ldi	r30, 0x60	; 96
     6ba:	f3 e0       	ldi	r31, 0x03	; 3
     6bc:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__prologue_saves__>
     6c0:	dc 01       	movw	r26, r24
     6c2:	2b 01       	movw	r4, r22
     6c4:	fa 01       	movw	r30, r20
     6c6:	9c 91       	ld	r25, X
     6c8:	92 30       	cpi	r25, 0x02	; 2
     6ca:	08 f4       	brcc	.+2      	; 0x6ce <_fpadd_parts+0x1a>
     6cc:	39 c1       	rjmp	.+626    	; 0x940 <_fpadd_parts+0x28c>
     6ce:	eb 01       	movw	r28, r22
     6d0:	88 81       	ld	r24, Y
     6d2:	82 30       	cpi	r24, 0x02	; 2
     6d4:	08 f4       	brcc	.+2      	; 0x6d8 <_fpadd_parts+0x24>
     6d6:	33 c1       	rjmp	.+614    	; 0x93e <_fpadd_parts+0x28a>
     6d8:	94 30       	cpi	r25, 0x04	; 4
     6da:	69 f4       	brne	.+26     	; 0x6f6 <_fpadd_parts+0x42>
     6dc:	84 30       	cpi	r24, 0x04	; 4
     6de:	09 f0       	breq	.+2      	; 0x6e2 <_fpadd_parts+0x2e>
     6e0:	2f c1       	rjmp	.+606    	; 0x940 <_fpadd_parts+0x28c>
     6e2:	11 96       	adiw	r26, 0x01	; 1
     6e4:	9c 91       	ld	r25, X
     6e6:	11 97       	sbiw	r26, 0x01	; 1
     6e8:	89 81       	ldd	r24, Y+1	; 0x01
     6ea:	98 17       	cp	r25, r24
     6ec:	09 f4       	brne	.+2      	; 0x6f0 <_fpadd_parts+0x3c>
     6ee:	28 c1       	rjmp	.+592    	; 0x940 <_fpadd_parts+0x28c>
     6f0:	a6 e1       	ldi	r26, 0x16	; 22
     6f2:	b1 e0       	ldi	r27, 0x01	; 1
     6f4:	25 c1       	rjmp	.+586    	; 0x940 <_fpadd_parts+0x28c>
     6f6:	84 30       	cpi	r24, 0x04	; 4
     6f8:	09 f4       	brne	.+2      	; 0x6fc <_fpadd_parts+0x48>
     6fa:	21 c1       	rjmp	.+578    	; 0x93e <_fpadd_parts+0x28a>
     6fc:	82 30       	cpi	r24, 0x02	; 2
     6fe:	a9 f4       	brne	.+42     	; 0x72a <_fpadd_parts+0x76>
     700:	92 30       	cpi	r25, 0x02	; 2
     702:	09 f0       	breq	.+2      	; 0x706 <_fpadd_parts+0x52>
     704:	1d c1       	rjmp	.+570    	; 0x940 <_fpadd_parts+0x28c>
     706:	9a 01       	movw	r18, r20
     708:	ad 01       	movw	r20, r26
     70a:	88 e0       	ldi	r24, 0x08	; 8
     70c:	ea 01       	movw	r28, r20
     70e:	09 90       	ld	r0, Y+
     710:	ae 01       	movw	r20, r28
     712:	e9 01       	movw	r28, r18
     714:	09 92       	st	Y+, r0
     716:	9e 01       	movw	r18, r28
     718:	81 50       	subi	r24, 0x01	; 1
     71a:	c1 f7       	brne	.-16     	; 0x70c <_fpadd_parts+0x58>
     71c:	e2 01       	movw	r28, r4
     71e:	89 81       	ldd	r24, Y+1	; 0x01
     720:	11 96       	adiw	r26, 0x01	; 1
     722:	9c 91       	ld	r25, X
     724:	89 23       	and	r24, r25
     726:	81 83       	std	Z+1, r24	; 0x01
     728:	08 c1       	rjmp	.+528    	; 0x93a <_fpadd_parts+0x286>
     72a:	92 30       	cpi	r25, 0x02	; 2
     72c:	09 f4       	brne	.+2      	; 0x730 <_fpadd_parts+0x7c>
     72e:	07 c1       	rjmp	.+526    	; 0x93e <_fpadd_parts+0x28a>
     730:	12 96       	adiw	r26, 0x02	; 2
     732:	2d 90       	ld	r2, X+
     734:	3c 90       	ld	r3, X
     736:	13 97       	sbiw	r26, 0x03	; 3
     738:	eb 01       	movw	r28, r22
     73a:	8a 81       	ldd	r24, Y+2	; 0x02
     73c:	9b 81       	ldd	r25, Y+3	; 0x03
     73e:	14 96       	adiw	r26, 0x04	; 4
     740:	ad 90       	ld	r10, X+
     742:	bd 90       	ld	r11, X+
     744:	cd 90       	ld	r12, X+
     746:	dc 90       	ld	r13, X
     748:	17 97       	sbiw	r26, 0x07	; 7
     74a:	ec 80       	ldd	r14, Y+4	; 0x04
     74c:	fd 80       	ldd	r15, Y+5	; 0x05
     74e:	0e 81       	ldd	r16, Y+6	; 0x06
     750:	1f 81       	ldd	r17, Y+7	; 0x07
     752:	91 01       	movw	r18, r2
     754:	28 1b       	sub	r18, r24
     756:	39 0b       	sbc	r19, r25
     758:	b9 01       	movw	r22, r18
     75a:	37 ff       	sbrs	r19, 7
     75c:	04 c0       	rjmp	.+8      	; 0x766 <_fpadd_parts+0xb2>
     75e:	66 27       	eor	r22, r22
     760:	77 27       	eor	r23, r23
     762:	62 1b       	sub	r22, r18
     764:	73 0b       	sbc	r23, r19
     766:	60 32       	cpi	r22, 0x20	; 32
     768:	71 05       	cpc	r23, r1
     76a:	0c f0       	brlt	.+2      	; 0x76e <_fpadd_parts+0xba>
     76c:	61 c0       	rjmp	.+194    	; 0x830 <_fpadd_parts+0x17c>
     76e:	12 16       	cp	r1, r18
     770:	13 06       	cpc	r1, r19
     772:	6c f5       	brge	.+90     	; 0x7ce <_fpadd_parts+0x11a>
     774:	37 01       	movw	r6, r14
     776:	48 01       	movw	r8, r16
     778:	06 2e       	mov	r0, r22
     77a:	04 c0       	rjmp	.+8      	; 0x784 <_fpadd_parts+0xd0>
     77c:	96 94       	lsr	r9
     77e:	87 94       	ror	r8
     780:	77 94       	ror	r7
     782:	67 94       	ror	r6
     784:	0a 94       	dec	r0
     786:	d2 f7       	brpl	.-12     	; 0x77c <_fpadd_parts+0xc8>
     788:	21 e0       	ldi	r18, 0x01	; 1
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	40 e0       	ldi	r20, 0x00	; 0
     78e:	50 e0       	ldi	r21, 0x00	; 0
     790:	04 c0       	rjmp	.+8      	; 0x79a <_fpadd_parts+0xe6>
     792:	22 0f       	add	r18, r18
     794:	33 1f       	adc	r19, r19
     796:	44 1f       	adc	r20, r20
     798:	55 1f       	adc	r21, r21
     79a:	6a 95       	dec	r22
     79c:	d2 f7       	brpl	.-12     	; 0x792 <_fpadd_parts+0xde>
     79e:	21 50       	subi	r18, 0x01	; 1
     7a0:	30 40       	sbci	r19, 0x00	; 0
     7a2:	40 40       	sbci	r20, 0x00	; 0
     7a4:	50 40       	sbci	r21, 0x00	; 0
     7a6:	2e 21       	and	r18, r14
     7a8:	3f 21       	and	r19, r15
     7aa:	40 23       	and	r20, r16
     7ac:	51 23       	and	r21, r17
     7ae:	21 15       	cp	r18, r1
     7b0:	31 05       	cpc	r19, r1
     7b2:	41 05       	cpc	r20, r1
     7b4:	51 05       	cpc	r21, r1
     7b6:	21 f0       	breq	.+8      	; 0x7c0 <_fpadd_parts+0x10c>
     7b8:	21 e0       	ldi	r18, 0x01	; 1
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	40 e0       	ldi	r20, 0x00	; 0
     7be:	50 e0       	ldi	r21, 0x00	; 0
     7c0:	79 01       	movw	r14, r18
     7c2:	8a 01       	movw	r16, r20
     7c4:	e6 28       	or	r14, r6
     7c6:	f7 28       	or	r15, r7
     7c8:	08 29       	or	r16, r8
     7ca:	19 29       	or	r17, r9
     7cc:	3c c0       	rjmp	.+120    	; 0x846 <_fpadd_parts+0x192>
     7ce:	23 2b       	or	r18, r19
     7d0:	d1 f1       	breq	.+116    	; 0x846 <_fpadd_parts+0x192>
     7d2:	26 0e       	add	r2, r22
     7d4:	37 1e       	adc	r3, r23
     7d6:	35 01       	movw	r6, r10
     7d8:	46 01       	movw	r8, r12
     7da:	06 2e       	mov	r0, r22
     7dc:	04 c0       	rjmp	.+8      	; 0x7e6 <_fpadd_parts+0x132>
     7de:	96 94       	lsr	r9
     7e0:	87 94       	ror	r8
     7e2:	77 94       	ror	r7
     7e4:	67 94       	ror	r6
     7e6:	0a 94       	dec	r0
     7e8:	d2 f7       	brpl	.-12     	; 0x7de <_fpadd_parts+0x12a>
     7ea:	21 e0       	ldi	r18, 0x01	; 1
     7ec:	30 e0       	ldi	r19, 0x00	; 0
     7ee:	40 e0       	ldi	r20, 0x00	; 0
     7f0:	50 e0       	ldi	r21, 0x00	; 0
     7f2:	04 c0       	rjmp	.+8      	; 0x7fc <_fpadd_parts+0x148>
     7f4:	22 0f       	add	r18, r18
     7f6:	33 1f       	adc	r19, r19
     7f8:	44 1f       	adc	r20, r20
     7fa:	55 1f       	adc	r21, r21
     7fc:	6a 95       	dec	r22
     7fe:	d2 f7       	brpl	.-12     	; 0x7f4 <_fpadd_parts+0x140>
     800:	21 50       	subi	r18, 0x01	; 1
     802:	30 40       	sbci	r19, 0x00	; 0
     804:	40 40       	sbci	r20, 0x00	; 0
     806:	50 40       	sbci	r21, 0x00	; 0
     808:	2a 21       	and	r18, r10
     80a:	3b 21       	and	r19, r11
     80c:	4c 21       	and	r20, r12
     80e:	5d 21       	and	r21, r13
     810:	21 15       	cp	r18, r1
     812:	31 05       	cpc	r19, r1
     814:	41 05       	cpc	r20, r1
     816:	51 05       	cpc	r21, r1
     818:	21 f0       	breq	.+8      	; 0x822 <_fpadd_parts+0x16e>
     81a:	21 e0       	ldi	r18, 0x01	; 1
     81c:	30 e0       	ldi	r19, 0x00	; 0
     81e:	40 e0       	ldi	r20, 0x00	; 0
     820:	50 e0       	ldi	r21, 0x00	; 0
     822:	59 01       	movw	r10, r18
     824:	6a 01       	movw	r12, r20
     826:	a6 28       	or	r10, r6
     828:	b7 28       	or	r11, r7
     82a:	c8 28       	or	r12, r8
     82c:	d9 28       	or	r13, r9
     82e:	0b c0       	rjmp	.+22     	; 0x846 <_fpadd_parts+0x192>
     830:	82 15       	cp	r24, r2
     832:	93 05       	cpc	r25, r3
     834:	2c f0       	brlt	.+10     	; 0x840 <_fpadd_parts+0x18c>
     836:	1c 01       	movw	r2, r24
     838:	aa 24       	eor	r10, r10
     83a:	bb 24       	eor	r11, r11
     83c:	65 01       	movw	r12, r10
     83e:	03 c0       	rjmp	.+6      	; 0x846 <_fpadd_parts+0x192>
     840:	ee 24       	eor	r14, r14
     842:	ff 24       	eor	r15, r15
     844:	87 01       	movw	r16, r14
     846:	11 96       	adiw	r26, 0x01	; 1
     848:	9c 91       	ld	r25, X
     84a:	d2 01       	movw	r26, r4
     84c:	11 96       	adiw	r26, 0x01	; 1
     84e:	8c 91       	ld	r24, X
     850:	98 17       	cp	r25, r24
     852:	09 f4       	brne	.+2      	; 0x856 <_fpadd_parts+0x1a2>
     854:	45 c0       	rjmp	.+138    	; 0x8e0 <_fpadd_parts+0x22c>
     856:	99 23       	and	r25, r25
     858:	39 f0       	breq	.+14     	; 0x868 <_fpadd_parts+0x1b4>
     85a:	a8 01       	movw	r20, r16
     85c:	97 01       	movw	r18, r14
     85e:	2a 19       	sub	r18, r10
     860:	3b 09       	sbc	r19, r11
     862:	4c 09       	sbc	r20, r12
     864:	5d 09       	sbc	r21, r13
     866:	06 c0       	rjmp	.+12     	; 0x874 <_fpadd_parts+0x1c0>
     868:	a6 01       	movw	r20, r12
     86a:	95 01       	movw	r18, r10
     86c:	2e 19       	sub	r18, r14
     86e:	3f 09       	sbc	r19, r15
     870:	40 0b       	sbc	r20, r16
     872:	51 0b       	sbc	r21, r17
     874:	57 fd       	sbrc	r21, 7
     876:	08 c0       	rjmp	.+16     	; 0x888 <_fpadd_parts+0x1d4>
     878:	11 82       	std	Z+1, r1	; 0x01
     87a:	33 82       	std	Z+3, r3	; 0x03
     87c:	22 82       	std	Z+2, r2	; 0x02
     87e:	24 83       	std	Z+4, r18	; 0x04
     880:	35 83       	std	Z+5, r19	; 0x05
     882:	46 83       	std	Z+6, r20	; 0x06
     884:	57 83       	std	Z+7, r21	; 0x07
     886:	1d c0       	rjmp	.+58     	; 0x8c2 <_fpadd_parts+0x20e>
     888:	81 e0       	ldi	r24, 0x01	; 1
     88a:	81 83       	std	Z+1, r24	; 0x01
     88c:	33 82       	std	Z+3, r3	; 0x03
     88e:	22 82       	std	Z+2, r2	; 0x02
     890:	88 27       	eor	r24, r24
     892:	99 27       	eor	r25, r25
     894:	dc 01       	movw	r26, r24
     896:	82 1b       	sub	r24, r18
     898:	93 0b       	sbc	r25, r19
     89a:	a4 0b       	sbc	r26, r20
     89c:	b5 0b       	sbc	r27, r21
     89e:	84 83       	std	Z+4, r24	; 0x04
     8a0:	95 83       	std	Z+5, r25	; 0x05
     8a2:	a6 83       	std	Z+6, r26	; 0x06
     8a4:	b7 83       	std	Z+7, r27	; 0x07
     8a6:	0d c0       	rjmp	.+26     	; 0x8c2 <_fpadd_parts+0x20e>
     8a8:	22 0f       	add	r18, r18
     8aa:	33 1f       	adc	r19, r19
     8ac:	44 1f       	adc	r20, r20
     8ae:	55 1f       	adc	r21, r21
     8b0:	24 83       	std	Z+4, r18	; 0x04
     8b2:	35 83       	std	Z+5, r19	; 0x05
     8b4:	46 83       	std	Z+6, r20	; 0x06
     8b6:	57 83       	std	Z+7, r21	; 0x07
     8b8:	82 81       	ldd	r24, Z+2	; 0x02
     8ba:	93 81       	ldd	r25, Z+3	; 0x03
     8bc:	01 97       	sbiw	r24, 0x01	; 1
     8be:	93 83       	std	Z+3, r25	; 0x03
     8c0:	82 83       	std	Z+2, r24	; 0x02
     8c2:	24 81       	ldd	r18, Z+4	; 0x04
     8c4:	35 81       	ldd	r19, Z+5	; 0x05
     8c6:	46 81       	ldd	r20, Z+6	; 0x06
     8c8:	57 81       	ldd	r21, Z+7	; 0x07
     8ca:	da 01       	movw	r26, r20
     8cc:	c9 01       	movw	r24, r18
     8ce:	01 97       	sbiw	r24, 0x01	; 1
     8d0:	a1 09       	sbc	r26, r1
     8d2:	b1 09       	sbc	r27, r1
     8d4:	8f 5f       	subi	r24, 0xFF	; 255
     8d6:	9f 4f       	sbci	r25, 0xFF	; 255
     8d8:	af 4f       	sbci	r26, 0xFF	; 255
     8da:	bf 43       	sbci	r27, 0x3F	; 63
     8dc:	28 f3       	brcs	.-54     	; 0x8a8 <_fpadd_parts+0x1f4>
     8de:	0b c0       	rjmp	.+22     	; 0x8f6 <_fpadd_parts+0x242>
     8e0:	91 83       	std	Z+1, r25	; 0x01
     8e2:	33 82       	std	Z+3, r3	; 0x03
     8e4:	22 82       	std	Z+2, r2	; 0x02
     8e6:	ea 0c       	add	r14, r10
     8e8:	fb 1c       	adc	r15, r11
     8ea:	0c 1d       	adc	r16, r12
     8ec:	1d 1d       	adc	r17, r13
     8ee:	e4 82       	std	Z+4, r14	; 0x04
     8f0:	f5 82       	std	Z+5, r15	; 0x05
     8f2:	06 83       	std	Z+6, r16	; 0x06
     8f4:	17 83       	std	Z+7, r17	; 0x07
     8f6:	83 e0       	ldi	r24, 0x03	; 3
     8f8:	80 83       	st	Z, r24
     8fa:	24 81       	ldd	r18, Z+4	; 0x04
     8fc:	35 81       	ldd	r19, Z+5	; 0x05
     8fe:	46 81       	ldd	r20, Z+6	; 0x06
     900:	57 81       	ldd	r21, Z+7	; 0x07
     902:	57 ff       	sbrs	r21, 7
     904:	1a c0       	rjmp	.+52     	; 0x93a <_fpadd_parts+0x286>
     906:	c9 01       	movw	r24, r18
     908:	aa 27       	eor	r26, r26
     90a:	97 fd       	sbrc	r25, 7
     90c:	a0 95       	com	r26
     90e:	ba 2f       	mov	r27, r26
     910:	81 70       	andi	r24, 0x01	; 1
     912:	90 70       	andi	r25, 0x00	; 0
     914:	a0 70       	andi	r26, 0x00	; 0
     916:	b0 70       	andi	r27, 0x00	; 0
     918:	56 95       	lsr	r21
     91a:	47 95       	ror	r20
     91c:	37 95       	ror	r19
     91e:	27 95       	ror	r18
     920:	82 2b       	or	r24, r18
     922:	93 2b       	or	r25, r19
     924:	a4 2b       	or	r26, r20
     926:	b5 2b       	or	r27, r21
     928:	84 83       	std	Z+4, r24	; 0x04
     92a:	95 83       	std	Z+5, r25	; 0x05
     92c:	a6 83       	std	Z+6, r26	; 0x06
     92e:	b7 83       	std	Z+7, r27	; 0x07
     930:	82 81       	ldd	r24, Z+2	; 0x02
     932:	93 81       	ldd	r25, Z+3	; 0x03
     934:	01 96       	adiw	r24, 0x01	; 1
     936:	93 83       	std	Z+3, r25	; 0x03
     938:	82 83       	std	Z+2, r24	; 0x02
     93a:	df 01       	movw	r26, r30
     93c:	01 c0       	rjmp	.+2      	; 0x940 <_fpadd_parts+0x28c>
     93e:	d2 01       	movw	r26, r4
     940:	cd 01       	movw	r24, r26
     942:	cd b7       	in	r28, 0x3d	; 61
     944:	de b7       	in	r29, 0x3e	; 62
     946:	e2 e1       	ldi	r30, 0x12	; 18
     948:	0c 94 f5 09 	jmp	0x13ea	; 0x13ea <__epilogue_restores__>

0000094c <__subsf3>:
     94c:	a0 e2       	ldi	r26, 0x20	; 32
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	ec ea       	ldi	r30, 0xAC	; 172
     952:	f4 e0       	ldi	r31, 0x04	; 4
     954:	0c 94 e5 09 	jmp	0x13ca	; 0x13ca <__prologue_saves__+0x18>
     958:	69 83       	std	Y+1, r22	; 0x01
     95a:	7a 83       	std	Y+2, r23	; 0x02
     95c:	8b 83       	std	Y+3, r24	; 0x03
     95e:	9c 83       	std	Y+4, r25	; 0x04
     960:	2d 83       	std	Y+5, r18	; 0x05
     962:	3e 83       	std	Y+6, r19	; 0x06
     964:	4f 83       	std	Y+7, r20	; 0x07
     966:	58 87       	std	Y+8, r21	; 0x08
     968:	e9 e0       	ldi	r30, 0x09	; 9
     96a:	ee 2e       	mov	r14, r30
     96c:	f1 2c       	mov	r15, r1
     96e:	ec 0e       	add	r14, r28
     970:	fd 1e       	adc	r15, r29
     972:	ce 01       	movw	r24, r28
     974:	01 96       	adiw	r24, 0x01	; 1
     976:	b7 01       	movw	r22, r14
     978:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     97c:	8e 01       	movw	r16, r28
     97e:	0f 5e       	subi	r16, 0xEF	; 239
     980:	1f 4f       	sbci	r17, 0xFF	; 255
     982:	ce 01       	movw	r24, r28
     984:	05 96       	adiw	r24, 0x05	; 5
     986:	b8 01       	movw	r22, r16
     988:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     98c:	8a 89       	ldd	r24, Y+18	; 0x12
     98e:	91 e0       	ldi	r25, 0x01	; 1
     990:	89 27       	eor	r24, r25
     992:	8a 8b       	std	Y+18, r24	; 0x12
     994:	c7 01       	movw	r24, r14
     996:	b8 01       	movw	r22, r16
     998:	ae 01       	movw	r20, r28
     99a:	47 5e       	subi	r20, 0xE7	; 231
     99c:	5f 4f       	sbci	r21, 0xFF	; 255
     99e:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <_fpadd_parts>
     9a2:	0e 94 f6 07 	call	0xfec	; 0xfec <__pack_f>
     9a6:	a0 96       	adiw	r28, 0x20	; 32
     9a8:	e6 e0       	ldi	r30, 0x06	; 6
     9aa:	0c 94 01 0a 	jmp	0x1402	; 0x1402 <__epilogue_restores__+0x18>

000009ae <__addsf3>:
     9ae:	a0 e2       	ldi	r26, 0x20	; 32
     9b0:	b0 e0       	ldi	r27, 0x00	; 0
     9b2:	ed ed       	ldi	r30, 0xDD	; 221
     9b4:	f4 e0       	ldi	r31, 0x04	; 4
     9b6:	0c 94 e5 09 	jmp	0x13ca	; 0x13ca <__prologue_saves__+0x18>
     9ba:	69 83       	std	Y+1, r22	; 0x01
     9bc:	7a 83       	std	Y+2, r23	; 0x02
     9be:	8b 83       	std	Y+3, r24	; 0x03
     9c0:	9c 83       	std	Y+4, r25	; 0x04
     9c2:	2d 83       	std	Y+5, r18	; 0x05
     9c4:	3e 83       	std	Y+6, r19	; 0x06
     9c6:	4f 83       	std	Y+7, r20	; 0x07
     9c8:	58 87       	std	Y+8, r21	; 0x08
     9ca:	f9 e0       	ldi	r31, 0x09	; 9
     9cc:	ef 2e       	mov	r14, r31
     9ce:	f1 2c       	mov	r15, r1
     9d0:	ec 0e       	add	r14, r28
     9d2:	fd 1e       	adc	r15, r29
     9d4:	ce 01       	movw	r24, r28
     9d6:	01 96       	adiw	r24, 0x01	; 1
     9d8:	b7 01       	movw	r22, r14
     9da:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     9de:	8e 01       	movw	r16, r28
     9e0:	0f 5e       	subi	r16, 0xEF	; 239
     9e2:	1f 4f       	sbci	r17, 0xFF	; 255
     9e4:	ce 01       	movw	r24, r28
     9e6:	05 96       	adiw	r24, 0x05	; 5
     9e8:	b8 01       	movw	r22, r16
     9ea:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     9ee:	c7 01       	movw	r24, r14
     9f0:	b8 01       	movw	r22, r16
     9f2:	ae 01       	movw	r20, r28
     9f4:	47 5e       	subi	r20, 0xE7	; 231
     9f6:	5f 4f       	sbci	r21, 0xFF	; 255
     9f8:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <_fpadd_parts>
     9fc:	0e 94 f6 07 	call	0xfec	; 0xfec <__pack_f>
     a00:	a0 96       	adiw	r28, 0x20	; 32
     a02:	e6 e0       	ldi	r30, 0x06	; 6
     a04:	0c 94 01 0a 	jmp	0x1402	; 0x1402 <__epilogue_restores__+0x18>

00000a08 <__mulsf3>:
     a08:	a0 e2       	ldi	r26, 0x20	; 32
     a0a:	b0 e0       	ldi	r27, 0x00	; 0
     a0c:	ea e0       	ldi	r30, 0x0A	; 10
     a0e:	f5 e0       	ldi	r31, 0x05	; 5
     a10:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__prologue_saves__>
     a14:	69 83       	std	Y+1, r22	; 0x01
     a16:	7a 83       	std	Y+2, r23	; 0x02
     a18:	8b 83       	std	Y+3, r24	; 0x03
     a1a:	9c 83       	std	Y+4, r25	; 0x04
     a1c:	2d 83       	std	Y+5, r18	; 0x05
     a1e:	3e 83       	std	Y+6, r19	; 0x06
     a20:	4f 83       	std	Y+7, r20	; 0x07
     a22:	58 87       	std	Y+8, r21	; 0x08
     a24:	ce 01       	movw	r24, r28
     a26:	01 96       	adiw	r24, 0x01	; 1
     a28:	be 01       	movw	r22, r28
     a2a:	67 5f       	subi	r22, 0xF7	; 247
     a2c:	7f 4f       	sbci	r23, 0xFF	; 255
     a2e:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     a32:	ce 01       	movw	r24, r28
     a34:	05 96       	adiw	r24, 0x05	; 5
     a36:	be 01       	movw	r22, r28
     a38:	6f 5e       	subi	r22, 0xEF	; 239
     a3a:	7f 4f       	sbci	r23, 0xFF	; 255
     a3c:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     a40:	99 85       	ldd	r25, Y+9	; 0x09
     a42:	92 30       	cpi	r25, 0x02	; 2
     a44:	88 f0       	brcs	.+34     	; 0xa68 <__mulsf3+0x60>
     a46:	89 89       	ldd	r24, Y+17	; 0x11
     a48:	82 30       	cpi	r24, 0x02	; 2
     a4a:	c8 f0       	brcs	.+50     	; 0xa7e <__mulsf3+0x76>
     a4c:	94 30       	cpi	r25, 0x04	; 4
     a4e:	19 f4       	brne	.+6      	; 0xa56 <__mulsf3+0x4e>
     a50:	82 30       	cpi	r24, 0x02	; 2
     a52:	51 f4       	brne	.+20     	; 0xa68 <__mulsf3+0x60>
     a54:	04 c0       	rjmp	.+8      	; 0xa5e <__mulsf3+0x56>
     a56:	84 30       	cpi	r24, 0x04	; 4
     a58:	29 f4       	brne	.+10     	; 0xa64 <__mulsf3+0x5c>
     a5a:	92 30       	cpi	r25, 0x02	; 2
     a5c:	81 f4       	brne	.+32     	; 0xa7e <__mulsf3+0x76>
     a5e:	86 e1       	ldi	r24, 0x16	; 22
     a60:	91 e0       	ldi	r25, 0x01	; 1
     a62:	c6 c0       	rjmp	.+396    	; 0xbf0 <__stack+0xf1>
     a64:	92 30       	cpi	r25, 0x02	; 2
     a66:	49 f4       	brne	.+18     	; 0xa7a <__mulsf3+0x72>
     a68:	20 e0       	ldi	r18, 0x00	; 0
     a6a:	9a 85       	ldd	r25, Y+10	; 0x0a
     a6c:	8a 89       	ldd	r24, Y+18	; 0x12
     a6e:	98 13       	cpse	r25, r24
     a70:	21 e0       	ldi	r18, 0x01	; 1
     a72:	2a 87       	std	Y+10, r18	; 0x0a
     a74:	ce 01       	movw	r24, r28
     a76:	09 96       	adiw	r24, 0x09	; 9
     a78:	bb c0       	rjmp	.+374    	; 0xbf0 <__stack+0xf1>
     a7a:	82 30       	cpi	r24, 0x02	; 2
     a7c:	49 f4       	brne	.+18     	; 0xa90 <__mulsf3+0x88>
     a7e:	20 e0       	ldi	r18, 0x00	; 0
     a80:	9a 85       	ldd	r25, Y+10	; 0x0a
     a82:	8a 89       	ldd	r24, Y+18	; 0x12
     a84:	98 13       	cpse	r25, r24
     a86:	21 e0       	ldi	r18, 0x01	; 1
     a88:	2a 8b       	std	Y+18, r18	; 0x12
     a8a:	ce 01       	movw	r24, r28
     a8c:	41 96       	adiw	r24, 0x11	; 17
     a8e:	b0 c0       	rjmp	.+352    	; 0xbf0 <__stack+0xf1>
     a90:	2d 84       	ldd	r2, Y+13	; 0x0d
     a92:	3e 84       	ldd	r3, Y+14	; 0x0e
     a94:	4f 84       	ldd	r4, Y+15	; 0x0f
     a96:	58 88       	ldd	r5, Y+16	; 0x10
     a98:	6d 88       	ldd	r6, Y+21	; 0x15
     a9a:	7e 88       	ldd	r7, Y+22	; 0x16
     a9c:	8f 88       	ldd	r8, Y+23	; 0x17
     a9e:	98 8c       	ldd	r9, Y+24	; 0x18
     aa0:	ee 24       	eor	r14, r14
     aa2:	ff 24       	eor	r15, r15
     aa4:	87 01       	movw	r16, r14
     aa6:	aa 24       	eor	r10, r10
     aa8:	bb 24       	eor	r11, r11
     aaa:	65 01       	movw	r12, r10
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	60 e0       	ldi	r22, 0x00	; 0
     ab2:	70 e0       	ldi	r23, 0x00	; 0
     ab4:	e0 e0       	ldi	r30, 0x00	; 0
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	c1 01       	movw	r24, r2
     aba:	81 70       	andi	r24, 0x01	; 1
     abc:	90 70       	andi	r25, 0x00	; 0
     abe:	89 2b       	or	r24, r25
     ac0:	e9 f0       	breq	.+58     	; 0xafc <__mulsf3+0xf4>
     ac2:	e6 0c       	add	r14, r6
     ac4:	f7 1c       	adc	r15, r7
     ac6:	08 1d       	adc	r16, r8
     ac8:	19 1d       	adc	r17, r9
     aca:	9a 01       	movw	r18, r20
     acc:	ab 01       	movw	r20, r22
     ace:	2a 0d       	add	r18, r10
     ad0:	3b 1d       	adc	r19, r11
     ad2:	4c 1d       	adc	r20, r12
     ad4:	5d 1d       	adc	r21, r13
     ad6:	80 e0       	ldi	r24, 0x00	; 0
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	a0 e0       	ldi	r26, 0x00	; 0
     adc:	b0 e0       	ldi	r27, 0x00	; 0
     ade:	e6 14       	cp	r14, r6
     ae0:	f7 04       	cpc	r15, r7
     ae2:	08 05       	cpc	r16, r8
     ae4:	19 05       	cpc	r17, r9
     ae6:	20 f4       	brcc	.+8      	; 0xaf0 <__mulsf3+0xe8>
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	a0 e0       	ldi	r26, 0x00	; 0
     aee:	b0 e0       	ldi	r27, 0x00	; 0
     af0:	ba 01       	movw	r22, r20
     af2:	a9 01       	movw	r20, r18
     af4:	48 0f       	add	r20, r24
     af6:	59 1f       	adc	r21, r25
     af8:	6a 1f       	adc	r22, r26
     afa:	7b 1f       	adc	r23, r27
     afc:	aa 0c       	add	r10, r10
     afe:	bb 1c       	adc	r11, r11
     b00:	cc 1c       	adc	r12, r12
     b02:	dd 1c       	adc	r13, r13
     b04:	97 fe       	sbrs	r9, 7
     b06:	08 c0       	rjmp	.+16     	; 0xb18 <__stack+0x19>
     b08:	81 e0       	ldi	r24, 0x01	; 1
     b0a:	90 e0       	ldi	r25, 0x00	; 0
     b0c:	a0 e0       	ldi	r26, 0x00	; 0
     b0e:	b0 e0       	ldi	r27, 0x00	; 0
     b10:	a8 2a       	or	r10, r24
     b12:	b9 2a       	or	r11, r25
     b14:	ca 2a       	or	r12, r26
     b16:	db 2a       	or	r13, r27
     b18:	31 96       	adiw	r30, 0x01	; 1
     b1a:	e0 32       	cpi	r30, 0x20	; 32
     b1c:	f1 05       	cpc	r31, r1
     b1e:	49 f0       	breq	.+18     	; 0xb32 <__stack+0x33>
     b20:	66 0c       	add	r6, r6
     b22:	77 1c       	adc	r7, r7
     b24:	88 1c       	adc	r8, r8
     b26:	99 1c       	adc	r9, r9
     b28:	56 94       	lsr	r5
     b2a:	47 94       	ror	r4
     b2c:	37 94       	ror	r3
     b2e:	27 94       	ror	r2
     b30:	c3 cf       	rjmp	.-122    	; 0xab8 <__mulsf3+0xb0>
     b32:	fa 85       	ldd	r31, Y+10	; 0x0a
     b34:	ea 89       	ldd	r30, Y+18	; 0x12
     b36:	2b 89       	ldd	r18, Y+19	; 0x13
     b38:	3c 89       	ldd	r19, Y+20	; 0x14
     b3a:	8b 85       	ldd	r24, Y+11	; 0x0b
     b3c:	9c 85       	ldd	r25, Y+12	; 0x0c
     b3e:	28 0f       	add	r18, r24
     b40:	39 1f       	adc	r19, r25
     b42:	2e 5f       	subi	r18, 0xFE	; 254
     b44:	3f 4f       	sbci	r19, 0xFF	; 255
     b46:	17 c0       	rjmp	.+46     	; 0xb76 <__stack+0x77>
     b48:	ca 01       	movw	r24, r20
     b4a:	81 70       	andi	r24, 0x01	; 1
     b4c:	90 70       	andi	r25, 0x00	; 0
     b4e:	89 2b       	or	r24, r25
     b50:	61 f0       	breq	.+24     	; 0xb6a <__stack+0x6b>
     b52:	16 95       	lsr	r17
     b54:	07 95       	ror	r16
     b56:	f7 94       	ror	r15
     b58:	e7 94       	ror	r14
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	a0 e0       	ldi	r26, 0x00	; 0
     b60:	b0 e8       	ldi	r27, 0x80	; 128
     b62:	e8 2a       	or	r14, r24
     b64:	f9 2a       	or	r15, r25
     b66:	0a 2b       	or	r16, r26
     b68:	1b 2b       	or	r17, r27
     b6a:	76 95       	lsr	r23
     b6c:	67 95       	ror	r22
     b6e:	57 95       	ror	r21
     b70:	47 95       	ror	r20
     b72:	2f 5f       	subi	r18, 0xFF	; 255
     b74:	3f 4f       	sbci	r19, 0xFF	; 255
     b76:	77 fd       	sbrc	r23, 7
     b78:	e7 cf       	rjmp	.-50     	; 0xb48 <__stack+0x49>
     b7a:	0c c0       	rjmp	.+24     	; 0xb94 <__stack+0x95>
     b7c:	44 0f       	add	r20, r20
     b7e:	55 1f       	adc	r21, r21
     b80:	66 1f       	adc	r22, r22
     b82:	77 1f       	adc	r23, r23
     b84:	17 fd       	sbrc	r17, 7
     b86:	41 60       	ori	r20, 0x01	; 1
     b88:	ee 0c       	add	r14, r14
     b8a:	ff 1c       	adc	r15, r15
     b8c:	00 1f       	adc	r16, r16
     b8e:	11 1f       	adc	r17, r17
     b90:	21 50       	subi	r18, 0x01	; 1
     b92:	30 40       	sbci	r19, 0x00	; 0
     b94:	40 30       	cpi	r20, 0x00	; 0
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	59 07       	cpc	r21, r25
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	69 07       	cpc	r22, r25
     b9e:	90 e4       	ldi	r25, 0x40	; 64
     ba0:	79 07       	cpc	r23, r25
     ba2:	60 f3       	brcs	.-40     	; 0xb7c <__stack+0x7d>
     ba4:	2b 8f       	std	Y+27, r18	; 0x1b
     ba6:	3c 8f       	std	Y+28, r19	; 0x1c
     ba8:	db 01       	movw	r26, r22
     baa:	ca 01       	movw	r24, r20
     bac:	8f 77       	andi	r24, 0x7F	; 127
     bae:	90 70       	andi	r25, 0x00	; 0
     bb0:	a0 70       	andi	r26, 0x00	; 0
     bb2:	b0 70       	andi	r27, 0x00	; 0
     bb4:	80 34       	cpi	r24, 0x40	; 64
     bb6:	91 05       	cpc	r25, r1
     bb8:	a1 05       	cpc	r26, r1
     bba:	b1 05       	cpc	r27, r1
     bbc:	61 f4       	brne	.+24     	; 0xbd6 <__stack+0xd7>
     bbe:	47 fd       	sbrc	r20, 7
     bc0:	0a c0       	rjmp	.+20     	; 0xbd6 <__stack+0xd7>
     bc2:	e1 14       	cp	r14, r1
     bc4:	f1 04       	cpc	r15, r1
     bc6:	01 05       	cpc	r16, r1
     bc8:	11 05       	cpc	r17, r1
     bca:	29 f0       	breq	.+10     	; 0xbd6 <__stack+0xd7>
     bcc:	40 5c       	subi	r20, 0xC0	; 192
     bce:	5f 4f       	sbci	r21, 0xFF	; 255
     bd0:	6f 4f       	sbci	r22, 0xFF	; 255
     bd2:	7f 4f       	sbci	r23, 0xFF	; 255
     bd4:	40 78       	andi	r20, 0x80	; 128
     bd6:	1a 8e       	std	Y+26, r1	; 0x1a
     bd8:	fe 17       	cp	r31, r30
     bda:	11 f0       	breq	.+4      	; 0xbe0 <__stack+0xe1>
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	8a 8f       	std	Y+26, r24	; 0x1a
     be0:	4d 8f       	std	Y+29, r20	; 0x1d
     be2:	5e 8f       	std	Y+30, r21	; 0x1e
     be4:	6f 8f       	std	Y+31, r22	; 0x1f
     be6:	78 a3       	std	Y+32, r23	; 0x20
     be8:	83 e0       	ldi	r24, 0x03	; 3
     bea:	89 8f       	std	Y+25, r24	; 0x19
     bec:	ce 01       	movw	r24, r28
     bee:	49 96       	adiw	r24, 0x19	; 25
     bf0:	0e 94 f6 07 	call	0xfec	; 0xfec <__pack_f>
     bf4:	a0 96       	adiw	r28, 0x20	; 32
     bf6:	e2 e1       	ldi	r30, 0x12	; 18
     bf8:	0c 94 f5 09 	jmp	0x13ea	; 0x13ea <__epilogue_restores__>

00000bfc <__divsf3>:
     bfc:	a8 e1       	ldi	r26, 0x18	; 24
     bfe:	b0 e0       	ldi	r27, 0x00	; 0
     c00:	e4 e0       	ldi	r30, 0x04	; 4
     c02:	f6 e0       	ldi	r31, 0x06	; 6
     c04:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__prologue_saves__+0x10>
     c08:	69 83       	std	Y+1, r22	; 0x01
     c0a:	7a 83       	std	Y+2, r23	; 0x02
     c0c:	8b 83       	std	Y+3, r24	; 0x03
     c0e:	9c 83       	std	Y+4, r25	; 0x04
     c10:	2d 83       	std	Y+5, r18	; 0x05
     c12:	3e 83       	std	Y+6, r19	; 0x06
     c14:	4f 83       	std	Y+7, r20	; 0x07
     c16:	58 87       	std	Y+8, r21	; 0x08
     c18:	b9 e0       	ldi	r27, 0x09	; 9
     c1a:	eb 2e       	mov	r14, r27
     c1c:	f1 2c       	mov	r15, r1
     c1e:	ec 0e       	add	r14, r28
     c20:	fd 1e       	adc	r15, r29
     c22:	ce 01       	movw	r24, r28
     c24:	01 96       	adiw	r24, 0x01	; 1
     c26:	b7 01       	movw	r22, r14
     c28:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     c2c:	8e 01       	movw	r16, r28
     c2e:	0f 5e       	subi	r16, 0xEF	; 239
     c30:	1f 4f       	sbci	r17, 0xFF	; 255
     c32:	ce 01       	movw	r24, r28
     c34:	05 96       	adiw	r24, 0x05	; 5
     c36:	b8 01       	movw	r22, r16
     c38:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     c3c:	29 85       	ldd	r18, Y+9	; 0x09
     c3e:	22 30       	cpi	r18, 0x02	; 2
     c40:	08 f4       	brcc	.+2      	; 0xc44 <__divsf3+0x48>
     c42:	7e c0       	rjmp	.+252    	; 0xd40 <__divsf3+0x144>
     c44:	39 89       	ldd	r19, Y+17	; 0x11
     c46:	32 30       	cpi	r19, 0x02	; 2
     c48:	10 f4       	brcc	.+4      	; 0xc4e <__divsf3+0x52>
     c4a:	b8 01       	movw	r22, r16
     c4c:	7c c0       	rjmp	.+248    	; 0xd46 <__divsf3+0x14a>
     c4e:	8a 85       	ldd	r24, Y+10	; 0x0a
     c50:	9a 89       	ldd	r25, Y+18	; 0x12
     c52:	89 27       	eor	r24, r25
     c54:	8a 87       	std	Y+10, r24	; 0x0a
     c56:	24 30       	cpi	r18, 0x04	; 4
     c58:	11 f0       	breq	.+4      	; 0xc5e <__divsf3+0x62>
     c5a:	22 30       	cpi	r18, 0x02	; 2
     c5c:	31 f4       	brne	.+12     	; 0xc6a <__divsf3+0x6e>
     c5e:	23 17       	cp	r18, r19
     c60:	09 f0       	breq	.+2      	; 0xc64 <__divsf3+0x68>
     c62:	6e c0       	rjmp	.+220    	; 0xd40 <__divsf3+0x144>
     c64:	66 e1       	ldi	r22, 0x16	; 22
     c66:	71 e0       	ldi	r23, 0x01	; 1
     c68:	6e c0       	rjmp	.+220    	; 0xd46 <__divsf3+0x14a>
     c6a:	34 30       	cpi	r19, 0x04	; 4
     c6c:	39 f4       	brne	.+14     	; 0xc7c <__divsf3+0x80>
     c6e:	1d 86       	std	Y+13, r1	; 0x0d
     c70:	1e 86       	std	Y+14, r1	; 0x0e
     c72:	1f 86       	std	Y+15, r1	; 0x0f
     c74:	18 8a       	std	Y+16, r1	; 0x10
     c76:	1c 86       	std	Y+12, r1	; 0x0c
     c78:	1b 86       	std	Y+11, r1	; 0x0b
     c7a:	04 c0       	rjmp	.+8      	; 0xc84 <__divsf3+0x88>
     c7c:	32 30       	cpi	r19, 0x02	; 2
     c7e:	21 f4       	brne	.+8      	; 0xc88 <__divsf3+0x8c>
     c80:	84 e0       	ldi	r24, 0x04	; 4
     c82:	89 87       	std	Y+9, r24	; 0x09
     c84:	b7 01       	movw	r22, r14
     c86:	5f c0       	rjmp	.+190    	; 0xd46 <__divsf3+0x14a>
     c88:	2b 85       	ldd	r18, Y+11	; 0x0b
     c8a:	3c 85       	ldd	r19, Y+12	; 0x0c
     c8c:	8b 89       	ldd	r24, Y+19	; 0x13
     c8e:	9c 89       	ldd	r25, Y+20	; 0x14
     c90:	28 1b       	sub	r18, r24
     c92:	39 0b       	sbc	r19, r25
     c94:	3c 87       	std	Y+12, r19	; 0x0c
     c96:	2b 87       	std	Y+11, r18	; 0x0b
     c98:	ed 84       	ldd	r14, Y+13	; 0x0d
     c9a:	fe 84       	ldd	r15, Y+14	; 0x0e
     c9c:	0f 85       	ldd	r16, Y+15	; 0x0f
     c9e:	18 89       	ldd	r17, Y+16	; 0x10
     ca0:	ad 88       	ldd	r10, Y+21	; 0x15
     ca2:	be 88       	ldd	r11, Y+22	; 0x16
     ca4:	cf 88       	ldd	r12, Y+23	; 0x17
     ca6:	d8 8c       	ldd	r13, Y+24	; 0x18
     ca8:	ea 14       	cp	r14, r10
     caa:	fb 04       	cpc	r15, r11
     cac:	0c 05       	cpc	r16, r12
     cae:	1d 05       	cpc	r17, r13
     cb0:	40 f4       	brcc	.+16     	; 0xcc2 <__divsf3+0xc6>
     cb2:	ee 0c       	add	r14, r14
     cb4:	ff 1c       	adc	r15, r15
     cb6:	00 1f       	adc	r16, r16
     cb8:	11 1f       	adc	r17, r17
     cba:	21 50       	subi	r18, 0x01	; 1
     cbc:	30 40       	sbci	r19, 0x00	; 0
     cbe:	3c 87       	std	Y+12, r19	; 0x0c
     cc0:	2b 87       	std	Y+11, r18	; 0x0b
     cc2:	20 e0       	ldi	r18, 0x00	; 0
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	40 e0       	ldi	r20, 0x00	; 0
     cc8:	50 e0       	ldi	r21, 0x00	; 0
     cca:	80 e0       	ldi	r24, 0x00	; 0
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	a0 e0       	ldi	r26, 0x00	; 0
     cd0:	b0 e4       	ldi	r27, 0x40	; 64
     cd2:	60 e0       	ldi	r22, 0x00	; 0
     cd4:	70 e0       	ldi	r23, 0x00	; 0
     cd6:	ea 14       	cp	r14, r10
     cd8:	fb 04       	cpc	r15, r11
     cda:	0c 05       	cpc	r16, r12
     cdc:	1d 05       	cpc	r17, r13
     cde:	40 f0       	brcs	.+16     	; 0xcf0 <__divsf3+0xf4>
     ce0:	28 2b       	or	r18, r24
     ce2:	39 2b       	or	r19, r25
     ce4:	4a 2b       	or	r20, r26
     ce6:	5b 2b       	or	r21, r27
     ce8:	ea 18       	sub	r14, r10
     cea:	fb 08       	sbc	r15, r11
     cec:	0c 09       	sbc	r16, r12
     cee:	1d 09       	sbc	r17, r13
     cf0:	b6 95       	lsr	r27
     cf2:	a7 95       	ror	r26
     cf4:	97 95       	ror	r25
     cf6:	87 95       	ror	r24
     cf8:	ee 0c       	add	r14, r14
     cfa:	ff 1c       	adc	r15, r15
     cfc:	00 1f       	adc	r16, r16
     cfe:	11 1f       	adc	r17, r17
     d00:	6f 5f       	subi	r22, 0xFF	; 255
     d02:	7f 4f       	sbci	r23, 0xFF	; 255
     d04:	6f 31       	cpi	r22, 0x1F	; 31
     d06:	71 05       	cpc	r23, r1
     d08:	31 f7       	brne	.-52     	; 0xcd6 <__divsf3+0xda>
     d0a:	da 01       	movw	r26, r20
     d0c:	c9 01       	movw	r24, r18
     d0e:	8f 77       	andi	r24, 0x7F	; 127
     d10:	90 70       	andi	r25, 0x00	; 0
     d12:	a0 70       	andi	r26, 0x00	; 0
     d14:	b0 70       	andi	r27, 0x00	; 0
     d16:	80 34       	cpi	r24, 0x40	; 64
     d18:	91 05       	cpc	r25, r1
     d1a:	a1 05       	cpc	r26, r1
     d1c:	b1 05       	cpc	r27, r1
     d1e:	61 f4       	brne	.+24     	; 0xd38 <__divsf3+0x13c>
     d20:	27 fd       	sbrc	r18, 7
     d22:	0a c0       	rjmp	.+20     	; 0xd38 <__divsf3+0x13c>
     d24:	e1 14       	cp	r14, r1
     d26:	f1 04       	cpc	r15, r1
     d28:	01 05       	cpc	r16, r1
     d2a:	11 05       	cpc	r17, r1
     d2c:	29 f0       	breq	.+10     	; 0xd38 <__divsf3+0x13c>
     d2e:	20 5c       	subi	r18, 0xC0	; 192
     d30:	3f 4f       	sbci	r19, 0xFF	; 255
     d32:	4f 4f       	sbci	r20, 0xFF	; 255
     d34:	5f 4f       	sbci	r21, 0xFF	; 255
     d36:	20 78       	andi	r18, 0x80	; 128
     d38:	2d 87       	std	Y+13, r18	; 0x0d
     d3a:	3e 87       	std	Y+14, r19	; 0x0e
     d3c:	4f 87       	std	Y+15, r20	; 0x0f
     d3e:	58 8b       	std	Y+16, r21	; 0x10
     d40:	be 01       	movw	r22, r28
     d42:	67 5f       	subi	r22, 0xF7	; 247
     d44:	7f 4f       	sbci	r23, 0xFF	; 255
     d46:	cb 01       	movw	r24, r22
     d48:	0e 94 f6 07 	call	0xfec	; 0xfec <__pack_f>
     d4c:	68 96       	adiw	r28, 0x18	; 24
     d4e:	ea e0       	ldi	r30, 0x0A	; 10
     d50:	0c 94 fd 09 	jmp	0x13fa	; 0x13fa <__epilogue_restores__+0x10>

00000d54 <__gesf2>:
     d54:	a8 e1       	ldi	r26, 0x18	; 24
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	e0 eb       	ldi	r30, 0xB0	; 176
     d5a:	f6 e0       	ldi	r31, 0x06	; 6
     d5c:	0c 94 e5 09 	jmp	0x13ca	; 0x13ca <__prologue_saves__+0x18>
     d60:	69 83       	std	Y+1, r22	; 0x01
     d62:	7a 83       	std	Y+2, r23	; 0x02
     d64:	8b 83       	std	Y+3, r24	; 0x03
     d66:	9c 83       	std	Y+4, r25	; 0x04
     d68:	2d 83       	std	Y+5, r18	; 0x05
     d6a:	3e 83       	std	Y+6, r19	; 0x06
     d6c:	4f 83       	std	Y+7, r20	; 0x07
     d6e:	58 87       	std	Y+8, r21	; 0x08
     d70:	89 e0       	ldi	r24, 0x09	; 9
     d72:	e8 2e       	mov	r14, r24
     d74:	f1 2c       	mov	r15, r1
     d76:	ec 0e       	add	r14, r28
     d78:	fd 1e       	adc	r15, r29
     d7a:	ce 01       	movw	r24, r28
     d7c:	01 96       	adiw	r24, 0x01	; 1
     d7e:	b7 01       	movw	r22, r14
     d80:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     d84:	8e 01       	movw	r16, r28
     d86:	0f 5e       	subi	r16, 0xEF	; 239
     d88:	1f 4f       	sbci	r17, 0xFF	; 255
     d8a:	ce 01       	movw	r24, r28
     d8c:	05 96       	adiw	r24, 0x05	; 5
     d8e:	b8 01       	movw	r22, r16
     d90:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     d94:	89 85       	ldd	r24, Y+9	; 0x09
     d96:	82 30       	cpi	r24, 0x02	; 2
     d98:	40 f0       	brcs	.+16     	; 0xdaa <__gesf2+0x56>
     d9a:	89 89       	ldd	r24, Y+17	; 0x11
     d9c:	82 30       	cpi	r24, 0x02	; 2
     d9e:	28 f0       	brcs	.+10     	; 0xdaa <__gesf2+0x56>
     da0:	c7 01       	movw	r24, r14
     da2:	b8 01       	movw	r22, r16
     da4:	0e 94 43 09 	call	0x1286	; 0x1286 <__fpcmp_parts_f>
     da8:	01 c0       	rjmp	.+2      	; 0xdac <__gesf2+0x58>
     daa:	8f ef       	ldi	r24, 0xFF	; 255
     dac:	68 96       	adiw	r28, 0x18	; 24
     dae:	e6 e0       	ldi	r30, 0x06	; 6
     db0:	0c 94 01 0a 	jmp	0x1402	; 0x1402 <__epilogue_restores__+0x18>

00000db4 <__fixsfsi>:
     db4:	ac e0       	ldi	r26, 0x0C	; 12
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	e0 ee       	ldi	r30, 0xE0	; 224
     dba:	f6 e0       	ldi	r31, 0x06	; 6
     dbc:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__prologue_saves__+0x20>
     dc0:	69 83       	std	Y+1, r22	; 0x01
     dc2:	7a 83       	std	Y+2, r23	; 0x02
     dc4:	8b 83       	std	Y+3, r24	; 0x03
     dc6:	9c 83       	std	Y+4, r25	; 0x04
     dc8:	ce 01       	movw	r24, r28
     dca:	01 96       	adiw	r24, 0x01	; 1
     dcc:	be 01       	movw	r22, r28
     dce:	6b 5f       	subi	r22, 0xFB	; 251
     dd0:	7f 4f       	sbci	r23, 0xFF	; 255
     dd2:	0e 94 cb 08 	call	0x1196	; 0x1196 <__unpack_f>
     dd6:	8d 81       	ldd	r24, Y+5	; 0x05
     dd8:	82 30       	cpi	r24, 0x02	; 2
     dda:	61 f1       	breq	.+88     	; 0xe34 <__fixsfsi+0x80>
     ddc:	82 30       	cpi	r24, 0x02	; 2
     dde:	50 f1       	brcs	.+84     	; 0xe34 <__fixsfsi+0x80>
     de0:	84 30       	cpi	r24, 0x04	; 4
     de2:	21 f4       	brne	.+8      	; 0xdec <__fixsfsi+0x38>
     de4:	8e 81       	ldd	r24, Y+6	; 0x06
     de6:	88 23       	and	r24, r24
     de8:	51 f1       	breq	.+84     	; 0xe3e <__fixsfsi+0x8a>
     dea:	2e c0       	rjmp	.+92     	; 0xe48 <__fixsfsi+0x94>
     dec:	2f 81       	ldd	r18, Y+7	; 0x07
     dee:	38 85       	ldd	r19, Y+8	; 0x08
     df0:	37 fd       	sbrc	r19, 7
     df2:	20 c0       	rjmp	.+64     	; 0xe34 <__fixsfsi+0x80>
     df4:	6e 81       	ldd	r22, Y+6	; 0x06
     df6:	2f 31       	cpi	r18, 0x1F	; 31
     df8:	31 05       	cpc	r19, r1
     dfa:	1c f0       	brlt	.+6      	; 0xe02 <__fixsfsi+0x4e>
     dfc:	66 23       	and	r22, r22
     dfe:	f9 f0       	breq	.+62     	; 0xe3e <__fixsfsi+0x8a>
     e00:	23 c0       	rjmp	.+70     	; 0xe48 <__fixsfsi+0x94>
     e02:	8e e1       	ldi	r24, 0x1E	; 30
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	82 1b       	sub	r24, r18
     e08:	93 0b       	sbc	r25, r19
     e0a:	29 85       	ldd	r18, Y+9	; 0x09
     e0c:	3a 85       	ldd	r19, Y+10	; 0x0a
     e0e:	4b 85       	ldd	r20, Y+11	; 0x0b
     e10:	5c 85       	ldd	r21, Y+12	; 0x0c
     e12:	04 c0       	rjmp	.+8      	; 0xe1c <__fixsfsi+0x68>
     e14:	56 95       	lsr	r21
     e16:	47 95       	ror	r20
     e18:	37 95       	ror	r19
     e1a:	27 95       	ror	r18
     e1c:	8a 95       	dec	r24
     e1e:	d2 f7       	brpl	.-12     	; 0xe14 <__fixsfsi+0x60>
     e20:	66 23       	and	r22, r22
     e22:	b1 f0       	breq	.+44     	; 0xe50 <__fixsfsi+0x9c>
     e24:	50 95       	com	r21
     e26:	40 95       	com	r20
     e28:	30 95       	com	r19
     e2a:	21 95       	neg	r18
     e2c:	3f 4f       	sbci	r19, 0xFF	; 255
     e2e:	4f 4f       	sbci	r20, 0xFF	; 255
     e30:	5f 4f       	sbci	r21, 0xFF	; 255
     e32:	0e c0       	rjmp	.+28     	; 0xe50 <__fixsfsi+0x9c>
     e34:	20 e0       	ldi	r18, 0x00	; 0
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	40 e0       	ldi	r20, 0x00	; 0
     e3a:	50 e0       	ldi	r21, 0x00	; 0
     e3c:	09 c0       	rjmp	.+18     	; 0xe50 <__fixsfsi+0x9c>
     e3e:	2f ef       	ldi	r18, 0xFF	; 255
     e40:	3f ef       	ldi	r19, 0xFF	; 255
     e42:	4f ef       	ldi	r20, 0xFF	; 255
     e44:	5f e7       	ldi	r21, 0x7F	; 127
     e46:	04 c0       	rjmp	.+8      	; 0xe50 <__fixsfsi+0x9c>
     e48:	20 e0       	ldi	r18, 0x00	; 0
     e4a:	30 e0       	ldi	r19, 0x00	; 0
     e4c:	40 e0       	ldi	r20, 0x00	; 0
     e4e:	50 e8       	ldi	r21, 0x80	; 128
     e50:	b9 01       	movw	r22, r18
     e52:	ca 01       	movw	r24, r20
     e54:	2c 96       	adiw	r28, 0x0c	; 12
     e56:	e2 e0       	ldi	r30, 0x02	; 2
     e58:	0c 94 05 0a 	jmp	0x140a	; 0x140a <__epilogue_restores__+0x20>

00000e5c <__floatunsisf>:
     e5c:	a8 e0       	ldi	r26, 0x08	; 8
     e5e:	b0 e0       	ldi	r27, 0x00	; 0
     e60:	e4 e3       	ldi	r30, 0x34	; 52
     e62:	f7 e0       	ldi	r31, 0x07	; 7
     e64:	0c 94 e1 09 	jmp	0x13c2	; 0x13c2 <__prologue_saves__+0x10>
     e68:	7b 01       	movw	r14, r22
     e6a:	8c 01       	movw	r16, r24
     e6c:	61 15       	cp	r22, r1
     e6e:	71 05       	cpc	r23, r1
     e70:	81 05       	cpc	r24, r1
     e72:	91 05       	cpc	r25, r1
     e74:	19 f4       	brne	.+6      	; 0xe7c <__floatunsisf+0x20>
     e76:	82 e0       	ldi	r24, 0x02	; 2
     e78:	89 83       	std	Y+1, r24	; 0x01
     e7a:	60 c0       	rjmp	.+192    	; 0xf3c <__floatunsisf+0xe0>
     e7c:	83 e0       	ldi	r24, 0x03	; 3
     e7e:	89 83       	std	Y+1, r24	; 0x01
     e80:	8e e1       	ldi	r24, 0x1E	; 30
     e82:	c8 2e       	mov	r12, r24
     e84:	d1 2c       	mov	r13, r1
     e86:	dc 82       	std	Y+4, r13	; 0x04
     e88:	cb 82       	std	Y+3, r12	; 0x03
     e8a:	ed 82       	std	Y+5, r14	; 0x05
     e8c:	fe 82       	std	Y+6, r15	; 0x06
     e8e:	0f 83       	std	Y+7, r16	; 0x07
     e90:	18 87       	std	Y+8, r17	; 0x08
     e92:	c8 01       	movw	r24, r16
     e94:	b7 01       	movw	r22, r14
     e96:	0e 94 a7 07 	call	0xf4e	; 0xf4e <__clzsi2>
     e9a:	fc 01       	movw	r30, r24
     e9c:	31 97       	sbiw	r30, 0x01	; 1
     e9e:	f7 ff       	sbrs	r31, 7
     ea0:	3b c0       	rjmp	.+118    	; 0xf18 <__floatunsisf+0xbc>
     ea2:	22 27       	eor	r18, r18
     ea4:	33 27       	eor	r19, r19
     ea6:	2e 1b       	sub	r18, r30
     ea8:	3f 0b       	sbc	r19, r31
     eaa:	57 01       	movw	r10, r14
     eac:	68 01       	movw	r12, r16
     eae:	02 2e       	mov	r0, r18
     eb0:	04 c0       	rjmp	.+8      	; 0xeba <__floatunsisf+0x5e>
     eb2:	d6 94       	lsr	r13
     eb4:	c7 94       	ror	r12
     eb6:	b7 94       	ror	r11
     eb8:	a7 94       	ror	r10
     eba:	0a 94       	dec	r0
     ebc:	d2 f7       	brpl	.-12     	; 0xeb2 <__floatunsisf+0x56>
     ebe:	40 e0       	ldi	r20, 0x00	; 0
     ec0:	50 e0       	ldi	r21, 0x00	; 0
     ec2:	60 e0       	ldi	r22, 0x00	; 0
     ec4:	70 e0       	ldi	r23, 0x00	; 0
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	a0 e0       	ldi	r26, 0x00	; 0
     ecc:	b0 e0       	ldi	r27, 0x00	; 0
     ece:	04 c0       	rjmp	.+8      	; 0xed8 <__floatunsisf+0x7c>
     ed0:	88 0f       	add	r24, r24
     ed2:	99 1f       	adc	r25, r25
     ed4:	aa 1f       	adc	r26, r26
     ed6:	bb 1f       	adc	r27, r27
     ed8:	2a 95       	dec	r18
     eda:	d2 f7       	brpl	.-12     	; 0xed0 <__floatunsisf+0x74>
     edc:	01 97       	sbiw	r24, 0x01	; 1
     ede:	a1 09       	sbc	r26, r1
     ee0:	b1 09       	sbc	r27, r1
     ee2:	8e 21       	and	r24, r14
     ee4:	9f 21       	and	r25, r15
     ee6:	a0 23       	and	r26, r16
     ee8:	b1 23       	and	r27, r17
     eea:	00 97       	sbiw	r24, 0x00	; 0
     eec:	a1 05       	cpc	r26, r1
     eee:	b1 05       	cpc	r27, r1
     ef0:	21 f0       	breq	.+8      	; 0xefa <__floatunsisf+0x9e>
     ef2:	41 e0       	ldi	r20, 0x01	; 1
     ef4:	50 e0       	ldi	r21, 0x00	; 0
     ef6:	60 e0       	ldi	r22, 0x00	; 0
     ef8:	70 e0       	ldi	r23, 0x00	; 0
     efa:	4a 29       	or	r20, r10
     efc:	5b 29       	or	r21, r11
     efe:	6c 29       	or	r22, r12
     f00:	7d 29       	or	r23, r13
     f02:	4d 83       	std	Y+5, r20	; 0x05
     f04:	5e 83       	std	Y+6, r21	; 0x06
     f06:	6f 83       	std	Y+7, r22	; 0x07
     f08:	78 87       	std	Y+8, r23	; 0x08
     f0a:	8e e1       	ldi	r24, 0x1E	; 30
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	8e 1b       	sub	r24, r30
     f10:	9f 0b       	sbc	r25, r31
     f12:	9c 83       	std	Y+4, r25	; 0x04
     f14:	8b 83       	std	Y+3, r24	; 0x03
     f16:	12 c0       	rjmp	.+36     	; 0xf3c <__floatunsisf+0xe0>
     f18:	30 97       	sbiw	r30, 0x00	; 0
     f1a:	81 f0       	breq	.+32     	; 0xf3c <__floatunsisf+0xe0>
     f1c:	0e 2e       	mov	r0, r30
     f1e:	04 c0       	rjmp	.+8      	; 0xf28 <__floatunsisf+0xcc>
     f20:	ee 0c       	add	r14, r14
     f22:	ff 1c       	adc	r15, r15
     f24:	00 1f       	adc	r16, r16
     f26:	11 1f       	adc	r17, r17
     f28:	0a 94       	dec	r0
     f2a:	d2 f7       	brpl	.-12     	; 0xf20 <__floatunsisf+0xc4>
     f2c:	ed 82       	std	Y+5, r14	; 0x05
     f2e:	fe 82       	std	Y+6, r15	; 0x06
     f30:	0f 83       	std	Y+7, r16	; 0x07
     f32:	18 87       	std	Y+8, r17	; 0x08
     f34:	ce 1a       	sub	r12, r30
     f36:	df 0a       	sbc	r13, r31
     f38:	dc 82       	std	Y+4, r13	; 0x04
     f3a:	cb 82       	std	Y+3, r12	; 0x03
     f3c:	1a 82       	std	Y+2, r1	; 0x02
     f3e:	ce 01       	movw	r24, r28
     f40:	01 96       	adiw	r24, 0x01	; 1
     f42:	0e 94 f6 07 	call	0xfec	; 0xfec <__pack_f>
     f46:	28 96       	adiw	r28, 0x08	; 8
     f48:	ea e0       	ldi	r30, 0x0A	; 10
     f4a:	0c 94 fd 09 	jmp	0x13fa	; 0x13fa <__epilogue_restores__+0x10>

00000f4e <__clzsi2>:
     f4e:	ef 92       	push	r14
     f50:	ff 92       	push	r15
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	7b 01       	movw	r14, r22
     f58:	8c 01       	movw	r16, r24
     f5a:	80 e0       	ldi	r24, 0x00	; 0
     f5c:	e8 16       	cp	r14, r24
     f5e:	80 e0       	ldi	r24, 0x00	; 0
     f60:	f8 06       	cpc	r15, r24
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	08 07       	cpc	r16, r24
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	18 07       	cpc	r17, r24
     f6a:	88 f4       	brcc	.+34     	; 0xf8e <__clzsi2+0x40>
     f6c:	8f ef       	ldi	r24, 0xFF	; 255
     f6e:	e8 16       	cp	r14, r24
     f70:	f1 04       	cpc	r15, r1
     f72:	01 05       	cpc	r16, r1
     f74:	11 05       	cpc	r17, r1
     f76:	31 f0       	breq	.+12     	; 0xf84 <__clzsi2+0x36>
     f78:	28 f0       	brcs	.+10     	; 0xf84 <__clzsi2+0x36>
     f7a:	88 e0       	ldi	r24, 0x08	; 8
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	a0 e0       	ldi	r26, 0x00	; 0
     f80:	b0 e0       	ldi	r27, 0x00	; 0
     f82:	17 c0       	rjmp	.+46     	; 0xfb2 <__clzsi2+0x64>
     f84:	80 e0       	ldi	r24, 0x00	; 0
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	a0 e0       	ldi	r26, 0x00	; 0
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	12 c0       	rjmp	.+36     	; 0xfb2 <__clzsi2+0x64>
     f8e:	80 e0       	ldi	r24, 0x00	; 0
     f90:	e8 16       	cp	r14, r24
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	f8 06       	cpc	r15, r24
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	08 07       	cpc	r16, r24
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	18 07       	cpc	r17, r24
     f9e:	28 f0       	brcs	.+10     	; 0xfaa <__clzsi2+0x5c>
     fa0:	88 e1       	ldi	r24, 0x18	; 24
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	a0 e0       	ldi	r26, 0x00	; 0
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	04 c0       	rjmp	.+8      	; 0xfb2 <__clzsi2+0x64>
     faa:	80 e1       	ldi	r24, 0x10	; 16
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	a0 e0       	ldi	r26, 0x00	; 0
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	20 e2       	ldi	r18, 0x20	; 32
     fb4:	30 e0       	ldi	r19, 0x00	; 0
     fb6:	40 e0       	ldi	r20, 0x00	; 0
     fb8:	50 e0       	ldi	r21, 0x00	; 0
     fba:	28 1b       	sub	r18, r24
     fbc:	39 0b       	sbc	r19, r25
     fbe:	4a 0b       	sbc	r20, r26
     fc0:	5b 0b       	sbc	r21, r27
     fc2:	04 c0       	rjmp	.+8      	; 0xfcc <__clzsi2+0x7e>
     fc4:	16 95       	lsr	r17
     fc6:	07 95       	ror	r16
     fc8:	f7 94       	ror	r15
     fca:	e7 94       	ror	r14
     fcc:	8a 95       	dec	r24
     fce:	d2 f7       	brpl	.-12     	; 0xfc4 <__clzsi2+0x76>
     fd0:	f7 01       	movw	r30, r14
     fd2:	e2 5e       	subi	r30, 0xE2	; 226
     fd4:	fe 4f       	sbci	r31, 0xFE	; 254
     fd6:	80 81       	ld	r24, Z
     fd8:	28 1b       	sub	r18, r24
     fda:	31 09       	sbc	r19, r1
     fdc:	41 09       	sbc	r20, r1
     fde:	51 09       	sbc	r21, r1
     fe0:	c9 01       	movw	r24, r18
     fe2:	1f 91       	pop	r17
     fe4:	0f 91       	pop	r16
     fe6:	ff 90       	pop	r15
     fe8:	ef 90       	pop	r14
     fea:	08 95       	ret

00000fec <__pack_f>:
     fec:	df 92       	push	r13
     fee:	ef 92       	push	r14
     ff0:	ff 92       	push	r15
     ff2:	0f 93       	push	r16
     ff4:	1f 93       	push	r17
     ff6:	fc 01       	movw	r30, r24
     ff8:	e4 80       	ldd	r14, Z+4	; 0x04
     ffa:	f5 80       	ldd	r15, Z+5	; 0x05
     ffc:	06 81       	ldd	r16, Z+6	; 0x06
     ffe:	17 81       	ldd	r17, Z+7	; 0x07
    1000:	d1 80       	ldd	r13, Z+1	; 0x01
    1002:	80 81       	ld	r24, Z
    1004:	82 30       	cpi	r24, 0x02	; 2
    1006:	48 f4       	brcc	.+18     	; 0x101a <__pack_f+0x2e>
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	a0 e1       	ldi	r26, 0x10	; 16
    100e:	b0 e0       	ldi	r27, 0x00	; 0
    1010:	e8 2a       	or	r14, r24
    1012:	f9 2a       	or	r15, r25
    1014:	0a 2b       	or	r16, r26
    1016:	1b 2b       	or	r17, r27
    1018:	a5 c0       	rjmp	.+330    	; 0x1164 <__pack_f+0x178>
    101a:	84 30       	cpi	r24, 0x04	; 4
    101c:	09 f4       	brne	.+2      	; 0x1020 <__pack_f+0x34>
    101e:	9f c0       	rjmp	.+318    	; 0x115e <__pack_f+0x172>
    1020:	82 30       	cpi	r24, 0x02	; 2
    1022:	21 f4       	brne	.+8      	; 0x102c <__pack_f+0x40>
    1024:	ee 24       	eor	r14, r14
    1026:	ff 24       	eor	r15, r15
    1028:	87 01       	movw	r16, r14
    102a:	05 c0       	rjmp	.+10     	; 0x1036 <__pack_f+0x4a>
    102c:	e1 14       	cp	r14, r1
    102e:	f1 04       	cpc	r15, r1
    1030:	01 05       	cpc	r16, r1
    1032:	11 05       	cpc	r17, r1
    1034:	19 f4       	brne	.+6      	; 0x103c <__pack_f+0x50>
    1036:	e0 e0       	ldi	r30, 0x00	; 0
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	96 c0       	rjmp	.+300    	; 0x1168 <__pack_f+0x17c>
    103c:	62 81       	ldd	r22, Z+2	; 0x02
    103e:	73 81       	ldd	r23, Z+3	; 0x03
    1040:	9f ef       	ldi	r25, 0xFF	; 255
    1042:	62 38       	cpi	r22, 0x82	; 130
    1044:	79 07       	cpc	r23, r25
    1046:	0c f0       	brlt	.+2      	; 0x104a <__pack_f+0x5e>
    1048:	5b c0       	rjmp	.+182    	; 0x1100 <__pack_f+0x114>
    104a:	22 e8       	ldi	r18, 0x82	; 130
    104c:	3f ef       	ldi	r19, 0xFF	; 255
    104e:	26 1b       	sub	r18, r22
    1050:	37 0b       	sbc	r19, r23
    1052:	2a 31       	cpi	r18, 0x1A	; 26
    1054:	31 05       	cpc	r19, r1
    1056:	2c f0       	brlt	.+10     	; 0x1062 <__pack_f+0x76>
    1058:	20 e0       	ldi	r18, 0x00	; 0
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	40 e0       	ldi	r20, 0x00	; 0
    105e:	50 e0       	ldi	r21, 0x00	; 0
    1060:	2a c0       	rjmp	.+84     	; 0x10b6 <__pack_f+0xca>
    1062:	b8 01       	movw	r22, r16
    1064:	a7 01       	movw	r20, r14
    1066:	02 2e       	mov	r0, r18
    1068:	04 c0       	rjmp	.+8      	; 0x1072 <__pack_f+0x86>
    106a:	76 95       	lsr	r23
    106c:	67 95       	ror	r22
    106e:	57 95       	ror	r21
    1070:	47 95       	ror	r20
    1072:	0a 94       	dec	r0
    1074:	d2 f7       	brpl	.-12     	; 0x106a <__pack_f+0x7e>
    1076:	81 e0       	ldi	r24, 0x01	; 1
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	04 c0       	rjmp	.+8      	; 0x1088 <__pack_f+0x9c>
    1080:	88 0f       	add	r24, r24
    1082:	99 1f       	adc	r25, r25
    1084:	aa 1f       	adc	r26, r26
    1086:	bb 1f       	adc	r27, r27
    1088:	2a 95       	dec	r18
    108a:	d2 f7       	brpl	.-12     	; 0x1080 <__pack_f+0x94>
    108c:	01 97       	sbiw	r24, 0x01	; 1
    108e:	a1 09       	sbc	r26, r1
    1090:	b1 09       	sbc	r27, r1
    1092:	8e 21       	and	r24, r14
    1094:	9f 21       	and	r25, r15
    1096:	a0 23       	and	r26, r16
    1098:	b1 23       	and	r27, r17
    109a:	00 97       	sbiw	r24, 0x00	; 0
    109c:	a1 05       	cpc	r26, r1
    109e:	b1 05       	cpc	r27, r1
    10a0:	21 f0       	breq	.+8      	; 0x10aa <__pack_f+0xbe>
    10a2:	81 e0       	ldi	r24, 0x01	; 1
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	a0 e0       	ldi	r26, 0x00	; 0
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	9a 01       	movw	r18, r20
    10ac:	ab 01       	movw	r20, r22
    10ae:	28 2b       	or	r18, r24
    10b0:	39 2b       	or	r19, r25
    10b2:	4a 2b       	or	r20, r26
    10b4:	5b 2b       	or	r21, r27
    10b6:	da 01       	movw	r26, r20
    10b8:	c9 01       	movw	r24, r18
    10ba:	8f 77       	andi	r24, 0x7F	; 127
    10bc:	90 70       	andi	r25, 0x00	; 0
    10be:	a0 70       	andi	r26, 0x00	; 0
    10c0:	b0 70       	andi	r27, 0x00	; 0
    10c2:	80 34       	cpi	r24, 0x40	; 64
    10c4:	91 05       	cpc	r25, r1
    10c6:	a1 05       	cpc	r26, r1
    10c8:	b1 05       	cpc	r27, r1
    10ca:	39 f4       	brne	.+14     	; 0x10da <__pack_f+0xee>
    10cc:	27 ff       	sbrs	r18, 7
    10ce:	09 c0       	rjmp	.+18     	; 0x10e2 <__pack_f+0xf6>
    10d0:	20 5c       	subi	r18, 0xC0	; 192
    10d2:	3f 4f       	sbci	r19, 0xFF	; 255
    10d4:	4f 4f       	sbci	r20, 0xFF	; 255
    10d6:	5f 4f       	sbci	r21, 0xFF	; 255
    10d8:	04 c0       	rjmp	.+8      	; 0x10e2 <__pack_f+0xf6>
    10da:	21 5c       	subi	r18, 0xC1	; 193
    10dc:	3f 4f       	sbci	r19, 0xFF	; 255
    10de:	4f 4f       	sbci	r20, 0xFF	; 255
    10e0:	5f 4f       	sbci	r21, 0xFF	; 255
    10e2:	e0 e0       	ldi	r30, 0x00	; 0
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	20 30       	cpi	r18, 0x00	; 0
    10e8:	a0 e0       	ldi	r26, 0x00	; 0
    10ea:	3a 07       	cpc	r19, r26
    10ec:	a0 e0       	ldi	r26, 0x00	; 0
    10ee:	4a 07       	cpc	r20, r26
    10f0:	a0 e4       	ldi	r26, 0x40	; 64
    10f2:	5a 07       	cpc	r21, r26
    10f4:	10 f0       	brcs	.+4      	; 0x10fa <__pack_f+0x10e>
    10f6:	e1 e0       	ldi	r30, 0x01	; 1
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	79 01       	movw	r14, r18
    10fc:	8a 01       	movw	r16, r20
    10fe:	27 c0       	rjmp	.+78     	; 0x114e <__pack_f+0x162>
    1100:	60 38       	cpi	r22, 0x80	; 128
    1102:	71 05       	cpc	r23, r1
    1104:	64 f5       	brge	.+88     	; 0x115e <__pack_f+0x172>
    1106:	fb 01       	movw	r30, r22
    1108:	e1 58       	subi	r30, 0x81	; 129
    110a:	ff 4f       	sbci	r31, 0xFF	; 255
    110c:	d8 01       	movw	r26, r16
    110e:	c7 01       	movw	r24, r14
    1110:	8f 77       	andi	r24, 0x7F	; 127
    1112:	90 70       	andi	r25, 0x00	; 0
    1114:	a0 70       	andi	r26, 0x00	; 0
    1116:	b0 70       	andi	r27, 0x00	; 0
    1118:	80 34       	cpi	r24, 0x40	; 64
    111a:	91 05       	cpc	r25, r1
    111c:	a1 05       	cpc	r26, r1
    111e:	b1 05       	cpc	r27, r1
    1120:	39 f4       	brne	.+14     	; 0x1130 <__pack_f+0x144>
    1122:	e7 fe       	sbrs	r14, 7
    1124:	0d c0       	rjmp	.+26     	; 0x1140 <__pack_f+0x154>
    1126:	80 e4       	ldi	r24, 0x40	; 64
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	a0 e0       	ldi	r26, 0x00	; 0
    112c:	b0 e0       	ldi	r27, 0x00	; 0
    112e:	04 c0       	rjmp	.+8      	; 0x1138 <__pack_f+0x14c>
    1130:	8f e3       	ldi	r24, 0x3F	; 63
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	a0 e0       	ldi	r26, 0x00	; 0
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e8 0e       	add	r14, r24
    113a:	f9 1e       	adc	r15, r25
    113c:	0a 1f       	adc	r16, r26
    113e:	1b 1f       	adc	r17, r27
    1140:	17 ff       	sbrs	r17, 7
    1142:	05 c0       	rjmp	.+10     	; 0x114e <__pack_f+0x162>
    1144:	16 95       	lsr	r17
    1146:	07 95       	ror	r16
    1148:	f7 94       	ror	r15
    114a:	e7 94       	ror	r14
    114c:	31 96       	adiw	r30, 0x01	; 1
    114e:	87 e0       	ldi	r24, 0x07	; 7
    1150:	16 95       	lsr	r17
    1152:	07 95       	ror	r16
    1154:	f7 94       	ror	r15
    1156:	e7 94       	ror	r14
    1158:	8a 95       	dec	r24
    115a:	d1 f7       	brne	.-12     	; 0x1150 <__pack_f+0x164>
    115c:	05 c0       	rjmp	.+10     	; 0x1168 <__pack_f+0x17c>
    115e:	ee 24       	eor	r14, r14
    1160:	ff 24       	eor	r15, r15
    1162:	87 01       	movw	r16, r14
    1164:	ef ef       	ldi	r30, 0xFF	; 255
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	6e 2f       	mov	r22, r30
    116a:	67 95       	ror	r22
    116c:	66 27       	eor	r22, r22
    116e:	67 95       	ror	r22
    1170:	90 2f       	mov	r25, r16
    1172:	9f 77       	andi	r25, 0x7F	; 127
    1174:	d7 94       	ror	r13
    1176:	dd 24       	eor	r13, r13
    1178:	d7 94       	ror	r13
    117a:	8e 2f       	mov	r24, r30
    117c:	86 95       	lsr	r24
    117e:	49 2f       	mov	r20, r25
    1180:	46 2b       	or	r20, r22
    1182:	58 2f       	mov	r21, r24
    1184:	5d 29       	or	r21, r13
    1186:	b7 01       	movw	r22, r14
    1188:	ca 01       	movw	r24, r20
    118a:	1f 91       	pop	r17
    118c:	0f 91       	pop	r16
    118e:	ff 90       	pop	r15
    1190:	ef 90       	pop	r14
    1192:	df 90       	pop	r13
    1194:	08 95       	ret

00001196 <__unpack_f>:
    1196:	fc 01       	movw	r30, r24
    1198:	db 01       	movw	r26, r22
    119a:	40 81       	ld	r20, Z
    119c:	51 81       	ldd	r21, Z+1	; 0x01
    119e:	22 81       	ldd	r18, Z+2	; 0x02
    11a0:	62 2f       	mov	r22, r18
    11a2:	6f 77       	andi	r22, 0x7F	; 127
    11a4:	70 e0       	ldi	r23, 0x00	; 0
    11a6:	22 1f       	adc	r18, r18
    11a8:	22 27       	eor	r18, r18
    11aa:	22 1f       	adc	r18, r18
    11ac:	93 81       	ldd	r25, Z+3	; 0x03
    11ae:	89 2f       	mov	r24, r25
    11b0:	88 0f       	add	r24, r24
    11b2:	82 2b       	or	r24, r18
    11b4:	28 2f       	mov	r18, r24
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	99 1f       	adc	r25, r25
    11ba:	99 27       	eor	r25, r25
    11bc:	99 1f       	adc	r25, r25
    11be:	11 96       	adiw	r26, 0x01	; 1
    11c0:	9c 93       	st	X, r25
    11c2:	11 97       	sbiw	r26, 0x01	; 1
    11c4:	21 15       	cp	r18, r1
    11c6:	31 05       	cpc	r19, r1
    11c8:	a9 f5       	brne	.+106    	; 0x1234 <__unpack_f+0x9e>
    11ca:	41 15       	cp	r20, r1
    11cc:	51 05       	cpc	r21, r1
    11ce:	61 05       	cpc	r22, r1
    11d0:	71 05       	cpc	r23, r1
    11d2:	11 f4       	brne	.+4      	; 0x11d8 <__unpack_f+0x42>
    11d4:	82 e0       	ldi	r24, 0x02	; 2
    11d6:	37 c0       	rjmp	.+110    	; 0x1246 <__unpack_f+0xb0>
    11d8:	82 e8       	ldi	r24, 0x82	; 130
    11da:	9f ef       	ldi	r25, 0xFF	; 255
    11dc:	13 96       	adiw	r26, 0x03	; 3
    11de:	9c 93       	st	X, r25
    11e0:	8e 93       	st	-X, r24
    11e2:	12 97       	sbiw	r26, 0x02	; 2
    11e4:	9a 01       	movw	r18, r20
    11e6:	ab 01       	movw	r20, r22
    11e8:	67 e0       	ldi	r22, 0x07	; 7
    11ea:	22 0f       	add	r18, r18
    11ec:	33 1f       	adc	r19, r19
    11ee:	44 1f       	adc	r20, r20
    11f0:	55 1f       	adc	r21, r21
    11f2:	6a 95       	dec	r22
    11f4:	d1 f7       	brne	.-12     	; 0x11ea <__unpack_f+0x54>
    11f6:	83 e0       	ldi	r24, 0x03	; 3
    11f8:	8c 93       	st	X, r24
    11fa:	0d c0       	rjmp	.+26     	; 0x1216 <__unpack_f+0x80>
    11fc:	22 0f       	add	r18, r18
    11fe:	33 1f       	adc	r19, r19
    1200:	44 1f       	adc	r20, r20
    1202:	55 1f       	adc	r21, r21
    1204:	12 96       	adiw	r26, 0x02	; 2
    1206:	8d 91       	ld	r24, X+
    1208:	9c 91       	ld	r25, X
    120a:	13 97       	sbiw	r26, 0x03	; 3
    120c:	01 97       	sbiw	r24, 0x01	; 1
    120e:	13 96       	adiw	r26, 0x03	; 3
    1210:	9c 93       	st	X, r25
    1212:	8e 93       	st	-X, r24
    1214:	12 97       	sbiw	r26, 0x02	; 2
    1216:	20 30       	cpi	r18, 0x00	; 0
    1218:	80 e0       	ldi	r24, 0x00	; 0
    121a:	38 07       	cpc	r19, r24
    121c:	80 e0       	ldi	r24, 0x00	; 0
    121e:	48 07       	cpc	r20, r24
    1220:	80 e4       	ldi	r24, 0x40	; 64
    1222:	58 07       	cpc	r21, r24
    1224:	58 f3       	brcs	.-42     	; 0x11fc <__unpack_f+0x66>
    1226:	14 96       	adiw	r26, 0x04	; 4
    1228:	2d 93       	st	X+, r18
    122a:	3d 93       	st	X+, r19
    122c:	4d 93       	st	X+, r20
    122e:	5c 93       	st	X, r21
    1230:	17 97       	sbiw	r26, 0x07	; 7
    1232:	08 95       	ret
    1234:	2f 3f       	cpi	r18, 0xFF	; 255
    1236:	31 05       	cpc	r19, r1
    1238:	79 f4       	brne	.+30     	; 0x1258 <__unpack_f+0xc2>
    123a:	41 15       	cp	r20, r1
    123c:	51 05       	cpc	r21, r1
    123e:	61 05       	cpc	r22, r1
    1240:	71 05       	cpc	r23, r1
    1242:	19 f4       	brne	.+6      	; 0x124a <__unpack_f+0xb4>
    1244:	84 e0       	ldi	r24, 0x04	; 4
    1246:	8c 93       	st	X, r24
    1248:	08 95       	ret
    124a:	64 ff       	sbrs	r22, 4
    124c:	03 c0       	rjmp	.+6      	; 0x1254 <__unpack_f+0xbe>
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	8c 93       	st	X, r24
    1252:	12 c0       	rjmp	.+36     	; 0x1278 <__unpack_f+0xe2>
    1254:	1c 92       	st	X, r1
    1256:	10 c0       	rjmp	.+32     	; 0x1278 <__unpack_f+0xe2>
    1258:	2f 57       	subi	r18, 0x7F	; 127
    125a:	30 40       	sbci	r19, 0x00	; 0
    125c:	13 96       	adiw	r26, 0x03	; 3
    125e:	3c 93       	st	X, r19
    1260:	2e 93       	st	-X, r18
    1262:	12 97       	sbiw	r26, 0x02	; 2
    1264:	83 e0       	ldi	r24, 0x03	; 3
    1266:	8c 93       	st	X, r24
    1268:	87 e0       	ldi	r24, 0x07	; 7
    126a:	44 0f       	add	r20, r20
    126c:	55 1f       	adc	r21, r21
    126e:	66 1f       	adc	r22, r22
    1270:	77 1f       	adc	r23, r23
    1272:	8a 95       	dec	r24
    1274:	d1 f7       	brne	.-12     	; 0x126a <__unpack_f+0xd4>
    1276:	70 64       	ori	r23, 0x40	; 64
    1278:	14 96       	adiw	r26, 0x04	; 4
    127a:	4d 93       	st	X+, r20
    127c:	5d 93       	st	X+, r21
    127e:	6d 93       	st	X+, r22
    1280:	7c 93       	st	X, r23
    1282:	17 97       	sbiw	r26, 0x07	; 7
    1284:	08 95       	ret

00001286 <__fpcmp_parts_f>:
    1286:	1f 93       	push	r17
    1288:	dc 01       	movw	r26, r24
    128a:	fb 01       	movw	r30, r22
    128c:	9c 91       	ld	r25, X
    128e:	92 30       	cpi	r25, 0x02	; 2
    1290:	08 f4       	brcc	.+2      	; 0x1294 <__fpcmp_parts_f+0xe>
    1292:	47 c0       	rjmp	.+142    	; 0x1322 <__fpcmp_parts_f+0x9c>
    1294:	80 81       	ld	r24, Z
    1296:	82 30       	cpi	r24, 0x02	; 2
    1298:	08 f4       	brcc	.+2      	; 0x129c <__fpcmp_parts_f+0x16>
    129a:	43 c0       	rjmp	.+134    	; 0x1322 <__fpcmp_parts_f+0x9c>
    129c:	94 30       	cpi	r25, 0x04	; 4
    129e:	51 f4       	brne	.+20     	; 0x12b4 <__fpcmp_parts_f+0x2e>
    12a0:	11 96       	adiw	r26, 0x01	; 1
    12a2:	1c 91       	ld	r17, X
    12a4:	84 30       	cpi	r24, 0x04	; 4
    12a6:	99 f5       	brne	.+102    	; 0x130e <__fpcmp_parts_f+0x88>
    12a8:	81 81       	ldd	r24, Z+1	; 0x01
    12aa:	68 2f       	mov	r22, r24
    12ac:	70 e0       	ldi	r23, 0x00	; 0
    12ae:	61 1b       	sub	r22, r17
    12b0:	71 09       	sbc	r23, r1
    12b2:	3f c0       	rjmp	.+126    	; 0x1332 <__fpcmp_parts_f+0xac>
    12b4:	84 30       	cpi	r24, 0x04	; 4
    12b6:	21 f0       	breq	.+8      	; 0x12c0 <__fpcmp_parts_f+0x3a>
    12b8:	92 30       	cpi	r25, 0x02	; 2
    12ba:	31 f4       	brne	.+12     	; 0x12c8 <__fpcmp_parts_f+0x42>
    12bc:	82 30       	cpi	r24, 0x02	; 2
    12be:	b9 f1       	breq	.+110    	; 0x132e <__fpcmp_parts_f+0xa8>
    12c0:	81 81       	ldd	r24, Z+1	; 0x01
    12c2:	88 23       	and	r24, r24
    12c4:	89 f1       	breq	.+98     	; 0x1328 <__fpcmp_parts_f+0xa2>
    12c6:	2d c0       	rjmp	.+90     	; 0x1322 <__fpcmp_parts_f+0x9c>
    12c8:	11 96       	adiw	r26, 0x01	; 1
    12ca:	1c 91       	ld	r17, X
    12cc:	11 97       	sbiw	r26, 0x01	; 1
    12ce:	82 30       	cpi	r24, 0x02	; 2
    12d0:	f1 f0       	breq	.+60     	; 0x130e <__fpcmp_parts_f+0x88>
    12d2:	81 81       	ldd	r24, Z+1	; 0x01
    12d4:	18 17       	cp	r17, r24
    12d6:	d9 f4       	brne	.+54     	; 0x130e <__fpcmp_parts_f+0x88>
    12d8:	12 96       	adiw	r26, 0x02	; 2
    12da:	2d 91       	ld	r18, X+
    12dc:	3c 91       	ld	r19, X
    12de:	13 97       	sbiw	r26, 0x03	; 3
    12e0:	82 81       	ldd	r24, Z+2	; 0x02
    12e2:	93 81       	ldd	r25, Z+3	; 0x03
    12e4:	82 17       	cp	r24, r18
    12e6:	93 07       	cpc	r25, r19
    12e8:	94 f0       	brlt	.+36     	; 0x130e <__fpcmp_parts_f+0x88>
    12ea:	28 17       	cp	r18, r24
    12ec:	39 07       	cpc	r19, r25
    12ee:	bc f0       	brlt	.+46     	; 0x131e <__fpcmp_parts_f+0x98>
    12f0:	14 96       	adiw	r26, 0x04	; 4
    12f2:	8d 91       	ld	r24, X+
    12f4:	9d 91       	ld	r25, X+
    12f6:	0d 90       	ld	r0, X+
    12f8:	bc 91       	ld	r27, X
    12fa:	a0 2d       	mov	r26, r0
    12fc:	24 81       	ldd	r18, Z+4	; 0x04
    12fe:	35 81       	ldd	r19, Z+5	; 0x05
    1300:	46 81       	ldd	r20, Z+6	; 0x06
    1302:	57 81       	ldd	r21, Z+7	; 0x07
    1304:	28 17       	cp	r18, r24
    1306:	39 07       	cpc	r19, r25
    1308:	4a 07       	cpc	r20, r26
    130a:	5b 07       	cpc	r21, r27
    130c:	18 f4       	brcc	.+6      	; 0x1314 <__fpcmp_parts_f+0x8e>
    130e:	11 23       	and	r17, r17
    1310:	41 f0       	breq	.+16     	; 0x1322 <__fpcmp_parts_f+0x9c>
    1312:	0a c0       	rjmp	.+20     	; 0x1328 <__fpcmp_parts_f+0xa2>
    1314:	82 17       	cp	r24, r18
    1316:	93 07       	cpc	r25, r19
    1318:	a4 07       	cpc	r26, r20
    131a:	b5 07       	cpc	r27, r21
    131c:	40 f4       	brcc	.+16     	; 0x132e <__fpcmp_parts_f+0xa8>
    131e:	11 23       	and	r17, r17
    1320:	19 f0       	breq	.+6      	; 0x1328 <__fpcmp_parts_f+0xa2>
    1322:	61 e0       	ldi	r22, 0x01	; 1
    1324:	70 e0       	ldi	r23, 0x00	; 0
    1326:	05 c0       	rjmp	.+10     	; 0x1332 <__fpcmp_parts_f+0xac>
    1328:	6f ef       	ldi	r22, 0xFF	; 255
    132a:	7f ef       	ldi	r23, 0xFF	; 255
    132c:	02 c0       	rjmp	.+4      	; 0x1332 <__fpcmp_parts_f+0xac>
    132e:	60 e0       	ldi	r22, 0x00	; 0
    1330:	70 e0       	ldi	r23, 0x00	; 0
    1332:	cb 01       	movw	r24, r22
    1334:	1f 91       	pop	r17
    1336:	08 95       	ret

00001338 <itoa>:
    1338:	fb 01       	movw	r30, r22
    133a:	9f 01       	movw	r18, r30
    133c:	e8 94       	clt
    133e:	42 30       	cpi	r20, 0x02	; 2
    1340:	c4 f0       	brlt	.+48     	; 0x1372 <itoa+0x3a>
    1342:	45 32       	cpi	r20, 0x25	; 37
    1344:	b4 f4       	brge	.+44     	; 0x1372 <itoa+0x3a>
    1346:	4a 30       	cpi	r20, 0x0A	; 10
    1348:	29 f4       	brne	.+10     	; 0x1354 <itoa+0x1c>
    134a:	97 fb       	bst	r25, 7
    134c:	1e f4       	brtc	.+6      	; 0x1354 <itoa+0x1c>
    134e:	90 95       	com	r25
    1350:	81 95       	neg	r24
    1352:	9f 4f       	sbci	r25, 0xFF	; 255
    1354:	64 2f       	mov	r22, r20
    1356:	77 27       	eor	r23, r23
    1358:	0e 94 10 0a 	call	0x1420	; 0x1420 <__udivmodhi4>
    135c:	80 5d       	subi	r24, 0xD0	; 208
    135e:	8a 33       	cpi	r24, 0x3A	; 58
    1360:	0c f0       	brlt	.+2      	; 0x1364 <itoa+0x2c>
    1362:	89 5d       	subi	r24, 0xD9	; 217
    1364:	81 93       	st	Z+, r24
    1366:	cb 01       	movw	r24, r22
    1368:	00 97       	sbiw	r24, 0x00	; 0
    136a:	a1 f7       	brne	.-24     	; 0x1354 <itoa+0x1c>
    136c:	16 f4       	brtc	.+4      	; 0x1372 <itoa+0x3a>
    136e:	5d e2       	ldi	r21, 0x2D	; 45
    1370:	51 93       	st	Z+, r21
    1372:	10 82       	st	Z, r1
    1374:	c9 01       	movw	r24, r18
    1376:	0c 94 bd 09 	jmp	0x137a	; 0x137a <strrev>

0000137a <strrev>:
    137a:	dc 01       	movw	r26, r24
    137c:	fc 01       	movw	r30, r24
    137e:	67 2f       	mov	r22, r23
    1380:	71 91       	ld	r23, Z+
    1382:	77 23       	and	r23, r23
    1384:	e1 f7       	brne	.-8      	; 0x137e <strrev+0x4>
    1386:	32 97       	sbiw	r30, 0x02	; 2
    1388:	04 c0       	rjmp	.+8      	; 0x1392 <strrev+0x18>
    138a:	7c 91       	ld	r23, X
    138c:	6d 93       	st	X+, r22
    138e:	70 83       	st	Z, r23
    1390:	62 91       	ld	r22, -Z
    1392:	ae 17       	cp	r26, r30
    1394:	bf 07       	cpc	r27, r31
    1396:	c8 f3       	brcs	.-14     	; 0x138a <strrev+0x10>
    1398:	08 95       	ret

0000139a <__udivmodqi4>:
    139a:	99 1b       	sub	r25, r25
    139c:	79 e0       	ldi	r23, 0x09	; 9
    139e:	04 c0       	rjmp	.+8      	; 0x13a8 <__udivmodqi4_ep>

000013a0 <__udivmodqi4_loop>:
    13a0:	99 1f       	adc	r25, r25
    13a2:	96 17       	cp	r25, r22
    13a4:	08 f0       	brcs	.+2      	; 0x13a8 <__udivmodqi4_ep>
    13a6:	96 1b       	sub	r25, r22

000013a8 <__udivmodqi4_ep>:
    13a8:	88 1f       	adc	r24, r24
    13aa:	7a 95       	dec	r23
    13ac:	c9 f7       	brne	.-14     	; 0x13a0 <__udivmodqi4_loop>
    13ae:	80 95       	com	r24
    13b0:	08 95       	ret

000013b2 <__prologue_saves__>:
    13b2:	2f 92       	push	r2
    13b4:	3f 92       	push	r3
    13b6:	4f 92       	push	r4
    13b8:	5f 92       	push	r5
    13ba:	6f 92       	push	r6
    13bc:	7f 92       	push	r7
    13be:	8f 92       	push	r8
    13c0:	9f 92       	push	r9
    13c2:	af 92       	push	r10
    13c4:	bf 92       	push	r11
    13c6:	cf 92       	push	r12
    13c8:	df 92       	push	r13
    13ca:	ef 92       	push	r14
    13cc:	ff 92       	push	r15
    13ce:	0f 93       	push	r16
    13d0:	1f 93       	push	r17
    13d2:	cf 93       	push	r28
    13d4:	df 93       	push	r29
    13d6:	cd b7       	in	r28, 0x3d	; 61
    13d8:	de b7       	in	r29, 0x3e	; 62
    13da:	ca 1b       	sub	r28, r26
    13dc:	db 0b       	sbc	r29, r27
    13de:	0f b6       	in	r0, 0x3f	; 63
    13e0:	f8 94       	cli
    13e2:	de bf       	out	0x3e, r29	; 62
    13e4:	0f be       	out	0x3f, r0	; 63
    13e6:	cd bf       	out	0x3d, r28	; 61
    13e8:	09 94       	ijmp

000013ea <__epilogue_restores__>:
    13ea:	2a 88       	ldd	r2, Y+18	; 0x12
    13ec:	39 88       	ldd	r3, Y+17	; 0x11
    13ee:	48 88       	ldd	r4, Y+16	; 0x10
    13f0:	5f 84       	ldd	r5, Y+15	; 0x0f
    13f2:	6e 84       	ldd	r6, Y+14	; 0x0e
    13f4:	7d 84       	ldd	r7, Y+13	; 0x0d
    13f6:	8c 84       	ldd	r8, Y+12	; 0x0c
    13f8:	9b 84       	ldd	r9, Y+11	; 0x0b
    13fa:	aa 84       	ldd	r10, Y+10	; 0x0a
    13fc:	b9 84       	ldd	r11, Y+9	; 0x09
    13fe:	c8 84       	ldd	r12, Y+8	; 0x08
    1400:	df 80       	ldd	r13, Y+7	; 0x07
    1402:	ee 80       	ldd	r14, Y+6	; 0x06
    1404:	fd 80       	ldd	r15, Y+5	; 0x05
    1406:	0c 81       	ldd	r16, Y+4	; 0x04
    1408:	1b 81       	ldd	r17, Y+3	; 0x03
    140a:	aa 81       	ldd	r26, Y+2	; 0x02
    140c:	b9 81       	ldd	r27, Y+1	; 0x01
    140e:	ce 0f       	add	r28, r30
    1410:	d1 1d       	adc	r29, r1
    1412:	0f b6       	in	r0, 0x3f	; 63
    1414:	f8 94       	cli
    1416:	de bf       	out	0x3e, r29	; 62
    1418:	0f be       	out	0x3f, r0	; 63
    141a:	cd bf       	out	0x3d, r28	; 61
    141c:	ed 01       	movw	r28, r26
    141e:	08 95       	ret

00001420 <__udivmodhi4>:
    1420:	aa 1b       	sub	r26, r26
    1422:	bb 1b       	sub	r27, r27
    1424:	51 e1       	ldi	r21, 0x11	; 17
    1426:	07 c0       	rjmp	.+14     	; 0x1436 <__udivmodhi4_ep>

00001428 <__udivmodhi4_loop>:
    1428:	aa 1f       	adc	r26, r26
    142a:	bb 1f       	adc	r27, r27
    142c:	a6 17       	cp	r26, r22
    142e:	b7 07       	cpc	r27, r23
    1430:	10 f0       	brcs	.+4      	; 0x1436 <__udivmodhi4_ep>
    1432:	a6 1b       	sub	r26, r22
    1434:	b7 0b       	sbc	r27, r23

00001436 <__udivmodhi4_ep>:
    1436:	88 1f       	adc	r24, r24
    1438:	99 1f       	adc	r25, r25
    143a:	5a 95       	dec	r21
    143c:	a9 f7       	brne	.-22     	; 0x1428 <__udivmodhi4_loop>
    143e:	80 95       	com	r24
    1440:	90 95       	com	r25
    1442:	bc 01       	movw	r22, r24
    1444:	cd 01       	movw	r24, r26
    1446:	08 95       	ret

00001448 <_exit>:
    1448:	f8 94       	cli

0000144a <__stop_program>:
    144a:	ff cf       	rjmp	.-2      	; 0x144a <__stop_program>
