// Seed: 2659203908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wire id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    output tri0 id_13,
    input tri id_14,
    input wor id_15,
    output supply1 id_16,
    input uwire id_17,
    output wand id_18,
    input wor id_19,
    input tri id_20,
    input wire id_21,
    output uwire id_22,
    input wand id_23,
    input tri0 id_24,
    input tri0 id_25,
    input tri0 id_26,
    input wor id_27,
    input wand id_28,
    input tri0 id_29,
    input wire id_30,
    input wor id_31,
    input wor id_32,
    input supply0 id_33,
    input wor id_34,
    input wor id_35,
    output supply0 id_36,
    input tri1 id_37,
    output supply1 id_38,
    input tri0 id_39,
    input supply0 id_40,
    output tri1 id_41,
    input wire id_42,
    output supply1 id_43,
    output wor id_44,
    input wor id_45,
    input supply1 id_46,
    input tri0 id_47,
    output wor id_48
);
  wire id_50;
  module_0(
      id_50, id_50, id_50, id_50
  );
endmodule
