;redcode
;assert 1
	SPL 0, <132
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 108
	SUB 0, 990
	ADD 210, @30
	ADD 210, @30
	SUB -40, -3
	SPL @200, @1
	SUB @121, 103
	SUB -0, 0
	JMZ @400, #31
	DJN @400, #31
	DJN @400, #31
	JMZ <0, 0
	SPL 0, #2
	SUB 0, 90
	SPL <121, 108
	MOV @0, @2
	SPL 0, #2
	SPL 0, 900
	SLT 20, 19
	DJN 900, 140
	MOV <40, @2
	ADD 10, -81
	MOV 0, 0
	SUB @121, 108
	SUB @121, 108
	SUB #0, 0
	CMP 800, 686
	SUB @121, 108
	SUB 800, 686
	JMN 0, 0
	SUB -40, -3
	SUB @121, 108
	ADD 210, 60
	CMP 800, 686
	CMP 0, 90
	SLT #400, 31
	CMP 800, 686
	SLT #400, 31
	SPL 0, <132
	CMP -207, <-121
	JMN <0, 0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
