
---------- Begin Simulation Statistics ----------
final_tick                               167756767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 417128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706820                       # Number of bytes of host memory used
host_op_rate                                   417960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.73                       # Real time elapsed on the host
host_tick_rate                              699760248                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167757                       # Number of seconds simulated
sim_ticks                                167756767000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563191                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390214                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.677568                       # CPI: cycles per instruction
system.cpu.discardedOps                        196765                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628848                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485575                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033828                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35095313                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596101                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167756767                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132661454                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       287382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        577306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           88                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       521477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       133437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1044375                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         133472                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       228540                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58792                       # Transaction distribution
system.membus.trans_dist::ReadExReq            162648                       # Transaction distribution
system.membus.trans_dist::ReadExResp           162648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       867280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 867280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66369792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66369792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            289974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  289974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              289974                       # Request fanout histogram
system.membus.respLayer1.occupancy         2742632250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2405626000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            290524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       677312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          246990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       290102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1566410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1567275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    124320000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124376704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          402848                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29253120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           925748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 792186     85.57%     85.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 133527     14.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     35      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             925748                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2839547000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2612391998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2110000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               232908                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232924                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              232908                       # number of overall hits
system.l2.overall_hits::total                  232924                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             289570                       # number of demand (read+write) misses
system.l2.demand_misses::total                 289976                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            289570                       # number of overall misses
system.l2.overall_misses::total                289976                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33763534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33806294000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42760000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33763534000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33806294000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           522478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               522900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          522478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              522900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.962085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.554224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.554553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.962085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.554224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.554553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105320.197044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116598.867286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116583.075841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105320.197044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116598.867286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116583.075841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              228540                       # number of writebacks
system.l2.writebacks::total                    228540                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        289568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            289974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       289568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           289974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34640000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  27971991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28006631000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34640000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  27971991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28006631000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.554220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.554550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.554220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.554550                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85320.197044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96599.040640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96583.248843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85320.197044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96599.040640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96583.248843                       # average overall mshr miss latency
system.l2.replacements                         402848                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448772                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448772                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       448772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17956                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17956                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             69728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          162648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              162648                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19513762000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19513762000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.699935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.699935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119975.419310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119975.419310                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       162648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         162648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16260802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16260802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.699935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.699935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99975.419310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99975.419310                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.962085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105320.197044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105320.197044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34640000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34640000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85320.197044                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85320.197044                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        163180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            163180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       126922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14249772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14249772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       290102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        290102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.437508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.437508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112271.883519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112271.883519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       126920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11711189000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11711189000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.437501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.437501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92272.210841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92272.210841                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.734468                       # Cycle average of tags in use
system.l2.tags.total_refs                     1026329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    404896                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.534797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     332.547707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.900329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1685.286432                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.162377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.822894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8759192                       # Number of tag accesses
system.l2.tags.data_accesses                  8759192                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       37064704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37116672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29253120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29253120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          289568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       228540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             228540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            309782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         220943123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221252905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       309782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           309782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174378182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174378182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174378182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           309782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        220943123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            395631087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    457075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    574664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034441326500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26283                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26283                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1103326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             431523                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      289974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     228540                       # Number of write requests accepted
system.mem_ctrls.readBursts                    579948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   457080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32417                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13786382250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2877380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24576557250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23956.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42706.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396610                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  293726                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                579948                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               457080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  270011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  26612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       342186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.114341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.170279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.815763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18265      5.34%      5.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       262880     76.82%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32056      9.37%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6775      1.98%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2578      0.75%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2067      0.60%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1216      0.36%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1418      0.41%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14931      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       342186                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        26283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.894761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.700578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.770262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         26229     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.14%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.389491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.331319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.451048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11379     43.29%     43.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              949      3.61%     46.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10252     39.01%     85.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              761      2.90%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2345      8.92%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              254      0.97%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              295      1.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26283                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36830464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  286208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29251072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37116672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29253120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       219.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    221.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  167756692000                       # Total gap between requests
system.mem_ctrls.avgGap                     323533.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     36778496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29251072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 309781.840275927563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 219237033.818135023117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174365973.564571619034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       579136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       457080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25531000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  24551026250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3874199141750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31442.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42392.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8475976.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1189759620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            632364645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2010381240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1167019740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13242418800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39640944690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31036750560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        88919639295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.050983                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80304673750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5601700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  81850393250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1253462700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            666231225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2098517400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1218770820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13242418800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40094157960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30655097280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89228656185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.893036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79312657750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5601700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82842409250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8692649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8692649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8692649                       # number of overall hits
system.cpu.icache.overall_hits::total         8692649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          422                       # number of overall misses
system.cpu.icache.overall_misses::total           422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45244000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45244000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107213.270142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107213.270142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107213.270142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107213.270142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44400000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44400000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105213.270142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105213.270142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105213.270142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105213.270142                       # average overall mshr miss latency
system.cpu.icache.replacements                     21                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8692649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8692649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107213.270142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107213.270142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105213.270142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105213.270142                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.576568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20599.694313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.576568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.330641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.330641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.391602                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17386564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17386564                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51601921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51601921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51602518                       # number of overall hits
system.cpu.dcache.overall_hits::total        51602518                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       550500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         550500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       558322                       # number of overall misses
system.cpu.dcache.overall_misses::total        558322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43885443000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43885443000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43885443000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43885443000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52152421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52152421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52160840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52160840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79719.242507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79719.242507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78602.388944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78602.388944                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       448772                       # number of writebacks
system.cpu.dcache.writebacks::total            448772                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       522478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       522478                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39815147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39815147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40252877000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40252877000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010017                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76785.839367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76785.839367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77042.242927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77042.242927                       # average overall mshr miss latency
system.cpu.dcache.replacements                 521454                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40885498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40885498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       288752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        288752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18835391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18835391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65230.339530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65230.339530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       286146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       286146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18126206000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18126206000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63346.005186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63346.005186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10716423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10716423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       261748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       261748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25050052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25050052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95702.935648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95702.935648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21688941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21688941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93335.546700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93335.546700                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    437730000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    437730000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110649.646107                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110649.646107                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.848237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52125072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            522478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.765104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.848237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104844310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104844310                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167756767000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
