<stg><name>Block_entry_state.re_wr_d_rd_proc</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="1"/>
</and_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %state_im_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_im_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %state_re_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_re_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Block_entry_state.re_wr_d_rd_proc_Pipeline_1, i32 %state_re_i, i32 %state_im_i

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Block_entry_state.re_wr_d_rd_proc_Pipeline_1, i32 %state_re_i, i32 %state_im_i

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %gamma_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %gamma

]]></Node>
<StgValue><ssdm name="gamma_read"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %beta_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="126" op_7_bw="126" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:10 %call_ln225 = call void @qaoaStep_hls<3, 1>, i32 %state_re_i, i32 %state_im_i, i32 %d, i32 %gamma_read, i32 %beta_read, i126 %cordic_apfixed_circ_table_arctan_128, i126 %circ_table_arctan_1289

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="126" op_7_bw="126" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:10 %call_ln225 = call void @qaoaStep_hls<3, 1>, i32 %state_re_i, i32 %state_im_i, i32 %d, i32 %gamma_read, i32 %beta_read, i126 %cordic_apfixed_circ_table_arctan_128, i126 %circ_table_arctan_1289

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="18" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ret_i1 = call i64 @expectation_cost<3>, i32 %state_re_i, i32 %state_im_i, i32 %d

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %get_best_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %get_best_state

]]></Node>
<StgValue><ssdm name="get_best_state_read"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln225 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re_i, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln225"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln225 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im_i, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln225"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ret_i1 = call i64 @expectation_cost<3>, i32 %state_re_i, i32 %state_im_i, i32 %d

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %tmp_i_i_i = extractvalue i64 %call_ret_i1

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:13 %br_ln227 = br i1 %get_best_state_read, void %if.else.i.i.i.i, void %if.then.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i.i.i.i:0 %icmp_ln231 = icmp_eq  i32 %tmp_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i.i:1 %br_ln231 = br i1 %icmp_ln231, void %if.end.i.i7.i.i.i.i_ifconv, void %Block_entry_state.re_wr_d_rd_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:0 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i_i_i, i32 31

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:1 %sub_ln231 = sub i32 0, i32 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="sub_ln231"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:2 %select_ln231 = select i1 %tmp_107, i32 %sub_ln231, i32 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="select_ln231"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:3 %tmp_3_i = ctlz i32 @llvm.ctlz.i32, i32 %select_ln231, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:4 %trunc_ln231 = trunc i32 %tmp_3_i

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="5">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:5 %zext_ln231 = zext i5 %trunc_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:6 %sub_ln231_1 = sub i6 32, i6 %zext_ln231

]]></Node>
<StgValue><ssdm name="sub_ln231_1"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:11 %trunc_ln231_1 = trunc i6 %sub_ln231_1

]]></Node>
<StgValue><ssdm name="trunc_ln231_1"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
if.then.i.i.i.i:0 %best_state_ret_i = extractvalue i64 %call_ret_i1

]]></Node>
<StgValue><ssdm name="best_state_ret_i"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i.i.i.i:1 %write_ln228 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %best_state, i32 %best_state_ret_i

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i.i.i.i:2 %icmp_ln228 = icmp_eq  i32 %tmp_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.i.i:3 %br_ln228 = br i1 %icmp_ln228, void %if.end.i.i.i.i.i.i_ifconv, void %Block_entry_state.re_wr_d_rd_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i_i_i, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:1 %sub_ln228 = sub i32 0, i32 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="sub_ln228"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:2 %select_ln228 = select i1 %tmp, i32 %sub_ln228, i32 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="select_ln228"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:3 %tmp_1_i = ctlz i32 @llvm.ctlz.i32, i32 %select_ln228, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:4 %trunc_ln228 = trunc i32 %tmp_1_i

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="5">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:5 %zext_ln228 = zext i5 %trunc_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:6 %sub_ln228_1 = sub i6 32, i6 %zext_ln228

]]></Node>
<StgValue><ssdm name="sub_ln228_1"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:11 %trunc_ln228_1 = trunc i6 %sub_ln228_1

]]></Node>
<StgValue><ssdm name="trunc_ln228_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:7 %add_ln231 = add i6 %sub_ln231_1, i6 40

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:8 %sext_ln231 = sext i6 %add_ln231

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:9 %tmp_108 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln231, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:10 %icmp_ln231_1 = icmp_sgt  i5 %tmp_108, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln231_1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:12 %sub_ln231_4 = sub i5 25, i5 %trunc_ln231_1

]]></Node>
<StgValue><ssdm name="sub_ln231_4"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="5">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:13 %zext_ln231_2 = zext i5 %sub_ln231_4

]]></Node>
<StgValue><ssdm name="zext_ln231_2"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:14 %lshr_ln231_2 = lshr i32 4294967295, i32 %zext_ln231_2

]]></Node>
<StgValue><ssdm name="lshr_ln231_2"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:15 %and_ln231 = and i32 %select_ln231, i32 %lshr_ln231_2

]]></Node>
<StgValue><ssdm name="and_ln231"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:16 %icmp_ln231_2 = icmp_ne  i32 %and_ln231, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln231_2"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:17 %phi_ln231 = and i1 %icmp_ln231_1, i1 %icmp_ln231_2

]]></Node>
<StgValue><ssdm name="phi_ln231"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:18 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln231, i32 5

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:19 %xor_ln231 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln231"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:20 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln231, i32 %sext_ln231

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:21 %phi_ln231_1 = and i1 %tmp_110, i1 %xor_ln231

]]></Node>
<StgValue><ssdm name="phi_ln231_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:22 %or_ln231 = or i1 %phi_ln231_1, i1 %phi_ln231

]]></Node>
<StgValue><ssdm name="or_ln231"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:23 %zext_ln231_1 = zext i32 %select_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:24 %icmp_ln231_3 = icmp_sgt  i6 %add_ln231, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln231_3"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:25 %add_ln231_1 = add i6 %sub_ln231_1, i6 39

]]></Node>
<StgValue><ssdm name="add_ln231_1"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:26 %sext_ln231_1 = sext i6 %add_ln231_1

]]></Node>
<StgValue><ssdm name="sext_ln231_1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:27 %zext_ln231_3 = zext i32 %sext_ln231_1

]]></Node>
<StgValue><ssdm name="zext_ln231_3"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:28 %lshr_ln231 = lshr i64 %zext_ln231_1, i64 %zext_ln231_3

]]></Node>
<StgValue><ssdm name="lshr_ln231"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:29 %sub_ln231_2 = sub i6 25, i6 %sub_ln231_1

]]></Node>
<StgValue><ssdm name="sub_ln231_2"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:30 %sext_ln231_2 = sext i6 %sub_ln231_2

]]></Node>
<StgValue><ssdm name="sext_ln231_2"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:31 %zext_ln231_6 = zext i32 %sext_ln231_2

]]></Node>
<StgValue><ssdm name="zext_ln231_6"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:32 %shl_ln231 = shl i64 %zext_ln231_1, i64 %zext_ln231_6

]]></Node>
<StgValue><ssdm name="shl_ln231"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:33 %cond46_i_i53_i_i_i_i = select i1 %icmp_ln231_3, i64 %lshr_ln231, i64 %shl_ln231

]]></Node>
<StgValue><ssdm name="cond46_i_i53_i_i_i_i"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="1">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:34 %zext_ln231_4 = zext i1 %or_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231_4"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:35 %add_ln231_2 = add i64 %cond46_i_i53_i_i_i_i, i64 %zext_ln231_4

]]></Node>
<StgValue><ssdm name="add_ln231_2"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:36 %lshr_ln231_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln231_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln231_1"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="63">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:37 %zext_ln231_5 = zext i63 %lshr_ln231_1

]]></Node>
<StgValue><ssdm name="zext_ln231_5"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:38 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln231_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:39 %select_ln231_1 = select i1 %tmp_111, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln231_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:40 %sub_ln231_3 = sub i6 12, i6 %zext_ln231

]]></Node>
<StgValue><ssdm name="sub_ln231_3"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:41 %sext_ln231_3 = sext i6 %sub_ln231_3

]]></Node>
<StgValue><ssdm name="sext_ln231_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:42 %add_ln231_3 = add i8 %select_ln231_1, i8 %sext_ln231_3

]]></Node>
<StgValue><ssdm name="add_ln231_3"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:43 %tmp_12_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_107, i8 %add_ln231_3

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:44 %pi_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln231_5, i9 %tmp_12_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_1"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:45 %trunc_ln757_1 = trunc i64 %pi_1

]]></Node>
<StgValue><ssdm name="trunc_ln757_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:46 %bitcast_ln758_1 = bitcast i32 %trunc_ln757_1

]]></Node>
<StgValue><ssdm name="bitcast_ln758_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i7.i.i.i.i_ifconv:47 %br_ln231 = br void %Block_entry_state.re_wr_d_rd_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:33 %cond46_i_i_i_i_i_i = select i1 %icmp_ln228_3, i64 %lshr_ln228, i64 %shl_ln228

]]></Node>
<StgValue><ssdm name="cond46_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:34 %zext_ln228_4 = zext i1 %or_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228_4"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:35 %add_ln228_2 = add i64 %cond46_i_i_i_i_i_i, i64 %zext_ln228_4

]]></Node>
<StgValue><ssdm name="add_ln228_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:36 %lshr_ln228_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln228_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln228_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="63">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:37 %zext_ln228_5 = zext i63 %lshr_ln228_1

]]></Node>
<StgValue><ssdm name="zext_ln228_5"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:38 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln228_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:39 %select_ln228_1 = select i1 %tmp_106, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln228_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:40 %sub_ln228_3 = sub i6 12, i6 %zext_ln228

]]></Node>
<StgValue><ssdm name="sub_ln228_3"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:41 %sext_ln228_3 = sext i6 %sub_ln228_3

]]></Node>
<StgValue><ssdm name="sext_ln228_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:42 %add_ln228_3 = add i8 %select_ln228_1, i8 %sext_ln228_3

]]></Node>
<StgValue><ssdm name="add_ln228_3"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:43 %tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln228_3

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:44 %pi = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln228_5, i9 %tmp_11_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:45 %trunc_ln757 = trunc i64 %pi

]]></Node>
<StgValue><ssdm name="trunc_ln757"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:46 %bitcast_ln758 = bitcast i32 %trunc_ln757

]]></Node>
<StgValue><ssdm name="bitcast_ln758"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="get_best_state_read" val="1"/>
<literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:47 %br_ln228 = br void %Block_entry_state.re_wr_d_rd_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
Block_entry_state.re_wr_d_rd_proc.exit:0 %retval_0_loc_0 = phi i32 %bitcast_ln758, void %if.end.i.i.i.i.i.i_ifconv, i32 %bitcast_ln758_1, void %if.end.i.i7.i.i.i.i_ifconv, i32 0, void %if.else.i.i.i.i, i32 0, void %if.then.i.i.i.i

]]></Node>
<StgValue><ssdm name="retval_0_loc_0"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32">
<![CDATA[
Block_entry_state.re_wr_d_rd_proc.exit:1 %ret_ln225 = ret i32 %retval_0_loc_0

]]></Node>
<StgValue><ssdm name="ret_ln225"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:7 %add_ln228 = add i6 %sub_ln228_1, i6 40

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:8 %sext_ln228 = sext i6 %add_ln228

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:9 %tmp_103 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln228, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:10 %icmp_ln228_1 = icmp_sgt  i5 %tmp_103, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln228_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:12 %sub_ln228_4 = sub i5 25, i5 %trunc_ln228_1

]]></Node>
<StgValue><ssdm name="sub_ln228_4"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:13 %zext_ln228_2 = zext i5 %sub_ln228_4

]]></Node>
<StgValue><ssdm name="zext_ln228_2"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:14 %lshr_ln228_2 = lshr i32 4294967295, i32 %zext_ln228_2

]]></Node>
<StgValue><ssdm name="lshr_ln228_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:15 %and_ln228 = and i32 %select_ln228, i32 %lshr_ln228_2

]]></Node>
<StgValue><ssdm name="and_ln228"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:16 %icmp_ln228_2 = icmp_ne  i32 %and_ln228, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln228_2"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:17 %phi_ln228 = and i1 %icmp_ln228_1, i1 %icmp_ln228_2

]]></Node>
<StgValue><ssdm name="phi_ln228"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:18 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln228, i32 5

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:19 %xor_ln228 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:20 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln228, i32 %sext_ln228

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:21 %phi_ln228_1 = and i1 %tmp_105, i1 %xor_ln228

]]></Node>
<StgValue><ssdm name="phi_ln228_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:22 %or_ln228 = or i1 %phi_ln228_1, i1 %phi_ln228

]]></Node>
<StgValue><ssdm name="or_ln228"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:23 %zext_ln228_1 = zext i32 %select_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:24 %icmp_ln228_3 = icmp_sgt  i6 %add_ln228, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln228_3"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:25 %add_ln228_1 = add i6 %sub_ln228_1, i6 39

]]></Node>
<StgValue><ssdm name="add_ln228_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:26 %sext_ln228_1 = sext i6 %add_ln228_1

]]></Node>
<StgValue><ssdm name="sext_ln228_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:27 %zext_ln228_3 = zext i32 %sext_ln228_1

]]></Node>
<StgValue><ssdm name="zext_ln228_3"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:28 %lshr_ln228 = lshr i64 %zext_ln228_1, i64 %zext_ln228_3

]]></Node>
<StgValue><ssdm name="lshr_ln228"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:29 %sub_ln228_2 = sub i6 25, i6 %sub_ln228_1

]]></Node>
<StgValue><ssdm name="sub_ln228_2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:30 %sext_ln228_2 = sext i6 %sub_ln228_2

]]></Node>
<StgValue><ssdm name="sext_ln228_2"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:31 %zext_ln228_6 = zext i32 %sext_ln228_2

]]></Node>
<StgValue><ssdm name="zext_ln228_6"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i.i.i.i.i.i_ifconv:32 %shl_ln228 = shl i64 %zext_ln228_1, i64 %zext_ln228_6

]]></Node>
<StgValue><ssdm name="shl_ln228"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
