Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\D9\ipcore_dir\OP_Memory.v" into library work
Parsing module <OP_Memory>.
Analyzing Verilog file "D:\Xilinx\D9\Register.v" into library work
Parsing module <Register>.
Analyzing Verilog file "D:\Xilinx\D9\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "D:\Xilinx\D9\ipcore_dir\Data_Memory.v" into library work
Parsing module <Data_Memory>.
Analyzing Verilog file "D:\Xilinx\D9\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\Xilinx\D9\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "D:\Xilinx\D9\BTN.v" into library work
Parsing module <BTN>.
Analyzing Verilog file "D:\Xilinx\D9\Top_Module.v" into library work
Parsing module <Top_Module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_Module>.

Elaborating module <BTN>.

Elaborating module <CPU>.

Elaborating module <PC>.

Elaborating module <OP_Memory>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\D9\ipcore_dir\OP_Memory.v" Line 39: Empty module <OP_Memory> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Xilinx\D9\CPU.v" Line 57: Assignment to shamt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Xilinx\D9\CPU.v" Line 112: Assignment to M_W_Data ignored, since the identifier is never used

Elaborating module <Register>.

Elaborating module <ALU>.

Elaborating module <Data_Memory>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\D9\ipcore_dir\Data_Memory.v" Line 39: Empty module <Data_Memory> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Module>.
    Related source file is "D:\Xilinx\D9\Top_Module.v".
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[7]_Mux_1_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[6]_Mux_3_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[5]_Mux_5_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[4]_Mux_7_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[3]_Mux_9_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[2]_Mux_11_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[1]_Mux_13_o> created at line 36.
    Found 1-bit 9-to-1 multiplexer for signal <SW[3]_LED[0]_Mux_15_o> created at line 36.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred   8 Multiplexer(s).
Unit <Top_Module> synthesized.

Synthesizing Unit <BTN>.
    Related source file is "D:\Xilinx\D9\BTN.v".
    Found 1-bit register for signal <BTN2>.
    Found 22-bit register for signal <cnt>.
    Found 1-bit register for signal <BTN_out>.
    Found 1-bit register for signal <BTN_20ms_1>.
    Found 1-bit register for signal <BTN_20ms_2>.
    Found 1-bit register for signal <BTN1>.
    Found 22-bit adder for signal <cnt[21]_GND_2_o_add_2_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <BTN> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "D:\Xilinx\D9\CPU.v".
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   9 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\Xilinx\D9\PC.v".
    Found 32-bit register for signal <PC_new>.
    Found 6-bit register for signal <PC<7:2>>.
    Found 32-bit adder for signal <PC_new[31]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Register>.
    Related source file is "D:\Xilinx\D9\Register.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 29.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 30.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <Register> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Xilinx\D9\ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_7_OUT> created at line 36.
    Found 33-bit adder for signal <n0029> created at line 35.
    Found 33-bit shifter logical left for signal <GND_11_o_A[31]_shift_left_9_OUT> created at line 38
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 30.
WARNING:Xst:737 - Found 1-bit latch for signal <OF>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 37
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 22-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 5
 1024-bit register                                     : 1
 22-bit register                                       : 1
 32-bit register                                       : 1
 6-bit register                                        : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 9-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 33-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Data_Memory.ngc>.
Reading core <ipcore_dir/OP_Memory.ngc>.
Loading core <Data_Memory> for timing and area information for instance <Data_Memory>.
Loading core <OP_Memory> for timing and area information for instance <OP_Memory>.

Synthesizing (advanced) Unit <BTN>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <BTN> synthesized (advanced).

Synthesizing (advanced) Unit <PC>.
The following registers are absorbed into accumulator <PC_new>: 1 register on signal <PC_new>.
Unit <PC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
# Counters                                             : 1
 22-bit up counter                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 1035
 Flip-Flops                                            : 1035
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 9-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 33-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC_new_0> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_1> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_8> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_9> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_10> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_11> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_12> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_13> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_14> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_15> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_16> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_17> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_18> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_19> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_20> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_21> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_22> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_23> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_24> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_25> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_26> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_27> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_28> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_29> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_30> of sequential type is unconnected in block <PC>.
WARNING:Xst:2677 - Node <PC_new_31> of sequential type is unconnected in block <PC>.

Optimizing unit <Top_Module> ...

Optimizing unit <CPU> ...

Optimizing unit <PC> ...

Optimizing unit <Register> ...

Optimizing unit <ALU> ...

Optimizing unit <BTN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1063
 Flip-Flops                                            : 1063

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2420
#      GND                         : 3
#      INV                         : 10
#      LUT1                        : 26
#      LUT2                        : 4
#      LUT3                        : 29
#      LUT4                        : 100
#      LUT5                        : 1136
#      LUT6                        : 821
#      MUXCY                       : 107
#      MUXF7                       : 89
#      VCC                         : 3
#      XORCY                       : 92
# FlipFlops/Latches                : 1076
#      FD                          : 5
#      FDC                         : 1030
#      FDC_1                       : 6
#      FDR                         : 22
#      LD                          : 12
#      LDE_1                       : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 6
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1068  out of  18224     5%  
 Number of Slice LUTs:                 2126  out of   9112    23%  
    Number used as Logic:              2126  out of   9112    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2131
   Number with an unused Flip Flop:    1063  out of   2131    49%  
   Number with an unused LUT:             5  out of   2131     0%  
   Number of fully used LUT-FF pairs:  1063  out of   2131    49%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)    | Load  |
---------------------------------------------------------------------------------------+--------------------------+-------+
SW[3]_GND_16_o_Mux_4_o(SW[3]_GND_16_o_Mux_4_o1:O)                                      | NONE(*)(LED_6)           | 8     |
My_CPU/OP[5]_func[5]_MUX_34_o(My_CPU/Mmux_OP[5]_func[5]_MUX_34_o1:O)                   | NONE(*)(My_CPU/ALU_OP_0) | 3     |
My_CPU/OP[5]_GND_3_o_equal_8_o(My_CPU/OP[5]_GND_3_o_equal_8_o<5>1:O)                   | NONE(*)(My_CPU/imm_s)    | 1     |
BTN_OK/BTN_out                                                                         | BUFG                     | 1038  |
My_CPU/My_ALU/ALU_OP[2]_PWR_17_o_Mux_14_o(My_CPU/My_ALU/ALU_OP[2]_PWR_17_o_Mux_14_o1:O)| NONE(*)(My_CPU/My_ALU/OF)| 1     |
clk_100MHz                                                                             | BUFGP                    | 27    |
---------------------------------------------------------------------------------------+--------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.911ns (Maximum Frequency: 83.954MHz)
   Minimum input arrival time before clock: 3.884ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'My_CPU/OP[5]_func[5]_MUX_34_o'
  Clock period: 2.755ns (frequency: 362.934MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.755ns (Levels of Logic = 1)
  Source:            My_CPU/ALU_OP_1 (LATCH)
  Destination:       My_CPU/ALU_OP_1 (LATCH)
  Source Clock:      My_CPU/OP[5]_func[5]_MUX_34_o falling
  Destination Clock: My_CPU/OP[5]_func[5]_MUX_34_o falling

  Data Path: My_CPU/ALU_OP_1 to My_CPU/ALU_OP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              69   0.498   2.017  My_CPU/ALU_OP_1 (My_CPU/ALU_OP_1)
     LUT6:I1->O            1   0.203   0.000  My_CPU/Mmux_OP[5]_func[5]_MUX_33_o13 (My_CPU/OP[5]_func[5]_MUX_33_o)
     LD:D                      0.037          My_CPU/ALU_OP_1
    ----------------------------------------
    Total                      2.755ns (0.738ns logic, 2.017ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BTN_OK/BTN_out'
  Clock period: 11.911ns (frequency: 83.954MHz)
  Total number of paths / destination ports: 11324425 / 1096
-------------------------------------------------------------------------
Delay:               11.911ns (Levels of Logic = 11)
  Source:            My_CPU/My_PC/OP_Memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       My_CPU/My_REG/REG_FILES_31_1020 (FF)
  Source Clock:      BTN_OK/BTN_out rising
  Destination Clock: BTN_OK/BTN_out rising

  Data Path: My_CPU/My_PC/OP_Memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to My_CPU/My_REG/REG_FILES_31_1020
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  257   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'My_CPU/My_PC/OP_Memory:douta<16>'
     LUT6:I4->O            1   0.203   0.827  My_CPU/My_REG/Mmux_R_Data_B_84 (My_CPU/My_REG/Mmux_R_Data_B_84)
     LUT6:I2->O            1   0.203   0.000  My_CPU/My_REG/Mmux_R_Data_B_31 (My_CPU/My_REG/Mmux_R_Data_B_31)
     MUXF7:I1->O           5   0.140   0.715  My_CPU/My_REG/Mmux_R_Data_B_2_f7_0 (My_CPU/R_Data_B<10>)
     LUT3:I2->O            8   0.205   1.031  My_CPU/Mmux_ALU_B210 (My_CPU/ALU_B<10>)
     LUT6:I3->O            3   0.205   0.879  My_CPU/My_ALU/Sh121 (My_CPU/My_ALU/Sh12)
     LUT6:I3->O            3   0.205   0.651  My_CPU/My_ALU/Sh451 (My_CPU/My_ALU/Sh45)
     LUT6:I5->O            1   0.205   0.000  My_CPU/My_ALU/Mmux_F201_SW0_G (N111)
     MUXF7:I1->O           2   0.140   0.721  My_CPU/My_ALU/Mmux_F201_SW0 (N30)
     LUT6:I4->O           18   0.203   1.050  My_CPU/My_ALU/Mmux_F204 (ALU_F<28>)
     LUT5:I4->O            1   0.205   0.000  My_CPU/My_REG/Mmux_REG_FILES[0][31]_W_Data[31]_mux_34_OUT211 (My_CPU/My_REG/REG_FILES[0][31]_W_Data[31]_mux_34_OUT<28>)
     FDC:D                     0.102          My_CPU/My_REG/REG_FILES_31_1020
    ----------------------------------------
    Total                     11.911ns (3.866ns logic, 8.045ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 2.934ns (frequency: 340.797MHz)
  Total number of paths / destination ports: 327 / 48
-------------------------------------------------------------------------
Delay:               2.934ns (Levels of Logic = 1)
  Source:            BTN_OK/BTN2 (FF)
  Destination:       BTN_OK/cnt_21 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: BTN_OK/BTN2 to BTN_OK/cnt_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  BTN_OK/BTN2 (BTN_OK/BTN2)
     LUT2:I0->O           22   0.203   1.133  BTN_OK/BTN_down1 (BTN_OK/BTN_down)
     FDR:R                     0.430          BTN_OK/cnt_0
    ----------------------------------------
    Total                      2.934ns (1.080ns logic, 1.854ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SW[3]_GND_16_o_Mux_4_o'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              3.884ns (Levels of Logic = 3)
  Source:            SW<1> (PAD)
  Destination:       LED_0 (LATCH)
  Destination Clock: SW[3]_GND_16_o_Mux_4_o falling

  Data Path: SW<1> to LED_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  SW_1_IBUF (SW_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  Mmux_SW[3]_LED[0]_Mux_15_o27 (Mmux_SW[3]_LED[0]_Mux_15_o26)
     LUT6:I2->O            1   0.203   0.000  Mmux_SW[3]_LED[0]_Mux_15_o29 (SW[3]_LED[0]_Mux_15_o)
     LD:D                      0.037          LED_0
    ----------------------------------------
    Total                      3.884ns (1.665ns logic, 2.219ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BTN_OK/BTN_out'
  Total number of paths / destination ports: 1036 / 1036
-------------------------------------------------------------------------
Offset:              3.867ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       My_CPU/My_PC/PC_new_7 (FF)
  Destination Clock: BTN_OK/BTN_out falling

  Data Path: rst to My_CPU/My_PC/PC_new_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1036   1.222   2.215  rst_IBUF (rst_IBUF)
     FDC_1:CLR                 0.430          My_CPU/My_PC/PC_2
    ----------------------------------------
    Total                      3.867ns (1.652ns logic, 2.215ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.146ns (Levels of Logic = 2)
  Source:            Setup_BTN (PAD)
  Destination:       BTN_OK/BTN_20ms_1 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: Setup_BTN to BTN_OK/BTN_20ms_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  Setup_BTN_IBUF (Setup_BTN_IBUF)
     LUT6:I5->O            1   0.205   0.000  BTN_OK/BTN_20ms_1_rstpot (BTN_OK/BTN_20ms_1_rstpot)
     FD:D                      0.102          BTN_OK/BTN_20ms_1
    ----------------------------------------
    Total                      2.146ns (1.529ns logic, 0.617ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SW[3]_GND_16_o_Mux_4_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED_7 (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      SW[3]_GND_16_o_Mux_4_o falling

  Data Path: LED_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED_7 (LED_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BTN_OK/BTN_out
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
BTN_OK/BTN_out                |   11.911|    1.413|    1.799|         |
My_CPU/OP[5]_GND_3_o_equal_8_o|    7.720|         |         |         |
My_CPU/OP[5]_func[5]_MUX_34_o |         |    7.933|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_CPU/My_ALU/ALU_OP[2]_PWR_17_o_Mux_14_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
BTN_OK/BTN_out                |         |         |   11.207|         |
My_CPU/OP[5]_GND_3_o_equal_8_o|         |         |    7.423|         |
My_CPU/OP[5]_func[5]_MUX_34_o |         |         |    2.658|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_CPU/OP[5]_GND_3_o_equal_8_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN_OK/BTN_out |    4.148|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_CPU/OP[5]_func[5]_MUX_34_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
BTN_OK/BTN_out               |         |         |    5.797|         |
My_CPU/OP[5]_func[5]_MUX_34_o|         |         |    2.755|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW[3]_GND_16_o_Mux_4_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
BTN_OK/BTN_out                           |         |         |   17.299|         |
My_CPU/My_ALU/ALU_OP[2]_PWR_17_o_Mux_14_o|         |         |    1.320|         |
My_CPU/OP[5]_GND_3_o_equal_8_o           |         |         |   12.168|         |
My_CPU/OP[5]_func[5]_MUX_34_o            |         |         |   12.308|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    2.934|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.08 secs
 
--> 

Total memory usage is 305036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    1 (   0 filtered)

