{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@315:325@HdlIdDef", "\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\nreg z_confdone = 0;\nreg z3_confdone = 0;\nassign znCFGOUT = ((~z_confdone)&&(~z3_confdone))?1'bZ:1'b0; // inspired by z3sdram\n\n// zorro synchronizers\n// (inspired by https://github.com/endofexclusive/greta/blob/master/hdl/bus_interface/bus_interface.vhdl)\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@312:322", "\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\nreg z_confdone = 0;\nreg z3_confdone = 0;\nassign znCFGOUT = ((~z_confdone)&&(~z3_confdone))?1'bZ:1'b0; // inspired by z3sdram\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@316:326", "assign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\nreg z_confdone = 0;\nreg z3_confdone = 0;\nassign znCFGOUT = ((~z_confdone)&&(~z3_confdone))?1'bZ:1'b0; // inspired by z3sdram\n\n// zorro synchronizers\n// (inspired by https://github.com/endofexclusive/greta/blob/master/hdl/bus_interface/bus_interface.vhdl)\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@317:327", "assign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\nreg z_confdone = 0;\nreg z3_confdone = 0;\nassign znCFGOUT = ((~z_confdone)&&(~z3_confdone))?1'bZ:1'b0; // inspired by z3sdram\n\n// zorro synchronizers\n// (inspired by https://github.com/endofexclusive/greta/blob/master/hdl/bus_interface/bus_interface.vhdl)\n\nreg [4:0] znAS_sync  = 5'b11111;\n"]], "Diff Content": {"Delete": [[320, "reg z_confdone = 0;\n"]], "Add": []}}