-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity InputRouterTop_IR_DTC_2S_1_A is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hInputStubs_V_dout : IN STD_LOGIC_VECTOR (38 downto 0);
    hInputStubs_V_empty_n : IN STD_LOGIC;
    hInputStubs_V_read : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    hLinkWord_V : IN STD_LOGIC_VECTOR (19 downto 0);
    hPhBnWord_V : IN STD_LOGIC_VECTOR (31 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    hOutputStubs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hOutputStubs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    hOutputStubs_0_dataarray_data_V_we0 : OUT STD_LOGIC;
    hOutputStubs_0_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (35 downto 0);
    hOutputStubs_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hOutputStubs_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    hOutputStubs_1_dataarray_data_V_we0 : OUT STD_LOGIC;
    hOutputStubs_1_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (35 downto 0) );
end;


architecture behav of InputRouterTop_IR_DTC_2S_1_A is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "InputRouterTop_IR_DTC_2S_1_A,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.428313,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=881,HLS_SYN_LUT=2416,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv20_FFFFF : STD_LOGIC_VECTOR (19 downto 0) := "11111111111111111111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv20_6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000110";
    constant ap_const_lv20_5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000101";
    constant ap_const_lv20_4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_const_lv20_3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000011";
    constant ap_const_lv20_2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv33_1FFFFFFFF : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111111111111111111";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln322_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal kPhiCorrtable_L1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kPhiCorrtable_L1_ce0 : STD_LOGIC;
    signal kPhiCorrtable_L1_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal kPhiCorrtable_L1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal kPhiCorrtable_L1_ce1 : STD_LOGIC;
    signal kPhiCorrtable_L1_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal kPhiCorrtable_L2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kPhiCorrtable_L2_ce0 : STD_LOGIC;
    signal kPhiCorrtable_L2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal kPhiCorrtable_L2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal kPhiCorrtable_L2_ce1 : STD_LOGIC;
    signal kPhiCorrtable_L2_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal kPhiCorrtable_L3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kPhiCorrtable_L3_ce0 : STD_LOGIC;
    signal kPhiCorrtable_L3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal kPhiCorrtable_L3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal kPhiCorrtable_L3_ce1 : STD_LOGIC;
    signal kPhiCorrtable_L3_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal kPhiCorrtable_L4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal kPhiCorrtable_L4_ce0 : STD_LOGIC;
    signal kPhiCorrtable_L4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal kPhiCorrtable_L4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal kPhiCorrtable_L4_ce1 : STD_LOGIC;
    signal kPhiCorrtable_L4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kPhiCorrtable_L5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal kPhiCorrtable_L5_ce0 : STD_LOGIC;
    signal kPhiCorrtable_L5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal kPhiCorrtable_L5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal kPhiCorrtable_L5_ce1 : STD_LOGIC;
    signal kPhiCorrtable_L5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal kPhiCorrtable_L6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal kPhiCorrtable_L6_ce0 : STD_LOGIC;
    signal kPhiCorrtable_L6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal kPhiCorrtable_L6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal kPhiCorrtable_L6_ce1 : STD_LOGIC;
    signal kPhiCorrtable_L6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal hInputStubs_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal do_init_reg_501 : STD_LOGIC_VECTOR (0 downto 0);
    signal cStubCounter_0_i3_reg_517 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_rewind_reg_531 : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V4_rewind_reg_545 : STD_LOGIC_VECTOR (2 downto 0);
    signal hLinkWord_V5_rewind_reg_559 : STD_LOGIC_VECTOR (19 downto 0);
    signal hPhBnWord_V6_rewind_reg_573 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_phi_reg_587 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_587_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V4_phi_reg_599 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V4_phi_reg_599_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V4_phi_reg_599_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal hLinkWord_V5_phi_reg_612 : STD_LOGIC_VECTOR (19 downto 0);
    signal hLinkWord_V5_phi_reg_612_pp0_iter2_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal hPhBnWord_V6_phi_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal hPhBnWord_V6_phi_reg_624_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal hPhBnWord_V6_phi_reg_624_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal hNStubs_V_0_02_reg_636 : STD_LOGIC_VECTOR (6 downto 0);
    signal hNStubs_V_1_01_reg_650 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_do_init_phi_fu_505_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal hStub_V_reg_2367 : STD_LOGIC_VECTOR (38 downto 0);
    signal hStub_V_reg_2367_pp0_iter1_reg : STD_LOGIC_VECTOR (38 downto 0);
    signal hStub_V_reg_2367_pp0_iter2_reg : STD_LOGIC_VECTOR (38 downto 0);
    signal hStub_V_reg_2367_pp0_iter3_reg : STD_LOGIC_VECTOR (38 downto 0);
    signal cStubCounter_fu_708_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal cStubCounter_reg_2383 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln322_reg_2388 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln322_reg_2388_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln322_reg_2388_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln322_reg_2388_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln322_reg_2388_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2392 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2392_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2392_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2392_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_fu_725_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_reg_2396 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_reg_2396_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_reg_2396_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_reg_2396_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_728_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_2_reg_2400 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_2_reg_2400_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_2_reg_2400_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal Hi_fu_737_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hi_reg_2407 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hi_reg_2407_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_849_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Result_s_reg_2412 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln171_fu_1098_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln171_reg_2482 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_reg_2487 : STD_LOGIC_VECTOR (0 downto 0);
    signal cBn_l_index_fu_1142_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cBn_l_index_reg_2492 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln171_1_fu_1236_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln171_1_reg_2498 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_reg_2503 : STD_LOGIC_VECTOR (1 downto 0);
    signal cBn_l_index_1_fu_1274_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal cBn_l_index_1_reg_2508 : STD_LOGIC_VECTOR (3 downto 0);
    signal cIndxThisBn_2_fu_1549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cIndxThisBn_2_reg_2514 : STD_LOGIC_VECTOR (31 downto 0);
    signal hAStub_data_V_reg_2527 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_12_fu_1582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_2533 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_reg_2537 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_fu_2299_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_reg_2544 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_rewind_phi_fu_535_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bx_V4_rewind_phi_fu_549_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_phi_reg_587 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_phi_reg_587 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V4_phi_reg_599 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_hLinkWord_V5_phi_reg_612 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_hPhBnWord_V6_phi_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter5_hNStubs_V_1_2_reg_664 : STD_LOGIC_VECTOR (6 downto 0);
    signal hNStubs_1_V_1_fu_2316_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter5_hNStubs_V_0_2_reg_682 : STD_LOGIC_VECTOR (6 downto 0);
    signal hNStubs_1_V_2_fu_2324_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln544_fu_904_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_fu_2339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal Lo_1_fu_751_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hi_1_fu_745_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln681_fu_763_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln681_1_fu_767_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln681_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln681_fu_781_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln681_2_fu_793_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_771_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln681_1_fu_787_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln681_fu_799_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln681_2_fu_815_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln681_3_fu_823_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln681_1_fu_807_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln681_2_fu_829_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln681_3_fu_833_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal lshr_ln681_fu_837_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal lshr_ln681_1_fu_843_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1_fu_864_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal hBend_V_fu_855_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal rbin_V_fu_873_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal hBend_V_1_fu_887_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_879_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_896_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln141_5_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln148_fu_942_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln141_fu_988_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln141_4_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_3_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln152_fu_946_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln141_2_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_1_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln141_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln141_fu_996_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln141_1_fu_1006_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln141_1_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln141_2_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_2_fu_1020_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln141_3_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_3_fu_1034_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln141_4_fu_1048_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal hPhi_V_fu_924_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal corrval_12_fu_1056_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln215_fu_1064_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln215_fu_1068_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1072_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_2_fu_1082_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1354_fu_1078_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln171_fu_1090_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln176_fu_1110_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln176_1_fu_1118_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln176_fu_1126_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln176_fu_1130_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln176_2_fu_1134_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln148_1_fu_950_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln141_6_fu_1150_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln152_1_fu_954_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln141_1_fu_1158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln141_7_fu_1162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln141_8_fu_1170_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln141_9_fu_1178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln141_10_fu_1186_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal hPhi_V_1_fu_933_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal corrval_13_fu_1194_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln215_1_fu_1202_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln215_1_fu_1206_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_1_fu_1210_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_1220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1354_1_fu_1216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln171_1_fu_1228_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln176_4_fu_1250_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln176_5_fu_1258_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln176_6_fu_1266_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln555_fu_1282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_4_fu_1293_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_5_fu_1302_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln647_fu_1311_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_5_fu_1323_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln173_fu_1329_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln681_4_fu_1338_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln681_1_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln681_fu_1351_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln681_5_fu_1363_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_1341_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln681_4_fu_1357_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln681_3_fu_1369_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln681_5_fu_1385_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln681_6_fu_1393_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln681_4_fu_1377_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln681_5_fu_1399_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln681_6_fu_1403_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal lshr_ln681_2_fu_1407_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal lshr_ln681_3_fu_1413_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln891_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_1430_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln173_1_fu_1437_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln681_7_fu_1446_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln681_2_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln681_1_fu_1459_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln681_8_fu_1471_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1449_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln681_7_fu_1465_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln681_6_fu_1477_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln681_8_fu_1493_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln681_9_fu_1501_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln681_7_fu_1485_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln681_8_fu_1507_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln681_9_fu_1511_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal lshr_ln681_4_fu_1515_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal lshr_ln681_5_fu_1521_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Result_1_fu_1419_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Result_3_fu_1527_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln647_1_fu_1533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_2_fu_1537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1285_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cIndxThisBn_1_fu_1541_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cIndxThisBn_fu_1319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_1566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln555_1_fu_1573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hi_2_fu_1577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln681_fu_1595_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_1_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_4_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_3_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_5_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_2_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln266_6_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1732_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1790_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1809_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1837_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln276_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1896_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_fu_1910_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_38_fu_1920_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln555_2_fu_1916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_1_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1935_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_2_fu_1949_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln555_3_fu_1955_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_2_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1964_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_3_fu_1978_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_41_fu_1988_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln555_4_fu_1984_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_3_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2003_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_4_fu_2017_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln555_5_fu_2023_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_4_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2032_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_1_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_3_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_4_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln277_1_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_2_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln277_2_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln277_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_5_fu_2070_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln555_6_fu_2076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_5_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2085_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_6_fu_2099_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln555_7_fu_2105_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_6_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln555_7_fu_2128_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_46_fu_2138_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln555_8_fu_2134_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln276_7_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1851_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_2_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1867_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_3_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_1_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_4_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_5_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_4_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_6_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_6_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_7_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_7_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_5_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_8_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln401_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln266_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_1_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1754_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1746_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_11_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1724_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_12_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln401_1_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_10_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_2_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_5_fu_2093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_14_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln887_3_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_7_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln276_6_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_16_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln277_3_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_17_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_15_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_18_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_13_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_19_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_9_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hEntries_V_fu_2303_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal hNStubs_0_V_fu_2310_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_2332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_343 : BOOLEAN;
    signal ap_condition_56 : BOOLEAN;
    signal ap_condition_340 : BOOLEAN;

    component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    kPhiCorrtable_L1_U : component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L1
    generic map (
        DataWidth => 15,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kPhiCorrtable_L1_address0,
        ce0 => kPhiCorrtable_L1_ce0,
        q0 => kPhiCorrtable_L1_q0,
        address1 => kPhiCorrtable_L1_address1,
        ce1 => kPhiCorrtable_L1_ce1,
        q1 => kPhiCorrtable_L1_q1);

    kPhiCorrtable_L2_U : component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L2
    generic map (
        DataWidth => 14,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kPhiCorrtable_L2_address0,
        ce0 => kPhiCorrtable_L2_ce0,
        q0 => kPhiCorrtable_L2_q0,
        address1 => kPhiCorrtable_L2_address1,
        ce1 => kPhiCorrtable_L2_ce1,
        q1 => kPhiCorrtable_L2_q1);

    kPhiCorrtable_L3_U : component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L3
    generic map (
        DataWidth => 14,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kPhiCorrtable_L3_address0,
        ce0 => kPhiCorrtable_L3_ce0,
        q0 => kPhiCorrtable_L3_q0,
        address1 => kPhiCorrtable_L3_address1,
        ce1 => kPhiCorrtable_L3_ce1,
        q1 => kPhiCorrtable_L3_q1);

    kPhiCorrtable_L4_U : component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L4
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kPhiCorrtable_L4_address0,
        ce0 => kPhiCorrtable_L4_ce0,
        q0 => kPhiCorrtable_L4_q0,
        address1 => kPhiCorrtable_L4_address1,
        ce1 => kPhiCorrtable_L4_ce1,
        q1 => kPhiCorrtable_L4_q1);

    kPhiCorrtable_L5_U : component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L5
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kPhiCorrtable_L5_address0,
        ce0 => kPhiCorrtable_L5_ce0,
        q0 => kPhiCorrtable_L5_q0,
        address1 => kPhiCorrtable_L5_address1,
        ce1 => kPhiCorrtable_L5_ce1,
        q1 => kPhiCorrtable_L5_q1);

    kPhiCorrtable_L6_U : component InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L6
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kPhiCorrtable_L6_address0,
        ce0 => kPhiCorrtable_L6_ce0,
        q0 => kPhiCorrtable_L6_q0,
        address1 => kPhiCorrtable_L6_address1,
        ce1 => kPhiCorrtable_L6_ce1,
        q1 => kPhiCorrtable_L6_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_56)) then
                if ((ap_phi_mux_do_init_phi_fu_505_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599 <= ap_phi_reg_pp0_iter0_bx_V4_phi_reg_599;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_56)) then
                if ((ap_phi_mux_do_init_phi_fu_505_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612 <= hLinkWord_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612 <= ap_phi_reg_pp0_iter0_hLinkWord_V5_phi_reg_612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_56)) then
                if ((ap_phi_mux_do_init_phi_fu_505_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624 <= hPhBnWord_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624 <= ap_phi_reg_pp0_iter0_hPhBnWord_V6_phi_reg_624;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_phi_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_56)) then
                if ((ap_phi_mux_do_init_phi_fu_505_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_phi_reg_587 <= hLinkWord_V(16 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_phi_reg_587 <= ap_phi_reg_pp0_iter0_p_phi_reg_587;
                end if;
            end if; 
        end if;
    end process;

    bx_V4_phi_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_340)) then
                if ((do_init_reg_501 = ap_const_lv1_0)) then 
                    bx_V4_phi_reg_599 <= ap_phi_mux_bx_V4_rewind_phi_fu_549_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V4_phi_reg_599 <= ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    cStubCounter_0_i3_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                cStubCounter_0_i3_reg_517 <= cStubCounter_reg_2383;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cStubCounter_0_i3_reg_517 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    do_init_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_501 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_501 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    hLinkWord_V5_phi_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_340)) then
                if ((do_init_reg_501 = ap_const_lv1_0)) then 
                    hLinkWord_V5_phi_reg_612 <= ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    hLinkWord_V5_phi_reg_612 <= ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612;
                end if;
            end if; 
        end if;
    end process;

    hNStubs_V_0_02_reg_636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                hNStubs_V_0_02_reg_636 <= ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                hNStubs_V_0_02_reg_636 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    hNStubs_V_1_01_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                hNStubs_V_1_01_reg_650 <= ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                hNStubs_V_1_01_reg_650 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    hPhBnWord_V6_phi_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_340)) then
                if ((do_init_reg_501 = ap_const_lv1_0)) then 
                    hPhBnWord_V6_phi_reg_624 <= ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    hPhBnWord_V6_phi_reg_624 <= ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624;
                end if;
            end if; 
        end if;
    end process;

    p_phi_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_340)) then
                if ((do_init_reg_501 = ap_const_lv1_0)) then 
                    p_phi_reg_587 <= ap_phi_mux_p_rewind_phi_fu_535_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_phi_reg_587 <= ap_phi_reg_pp0_iter1_p_phi_reg_587;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln647_fu_725_p1 = ap_const_lv1_1) and (icmp_ln879_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    Hi_reg_2407(3 downto 2) <= Hi_fu_737_p3(3 downto 2);
                p_Result_2_reg_2400 <= hStub_V_reg_2367(2 downto 1);
                    p_Result_s_reg_2412(18 downto 0) <= p_Result_s_fu_849_p2(18 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    Hi_reg_2407_pp0_iter2_reg(3 downto 2) <= Hi_reg_2407(3 downto 2);
                bx_V4_phi_reg_599_pp0_iter2_reg <= bx_V4_phi_reg_599;
                bx_V4_phi_reg_599_pp0_iter3_reg <= bx_V4_phi_reg_599_pp0_iter2_reg;
                hLinkWord_V5_phi_reg_612_pp0_iter2_reg <= hLinkWord_V5_phi_reg_612;
                hPhBnWord_V6_phi_reg_624_pp0_iter2_reg <= hPhBnWord_V6_phi_reg_624;
                hPhBnWord_V6_phi_reg_624_pp0_iter3_reg <= hPhBnWord_V6_phi_reg_624_pp0_iter2_reg;
                hStub_V_reg_2367_pp0_iter2_reg <= hStub_V_reg_2367_pp0_iter1_reg;
                hStub_V_reg_2367_pp0_iter3_reg <= hStub_V_reg_2367_pp0_iter2_reg;
                icmp_ln322_reg_2388_pp0_iter2_reg <= icmp_ln322_reg_2388_pp0_iter1_reg;
                icmp_ln322_reg_2388_pp0_iter3_reg <= icmp_ln322_reg_2388_pp0_iter2_reg;
                icmp_ln322_reg_2388_pp0_iter4_reg <= icmp_ln322_reg_2388_pp0_iter3_reg;
                icmp_ln879_reg_2392_pp0_iter2_reg <= icmp_ln879_reg_2392;
                icmp_ln879_reg_2392_pp0_iter3_reg <= icmp_ln879_reg_2392_pp0_iter2_reg;
                icmp_ln879_reg_2392_pp0_iter4_reg <= icmp_ln879_reg_2392_pp0_iter3_reg;
                p_Result_2_reg_2400_pp0_iter2_reg <= p_Result_2_reg_2400;
                p_Result_2_reg_2400_pp0_iter3_reg <= p_Result_2_reg_2400_pp0_iter2_reg;
                p_phi_reg_587_pp0_iter2_reg <= p_phi_reg_587;
                trunc_ln647_reg_2396_pp0_iter2_reg <= trunc_ln647_reg_2396;
                trunc_ln647_reg_2396_pp0_iter3_reg <= trunc_ln647_reg_2396_pp0_iter2_reg;
                trunc_ln647_reg_2396_pp0_iter4_reg <= trunc_ln647_reg_2396_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                bx_V4_rewind_reg_545 <= bx_V4_phi_reg_599;
                hLinkWord_V5_rewind_reg_559 <= hLinkWord_V5_phi_reg_612;
                hPhBnWord_V6_rewind_reg_573 <= hPhBnWord_V6_phi_reg_624;
                p_rewind_reg_531 <= p_phi_reg_587;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V4_phi_reg_599_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln647_reg_2396 = ap_const_lv1_1) and (icmp_ln879_reg_2392 = ap_const_lv1_0))) then
                    cBn_l_index_1_reg_2508(2 downto 0) <= cBn_l_index_1_fu_1274_p3(2 downto 0);
                cBn_l_index_reg_2492 <= cBn_l_index_fu_1142_p3;
                tmp_10_reg_2503 <= select_ln171_1_fu_1228_p3(15 downto 14);
                tmp_3_reg_2487 <= select_ln171_fu_1090_p3(17 downto 17);
                trunc_ln171_1_reg_2498 <= trunc_ln171_1_fu_1236_p1;
                trunc_ln171_reg_2482 <= trunc_ln171_fu_1098_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_reg_2392_pp0_iter2_reg = ap_const_lv1_0) and (trunc_ln647_reg_2396_pp0_iter2_reg = ap_const_lv1_1))) then
                cIndxThisBn_2_reg_2514 <= cIndxThisBn_2_fu_1549_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cStubCounter_reg_2383 <= cStubCounter_fu_708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_reg_2392_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln647_reg_2396_pp0_iter3_reg = ap_const_lv1_1))) then
                hAStub_data_V_reg_2527 <= hStub_V_reg_2367_pp0_iter3_reg(38 downto 3);
                tmp_12_reg_2533 <= tmp_12_fu_1582_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                hStub_V_reg_2367 <= hInputStubs_V_dout;
                hStub_V_reg_2367_pp0_iter1_reg <= hStub_V_reg_2367;
                icmp_ln322_reg_2388 <= icmp_ln322_fu_714_p2;
                icmp_ln322_reg_2388_pp0_iter1_reg <= icmp_ln322_reg_2388;
                icmp_ln879_reg_2392 <= icmp_ln879_fu_720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_reg_2392_pp0_iter3_reg = ap_const_lv1_0) and (tmp_12_fu_1582_p3 = ap_const_lv1_1) and (trunc_ln647_reg_2396_pp0_iter3_reg = ap_const_lv1_1))) then
                trunc_ln321_reg_2544 <= trunc_ln321_fu_2299_p1;
                xor_ln401_reg_2537 <= xor_ln401_fu_2293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln647_reg_2396 <= trunc_ln647_fu_725_p1;
            end if;
        end if;
    end process;
    Hi_reg_2407(1 downto 0) <= "00";
    Hi_reg_2407_pp0_iter2_reg(1 downto 0) <= "00";
    p_Result_s_reg_2412(19) <= '0';
    cBn_l_index_1_reg_2508(3) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    Hi_1_fu_745_p2 <= (ap_const_lv4_3 or Hi_fu_737_p3);
    Hi_2_fu_1577_p2 <= std_logic_vector(unsigned(cIndxThisBn_2_reg_2514) + unsigned(zext_ln555_1_fu_1573_p1));
    Hi_fu_737_p3 <= (p_Result_2_fu_728_p4 & ap_const_lv2_0);
    Lo_1_fu_751_p2 <= (ap_const_lv4_1 or Hi_fu_737_p3);
    add_ln681_1_fu_1459_p2 <= std_logic_vector(signed(ap_const_lv6_33) + signed(zext_ln681_7_fu_1446_p1));
    add_ln681_fu_1351_p2 <= std_logic_vector(signed(ap_const_lv6_30) + signed(zext_ln681_4_fu_1338_p1));
    and_ln266_fu_1697_p2 <= (xor_ln266_6_fu_1691_p2 and icmp_ln887_fu_1590_p2);
    and_ln276_1_fu_1943_p2 <= (tmp_39_fu_1935_p3 and icmp_ln276_1_fu_1929_p2);
    and_ln276_2_fu_1972_p2 <= (tmp_40_fu_1964_p3 and icmp_ln276_2_fu_1959_p2);
    and_ln276_3_fu_2011_p2 <= (tmp_42_fu_2003_p3 and icmp_ln276_3_fu_1997_p2);
    and_ln276_4_fu_2040_p2 <= (tmp_43_fu_2032_p3 and icmp_ln276_4_fu_2027_p2);
    and_ln276_5_fu_2093_p2 <= (tmp_44_fu_2085_p3 and icmp_ln276_5_fu_2080_p2);
    and_ln276_6_fu_2122_p2 <= (tmp_45_fu_2114_p3 and icmp_ln276_6_fu_2109_p2);
    and_ln276_7_fu_2161_p2 <= (tmp_47_fu_2153_p3 and icmp_ln276_7_fu_2147_p2);
    and_ln276_fu_1904_p2 <= (tmp_37_fu_1896_p3 and icmp_ln276_fu_1891_p2);
    and_ln401_1_fu_2245_p2 <= (xor_ln401_12_fu_2239_p2 and tmp_20_fu_1703_p3);
    and_ln401_fu_2191_p2 <= (xor_ln401_4_fu_2185_p2 and icmp_ln887_1_fu_1804_p2);
    and_ln887_1_fu_1740_p2 <= (tmp_23_fu_1732_p3 and tmp_20_fu_1703_p3);
    and_ln887_2_fu_1770_p2 <= (tmp_26_fu_1762_p3 and tmp_20_fu_1703_p3);
    and_ln887_3_fu_1784_p2 <= (tmp_27_fu_1776_p3 and tmp_20_fu_1703_p3);
    and_ln887_4_fu_1798_p2 <= (tmp_28_fu_1790_p3 and tmp_20_fu_1703_p3);
    and_ln887_5_fu_1817_p2 <= (tmp_29_fu_1809_p3 and icmp_ln887_1_fu_1804_p2);
    and_ln887_6_fu_1831_p2 <= (tmp_30_fu_1823_p3 and icmp_ln887_1_fu_1804_p2);
    and_ln887_7_fu_1845_p2 <= (tmp_31_fu_1837_p3 and icmp_ln887_1_fu_1804_p2);
    and_ln887_fu_1718_p2 <= (tmp_21_fu_1710_p3 and tmp_20_fu_1703_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, hInputStubs_V_empty_n, bx_o_V_1_ack_in, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= (((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((hInputStubs_V_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, hInputStubs_V_empty_n, bx_o_V_1_ack_in, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= (((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((hInputStubs_V_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, hInputStubs_V_empty_n, bx_o_V_1_ack_in, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= (((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((hInputStubs_V_empty_n = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(hInputStubs_V_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter0 <= (hInputStubs_V_empty_n = ap_const_logic_0);
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter5_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state7_pp0_stage0_iter5 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_340_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_340 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_343_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_343 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_56_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_56 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln322_reg_2388_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bx_V4_rewind_phi_fu_549_p6_assign_proc : process(ap_block_pp0_stage0, bx_V4_rewind_reg_545, bx_V4_phi_reg_599, icmp_ln322_reg_2388_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln322_reg_2388_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_bx_V4_rewind_phi_fu_549_p6 <= bx_V4_phi_reg_599;
        else 
            ap_phi_mux_bx_V4_rewind_phi_fu_549_p6 <= bx_V4_rewind_reg_545;
        end if; 
    end process;


    ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6_assign_proc : process(cStubCounter_0_i3_reg_517, cStubCounter_reg_2383, icmp_ln322_reg_2388, ap_condition_343)
    begin
        if ((ap_const_boolean_1 = ap_condition_343)) then
            if ((icmp_ln322_reg_2388 = ap_const_lv1_1)) then 
                ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln322_reg_2388 = ap_const_lv1_0)) then 
                ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 <= cStubCounter_reg_2383;
            else 
                ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 <= cStubCounter_0_i3_reg_517;
            end if;
        else 
            ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 <= cStubCounter_0_i3_reg_517;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_505_p6_assign_proc : process(do_init_reg_501, icmp_ln322_reg_2388, ap_condition_343)
    begin
        if ((ap_const_boolean_1 = ap_condition_343)) then
            if ((icmp_ln322_reg_2388 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_505_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln322_reg_2388 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_505_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_505_p6 <= do_init_reg_501;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_505_p6 <= do_init_reg_501;
        end if; 
    end process;


    ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4_assign_proc : process(do_init_reg_501, ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6, ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612)
    begin
        if ((do_init_reg_501 = ap_const_lv1_0)) then 
            ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4 <= ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6;
        else 
            ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4 <= ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612;
        end if; 
    end process;


    ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6_assign_proc : process(ap_block_pp0_stage0, hLinkWord_V5_rewind_reg_559, hLinkWord_V5_phi_reg_612, icmp_ln322_reg_2388_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln322_reg_2388_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6 <= hLinkWord_V5_phi_reg_612;
        else 
            ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6 <= hLinkWord_V5_rewind_reg_559;
        end if; 
    end process;


    ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8_assign_proc : process(hNStubs_V_0_02_reg_636, icmp_ln879_reg_2392_pp0_iter4_reg, trunc_ln647_reg_2396_pp0_iter4_reg, tmp_12_reg_2533, ap_phi_reg_pp0_iter5_hNStubs_V_0_2_reg_682, hNStubs_1_V_2_fu_2324_p3)
    begin
        if (((icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0) and (tmp_12_reg_2533 = ap_const_lv1_1) and (trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 <= hNStubs_1_V_2_fu_2324_p3;
        elsif (((icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_1) or ((trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0)) or ((tmp_12_reg_2533 = ap_const_lv1_0) and (icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0) and (trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 <= hNStubs_V_0_02_reg_636;
        else 
            ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 <= ap_phi_reg_pp0_iter5_hNStubs_V_0_2_reg_682;
        end if; 
    end process;


    ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8_assign_proc : process(hNStubs_V_1_01_reg_650, icmp_ln879_reg_2392_pp0_iter4_reg, trunc_ln647_reg_2396_pp0_iter4_reg, tmp_12_reg_2533, ap_phi_reg_pp0_iter5_hNStubs_V_1_2_reg_664, hNStubs_1_V_1_fu_2316_p3)
    begin
        if (((icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0) and (tmp_12_reg_2533 = ap_const_lv1_1) and (trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 <= hNStubs_1_V_1_fu_2316_p3;
        elsif (((icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_1) or ((trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0)) or ((tmp_12_reg_2533 = ap_const_lv1_0) and (icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0) and (trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 <= hNStubs_V_1_01_reg_650;
        else 
            ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 <= ap_phi_reg_pp0_iter5_hNStubs_V_1_2_reg_664;
        end if; 
    end process;


    ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6_assign_proc : process(ap_block_pp0_stage0, hPhBnWord_V6_rewind_reg_573, hPhBnWord_V6_phi_reg_624, icmp_ln322_reg_2388_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln322_reg_2388_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6 <= hPhBnWord_V6_phi_reg_624;
        else 
            ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6 <= hPhBnWord_V6_rewind_reg_573;
        end if; 
    end process;


    ap_phi_mux_p_rewind_phi_fu_535_p6_assign_proc : process(ap_block_pp0_stage0, p_rewind_reg_531, p_phi_reg_587, icmp_ln322_reg_2388_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((icmp_ln322_reg_2388_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_p_rewind_phi_fu_535_p6 <= p_phi_reg_587;
        else 
            ap_phi_mux_p_rewind_phi_fu_535_p6 <= p_rewind_reg_531;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V4_phi_reg_599 <= "XXX";
    ap_phi_reg_pp0_iter0_hLinkWord_V5_phi_reg_612 <= "XXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_hPhBnWord_V6_phi_reg_624 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_phi_reg_587 <= "X";
    ap_phi_reg_pp0_iter5_hNStubs_V_0_2_reg_682 <= "XXXXXXX";
    ap_phi_reg_pp0_iter5_hNStubs_V_1_2_reg_664 <= "XXXXXXX";

    ap_ready_assign_proc : process(ap_start, icmp_ln322_fu_714_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_fu_714_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln322_reg_2388_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln322_reg_2388_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    cBn_l_index_1_fu_1274_p3 <= 
        select_ln176_5_fu_1258_p3 when (or_ln141_3_fu_1042_p2(0) = '1') else 
        select_ln176_6_fu_1266_p3;
    cBn_l_index_fu_1142_p3 <= 
        zext_ln176_fu_1130_p1 when (or_ln141_3_fu_1042_p2(0) = '1') else 
        select_ln176_2_fu_1134_p3;
    cIndxThisBn_1_fu_1541_p3 <= 
        trunc_ln647_1_fu_1533_p1 when (p_phi_reg_587_pp0_iter2_reg(0) = '1') else 
        trunc_ln647_2_fu_1537_p1;
    cIndxThisBn_2_fu_1549_p3 <= 
        cIndxThisBn_1_fu_1541_p3 when (tmp_fu_1285_p3(0) = '1') else 
        cIndxThisBn_fu_1319_p1;
    cIndxThisBn_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln647_fu_1311_p3),32));
    cStubCounter_fu_708_p2 <= std_logic_vector(unsigned(ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6) + unsigned(ap_const_lv7_1));
    corrval_12_fu_1056_p3 <= 
        select_ln141_3_fu_1034_p3 when (or_ln141_3_fu_1042_p2(0) = '1') else 
        select_ln141_4_fu_1048_p3;
    corrval_13_fu_1194_p3 <= 
        select_ln141_9_fu_1178_p3 when (or_ln141_3_fu_1042_p2(0) = '1') else 
        select_ln141_10_fu_1186_p3;
    hBend_V_1_fu_887_p4 <= hStub_V_reg_2367(5 downto 3);
    hBend_V_fu_855_p4 <= hStub_V_reg_2367(6 downto 3);
    hEntries_V_fu_2303_p3 <= 
        hNStubs_V_1_01_reg_650 when (xor_ln401_reg_2537(0) = '1') else 
        hNStubs_V_0_02_reg_636;

    hInputStubs_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, hInputStubs_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hInputStubs_V_blk_n <= hInputStubs_V_empty_n;
        else 
            hInputStubs_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    hInputStubs_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hInputStubs_V_read <= ap_const_logic_1;
        else 
            hInputStubs_V_read <= ap_const_logic_0;
        end if; 
    end process;

    hNStubs_0_V_fu_2310_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(hEntries_V_fu_2303_p3));
    hNStubs_1_V_1_fu_2316_p3 <= 
        hNStubs_0_V_fu_2310_p2 when (xor_ln401_reg_2537(0) = '1') else 
        hNStubs_V_1_01_reg_650;
    hNStubs_1_V_2_fu_2324_p3 <= 
        hNStubs_V_0_02_reg_636 when (xor_ln401_reg_2537(0) = '1') else 
        hNStubs_0_V_fu_2310_p2;
    hOutputStubs_0_dataarray_data_V_address0 <= zext_ln321_fu_2339_p1(8 - 1 downto 0);

    hOutputStubs_0_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            hOutputStubs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            hOutputStubs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hOutputStubs_0_dataarray_data_V_d0 <= hAStub_data_V_reg_2527;

    hOutputStubs_0_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln879_reg_2392_pp0_iter4_reg, trunc_ln647_reg_2396_pp0_iter4_reg, tmp_12_reg_2533, xor_ln401_reg_2537)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (xor_ln401_reg_2537 = ap_const_lv1_0) and (icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0) and (tmp_12_reg_2533 = ap_const_lv1_1) and (trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            hOutputStubs_0_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            hOutputStubs_0_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    hOutputStubs_1_dataarray_data_V_address0 <= zext_ln321_fu_2339_p1(8 - 1 downto 0);

    hOutputStubs_1_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            hOutputStubs_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            hOutputStubs_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hOutputStubs_1_dataarray_data_V_d0 <= hAStub_data_V_reg_2527;

    hOutputStubs_1_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln879_reg_2392_pp0_iter4_reg, trunc_ln647_reg_2396_pp0_iter4_reg, tmp_12_reg_2533, xor_ln401_reg_2537)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_reg_2392_pp0_iter4_reg = ap_const_lv1_0) and (xor_ln401_reg_2537 = ap_const_lv1_1) and (tmp_12_reg_2533 = ap_const_lv1_1) and (trunc_ln647_reg_2396_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            hOutputStubs_1_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            hOutputStubs_1_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    hPhi_V_1_fu_933_p4 <= hStub_V_reg_2367_pp0_iter1_reg(19 downto 6);
    hPhi_V_fu_924_p4 <= hStub_V_reg_2367_pp0_iter1_reg(23 downto 7);
    icmp_ln141_1_fu_963_p2 <= "1" when (p_Result_s_reg_2412 = ap_const_lv20_5) else "0";
    icmp_ln141_2_fu_968_p2 <= "1" when (p_Result_s_reg_2412 = ap_const_lv20_4) else "0";
    icmp_ln141_3_fu_973_p2 <= "1" when (p_Result_s_reg_2412 = ap_const_lv20_3) else "0";
    icmp_ln141_4_fu_978_p2 <= "1" when (p_Result_s_reg_2412 = ap_const_lv20_2) else "0";
    icmp_ln141_5_fu_983_p2 <= "1" when (p_Result_s_reg_2412 = ap_const_lv20_1) else "0";
    icmp_ln141_fu_958_p2 <= "1" when (p_Result_s_reg_2412 = ap_const_lv20_6) else "0";
    icmp_ln276_1_fu_1929_p2 <= "1" when (signed(tmp_38_fu_1920_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln276_2_fu_1959_p2 <= "1" when (signed(cIndxThisBn_2_reg_2514) > signed(ap_const_lv32_2)) else "0";
    icmp_ln276_3_fu_1997_p2 <= "1" when (signed(tmp_41_fu_1988_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln276_4_fu_2027_p2 <= "1" when (signed(cIndxThisBn_2_reg_2514) > signed(ap_const_lv32_4)) else "0";
    icmp_ln276_5_fu_2080_p2 <= "1" when (signed(cIndxThisBn_2_reg_2514) > signed(ap_const_lv32_5)) else "0";
    icmp_ln276_6_fu_2109_p2 <= "1" when (signed(cIndxThisBn_2_reg_2514) > signed(ap_const_lv32_6)) else "0";
    icmp_ln276_7_fu_2147_p2 <= "1" when (signed(tmp_46_fu_2138_p4) > signed(ap_const_lv29_0)) else "0";
    icmp_ln276_fu_1891_p2 <= "1" when (signed(cIndxThisBn_2_reg_2514) > signed(ap_const_lv32_0)) else "0";
    icmp_ln322_fu_714_p2 <= "1" when (ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 = ap_const_lv7_6B) else "0";
    icmp_ln681_1_fu_1333_p2 <= "1" when (unsigned(cBn_l_index_reg_2492) > unsigned(ap_const_lv5_10)) else "0";
    icmp_ln681_2_fu_1441_p2 <= "1" when (unsigned(cBn_l_index_1_reg_2508) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln681_fu_757_p2 <= "1" when (unsigned(Lo_1_fu_751_p2) > unsigned(Hi_1_fu_745_p2)) else "0";
    icmp_ln879_fu_720_p2 <= "1" when (hStub_V_reg_2367 = ap_const_lv39_0) else "0";
    icmp_ln887_1_fu_1804_p2 <= "1" when (p_Result_2_reg_2400_pp0_iter3_reg = ap_const_lv2_3) else "0";
    icmp_ln887_fu_1590_p2 <= "0" when (p_Result_2_reg_2400_pp0_iter3_reg = ap_const_lv2_0) else "1";
    icmp_ln891_fu_1425_p2 <= "0" when (tmp_10_reg_2503 = ap_const_lv2_0) else "1";
    kPhiCorrtable_L1_address0 <= zext_ln544_fu_904_p1(6 - 1 downto 0);
    kPhiCorrtable_L1_address1 <= zext_ln544_1_fu_914_p1(6 - 1 downto 0);

    kPhiCorrtable_L1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L1_ce0 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kPhiCorrtable_L1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L1_ce1 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    kPhiCorrtable_L2_address0 <= zext_ln544_fu_904_p1(6 - 1 downto 0);
    kPhiCorrtable_L2_address1 <= zext_ln544_1_fu_914_p1(6 - 1 downto 0);

    kPhiCorrtable_L2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L2_ce0 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kPhiCorrtable_L2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L2_ce1 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    kPhiCorrtable_L3_address0 <= zext_ln544_fu_904_p1(6 - 1 downto 0);
    kPhiCorrtable_L3_address1 <= zext_ln544_1_fu_914_p1(6 - 1 downto 0);

    kPhiCorrtable_L3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L3_ce0 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kPhiCorrtable_L3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L3_ce1 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    kPhiCorrtable_L4_address0 <= zext_ln544_fu_904_p1(7 - 1 downto 0);
    kPhiCorrtable_L4_address1 <= zext_ln544_1_fu_914_p1(7 - 1 downto 0);

    kPhiCorrtable_L4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L4_ce0 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kPhiCorrtable_L4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L4_ce1 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    kPhiCorrtable_L5_address0 <= zext_ln544_fu_904_p1(7 - 1 downto 0);
    kPhiCorrtable_L5_address1 <= zext_ln544_1_fu_914_p1(7 - 1 downto 0);

    kPhiCorrtable_L5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L5_ce0 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kPhiCorrtable_L5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L5_ce1 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    kPhiCorrtable_L6_address0 <= zext_ln544_fu_904_p1(7 - 1 downto 0);
    kPhiCorrtable_L6_address1 <= zext_ln544_1_fu_914_p1(7 - 1 downto 0);

    kPhiCorrtable_L6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L6_ce0 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kPhiCorrtable_L6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kPhiCorrtable_L6_ce1 <= ap_const_logic_1;
        else 
            kPhiCorrtable_L6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln681_1_fu_843_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv20_FFFFF),to_integer(unsigned('0' & zext_ln681_3_fu_833_p1(20-1 downto 0)))));
    lshr_ln681_2_fu_1407_p2 <= std_logic_vector(shift_right(unsigned(select_ln681_4_fu_1377_p3),to_integer(unsigned('0' & zext_ln681_5_fu_1399_p1(31-1 downto 0)))));
    lshr_ln681_3_fu_1413_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv33_1FFFFFFFF),to_integer(unsigned('0' & zext_ln681_6_fu_1403_p1(31-1 downto 0)))));
    lshr_ln681_4_fu_1515_p2 <= std_logic_vector(shift_right(unsigned(select_ln681_7_fu_1485_p3),to_integer(unsigned('0' & zext_ln681_8_fu_1507_p1(31-1 downto 0)))));
    lshr_ln681_5_fu_1521_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv33_1FFFFFFFF),to_integer(unsigned('0' & zext_ln681_9_fu_1511_p1(31-1 downto 0)))));
    lshr_ln681_fu_837_p2 <= std_logic_vector(shift_right(unsigned(select_ln681_1_fu_807_p3),to_integer(unsigned('0' & zext_ln681_2_fu_829_p1(20-1 downto 0)))));
    or_ln141_1_fu_1014_p2 <= (icmp_ln141_3_fu_973_p2 or icmp_ln141_2_fu_968_p2);
    or_ln141_2_fu_1028_p2 <= (icmp_ln141_fu_958_p2 or icmp_ln141_1_fu_963_p2);
    or_ln141_3_fu_1042_p2 <= (or_ln141_fu_1000_p2 or or_ln141_1_fu_1014_p2);
    or_ln141_fu_1000_p2 <= (icmp_ln141_5_fu_983_p2 or icmp_ln141_4_fu_978_p2);
    or_ln555_2_fu_1949_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_2);
    or_ln555_3_fu_1978_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_3);
    or_ln555_4_fu_2017_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_4);
    or_ln555_5_fu_2070_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_5);
    or_ln555_6_fu_2099_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_6);
    or_ln555_7_fu_2128_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_7);
    or_ln555_fu_1910_p2 <= (shl_ln_fu_1566_p3 or ap_const_lv5_1);
    p_Result_1_fu_1419_p2 <= (lshr_ln681_3_fu_1413_p2 and lshr_ln681_2_fu_1407_p2);
    p_Result_2_fu_728_p4 <= hStub_V_reg_2367(2 downto 1);
    p_Result_3_fu_1527_p2 <= (lshr_ln681_5_fu_1521_p2 and lshr_ln681_4_fu_1515_p2);
    p_Result_4_fu_1293_p4 <= hStub_V_reg_2367_pp0_iter2_reg(24 downto 23);
    p_Result_5_fu_1302_p4 <= hStub_V_reg_2367_pp0_iter2_reg(19 downto 18);
    p_Result_s_fu_849_p2 <= (lshr_ln681_fu_837_p2 and lshr_ln681_1_fu_843_p2);
    p_Val2_5_fu_1323_p3 <= 
        ap_const_lv17_1FFFF when (tmp_3_reg_2487(0) = '1') else 
        trunc_ln171_reg_2482;
    p_Val2_6_fu_1430_p3 <= 
        ap_const_lv14_3FFF when (icmp_ln891_fu_1425_p2(0) = '1') else 
        trunc_ln171_1_reg_2498;
    rbin_V_fu_873_p2 <= (trunc_ln1_fu_864_p4 xor ap_const_lv3_4);
    ret_V_1_fu_1210_p2 <= std_logic_vector(unsigned(zext_ln215_1_fu_1202_p1) - unsigned(sext_ln215_1_fu_1206_p1));
    ret_V_fu_1072_p2 <= std_logic_vector(unsigned(zext_ln215_fu_1064_p1) - unsigned(sext_ln215_fu_1068_p1));
    select_ln141_10_fu_1186_p3 <= 
        select_ln141_8_fu_1170_p3 when (or_ln141_2_fu_1028_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln141_1_fu_1006_p3 <= 
        sext_ln152_fu_946_p1 when (icmp_ln141_3_fu_973_p2(0) = '1') else 
        kPhiCorrtable_L4_q0;
    select_ln141_2_fu_1020_p3 <= 
        kPhiCorrtable_L5_q0 when (icmp_ln141_1_fu_963_p2(0) = '1') else 
        kPhiCorrtable_L6_q0;
    select_ln141_3_fu_1034_p3 <= 
        sext_ln141_fu_996_p1 when (or_ln141_fu_1000_p2(0) = '1') else 
        select_ln141_1_fu_1006_p3;
    select_ln141_4_fu_1048_p3 <= 
        select_ln141_2_fu_1020_p3 when (or_ln141_2_fu_1028_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln141_6_fu_1150_p3 <= 
        kPhiCorrtable_L1_q1 when (icmp_ln141_5_fu_983_p2(0) = '1') else 
        sext_ln148_1_fu_950_p1;
    select_ln141_7_fu_1162_p3 <= 
        sext_ln152_1_fu_954_p1 when (icmp_ln141_3_fu_973_p2(0) = '1') else 
        kPhiCorrtable_L4_q1;
    select_ln141_8_fu_1170_p3 <= 
        kPhiCorrtable_L5_q1 when (icmp_ln141_1_fu_963_p2(0) = '1') else 
        kPhiCorrtable_L6_q1;
    select_ln141_9_fu_1178_p3 <= 
        sext_ln141_1_fu_1158_p1 when (or_ln141_fu_1000_p2(0) = '1') else 
        select_ln141_7_fu_1162_p3;
    select_ln141_fu_988_p3 <= 
        kPhiCorrtable_L1_q0 when (icmp_ln141_5_fu_983_p2(0) = '1') else 
        sext_ln148_fu_942_p1;
    select_ln171_1_fu_1228_p3 <= 
        ap_const_lv16_0 when (tmp_9_fu_1220_p3(0) = '1') else 
        trunc_ln1354_1_fu_1216_p1;
    select_ln171_fu_1090_p3 <= 
        ap_const_lv18_0 when (tmp_2_fu_1082_p3(0) = '1') else 
        trunc_ln1354_fu_1078_p1;
    select_ln176_1_fu_1118_p3 <= 
        select_ln176_fu_1110_p3 when (or_ln141_fu_1000_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln176_2_fu_1134_p3 <= 
        ap_const_lv5_F when (or_ln141_2_fu_1028_p2(0) = '1') else 
        ap_const_lv5_11;
    select_ln176_4_fu_1250_p3 <= 
        ap_const_lv4_B when (icmp_ln141_5_fu_983_p2(0) = '1') else 
        ap_const_lv4_C;
    select_ln176_5_fu_1258_p3 <= 
        select_ln176_4_fu_1250_p3 when (or_ln141_fu_1000_p2(0) = '1') else 
        ap_const_lv4_C;
    select_ln176_6_fu_1266_p3 <= 
        ap_const_lv4_C when (or_ln141_2_fu_1028_p2(0) = '1') else 
        ap_const_lv4_E;
    select_ln176_fu_1110_p3 <= 
        ap_const_lv2_2 when (icmp_ln141_5_fu_983_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln647_fu_1311_p3 <= 
        p_Result_4_fu_1293_p4 when (p_phi_reg_587_pp0_iter2_reg(0) = '1') else 
        p_Result_5_fu_1302_p4;
    select_ln681_1_fu_807_p3 <= 
        tmp_1_fu_771_p4 when (icmp_ln681_fu_757_p2(0) = '1') else 
        ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4;
    select_ln681_2_fu_815_p3 <= 
        sub_ln681_1_fu_787_p2 when (icmp_ln681_fu_757_p2(0) = '1') else 
        zext_ln681_fu_763_p1;
    select_ln681_3_fu_1369_p3 <= 
        add_ln681_fu_1351_p2 when (icmp_ln681_1_fu_1333_p2(0) = '1') else 
        sub_ln681_5_fu_1363_p2;
    select_ln681_4_fu_1377_p3 <= 
        tmp_7_fu_1341_p4 when (icmp_ln681_1_fu_1333_p2(0) = '1') else 
        zext_ln173_fu_1329_p1;
    select_ln681_5_fu_1385_p3 <= 
        sub_ln681_4_fu_1357_p2 when (icmp_ln681_1_fu_1333_p2(0) = '1') else 
        zext_ln681_4_fu_1338_p1;
    select_ln681_6_fu_1477_p3 <= 
        add_ln681_1_fu_1459_p2 when (icmp_ln681_2_fu_1441_p2(0) = '1') else 
        sub_ln681_8_fu_1471_p2;
    select_ln681_7_fu_1485_p3 <= 
        tmp_11_fu_1449_p4 when (icmp_ln681_2_fu_1441_p2(0) = '1') else 
        zext_ln173_1_fu_1437_p1;
    select_ln681_8_fu_1493_p3 <= 
        sub_ln681_7_fu_1465_p2 when (icmp_ln681_2_fu_1441_p2(0) = '1') else 
        zext_ln681_7_fu_1446_p1;
    select_ln681_fu_799_p3 <= 
        sub_ln681_fu_781_p2 when (icmp_ln681_fu_757_p2(0) = '1') else 
        sub_ln681_2_fu_793_p2;
        sext_ln141_1_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln141_6_fu_1150_p3),16));

        sext_ln141_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln141_fu_988_p3),16));

        sext_ln148_1_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kPhiCorrtable_L2_q1),15));

        sext_ln148_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kPhiCorrtable_L2_q0),15));

        sext_ln152_1_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kPhiCorrtable_L3_q1),16));

        sext_ln152_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kPhiCorrtable_L3_q0),16));

        sext_ln176_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln176_1_fu_1118_p3),4));

        sext_ln215_1_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(corrval_13_fu_1194_p3),17));

        sext_ln215_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(corrval_12_fu_1056_p3),19));

    shl_ln_fu_1566_p3 <= (p_Result_2_reg_2400_pp0_iter3_reg & ap_const_lv3_0);
    sub_ln681_1_fu_787_p2 <= std_logic_vector(signed(ap_const_lv5_13) - signed(zext_ln681_fu_763_p1));
    sub_ln681_2_fu_793_p2 <= std_logic_vector(unsigned(zext_ln681_1_fu_767_p1) - unsigned(zext_ln681_fu_763_p1));
    sub_ln681_3_fu_823_p2 <= std_logic_vector(signed(ap_const_lv5_13) - signed(select_ln681_fu_799_p3));
    sub_ln681_4_fu_1357_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln681_4_fu_1338_p1));
    sub_ln681_5_fu_1363_p2 <= std_logic_vector(unsigned(ap_const_lv6_10) - unsigned(zext_ln681_4_fu_1338_p1));
    sub_ln681_6_fu_1393_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(select_ln681_3_fu_1369_p3));
    sub_ln681_7_fu_1465_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln681_7_fu_1446_p1));
    sub_ln681_8_fu_1471_p2 <= std_logic_vector(unsigned(ap_const_lv6_D) - unsigned(zext_ln681_7_fu_1446_p1));
    sub_ln681_9_fu_1501_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(select_ln681_6_fu_1477_p3));
    sub_ln681_fu_781_p2 <= std_logic_vector(unsigned(zext_ln681_fu_763_p1) - unsigned(zext_ln681_1_fu_767_p1));
    
    tmp_11_fu_1449_p4_proc : process(zext_ln173_1_fu_1437_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(33+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(33+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(33 - 1 downto 0);
    variable tmp_11_fu_1449_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(33 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(33 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(33 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_20(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := zext_ln173_1_fu_1437_p1;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(33-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(33-1-unsigned(ap_const_lv32_20(6-1 downto 0)));
            for tmp_11_fu_1449_p4_i in 0 to 33-1 loop
                v0_cpy(tmp_11_fu_1449_p4_i) := zext_ln173_1_fu_1437_p1(33-1-tmp_11_fu_1449_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(33-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_11_fu_1449_p4 <= resvalue(33-1 downto 0);
    end process;

    tmp_12_fu_1582_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(Hi_2_fu_1577_p2)) downto to_integer(unsigned(Hi_2_fu_1577_p2))) when (to_integer(unsigned(Hi_2_fu_1577_p2))>= 0 and to_integer(unsigned(Hi_2_fu_1577_p2))<=31) else "-";
    tmp_13_fu_1599_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(1 downto 1);
    tmp_14_fu_1607_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(2 downto 2);
    tmp_15_fu_1615_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(3 downto 3);
    tmp_16_fu_1623_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(4 downto 4);
    tmp_17_fu_1631_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(5 downto 5);
    tmp_18_fu_1639_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(6 downto 6);
    tmp_19_fu_1647_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(7 downto 7);
    
    tmp_1_fu_771_p4_proc : process(ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4)
    variable vlo_cpy : STD_LOGIC_VECTOR(20+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(20+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(20 - 1 downto 0);
    variable tmp_1_fu_771_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(20 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(20 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(20 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_13(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(20-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(20-1-unsigned(ap_const_lv32_13(5-1 downto 0)));
            for tmp_1_fu_771_p4_i in 0 to 20-1 loop
                v0_cpy(tmp_1_fu_771_p4_i) := ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4(20-1-tmp_1_fu_771_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(20-1 downto 0)))));
        res_mask := res_mask(20-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_1_fu_771_p4 <= resvalue(20-1 downto 0);
    end process;

    tmp_20_fu_1703_p3 <= hStub_V_reg_2367_pp0_iter3_reg(2 downto 2);
    tmp_21_fu_1710_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(8 downto 8);
    tmp_22_fu_1724_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(9 downto 9);
    tmp_23_fu_1732_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(10 downto 10);
    tmp_24_fu_1746_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(11 downto 11);
    tmp_25_fu_1754_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(12 downto 12);
    tmp_26_fu_1762_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(13 downto 13);
    tmp_27_fu_1776_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(14 downto 14);
    tmp_28_fu_1790_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(15 downto 15);
    tmp_29_fu_1809_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(16 downto 16);
    tmp_2_fu_1082_p3 <= ret_V_fu_1072_p2(18 downto 18);
    tmp_30_fu_1823_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(17 downto 17);
    tmp_31_fu_1837_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(18 downto 18);
    tmp_32_fu_1851_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(19 downto 19);
    tmp_33_fu_1859_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(20 downto 20);
    tmp_34_fu_1867_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(21 downto 21);
    tmp_35_fu_1875_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(22 downto 22);
    tmp_36_fu_1883_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(23 downto 23);
    tmp_37_fu_1896_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_1_fu_1573_p1)) downto to_integer(unsigned(zext_ln555_1_fu_1573_p1))) when (to_integer(unsigned(zext_ln555_1_fu_1573_p1))>= 0 and to_integer(unsigned(zext_ln555_1_fu_1573_p1))<=31) else "-";
    tmp_38_fu_1920_p4 <= cIndxThisBn_2_reg_2514(31 downto 1);
    tmp_39_fu_1935_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_2_fu_1916_p1)) downto to_integer(unsigned(zext_ln555_2_fu_1916_p1))) when (to_integer(unsigned(zext_ln555_2_fu_1916_p1))>= 0 and to_integer(unsigned(zext_ln555_2_fu_1916_p1))<=31) else "-";
    tmp_40_fu_1964_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_3_fu_1955_p1)) downto to_integer(unsigned(zext_ln555_3_fu_1955_p1))) when (to_integer(unsigned(zext_ln555_3_fu_1955_p1))>= 0 and to_integer(unsigned(zext_ln555_3_fu_1955_p1))<=31) else "-";
    tmp_41_fu_1988_p4 <= cIndxThisBn_2_reg_2514(31 downto 2);
    tmp_42_fu_2003_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_4_fu_1984_p1)) downto to_integer(unsigned(zext_ln555_4_fu_1984_p1))) when (to_integer(unsigned(zext_ln555_4_fu_1984_p1))>= 0 and to_integer(unsigned(zext_ln555_4_fu_1984_p1))<=31) else "-";
    tmp_43_fu_2032_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_5_fu_2023_p1)) downto to_integer(unsigned(zext_ln555_5_fu_2023_p1))) when (to_integer(unsigned(zext_ln555_5_fu_2023_p1))>= 0 and to_integer(unsigned(zext_ln555_5_fu_2023_p1))<=31) else "-";
    tmp_44_fu_2085_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_6_fu_2076_p1)) downto to_integer(unsigned(zext_ln555_6_fu_2076_p1))) when (to_integer(unsigned(zext_ln555_6_fu_2076_p1))>= 0 and to_integer(unsigned(zext_ln555_6_fu_2076_p1))<=31) else "-";
    tmp_45_fu_2114_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_7_fu_2105_p1)) downto to_integer(unsigned(zext_ln555_7_fu_2105_p1))) when (to_integer(unsigned(zext_ln555_7_fu_2105_p1))>= 0 and to_integer(unsigned(zext_ln555_7_fu_2105_p1))<=31) else "-";
    tmp_46_fu_2138_p4 <= cIndxThisBn_2_reg_2514(31 downto 3);
    tmp_47_fu_2153_p3 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(to_integer(unsigned(zext_ln555_8_fu_2134_p1)) downto to_integer(unsigned(zext_ln555_8_fu_2134_p1))) when (to_integer(unsigned(zext_ln555_8_fu_2134_p1))>= 0 and to_integer(unsigned(zext_ln555_8_fu_2134_p1))<=31) else "-";
    tmp_5_fu_879_p3 <= (hBend_V_fu_855_p4 & rbin_V_fu_873_p2);
    tmp_6_fu_896_p3 <= (hBend_V_1_fu_887_p4 & rbin_V_fu_873_p2);
    
    tmp_7_fu_1341_p4_proc : process(zext_ln173_fu_1329_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(33+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(33+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(33 - 1 downto 0);
    variable tmp_7_fu_1341_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(33 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(33 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(33 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_20(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := zext_ln173_fu_1329_p1;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(33-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(33-1-unsigned(ap_const_lv32_20(6-1 downto 0)));
            for tmp_7_fu_1341_p4_i in 0 to 33-1 loop
                v0_cpy(tmp_7_fu_1341_p4_i) := zext_ln173_fu_1329_p1(33-1-tmp_7_fu_1341_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(33-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_7_fu_1341_p4 <= resvalue(33-1 downto 0);
    end process;

    tmp_8_fu_2332_p3 <= (trunc_ln321_reg_2544 & hEntries_V_fu_2303_p3);
    tmp_9_fu_1220_p3 <= ret_V_1_fu_1210_p2(16 downto 16);
    tmp_fu_1285_p3 <= hLinkWord_V5_phi_reg_612_pp0_iter2_reg(to_integer(unsigned(zext_ln555_fu_1282_p1)) downto to_integer(unsigned(zext_ln555_fu_1282_p1))) when (to_integer(unsigned(zext_ln555_fu_1282_p1))>= 0 and to_integer(unsigned(zext_ln555_fu_1282_p1))<=19) else "-";
    trunc_ln1354_1_fu_1216_p1 <= ret_V_1_fu_1210_p2(16 - 1 downto 0);
    trunc_ln1354_fu_1078_p1 <= ret_V_fu_1072_p2(18 - 1 downto 0);
    trunc_ln171_1_fu_1236_p1 <= select_ln171_1_fu_1228_p3(14 - 1 downto 0);
    trunc_ln171_fu_1098_p1 <= select_ln171_fu_1090_p3(17 - 1 downto 0);
    trunc_ln1_fu_864_p4 <= hStub_V_reg_2367(38 downto 36);
    trunc_ln321_fu_2299_p1 <= bx_V4_phi_reg_599_pp0_iter3_reg(1 - 1 downto 0);
    trunc_ln647_1_fu_1533_p1 <= p_Result_1_fu_1419_p2(32 - 1 downto 0);
    trunc_ln647_2_fu_1537_p1 <= p_Result_3_fu_1527_p2(32 - 1 downto 0);
    trunc_ln647_fu_725_p1 <= hStub_V_reg_2367(1 - 1 downto 0);
    trunc_ln681_fu_1595_p1 <= hPhBnWord_V6_phi_reg_624_pp0_iter3_reg(1 - 1 downto 0);
    xor_ln266_1_fu_1661_p2 <= (tmp_15_fu_1615_p3 xor tmp_14_fu_1607_p3);
    xor_ln266_2_fu_1667_p2 <= (xor_ln266_fu_1655_p2 xor xor_ln266_1_fu_1661_p2);
    xor_ln266_3_fu_1673_p2 <= (tmp_17_fu_1631_p3 xor tmp_16_fu_1623_p3);
    xor_ln266_4_fu_1679_p2 <= (tmp_19_fu_1647_p3 xor tmp_18_fu_1639_p3);
    xor_ln266_5_fu_1685_p2 <= (xor_ln266_4_fu_1679_p2 xor xor_ln266_3_fu_1673_p2);
    xor_ln266_6_fu_1691_p2 <= (xor_ln266_5_fu_1685_p2 xor xor_ln266_2_fu_1667_p2);
    xor_ln266_fu_1655_p2 <= (trunc_ln681_fu_1595_p1 xor tmp_13_fu_1599_p3);
    xor_ln277_1_fu_2052_p2 <= (and_ln276_4_fu_2040_p2 xor and_ln276_3_fu_2011_p2);
    xor_ln277_2_fu_2058_p2 <= (xor_ln277_1_fu_2052_p2 xor and_ln276_2_fu_1972_p2);
    xor_ln277_3_fu_2064_p2 <= (xor_ln277_fu_2046_p2 xor xor_ln277_2_fu_2058_p2);
    xor_ln277_fu_2046_p2 <= (and_ln276_fu_1904_p2 xor and_ln276_1_fu_1943_p2);
    xor_ln401_10_fu_2227_p2 <= (and_ln887_1_fu_1740_p2 xor and_ln266_fu_1697_p2);
    xor_ln401_11_fu_2233_p2 <= (tmp_25_fu_1754_p3 xor tmp_24_fu_1746_p3);
    xor_ln401_12_fu_2239_p2 <= (xor_ln401_11_fu_2233_p2 xor tmp_22_fu_1724_p3);
    xor_ln401_13_fu_2251_p2 <= (xor_ln401_10_fu_2227_p2 xor and_ln401_1_fu_2245_p2);
    xor_ln401_14_fu_2257_p2 <= (and_ln887_2_fu_1770_p2 xor and_ln276_5_fu_2093_p2);
    xor_ln401_15_fu_2263_p2 <= (xor_ln401_14_fu_2257_p2 xor and_ln887_3_fu_1784_p2);
    xor_ln401_16_fu_2269_p2 <= (and_ln276_7_fu_2161_p2 xor and_ln276_6_fu_2122_p2);
    xor_ln401_17_fu_2275_p2 <= (xor_ln401_16_fu_2269_p2 xor xor_ln277_3_fu_2064_p2);
    xor_ln401_18_fu_2281_p2 <= (xor_ln401_17_fu_2275_p2 xor xor_ln401_15_fu_2263_p2);
    xor_ln401_19_fu_2287_p2 <= (xor_ln401_18_fu_2281_p2 xor xor_ln401_13_fu_2251_p2);
    xor_ln401_1_fu_2167_p2 <= (tmp_36_fu_1883_p3 xor tmp_35_fu_1875_p3);
    xor_ln401_2_fu_2173_p2 <= (tmp_33_fu_1859_p3 xor tmp_32_fu_1851_p3);
    xor_ln401_3_fu_2179_p2 <= (xor_ln401_2_fu_2173_p2 xor tmp_34_fu_1867_p3);
    xor_ln401_4_fu_2185_p2 <= (xor_ln401_3_fu_2179_p2 xor xor_ln401_1_fu_2167_p2);
    xor_ln401_5_fu_2197_p2 <= (and_ln887_5_fu_1817_p2 xor and_ln887_4_fu_1798_p2);
    xor_ln401_6_fu_2203_p2 <= (and_ln887_fu_1718_p2 xor and_ln887_6_fu_1831_p2);
    xor_ln401_7_fu_2209_p2 <= (xor_ln401_6_fu_2203_p2 xor and_ln887_7_fu_1845_p2);
    xor_ln401_8_fu_2215_p2 <= (xor_ln401_7_fu_2209_p2 xor xor_ln401_5_fu_2197_p2);
    xor_ln401_9_fu_2221_p2 <= (xor_ln401_8_fu_2215_p2 xor and_ln401_fu_2191_p2);
    xor_ln401_fu_2293_p2 <= (xor_ln401_9_fu_2221_p2 xor xor_ln401_19_fu_2287_p2);
    zext_ln173_1_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_6_fu_1430_p3),33));
    zext_ln173_fu_1329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_5_fu_1323_p3),33));
    zext_ln176_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln176_fu_1126_p1),5));
    zext_ln215_1_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hPhi_V_1_fu_933_p4),17));
    zext_ln215_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hPhi_V_fu_924_p4),19));
    zext_ln321_fu_2339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_2332_p3),64));
    zext_ln544_1_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_896_p3),64));
    zext_ln544_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_879_p3),64));
    zext_ln555_1_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1566_p3),32));
    zext_ln555_2_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_fu_1910_p2),32));
    zext_ln555_3_fu_1955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_2_fu_1949_p2),32));
    zext_ln555_4_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_3_fu_1978_p2),32));
    zext_ln555_5_fu_2023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_4_fu_2017_p2),32));
    zext_ln555_6_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_5_fu_2070_p2),32));
    zext_ln555_7_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_6_fu_2099_p2),32));
    zext_ln555_8_fu_2134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln555_7_fu_2128_p2),32));
    zext_ln555_fu_1282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hi_reg_2407_pp0_iter2_reg),32));
    zext_ln681_1_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Hi_1_fu_745_p2),5));
    zext_ln681_2_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln681_2_fu_815_p3),20));
    zext_ln681_3_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln681_3_fu_823_p2),20));
    zext_ln681_4_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cBn_l_index_reg_2492),6));
    zext_ln681_5_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln681_5_fu_1385_p3),33));
    zext_ln681_6_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln681_6_fu_1393_p2),33));
    zext_ln681_7_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cBn_l_index_1_reg_2508),6));
    zext_ln681_8_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln681_8_fu_1493_p3),33));
    zext_ln681_9_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln681_9_fu_1501_p2),33));
    zext_ln681_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_1_fu_751_p2),5));
end behav;
