// Seed: 3124558882
`define pp_1 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 #(
    parameter id_4 = 32'd3
) (
    input id_2,
    input id_3,
    input logic _id_4,
    output logic id_5
);
  reg id_6;
  always @(negedge id_6) begin
    id_6[id_4[1] : id_4[1]] <= 1;
    if ("") begin
      id_6 <= 1;
    end
  end
endmodule
