<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >110</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >77</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >321</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >213</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thegaussian_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gaussian0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gaussian1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region|thegaussian_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thebb_gaussian_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce|thegaussian_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B7_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B7_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B5_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B5_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B4_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B4_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thegaussian_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_iowr_bl_return_gaussian_unnamed_gaussian7_gaussian0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gaussian1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thebb_gaussian_B3_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thegaussian_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3|thegaussian_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >136</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >136</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x|theiord</TD>
<TD >169</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >132</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_iord_bl_call_gaussian_unnamed_gaussian2_gaussian2_aunroll_x</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian4_gaussian6</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_gaussian3_gaussian5</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gaussians_c0_exit_gaussian1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond41_gaussian2|thei_llvm_fpga_push_i1_notexitcond41_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond41_gaussian2|thei_llvm_fpga_push_i1_notexitcond41_gaussian1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond41_gaussian2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_gaussian1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_gaussian1|thei_llvm_fpga_pipeline_keep_going40_gaussian1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_gaussian1|thei_llvm_fpga_pipeline_keep_going40_gaussian1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_gaussian1|thei_llvm_fpga_pipeline_keep_going40_gaussian1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_gaussian1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gaussians_c0_enter6_gaussian0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region|thegaussian_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thebb_gaussian_B1_start_stall_region</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thegaussian_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start|thegaussian_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B1_start</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going40_gaussian1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4_sr_1_aunroll_x</TD>
<TD >37</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >35</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thegaussian_B2_branch</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian6_gaussian5</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian2|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian2|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv8_replace_phi21_gaussian2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6|thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6|thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian1</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24528_gaussian6</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian0|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian0|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv6_replace_phi22_gaussian0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian5_gaussian4</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thebb_gaussian_B2_stall_region</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2|thegaussian_B2_merge</TD>
<TD >36</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B2_sr_0_aunroll_x</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thegaussian_B4_branch</TD>
<TD >36</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian9_gaussian17</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19|thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian1</TD>
<TD >67</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >64</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_gaussian11_gaussian19</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gaussian15_gaussian23</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian12_gaussian20</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian21|thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian1</TD>
<TD >11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_gaussian13_gaussian21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian14_gaussian22</TD>
<TD >37</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thegaussian_B4_merge_reg_aunroll_x</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian2|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian2|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next719_gaussian2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gaussian10_gaussian18</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thebubble_out_gaussian_B4_merge_reg_aunroll_x_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thebubble_out_gaussian_B4_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian0|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian0|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_fpga_indvars_iv_next920_gaussian0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thebubble_out_gaussian_B4_merge_reg_aunroll_x_3_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thebubble_out_gaussian_B4_merge_reg_aunroll_x_3_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian15|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian15|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast5418_gaussian15</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thebb_gaussian_B4_stall_region</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4|thegaussian_B4_merge</TD>
<TD >71</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian1|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5_sr_1_aunroll_x</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_gaussian3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >206</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0|ms.acl_mid_speed_fifo_inst</TD>
<TD >196</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >199</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian0</TD>
<TD >196</TD>
<TD >92</TD>
<TD >0</TD>
<TD >92</TD>
<TD >195</TD>
<TD >92</TD>
<TD >92</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_data_fifo_aunroll_x</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_gaussians_c0_exit62_gaussian1_aunroll_x</TD>
<TD >106</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_gaussian2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_gaussian2|thei_llvm_fpga_pipeline_keep_going36_gaussian1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_gaussian2|thei_llvm_fpga_pipeline_keep_going36_gaussian1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_gaussian2|thei_llvm_fpga_pipeline_keep_going36_gaussian1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pipeline_keep_going36_gaussian2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond37_gaussian17|thei_llvm_fpga_push_i1_notexitcond37_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond37_gaussian17|thei_llvm_fpga_push_i1_notexitcond37_gaussian1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond37_gaussian17</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i32_i_046_pop9_gaussian4|thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i32_i_046_pop9_gaussian4|thei_llvm_fpga_pop_i32_i_046_pop9_gaussian1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i32_i_046_pop9_gaussian4</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_i_046_push9_gaussian21|thei_llvm_fpga_push_i32_i_046_push9_gaussian1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_i_046_push9_gaussian21|thei_llvm_fpga_push_i32_i_046_push9_gaussian1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_i_046_push9_gaussian21|thei_llvm_fpga_push_i32_i_046_push9_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_i_046_push9_gaussian21|thei_llvm_fpga_push_i32_i_046_push9_gaussian1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_i_046_push9_gaussian21</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_add24_gaussian3|thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_add24_gaussian3|thei_llvm_fpga_ffwd_dest_i32_add24_gaussian1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_add24_gaussian3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian14|thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian14|thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian1</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp24527_gaussian14</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian7|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian7|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian1</TD>
<TD >135</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop8_gaussian7</TD>
<TD >104</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >34</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian1</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >131</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push8_gaussian19</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian6|thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian6|thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian1</TD>
<TD >68</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >66</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_gaussian16_gaussian6</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i32_add43_pop11_gaussian22|thei_llvm_fpga_pop_i32_add43_pop11_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i32_add43_pop11_gaussian22|thei_llvm_fpga_pop_i32_add43_pop11_gaussian1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_pop_i32_add43_pop11_gaussian22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_add43_push11_gaussian23|thei_llvm_fpga_push_i32_add43_push11_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_add43_push11_gaussian23|thei_llvm_fpga_push_i32_add43_push11_gaussian1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_add43_push11_gaussian23|thei_llvm_fpga_push_i32_add43_push11_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_add43_push11_gaussian23|thei_llvm_fpga_push_i32_add43_push11_gaussian1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x|thei_llvm_fpga_push_i32_add43_push11_gaussian23</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_gaussians_c0_enter607_gaussian0_aunroll_x</TD>
<TD >104</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thei_sfc_s_c0_in_for_body4_gaussians_c0_enter607_gaussian1_aunroll_x</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region|thegaussian_B5_merge_reg_aunroll_x</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thebb_gaussian_B5_stall_region</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thegaussian_B5_merge</TD>
<TD >71</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5|thegaussian_B5_branch</TD>
<TD >71</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B5</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_gaussian0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thebb_gaussian_B6_stall_region</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thegaussian_B6_merge</TD>
<TD >39</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6|thegaussian_B6_branch</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going36_gaussian2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian2|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian2|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|theloop_limiter_gaussian2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7_sr_1_aunroll_x</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thegaussian_B7_branch</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thei_llvm_fpga_mem_lm1_gaussian1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23|thereaddata_reg_lm1_gaussian0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian23</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop16_gaussian0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop14_gaussian24</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist30_gaussian_B7_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|push</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4|thei_llvm_fpga_pipeline_keep_going_gaussian4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pipeline_keep_going_gaussian4</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_reg</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43_reg</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push12_gaussian43</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_gaussian39_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_gaussian4_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_gaussian4_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist26_i_first_cleanup_xor_gaussian2_q_65_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_65_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push14_gaussian36</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian55_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_pop19_gaussian54|thei_llvm_fpga_pop_i1_pop19_gaussian54_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_pop19_gaussian54|thei_llvm_fpga_pop_i1_pop19_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_pop19_gaussian54|thei_llvm_fpga_pop_i1_pop19_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_pop19_gaussian54</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_notcmp3546_pop20_gaussian56</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notcmp3546_push20_gaussian57</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian53_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53|thei_llvm_fpga_push_i32_add44_push17_gaussian1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_add44_push17_gaussian53</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|i_masked_gaussian51_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian47_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist28_i_first_cleanup_gaussian1_sel_x_b_65_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1</TD>
<TD >242</TD>
<TD >12</TD>
<TD >130</TD>
<TD >12</TD>
<TD >76</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35</TD>
<TD >137</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|i_mul14_gaussian33_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_i_mul14_gaussian33_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|i_mul14_gaussian33_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|i_mul14_gaussian33_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thei_llvm_fpga_mem_lm32_gaussian1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27|thereaddata_reg_lm32_gaussian1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm32_gaussian27</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast_index30_gaussian26</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1047_push21_gaussian22</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist18_i_llvm_fpga_pop_i1_memdep_phi_pop1047_pop21_gaussian21_out_data_out_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thegaussian_B7_merge_reg_aunroll_x</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian10|thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian10|thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian1</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24526_gaussian10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian28|thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian28|thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_mul11_add1429_gaussian28</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_gaussian_B7_merge_reg_aunroll_x_3_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_gaussian_B7_merge_reg_aunroll_x_3_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_gaussian_B7_merge_reg_aunroll_x_5_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thebubble_out_gaussian_B7_merge_reg_aunroll_x_5_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44|thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44|thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian1</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp24525_gaussian44</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_k_044_pop13_gaussian14</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian38_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38|thei_llvm_fpga_push_i32_k_044_push13_gaussian1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_044_push13_gaussian38</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_mul_add1645_push18_gaussian16</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_k_044_pop13_gaussian14_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thereaddata_reg_lm53_gaussian2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian12|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian12|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a5917_gaussian12</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist12_i_llvm_fpga_pop_i32_mul_add1645_pop18_gaussian15_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist35_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_70_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i2_initerations_pop15_gaussian5</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian7_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7|thei_llvm_fpga_push_i2_initerations_push15_gaussian1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_initerations_push15_gaussian7</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian9_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_add44_pop17_gaussian52|thei_llvm_fpga_pop_i32_add44_pop17_gaussian52_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_add44_pop17_gaussian52|thei_llvm_fpga_pop_i32_add44_pop17_gaussian1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_add44_pop17_gaussian52|thei_llvm_fpga_pop_i32_add44_pop17_gaussian1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_pop_i32_add44_pop17_gaussian52</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >72</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region</TD>
<TD >375</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >330</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thegaussian_B7_merge</TD>
<TD >141</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7</TD>
<TD >445</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >333</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going_gaussian4_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B6_sr_0_aunroll_x</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo|thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo|thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going36_gaussian2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B4_sr_0_aunroll_x</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo|thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo|thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thei_llvm_fpga_pipeline_keep_going40_gaussian1_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function</TD>
<TD >531</TD>
<TD >1</TD>
<TD >257</TD>
<TD >1</TD>
<TD >292</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst|gaussian_internal</TD>
<TD >272</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst|gaussian_internal_inst</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >gaussian_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
