# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder_vhdl.srcs/sources_1/new/half_adder.vhd" \
"../../../../adder_vhdl.srcs/sources_1/new/full_adder.vhd" \
"../../../../adder_vhdl.ip_user_files/bd/lab2_block/ip/lab2_block_half_adder_0_0/sim/lab2_block_half_adder_0_0.vhd" \
"../../../../adder_vhdl.ip_user_files/bd/lab2_block/ip/lab2_block_full_adder_0_0/sim/lab2_block_full_adder_0_0.vhd" \
"../../../../adder_vhdl.ip_user_files/bd/lab2_block/sim/lab2_block.vhd" \
"../../../../adder_vhdl.srcs/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.vhd" \
"../../../../adder_vhdl.srcs/sim_1/new/lab2_block_wrapper_test.vhd" \

# Do not sort compile order
nosort
