# MIPS_CPU
Implement a CPU which supports a subset of MIPS operations using Verilog HDL on FPGA Xilinx Basys 3
