INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/DMux256bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMux256bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computer
WARNING: [VRFC 10-1315] redeclaration of ansi port Reg_a is not allowed [C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Reg_b is not allowed [C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCwrite is not allowed [C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port instraddr is not allowed [C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port instr is not allowed [C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
