============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jun 14 2023  03:46:00 pm
  Module:                 mv_lp_top
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-14125 ps) Setup Check with Pin modA_inst/RA4_reg/CLK->SETB
          Group: upf_clk
     Startpoint: (R) modC_inst/C2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA4_reg/SETB
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1145                  
       Uncertainty:-      50                  
     Required Time:=    -195                  
      Launch Clock:-     200                  
         Data Path:-   13729                  
             Slack:=  -14125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Power                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                      Domain                                        
#----------------------------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)       pd_modc         modC_inst/C2A_reg/CLK             
    981    1181   146      2  0.7  DFFX1_HVT       pd_modc         modC_inst/C2A_reg/Q               
   4627    5808  1878      1  0.5  ISOLORAOX1_HVT  cdn_pd_cdn_ss_5 pd_modc_iso_pg_modc_a_2_UPF_ISO/Q 
   1316    7124   317      1  1.2  AOBUFX1_HVT     cdn_pd_cdn_ss_5 aon_buf/Y                         
   5523   12647  1090      2  2.1  LSUPX1_HVT      pd_top          pd_modc_ls_modc2moda_6_UPF_LS/Y   
   1033   13680   212      1  0.5  DEC24X1_HVT     pd_moda         modA_inst/g420__4319/Y3           
    250   13929   184      1  0.4  NAND2X0_HVT     pd_moda         modA_inst/g411__2398/Y            
      0   13929     -      1    -  DFFSSRX1_HVT    pd_moda         modA_inst/RA4_reg/SETB            
#----------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 2: VIOLATED (-14095 ps) Setup Check with Pin modA_inst/RA4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1124                  
       Uncertainty:-      50                  
     Required Time:=    -174                  
      Launch Clock:-     200                  
         Data Path:-   13721                  
             Slack:=  -14095                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Power                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                      Domain                                        
#----------------------------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)       pd_modd         modD_inst/D2A_reg/CLK             
    991    1191   155      2  1.0  DFFX1_HVT       pd_modd         modD_inst/D2A_reg/Q               
   4634    5825  1878      1  0.5  ISOLORAOX1_HVT  cdn_pd_cdn_ss_5 pd_modd_iso_pg_modd_a_4_UPF_ISO/Q 
   1316    7141   317      1  1.2  AOBUFX1_HVT     cdn_pd_cdn_ss_5 aon_buf171/Y                      
   5562   12703  1090      2  3.9  LSUPX1_HVT      pd_top          pd_modd_ls_modd2moda_9_UPF_LS/Y   
    441   13144   393      1  0.4  INVX4_HVT       pd_moda         modA_inst/fopt450/Y               
    777   13921   172      1  0.4  OA21X1_HVT      pd_moda         modA_inst/g21/Y                   
      0   13921     -      1    -  DFFSSRX1_HVT    pd_moda         modA_inst/RA4_reg/D               
#----------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 3: VIOLATED (-14030 ps) Setup Check with Pin modB_inst/RB4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2B_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     584                  
       Uncertainty:-      50                  
     Required Time:=     366                  
      Launch Clock:-     200                  
         Data Path:-   14196                  
             Slack:=  -14030                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Power                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                      Domain                                        
#----------------------------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)       pd_modd         modD_inst/D2B_reg/CLK             
   1009    1209   176      4  1.7  DFFX1_HVT       pd_modd         modD_inst/D2B_reg/Q               
   4653    5862  1878      1  0.5  ISOLORAOX1_HVT  cdn_pd_cdn_ss_5 pd_modd_iso_pg_modd_b_5_UPF_ISO/Q 
   1316    7177   317      1  1.2  AOBUFX1_HVT     cdn_pd_cdn_ss_5 aon_buf173/Y                      
   5502   12679  1090      2  1.1  LSUPX1_HVT      pd_top          pd_modd_ls_modd2modb_10_UPF_LS/Y  
   1146   13826   240      2  1.1  AO22X1_HVT      pd_modb         modB_inst/g274__1705/Y            
    370   14196   128      1  0.5  OR2X1_HVT       pd_modb         modB_inst/g2__7098/Y              
    200   14396   170      1  0.4  NAND2X0_HVT     pd_modb         modB_inst/g267__3680/Y            
      0   14396     -      1    -  DFFX1_HVT       pd_modb         modB_inst/RB4_reg/D               
#----------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 4: VIOLATED (-6364 ps) Setup Check with Pin modC_inst/C2B_reg/CLK->D
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/C2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     628                  
       Uncertainty:-      50                  
     Required Time:=     322                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-    6326                  
             Slack:=   -6364                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell          Power            Timing Point            
#  (ps)   (ps)   (ps)        (fF)                   Domain                                    
#---------------------------------------------------------------------------------------------
      0     360     0     16 31.6  (arrival)        pd_top  B                                 
     12     372    17      1  1.6  INVX32_HVT       pd_top  g15/Y                             
    283     655   149      2  1.3  DEC24X1_HVT      pd_top  g408__9945/Y3                     
    147     802    95      5  2.0  INVX2_HVT        pd_top  g175/Y                            
    268    1071   141      3  1.2  NBUFFX2_HVT      pd_top  g1/Y                              
   4241    5312  1532      1  0.4  ISOLANDAOX1_HVT  pd_top  pd_moda_iso_pg_moda_c_1_UPF_ISO/Q 
   1374    6686   247      1  0.5  AO21X1_HVT       pd_modc modC_inst/g279__4733/Y            
      0    6686     -      1    -  DFFX1_HVT        pd_modc modC_inst/C2B_reg/D               
#---------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 5: VIOLATED (-6083 ps) Late External Delay Assertion at pin X
          Group: reg2out
     Startpoint: (R) modC_inst/X_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) X
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-    6593                  
             Slack:=   -6083                  

Exceptions/Constraints:
  output_delay             240             ou_del_15_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power          Timing Point           
#  (ps)   (ps)   (ps)        (fF)              Domain                                 
#-------------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)   pd_modc modC_inst/X_reg/CLK            
    996    1196   161      1  1.2  DFFX1_HVT   pd_modc modC_inst/X_reg/Q              
   5597    6793  1101      1  0.0  LSUPX1_HVT  pd_top  pd_modc_ls_modc2top_8_UPF_LS/Y 
      0    6793     -      -    -  (port)      pd_top  X                              
#-------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 6: VIOLATED (-6083 ps) Late External Delay Assertion at pin W
          Group: reg2out
     Startpoint: (R) modD_inst/W_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) W
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-    6593                  
             Slack:=   -6083                  

Exceptions/Constraints:
  output_delay             240             ou_del_14_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power           Timing Point           
#  (ps)   (ps)   (ps)        (fF)              Domain                                  
#--------------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)   pd_modd modD_inst/W_reg/CLK             
    996    1196   161      1  1.2  DFFX1_HVT   pd_modd modD_inst/W_reg/Q               
   5597    6793  1101      1  0.0  LSUPX1_HVT  pd_top  pd_modd_ls_modd2top_11_UPF_LS/Y 
      0    6793     -      -    -  (port)      pd_top  W                               
#--------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 7: VIOLATED (-2369 ps) Setup Check with Pin modD_inst/W_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/W_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     638                  
       Uncertainty:-      50                  
     Required Time:=     312                  
      Launch Clock:-     200                  
         Data Path:-    2481                  
             Slack:=   -2369                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD3_reg/CLK  
   1318    1518   218      1  1.7  SDFFARX1_HVT  pd_modd modD_inst/RD3_reg/Q    
   1162    2681   243      1  0.4  FADDX1_HVT    pd_modd modD_inst/g359__1617/S 
      0    2681     -      1    -  DFFX1_HVT     pd_modd modD_inst/W_reg/D      
#-------------------------------------------------------------------------------



Path 8: VIOLATED (-2333 ps) Setup Check with Pin modD_inst/D2C_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2C_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1337                  
       Uncertainty:-      50                  
     Required Time:=    -387                  
      Launch Clock:-     200                  
         Data Path:-    1746                  
             Slack:=   -2333                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2A_reg/CLK 
   1078    1278   156      2  0.9  DFFX1_HVT     pd_modd modD_inst/D2A_reg/Q   
    155    1433    95      1  0.7  INVX1_HVT     pd_modd modD_inst/fopt363/Y   
    116    1550    90      3  1.2  INVX1_HVT     pd_modd modD_inst/fopt384/Y   
    193    1743   256      2  1.0  NAND2X0_HVT   pd_modd modD_inst/g293__376/Y 
    204    1946   122      1  0.4  INVX0_HVT     pd_modd modD_inst/g377/Y      
      0    1946     -      1    -  SDFFARX1_HVT  pd_modd modD_inst/D2C_reg/SI  
#------------------------------------------------------------------------------



Path 9: VIOLATED (-2250 ps) Setup Check with Pin modB_inst/B2D_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/B2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2D_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1598                  
       Uncertainty:-      50                  
     Required Time:=    -648                  
      Launch Clock:-     200                  
         Data Path:-    1402                  
             Slack:=   -2250                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/B2A_reg/CLK  
   1012    1212   179      3  1.8  DFFX1_HVT     pd_modb modB_inst/B2A_reg/Q    
    390    1602   398      1  0.8  NAND3X0_HVT   pd_modb modB_inst/g272__2802/Y 
      0    1602     -      1    -  SDFFARX1_HVT  pd_modb modB_inst/B2D_reg/SE   
#-------------------------------------------------------------------------------



Path 10: VIOLATED (-2248 ps) Setup Check with Pin modD_inst/D2C_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modD_inst/D2B_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2C_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1600                  
       Uncertainty:-      50                  
     Required Time:=    -650                  
      Launch Clock:-     200                  
         Data Path:-    1398                  
             Slack:=   -2248                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2B_reg/CLK 
   1009    1209   176      4  1.7  DFFX1_HVT     pd_modd modD_inst/D2B_reg/Q   
    389    1598   401      1  0.8  NAND3X0_HVT   pd_modd modD_inst/g354__378/Y 
      0    1598     -      1    -  SDFFARX1_HVT  pd_modd modD_inst/D2C_reg/SE  
#------------------------------------------------------------------------------



Path 11: VIOLATED (-2222 ps) Setup Check with Pin modD_inst/RD4_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modD_inst/D2B_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD4_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1462                  
       Uncertainty:-      50                  
     Required Time:=    -512                  
      Launch Clock:-     200                  
         Data Path:-    1510                  
             Slack:=   -2222                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2B_reg/CLK  
   1104    1304   181      4  1.7  DFFX1_HVT     pd_modd modD_inst/D2B_reg/Q    
    178    1482   105      1  0.5  INVX0_HVT     pd_modd modD_inst/g295/Y       
    228    1710   232      1  0.8  NAND2X0_HVT   pd_modd modD_inst/g292__5107/Y 
      0    1710     -      1    -  SDFFARX1_HVT  pd_modd modD_inst/RD4_reg/SE   
#-------------------------------------------------------------------------------



Path 12: VIOLATED (-2199 ps) Setup Check with Pin modD_inst/D2C_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2C_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1462                  
       Uncertainty:-      50                  
     Required Time:=    -512                  
      Launch Clock:-     200                  
         Data Path:-    1487                  
             Slack:=   -2199                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2A_reg/CLK 
    991    1191   155      2  1.0  DFFX1_HVT     pd_modd modD_inst/D2A_reg/Q   
    143    1334    88      1  0.6  INVX1_HVT     pd_modd modD_inst/fopt363/Y   
    116    1450   102      3  1.3  INVX1_HVT     pd_modd modD_inst/fopt384/Y   
    237    1687   248      2  0.9  NAND2X0_HVT   pd_modd modD_inst/g293__376/Y 
      0    1687     -      2    -  SDFFARX1_HVT  pd_modd modD_inst/D2C_reg/D   
#------------------------------------------------------------------------------



Path 13: VIOLATED (-2059 ps) Setup Check with Pin modD_inst/D2A_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/A2D_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     557                  
       Uncertainty:-      50                  
     Required Time:=     393                  
      Launch Clock:-     200                  
         Data Path:-    2252                  
             Slack:=   -2059                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/A2D_reg/CLK 
   1294    1494   191      2  0.9  SDFFARX1_HVT  pd_moda modA_inst/A2D_reg/Q   
    165    1659    98      1  0.4  INVX0_HVT     pd_modd modD_inst/g64/Y       
    158    1817   174      1  0.4  NAND2X0_HVT   pd_modd modD_inst/g57/Y       
    268    2086   180      1  0.4  NAND2X0_HVT   pd_modd modD_inst/g55/Y       
    367    2452   133      1  0.4  AND2X1_HVT    pd_modd modD_inst/g53/Y       
      0    2452     -      1    -  DFFX1_HVT     pd_modd modD_inst/D2A_reg/D   
#------------------------------------------------------------------------------



Path 14: VIOLATED (-1955 ps) Setup Check with Pin modC_inst/RC4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/C2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     575                  
       Uncertainty:-      50                  
     Required Time:=     375                  
      Launch Clock:-     200                  
         Data Path:-    2130                  
             Slack:=   -1955                  

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)               Domain                        
#-----------------------------------------------------------------------------
      -     200    50     32    -  (arrival)    pd_modc modC_inst/C2A_reg/CLK 
   1071    1271   150      2  0.7  DFFX1_HVT    pd_modc modC_inst/C2A_reg/Q   
    440    1711   158      4  2.1  IBUFFX2_HVT  pd_modc modC_inst/g82/Y       
    218    1929   175      1  0.4  NAND2X0_HVT  pd_modc modC_inst/g79/Y       
    401    2330   158      1  0.4  AO22X1_HVT   pd_modc modC_inst/g78/Y       
      0    2330     -      1    -  DFFX1_HVT    pd_modc modC_inst/RC4_reg/D   
#-----------------------------------------------------------------------------



Path 15: VIOLATED (-1951 ps) Setup Check with Pin modA_inst/Z_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/Z_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     625                  
       Uncertainty:-      50                  
     Required Time:=     325                  
      Launch Clock:-     200                  
         Data Path:-    2075                  
             Slack:=   -1951                  

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power       Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                          
#--------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA3_reg/CLK   
   1294    1494   191      1  0.9  SDFFARX1_HVT  pd_moda modA_inst/RA3_reg/Q     
    782    2275   226      1  0.4  HADDX1_HVT    pd_moda modA_inst/g351__6783/SO 
      0    2275     -      1    -  DFFX1_HVT     pd_moda modA_inst/Z_reg/D       
#--------------------------------------------------------------------------------



Path 16: VIOLATED (-1918 ps) Setup Check with Pin modD_inst/RD4_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modD_inst/D2C_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modD_inst/RD4_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1323                  
       Uncertainty:-      50                  
     Required Time:=    -373                  
      Launch Clock:-     200                  
         Data Path:-    1345                  
             Slack:=   -1918                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2C_reg/CLK 
   1345    1545   250      4  2.7  SDFFARX1_HVT  pd_modd modD_inst/D2C_reg/Q   
      0    1545     -      4    -  SDFFARX1_HVT  pd_modd modD_inst/RD4_reg/SI  
#------------------------------------------------------------------------------



Path 17: VIOLATED (-1910 ps) Setup Check with Pin modC_inst/RC3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modC_inst/RC2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/RC3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1338                  
       Uncertainty:-      50                  
     Required Time:=    -388                  
      Launch Clock:-     200                  
         Data Path:-    1321                  
             Slack:=   -1910                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modc modC_inst/RC2_reg/CLK 
   1321    1521   221      3  1.8  SDFFARX1_HVT  pd_modc modC_inst/RC2_reg/Q   
      0    1521     -      3    -  SDFFARX1_HVT  pd_modc modC_inst/RC3_reg/SE  
#------------------------------------------------------------------------------



Path 18: VIOLATED (-1908 ps) Setup Check with Pin modC_inst/C2D_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/C2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/C2D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     591                  
       Uncertainty:-      50                  
     Required Time:=     359                  
      Launch Clock:-     200                  
         Data Path:-    2067                  
             Slack:=   -1908                  

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)               Domain                        
#-----------------------------------------------------------------------------
      -     200    50     32    -  (arrival)    pd_modc modC_inst/C2A_reg/CLK 
   1071    1271   150      2  0.7  DFFX1_HVT    pd_modc modC_inst/C2A_reg/Q   
    440    1711   158      4  2.1  IBUFFX2_HVT  pd_modc modC_inst/g82/Y       
    153    1864    97      2  0.9  INVX1_HVT    pd_modc modC_inst/g128/Y      
    172    2036   181      1  0.5  NAND2X0_HVT  pd_modc modC_inst/g23/Y       
    231    2267   179      1  0.4  NAND2X0_HVT  pd_modc modC_inst/g359/Y      
      0    2267     -      1    -  DFFX1_HVT    pd_modc modC_inst/C2D_reg/D   
#-----------------------------------------------------------------------------



Path 19: VIOLATED (-1882 ps) Setup Check with Pin modD_inst/RD3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modD_inst/RD2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modD_inst/RD3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1326                  
       Uncertainty:-      50                  
     Required Time:=    -376                  
      Launch Clock:-     200                  
         Data Path:-    1306                  
             Slack:=   -1882                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD2_reg/CLK 
   1306    1506   205      2  1.3  SDFFARX1_HVT  pd_modd modD_inst/RD2_reg/Q   
      0    1506     -      2    -  SDFFARX1_HVT  pd_modd modD_inst/RD3_reg/SE  
#------------------------------------------------------------------------------



Path 20: VIOLATED (-1877 ps) Setup Check with Pin modA_inst/RA3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modA_inst/RA2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1323                  
       Uncertainty:-      50                  
     Required Time:=    -373                  
      Launch Clock:-     200                  
         Data Path:-    1303                  
             Slack:=   -1877                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA2_reg/CLK 
   1303    1503   201      2  1.2  SDFFARX1_HVT  pd_moda modA_inst/RA2_reg/Q   
      0    1503     -      2    -  SDFFARX1_HVT  pd_moda modA_inst/RA3_reg/SE  
#------------------------------------------------------------------------------



Path 21: VIOLATED (-1818 ps) Setup Check with Pin modC_inst/RC1_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/RC1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     586                  
       Uncertainty:-      50                  
     Required Time:=     364                  
      Launch Clock:-     200                  
         Data Path:-    1983                  
             Slack:=   -1818                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modc modC_inst/RC2_reg/CLK  
   1321    1521   221      3  1.8  SDFFARX1_HVT  pd_modc modC_inst/RC2_reg/Q    
    346    1867   308      1  0.4  NAND3X0_HVT   pd_modc modC_inst/g327__7410/Y 
    316    2183   188      1  0.5  NAND3X0_HVT   pd_modc modC_inst/g325__345/Y  
      0    2183     -      1    -  DFFX1_HVT     pd_modc modC_inst/RC1_reg/D    
#-------------------------------------------------------------------------------



Path 22: VIOLATED (-1817 ps) Setup Check with Pin modA_inst/A2D_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modA_inst/A2C_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2D_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1441                  
       Uncertainty:-      50                  
     Required Time:=    -491                  
      Launch Clock:-     200                  
         Data Path:-    1126                  
             Slack:=   -1817                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/A2C_reg/CLK 
   1126    1326   206      5  2.5  DFFX1_HVT     pd_moda modA_inst/A2C_reg/Q   
      0    1326     -      5    -  SDFFARX1_HVT  pd_moda modA_inst/A2D_reg/SE  
#------------------------------------------------------------------------------



Path 23: VIOLATED (-1798 ps) Setup Check with Pin modB_inst/Y_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modB_inst/RB3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/Y_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1414                  
       Uncertainty:-      50                  
     Required Time:=    -464                  
      Launch Clock:-     200                  
         Data Path:-    1134                  
             Slack:=   -1798                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB3_reg/CLK 
   1134    1334   156      1  0.4  SDFFARX1_HVT  pd_modb modB_inst/RB3_reg/Q   
      0    1334     -      1    -  SDFFARX1_HVT  pd_modb modB_inst/Y_reg/D     
#------------------------------------------------------------------------------



Path 24: VIOLATED (-1779 ps) Setup Check with Pin modB_inst/B2C_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/B2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2C_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1422                  
       Uncertainty:-      50                  
     Required Time:=    -472                  
      Launch Clock:-     200                  
         Data Path:-    1107                  
             Slack:=   -1779                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/B2A_reg/CLK 
   1107    1307   184      3  1.8  DFFX1_HVT     pd_modb modB_inst/B2A_reg/Q   
      0    1307     -      3    -  SDFFARX1_HVT  pd_modb modB_inst/B2C_reg/SE  
#------------------------------------------------------------------------------



Path 25: VIOLATED (-1768 ps) Setup Check with Pin modB_inst/RB2_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/RB1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1417                  
       Uncertainty:-      50                  
     Required Time:=    -467                  
      Launch Clock:-     200                  
         Data Path:-    1101                  
             Slack:=   -1768                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB1_reg/CLK 
   1101    1301   178      2  1.6  DFFX1_HVT     pd_modb modB_inst/RB1_reg/Q   
      0    1301     -      2    -  SDFFARX1_HVT  pd_modb modB_inst/RB2_reg/SE  
#------------------------------------------------------------------------------



Path 26: VIOLATED (-1768 ps) Setup Check with Pin modB_inst/RB3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/RB1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1417                  
       Uncertainty:-      50                  
     Required Time:=    -467                  
      Launch Clock:-     200                  
         Data Path:-    1101                  
             Slack:=   -1768                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB1_reg/CLK 
   1101    1301   178      2  1.6  DFFX1_HVT     pd_modb modB_inst/RB1_reg/Q   
      0    1301     -      2    -  SDFFARX1_HVT  pd_modb modB_inst/RB3_reg/SE  
#------------------------------------------------------------------------------



Path 27: VIOLATED (-1750 ps) Setup Check with Pin modB_inst/RB3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modB_inst/RB2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1411                  
       Uncertainty:-      50                  
     Required Time:=    -461                  
      Launch Clock:-     200                  
         Data Path:-    1089                  
             Slack:=   -1750                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB2_reg/CLK 
    841    1041   296      2  0.9  SDFFARX1_HVT  pd_modb modB_inst/RB2_reg/QN  
    248    1289   151      2  0.8  INVX0_HVT     pd_modb modB_inst/g342/Y      
      0    1289     -      2    -  SDFFARX1_HVT  pd_modb modB_inst/RB3_reg/D   
#------------------------------------------------------------------------------



Path 28: VIOLATED (-1737 ps) Setup Check with Pin modD_inst/RD3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1412                  
       Uncertainty:-      50                  
     Required Time:=    -462                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1737                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD1_reg/CLK 
   1074    1274   153      2  0.8  DFFX1_HVT     pd_modd modD_inst/RD1_reg/Q   
      0    1274     -      2    -  SDFFARX1_HVT  pd_modd modD_inst/RD3_reg/D   
#------------------------------------------------------------------------------



Path 29: VIOLATED (-1737 ps) Setup Check with Pin modC_inst/RC3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1412                  
       Uncertainty:-      50                  
     Required Time:=    -462                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1737                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modc modC_inst/RC1_reg/CLK 
   1074    1274   153      2  0.8  DFFX1_HVT     pd_modc modC_inst/RC1_reg/Q   
      0    1274     -      2    -  SDFFARX1_HVT  pd_modc modC_inst/RC3_reg/D   
#------------------------------------------------------------------------------



Path 30: VIOLATED (-1737 ps) Setup Check with Pin modA_inst/RA2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1412                  
       Uncertainty:-      50                  
     Required Time:=    -462                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1737                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA1_reg/CLK 
   1074    1274   153      2  0.8  DFFX1_HVT     pd_moda modA_inst/RA1_reg/Q   
      0    1274     -      2    -  SDFFARX1_HVT  pd_moda modA_inst/RA2_reg/D   
#------------------------------------------------------------------------------



Path 31: VIOLATED (-1737 ps) Setup Check with Pin modA_inst/RA3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1412                  
       Uncertainty:-      50                  
     Required Time:=    -462                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1737                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA1_reg/CLK 
   1074    1274   153      2  0.8  DFFX1_HVT     pd_moda modA_inst/RA1_reg/Q   
      0    1274     -      2    -  SDFFARX1_HVT  pd_moda modA_inst/RA3_reg/D   
#------------------------------------------------------------------------------



Path 32: VIOLATED (-1721 ps) Setup Check with Pin modB_inst/Y_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/RB4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/Y_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1397                  
       Uncertainty:-      50                  
     Required Time:=    -447                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1721                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB4_reg/CLK 
   1074    1274   153      1  0.8  DFFX1_HVT     pd_modb modB_inst/RB4_reg/Q   
      0    1274     -      1    -  SDFFARX1_HVT  pd_modb modB_inst/Y_reg/SE    
#------------------------------------------------------------------------------



Path 33: VIOLATED (-1679 ps) Setup Check with Pin modD_inst/RD2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1354                  
       Uncertainty:-      50                  
     Required Time:=    -404                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1679                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD1_reg/CLK 
   1074    1274   153      2  0.8  DFFX1_HVT     pd_modd modD_inst/RD1_reg/Q   
      0    1274     -      2    -  SDFFARX1_HVT  pd_modd modD_inst/RD2_reg/SI  
#------------------------------------------------------------------------------



Path 34: VIOLATED (-1679 ps) Setup Check with Pin modC_inst/RC2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1354                  
       Uncertainty:-      50                  
     Required Time:=    -404                  
      Launch Clock:-     200                  
         Data Path:-    1074                  
             Slack:=   -1679                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modc modC_inst/RC1_reg/CLK 
   1074    1274   153      2  0.8  DFFX1_HVT     pd_modc modC_inst/RC1_reg/Q   
      0    1274     -      2    -  SDFFARX1_HVT  pd_modc modC_inst/RC2_reg/SI  
#------------------------------------------------------------------------------



Path 35: VIOLATED (-1678 ps) Setup Check with Pin modD_inst/D2B_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     582                  
       Uncertainty:-      50                  
     Required Time:=     368                  
      Launch Clock:-     200                  
         Data Path:-    1845                  
             Slack:=   -1678                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)              Domain                        
#----------------------------------------------------------------------------
      -     200    50     32    -  (arrival)   pd_modd modD_inst/D2A_reg/CLK 
   1078    1278   156      2  0.9  DFFX1_HVT   pd_modd modD_inst/D2A_reg/Q   
    155    1433    95      1  0.7  INVX1_HVT   pd_modd modD_inst/fopt363/Y   
    116    1550    90      3  1.2  INVX1_HVT   pd_modd modD_inst/fopt384/Y   
    496    2045   168      1  0.4  AO21X1_HVT  pd_modd modD_inst/g352__385/Y 
      0    2045     -      1    -  DFFX1_HVT   pd_modd modD_inst/D2B_reg/D   
#----------------------------------------------------------------------------



Path 36: VIOLATED (-1677 ps) Setup Check with Pin modA_inst/RA1_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     586                  
       Uncertainty:-      50                  
     Required Time:=     364                  
      Launch Clock:-     200                  
         Data Path:-    1840                  
             Slack:=   -1677                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA2_reg/CLK 
   1303    1503   201      2  1.2  SDFFARX1_HVT  pd_moda modA_inst/RA2_reg/Q   
    537    2040   189      1  0.5  AO21X1_HVT    pd_moda modA_inst/g299__489/Y 
      0    2040     -      1    -  DFFX1_HVT     pd_moda modA_inst/RA1_reg/D   
#------------------------------------------------------------------------------



Path 37: VIOLATED (-1670 ps) Setup Check with Pin modA_inst/A2C_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/A2B_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/A2C_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     590                  
       Uncertainty:-      50                  
     Required Time:=     360                  
      Launch Clock:-     200                  
         Data Path:-    1830                  
             Slack:=   -1670                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/A2B_reg/CLK  
   1290    1490   188      2  0.8  SDFFARX1_HVT  pd_moda modA_inst/A2B_reg/Q    
    540    2030   194      1  0.5  AND3X1_HVT    pd_moda modA_inst/g345__5526/Y 
      0    2030     -      1    -  DFFX1_HVT     pd_moda modA_inst/A2C_reg/D    
#-------------------------------------------------------------------------------



Path 38: VIOLATED (-1621 ps) Setup Check with Pin modC_inst/X_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/X_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     610                  
       Uncertainty:-      50                  
     Required Time:=     340                  
      Launch Clock:-     200                  
         Data Path:-    1761                  
             Slack:=   -1621                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)               Domain                         
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)    pd_modc modC_inst/RC4_reg/CLK  
   1091    1291   169      1  1.3  DFFX1_HVT    pd_modc modC_inst/RC4_reg/Q    
    670    1961   221      1  0.5  XNOR2X2_HVT  pd_modc modC_inst/g274__7482/Y 
      0    1961     -      1    -  DFFX1_HVT    pd_modc modC_inst/X_reg/D      
#------------------------------------------------------------------------------



Path 39: VIOLATED (-1616 ps) Setup Check with Pin modD_inst/RD1_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modD_inst/RD1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     581                  
       Uncertainty:-      50                  
     Required Time:=     369                  
      Launch Clock:-     200                  
         Data Path:-    1785                  
             Slack:=   -1616                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD2_reg/CLK 
   1306    1506   205      2  1.3  SDFFARX1_HVT  pd_modd modD_inst/RD2_reg/Q   
    245    1752   182      1  0.4  NAND2X0_HVT   pd_modd modD_inst/g19/Y       
    233    1985   181      1  0.5  NAND2X0_HVT   pd_modd modD_inst/g18/Y       
      0    1985     -      1    -  DFFX1_HVT     pd_modd modD_inst/RD1_reg/D   
#------------------------------------------------------------------------------



Path 40: VIOLATED (-1594 ps) Setup Check with Pin modA_inst/RA4_reg/CLK->RSTB
          Group: upf_clk
     Startpoint: (R) modB_inst/B2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA4_reg/RSTB
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1161                  
       Uncertainty:-      50                  
     Required Time:=    -211                  
      Launch Clock:-     200                  
         Data Path:-    1182                  
             Slack:=   -1594                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/B2A_reg/CLK  
   1012    1212   179      3  1.8  DFFX1_HVT     pd_modb modB_inst/B2A_reg/Q    
    171    1382   105      1  0.7  INVX0_HVT     pd_moda modA_inst/g281/Y       
      0    1382     -      1    -  DFFSSRX1_HVT  pd_moda modA_inst/RA4_reg/RSTB 
#-------------------------------------------------------------------------------



Path 41: VIOLATED (-1577 ps) Setup Check with Pin modC_inst/C2A_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2C_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/C2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     551                  
       Uncertainty:-      50                  
     Required Time:=     399                  
      Launch Clock:-     200                  
         Data Path:-    1776                  
             Slack:=   -1577                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2C_reg/CLK 
   1345    1545   250      4  2.7  SDFFARX1_HVT  pd_modd modD_inst/D2C_reg/Q   
    431    1976   140      1  0.5  AND2X1_HVT    pd_modc modC_inst/g357/Y      
      0    1976     -      1    -  DFFX1_HVT     pd_modc modC_inst/C2A_reg/D   
#------------------------------------------------------------------------------



Path 42: VIOLATED (-1502 ps) Setup Check with Pin modB_inst/B2C_reg/CLK->SI
          Group: in2reg
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2C_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1336                  
       Uncertainty:-      50                  
     Required Time:=    -386                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     756                  
             Slack:=   -1502                  

Exceptions/Constraints:
  input_delay             160             in_del 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                       
#-----------------------------------------------------------------------------
      0     360     0     14 26.8  (arrival)     pd_top  A                    
     22     382    38      3  1.3  INVX4_HVT     pd_top  g551/Y               
    532     914   252      5  2.0  AO22X1_HVT    pd_top  g20/Y                
    202    1116   120      1  0.4  INVX0_HVT     pd_modb modB_inst/g3/Y       
      0    1116     -      1    -  SDFFARX1_HVT  pd_modb modB_inst/B2C_reg/SI 
#-----------------------------------------------------------------------------



Path 43: VIOLATED (-1496 ps) Setup Check with Pin modB_inst/RB1_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modB_inst/RB2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     583                  
       Uncertainty:-      50                  
     Required Time:=     367                  
      Launch Clock:-     200                  
         Data Path:-    1663                  
             Slack:=   -1496                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB2_reg/CLK  
    841    1041   296      2  0.9  SDFFARX1_HVT  pd_modb modB_inst/RB2_reg/QN   
    248    1289   151      2  0.8  INVX0_HVT     pd_modb modB_inst/g342/Y       
    574    1863   168      1  0.4  AO21X1_HVT    pd_modb modB_inst/g139__5115/Y 
      0    1863     -      1    -  DFFX1_HVT     pd_modb modB_inst/RB1_reg/D    
#-------------------------------------------------------------------------------



Path 44: VIOLATED (-1480 ps) Setup Check with Pin modB_inst/RB2_reg/CLK->SI
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1332                  
       Uncertainty:-      50                  
     Required Time:=    -382                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     739                  
             Slack:=   -1480                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      0     360     0     16 31.6  (arrival)     pd_top  B                      
     29     389    55      1  0.4  INVX1_HVT     pd_modb modB_inst/g287/Y       
    521     910   230      3  1.4  AO22X1_HVT    pd_modb modB_inst/g281__5122/Y 
    188    1099   112      1  0.4  INVX0_HVT     pd_modb modB_inst/g280/Y       
      0    1099     -      1    -  SDFFARX1_HVT  pd_modb modB_inst/RB2_reg/SI   
#-------------------------------------------------------------------------------



Path 45: VIOLATED (-1462 ps) Setup Check with Pin modD_inst/RD2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1487                  
       Uncertainty:-      50                  
     Required Time:=    -537                  
      Launch Clock:-     200                  
         Data Path:-     725                  
             Slack:=   -1462                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD1_reg/CLK 
    725     925   293      2  0.8  DFFX1_HVT     pd_modd modD_inst/RD1_reg/QN  
      0     925     -      2    -  SDFFARX1_HVT  pd_modd modD_inst/RD2_reg/D   
#------------------------------------------------------------------------------



Path 46: VIOLATED (-1462 ps) Setup Check with Pin modC_inst/RC2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1487                  
       Uncertainty:-      50                  
     Required Time:=    -537                  
      Launch Clock:-     200                  
         Data Path:-     725                  
             Slack:=   -1462                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modc modC_inst/RC1_reg/CLK 
    725     925   293      2  0.8  DFFX1_HVT     pd_modc modC_inst/RC1_reg/QN  
      0     925     -      2    -  SDFFARX1_HVT  pd_modc modC_inst/RC2_reg/D   
#------------------------------------------------------------------------------



Path 47: VIOLATED (-1462 ps) Setup Check with Pin modA_inst/A2B_reg/CLK->SI
          Group: in2reg
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2B_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1330                  
       Uncertainty:-      50                  
     Required Time:=    -380                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     722                  
             Slack:=   -1462                  

Exceptions/Constraints:
  input_delay             160             in_del 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                       
#-----------------------------------------------------------------------------
      0     360     0     14 26.8  (arrival)     pd_top  A                    
     22     382    38      3  1.3  INVX4_HVT     pd_top  g551/Y               
    518     900   219      3  1.1  AO22X1_HVT    pd_top  g550/Y               
    182    1082   108      1  0.4  INVX0_HVT     pd_moda modA_inst/fopt/Y     
      0    1082     -      1    -  SDFFARX1_HVT  pd_moda modA_inst/A2B_reg/SI 
#-----------------------------------------------------------------------------



Path 48: VIOLATED (-1458 ps) Setup Check with Pin modD_inst/RD3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modD_inst/RD3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1355                  
       Uncertainty:-      50                  
     Required Time:=    -405                  
      Launch Clock:-     200                  
         Data Path:-     854                  
             Slack:=   -1458                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/RD1_reg/CLK 
    854    1054   307      2  0.9  DFFX1_HVT     pd_modd modD_inst/RD1_reg/QN  
      0    1054     -      2    -  SDFFARX1_HVT  pd_modd modD_inst/RD3_reg/SI  
#------------------------------------------------------------------------------



Path 49: VIOLATED (-1458 ps) Setup Check with Pin modC_inst/RC3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/RC3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1355                  
       Uncertainty:-      50                  
     Required Time:=    -405                  
      Launch Clock:-     200                  
         Data Path:-     854                  
             Slack:=   -1458                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modc modC_inst/RC1_reg/CLK 
    854    1054   307      2  0.9  DFFX1_HVT     pd_modc modC_inst/RC1_reg/QN  
      0    1054     -      2    -  SDFFARX1_HVT  pd_modc modC_inst/RC3_reg/SI  
#------------------------------------------------------------------------------



Path 50: VIOLATED (-1449 ps) Setup Check with Pin modA_inst/RA2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1352                  
       Uncertainty:-      50                  
     Required Time:=    -402                  
      Launch Clock:-     200                  
         Data Path:-     847                  
             Slack:=   -1449                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA1_reg/CLK 
    847    1047   303      2  0.8  DFFX1_HVT     pd_moda modA_inst/RA1_reg/QN  
      0    1047     -      2    -  SDFFARX1_HVT  pd_moda modA_inst/RA2_reg/SI  
#------------------------------------------------------------------------------



Path 51: VIOLATED (-1449 ps) Setup Check with Pin modA_inst/RA3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1352                  
       Uncertainty:-      50                  
     Required Time:=    -402                  
      Launch Clock:-     200                  
         Data Path:-     847                  
             Slack:=   -1449                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_moda modA_inst/RA1_reg/CLK 
    847    1047   303      2  0.8  DFFX1_HVT     pd_moda modA_inst/RA1_reg/QN  
      0    1047     -      2    -  SDFFARX1_HVT  pd_moda modA_inst/RA3_reg/SI  
#------------------------------------------------------------------------------



Path 52: VIOLATED (-1440 ps) Setup Check with Pin modB_inst/RB3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modB_inst/RB2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/RB3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1348                  
       Uncertainty:-      50                  
     Required Time:=    -398                  
      Launch Clock:-     200                  
         Data Path:-     841                  
             Slack:=   -1440                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB2_reg/CLK 
    841    1041   296      2  0.9  SDFFARX1_HVT  pd_modb modB_inst/RB2_reg/QN  
      0    1041     -      2    -  SDFFARX1_HVT  pd_modb modB_inst/RB3_reg/SI  
#------------------------------------------------------------------------------



Path 53: VIOLATED (-1415 ps) Setup Check with Pin modB_inst/B2C_reg/CLK->D
          Group: in2reg
     Startpoint: (R) A
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2C_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1440                  
       Uncertainty:-      50                  
     Required Time:=    -490                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     565                  
             Slack:=   -1415                  

Exceptions/Constraints:
  input_delay             160             in_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point     
#  (ps)   (ps)   (ps)        (fF)                Domain                      
#----------------------------------------------------------------------------
      0     360     0     14 28.1  (arrival)     pd_top  A                   
     24     385    38      3  1.3  INVX4_HVT     pd_top  g551/Y              
    540     925   205      5  1.9  AO22X1_HVT    pd_top  g20/Y               
      0     925     -      5    -  SDFFARX1_HVT  pd_modb modB_inst/B2C_reg/D 
#----------------------------------------------------------------------------



Path 54: VIOLATED (-1399 ps) Setup Check with Pin modB_inst/RB2_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1430                  
       Uncertainty:-      50                  
     Required Time:=    -480                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     559                  
             Slack:=   -1399                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      0     360     0     16 33.2  (arrival)     pd_top  B                      
     30     390    49      1  0.4  INVX1_HVT     pd_modb modB_inst/g287/Y       
    529     919   187      3  1.3  AO22X1_HVT    pd_modb modB_inst/g281__5122/Y 
      0     919     -      3    -  SDFFARX1_HVT  pd_modb modB_inst/RB2_reg/D    
#-------------------------------------------------------------------------------



Path 55: VIOLATED (-1391 ps) Setup Check with Pin modB_inst/Y_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modB_inst/RB3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/Y_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1332                  
       Uncertainty:-      50                  
     Required Time:=    -382                  
      Launch Clock:-     200                  
         Data Path:-     809                  
             Slack:=   -1391                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/RB3_reg/CLK 
    809    1009   267      1  0.4  SDFFARX1_HVT  pd_modb modB_inst/RB3_reg/QN  
      0    1009     -      1    -  SDFFARX1_HVT  pd_modb modB_inst/Y_reg/SI    
#------------------------------------------------------------------------------



Path 56: VIOLATED (-1380 ps) Setup Check with Pin modA_inst/A2B_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1425                  
       Uncertainty:-      50                  
     Required Time:=    -475                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     545                  
             Slack:=   -1380                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point     
#  (ps)   (ps)   (ps)        (fF)                Domain                      
#----------------------------------------------------------------------------
      0     360     0     16 33.2  (arrival)     pd_top  B                   
     28     388    46      2  0.8  INVX2_HVT     pd_top  g552/Y              
    517     905   177      3  1.0  AO22X1_HVT    pd_top  g550/Y              
      0     905     -      3    -  SDFFARX1_HVT  pd_moda modA_inst/A2B_reg/D 
#----------------------------------------------------------------------------



Path 57: VIOLATED (-1365 ps) Setup Check with Pin modD_inst/RD4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2C_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1446                  
       Uncertainty:-      50                  
     Required Time:=    -496                  
      Launch Clock:-     200                  
         Data Path:-     669                  
             Slack:=   -1365                  

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modd modD_inst/D2C_reg/CLK 
    669     869   216      1  0.4  SDFFARX1_HVT  pd_modd modD_inst/D2C_reg/QN  
      0     869     -      1    -  SDFFARX1_HVT  pd_modd modD_inst/RD4_reg/D   
#------------------------------------------------------------------------------



Path 58: VIOLATED (-1360 ps) Setup Check with Pin modA_inst/RA2_reg/CLK->SE
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1422                  
       Uncertainty:-      50                  
     Required Time:=    -472                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     528                  
             Slack:=   -1360                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                        
#------------------------------------------------------------------------------
      0     360     0     16 33.2  (arrival)     pd_top  B                     
     19     379    28      3  1.2  INVX8_HVT     pd_moda modA_inst/g491/Y      
    509     888   184      2  1.2  AO22X1_HVT    pd_moda modA_inst/g413__490/Y 
      0     888     -      2    -  SDFFARX1_HVT  pd_moda modA_inst/RA2_reg/SE  
#------------------------------------------------------------------------------



Path 59: VIOLATED (-1335 ps) Setup Check with Pin modA_inst/A2B_reg/CLK->SE
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2B_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1412                  
       Uncertainty:-      50                  
     Required Time:=    -462                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     513                  
             Slack:=   -1335                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#-----------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power        Timing Point         
#  (ps)   (ps)   (ps)        (fF)                Domain                             
#-----------------------------------------------------------------------------------
      0     360     0     16 33.2  (arrival)     pd_top  B                          
     19     379    28      3  1.2  INVX8_HVT     pd_moda modA_inst/g491/Y           
    494     873   171      1  0.8  AO22X1_HVT    pd_moda modA_inst/g413__6260_dup/Y 
      0     873     -      1    -  SDFFARX1_HVT  pd_moda modA_inst/A2B_reg/SE       
#-----------------------------------------------------------------------------------



Path 60: VIOLATED (-1047 ps) Setup Check with Pin modD_inst/RD2_reg/CLK->SE
          Group: in2reg
     Startpoint: (R) E
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1463                  
       Uncertainty:-      50                  
     Required Time:=    -513                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     174                  
             Slack:=   -1047                  

Exceptions/Constraints:
  input_delay             160             in_del_4_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      0     360     0      7  5.2  (arrival)     pd_top  E                      
    174     534   233      1  0.8  NAND2X0_HVT   pd_modd modD_inst/g355__3680/Y 
      0     534     -      1    -  SDFFARX1_HVT  pd_modd modD_inst/RD2_reg/SE   
#-------------------------------------------------------------------------------



Path 61: VIOLATED (-1047 ps) Setup Check with Pin modC_inst/RC2_reg/CLK->SE
          Group: in2reg
     Startpoint: (R) D
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1463                  
       Uncertainty:-      50                  
     Required Time:=    -513                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     174                  
             Slack:=   -1047                  

Exceptions/Constraints:
  input_delay             160             in_del_3_1 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)                Domain                         
#-------------------------------------------------------------------------------
      0     360     0      9  6.2  (arrival)     pd_top  D                      
    174     534   233      1  0.8  NAND2X0_HVT   pd_modc modC_inst/g284__2883/Y 
      0     534     -      1    -  SDFFARX1_HVT  pd_modc modC_inst/RC2_reg/SE   
#-------------------------------------------------------------------------------



Path 62: VIOLATED (-947 ps) Setup Check with Pin modB_inst/B2A_reg/CLK->D
          Group: in2reg
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/B2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     551                  
       Uncertainty:-      50                  
     Required Time:=     399                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     986                  
             Slack:=    -947                  

Exceptions/Constraints:
  input_delay             160             in_del 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power      Timing Point       
#  (ps)   (ps)   (ps)        (fF)              Domain                         
#-----------------------------------------------------------------------------
      0     360     0     14 26.8  (arrival)   pd_top  A                      
     22     382    38      3  1.3  INVX4_HVT   pd_top  g551/Y                 
    532     914   252      5  2.0  AO22X1_HVT  pd_top  g20/Y                  
    432    1346   140      1  0.5  AND2X1_HVT  pd_modb modB_inst/g284__8246/Y 
      0    1346     -      1    -  DFFX1_HVT   pd_modb modB_inst/B2A_reg/D    
#-----------------------------------------------------------------------------



Path 63: VIOLATED (-812 ps) Setup Check with Pin modB_inst/B2D_reg/CLK->D
          Group: in2reg
     Startpoint: (R) A
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1363                  
       Uncertainty:-      50                  
     Required Time:=    -413                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-      39                  
             Slack:=    -812                  

Exceptions/Constraints:
  input_delay             160             in_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point     
#  (ps)   (ps)   (ps)        (fF)                Domain                      
#----------------------------------------------------------------------------
      0     360     0     14 28.1  (arrival)     pd_top  A                   
     39     400    66      2  0.8  INVX1_HVT     pd_modb modB_inst/g285/Y    
      0     400     -      2    -  SDFFARX1_HVT  pd_modb modB_inst/B2D_reg/D 
#----------------------------------------------------------------------------



Path 64: VIOLATED (-777 ps) Setup Check with Pin modA_inst/A2D_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1348                  
       Uncertainty:-      50                  
     Required Time:=    -398                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-      19                  
             Slack:=    -777                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point     
#  (ps)   (ps)   (ps)        (fF)                Domain                      
#----------------------------------------------------------------------------
      0     360     0     16 33.2  (arrival)     pd_top  B                   
     19     379    28      3  1.2  INVX8_HVT     pd_moda modA_inst/g491/Y    
      0     379     -      3    -  SDFFARX1_HVT  pd_moda modA_inst/A2D_reg/D 
#----------------------------------------------------------------------------



Path 65: VIOLATED (-746 ps) Late External Delay Assertion at pin Y
          Group: reg2out
     Startpoint: (R) modB_inst/Y_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) Y
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-    1256                  
             Slack:=    -746                  

Exceptions/Constraints:
  output_delay             240             ou_del_16_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point     
#  (ps)   (ps)   (ps)        (fF)                Domain                      
#----------------------------------------------------------------------------
      -     200    50     32    -  (arrival)     pd_modb modB_inst/Y_reg/CLK 
   1256    1456   160      1  0.0  SDFFARX1_HVT  pd_modb modB_inst/Y_reg/Q   
      0    1456     -      -    -  (port)        pd_top  Y                   
#----------------------------------------------------------------------------



Path 66: VIOLATED (-686 ps) Setup Check with Pin modB_inst/B2D_reg/CLK->SI
          Group: in2reg
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2D_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1276                  
       Uncertainty:-      50                  
     Required Time:=    -326                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-       0                  
             Slack:=    -686                  

Exceptions/Constraints:
  input_delay             160             in_del 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                       
#-----------------------------------------------------------------------------
      0     360     0     14 26.8  (arrival)     pd_top  A                    
      0     360     -     14    -  SDFFARX1_HVT  pd_modb modB_inst/B2D_reg/SI 
#-----------------------------------------------------------------------------



Path 67: VIOLATED (-686 ps) Setup Check with Pin modA_inst/A2D_reg/CLK->SI
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2D_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-    1276                  
       Uncertainty:-      50                  
     Required Time:=    -326                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-       0                  
             Slack:=    -686                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell        Power     Timing Point      
#  (ps)   (ps)   (ps)        (fF)                Domain                       
#-----------------------------------------------------------------------------
      0     360     0     16 31.6  (arrival)     pd_top  B                    
      0     360     -     16    -  SDFFARX1_HVT  pd_moda modA_inst/A2D_reg/SI 
#-----------------------------------------------------------------------------



Path 68: VIOLATED (-530 ps) Late External Delay Assertion at pin Z
          Group: reg2out
     Startpoint: (R) modA_inst/Z_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) Z
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-    1040                  
             Slack:=    -530                  

Exceptions/Constraints:
  output_delay             240             ou_del_17_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load   Cell       Power     Timing Point     
#  (ps)   (ps)   (ps)        (fF)             Domain                      
#-------------------------------------------------------------------------
      -     200    50     32    -  (arrival)  pd_moda modA_inst/Z_reg/CLK 
   1040    1240   128      1  0.0  DFFX1_HVT  pd_moda modA_inst/Z_reg/Q   
      0    1240     -      -    -  (port)     pd_top  Z                   
#-------------------------------------------------------------------------



Path 69: VIOLATED (-398 ps) Late External Delay Assertion at pin T
          Group: in2out
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (R) T
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     667                  
             Slack:=    -398                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del      
  output_delay             240             ou_del_13_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)               Domain                
#---------------------------------------------------------------------
      0     360     0     14 26.8  (arrival)    pd_top A              
     12     372    16      1  0.4  INVX32_HVT   pd_top g463_dup515/Y  
    291     663   305      1  0.4  NAND3X0_HVT  pd_top g391__514/Y    
    365    1028   257      3  0.9  NAND2X0_HVT  pd_top g390__1705/Y   
      0    1028     -      -    -  (port)       pd_top T              
#---------------------------------------------------------------------



Path 70: VIOLATED (-295 ps) Late External Delay Assertion at pin R
          Group: in2out
     Startpoint: (R) A
          Clock: (R) upf_clk
       Endpoint: (F) R
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     565                  
             Slack:=    -295                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del      
  output_delay             240             ou_del_11_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)              Domain                
#--------------------------------------------------------------------
      0     360     0     14 28.1  (arrival)   pd_top A              
     24     385    38      3  1.3  INVX4_HVT   pd_top g551/Y         
    540     925   205      5  1.9  AO22X1_HVT  pd_top g20/Y          
      0     925     -      -    -  (port)      pd_top R              
#--------------------------------------------------------------------



Path 71: VIOLATED (-275 ps) Late External Delay Assertion at pin P
          Group: in2out
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) P
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     545                  
             Slack:=    -275                  

Exceptions/Constraints:
  max_delay                720             del_1      
  input_delay              160             in_del_1_1 
  output_delay             240             ou_del     

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)              Domain                
#--------------------------------------------------------------------
      0     360     0     16 33.2  (arrival)   pd_top B              
     28     388    46      2  0.8  INVX2_HVT   pd_top g552/Y         
    517     905   177      3  1.0  AO22X1_HVT  pd_top g550/Y         
      0     905     -      -    -  (port)      pd_top P              
#--------------------------------------------------------------------



Path 72: VIOLATED (-182 ps) Late External Delay Assertion at pin S
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) S
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     452                  
             Slack:=    -182                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del_1_1  
  output_delay             240             ou_del_12_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)               Domain                
#---------------------------------------------------------------------
      0     360     0     16 31.6  (arrival)    pd_top B              
     18     378    30      1  0.5  INVX4_HVT    pd_top g15_0/Y        
    188     566   231      2  0.8  NAND2X0_HVT  pd_top g12/Y          
    246     812   132      1  0.1  NAND2X0_HVT  pd_top g393__475/Y    
      0     812     -      -    -  (port)       pd_top S              
#---------------------------------------------------------------------



Path 73: VIOLATED (-82 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) iso_en

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     442               
             Slack:=     -82               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)               Domain                
#---------------------------------------------------------------------
      0     360     0     16 31.6  (arrival)    pd_top B              
     12     372    17      1  1.6  INVX32_HVT   pd_top g15/Y          
    283     655   149      2  1.3  DEC24X1_HVT  pd_top g408__9945/Y3  
    147     802    95      5  2.0  INVX2_HVT    pd_top g175/Y         
      0     802     -      -    -  (port)       pd_top iso_en         
#---------------------------------------------------------------------



Path 74: VIOLATED (-43 ps) Late External Delay Assertion at pin Q
          Group: in2out
     Startpoint: (F) C
          Clock: (R) upf_clk
       Endpoint: (R) Q
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     313                  
             Slack:=     -43                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del_2_1  
  output_delay             240             ou_del_10_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)              Domain                
#--------------------------------------------------------------------
      0     360     0      6 20.7  (arrival)   pd_top C              
     12     373    18      4  2.0  INVX32_HVT  pd_top g470/Y         
    301     673   140      2  0.5  AND2X1_HVT  pd_top g397__5115/Y   
      0     673     -      -    -  (port)      pd_top Q              
#--------------------------------------------------------------------



Path 75: MET (26 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) D
          Clock: (R) upf_clk
       Endpoint: (R) sleep_modb

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     334               
             Slack:=      26               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_3_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)              Domain                
#--------------------------------------------------------------------
      0     360     0      9  5.8  (arrival)   pd_top D              
     32     392    60      1  0.5  INVX1_HVT   pd_top g403/Y         
    303     694   122      1  0.0  AND2X1_HVT  pd_top g396__1881/Y   
      0     694     -      -    -  (port)      pd_top sleep_modb     
#--------------------------------------------------------------------



Path 76: MET (38 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) C
          Clock: (R) upf_clk
       Endpoint: (R) sleep_modd

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     321               
             Slack:=      38               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_2_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)               Domain                
#---------------------------------------------------------------------
      0     360     0      6 20.7  (arrival)    pd_top C              
     12     373    18      4  2.0  INVX32_HVT   pd_top g470/Y         
    152     525   185      1  0.5  NAND2X0_HVT  pd_top g398__469/Y    
    157     682    83      1  0.0  INVX0_HVT    pd_top g395/Y         
      0     682     -      -    -  (port)       pd_top sleep_modd     
#---------------------------------------------------------------------



Path 77: MET (46 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (R) sleep_modc

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     313               
             Slack:=      46               

Exceptions/Constraints:
  max_delay               720             del_1  
  input_delay             160             in_del 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)              Domain                
#--------------------------------------------------------------------
      0     360     0     14 26.8  (arrival)   pd_top A              
     22     382    38      3  1.3  INVX4_HVT   pd_top g551/Y         
    292     674   122      1  0.0  AND2X1_HVT  pd_top g399__4733/Y   
      0     674     -      -    -  (port)      pd_top sleep_modc     
#--------------------------------------------------------------------



Path 78: MET (65 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) sleep_moda

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     295               
             Slack:=      65               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell       Power  Timing Point   
#  (ps)   (ps)   (ps)        (fF)               Domain                
#---------------------------------------------------------------------
      0     360     0     16 31.6  (arrival)    pd_top B              
     12     372    17      1  1.6  INVX32_HVT   pd_top g15/Y          
    283     655   149      2  1.3  DEC24X1_HVT  pd_top g408__9945/Y3  
      0     655     -      -    -  (port)       pd_top sleep_moda     
#---------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

