# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_2  --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/cp0" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ex" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/id" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/wb" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mem" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/pc" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/instance" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/rom" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ram" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/peripheral" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/id" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/ex" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mem" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/cp0" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/pc" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/wb" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/cp0" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ex" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/id" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/wb" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mem" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/pc" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/instance" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/rom" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ram" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/peripheral" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/id" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/ex" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mem" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/cp0" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/pc" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/wb" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/blk_mem_vga/sim/blk_mem_vga.v" \

verilog fifo_generator_v13_2_3  --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/cp0" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ex" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/id" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/wb" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mem" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/pc" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/instance" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/rom" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ram" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/peripheral" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/id" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/ex" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mem" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/cp0" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/pc" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/wb" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/cp0" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ex" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/id" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/wb" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mem" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/pc" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/instance" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/rom" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ram" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/peripheral" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/id" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/ex" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mem" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/cp0" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/pc" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/wb" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/fifo_uart_rx/sim/fifo_uart_rx.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/fifo_uart_tx/sim/fifo_uart_tx.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/blk_mem_blockrom/sim/blk_mem_blockrom.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/28F640P30.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/clock.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/cpld_model.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/imports/new/fake_ram.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/flag_sync_cpld.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/vga.v" \

sv xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/cp0" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ex" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/id" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/wb" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mem" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/pc" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/instance" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/rom" --include "../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/ram" --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/peripheral" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/id" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/ex" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mem" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/cp0" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/pc" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/wb" --include "../../../../../Uncommented/thinpad_top.srcs/sources_1/imports/v_src/mmu" --include "../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/bootrom.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/instance/cpu.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/bus/data_bus.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/flash.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/bus/inst_bus.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/sram.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/uart.sv" \
"../../../../Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/vga_ctrl.sv" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
