<profile>

<section name = "Vitis HLS Report for 'write_gmem'" level="0">
<item name = "Date">Tue Oct 18 21:21:28 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">forward_prop</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu5p-flva2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">94810, 94810, 0.948 ms, 0.948 ms, 94810, 94810, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186">write_gmem_Pipeline_VITIS_LOOP_518_1, 25091, 25091, 0.251 ms, 0.251 ms, 25091, 25091, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195">write_gmem_Pipeline_VITIS_LOOP_521_2, 6275, 6275, 62.750 us, 62.750 us, 6275, 6275, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204">write_gmem_Pipeline_VITIS_LOOP_524_3, 12547, 12547, 0.125 ms, 0.125 ms, 12547, 12547, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213">write_gmem_Pipeline_VITIS_LOOP_527_4, 3139, 3139, 31.390 us, 31.390 us, 3139, 3139, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222">write_gmem_Pipeline_VITIS_LOOP_530_5, 131, 131, 1.310 us, 1.310 us, 131, 131, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231">write_gmem_Pipeline_VITIS_LOOP_533_6, 81, 81, 0.810 us, 0.810 us, 81, 81, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241">write_gmem_Pipeline_VITIS_LOOP_537_7, 25090, 25090, 0.251 ms, 0.251 ms, 25090, 25090, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247">write_gmem_Pipeline_VITIS_LOOP_540_8, 6274, 6274, 62.740 us, 62.740 us, 6274, 6274, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253">write_gmem_Pipeline_VITIS_LOOP_543_9, 12546, 12546, 0.125 ms, 0.125 ms, 12546, 12546, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259">write_gmem_Pipeline_VITIS_LOOP_546_10, 3138, 3138, 31.380 us, 31.380 us, 3138, 3138, no</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265">write_gmem_Pipeline_VITIS_LOOP_549_11, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 3621, 5947, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 2905, -</column>
<column name="Register">-, -, 741, -, -</column>
<specialColumn name="Available SLR">1024, 1737, 600577, 300288, 235</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 2, 0</specialColumn>
<specialColumn name="Available">2048, 3474, 1201154, 600577, 470</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186">write_gmem_Pipeline_VITIS_LOOP_518_1, 0, 0, 535, 589, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195">write_gmem_Pipeline_VITIS_LOOP_521_2, 0, 0, 533, 587, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204">write_gmem_Pipeline_VITIS_LOOP_524_3, 0, 0, 534, 588, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213">write_gmem_Pipeline_VITIS_LOOP_527_4, 0, 0, 532, 586, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222">write_gmem_Pipeline_VITIS_LOOP_530_5, 0, 0, 528, 581, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231">write_gmem_Pipeline_VITIS_LOOP_533_6, 0, 0, 882, 2615, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241">write_gmem_Pipeline_VITIS_LOOP_537_7, 0, 0, 18, 83, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247">write_gmem_Pipeline_VITIS_LOOP_540_8, 0, 0, 16, 81, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253">write_gmem_Pipeline_VITIS_LOOP_543_9, 0, 0, 17, 82, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259">write_gmem_Pipeline_VITIS_LOOP_546_10, 0, 0, 15, 80, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265">write_gmem_Pipeline_VITIS_LOOP_549_11, 0, 0, 11, 75, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1954, 370, 1, 370</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="conv2d_32_activations_stream123_read">9, 2, 1, 2</column>
<column name="conv2d_32_f_map_out130_read">9, 2, 1, 2</column>
<column name="conv2d_64_activations_stream126_read">9, 2, 1, 2</column>
<column name="conv2d_64_f_map_out132_read">9, 2, 1, 2</column>
<column name="dense_activations_stream129_read">9, 2, 1, 2</column>
<column name="dense_f_map_out134_read">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_conv2d_32_feature_map_blk_n">9, 2, 1, 2</column>
<column name="gmem_conv2d_64_feature_map_blk_n">9, 2, 1, 2</column>
<column name="gmem_dense_feature_map_blk_n">9, 2, 1, 2</column>
<column name="gmem_maxp2d_32_feature_map_blk_n">9, 2, 1, 2</column>
<column name="gmem_maxp2d_64_feature_map_blk_n">9, 2, 1, 2</column>
<column name="gmem_softmax_feature_map_blk_n">9, 2, 1, 2</column>
<column name="m_axi_gmem_AWADDR">65, 12, 64, 768</column>
<column name="m_axi_gmem_AWBURST">37, 7, 2, 14</column>
<column name="m_axi_gmem_AWCACHE">37, 7, 4, 28</column>
<column name="m_axi_gmem_AWID">37, 7, 1, 7</column>
<column name="m_axi_gmem_AWLEN">65, 12, 32, 384</column>
<column name="m_axi_gmem_AWLOCK">37, 7, 2, 14</column>
<column name="m_axi_gmem_AWPROT">37, 7, 3, 21</column>
<column name="m_axi_gmem_AWQOS">37, 7, 4, 28</column>
<column name="m_axi_gmem_AWREGION">37, 7, 4, 28</column>
<column name="m_axi_gmem_AWSIZE">37, 7, 3, 21</column>
<column name="m_axi_gmem_AWUSER">37, 7, 1, 7</column>
<column name="m_axi_gmem_AWVALID">43, 8, 1, 8</column>
<column name="m_axi_gmem_BREADY">43, 8, 1, 8</column>
<column name="m_axi_gmem_WDATA">37, 7, 512, 3584</column>
<column name="m_axi_gmem_WID">37, 7, 1, 7</column>
<column name="m_axi_gmem_WLAST">37, 7, 1, 7</column>
<column name="m_axi_gmem_WSTRB">37, 7, 64, 448</column>
<column name="m_axi_gmem_WUSER">37, 7, 1, 7</column>
<column name="m_axi_gmem_WVALID">37, 7, 1, 7</column>
<column name="maxp2d_32_activations_window_stream_read">9, 2, 1, 2</column>
<column name="maxp2d_32_f_map_out131_read">9, 2, 1, 2</column>
<column name="maxp2d_64_activations_window_stream_read">9, 2, 1, 2</column>
<column name="maxp2d_64_f_map_out133_read">9, 2, 1, 2</column>
<column name="softmax_f_map_out135_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">369, 0, 369, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="gmem_softmax_feature_map_read_reg_375">64, 0, 64, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_386">58, 0, 58, 0</column>
<column name="trunc_ln2_reg_392">58, 0, 58, 0</column>
<column name="trunc_ln3_reg_398">58, 0, 58, 0</column>
<column name="trunc_ln4_reg_404">58, 0, 58, 0</column>
<column name="trunc_ln534_reg_410">6, 0, 6, 0</column>
<column name="trunc_ln_reg_380">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_gmem, return value</column>
<column name="conv2d_32_f_map_out130_dout">in, 32, ap_fifo, conv2d_32_f_map_out130, pointer</column>
<column name="conv2d_32_f_map_out130_num_data_valid">in, 16, ap_fifo, conv2d_32_f_map_out130, pointer</column>
<column name="conv2d_32_f_map_out130_fifo_cap">in, 16, ap_fifo, conv2d_32_f_map_out130, pointer</column>
<column name="conv2d_32_f_map_out130_empty_n">in, 1, ap_fifo, conv2d_32_f_map_out130, pointer</column>
<column name="conv2d_32_f_map_out130_read">out, 1, ap_fifo, conv2d_32_f_map_out130, pointer</column>
<column name="maxp2d_32_f_map_out131_dout">in, 32, ap_fifo, maxp2d_32_f_map_out131, pointer</column>
<column name="maxp2d_32_f_map_out131_num_data_valid">in, 14, ap_fifo, maxp2d_32_f_map_out131, pointer</column>
<column name="maxp2d_32_f_map_out131_fifo_cap">in, 14, ap_fifo, maxp2d_32_f_map_out131, pointer</column>
<column name="maxp2d_32_f_map_out131_empty_n">in, 1, ap_fifo, maxp2d_32_f_map_out131, pointer</column>
<column name="maxp2d_32_f_map_out131_read">out, 1, ap_fifo, maxp2d_32_f_map_out131, pointer</column>
<column name="conv2d_64_f_map_out132_dout">in, 32, ap_fifo, conv2d_64_f_map_out132, pointer</column>
<column name="conv2d_64_f_map_out132_num_data_valid">in, 15, ap_fifo, conv2d_64_f_map_out132, pointer</column>
<column name="conv2d_64_f_map_out132_fifo_cap">in, 15, ap_fifo, conv2d_64_f_map_out132, pointer</column>
<column name="conv2d_64_f_map_out132_empty_n">in, 1, ap_fifo, conv2d_64_f_map_out132, pointer</column>
<column name="conv2d_64_f_map_out132_read">out, 1, ap_fifo, conv2d_64_f_map_out132, pointer</column>
<column name="maxp2d_64_f_map_out133_dout">in, 32, ap_fifo, maxp2d_64_f_map_out133, pointer</column>
<column name="maxp2d_64_f_map_out133_num_data_valid">in, 13, ap_fifo, maxp2d_64_f_map_out133, pointer</column>
<column name="maxp2d_64_f_map_out133_fifo_cap">in, 13, ap_fifo, maxp2d_64_f_map_out133, pointer</column>
<column name="maxp2d_64_f_map_out133_empty_n">in, 1, ap_fifo, maxp2d_64_f_map_out133, pointer</column>
<column name="maxp2d_64_f_map_out133_read">out, 1, ap_fifo, maxp2d_64_f_map_out133, pointer</column>
<column name="dense_f_map_out134_dout">in, 32, ap_fifo, dense_f_map_out134, pointer</column>
<column name="dense_f_map_out134_num_data_valid">in, 8, ap_fifo, dense_f_map_out134, pointer</column>
<column name="dense_f_map_out134_fifo_cap">in, 8, ap_fifo, dense_f_map_out134, pointer</column>
<column name="dense_f_map_out134_empty_n">in, 1, ap_fifo, dense_f_map_out134, pointer</column>
<column name="dense_f_map_out134_read">out, 1, ap_fifo, dense_f_map_out134, pointer</column>
<column name="softmax_f_map_out135_dout">in, 32, ap_fifo, softmax_f_map_out135, pointer</column>
<column name="softmax_f_map_out135_num_data_valid">in, 5, ap_fifo, softmax_f_map_out135, pointer</column>
<column name="softmax_f_map_out135_fifo_cap">in, 5, ap_fifo, softmax_f_map_out135, pointer</column>
<column name="softmax_f_map_out135_empty_n">in, 1, ap_fifo, softmax_f_map_out135, pointer</column>
<column name="softmax_f_map_out135_read">out, 1, ap_fifo, softmax_f_map_out135, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="gmem_conv2d_32_feature_map_dout">in, 64, ap_fifo, gmem_conv2d_32_feature_map, pointer</column>
<column name="gmem_conv2d_32_feature_map_num_data_valid">in, 5, ap_fifo, gmem_conv2d_32_feature_map, pointer</column>
<column name="gmem_conv2d_32_feature_map_fifo_cap">in, 5, ap_fifo, gmem_conv2d_32_feature_map, pointer</column>
<column name="gmem_conv2d_32_feature_map_empty_n">in, 1, ap_fifo, gmem_conv2d_32_feature_map, pointer</column>
<column name="gmem_conv2d_32_feature_map_read">out, 1, ap_fifo, gmem_conv2d_32_feature_map, pointer</column>
<column name="gmem_maxp2d_32_feature_map_dout">in, 64, ap_fifo, gmem_maxp2d_32_feature_map, pointer</column>
<column name="gmem_maxp2d_32_feature_map_num_data_valid">in, 5, ap_fifo, gmem_maxp2d_32_feature_map, pointer</column>
<column name="gmem_maxp2d_32_feature_map_fifo_cap">in, 5, ap_fifo, gmem_maxp2d_32_feature_map, pointer</column>
<column name="gmem_maxp2d_32_feature_map_empty_n">in, 1, ap_fifo, gmem_maxp2d_32_feature_map, pointer</column>
<column name="gmem_maxp2d_32_feature_map_read">out, 1, ap_fifo, gmem_maxp2d_32_feature_map, pointer</column>
<column name="gmem_conv2d_64_feature_map_dout">in, 64, ap_fifo, gmem_conv2d_64_feature_map, pointer</column>
<column name="gmem_conv2d_64_feature_map_num_data_valid">in, 5, ap_fifo, gmem_conv2d_64_feature_map, pointer</column>
<column name="gmem_conv2d_64_feature_map_fifo_cap">in, 5, ap_fifo, gmem_conv2d_64_feature_map, pointer</column>
<column name="gmem_conv2d_64_feature_map_empty_n">in, 1, ap_fifo, gmem_conv2d_64_feature_map, pointer</column>
<column name="gmem_conv2d_64_feature_map_read">out, 1, ap_fifo, gmem_conv2d_64_feature_map, pointer</column>
<column name="gmem_maxp2d_64_feature_map_dout">in, 64, ap_fifo, gmem_maxp2d_64_feature_map, pointer</column>
<column name="gmem_maxp2d_64_feature_map_num_data_valid">in, 5, ap_fifo, gmem_maxp2d_64_feature_map, pointer</column>
<column name="gmem_maxp2d_64_feature_map_fifo_cap">in, 5, ap_fifo, gmem_maxp2d_64_feature_map, pointer</column>
<column name="gmem_maxp2d_64_feature_map_empty_n">in, 1, ap_fifo, gmem_maxp2d_64_feature_map, pointer</column>
<column name="gmem_maxp2d_64_feature_map_read">out, 1, ap_fifo, gmem_maxp2d_64_feature_map, pointer</column>
<column name="gmem_dense_feature_map_dout">in, 64, ap_fifo, gmem_dense_feature_map, pointer</column>
<column name="gmem_dense_feature_map_num_data_valid">in, 5, ap_fifo, gmem_dense_feature_map, pointer</column>
<column name="gmem_dense_feature_map_fifo_cap">in, 5, ap_fifo, gmem_dense_feature_map, pointer</column>
<column name="gmem_dense_feature_map_empty_n">in, 1, ap_fifo, gmem_dense_feature_map, pointer</column>
<column name="gmem_dense_feature_map_read">out, 1, ap_fifo, gmem_dense_feature_map, pointer</column>
<column name="gmem_softmax_feature_map_dout">in, 64, ap_fifo, gmem_softmax_feature_map, pointer</column>
<column name="gmem_softmax_feature_map_num_data_valid">in, 5, ap_fifo, gmem_softmax_feature_map, pointer</column>
<column name="gmem_softmax_feature_map_fifo_cap">in, 5, ap_fifo, gmem_softmax_feature_map, pointer</column>
<column name="gmem_softmax_feature_map_empty_n">in, 1, ap_fifo, gmem_softmax_feature_map, pointer</column>
<column name="gmem_softmax_feature_map_read">out, 1, ap_fifo, gmem_softmax_feature_map, pointer</column>
<column name="conv2d_32_activations_stream123_dout">in, 1, ap_fifo, conv2d_32_activations_stream123, pointer</column>
<column name="conv2d_32_activations_stream123_num_data_valid">in, 16, ap_fifo, conv2d_32_activations_stream123, pointer</column>
<column name="conv2d_32_activations_stream123_fifo_cap">in, 16, ap_fifo, conv2d_32_activations_stream123, pointer</column>
<column name="conv2d_32_activations_stream123_empty_n">in, 1, ap_fifo, conv2d_32_activations_stream123, pointer</column>
<column name="conv2d_32_activations_stream123_read">out, 1, ap_fifo, conv2d_32_activations_stream123, pointer</column>
<column name="maxp2d_32_activations_window_stream_dout">in, 4, ap_fifo, maxp2d_32_activations_window_stream, pointer</column>
<column name="maxp2d_32_activations_window_stream_num_data_valid">in, 14, ap_fifo, maxp2d_32_activations_window_stream, pointer</column>
<column name="maxp2d_32_activations_window_stream_fifo_cap">in, 14, ap_fifo, maxp2d_32_activations_window_stream, pointer</column>
<column name="maxp2d_32_activations_window_stream_empty_n">in, 1, ap_fifo, maxp2d_32_activations_window_stream, pointer</column>
<column name="maxp2d_32_activations_window_stream_read">out, 1, ap_fifo, maxp2d_32_activations_window_stream, pointer</column>
<column name="conv2d_64_activations_stream126_dout">in, 1, ap_fifo, conv2d_64_activations_stream126, pointer</column>
<column name="conv2d_64_activations_stream126_num_data_valid">in, 15, ap_fifo, conv2d_64_activations_stream126, pointer</column>
<column name="conv2d_64_activations_stream126_fifo_cap">in, 15, ap_fifo, conv2d_64_activations_stream126, pointer</column>
<column name="conv2d_64_activations_stream126_empty_n">in, 1, ap_fifo, conv2d_64_activations_stream126, pointer</column>
<column name="conv2d_64_activations_stream126_read">out, 1, ap_fifo, conv2d_64_activations_stream126, pointer</column>
<column name="maxp2d_64_activations_window_stream_dout">in, 4, ap_fifo, maxp2d_64_activations_window_stream, pointer</column>
<column name="maxp2d_64_activations_window_stream_num_data_valid">in, 13, ap_fifo, maxp2d_64_activations_window_stream, pointer</column>
<column name="maxp2d_64_activations_window_stream_fifo_cap">in, 13, ap_fifo, maxp2d_64_activations_window_stream, pointer</column>
<column name="maxp2d_64_activations_window_stream_empty_n">in, 1, ap_fifo, maxp2d_64_activations_window_stream, pointer</column>
<column name="maxp2d_64_activations_window_stream_read">out, 1, ap_fifo, maxp2d_64_activations_window_stream, pointer</column>
<column name="dense_activations_stream129_dout">in, 1, ap_fifo, dense_activations_stream129, pointer</column>
<column name="dense_activations_stream129_num_data_valid">in, 8, ap_fifo, dense_activations_stream129, pointer</column>
<column name="dense_activations_stream129_fifo_cap">in, 8, ap_fifo, dense_activations_stream129, pointer</column>
<column name="dense_activations_stream129_empty_n">in, 1, ap_fifo, dense_activations_stream129, pointer</column>
<column name="dense_activations_stream129_read">out, 1, ap_fifo, dense_activations_stream129, pointer</column>
</table>
</item>
</section>
</profile>
