{COMPONENT C:\USERS\JBS\DOCUMENTS\SRC\RSC68K\CPLD\ATXBOARDV1\BRIDGE_CPLD\DRAMARB.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Tue Jun 06 16:59:43 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P SYS_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P CLK_32M {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P CAS0 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P CAS1 {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P CAS2 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CAS3 {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P RAS0 {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P RAS1 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P AREQ0 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P AREQ1 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P GRANT0 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P GRANT1 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P DRAM_AB {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P REFRESH_ {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CPU0_A1 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CPU1_A1 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CPU0_UDS {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPU1_UDS {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CPU0_LDS {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P SIM_DTAC {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CLK_16M_ {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P SIM_STAR {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P SIM_AS_I {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P CPU0_DRA {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CPU1_DRA {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P DRAM_RW {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P SIM_AS {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P SIM_DRAM {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P SIM_AS_O {Pt "I/O"}{Lq 0}{Ploc 360 120}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 550}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}

   {Sd A 1 2 4 5 6 8 9 11 12 14 16 17 20 24 25 26 27 28 29 31 36 37 44 18 19 21 33 34 41}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 540 330 0}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "SYS_RESE" 140 520}
   {T "CLK_32M" 140 500}
   {T "CAS0" 140 480}
   {T "CAS1" 140 460}
   {T "CAS2" 140 440}
   {T "CAS3" 140 420}
   {T "RAS0" 140 400}
   {T "RAS1" 140 380}
   {T "AREQ0" 140 360}
   {T "AREQ1" 140 340}
   {T "GRANT0" 140 320}
   {T "GRANT1" 140 300}
   {T "DRAM_AB" 140 280}
   {T "REFRESH_" 140 260}
   {T "CPU0_A1" 140 240}
   {T "CPU1_A1" 140 220}
   {T "CPU0_UDS" 140 200}
   {T "CPU1_UDS" 140 180}
   {T "CPU0_LDS" 140 160}
   {T "SIM_DTAC" 140 140}
   {T "CLK_16M_" 140 120}
   {T "SIM_STAR" 140 100}
   {T "SIM_AS_I" 140 80}
   [Tj "RC"]
   {T "CPU0_DRA" 320 20}
   {T "CPU1_DRA" 320 40}
   {T "DRAM_RW" 320 60}
   {T "SIM_AS" 320 80}
   {T "SIM_DRAM" 320 100}
   {T "SIM_AS_O" 320 120}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1504ISPPLCC44" 230 -10}
  }

  {ATR
   {IN
    {Org 100 80}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\JBS\DOCUMENTS\SRC\RSC68K\CPLD\ATXBOARDV1\BRIDGE_CPLD\DRAMARB 230 540}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N SYS_RESE
   }
   {N CLK_32M
   }
   {N CAS0
   }
   {N CAS1
   }
   {N CAS2
   }
   {N CAS3
   }
   {N RAS0
   }
   {N RAS1
   }
   {N AREQ0
   }
   {N AREQ1
   }
   {N GRANT0
   }
   {N GRANT1
   }
   {N DRAM_AB
   }
   {N REFRESH_
   }
   {N CPU0_A1
   }
   {N CPU1_A1
   }
   {N CPU0_UDS
   }
   {N CPU1_UDS
   }
   {N CPU0_LDS
   }
   {N SIM_DTAC
   }
   {N CLK_16M_
   }
   {N SIM_STAR
   }
   {N SIM_AS_I
   }
   {N CPU0_DRA
   }
   {N CPU1_DRA
   }
   {N DRAM_RW
   }
   {N SIM_AS
   }
   {N SIM_DRAM
   }
   {N SIM_AS_O
   }
  }

  {SUBCOMP
  }
 }
}
