GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd'
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing architecture '**'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Analyzing entity 'gowin_empu_top'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":1523)
Analyzing architecture 'beh'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":1529)
Analyzing VHDL file 'C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\top.vhd'
Analyzing entity 'led_blink'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\top.vhd":5)
Analyzing architecture 'bhv'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\top.vhd":11)
Analyzing VHDL file 'C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_osc\gowin_osc.vhd'
Analyzing entity 'gowin_osc'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_osc\gowin_osc.vhd":12)
Analyzing architecture 'behavioral'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_osc\gowin_osc.vhd":19)
Processing 'led_blink(bhv)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\top.vhd":5)
Processing 'Gowin_OSC(Behavioral)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_osc\gowin_osc.vhd":12)
Processing 'Gowin_EMPU_Top(beh)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":1523)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
Processing '**(**)'("C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\src\gowin_empu\gowin_empu.vhd":0)
NOTE  (EX0101) : Current top module is "led_blink"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\impl\gwsynthesis\exemple_cortex.vg" completed
[100%] Generate report file "C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_cortex\impl\gwsynthesis\exemple_cortex_syn.rpt.html" completed
GowinSynthesis finish
