# CNN_HW_PROJ

## Abstract
í•´ë‹¹ í”„ë¡œì íŠ¸ì˜ ëª©í‘œëŠ” Google TPU[(Tensor Proecssing Unit)](https://cloud.google.com/blog/products/ai-machine-learning/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu)ì™€ ìœ ì‚¬í•œ êµ¬ì¡°ì˜ ë¨¸ì‹ ëŸ¬ë‹ì„ ìœ„í•œ co-processor ì„¤ê³„ì— ìˆë‹¤.

[[Google TPU ë…¼ë¬¸]](https://arxiv.org/abs/1704.04760)

SW stackì—ì„œ target DNNëª¨ë¸ì„ trainingì‹œí‚¨ í›„ HDLë¡œ êµ¬í˜„í•œ HW ëª¨ë“ˆ ìœ„ì—ì„œ inferencingê³¼ì •ì„ ì§„í–‰, performance ìš”ì†Œë“¤ì„ í‰ê°€í•œë‹¤.
Inferencing ê³¼ì •ì„ ìœ„í•´ì„œ ë…ë¦½ì ì¸ Convolution, Fully Connected, Max Pooling layerë“¤ì„ êµ¬í˜„í•˜ì˜€ë‹¤. 
Convolution layerì—°ì‚°ì€ im2col, ifmap stationaryë°©ì‹ì„ ì±„íƒí•˜ì˜€ê³ , ifmapê³¼ Weightì— quatizationì´ ì ìš©ëœë‹¤.  
#



## Design Spec

### FPGA Board : Zybo Z7 20
- FPGA part                 : XC7Z020-1CLG400C  
- 1 MSPS On-chip ADC        : Yes 
- Look-up Tables (LUTs)		: 53,200 
- Flip-flops                : 106,400 
- Block RAM		            : 630 KB 
- Clock Management 	        : 4 
- Available Shield I/O		: 40 
- Total Pmod Ports		    : 6 
- Fan Connector		        : Yes 
- Zynq Heat Sink            : Yes 
- HDMI CEC Support		    : TX and RX ports 
- RGB LEDs		            : 2 

[ZYBO Reference Manual](https://www.xilinx.com/content/dam/xilinx/support/documents/university/XUP%20Boards/XUPZYBO/documentation/ZYBO_RM_B_V6.pdf)  
#



### DNN Model : MNIST Classifier
![model_spec](./IMG/CNN_SPEC.PNG)

### Quantization
- data type -> unsigned int8

### MAC Operation
- Using FPGA DSP, 10 < latency < 20(ns) (1clock = 10ns)

### SRAM (FPGA BRAM) 
- Port        : True_dual_port_ram 
- Latency     : R/W = 1clk 
- Size        : 640kB 
- Bandwidth   : 512 bit per cycle  
#

## AXI BUS
- Convolution layerì˜ Matrix multiplicationì„ ìœ„í•´ì„  ì´ì „ layerì˜ outputì¸ tensorë¥¼ im2colë³€í™˜ ì´í›„ì— matrixí˜•íƒœë¡œ ì „ë‹¬ë  í•„ìš”ê°€ ìˆë‹¤. 
- SW stackì—ì„œ im2colë³€í™˜ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ì„œ BRAM ê³¼ Zynqí”„ë¡œì„¸ì„œ ì‚¬ì´ì˜ í†µì‹ ì— AMBA protocolì˜ ì¼ì¢…ì¸ AXI busë¥¼ ì´ìš©í•˜ì˜€ë‹¤.

![model_spec](./IMG/Conv_layer.png)  
#


## Architecture

### 1. Convolution layer
![model_spec](./IMG/conv_white.JPG)

#### 1-1) Conv Data Mover
- BRAMì—ì„œ convì—°ì‚°ì„ ìœ„í•œ ifmapê³¼ weightë¥¼ ì£¼ì†Œê°’ì„ í†µí•´ í˜¸ì¶œí•˜ê³ , ifmapì€ SA(Systolic Array)ë¡œ preloadì‹œí‚¤ê³ , weightëŠ” GLBë¡œ ì „ë‹¬í•œë‹¤. 

#### 1-2) Global Buffer(GLB)
- Conv Data Moverë¡œë¶€í„° ë°›ì•„ì˜¨ weightê°’ë“¤ì„ ifmap stationaryì—°ì‚°ì„ ìœ„í•œ í˜•íƒœë¡œ SAì— ì „ë‹¬í•˜ê¸° ìœ„í•´ì„œ bufferingì‹œí‚¨ë‹¤. 

#### 1-3) Systoilc Array(SA)
- ë‹¤ìˆ˜ì˜ PE(Processing Element)ê°€ ì„œë¡œ ì—°ê²°ë˜ì–´ ifmap, weight, partial sumì„ ì „ë‹¬í•œë‹¤. 
- Weight, Partial sum ê°’ë“¤ì€ PEì—ì„œ ë‹¤ë¥¸ PEë¡œ forwardingë  ë•Œ validì‹ í˜¸ë„ ë™ì‹œì— ì „ë‹¬ëœë‹¤. 
- PEì—°ì‚°ê³¼ primitiveë“¤ì˜ data&valid(en) ì‹ í˜¸ë“¤ì˜ forwardingì„ í†µí•´ì„œ ì •ë°©í–‰ë ¬ matrix 2ê°œì˜ multiplicationì´ ìˆ˜í–‰ëœë‹¤. 

#### 1-4) Accumulator
- FIFOì™€ adderì˜ ì¡°í•©ìœ¼ë¡œ SAì—ì„œ ì „ë‹¬ë°›ì€ psumê°’ì„ psum_validì‹ í˜¸ë¥¼ ì´ìš©í•´ì„œ fifoì— writeí•œë‹¤.
- FIFOì˜ rdataë¥¼ feedbackìœ¼ë¡œ ì‚¬ìš©, add ì´í›„ì— ë‹¤ì‹œ FIFOì— writeí•˜ëŠ” ë°©ì‹ìœ¼ë¡œ accumulationì„ ìˆ˜í–‰í•œë‹¤.  

#### 1-5) SA Data Mover
- Accumulatorë¡œë¶€í„° ì „ë‹¬ë°›ì€ ofmap ê°’ë“¤ì„ bufferì— ì €ì¥í•˜ê³  BRAMì— writeí•˜ëŠ” ë™ì‘ì„ ìˆ˜í–‰í•œë‹¤.  
#



### 2. FC layer
![model_spec](./IMG/FC.JPG)  
#

#### 2-1) FC DATA Mover
- BRAM 2ê°œ(BRAM0 & BRAM1)ë¡œë¶€í„° data ë¥¼ ì½ê±°ë‚˜ ì¨ ì£¼ëŠ” Module
- State : IDLE/RUN/DONE, IDLE state ì—ì„œ controllerë¡œë¶€í„° run_iì™€ run_count_ië¥¼ ë°›ì•„ ë™ì‘
- BRAM0ì— operandë¥¼ R/Wí•´ì„œ ì—°ì‚°Core í†µê³¼ -> ë‚˜ì˜¤ëŠ” ê²°ê³¼ê°’ì„ BRAM1ì— ì €ì¥(Max Poolingìœ¼ë¡œ ì „ë‹¬)  
# 
![FC_DATA_MOVER_TIMING_DIAGRAM](./IMG/FC_Data_mover_timing_diagram.JPG)  

#

#### 2-2) FC Calculation Core
- Operand 2 ê°œë¥¼ ë°›ìŒ, ë‘ê°œë¥¼ ê³±í•˜ê³  ê°€ì§€ê³  ìˆë˜ ê²°ê´ê°’ì— accumulate MAC ì—°ì‚°ì€ Timing violation ì¼ìœ¼í‚´ 
- Multiplication retiming ë¬¸ì œ(clk latency < MAC)ëŠ” FFì„ ì´ìš©í•œ Pipeliningìœ¼ë¡œ í•´ê²°

#### 2-3) Result Writer
![Result_Writer](./IMG/Result_Writer.JPG)  
#
- Data mover ê°€ 1 ë²ˆì˜ IDLE-RUN-DONEì„ ëë‚¼ ë•Œë§ˆë‹¤ ë™ì‘
- 8bit ì˜ ì—°ì‚° ê²°ê´ê°’ì´ ê·¸ ê²°ê´ê°’ì´ 4ì˜ ë°°ìˆ˜ ê°œë¡œ íŠ€ì–´ë‚˜ì˜¬ ë•Œë§ˆë‹¤ BRAM2 ì— ì¨ ì¤˜ì•¼ í•¨(FC2 ë¥¼ ìœ„í•´)  
#

#### 2-4) FC BRAM Addressing
![FC_BRAM_Addr](./IMG/FC_BRAM_Addr.JPG)  
#
BRAM0
- conv layer output featuremap volume 7 x 7 x 64
- 7 x 7 feature mapì´ BRAM rowì— 1ì¥ì”© ì €ì¥ë˜ì–´ ìˆìŒ
- Row í•˜ë‚˜ë¥¼ ì½ì–´ì™€ì„œ 7ê°œì˜ ìˆ«ìë¥¼ Core 1 ~ 7 ì— ì§‘ì–´ë„£ìŒ(ğ‘_ğ‘–: ith input neuron)

BRAM1
- Weightë“¤ì„ rowë‹¹ 7ê°œì”© ì €ì¥í•´ ë†“ìŒ
- Row í•˜ë‚˜ë¥¼ ì½ì–´ì™€ì„œ 7ê°œì˜ ìˆ«ìë¥¼ Core 1 ~ 7ì— ì§‘ì–´ë„£ìŒ
- ğ‘Š_(ğ‘–,ğ‘—): ith input neuron ì—ì„œ jth output neuron ìœ¼ë¡œ ê°€ëŠ” weight
- Weight ì €ì¥ì— ìˆì–´ AXI4 Protocol ì„ ì‚¬ìš©í•˜ì—¬ ì „ì†¡í•  ìˆ˜ ìˆë‹¤ê³  ê°€ì • 
- BRAM ì˜ ìš©ëŸ‰ ìš”êµ¬ì¹˜: ì•½ 3.212MB ((7x7x64)x1024 x8bit)
- Addr control ë„ AXI4 Protocol ì„ ì‚¬ìš©í•˜ì—¬ ìˆ˜í–‰í•  ìˆ˜ ìˆë‹¤ê³  ê°€ì •  
#

![FC_BRAM2_ADDR](./IMG/FC_BRAM2.JPG)  
#

BRAM2
- FC1 ì˜ output ì´ì FC2 ì˜ input neuron 1024 ê°œì˜ ê°’ë“¤ ì €ì¥  
#


### 3. Pooling layer
![MP_BLOCK](./IMG/MP_Block_digram.JPG)  
#### 3-1) Pooling Core
- BRAM0 ë¡œë¶€í„° feature mapì„ ê°€ì ¸ì™€ì„œ max_pooling ìˆ˜í–‰
- BRAM0 ê°€ dual port ì´ë¯€ë¡œ 2ê°œì˜ rowì”© ê°€ì ¸ì˜´
- ê°€ì ¸ì˜¨ 2 x 14 ê°œì˜ operandì— ëŒ€í•´ MPìˆ˜í–‰, ê²°ê³¼ê°’ 2 x 7ê°œ BRAM1ì— Write
- BRAM0 ì—ì„œ Data ë¥¼ Read í•  ë•Œ, Row ë¥¼ 2 ê°œì”© ê°€ì ¸ì™€ì•¼ í•¨
- BRAM0 ì™€ì˜ MEM IF ì—ì„œ addrì„ ì£¼ëŠ” port, bram output ì„ ë°›ëŠ” port ê°€ ê°ê° 2ê°œë¡œ ë‚˜ëˆ ì§
- Addr í•˜ë‚˜ëŠ” 1,3,5 , ë‹¤ë¥¸ í•˜ë‚˜ëŠ” 2,4,6 ìœ¼ë¡œ ì¦ê°€í•˜ë©° í•´ë‹¹ row ì˜ data ë¥¼ ì½ì–´ì˜´


#### 3-2) MP BRAM Addressing
![MP_BLOCK](./IMG/MP_BRAM_Addr.JPG)  
#
- MP ë™ì‘ì— ì˜í•´ BRAM0 ë¡œë¶€í„° ì½ì–´ì˜¨ ROW ê°œìˆ˜ì˜ ì ˆë°˜ì— í•´ë‹¹í•˜ëŠ” ROWë¥¼ Write(run_count_i0, run_count_i1)

# 


## Simulation



#### 1. Testbench Simulation
- Path: /SIM/
- Vivado 2021.2 simulator
- Vitis 2021.2

##### CONV SIM
![CONV_SIM](./IMG/Conv_SIM.JPG)  
#

##### FC SIM
![FC_SIM](./IMG/FC_SIM.JPG)  
#
##### MP SIM
![MP_SIM](./IMG/MP_SIM.JPG)  
#

#### 2. Golden Reference
- Path: /SW/
- ì‚¬ìš©ë²•
    1) golden_ref.cì˜ randë¡œ ìƒì„± ë˜ëŠ” ifmap, weight txtíŒŒì¼ path ì¬ì„¤ì •
    2) Verilog tb_GEMMì˜ txtíŒŒì¼ open path ì¬ì„¤ì •
    3) Vivado simulation ì‹¤í–‰ ë° cë¡œ ìƒì„±ëœ ofmap í´ë”ì™€ verilog testbenchë¡œ ìƒì„±ëœ ofmap ê°’ ë³€ê²½    
#

##### FC SIM
![FC_SIM_golden](./IMG/golden_FC.JPG)  
#

##### MP SIM
![MP_SIM_golden](./IMG/golden_MP.JPG)  
#


## ETC
- Convì—°ì‚°ì„ ìœ„í•œ MMUì™€ FCì—°ì‚°ì„ ìœ„í•œ ì—°ì‚° coreì˜ scaleì€ í•´ë‹¹ projectì˜ target DNN modelì— ì í•©í•œ í¬ê¸°ë¡œ êµ¬í˜„í•˜ì˜€ë‹¤. 
- verilogì½”ë“œ ë‚´ë¶€ì˜ parameter ê°’ë“¤ì„ ë³€ê²½í•˜ì—¬ moduleì˜ í¬ê¸°ë¥¼ ë³€ê²½í•˜ì—¬ latencyì™€ resourceë¥¼ ì¡°ì ˆí•  ìˆ˜ ìˆë‹¤.  
#


## Version
1. 2022/07/18 : 1st