Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 21:54:04 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_32/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.262      -18.269                     25                 3073       -0.096       -1.006                     48                 3073        1.725        0.000                       0                  3074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.262      -18.269                     25                 3073       -0.096       -1.006                     48                 3073        1.725        0.000                       0                  3074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -1.262ns,  Total Violation      -18.269ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.096ns,  Total Violation       -1.006ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.262ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.861ns (36.087%)  route 3.296ns (63.913%))
  Logic Levels:           17  (CARRY8=8 LUT2=3 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 5.751 - 4.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.210ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.190ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3073, estimated)     1.262     2.223    demux/CLK
    SLICE_X122Y482       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y482       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.302 r  demux/sel_reg[4]/Q
                         net (fo=154, estimated)      0.317     2.619    demux/sel[4]
    SLICE_X123Y482       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     2.768 f  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, estimated)       0.373     3.141    p_1_in[5]
    SLICE_X123Y473       LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     3.283 r  sel[8]_i_233/O
                         net (fo=2, estimated)        0.233     3.516    sel[8]_i_233_n_0
    SLICE_X123Y473       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.616 r  sel[8]_i_240/O
                         net (fo=1, routed)           0.016     3.632    demux/sel[8]_i_196_0[2]
    SLICE_X123Y473       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.749 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, estimated)        0.026     3.775    demux/sel_reg[8]_i_200_n_0
    SLICE_X123Y474       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.852 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, estimated)       0.432     4.284    demux_n_9
    SLICE_X121Y477       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     4.400 r  sel[8]_i_101/O
                         net (fo=17, estimated)       0.271     4.671    demux/sel[8]_i_64[1]
    SLICE_X121Y475       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     4.857 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, estimated)        0.426     5.283    demux_n_86
    SLICE_X122Y477       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.100     5.383 r  sel[8]_i_36/O
                         net (fo=2, estimated)        0.203     5.586    sel[8]_i_36_n_0
    SLICE_X122Y477       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.637 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.009     5.646    demux/sel[8]_i_28_0[1]
    SLICE_X122Y477       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.832 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.858    demux/sel_reg[8]_i_20_n_0
    SLICE_X122Y478       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.914 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, estimated)        0.249     6.163    demux_n_16
    SLICE_X122Y479       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.101     6.264 r  sel[8]_i_21/O
                         net (fo=2, estimated)        0.208     6.472    sel[8]_i_21_n_0
    SLICE_X122Y479       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.569 r  sel[8]_i_24/O
                         net (fo=1, routed)           0.011     6.580    demux/sel[8]_i_14_0[4]
    SLICE_X122Y479       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     6.707 r  demux/sel_reg[8]_i_19/O[6]
                         net (fo=1, estimated)        0.176     6.883    demux_n_104
    SLICE_X122Y481       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     6.919 r  sel[8]_i_7/O
                         net (fo=1, routed)           0.009     6.928    demux/sel_reg[6]_1[1]
    SLICE_X122Y481       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     6.981 r  demux/sel_reg[8]_i_3/O[1]
                         net (fo=9, estimated)        0.261     7.242    demux/sel_reg[8]_i_3_n_14
    SLICE_X124Y482       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     7.330 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.050     7.380    demux/sel20_in[2]
    SLICE_X124Y482       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3073, estimated)     1.081     5.751    demux/CLK
    SLICE_X124Y482       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.377     6.129    
                         clock uncertainty           -0.035     6.093    
    SLICE_X124Y482       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.118    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                 -1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 demux/genblk1[280].z_reg[280][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[280].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.063ns (routing 0.190ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.210ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3073, estimated)     1.063     1.733    demux/CLK
    SLICE_X121Y481       FDRE                                         r  demux/genblk1[280].z_reg[280][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y481       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.791 r  demux/genblk1[280].z_reg[280][5]/Q
                         net (fo=1, estimated)        0.083     1.874    genblk1[280].reg_in/D[5]
    SLICE_X121Y479       FDRE                                         r  genblk1[280].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3073, estimated)     1.258     2.219    genblk1[280].reg_in/CLK
    SLICE_X121Y479       FDRE                                         r  genblk1[280].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.311     1.908    
    SLICE_X121Y479       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.970    genblk1[280].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                 -0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y494  demux/genblk1[313].z_reg[313][5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y490  demux/genblk1[312].z_reg[312][7]/C



