# Critical_Path_Verilog
Find the critical path  from the sample high level language and convert the high level language to verilog code


procedure to run the code
mkdir build                                                                                                                               
cd build                                                                                                                                   
cmake ..                                                                                                                                   
make                                                                                                                                       
./src/dpgen ../example_test_file.txt sample.v
