Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 30 21:05:23 2023
| Host         : robertPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Sampler_Characterization_wrapper_timing_summary_routed.rpt -pb Sampler_Characterization_wrapper_timing_summary_routed.pb -rpx Sampler_Characterization_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Sampler_Characterization_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_rvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.256       -1.629                     15                 5827        0.058        0.000                      0                 5799        2.000        0.000                       0                  2305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
clk_fpga_0                                       {0.000 5.000}        10.000          100.000         
sys_clock                                        {0.000 4.000}        8.000           125.000         
  clk_out1_Sampler_Characterization_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_Sampler_Characterization_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                             1.005        0.000                      0                 4977        0.058        0.000                      0                 4977        4.020        0.000                       0                  2016  
sys_clock                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_Sampler_Characterization_clk_wiz_0_0        3.571        0.000                      0                  818        0.085        0.000                      0                  818        4.500        0.000                       0                   285  
  clkfbout_Sampler_Characterization_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Sampler_Characterization_clk_wiz_0_0  clk_fpga_0                                           5.505        0.000                      0                   17        0.401        0.000                      0                    3  
clk_fpga_0                                     clk_out1_Sampler_Characterization_clk_wiz_0_0       -0.256       -1.629                     15                  350        1.594        0.000                      0                  336  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              clk_fpga_0                                     clk_out1_Sampler_Characterization_clk_wiz_0_0        1.767        0.000                      0                    3        2.877        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.419ns (28.789%)  route 5.983ns (71.211%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[21])
                                                      1.447     4.520 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[21]
                         net (fo=2, routed)           1.159     5.679    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[33]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.803 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.510     6.313    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=5, routed)           0.617     7.054    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/target_mi_enc[1]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.150     7.204 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_2/O
                         net (fo=20, routed)          1.329     8.533    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[1]
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.326     8.859 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19/O
                         net (fo=1, routed)           0.942     9.801    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     9.925 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.883    10.808    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124    10.932 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.543    11.475    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X6Y53          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.496    12.688    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X6Y53          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.481    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.419ns (28.789%)  route 5.983ns (71.211%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[21])
                                                      1.447     4.520 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[21]
                         net (fo=2, routed)           1.159     5.679    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[33]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.803 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.510     6.313    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=5, routed)           0.617     7.054    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/target_mi_enc[1]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.150     7.204 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_2/O
                         net (fo=20, routed)          1.329     8.533    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[1]
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.326     8.859 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19/O
                         net (fo=1, routed)           0.942     9.801    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     9.925 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.883    10.808    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124    10.932 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.543    11.475    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X6Y53          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.496    12.688    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X6Y53          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.481    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.419ns (28.789%)  route 5.983ns (71.211%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[21])
                                                      1.447     4.520 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[21]
                         net (fo=2, routed)           1.159     5.679    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[33]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.803 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.510     6.313    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=5, routed)           0.617     7.054    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/target_mi_enc[1]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.150     7.204 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_2/O
                         net (fo=20, routed)          1.329     8.533    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[1]
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.326     8.859 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19/O
                         net (fo=1, routed)           0.942     9.801    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     9.925 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.883    10.808    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124    10.932 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.543    11.475    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X6Y53          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.496    12.688    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X6Y53          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.169    12.481    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.419ns (28.775%)  route 5.988ns (71.225%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[21])
                                                      1.447     4.520 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[21]
                         net (fo=2, routed)           1.159     5.679    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[33]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.803 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.510     6.313    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=5, routed)           0.617     7.054    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/target_mi_enc[1]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.150     7.204 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_2/O
                         net (fo=20, routed)          1.329     8.533    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[1]
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.326     8.859 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19/O
                         net (fo=1, routed)           0.942     9.801    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     9.925 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.883    10.808    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124    10.932 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.547    11.479    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X7Y51          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.497    12.689    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X7Y51          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.067    12.584    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.834ns (33.615%)  route 5.597ns (66.385%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[1])
                                                      1.450     4.523 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[1]
                         net (fo=17, routed)          1.361     5.883    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[1]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     6.007 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.007    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.231     7.770    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.153     7.923 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.835     8.758    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.327     9.085 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.804     9.889    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.013 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           1.015    11.028    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.152 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.351    11.503    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.547    12.740    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.266    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    12.647    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.834ns (33.615%)  route 5.597ns (66.385%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[1])
                                                      1.450     4.523 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[1]
                         net (fo=17, routed)          1.361     5.883    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[1]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     6.007 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.007    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.231     7.770    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.153     7.923 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.835     8.758    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.327     9.085 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.804     9.889    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.013 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           1.015    11.028    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.152 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.351    11.503    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.547    12.740    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.266    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    12.647    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.834ns (33.615%)  route 5.597ns (66.385%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[1])
                                                      1.450     4.523 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[1]
                         net (fo=17, routed)          1.361     5.883    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[1]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     6.007 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.007    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.231     7.770    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.153     7.923 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.835     8.758    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.327     9.085 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.804     9.889    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.013 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           1.015    11.028    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.152 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.351    11.503    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.547    12.740    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.266    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    12.647    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.834ns (33.615%)  route 5.597ns (66.385%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[1])
                                                      1.450     4.523 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[1]
                         net (fo=17, routed)          1.361     5.883    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[1]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     6.007 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.007    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.231     7.770    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.153     7.923 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_23/O
                         net (fo=3, routed)           0.835     8.758    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X2Y55          LUT5 (Prop_lut5_I3_O)        0.327     9.085 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.804     9.889    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.013 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           1.015    11.028    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[25]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124    11.152 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.351    11.503    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.547    12.740    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X1Y44          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.266    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    12.647    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 2.419ns (29.449%)  route 5.795ns (70.551%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[21])
                                                      1.447     4.520 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[21]
                         net (fo=2, routed)           1.159     5.679    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[33]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     5.803 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_15/O
                         net (fo=2, routed)           0.510     6.313    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=5, routed)           0.617     7.054    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/target_mi_enc[1]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.150     7.204 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[57]_i_2/O
                         net (fo=20, routed)          1.329     8.533    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[1]
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.326     8.859 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19/O
                         net (fo=1, routed)           0.942     9.801    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_19_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124     9.925 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_5/O
                         net (fo=2, routed)           0.883    10.808    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[57]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124    10.932 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_1/O
                         net (fo=5, routed)           0.355    11.287    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X7Y52          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.497    12.689    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X7Y52          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.446    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.605ns (31.674%)  route 5.619ns (68.326%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.765     3.073    Sampler_Characterization_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[1])
                                                      1.453     4.526 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[1]
                         net (fo=17, routed)          1.843     6.368    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.492    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.024 f  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=5, routed)           0.930     7.955    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y57          LUT4 (Prop_lut4_I0_O)        0.124     8.079 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_11/O
                         net (fo=1, routed)           0.829     8.908    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_11_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     9.032 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.763     9.795    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     9.919 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=18, routed)          0.635    10.553    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X8Y55          LUT4 (Prop_lut4_I0_O)        0.124    10.677 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.620    11.297    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X10Y55         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.497    12.689    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X10Y55         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X10Y55         FDRE (Setup_fdre_C_CE)      -0.169    12.482    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.348%)  route 0.233ns (55.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.562     0.903    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X19Y50         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.233     1.277    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X19Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.322 r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.832     1.202    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X19Y49         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.348%)  route 0.233ns (55.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.556     0.897    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y36         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[6]/Q
                         net (fo=3, routed)           0.233     1.271    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg_n_0_[6]
    SLICE_X19Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.316 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.316    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][6]_i_1_n_0
    SLICE_X19Y37         FDSE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.827     1.197    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y37         FDSE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X19Y37         FDSE (Hold_fdse_C_D)         0.092     1.255    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.523%)  route 0.232ns (55.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.556     0.897    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[5]/Q
                         net (fo=2, routed)           0.232     1.269    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[5]
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.314 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.314    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][5]_i_1_n_0
    SLICE_X15Y34         FDSE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.825     1.195    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y34         FDSE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][5]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X15Y34         FDSE (Hold_fdse_C_D)         0.091     1.252    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.291%)  route 0.215ns (50.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.564     0.905    Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/Q
                         net (fo=3, routed)           0.215     1.284    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/m_axi_bresp[1]
    SLICE_X15Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.329 r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.329    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.830     1.200    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X15Y54         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.092     1.263    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.410%)  route 0.252ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.565     0.906    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X8Y50          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[52]/Q
                         net (fo=2, routed)           0.252     1.322    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awsize[0]
    SLICE_X12Y49         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.835     1.205    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X12Y49         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.075     1.251    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awburst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.241%)  route 0.244ns (59.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.565     0.906    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X8Y50          FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[65]/Q
                         net (fo=4, routed)           0.244     1.313    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_awburst[1]
    SLICE_X10Y49         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awburst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.835     1.205    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awburst_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.052     1.228    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awburst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.230ns (47.325%)  route 0.256ns (52.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.556     0.897    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/Q
                         net (fo=2, routed)           0.256     1.281    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg
    SLICE_X20Y37         LUT3 (Prop_lut3_I2_O)        0.102     1.383 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/p_1_in[3]
    SLICE_X20Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.826     1.196    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[3]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.131     1.293    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.615%)  route 0.239ns (53.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.559     0.900    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X20Y51         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/Q
                         net (fo=5, routed)           0.239     1.303    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r_reg[3]_0[0]
    SLICE_X22Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.348 r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.348    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[1]
    SLICE_X22Y51         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.828     1.198    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X22Y51         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.091     1.255    Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.562     0.903    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X11Y34         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.054     1.098    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[34]
    SLICE_X10Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.143 r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[34]_i_1__1/O
                         net (fo=1, routed)           0.000     1.143    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[34]
    SLICE_X10Y34         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.828     1.198    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X10Y34         FDRE                                         r  Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.282     0.916    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.121     1.037    Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scratchreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][20]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.559     0.900    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y41         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scratchreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scratchreg_reg[20]/Q
                         net (fo=1, routed)           0.054     1.095    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/scratchreg[20]
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.140 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.140    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][20]_i_1_n_0
    SLICE_X24Y41         FDSE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.827     1.197    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y41         FDSE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][20]/C
                         clock pessimism             -0.284     0.913    
    SLICE_X24Y41         FDSE (Hold_fdse_C_D)         0.121     1.034    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y30   Sampler_Characterization_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y56  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y56  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y56  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y56  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y57  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y41  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y41  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42  Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Sampler_Characterization_clk_wiz_0_0
  To Clock:  clk_out1_Sampler_Characterization_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.155ns (37.903%)  route 3.531ns (62.097%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.548     4.995    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y10         RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528     8.696    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
                         clock pessimism              0.473     9.169    
                         clock uncertainty           -0.072     9.098    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.566    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 2.155ns (37.939%)  route 3.525ns (62.061%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.542     4.990    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.547     8.715    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
                         clock pessimism              0.487     9.202    
                         clock uncertainty           -0.072     9.131    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.599    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.155ns (37.628%)  route 3.572ns (62.372%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.589     5.036    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.535     8.703    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
                         clock pessimism              0.487     9.190    
                         clock uncertainty           -0.072     9.119    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.676    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.155ns (38.449%)  route 3.450ns (61.551%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.467     4.914    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y4          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.530     8.698    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.487     9.185    
                         clock uncertainty           -0.072     9.114    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.582    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.155ns (38.551%)  route 3.435ns (61.449%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.452     4.899    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.535     8.703    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
                         clock pessimism              0.487     9.190    
                         clock uncertainty           -0.072     9.119    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.587    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.155ns (37.921%)  route 3.528ns (62.079%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.545     4.992    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.547     8.715    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
                         clock pessimism              0.487     9.202    
                         clock uncertainty           -0.072     9.131    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.688    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 2.155ns (38.650%)  route 3.421ns (61.350%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.438     4.885    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546     8.714    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/CLKARDCLK
                         clock pessimism              0.487     9.201    
                         clock uncertainty           -0.072     9.130    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.598    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.155ns (38.861%)  route 3.390ns (61.139%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.407     4.855    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y5          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.534     8.702    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.487     9.189    
                         clock uncertainty           -0.072     9.118    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.586    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.155ns (38.855%)  route 3.391ns (61.145%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.408     4.856    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y6          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.539     8.707    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.072     9.123    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.591    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.155ns (38.639%)  route 3.422ns (61.361%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.668    -0.691    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X21Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.272 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[4]/Q
                         net (fo=2, routed)           1.082     0.810    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern[4]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.299     1.109 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.109    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_3_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.642 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.642    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.759 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.759    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.988 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     2.297    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     2.607 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     3.014    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.138 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     3.323    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.447 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.439     4.887    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546     8.714    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/CLKARDCLK
                         clock pessimism              0.487     9.201    
                         clock uncertainty           -0.072     9.130    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.687    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  3.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.915%)  route 0.301ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.564    -0.497    Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X27Y40         FDRE                                         r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           0.301    -0.055    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X1Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.876    -0.687    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.140    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.500    Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X27Y35         FDRE                                         r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.297    -0.062    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X1Y6          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.868    -0.695    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.250    -0.444    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.148    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.136%)  route 0.327ns (69.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.564    -0.497    Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X27Y40         FDRE                                         r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=2, routed)           0.327    -0.029    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.876    -0.687    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.140    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.481%)  route 0.354ns (71.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.563    -0.498    Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X27Y38         FDRE                                         r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Sampler_Characterization_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=2, routed)           0.354    -0.003    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X2Y7          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.874    -0.689    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
                         clock pessimism              0.269    -0.419    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.123    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.502    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.305    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.738    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.502    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.076    -0.426    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.502    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.305    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.738    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.236    -0.502    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.075    -0.427    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.500    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X11Y31         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.303    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X11Y31         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.827    -0.736    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X11Y31         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.236    -0.500    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.075    -0.425    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.560    -0.501    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y33         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059    -0.301    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X26Y33         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.826    -0.737    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y33         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.236    -0.501    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.076    -0.425    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.559    -0.502    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.305    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.825    -0.738    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y32         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.236    -0.502    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.071    -0.431    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.560    -0.501    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y33         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058    -0.302    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X26Y33         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.826    -0.737    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y33         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.236    -0.501    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.071    -0.430    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Sampler_Characterization_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y31     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y38     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y38     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y37     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y37     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y37     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y37     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y38     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y38     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y37     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y35     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].countedTrigger_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y37     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].counter_trigger_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y35     Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y33     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].edge_falling_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y33     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].edge_rising_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y33     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y33     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y33     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y33     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y31     Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].input_pattern_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Sampler_Characterization_clk_wiz_0_0
  To Clock:  clkfbout_Sampler_Characterization_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Sampler_Characterization_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Sampler_Characterization_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Sampler_Characterization_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.576ns (7.836%)  route 6.775ns (92.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.672    -0.687    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X18Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=1, routed)           5.160     4.929    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/overflow
    SLICE_X22Y35         LUT5 (Prop_lut5_I1_O)        0.120     5.049 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/overflow_reg_i_1/O
                         net (fo=1, routed)           1.615     6.664    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst_n_35
    SLICE_X22Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.490    12.682    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.263    12.419    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)       -0.250    12.169    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.518ns (6.997%)  route 6.885ns (93.003%))
  Logic Levels:           0  
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.665    -0.694    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X24Y34         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.176 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg/Q
                         net (fo=2, routed)           6.885     6.710    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_int
    SLICE_X25Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.491    12.683    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.263    12.420    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)       -0.105    12.315    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.704ns (10.796%)  route 5.817ns (89.204%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        3.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.673    -0.686    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y31         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=81, routed)          4.262     4.033    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.157 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           1.554     5.711    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/wr_rst_busy
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.124     5.835 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/BRAM_GEN[0].scregister[5]_i_2/O
                         net (fo=1, routed)           0.000     5.835    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/p_1_in[5]
    SLICE_X20Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.495    12.688    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]/C
                         clock pessimism              0.000    12.688    
                         clock uncertainty           -0.263    12.424    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.081    12.505    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.442%)  route 0.592ns (58.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.592     1.011    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X22Y29         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y29         FDRE (Setup_fdre_C_D)       -0.270     9.730    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.571%)  route 0.589ns (58.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.589     1.008    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X22Y30         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y30         FDRE (Setup_fdre_C_D)       -0.268     9.732    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.500%)  route 0.591ns (58.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.591     1.010    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[13]
    SLICE_X22Y29         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y29         FDRE (Setup_fdre_C_D)       -0.265     9.735    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.500%)  route 0.482ns (53.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.482     0.901    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X15Y30         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)       -0.267     9.733    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.487%)  route 0.593ns (56.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.593     1.049    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[12]
    SLICE_X22Y29         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y29         FDRE (Setup_fdre_C_D)       -0.093     9.907    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.838%)  route 0.584ns (56.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.584     1.040    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X15Y30         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)       -0.093     9.907    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.924%)  route 0.437ns (51.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29                                      0.000     0.000 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.437     0.856    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X15Y30         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)       -0.266     9.734    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.291ns (11.716%)  route 2.193ns (88.284%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.558    -0.503    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X24Y34         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.355 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=8, routed)           1.656     1.301    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X20Y37         LUT2 (Prop_lut2_I1_O)        0.098     1.399 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.536     1.936    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/wr_rst_busy
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/BRAM_GEN[0].scregister[5]_i_2/O
                         net (fo=1, routed)           0.000     1.981    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/p_1_in[5]
    SLICE_X20Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.826     1.196    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.263     1.459    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.121     1.580    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.192ns (6.087%)  route 2.962ns (93.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.500    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X18Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=1, routed)           2.164     1.805    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/overflow
    SLICE_X22Y35         LUT5 (Prop_lut5_I1_O)        0.051     1.856 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/overflow_reg_i_1/O
                         net (fo=1, routed)           0.798     2.654    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst_n_35
    SLICE_X22Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.823     1.193    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y35         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.263     1.456    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.010     1.466    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/overflow_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.164ns (5.033%)  route 3.094ns (94.967%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.558    -0.503    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X24Y34         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpf_ic.prog_full_i_reg/Q
                         net (fo=2, routed)           3.094     2.756    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_int
    SLICE_X25Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.824     1.194    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y37         FDRE                                         r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.263     1.457    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.061     1.518    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/full_A_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  1.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Sampler_Characterization_clk_wiz_0_0

Setup :           15  Failing Endpoints,  Worst Slack       -0.256ns,  Total Violation       -1.629ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 1.997ns (38.500%)  route 3.190ns (61.500%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.548     8.157    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y10         RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528     8.696    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y10         RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
                         clock pessimism              0.000     8.696    
                         clock uncertainty           -0.263     8.433    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.901    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.997ns (38.540%)  route 3.185ns (61.460%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.542     8.152    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.547     8.715    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
                         clock pessimism              0.000     8.715    
                         clock uncertainty           -0.263     8.452    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.920    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.997ns (38.194%)  route 3.232ns (61.806%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.589     8.199    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.535     8.703    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
                         clock pessimism              0.000     8.703    
                         clock uncertainty           -0.263     8.440    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.997    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11
  -------------------------------------------------------------------
                         required time                          7.997    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.997ns (39.108%)  route 3.109ns (60.892%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.467     8.076    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y4          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.530     8.698    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.698    
                         clock uncertainty           -0.263     8.435    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.903    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.997ns (39.222%)  route 3.094ns (60.778%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.452     8.061    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.535     8.703    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
                         clock pessimism              0.000     8.703    
                         clock uncertainty           -0.263     8.440    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.908    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.997ns (38.520%)  route 3.187ns (61.480%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 8.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.545     8.154    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.547     8.715    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
                         clock pessimism              0.000     8.715    
                         clock uncertainty           -0.263     8.452    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.009    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.997ns (39.333%)  route 3.080ns (60.667%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.438     8.047    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546     8.714    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/CLKARDCLK
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.263     8.451    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.919    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.997ns (39.569%)  route 3.050ns (60.431%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.407     8.017    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y5          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.534     8.702    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.000     8.702    
                         clock uncertainty           -0.263     8.439    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.907    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.997ns (39.562%)  route 3.051ns (60.438%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.408     8.018    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y6          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.539     8.707    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
                         clock pessimism              0.000     8.707    
                         clock uncertainty           -0.263     8.444    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.912    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.997ns (39.321%)  route 3.082ns (60.679%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.662     2.970    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y34         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pattern_register_reg[1]/Q
                         net (fo=2, routed)           0.741     4.167    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register[1]
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.291 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.291    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_i_4_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.804 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.804    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__0_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.150 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger0_carry__1/CO[2]
                         net (fo=1, routed)           0.309     5.460    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_select
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.310     5.770 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/trigger_output_INST_0/O
                         net (fo=1, routed)           0.407     6.177    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/trigger
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.301 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst_i_2/O
                         net (fo=6, routed)           0.185     6.485    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=76, routed)          1.439     8.049    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546     8.714    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y8          RAMB36E1                                     r  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/CLKARDCLK
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.263     8.451    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.008    Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 -0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/Q
                         net (fo=2, routed)           0.099     1.142    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/posttriggercount_register[0]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.187 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     1.187    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.257 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.257    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3_n_7
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.734    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.263    -0.471    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.134    -0.337    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (69.901%)  route 0.107ns (30.099%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[23]/Q
                         net (fo=2, routed)           0.107     1.150    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register[23]
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.195 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.195    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[20]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.258 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.258    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[20]_i_1_n_4
    SLICE_X14Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.732    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X14Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[23]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.263    -0.469    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.105    -0.364    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/Q
                         net (fo=2, routed)           0.099     1.142    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/posttriggercount_register[0]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.187 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     1.187    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.292 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.292    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3_n_6
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.734    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[1]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.263    -0.471    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.134    -0.337    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.737%)  route 0.149ns (37.263%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[21]/Q
                         net (fo=2, routed)           0.149     1.192    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register[21]
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.237 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[20]_i_4/O
                         net (fo=1, routed)           0.000     1.237    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[20]_i_4_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.302 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.302    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[20]_i_1_n_6
    SLICE_X14Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.732    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X14Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[21]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.263    -0.469    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.105    -0.364    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.000%)  route 0.129ns (32.000%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y39         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[25]/Q
                         net (fo=2, routed)           0.129     1.194    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register[25]
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.239 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     1.239    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[24]_i_4_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.304 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.304    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[24]_i_1_n_6
    SLICE_X14Y39         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.732    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X14Y39         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[25]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.263    -0.469    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.105    -0.364    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.331ns (76.934%)  route 0.099ns (23.066%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/Q
                         net (fo=2, routed)           0.099     1.142    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/posttriggercount_register[0]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.187 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     1.187    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.332 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.332    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3_n_5
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.734    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[2]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.263    -0.471    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.134    -0.337    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.275ns (67.900%)  route 0.130ns (32.100%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y39         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[26]/Q
                         net (fo=2, routed)           0.130     1.196    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register[26]
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.241 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[24]_i_3/O
                         net (fo=1, routed)           0.000     1.241    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[24]_i_3_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.307 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.307    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[24]_i_1_n_5
    SLICE_X14Y39         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.732    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X14Y39         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[26]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.263    -0.469    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.105    -0.364    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.813%)  route 0.156ns (38.187%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[22]/Q
                         net (fo=2, routed)           0.156     1.198    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register[22]
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.243 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     1.243    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[20]_i_3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.309 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.309    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[20]_i_1_n_5
    SLICE_X14Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.732    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X14Y38         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[22]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.263    -0.469    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.105    -0.364    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.351ns (77.959%)  route 0.099ns (22.041%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.561     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].posttriggercount_register_reg[0]/Q
                         net (fo=2, routed)           0.099     1.142    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/posttriggercount_register[0]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.187 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     1.187    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_8_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.352 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.352    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[0]_i_3_n_4
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.734    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X12Y33         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[3]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.263    -0.471    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.134    -0.337    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Sampler_Characterization_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.494%)  route 0.177ns (41.506%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.560     0.901    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y37         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].pretriggercount_register_reg[19]/Q
                         net (fo=2, routed)           0.177     1.218    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register[19]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.263 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.263    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[16]_i_2_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.326 r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.326    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[16]_i_1_n_4
    SLICE_X14Y37         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.829    -0.734    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X14Y37         FDRE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[19]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.263    -0.471    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.105    -0.366    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Sampler_Characterization_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.580ns (17.570%)  route 2.721ns (82.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.672     2.980    Sampler_Characterization_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.834     5.270    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.394 f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=158, routed)         0.887     6.281    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X13Y32         FDPE                                         f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.502     8.670    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X13Y32         FDPE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/C
                         clock pessimism              0.000     8.670    
                         clock uncertainty           -0.263     8.407    
    SLICE_X13Y32         FDPE (Recov_fdpe_C_PRE)     -0.359     8.048    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.580ns (17.570%)  route 2.721ns (82.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.672     2.980    Sampler_Characterization_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.834     5.270    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.394 f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=158, routed)         0.887     6.281    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X13Y32         FDPE                                         f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.502     8.670    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X13Y32         FDPE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/C
                         clock pessimism              0.000     8.670    
                         clock uncertainty           -0.263     8.407    
    SLICE_X13Y32         FDPE (Recov_fdpe_C_PRE)     -0.359     8.048    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.580ns (17.570%)  route 2.721ns (82.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.672     2.980    Sampler_Characterization_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.834     5.270    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.394 f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=158, routed)         0.887     6.281    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X13Y32         FDPE                                         f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         1.502     8.670    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X13Y32         FDPE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/C
                         clock pessimism              0.000     8.670    
                         clock uncertainty           -0.263     8.407    
    SLICE_X13Y32         FDPE (Recov_fdpe_C_PRE)     -0.359     8.048    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.877ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.186ns (13.191%)  route 1.224ns (86.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.560     0.901    Sampler_Characterization_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.788     1.830    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.875 f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=158, routed)         0.436     2.311    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X13Y32         FDPE                                         f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.735    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X13Y32         FDPE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]/C
                         clock pessimism              0.000    -0.735    
                         clock uncertainty            0.263    -0.472    
    SLICE_X13Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.567    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.877ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.186ns (13.191%)  route 1.224ns (86.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.560     0.901    Sampler_Characterization_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.788     1.830    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.875 f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=158, routed)         0.436     2.311    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X13Y32         FDPE                                         f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.735    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X13Y32         FDPE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]/C
                         clock pessimism              0.000    -0.735    
                         clock uncertainty            0.263    -0.472    
    SLICE_X13Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.567    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.877ns  (arrival time - required time)
  Source:                 Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_Sampler_Characterization_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Sampler_Characterization_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.186ns (13.191%)  route 1.224ns (86.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Sampler_Characterization_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Sampler_Characterization_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.560     0.901    Sampler_Characterization_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Sampler_Characterization_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.788     1.830    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.875 f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=158, routed)         0.436     2.311    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X13Y32         FDPE                                         f  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Sampler_Characterization_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Sampler_Characterization_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Sampler_Characterization_i/clk_wiz_0/inst/clk_in1_Sampler_Characterization_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Sampler_Characterization_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Sampler_Characterization_i/clk_wiz_0/inst/clk_out1_Sampler_Characterization_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Sampler_Characterization_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=283, routed)         0.828    -0.735    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/clock
    SLICE_X13Y32         FDPE                                         r  Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]/C
                         clock pessimism              0.000    -0.735    
                         clock uncertainty            0.263    -0.472    
    SLICE_X13Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.567    Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].resetExtend_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  2.877    





