INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed May 13 04:58:12 2015
# Process ID: 7890
# Log file: /Xilinx/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top.vdi
# Journal file: /Xilinx/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /Xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1403.797 ; gain = 374.500
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/7e62f61d/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/7e62f61d/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [/Xilinx/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/Xilinx/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:05 . Memory (MB): peak = 1403.797 ; gain = 656.941
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1406.797 ; gain = 2.996

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d2973068

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1406.797 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 194 cells.
Phase 2 Constant Propagation | Checksum: 14a62c290

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1406.797 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1131 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 311 unconnected cells.
Phase 3 Sweep | Checksum: 110c0213a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.797 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 110c0213a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.797 ; gain = 0.000
Implement Debug Cores | Checksum: c8b807d4
Logic Optimization | Checksum: c8b807d4

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 6748564b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1490.812 ; gain = 0.000
Ending Power Optimization Task | Checksum: 6748564b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.812 ; gain = 84.016
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1490.812 ; gain = 87.012
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1490.816 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 66e54a42

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1490.816 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1490.816 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1490.816 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 38eb0839

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1490.816 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 38eb0839

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1490.816 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 38eb0839

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1490.816 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 8c5c45d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 8c5c45d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 38eb0839

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.816 ; gain = 8.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 38eb0839

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 38eb0839

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: b521dd69

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108931b08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 20285abd3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1f18b723a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1f1654f06

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2.1.6.1 Place Init Design | Checksum: 16275e306

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 16275e306

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 16275e306

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 16275e306

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2.1 Placer Initialization Core | Checksum: 16275e306

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 2 Placer Initialization | Checksum: 16275e306

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1635c0081

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1635c0081

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1160f419d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 18a673d10

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1045f8b0f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1498.816 ; gain = 8.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 11a85435f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1498.816 ; gain = 8.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 172e629d9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.820 ; gain = 16.004

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 172e629d9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.820 ; gain = 16.004
Phase 4 Detail Placement | Checksum: 172e629d9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.820 ; gain = 16.004

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 26afbeb60

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.820 ; gain = 16.004

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.642. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 20717ec73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004
Phase 5.2 Post Placement Optimization | Checksum: 20717ec73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 20717ec73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 20717ec73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004
Phase 5.4 Placer Reporting | Checksum: 20717ec73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 22b61028b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 22b61028b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004
Ending Placer Task | Checksum: 190b01b4a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.820 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1506.820 ; gain = 16.004
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1506.824 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1506.824 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aafd8257

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1617.492 ; gain = 110.668

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aafd8257

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1617.496 ; gain = 110.672
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: fa7ca910

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.603  | TNS=0      | WHS=-0.301 | THS=-121   |

Phase 2 Router Initialization | Checksum: fa7ca910

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ba7f0fe6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 836
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 119961698

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.447  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b3750317

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ee6efbd2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.447  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ee6efbd2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1642.547 ; gain = 135.723
Phase 4 Rip-up And Reroute | Checksum: ee6efbd2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: ee6efbd2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.562  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: ee6efbd2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: ee6efbd2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: ee6efbd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.562  | TNS=0      | WHS=0.033  | THS=0      |

Phase 7 Post Hold Fix | Checksum: ee6efbd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.1646 %
  Global Horizontal Routing Utilization  = 2.4509 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: ee6efbd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: ee6efbd2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14ac0f134

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1642.547 ; gain = 135.723

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.562  | TNS=0      | WHS=0.033  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 14ac0f134

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 14ac0f134

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1642.547 ; gain = 135.723

Routing Is Done.

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1642.547 ; gain = 135.723
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1642.547 ; gain = 135.723
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1642.551 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /Xilinx/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed May 13 05:01:05 2015...
