vhdtdtfi -lib work {C:/Users/Zachery Takkesh/Desktop/Lab7/CPU_EU.v} -lang verilog -prj Lab7 -o CPU_EU.spl -module CPU_EU -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 CPU_EU.spl {C:/Users/Zachery Takkesh/Desktop/Lab7/CPU_EU.sym} 
vhdtdtfi -lang verilog -prj Lab7 -o "C:/Users/Zachery Takkesh/Desktop/Lab7/CPU_EU.tfi" -lib work "C:/Users/Zachery Takkesh/Desktop/Lab7//CPU_EU.v" -module CPU_EU -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "C:/Users/Zachery Takkesh/Desktop/Lab7/CPU_EU.xst" -ofn "C:/Users/Zachery Takkesh/Desktop/Lab7/CPU_EU.syr" 
