#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18dae40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18dafd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18cc2d0 .functor NOT 1, L_0x193a1d0, C4<0>, C4<0>, C4<0>;
L_0x1939fb0 .functor XOR 2, L_0x1939e70, L_0x1939f10, C4<00>, C4<00>;
L_0x193a0c0 .functor XOR 2, L_0x1939fb0, L_0x193a020, C4<00>, C4<00>;
v0x1930fc0_0 .net *"_ivl_10", 1 0, L_0x193a020;  1 drivers
v0x19310c0_0 .net *"_ivl_12", 1 0, L_0x193a0c0;  1 drivers
v0x19311a0_0 .net *"_ivl_2", 1 0, L_0x19342e0;  1 drivers
v0x1931260_0 .net *"_ivl_4", 1 0, L_0x1939e70;  1 drivers
v0x1931340_0 .net *"_ivl_6", 1 0, L_0x1939f10;  1 drivers
v0x1931470_0 .net *"_ivl_8", 1 0, L_0x1939fb0;  1 drivers
v0x1931550_0 .net "a", 0 0, v0x192b740_0;  1 drivers
v0x19315f0_0 .net "b", 0 0, v0x192b7e0_0;  1 drivers
v0x1931690_0 .net "c", 0 0, v0x192b880_0;  1 drivers
v0x1931730_0 .var "clk", 0 0;
v0x19317d0_0 .net "d", 0 0, v0x192b9c0_0;  1 drivers
v0x1931870_0 .net "out_pos_dut", 0 0, L_0x1939ab0;  1 drivers
v0x1931910_0 .net "out_pos_ref", 0 0, L_0x1932e40;  1 drivers
v0x19319b0_0 .net "out_sop_dut", 0 0, L_0x1935890;  1 drivers
v0x1931a50_0 .net "out_sop_ref", 0 0, L_0x1905ef0;  1 drivers
v0x1931af0_0 .var/2u "stats1", 223 0;
v0x1931b90_0 .var/2u "strobe", 0 0;
v0x1931c30_0 .net "tb_match", 0 0, L_0x193a1d0;  1 drivers
v0x1931d00_0 .net "tb_mismatch", 0 0, L_0x18cc2d0;  1 drivers
v0x1931da0_0 .net "wavedrom_enable", 0 0, v0x192bc90_0;  1 drivers
v0x1931e70_0 .net "wavedrom_title", 511 0, v0x192bd30_0;  1 drivers
L_0x19342e0 .concat [ 1 1 0 0], L_0x1932e40, L_0x1905ef0;
L_0x1939e70 .concat [ 1 1 0 0], L_0x1932e40, L_0x1905ef0;
L_0x1939f10 .concat [ 1 1 0 0], L_0x1939ab0, L_0x1935890;
L_0x193a020 .concat [ 1 1 0 0], L_0x1932e40, L_0x1905ef0;
L_0x193a1d0 .cmp/eeq 2, L_0x19342e0, L_0x193a0c0;
S_0x18db160 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18dafd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18cc6b0 .functor AND 1, v0x192b880_0, v0x192b9c0_0, C4<1>, C4<1>;
L_0x18cca90 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x18cce70 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x18cd0f0 .functor AND 1, L_0x18cca90, L_0x18cce70, C4<1>, C4<1>;
L_0x18e5ae0 .functor AND 1, L_0x18cd0f0, v0x192b880_0, C4<1>, C4<1>;
L_0x1905ef0 .functor OR 1, L_0x18cc6b0, L_0x18e5ae0, C4<0>, C4<0>;
L_0x19322c0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1932330 .functor OR 1, L_0x19322c0, v0x192b9c0_0, C4<0>, C4<0>;
L_0x1932440 .functor AND 1, v0x192b880_0, L_0x1932330, C4<1>, C4<1>;
L_0x1932500 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x19325d0 .functor OR 1, L_0x1932500, v0x192b7e0_0, C4<0>, C4<0>;
L_0x1932640 .functor AND 1, L_0x1932440, L_0x19325d0, C4<1>, C4<1>;
L_0x19327c0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1932830 .functor OR 1, L_0x19327c0, v0x192b9c0_0, C4<0>, C4<0>;
L_0x1932750 .functor AND 1, v0x192b880_0, L_0x1932830, C4<1>, C4<1>;
L_0x19329c0 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x1932ac0 .functor OR 1, L_0x19329c0, v0x192b9c0_0, C4<0>, C4<0>;
L_0x1932b80 .functor AND 1, L_0x1932750, L_0x1932ac0, C4<1>, C4<1>;
L_0x1932d30 .functor XNOR 1, L_0x1932640, L_0x1932b80, C4<0>, C4<0>;
v0x18cbc00_0 .net *"_ivl_0", 0 0, L_0x18cc6b0;  1 drivers
v0x18cc000_0 .net *"_ivl_12", 0 0, L_0x19322c0;  1 drivers
v0x18cc3e0_0 .net *"_ivl_14", 0 0, L_0x1932330;  1 drivers
v0x18cc7c0_0 .net *"_ivl_16", 0 0, L_0x1932440;  1 drivers
v0x18ccba0_0 .net *"_ivl_18", 0 0, L_0x1932500;  1 drivers
v0x18ccf80_0 .net *"_ivl_2", 0 0, L_0x18cca90;  1 drivers
v0x18cd200_0 .net *"_ivl_20", 0 0, L_0x19325d0;  1 drivers
v0x1929cb0_0 .net *"_ivl_24", 0 0, L_0x19327c0;  1 drivers
v0x1929d90_0 .net *"_ivl_26", 0 0, L_0x1932830;  1 drivers
v0x1929e70_0 .net *"_ivl_28", 0 0, L_0x1932750;  1 drivers
v0x1929f50_0 .net *"_ivl_30", 0 0, L_0x19329c0;  1 drivers
v0x192a030_0 .net *"_ivl_32", 0 0, L_0x1932ac0;  1 drivers
v0x192a110_0 .net *"_ivl_36", 0 0, L_0x1932d30;  1 drivers
L_0x7f3bd2f00018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x192a1d0_0 .net *"_ivl_38", 0 0, L_0x7f3bd2f00018;  1 drivers
v0x192a2b0_0 .net *"_ivl_4", 0 0, L_0x18cce70;  1 drivers
v0x192a390_0 .net *"_ivl_6", 0 0, L_0x18cd0f0;  1 drivers
v0x192a470_0 .net *"_ivl_8", 0 0, L_0x18e5ae0;  1 drivers
v0x192a550_0 .net "a", 0 0, v0x192b740_0;  alias, 1 drivers
v0x192a610_0 .net "b", 0 0, v0x192b7e0_0;  alias, 1 drivers
v0x192a6d0_0 .net "c", 0 0, v0x192b880_0;  alias, 1 drivers
v0x192a790_0 .net "d", 0 0, v0x192b9c0_0;  alias, 1 drivers
v0x192a850_0 .net "out_pos", 0 0, L_0x1932e40;  alias, 1 drivers
v0x192a910_0 .net "out_sop", 0 0, L_0x1905ef0;  alias, 1 drivers
v0x192a9d0_0 .net "pos0", 0 0, L_0x1932640;  1 drivers
v0x192aa90_0 .net "pos1", 0 0, L_0x1932b80;  1 drivers
L_0x1932e40 .functor MUXZ 1, L_0x7f3bd2f00018, L_0x1932640, L_0x1932d30, C4<>;
S_0x192ac10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18dafd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x192b740_0 .var "a", 0 0;
v0x192b7e0_0 .var "b", 0 0;
v0x192b880_0 .var "c", 0 0;
v0x192b920_0 .net "clk", 0 0, v0x1931730_0;  1 drivers
v0x192b9c0_0 .var "d", 0 0;
v0x192bab0_0 .var/2u "fail", 0 0;
v0x192bb50_0 .var/2u "fail1", 0 0;
v0x192bbf0_0 .net "tb_match", 0 0, L_0x193a1d0;  alias, 1 drivers
v0x192bc90_0 .var "wavedrom_enable", 0 0;
v0x192bd30_0 .var "wavedrom_title", 511 0;
E_0x18d97b0/0 .event negedge, v0x192b920_0;
E_0x18d97b0/1 .event posedge, v0x192b920_0;
E_0x18d97b0 .event/or E_0x18d97b0/0, E_0x18d97b0/1;
S_0x192af40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x192ac10;
 .timescale -12 -12;
v0x192b180_0 .var/2s "i", 31 0;
E_0x18d9650 .event posedge, v0x192b920_0;
S_0x192b280 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x192ac10;
 .timescale -12 -12;
v0x192b480_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x192b560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x192ac10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x192bf10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18dafd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1932ff0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1933190 .functor AND 1, v0x192b740_0, L_0x1932ff0, C4<1>, C4<1>;
L_0x1933270 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x19333f0 .functor AND 1, L_0x1933190, L_0x1933270, C4<1>, C4<1>;
L_0x1933530 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x19336b0 .functor AND 1, L_0x19333f0, L_0x1933530, C4<1>, C4<1>;
L_0x1933800 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x1933980 .functor AND 1, L_0x1933800, v0x192b7e0_0, C4<1>, C4<1>;
L_0x1933a90 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x1933b00 .functor AND 1, L_0x1933980, L_0x1933a90, C4<1>, C4<1>;
L_0x1933c70 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1933ce0 .functor AND 1, L_0x1933b00, L_0x1933c70, C4<1>, C4<1>;
L_0x1933e10 .functor OR 1, L_0x19336b0, L_0x1933ce0, C4<0>, C4<0>;
L_0x1933f20 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x1933da0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1934010 .functor AND 1, L_0x1933f20, L_0x1933da0, C4<1>, C4<1>;
L_0x19341b0 .functor AND 1, L_0x1934010, v0x192b880_0, C4<1>, C4<1>;
L_0x1934270 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1934380 .functor AND 1, L_0x19341b0, L_0x1934270, C4<1>, C4<1>;
L_0x1934490 .functor OR 1, L_0x1933e10, L_0x1934380, C4<0>, C4<0>;
L_0x1934650 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x19346c0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x19347f0 .functor AND 1, L_0x1934650, L_0x19346c0, C4<1>, C4<1>;
L_0x1934900 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x1934a40 .functor AND 1, L_0x19347f0, L_0x1934900, C4<1>, C4<1>;
L_0x1934b50 .functor AND 1, L_0x1934a40, v0x192b9c0_0, C4<1>, C4<1>;
L_0x1934cf0 .functor OR 1, L_0x1934490, L_0x1934b50, C4<0>, C4<0>;
L_0x1934e00 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x1934f60 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1934fd0 .functor AND 1, L_0x1934e00, L_0x1934f60, C4<1>, C4<1>;
L_0x19351e0 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x1935250 .functor AND 1, L_0x1934fd0, L_0x19351e0, C4<1>, C4<1>;
L_0x1935470 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x19354e0 .functor AND 1, L_0x1935250, L_0x1935470, C4<1>, C4<1>;
L_0x1935710 .functor OR 1, L_0x1934cf0, L_0x19354e0, C4<0>, C4<0>;
L_0x1935820 .functor AND 1, v0x192b740_0, v0x192b7e0_0, C4<1>, C4<1>;
L_0x19359c0 .functor AND 1, L_0x1935820, v0x192b880_0, C4<1>, C4<1>;
L_0x1935a80 .functor AND 1, L_0x19359c0, v0x192b9c0_0, C4<1>, C4<1>;
L_0x1935890 .functor OR 1, L_0x1935710, L_0x1935a80, C4<0>, C4<0>;
L_0x1935cd0 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x1935e90 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1935f00 .functor OR 1, L_0x1935cd0, L_0x1935e90, C4<0>, C4<0>;
L_0x1936170 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x19361e0 .functor OR 1, L_0x1935f00, L_0x1936170, C4<0>, C4<0>;
L_0x1936460 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x19364d0 .functor OR 1, L_0x19361e0, L_0x1936460, C4<0>, C4<0>;
L_0x1936760 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x19367d0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x19369d0 .functor OR 1, L_0x1936760, L_0x19367d0, C4<0>, C4<0>;
L_0x1936ae0 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x1936cf0 .functor OR 1, L_0x19369d0, L_0x1936ae0, C4<0>, C4<0>;
L_0x1936e00 .functor OR 1, L_0x1936cf0, v0x192b9c0_0, C4<0>, C4<0>;
L_0x1937070 .functor AND 1, L_0x19364d0, L_0x1936e00, C4<1>, C4<1>;
L_0x1937180 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x19373b0 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x1937420 .functor OR 1, L_0x1937180, L_0x19373b0, C4<0>, C4<0>;
L_0x1937700 .functor OR 1, L_0x1937420, v0x192b880_0, C4<0>, C4<0>;
L_0x19379d0 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1937e30 .functor OR 1, L_0x1937700, L_0x19379d0, C4<0>, C4<0>;
L_0x1937f40 .functor AND 1, L_0x1937070, L_0x1937e30, C4<1>, C4<1>;
L_0x1938240 .functor NOT 1, v0x192b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x19382b0 .functor OR 1, v0x192b740_0, L_0x1938240, C4<0>, C4<0>;
L_0x1938780 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x19387f0 .functor OR 1, L_0x19382b0, L_0x1938780, C4<0>, C4<0>;
L_0x1938b10 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1938b80 .functor OR 1, L_0x19387f0, L_0x1938b10, C4<0>, C4<0>;
L_0x1938eb0 .functor AND 1, L_0x1937f40, L_0x1938b80, C4<1>, C4<1>;
L_0x1938fc0 .functor NOT 1, v0x192b740_0, C4<0>, C4<0>, C4<0>;
L_0x1939260 .functor OR 1, L_0x1938fc0, v0x192b7e0_0, C4<0>, C4<0>;
L_0x1939320 .functor NOT 1, v0x192b880_0, C4<0>, C4<0>, C4<0>;
L_0x19395d0 .functor OR 1, L_0x1939260, L_0x1939320, C4<0>, C4<0>;
L_0x19396e0 .functor NOT 1, v0x192b9c0_0, C4<0>, C4<0>, C4<0>;
L_0x19399a0 .functor OR 1, L_0x19395d0, L_0x19396e0, C4<0>, C4<0>;
L_0x1939ab0 .functor AND 1, L_0x1938eb0, L_0x19399a0, C4<1>, C4<1>;
v0x192c0d0_0 .net *"_ivl_0", 0 0, L_0x1932ff0;  1 drivers
v0x192c1b0_0 .net *"_ivl_10", 0 0, L_0x19336b0;  1 drivers
v0x192c290_0 .net *"_ivl_100", 0 0, L_0x1936cf0;  1 drivers
v0x192c380_0 .net *"_ivl_102", 0 0, L_0x1936e00;  1 drivers
v0x192c460_0 .net *"_ivl_104", 0 0, L_0x1937070;  1 drivers
v0x192c590_0 .net *"_ivl_106", 0 0, L_0x1937180;  1 drivers
v0x192c670_0 .net *"_ivl_108", 0 0, L_0x19373b0;  1 drivers
v0x192c750_0 .net *"_ivl_110", 0 0, L_0x1937420;  1 drivers
v0x192c830_0 .net *"_ivl_112", 0 0, L_0x1937700;  1 drivers
v0x192c9a0_0 .net *"_ivl_114", 0 0, L_0x19379d0;  1 drivers
v0x192ca80_0 .net *"_ivl_116", 0 0, L_0x1937e30;  1 drivers
v0x192cb60_0 .net *"_ivl_118", 0 0, L_0x1937f40;  1 drivers
v0x192cc40_0 .net *"_ivl_12", 0 0, L_0x1933800;  1 drivers
v0x192cd20_0 .net *"_ivl_120", 0 0, L_0x1938240;  1 drivers
v0x192ce00_0 .net *"_ivl_122", 0 0, L_0x19382b0;  1 drivers
v0x192cee0_0 .net *"_ivl_124", 0 0, L_0x1938780;  1 drivers
v0x192cfc0_0 .net *"_ivl_126", 0 0, L_0x19387f0;  1 drivers
v0x192d1b0_0 .net *"_ivl_128", 0 0, L_0x1938b10;  1 drivers
v0x192d290_0 .net *"_ivl_130", 0 0, L_0x1938b80;  1 drivers
v0x192d370_0 .net *"_ivl_132", 0 0, L_0x1938eb0;  1 drivers
v0x192d450_0 .net *"_ivl_134", 0 0, L_0x1938fc0;  1 drivers
v0x192d530_0 .net *"_ivl_136", 0 0, L_0x1939260;  1 drivers
v0x192d610_0 .net *"_ivl_138", 0 0, L_0x1939320;  1 drivers
v0x192d6f0_0 .net *"_ivl_14", 0 0, L_0x1933980;  1 drivers
v0x192d7d0_0 .net *"_ivl_140", 0 0, L_0x19395d0;  1 drivers
v0x192d8b0_0 .net *"_ivl_142", 0 0, L_0x19396e0;  1 drivers
v0x192d990_0 .net *"_ivl_144", 0 0, L_0x19399a0;  1 drivers
v0x192da70_0 .net *"_ivl_16", 0 0, L_0x1933a90;  1 drivers
v0x192db50_0 .net *"_ivl_18", 0 0, L_0x1933b00;  1 drivers
v0x192dc30_0 .net *"_ivl_2", 0 0, L_0x1933190;  1 drivers
v0x192dd10_0 .net *"_ivl_20", 0 0, L_0x1933c70;  1 drivers
v0x192ddf0_0 .net *"_ivl_22", 0 0, L_0x1933ce0;  1 drivers
v0x192ded0_0 .net *"_ivl_24", 0 0, L_0x1933e10;  1 drivers
v0x192e1c0_0 .net *"_ivl_26", 0 0, L_0x1933f20;  1 drivers
v0x192e2a0_0 .net *"_ivl_28", 0 0, L_0x1933da0;  1 drivers
v0x192e380_0 .net *"_ivl_30", 0 0, L_0x1934010;  1 drivers
v0x192e460_0 .net *"_ivl_32", 0 0, L_0x19341b0;  1 drivers
v0x192e540_0 .net *"_ivl_34", 0 0, L_0x1934270;  1 drivers
v0x192e620_0 .net *"_ivl_36", 0 0, L_0x1934380;  1 drivers
v0x192e700_0 .net *"_ivl_38", 0 0, L_0x1934490;  1 drivers
v0x192e7e0_0 .net *"_ivl_4", 0 0, L_0x1933270;  1 drivers
v0x192e8c0_0 .net *"_ivl_40", 0 0, L_0x1934650;  1 drivers
v0x192e9a0_0 .net *"_ivl_42", 0 0, L_0x19346c0;  1 drivers
v0x192ea80_0 .net *"_ivl_44", 0 0, L_0x19347f0;  1 drivers
v0x192eb60_0 .net *"_ivl_46", 0 0, L_0x1934900;  1 drivers
v0x192ec40_0 .net *"_ivl_48", 0 0, L_0x1934a40;  1 drivers
v0x192ed20_0 .net *"_ivl_50", 0 0, L_0x1934b50;  1 drivers
v0x192ee00_0 .net *"_ivl_52", 0 0, L_0x1934cf0;  1 drivers
v0x192eee0_0 .net *"_ivl_54", 0 0, L_0x1934e00;  1 drivers
v0x192efc0_0 .net *"_ivl_56", 0 0, L_0x1934f60;  1 drivers
v0x192f0a0_0 .net *"_ivl_58", 0 0, L_0x1934fd0;  1 drivers
v0x192f180_0 .net *"_ivl_6", 0 0, L_0x19333f0;  1 drivers
v0x192f260_0 .net *"_ivl_60", 0 0, L_0x19351e0;  1 drivers
v0x192f340_0 .net *"_ivl_62", 0 0, L_0x1935250;  1 drivers
v0x192f420_0 .net *"_ivl_64", 0 0, L_0x1935470;  1 drivers
v0x192f500_0 .net *"_ivl_66", 0 0, L_0x19354e0;  1 drivers
v0x192f5e0_0 .net *"_ivl_68", 0 0, L_0x1935710;  1 drivers
v0x192f6c0_0 .net *"_ivl_70", 0 0, L_0x1935820;  1 drivers
v0x192f7a0_0 .net *"_ivl_72", 0 0, L_0x19359c0;  1 drivers
v0x192f880_0 .net *"_ivl_74", 0 0, L_0x1935a80;  1 drivers
v0x192f960_0 .net *"_ivl_78", 0 0, L_0x1935cd0;  1 drivers
v0x192fa40_0 .net *"_ivl_8", 0 0, L_0x1933530;  1 drivers
v0x192fb20_0 .net *"_ivl_80", 0 0, L_0x1935e90;  1 drivers
v0x192fc00_0 .net *"_ivl_82", 0 0, L_0x1935f00;  1 drivers
v0x192fce0_0 .net *"_ivl_84", 0 0, L_0x1936170;  1 drivers
v0x19301d0_0 .net *"_ivl_86", 0 0, L_0x19361e0;  1 drivers
v0x19302b0_0 .net *"_ivl_88", 0 0, L_0x1936460;  1 drivers
v0x1930390_0 .net *"_ivl_90", 0 0, L_0x19364d0;  1 drivers
v0x1930470_0 .net *"_ivl_92", 0 0, L_0x1936760;  1 drivers
v0x1930550_0 .net *"_ivl_94", 0 0, L_0x19367d0;  1 drivers
v0x1930630_0 .net *"_ivl_96", 0 0, L_0x19369d0;  1 drivers
v0x1930710_0 .net *"_ivl_98", 0 0, L_0x1936ae0;  1 drivers
v0x19307f0_0 .net "a", 0 0, v0x192b740_0;  alias, 1 drivers
v0x1930890_0 .net "b", 0 0, v0x192b7e0_0;  alias, 1 drivers
v0x1930980_0 .net "c", 0 0, v0x192b880_0;  alias, 1 drivers
v0x1930a70_0 .net "d", 0 0, v0x192b9c0_0;  alias, 1 drivers
v0x1930b60_0 .net "out_pos", 0 0, L_0x1939ab0;  alias, 1 drivers
v0x1930c20_0 .net "out_sop", 0 0, L_0x1935890;  alias, 1 drivers
S_0x1930da0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18dafd0;
 .timescale -12 -12;
E_0x18c19f0 .event anyedge, v0x1931b90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1931b90_0;
    %nor/r;
    %assign/vec4 v0x1931b90_0, 0;
    %wait E_0x18c19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x192ac10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x192bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x192bb50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x192ac10;
T_4 ;
    %wait E_0x18d97b0;
    %load/vec4 v0x192bbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x192bab0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x192ac10;
T_5 ;
    %wait E_0x18d9650;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %wait E_0x18d9650;
    %load/vec4 v0x192bab0_0;
    %store/vec4 v0x192bb50_0, 0, 1;
    %fork t_1, S_0x192af40;
    %jmp t_0;
    .scope S_0x192af40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x192b180_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x192b180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18d9650;
    %load/vec4 v0x192b180_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x192b180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x192b180_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x192ac10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18d97b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x192b9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192b7e0_0, 0;
    %assign/vec4 v0x192b740_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x192bab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x192bb50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18dafd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1931730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1931b90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18dafd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1931730_0;
    %inv;
    %store/vec4 v0x1931730_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18dafd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x192b920_0, v0x1931d00_0, v0x1931550_0, v0x19315f0_0, v0x1931690_0, v0x19317d0_0, v0x1931a50_0, v0x19319b0_0, v0x1931910_0, v0x1931870_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18dafd0;
T_9 ;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18dafd0;
T_10 ;
    %wait E_0x18d97b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1931af0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
    %load/vec4 v0x1931c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1931af0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1931a50_0;
    %load/vec4 v0x1931a50_0;
    %load/vec4 v0x19319b0_0;
    %xor;
    %load/vec4 v0x1931a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1931910_0;
    %load/vec4 v0x1931910_0;
    %load/vec4 v0x1931870_0;
    %xor;
    %load/vec4 v0x1931910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1931af0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931af0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter4/response0/top_module.sv";
