{
  "module_name": "sdio.h",
  "hash_id": "02e9216a79d2649b62a42df32b780b2990a203a5e5069137c9eb1c30908452c9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/sdio.h",
  "human_readable_source": " \n \n\n#ifndef __MT76S_H\n#define __MT76S_H\n\n#define MT_PSE_PAGE_SZ\t\t\t128\n\n#define MCR_WCIR\t\t\t0x0000\n#define MCR_WHLPCR\t\t\t0x0004\n#define WHLPCR_FW_OWN_REQ_CLR\t\tBIT(9)\n#define WHLPCR_FW_OWN_REQ_SET\t\tBIT(8)\n#define WHLPCR_IS_DRIVER_OWN\t\tBIT(8)\n#define WHLPCR_INT_EN_CLR\t\tBIT(1)\n#define WHLPCR_INT_EN_SET\t\tBIT(0)\n\n#define MCR_WSDIOCSR\t\t\t0x0008\n#define MCR_WHCR\t\t\t0x000C\n#define W_INT_CLR_CTRL\t\t\tBIT(1)\n#define RECV_MAILBOX_RD_CLR_EN\t\tBIT(2)\n#define WF_SYS_RSTB\t\t\tBIT(4)  \n#define WF_WHOLE_PATH_RSTB\t\tBIT(5)  \n#define WF_SDIO_WF_PATH_RSTB\t\tBIT(6)  \n#define MAX_HIF_RX_LEN_NUM\t\tGENMASK(13, 8)\n#define MAX_HIF_RX_LEN_NUM_CONNAC2\tGENMASK(14, 8)  \n#define WF_RST_DONE\t\t\tBIT(15)  \n#define RX_ENHANCE_MODE\t\t\tBIT(16)\n\n#define MCR_WHISR\t\t\t0x0010\n#define MCR_WHIER\t\t\t0x0014\n#define WHIER_D2H_SW_INT\t\tGENMASK(31, 8)\n#define WHIER_FW_OWN_BACK_INT_EN\tBIT(7)\n#define WHIER_ABNORMAL_INT_EN\t\tBIT(6)\n#define WHIER_WDT_INT_EN\t\tBIT(5)  \n#define WHIER_RX1_DONE_INT_EN\t\tBIT(2)\n#define WHIER_RX0_DONE_INT_EN\t\tBIT(1)\n#define WHIER_TX_DONE_INT_EN\t\tBIT(0)\n#define WHIER_DEFAULT\t\t\t(WHIER_RX0_DONE_INT_EN\t| \\\n\t\t\t\t\t WHIER_RX1_DONE_INT_EN\t| \\\n\t\t\t\t\t WHIER_TX_DONE_INT_EN\t| \\\n\t\t\t\t\t WHIER_ABNORMAL_INT_EN\t| \\\n\t\t\t\t\t WHIER_D2H_SW_INT)\n\n#define MCR_WASR\t\t\t0x0020\n#define MCR_WSICR\t\t\t0x0024\n#define MCR_WTSR0\t\t\t0x0028\n#define TQ0_CNT\t\t\t\tGENMASK(7, 0)\n#define TQ1_CNT\t\t\t\tGENMASK(15, 8)\n#define TQ2_CNT\t\t\t\tGENMASK(23, 16)\n#define TQ3_CNT\t\t\t\tGENMASK(31, 24)\n\n#define MCR_WTSR1\t\t\t0x002c\n#define TQ4_CNT\t\t\t\tGENMASK(7, 0)\n#define TQ5_CNT\t\t\t\tGENMASK(15, 8)\n#define TQ6_CNT\t\t\t\tGENMASK(23, 16)\n#define TQ7_CNT\t\t\t\tGENMASK(31, 24)\n\n#define MCR_WTDR1\t\t\t0x0034\n#define MCR_WRDR0\t\t\t0x0050\n#define MCR_WRDR1\t\t\t0x0054\n#define MCR_WRDR(p)\t\t\t(0x0050 + 4 * (p))\n#define MCR_H2DSM0R\t\t\t0x0070\n#define H2D_SW_INT_READ\t\t\tBIT(16)\n#define H2D_SW_INT_WRITE\t\tBIT(17)\n#define H2D_SW_INT_CLEAR_MAILBOX_ACK\tBIT(22)\n\n#define MCR_H2DSM1R\t\t\t0x0074\n#define MCR_D2HRM0R\t\t\t0x0078\n#define MCR_D2HRM1R\t\t\t0x007c\n#define MCR_D2HRM2R\t\t\t0x0080\n#define MCR_WRPLR\t\t\t0x0090\n#define RX0_PACKET_LENGTH\t\tGENMASK(15, 0)\n#define RX1_PACKET_LENGTH\t\tGENMASK(31, 16)\n\n#define MCR_WTMDR\t\t\t0x00b0\n#define MCR_WTMCR\t\t\t0x00b4\n#define MCR_WTMDPCR0\t\t\t0x00b8\n#define MCR_WTMDPCR1\t\t\t0x00bc\n#define MCR_WPLRCR\t\t\t0x00d4\n#define MCR_WSR\t\t\t\t0x00D8\n#define MCR_CLKIOCR\t\t\t0x0100\n#define MCR_CMDIOCR\t\t\t0x0104\n#define MCR_DAT0IOCR\t\t\t0x0108\n#define MCR_DAT1IOCR\t\t\t0x010C\n#define MCR_DAT2IOCR\t\t\t0x0110\n#define MCR_DAT3IOCR\t\t\t0x0114\n#define MCR_CLKDLYCR\t\t\t0x0118\n#define MCR_CMDDLYCR\t\t\t0x011C\n#define MCR_ODATDLYCR\t\t\t0x0120\n#define MCR_IDATDLYCR1\t\t\t0x0124\n#define MCR_IDATDLYCR2\t\t\t0x0128\n#define MCR_ILCHCR\t\t\t0x012C\n#define MCR_WTQCR0\t\t\t0x0130\n#define MCR_WTQCR1\t\t\t0x0134\n#define MCR_WTQCR2\t\t\t0x0138\n#define MCR_WTQCR3\t\t\t0x013C\n#define MCR_WTQCR4\t\t\t0x0140\n#define MCR_WTQCR5\t\t\t0x0144\n#define MCR_WTQCR6\t\t\t0x0148\n#define MCR_WTQCR7\t\t\t0x014C\n#define MCR_WTQCR(x)                   (0x130 + 4 * (x))\n#define TXQ_CNT_L\t\t\tGENMASK(15, 0)\n#define TXQ_CNT_H\t\t\tGENMASK(31, 16)\n\n#define MCR_SWPCDBGR\t\t\t0x0154\n\n#define MCR_H2DSM2R\t\t\t0x0160  \n#define MCR_H2DSM3R\t\t\t0x0164  \n#define MCR_D2HRM3R\t\t\t0x0174  \n#define D2HRM3R_IS_DRIVER_OWN\t\tBIT(0)\n#define MCR_WTQCR8\t\t\t0x0190  \n#define MCR_WTQCR9\t\t\t0x0194  \n#define MCR_WTQCR10\t\t\t0x0198  \n#define MCR_WTQCR11\t\t\t0x019C  \n#define MCR_WTQCR12\t\t\t0x01A0  \n#define MCR_WTQCR13\t\t\t0x01A4  \n#define MCR_WTQCR14\t\t\t0x01A8  \n#define MCR_WTQCR15\t\t\t0x01AC  \n\nenum mt76_connac_sdio_ver {\n\tMT76_CONNAC_SDIO,\n\tMT76_CONNAC2_SDIO,\n};\n\nstruct mt76s_intr {\n\tu32 isr;\n\tu32 *rec_mb;\n\tstruct {\n\t\tu32 *wtqcr;\n\t} tx;\n\tstruct {\n\t\tu16 *len[2];\n\t\tu16 *num;\n\t} rx;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}