5 18 1fdc1 32 22 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.5.vcd) 2 -v (exclude10.5.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -o (exclude10.5.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude10.5.v 8 37 1 
2 1 19 19 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 1 10 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset_n 2 10 1070011 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 11 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1 
2 3 8 284 284 180018 1 0 1004 0 0 32 48 0 0
2 4 8 284 284 a0014 0 1 1410 0 0 32 33 error_count
2 5 8 284 284 a0018 1 37 16 3 4
2 6 9 285 285 180018 1 0 1004 0 0 32 48 0 0
2 7 9 285 285 a0014 0 1 1410 0 0 32 33 cover_count
2 8 9 285 285 a0018 1 37 16 6 7
2 9 9 514 514 530056 1 0 21008 0 0 1 16 1 0
2 10 9 514 514 4c004f 1 0 21004 0 0 1 16 0 0
2 11 9 514 514 4a004a 1 0 1008 0 0 32 48 1 0
2 12 9 514 514 440048 1 32 1008 0 0 32 1 width
2 13 9 514 514 44004a 1 7 1208 11 12 32 18 0 ffffffff fffffffa 1 4 0
2 14 9 514 514 430051 1 25 1004 10 13 3 18 0 7 7 0 0 0
2 15 9 514 514 430056 1 31 1008 9 14 4 18 0 f e 1 0 0
2 16 9 514 514 420057 1 26 1008 15 0 4 18 0 f e 1 0 0
2 17 9 514 514 27002f 1 1 1004 0 0 4 1 test_expr
2 18 9 514 514 270057 2 7 1088 16 17 4 18 0 f e 1 0 0
2 19 9 514 514 150021 0 1 1410 0 0 4 1 dec_test_expr
2 20 9 514 514 150057 2 36 a 18 19
2 21 10 515 515 4c004f 1 0 21004 0 0 1 16 0 0
2 22 10 515 515 46004a 1 32 1008 0 0 32 1 width
2 23 10 515 515 450051 1 25 1004 21 22 4 18 0 f f 0 0 0
2 24 10 515 515 33003f 1 1 1008 0 0 4 1 dec_test_expr
2 25 10 515 515 27002f 1 1 1004 0 0 4 1 test_expr
2 26 10 515 515 260040 1 8 201084 24 25 4 18 0 f f 0 0 0
2 27 10 515 515 250052 2 11 201008 23 26 1 18 0 1 0 1 0 0
2 28 10 515 515 150021 0 1 1410 0 0 1 1 zoh_test_expr
2 29 10 515 515 150052 2 36 a 27 28
2 30 11 516 516 4c004f 1 0 21004 0 0 1 16 0 0
2 31 11 516 516 46004a 1 32 1008 0 0 32 1 width
2 32 11 516 516 450051 1 25 1004 30 31 4 18 0 f f 0 0 0
2 33 11 516 516 37003f 1 1 1004 0 0 4 1 test_expr
2 34 11 516 516 27002f 1 1 1004 0 0 4 1 test_expr
2 35 11 516 516 260040 1 2 201044 33 34 4 18 0 f f 0 0 0
2 36 11 516 516 250052 2 11 201008 32 35 1 18 0 1 0 1 0 0
2 37 11 516 516 130021 0 1 1410 0 0 1 1 valid_test_expr
2 38 11 516 516 130052 2 36 a 36 37
2 39 78 583 583 140016 1e 1 100c 0 0 1 1 clk
2 40 78 583 583 c0016 2e 27 100a 39 0 1 18 0 1 0 0 0 0
2 41 78 583 583 19001d f 3d 5002 0 0 1 18 0 1 0 0 0 0 u$21
2 42 93 598 598 140016 1e 1 100c 0 0 1 1 clk
2 43 93 598 598 c0016 2e 27 100a 42 0 1 18 0 1 0 0 0 0
2 44 93 598 598 19001d f 3d 5002 0 0 1 18 0 1 0 0 0 0 u$25
2 45 110 615 615 440051 1 1 1004 0 0 4 1 prev_test_expr
2 46 110 615 615 37003f 1 1 1004 0 0 4 1 test_expr
2 47 110 615 615 360052 2 15 201004 45 46 1 18 0 1 1 0 0 0
2 48 110 615 615 300030 1 0 1004 0 0 32 48 0 0
2 49 110 615 615 1a002c 1 32 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 50 110 615 615 190031 1 e 201008 48 49 1 18 0 1 0 1 0 0
2 51 110 615 615 180053 3 18 201104 47 50 1 18 0 1 0 1 0 0
2 52 110 615 615 90014 0 1 1410 0 0 1 1 fire_cover_1
2 53 110 615 615 90053 2 35 6 51 52
2 54 111 616 616 720086 1 1 1004 0 0 4 1 prev_one_hots_checked
2 55 111 616 616 5e006d 1 1 1004 0 0 4 1 one_hots_checked
2 56 111 616 616 5d0087 1 15 201004 54 55 1 18 0 1 1 0 0 0
2 57 111 616 616 520055 1 0 21008 0 0 1 16 1 0
2 58 111 616 616 4c0050 1 32 1008 0 0 32 1 width
2 59 111 616 616 4b0057 1 25 1008 57 58 4 18 0 f 0 f 0 0
2 60 111 616 616 370046 1 1 1004 0 0 4 1 one_hots_checked
2 61 111 616 616 360058 2 11 201004 59 60 1 18 0 1 1 0 0 0
2 62 111 616 616 300030 1 0 1004 0 0 32 48 0 0
2 63 111 616 616 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 64 111 616 616 190031 1 e 201008 62 63 1 18 0 1 0 1 0 0
2 65 111 616 616 190058 2 18 1104 61 64 1 18 0 1 0 1 0 0
2 66 111 616 616 180088 2 18 201184 56 65 1 18 0 1 1 1 0 0
2 67 111 616 616 90014 0 1 1410 0 0 1 1 fire_cover_2
2 68 111 616 616 90088 2 35 6 66 67
2 69 112 617 617 700073 1 0 21004 0 0 1 16 0 0
2 70 112 617 617 6a006e 1 32 1008 0 0 32 1 width
2 71 112 617 617 690075 1 25 1004 69 70 4 18 0 f f 0 0 0
2 72 112 617 617 570064 1 1 1004 0 0 4 1 prev_test_expr
2 73 112 617 617 560076 2 15 201004 71 72 1 18 0 1 1 0 0 0
2 74 112 617 617 4b004e 1 0 21004 0 0 1 16 0 0
2 75 112 617 617 450049 1 32 1008 0 0 32 1 width
2 76 112 617 617 440050 1 25 1004 74 75 4 18 0 f f 0 0 0
2 77 112 617 617 37003f 1 1 1004 0 0 4 1 test_expr
2 78 112 617 617 360051 2 11 201008 76 77 1 18 0 1 0 1 0 0
2 79 112 617 617 300030 1 0 1004 0 0 32 48 0 0
2 80 112 617 617 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 81 112 617 617 190031 1 e 201008 79 80 1 18 0 1 0 1 0 0
2 82 112 617 617 190051 2 18 120c 78 81 1 18 0 1 0 0 1 0
2 83 112 617 617 180077 3 18 201184 73 82 1 18 0 1 1 1 0 0
2 84 112 617 617 90014 0 1 1410 0 0 1 1 fire_cover_3
2 85 112 617 617 90077 2 35 6 83 84
1 clk 5 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 6 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 7 15 14 1 0 3 0 4 17 f f 0 0 0 0
1 error_count 8 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 9 7 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 dec_test_expr 10 9 60015 1 0 3 0 4 17 f f 0 0 0 0
1 zoh_test_expr 11 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 12 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 13 75 70017 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_one_hots_checked 14 76 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_test_expr 15 77 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 fire_cover_1 16 92 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_2 17 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 18 92 60023 1 0 0 0 1 17 1 1 0 0 0 0
1 severity_level 19 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 20 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 21 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 22 0 c0000 1 0 31 0 72 17 494f4c4154494f4e 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 23 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 24 0 c0000 1 0 31 0 152 17 5f4f4e455f484f54 0 0 0 0 0 4552545f5a45524f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 25 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 26 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 27 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 28 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 5 1 0 0 5
4 8 1 0 0 8
4 20 f 20 20 20
4 29 f 29 29 29
4 38 f 38 38 38
4 40 1 41 0 40
4 41 6 40 0 40
4 43 1 44 0 43
4 44 6 43 0 43
4 53 f 53 53 53
4 68 f 68 68 68
4 85 f 85 85 85
13 A 227 1263095374 This assertion is not needed
3 13 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1 ./ovl/assert_zero_one_hot.vlib
2 86 119 395 395 20006 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$17
1 cvr_msg 29 118 1000016 1 0 1023 0 1024 17 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0 ffffffffffffffff ffffffffffffffff 0 0 0 0
4 86 11 0 0 86
3 11 assert_zero_one_hot.ovl_cover_t.u$17 "main.foo.ovl_cover_t.u$17" 0 ./ovl/std_ovl_task.h 119 134 1 ./ovl/assert_zero_one_hot.vlib
2 87 122 398 398 210021 0 0 1010 0 0 32 48 1 0
2 88 122 398 398 13001d 0 1 1010 0 0 32 33 cover_count
2 89 122 398 398 130021 0 6 1030 87 88 32 50 0 ffffffff 0 0 0 0
2 90 122 398 398 5000f 0 1 1410 0 0 32 33 cover_count
2 91 122 398 398 50021 0 37 32 89 90
2 92 126 402 402 1d001e 0 0 1010 0 0 32 48 f 0
2 93 126 402 402 c0019 0 32 1010 0 0 32 1 coverage_level
2 94 126 402 402 c001e 0 e 1030 92 93 1 18 0 1 0 0 0 0
2 95 126 402 402 8001f 0 39 22 94 0
2 96 0 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
2 97 0 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
4 97 0 0 0 91
4 96 0 0 0 91
4 91 11 95 95 91
4 95 0 97 96 91
3 12 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1 ./ovl/assert_zero_one_hot.vlib
2 98 160 436 436 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$18
1 ovl_fire_2state_f 30 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 31 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 98 11 0 0 98
3 11 assert_zero_one_hot.ovl_fire_2state_f.u$18 "main.foo.ovl_fire_2state_f.u$18" 0 ./ovl/std_ovl_task.h 160 169 1 ./ovl/assert_zero_one_hot.vlib
2 99 162 438 438 60006 0 0 1810 0 0 32 48 0 0
2 100 161 437 437 a0016 0 32 1812 0 0 32 1 property_type
2 101 162 438 438 0 0 2d 1822 99 100 1 18 0 1 0 0 0 0
2 102 163 439 439 60006 0 0 1810 0 0 32 48 1 0
2 103 163 439 439 0 0 2d 1822 102 100 1 18 0 1 0 0 0 0
2 104 164 440 440 60006 0 0 1810 0 0 32 48 3 0
2 105 164 440 440 0 0 2d 1822 104 100 1 18 0 1 0 0 0 0
2 106 165 441 441 60006 0 0 1810 0 0 32 48 4 0
2 107 165 441 441 0 0 2d 1822 106 100 1 18 0 1 0 0 0 0
2 108 166 442 442 60006 0 0 1810 0 0 32 48 2 0
2 109 166 442 442 0 0 2d 1822 108 100 1 18 0 1 0 0 0 0
2 110 167 443 443 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 111 167 443 443 2f0032 0 0 21810 0 0 1 16 0 0
2 112 167 443 443 1b002b 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 113 167 443 443 1b0032 0 37 832 111 112
2 114 166 442 442 250028 0 0 21810 0 0 1 16 0 0
2 115 166 442 442 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 116 166 442 442 110028 0 37 832 114 115
2 117 165 441 441 1e0021 0 0 21810 0 0 1 16 1 0
2 118 165 441 441 a001a 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 119 165 441 441 a0021 0 37 832 117 118
2 120 163 439 439 250028 0 0 21810 0 0 1 16 1 0
2 121 163 439 439 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 122 163 439 439 110028 0 37 832 120 121
4 101 11 122 103 101
4 103 0 122 105 101
4 122 0 0 0 101
4 105 0 119 107 101
4 107 0 119 109 101
4 119 0 0 0 101
4 109 0 116 110 101
4 116 0 0 0 101
4 110 0 113 0 101
4 113 0 0 0 101
3 12 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1 ./ovl/assert_zero_one_hot.vlib
2 123 176 452 452 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$19
1 ovl_fire_xcheck_f 32 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 33 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 123 11 0 0 123
3 11 assert_zero_one_hot.ovl_fire_xcheck_f.u$19 "main.foo.ovl_fire_xcheck_f.u$19" 0 ./ovl/std_ovl_task.h 176 190 1 ./ovl/assert_zero_one_hot.vlib
2 124 182 458 458 60006 0 0 1810 0 0 32 48 0 0
2 125 181 457 457 a0016 0 32 1812 0 0 32 1 property_type
2 126 182 458 458 0 0 2d 1822 124 125 1 18 0 1 0 0 0 0
2 127 183 459 459 60006 0 0 1810 0 0 32 48 1 0
2 128 183 459 459 0 0 2d 1822 127 125 1 18 0 1 0 0 0 0
2 129 184 460 460 60006 0 0 1810 0 0 32 48 3 0
2 130 184 460 460 0 0 2d 1822 129 125 1 18 0 1 0 0 0 0
2 131 185 461 461 60006 0 0 1810 0 0 32 48 4 0
2 132 185 461 461 0 0 2d 1822 131 125 1 18 0 1 0 0 0 0
2 133 186 462 462 60006 0 0 1810 0 0 32 48 2 0
2 134 186 462 462 0 0 2d 1822 133 125 1 18 0 1 0 0 0 0
2 135 187 463 463 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 136 187 463 463 2f0032 0 0 21810 0 0 1 16 0 0
2 137 187 463 463 1b002b 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 138 187 463 463 1b0032 0 37 832 136 137
2 139 186 462 462 250028 0 0 21810 0 0 1 16 0 0
2 140 186 462 462 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 141 186 462 462 110028 0 37 832 139 140
2 142 185 461 461 1e0021 0 0 21810 0 0 1 16 0 0
2 143 185 461 461 a001a 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 144 185 461 461 a0021 0 37 832 142 143
2 145 183 459 459 250028 0 0 21810 0 0 1 16 1 0
2 146 183 459 459 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 147 183 459 459 110028 0 37 832 145 146
4 126 11 147 128 126
4 128 0 147 130 126
4 147 0 0 0 126
4 130 0 144 132 126
4 132 0 144 134 126
4 144 0 0 0 126
4 134 0 141 135 126
4 141 0 0 0 126
4 135 0 138 0 126
4 138 0 0 0 126
3 12 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1 ./ovl/assert_zero_one_hot.vlib
2 148 196 472 472 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$20
1 ovl_fire_cover_f 34 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 35 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 148 11 0 0 148
3 11 assert_zero_one_hot.ovl_fire_cover_f.u$20 "main.foo.ovl_fire_cover_f.u$20" 0 ./ovl/std_ovl_task.h 196 207 1 ./ovl/assert_zero_one_hot.vlib
2 149 197 473 473 17001a 0 0 21810 0 0 1 16 0 0
2 150 197 473 473 40013 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 151 197 473 473 4001a 0 37 832 149 150
2 152 199 475 475 60006 0 0 1810 0 0 32 48 1 0
2 153 198 474 474 a0017 0 32 1812 0 0 32 1 coverage_level
2 154 199 475 475 0 0 2d 1822 152 153 1 18 0 1 0 0 0 0
2 155 200 476 476 60006 0 0 1810 0 0 32 48 2 0
2 156 200 476 476 0 0 2d 1822 155 153 1 18 0 1 0 0 0 0
2 157 201 477 477 60006 0 0 1810 0 0 32 48 4 0
2 158 201 477 477 0 0 2d 1822 157 153 1 18 0 1 0 0 0 0
2 159 202 478 478 60006 0 0 1810 0 0 32 48 8 0
2 160 202 478 478 0 0 2d 1822 159 153 1 18 0 1 0 0 0 0
2 161 203 479 479 60007 0 0 1810 0 0 32 48 f 0
2 162 203 479 479 0 0 2d 1822 161 153 1 18 0 1 0 0 0 0
2 163 204 480 480 60006 0 0 1810 0 0 32 48 0 0
2 164 204 480 480 0 0 2d 1822 163 153 1 18 0 1 0 0 0 0
2 165 205 481 481 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 166 205 481 481 2e0031 0 0 21810 0 0 1 16 0 0
2 167 205 481 481 1b002a 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 168 205 481 481 1b0031 0 37 832 166 167
2 169 204 480 480 200023 0 0 21810 0 0 1 16 0 0
2 170 204 480 480 d001c 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 171 204 480 480 d0023 0 37 832 169 170
2 172 203 479 479 220025 0 0 21810 0 0 1 16 1 0
2 173 203 479 479 f001e 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 174 203 479 479 f0025 0 37 832 172 173
4 151 11 154 154 151
4 154 0 174 156 151
4 156 0 174 158 151
4 158 0 174 160 151
4 160 0 174 162 151
4 162 0 174 164 151
4 174 0 0 0 151
4 164 0 171 165 151
4 171 0 0 0 151
4 165 0 168 0 151
4 168 0 0 0 151
3 11 assert_zero_one_hot.u$21 "main.foo.u$21" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 78 90 1 ./ovl/assert_zero_one_hot.vlib
2 175 79 584 584 16001e 1 1 1004 0 0 4 1 test_expr
2 176 79 584 584 40011 0 1 1410 0 0 4 1 prev_test_expr
2 177 79 584 584 4001e f 38 6 175 176
2 178 80 585 585 130016 1 0 21004 0 0 1 16 0 0
2 179 80 585 585 8000e 2 1 100c 0 0 1 1 reset_n
2 180 80 585 585 80016 2 11 100c 178 179 1 18 0 1 1 1 0 0
2 181 80 585 585 40017 f 39 e 180 0
2 182 84 589 589 9000d a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$23
2 183 80 585 585 19001d 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$22
4 177 11 181 181 177
4 181 0 183 182 177
4 183 0 0 0 177
4 182 0 0 0 177
3 11 assert_zero_one_hot.u$21.u$22 "main.foo.u$21.u$22" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 80 83 1 ./ovl/assert_zero_one_hot.vlib
2 184 81 586 586 260029 1 0 21004 0 0 1 16 0 0
2 185 81 586 586 200024 1 32 1008 0 0 32 1 width
2 186 81 586 586 1f002b 1 25 1004 184 185 4 18 0 f f 0 0 0
2 187 81 586 586 b001a 0 1 1410 0 0 4 1 one_hots_checked
2 188 81 586 586 b002b 5 38 6 186 187
2 189 82 587 587 260029 1 0 21004 0 0 1 16 0 0
2 190 82 587 587 200024 1 32 1008 0 0 32 1 width
2 191 82 587 587 1f002b 1 25 1004 189 190 4 18 0 f f 0 0 0
2 192 82 587 587 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 193 82 587 587 6002b 5 38 6 191 192
4 188 11 193 193 188
4 193 0 0 0 188
3 11 assert_zero_one_hot.u$21.u$23 "main.foo.u$21.u$23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 84 89 1 ./ovl/assert_zero_one_hot.vlib
2 194 85 590 590 1d0029 1 1 1008 0 0 1 1 zoh_test_expr
2 195 85 590 590 a0018 1 1 1008 0 0 1 1 valid_test_expr
2 196 85 590 590 a0029 1 18 1208 194 195 1 18 0 1 0 0 1 0
2 197 85 590 590 6002a a 39 a 196 0
2 198 88 593 593 1f002e 1 1 1004 0 0 4 1 one_hots_checked
2 199 88 593 593 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 200 88 593 593 6002e a 38 6 198 199
2 201 85 590 590 2c0030 a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$24
4 197 11 201 200 197
4 201 6 200 0 197
4 200 0 0 0 197
3 11 assert_zero_one_hot.u$21.u$23.u$24 "main.foo.u$21.u$23.u$24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 85 87 1 ./ovl/assert_zero_one_hot.vlib
2 202 86 591 591 2f0037 1 1 1004 0 0 4 1 test_expr
2 203 86 591 591 1c002b 1 1 1004 0 0 4 1 one_hots_checked
2 204 86 591 591 1c0037 1 9 1044 202 203 4 18 0 f 0 0 f 0
2 205 86 591 591 80017 0 1 1410 0 0 4 1 one_hots_checked
2 206 86 591 591 80037 a 38 6 204 205
4 206 11 0 0 206
3 11 assert_zero_one_hot.u$25 "main.foo.u$25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 93 108 1 ./ovl/assert_zero_one_hot.vlib
2 207 94 599 599 130016 1 0 21004 0 0 1 16 0 0
2 208 94 599 599 8000e 2 1 100c 0 0 1 1 reset_n
2 209 94 599 599 80016 2 11 100c 207 208 1 18 0 1 1 1 0 0
2 210 94 599 599 40017 f 39 e 209 0
2 211 97 602 602 9000d a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$27
2 212 94 599 599 19001d 5 4e 1002 0 0 1 18 0 1 0 0 0 0
4 210 11 212 211 210
4 212 0 0 0 210
4 211 0 0 0 210
3 11 assert_zero_one_hot.u$25.u$27 "main.foo.u$25.u$27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 97 107 1 ./ovl/assert_zero_one_hot.vlib
2 213 98 603 603 a0015 1 1 1004 0 0 1 1 fire_cover_1
2 214 98 603 603 60016 a 39 6 213 0
2 215 101 606 606 a0015 1 1 1004 0 0 1 1 fire_cover_2
2 216 101 606 606 60016 a 39 6 215 0
2 217 104 609 609 a0015 1 1 1004 0 0 1 1 fire_cover_3
2 218 104 609 609 60016 a 39 6 217 0
2 219 104 609 609 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$30
2 220 101 606 606 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$29
2 221 98 603 603 18001c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$28
4 214 11 221 216 214
4 221 6 216 0 214
4 216 0 220 218 214
4 220 6 218 0 214
4 218 0 219 0 214
4 219 0 0 0 214
3 11 assert_zero_one_hot.u$25.u$27.u$28 "main.foo.u$25.u$27.u$28" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 98 100 1 ./ovl/assert_zero_one_hot.vlib
2 222 99 604 604 14002d 0 0 81010 0 0 192 16 20636f7665726564 0 725f6368616e6765 0 746573745f657870 0
2 223 99 604 604 14002d 0 47 20 222 0 ovl_cover_t.cvr_msg
2 224 99 604 604 8002e 0 3b 5012 0 223 1024 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 ovl_cover_t
4 224 11 0 0 224
3 11 assert_zero_one_hot.u$25.u$27.u$29 "main.foo.u$25.u$27.u$29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 101 103 1 ./ovl/assert_zero_one_hot.vlib
2 225 102 607 607 140031 0 0 81010 0 0 224 16 20636f7665726564 0 5f636865636b6564 0 6f6e655f686f7473 0 616c6c5f 0
2 226 102 607 607 140031 0 47 20 225 0 ovl_cover_t.cvr_msg
2 227 102 607 607 80032 0 3b 7012 0 226 1024 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 ovl_cover_t
4 227 11 0 0 227
3 11 assert_zero_one_hot.u$25.u$27.u$30 "main.foo.u$25.u$27.u$30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 104 106 1 ./ovl/assert_zero_one_hot.vlib
2 228 105 610 610 140030 0 0 81010 0 0 216 16 20636f7665726564 0 6c6c5f7a65726f73 0 745f657870725f61 0 746573 0
2 229 105 610 610 140030 0 47 20 228 0 ovl_cover_t.cvr_msg
2 230 105 610 610 80031 0 3b 5012 0 229 1024 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 ovl_cover_t
4 230 11 0 0 230
3 1 main.u$0 "main.u$0" 0 exclude10.5.v 19 30 1 
2 231 24 24 24 120015 1 0 21004 0 0 1 16 0 0
2 232 24 24 24 8000e 0 1 1410 0 0 1 1 reset_n
2 233 24 24 24 80015 1 37 16 231 232
2 234 25 25 25 120015 1 0 61004 0 0 4 16 0 0
2 235 25 25 25 80008 0 1 1410 0 0 4 1 a
2 236 25 25 25 80015 1 37 16 234 235
2 237 26 26 26 9000a 1 0 1008 0 0 32 48 a 0
2 238 26 26 26 8000a 2 2c 900a 237 0 32 18 0 ffffffff 0 0 0 0
2 239 27 27 27 120015 1 0 21008 0 0 1 16 1 0
2 240 27 27 27 8000e 0 1 1410 0 0 1 1 reset_n
2 241 27 27 27 80015 1 37 1a 239 240
2 242 28 28 28 9000a 1 0 1008 0 0 32 48 14 0
2 243 28 28 28 8000a 2 2c 900a 242 0 32 18 0 ffffffff 0 0 0 0
2 244 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 244 0 0 0 233
4 233 11 236 236 233
4 236 0 238 238 233
4 238 0 241 0 233
4 241 0 243 243 233
4 243 0 244 0 233
3 1 main.u$1 "main.u$1" 0 exclude10.5.v 32 35 1 
2 245 33 33 33 100013 1 0 21004 0 0 1 16 0 0
2 246 33 33 33 8000c 0 1 1410 0 0 1 1 clock
2 247 33 33 33 80013 1 37 16 245 246
2 248 34 34 34 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 249 34 34 34 110011 1 0 1008 0 0 32 48 1 0
2 250 34 34 34 100011 3b 2c 900a 249 0 32 18 0 ffffffff 0 0 0 0
2 251 34 34 34 1c0020 1d 1 101c 0 0 1 1 clock
2 252 34 34 34 1b0020 1d 1b 102c 251 0 1 18 0 1 1 1 0 0
2 253 34 34 34 130017 0 1 1410 0 0 1 1 clock
2 254 34 34 34 130020 1d 37 3e 252 253
4 247 11 248 248 247
4 248 0 0 250 247
4 250 0 254 0 247
4 254 6 250 250 247
