# *Juan Aguilar*

*About Me:*

Computer Engineering undergrad with an interest in hardware and software. My topics of interest involve VLSI/ASIC Design (Digital & Analog), PCB Design, Embedded Systems, and general programming. Feel free to take a look at my contributions/skills, and if you'd like to work with me, feel free to reach me via [LinkedIn](https://www.linkedin.com/in/aguilar7/)! 

**Skills**

* RTL Design (Verilog/SystemVerilog)
* Digital Verification (UVM, SVA, Covergroups, RAL)
* Static Timing Analysis
* Clock Tree Synthesis
* Layout Design
* C, C++, Python, TCL


**Tools**

[![My Skills](https://skillicons.dev/icons?i=git,linux,c,cpp,py,html,css,js,php,nodejs,react)](https://skillicons.dev)
