
TP_Synthese.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000888c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08008a1c  08008a1c  00009a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b84  08008b84  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008b84  08008b84  00009b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b8c  08008b8c  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b8c  08008b8c  00009b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b90  08008b90  00009b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008b94  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054c8  2000006c  08008c00  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005534  08008c00  0000a534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c97e  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000447b  00000000  00000000  00026a1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  0002ae98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001304  00000000  00000000  0002c738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b068  00000000  00000000  0002da3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e36f  00000000  00000000  00058aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fff23  00000000  00000000  00076e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00176d36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ef4  00000000  00000000  00176d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0017dc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008a04 	.word	0x08008a04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008a04 	.word	0x08008a04

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <drv_uart_receive>:

extern SemaphoreHandle_t uartRxSemaphore;
extern uint8_t rxCharBuffer;

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
		xSemaphoreTake(uartRxSemaphore, portMAX_DELAY);
 80005a8:	4b07      	ldr	r3, [pc, #28]	@ (80005c8 <drv_uart_receive+0x2c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f04f 31ff 	mov.w	r1, #4294967295
 80005b0:	4618      	mov	r0, r3
 80005b2:	f005 fadd 	bl	8005b70 <xQueueSemaphoreTake>
		*pData = rxCharBuffer;
 80005b6:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <drv_uart_receive+0x30>)
 80005b8:	781a      	ldrb	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	701a      	strb	r2, [r3, #0]

	return 0;
 80005be:	2300      	movs	r3, #0
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	2000032c 	.word	0x2000032c
 80005cc:	20000330 	.word	0x20000330

080005d0 <drv_uart_transmit>:

uint8_t drv_uart_transmit(const char * pData, uint16_t size)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80005dc:	887a      	ldrh	r2, [r7, #2]
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	6879      	ldr	r1, [r7, #4]
 80005e4:	4803      	ldr	r0, [pc, #12]	@ (80005f4 <drv_uart_transmit+0x24>)
 80005e6:	f003 fca7 	bl	8003f38 <HAL_UART_Transmit>

	return 0;
 80005ea:	2300      	movs	r3, #0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200003e8 	.word	0x200003e8

080005f8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4a07      	ldr	r2, [pc, #28]	@ (8000624 <vApplicationGetIdleTaskMemory+0x2c>)
 8000608:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	4a06      	ldr	r2, [pc, #24]	@ (8000628 <vApplicationGetIdleTaskMemory+0x30>)
 800060e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000616:	bf00      	nop
 8000618:	3714      	adds	r7, #20
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	2000008c 	.word	0x2000008c
 8000628:	2000012c 	.word	0x2000012c

0800062c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000632:	4b0a      	ldr	r3, [pc, #40]	@ (800065c <MX_FREERTOS_Init+0x30>)
 8000634:	1d3c      	adds	r4, r7, #4
 8000636:	461d      	mov	r5, r3
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000640:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f005 f829 	bl	80056a0 <osThreadCreate>
 800064e:	4603      	mov	r3, r0
 8000650:	4a03      	ldr	r2, [pc, #12]	@ (8000660 <MX_FREERTOS_Init+0x34>)
 8000652:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000654:	bf00      	nop
 8000656:	3720      	adds	r7, #32
 8000658:	46bd      	mov	sp, r7
 800065a:	bdb0      	pop	{r4, r5, r7, pc}
 800065c:	08008a28 	.word	0x08008a28
 8000660:	20000088 	.word	0x20000088

08000664 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800066c:	2001      	movs	r0, #1
 800066e:	f005 f863 	bl	8005738 <osDelay>
 8000672:	e7fb      	b.n	800066c <StartDefaultTask+0x8>

08000674 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08a      	sub	sp, #40	@ 0x28
 8000678:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068a:	4b38      	ldr	r3, [pc, #224]	@ (800076c <MX_GPIO_Init+0xf8>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068e:	4a37      	ldr	r2, [pc, #220]	@ (800076c <MX_GPIO_Init+0xf8>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000696:	4b35      	ldr	r3, [pc, #212]	@ (800076c <MX_GPIO_Init+0xf8>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	613b      	str	r3, [r7, #16]
 80006a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a2:	4b32      	ldr	r3, [pc, #200]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a6:	4a31      	ldr	r2, [pc, #196]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ae:	4b2f      	ldr	r3, [pc, #188]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b2c      	ldr	r3, [pc, #176]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006be:	4a2b      	ldr	r2, [pc, #172]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c6:	4b29      	ldr	r3, [pc, #164]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	4b26      	ldr	r3, [pc, #152]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	4a25      	ldr	r2, [pc, #148]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006de:	4b23      	ldr	r3, [pc, #140]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	2101      	movs	r1, #1
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f001 fa0b 	bl	8001b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2120      	movs	r1, #32
 80006fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006fe:	f001 fa05 	bl	8001b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2180      	movs	r1, #128	@ 0x80
 8000706:	481a      	ldr	r0, [pc, #104]	@ (8000770 <MX_GPIO_Init+0xfc>)
 8000708:	f001 fa00 	bl	8001b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800070c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000712:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	4814      	ldr	r0, [pc, #80]	@ (8000774 <MX_GPIO_Init+0x100>)
 8000724:	f001 f848 	bl	80017b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000728:	2321      	movs	r3, #33	@ 0x21
 800072a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072c:	2301      	movs	r3, #1
 800072e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000734:	2300      	movs	r3, #0
 8000736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	4619      	mov	r1, r3
 800073e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000742:	f001 f839 	bl	80017b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000746:	2380      	movs	r3, #128	@ 0x80
 8000748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000752:	2300      	movs	r3, #0
 8000754:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	4619      	mov	r1, r3
 800075c:	4804      	ldr	r0, [pc, #16]	@ (8000770 <MX_GPIO_Init+0xfc>)
 800075e:	f001 f82b 	bl	80017b8 <HAL_GPIO_Init>

}
 8000762:	bf00      	nop
 8000764:	3728      	adds	r7, #40	@ 0x28
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40021000 	.word	0x40021000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800

08000778 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000780:	1d39      	adds	r1, r7, #4
 8000782:	f04f 33ff 	mov.w	r3, #4294967295
 8000786:	2201      	movs	r2, #1
 8000788:	4803      	ldr	r0, [pc, #12]	@ (8000798 <__io_putchar+0x20>)
 800078a:	f003 fbd5 	bl	8003f38 <HAL_UART_Transmit>

	return ch;
 800078e:	687b      	ldr	r3, [r7, #4]
}
 8000790:	4618      	mov	r0, r3
 8000792:	3708      	adds	r7, #8
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	200003e8 	.word	0x200003e8

0800079c <LedTask>:

void LedTask(void *argument)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
    // Reset
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2101      	movs	r1, #1
 80007a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ac:	f001 f9ae 	bl	8001b0c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80007b0:	2001      	movs	r0, #1
 80007b2:	f000 fe7b 	bl	80014ac <HAL_Delay>
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	2101      	movs	r1, #1
 80007ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007be:	f001 f9a5 	bl	8001b0c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80007c2:	2001      	movs	r0, #1
 80007c4:	f000 fe72 	bl	80014ac <HAL_Delay>

    uint8_t tx_data[3];

    // Configurer Port A en sortie
    tx_data[0] = MCP_OPCODE_WRITE;
 80007c8:	2340      	movs	r3, #64	@ 0x40
 80007ca:	733b      	strb	r3, [r7, #12]
    tx_data[1] = MCP_IODIRA;
 80007cc:	2300      	movs	r3, #0
 80007ce:	737b      	strb	r3, [r7, #13]
    tx_data[2] = 0x00; // Tous les pins en sortie
 80007d0:	2300      	movs	r3, #0
 80007d2:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2180      	movs	r1, #128	@ 0x80
 80007d8:	4831      	ldr	r0, [pc, #196]	@ (80008a0 <LedTask+0x104>)
 80007da:	f001 f997 	bl	8001b0c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, tx_data, 3, HAL_MAX_DELAY);
 80007de:	f107 010c 	add.w	r1, r7, #12
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	2203      	movs	r2, #3
 80007e8:	482e      	ldr	r0, [pc, #184]	@ (80008a4 <LedTask+0x108>)
 80007ea:	f002 fdb6 	bl	800335a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	2180      	movs	r1, #128	@ 0x80
 80007f2:	482b      	ldr	r0, [pc, #172]	@ (80008a0 <LedTask+0x104>)
 80007f4:	f001 f98a 	bl	8001b0c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80007f8:	2001      	movs	r0, #1
 80007fa:	f000 fe57 	bl	80014ac <HAL_Delay>

    // Configurer Port B en sortie
    tx_data[1] = MCP_IODIRB;
 80007fe:	2301      	movs	r3, #1
 8000800:	737b      	strb	r3, [r7, #13]
    tx_data[2] = 0x00;
 8000802:	2300      	movs	r3, #0
 8000804:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2180      	movs	r1, #128	@ 0x80
 800080a:	4825      	ldr	r0, [pc, #148]	@ (80008a0 <LedTask+0x104>)
 800080c:	f001 f97e 	bl	8001b0c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, tx_data, 3, HAL_MAX_DELAY);
 8000810:	f107 010c 	add.w	r1, r7, #12
 8000814:	f04f 33ff 	mov.w	r3, #4294967295
 8000818:	2203      	movs	r2, #3
 800081a:	4822      	ldr	r0, [pc, #136]	@ (80008a4 <LedTask+0x108>)
 800081c:	f002 fd9d 	bl	800335a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000820:	2201      	movs	r2, #1
 8000822:	2180      	movs	r1, #128	@ 0x80
 8000824:	481e      	ldr	r0, [pc, #120]	@ (80008a0 <LedTask+0x104>)
 8000826:	f001 f971 	bl	8001b0c <HAL_GPIO_WritePin>

    tx_data[0] = MCP_OPCODE_WRITE;
 800082a:	2340      	movs	r3, #64	@ 0x40
 800082c:	733b      	strb	r3, [r7, #12]

    uint8_t GPIO_value = 0x01;
 800082e:	2301      	movs	r3, #1
 8000830:	73fb      	strb	r3, [r7, #15]
    for(;;)
    {
        tx_data[2] = GPIO_value;
 8000832:	7bfb      	ldrb	r3, [r7, #15]
 8000834:	73bb      	strb	r3, [r7, #14]

        // Port A
        tx_data[1] = MCP_OLATA;
 8000836:	2314      	movs	r3, #20
 8000838:	737b      	strb	r3, [r7, #13]
        HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2180      	movs	r1, #128	@ 0x80
 800083e:	4818      	ldr	r0, [pc, #96]	@ (80008a0 <LedTask+0x104>)
 8000840:	f001 f964 	bl	8001b0c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi3, tx_data, 3, HAL_MAX_DELAY);
 8000844:	f107 010c 	add.w	r1, r7, #12
 8000848:	f04f 33ff 	mov.w	r3, #4294967295
 800084c:	2203      	movs	r2, #3
 800084e:	4815      	ldr	r0, [pc, #84]	@ (80008a4 <LedTask+0x108>)
 8000850:	f002 fd83 	bl	800335a <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000854:	2201      	movs	r2, #1
 8000856:	2180      	movs	r1, #128	@ 0x80
 8000858:	4811      	ldr	r0, [pc, #68]	@ (80008a0 <LedTask+0x104>)
 800085a:	f001 f957 	bl	8001b0c <HAL_GPIO_WritePin>

        // Port B
        tx_data[1] = MCP_OLATB;
 800085e:	2315      	movs	r3, #21
 8000860:	737b      	strb	r3, [r7, #13]
        HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2180      	movs	r1, #128	@ 0x80
 8000866:	480e      	ldr	r0, [pc, #56]	@ (80008a0 <LedTask+0x104>)
 8000868:	f001 f950 	bl	8001b0c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi3, tx_data, 3, HAL_MAX_DELAY);
 800086c:	f107 010c 	add.w	r1, r7, #12
 8000870:	f04f 33ff 	mov.w	r3, #4294967295
 8000874:	2203      	movs	r2, #3
 8000876:	480b      	ldr	r0, [pc, #44]	@ (80008a4 <LedTask+0x108>)
 8000878:	f002 fd6f 	bl	800335a <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2180      	movs	r1, #128	@ 0x80
 8000880:	4807      	ldr	r0, [pc, #28]	@ (80008a0 <LedTask+0x104>)
 8000882:	f001 f943 	bl	8001b0c <HAL_GPIO_WritePin>

        HAL_Delay(100);
 8000886:	2064      	movs	r0, #100	@ 0x64
 8000888:	f000 fe10 	bl	80014ac <HAL_Delay>

        GPIO_value <<= 1;
 800088c:	7bfb      	ldrb	r3, [r7, #15]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	73fb      	strb	r3, [r7, #15]
        if (GPIO_value == 0x00 ) {
 8000892:	7bfb      	ldrb	r3, [r7, #15]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d1cc      	bne.n	8000832 <LedTask+0x96>
        	GPIO_value = 0x01;
 8000898:	2301      	movs	r3, #1
 800089a:	73fb      	strb	r3, [r7, #15]
        tx_data[2] = GPIO_value;
 800089c:	e7c9      	b.n	8000832 <LedTask+0x96>
 800089e:	bf00      	nop
 80008a0:	48000400 	.word	0x48000400
 80008a4:	20000334 	.word	0x20000334

080008a8 <ShellTask>:
        }
    }
}

void ShellTask(void * unused)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	f5ad 7d5c 	sub.w	sp, sp, #880	@ 0x370
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 80008b4:	f5a3 735b 	sub.w	r3, r3, #876	@ 0x36c
 80008b8:	6018      	str	r0, [r3, #0]
	h_shell_t h_shell;
	drv_shell_t drv_shell;

	drv_shell.transmit = drv_uart_transmit;
 80008ba:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 80008be:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80008c2:	4a12      	ldr	r2, [pc, #72]	@ (800090c <ShellTask+0x64>)
 80008c4:	601a      	str	r2, [r3, #0]
	drv_shell.receive = drv_uart_receive;
 80008c6:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 80008ca:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80008ce:	4a10      	ldr	r2, [pc, #64]	@ (8000910 <ShellTask+0x68>)
 80008d0:	605a      	str	r2, [r3, #4]

	h_shell.drv = drv_shell;
 80008d2:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 80008d6:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 80008da:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 80008de:	f5a2 7259 	sub.w	r2, r2, #868	@ 0x364
 80008e2:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 80008e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008ea:	e883 0003 	stmia.w	r3, {r0, r1}

	shell_init(&h_shell);
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4618      	mov	r0, r3
 80008f4:	f000 f952 	bl	8000b9c <shell_init>
	shell_run(&h_shell);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4618      	mov	r0, r3
 80008fe:	f000 fa25 	bl	8000d4c <shell_run>
}
 8000902:	bf00      	nop
 8000904:	f507 775c 	add.w	r7, r7, #880	@ 0x370
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	080005d1 	.word	0x080005d1
 8000910:	0800059d 	.word	0x0800059d

08000914 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800091a:	f000 fd87 	bl	800142c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091e:	f000 f861 	bl	80009e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000922:	f7ff fea7 	bl	8000674 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000926:	f000 fcc3 	bl	80012b0 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800092a:	f000 fa99 	bl	8000e60 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  uartRxSemaphore = xSemaphoreCreateBinary();
 800092e:	2203      	movs	r2, #3
 8000930:	2100      	movs	r1, #0
 8000932:	2001      	movs	r0, #1
 8000934:	f005 f832 	bl	800599c <xQueueGenericCreate>
 8000938:	4603      	mov	r3, r0
 800093a:	4a20      	ldr	r2, [pc, #128]	@ (80009bc <main+0xa8>)
 800093c:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 800093e:	2201      	movs	r2, #1
 8000940:	491f      	ldr	r1, [pc, #124]	@ (80009c0 <main+0xac>)
 8000942:	4820      	ldr	r0, [pc, #128]	@ (80009c4 <main+0xb0>)
 8000944:	f003 fb82 	bl	800404c <HAL_UART_Receive_IT>

  char* msg = "Test USART2\r\n";
 8000948:	4b1f      	ldr	r3, [pc, #124]	@ (80009c8 <main+0xb4>)
 800094a:	607b      	str	r3, [r7, #4]
  printf(msg);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f006 ff45 	bl	80077dc <iprintf>

  if (xTaskCreate(ShellTask, "Shell", 1024, NULL, 1, NULL) != pdPASS)
 8000952:	2300      	movs	r3, #0
 8000954:	9301      	str	r3, [sp, #4]
 8000956:	2301      	movs	r3, #1
 8000958:	9300      	str	r3, [sp, #0]
 800095a:	2300      	movs	r3, #0
 800095c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000960:	491a      	ldr	r1, [pc, #104]	@ (80009cc <main+0xb8>)
 8000962:	481b      	ldr	r0, [pc, #108]	@ (80009d0 <main+0xbc>)
 8000964:	f005 faf4 	bl	8005f50 <xTaskCreate>
 8000968:	4603      	mov	r3, r0
 800096a:	2b01      	cmp	r3, #1
 800096c:	d004      	beq.n	8000978 <main+0x64>
  {
	  printf("Task Creation Failed\r\n");
 800096e:	4819      	ldr	r0, [pc, #100]	@ (80009d4 <main+0xc0>)
 8000970:	f006 ff9c 	bl	80078ac <puts>
	  Error_Handler();
 8000974:	f000 f8cc 	bl	8000b10 <Error_Handler>
  }
  if (xTaskCreate(LedTask, "VUMeter", 256, NULL, 1, NULL) != pdPASS)
 8000978:	2300      	movs	r3, #0
 800097a:	9301      	str	r3, [sp, #4]
 800097c:	2301      	movs	r3, #1
 800097e:	9300      	str	r3, [sp, #0]
 8000980:	2300      	movs	r3, #0
 8000982:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000986:	4914      	ldr	r1, [pc, #80]	@ (80009d8 <main+0xc4>)
 8000988:	4814      	ldr	r0, [pc, #80]	@ (80009dc <main+0xc8>)
 800098a:	f005 fae1 	bl	8005f50 <xTaskCreate>
 800098e:	4603      	mov	r3, r0
 8000990:	2b01      	cmp	r3, #1
 8000992:	d004      	beq.n	800099e <main+0x8a>
  {
	  printf("LED Task Creation Failed\r\n");
 8000994:	4812      	ldr	r0, [pc, #72]	@ (80009e0 <main+0xcc>)
 8000996:	f006 ff89 	bl	80078ac <puts>
	  Error_Handler();
 800099a:	f000 f8b9 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800099e:	f7ff fe45 	bl	800062c <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 80009a2:	f005 fc5b 	bl	800625c <vTaskStartScheduler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80009a6:	2120      	movs	r1, #32
 80009a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ac:	f001 f8c6 	bl	8001b3c <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80009b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009b4:	f000 fd7a 	bl	80014ac <HAL_Delay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80009b8:	bf00      	nop
 80009ba:	e7f4      	b.n	80009a6 <main+0x92>
 80009bc:	2000032c 	.word	0x2000032c
 80009c0:	20000330 	.word	0x20000330
 80009c4:	200003e8 	.word	0x200003e8
 80009c8:	08008a44 	.word	0x08008a44
 80009cc:	08008a54 	.word	0x08008a54
 80009d0:	080008a9 	.word	0x080008a9
 80009d4:	08008a5c 	.word	0x08008a5c
 80009d8:	08008a74 	.word	0x08008a74
 80009dc:	0800079d 	.word	0x0800079d
 80009e0:	08008a7c 	.word	0x08008a7c

080009e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b096      	sub	sp, #88	@ 0x58
 80009e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ea:	f107 0314 	add.w	r3, r7, #20
 80009ee:	2244      	movs	r2, #68	@ 0x44
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f007 f870 	bl	8007ad8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f8:	463b      	mov	r3, r7
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a06:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a0a:	f001 f8bf 	bl	8001b8c <HAL_PWREx_ControlVoltageScaling>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a14:	f000 f87c 	bl	8000b10 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a20:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a22:	2310      	movs	r3, #16
 8000a24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a26:	2302      	movs	r3, #2
 8000a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a32:	230a      	movs	r3, #10
 8000a34:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a36:	2307      	movs	r3, #7
 8000a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	4618      	mov	r0, r3
 8000a48:	f001 f8f6 	bl	8001c38 <HAL_RCC_OscConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a52:	f000 f85d 	bl	8000b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a56:	230f      	movs	r3, #15
 8000a58:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a62:	2300      	movs	r3, #0
 8000a64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a6a:	463b      	mov	r3, r7
 8000a6c:	2104      	movs	r1, #4
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f001 fcbe 	bl	80023f0 <HAL_RCC_ClockConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a7a:	f000 f849 	bl	8000b10 <Error_Handler>
  }
}
 8000a7e:	bf00      	nop
 8000a80:	3758      	adds	r7, #88	@ 0x58
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a10      	ldr	r2, [pc, #64]	@ (8000ad8 <HAL_UART_RxCpltCallback+0x50>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d119      	bne.n	8000ace <HAL_UART_RxCpltCallback+0x46>
  {
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]

    xSemaphoreGiveFromISR(uartRxSemaphore, &xHigherPriorityTaskWoken);
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_UART_RxCpltCallback+0x54>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f107 020c 	add.w	r2, r7, #12
 8000aa6:	4611      	mov	r1, r2
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f004 ffd1 	bl	8005a50 <xQueueGiveFromISR>

    HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 8000aae:	2201      	movs	r2, #1
 8000ab0:	490b      	ldr	r1, [pc, #44]	@ (8000ae0 <HAL_UART_RxCpltCallback+0x58>)
 8000ab2:	480c      	ldr	r0, [pc, #48]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x5c>)
 8000ab4:	f003 faca 	bl	800404c <HAL_UART_Receive_IT>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d007      	beq.n	8000ace <HAL_UART_RxCpltCallback+0x46>
 8000abe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x60>)
 8000ac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	f3bf 8f4f 	dsb	sy
 8000aca:	f3bf 8f6f 	isb	sy
  }
}
 8000ace:	bf00      	nop
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40004400 	.word	0x40004400
 8000adc:	2000032c 	.word	0x2000032c
 8000ae0:	20000330 	.word	0x20000330
 8000ae4:	200003e8 	.word	0x200003e8
 8000ae8:	e000ed04 	.word	0xe000ed04

08000aec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a04      	ldr	r2, [pc, #16]	@ (8000b0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d101      	bne.n	8000b02 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000afe:	f000 fcb5 	bl	800146c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40001000 	.word	0x40001000

08000b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b14:	b672      	cpsid	i
}
 8000b16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <Error_Handler+0x8>

08000b1c <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b089      	sub	sp, #36	@ 0x24
 8000b20:	af02      	add	r7, sp, #8
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
 8000b2c:	e029      	b.n	8000b82 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000b34:	68f9      	ldr	r1, [r7, #12]
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	4413      	add	r3, r2
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	440b      	add	r3, r1
 8000b42:	3304      	adds	r3, #4
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	461c      	mov	r4, r3
 8000b48:	68f9      	ldr	r1, [r7, #12]
 8000b4a:	697a      	ldr	r2, [r7, #20]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	4413      	add	r3, r2
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	440b      	add	r3, r1
 8000b56:	330c      	adds	r3, #12
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	9300      	str	r3, [sp, #0]
 8000b5c:	4623      	mov	r3, r4
 8000b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b98 <sh_help+0x7c>)
 8000b60:	2128      	movs	r1, #40	@ 0x28
 8000b62:	f006 feab 	bl	80078bc <sniprintf>
 8000b66:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b6e:	68fa      	ldr	r2, [r7, #12]
 8000b70:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b74:	6939      	ldr	r1, [r7, #16]
 8000b76:	b289      	uxth	r1, r1
 8000b78:	4610      	mov	r0, r2
 8000b7a:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	dbd0      	blt.n	8000b2e <sh_help+0x12>
	}

	return 0;
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	371c      	adds	r7, #28
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd90      	pop	{r4, r7, pc}
 8000b96:	bf00      	nop
 8000b98:	08008a98 	.word	0x08008a98

08000b9c <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
	int size = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000bb4:	4a0c      	ldr	r2, [pc, #48]	@ (8000be8 <shell_init+0x4c>)
 8000bb6:	2128      	movs	r1, #40	@ 0x28
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f006 fe7f 	bl	80078bc <sniprintf>
 8000bbe:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000bcc:	68f9      	ldr	r1, [r7, #12]
 8000bce:	b289      	uxth	r1, r1
 8000bd0:	4610      	mov	r0, r2
 8000bd2:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <shell_init+0x50>)
 8000bd6:	4a06      	ldr	r2, [pc, #24]	@ (8000bf0 <shell_init+0x54>)
 8000bd8:	2168      	movs	r1, #104	@ 0x68
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f000 f80a 	bl	8000bf4 <shell_add>
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	08008aa4 	.word	0x08008aa4
 8000bec:	08008acc 	.word	0x08008acc
 8000bf0:	08000b1d 	.word	0x08000b1d

08000bf4 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	607a      	str	r2, [r7, #4]
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	460b      	mov	r3, r1
 8000c02:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c0a:	dc27      	bgt.n	8000c5c <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	68f9      	ldr	r1, [r7, #12]
 8000c12:	4613      	mov	r3, r2
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	4413      	add	r3, r2
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	440b      	add	r3, r1
 8000c1c:	3304      	adds	r3, #4
 8000c1e:	7afa      	ldrb	r2, [r7, #11]
 8000c20:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	68f9      	ldr	r1, [r7, #12]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	005b      	lsls	r3, r3, #1
 8000c2c:	4413      	add	r3, r2
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	440b      	add	r3, r1
 8000c32:	3308      	adds	r3, #8
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	68f9      	ldr	r1, [r7, #12]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	4413      	add	r3, r2
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	440b      	add	r3, r1
 8000c48:	330c      	adds	r3, #12
 8000c4a:	683a      	ldr	r2, [r7, #0]
 8000c4c:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	1c5a      	adds	r2, r3, #1
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	601a      	str	r2, [r3, #0]
		return 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	e001      	b.n	8000c60 <shell_add+0x6c>
	}

	return -1;
 8000c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b090      	sub	sp, #64	@ 0x40
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000c7e:	2300      	movs	r3, #0
 8000c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c82:	e041      	b.n	8000d08 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 8000c84:	6879      	ldr	r1, [r7, #4]
 8000c86:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000c88:	4613      	mov	r3, r2
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	4413      	add	r3, r2
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	440b      	add	r3, r1
 8000c92:	3304      	adds	r3, #4
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d131      	bne.n	8000d02 <shell_exec+0x96>
			argc = 1;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000caa:	e013      	b.n	8000cd4 <shell_exec+0x68>
				if(*p == ' ') {
 8000cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b20      	cmp	r3, #32
 8000cb2:	d10c      	bne.n	8000cce <shell_exec+0x62>
					*p = '\0';
 8000cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cbc:	1c5a      	adds	r2, r3, #1
 8000cbe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000cc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000cc2:	3201      	adds	r2, #1
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	3340      	adds	r3, #64	@ 0x40
 8000cc8:	443b      	add	r3, r7
 8000cca:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d002      	beq.n	8000ce2 <shell_exec+0x76>
 8000cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cde:	2b07      	cmp	r3, #7
 8000ce0:	dde4      	ble.n	8000cac <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8000ce2:	6879      	ldr	r1, [r7, #4]
 8000ce4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	4413      	add	r3, r2
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	440b      	add	r3, r1
 8000cf0:	3308      	adds	r3, #8
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f107 020c 	add.w	r2, r7, #12
 8000cf8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	4798      	blx	r3
 8000cfe:	4603      	mov	r3, r0
 8000d00:	e01d      	b.n	8000d3e <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d04:	3301      	adds	r3, #1
 8000d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	dbb8      	blt.n	8000c84 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000d18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <shell_exec+0xdc>)
 8000d1e:	2128      	movs	r1, #40	@ 0x28
 8000d20:	f006 fdcc 	bl	80078bc <sniprintf>
 8000d24:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000d34:	b289      	uxth	r1, r1
 8000d36:	4610      	mov	r0, r2
 8000d38:	4798      	blx	r3
	return -1;
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3740      	adds	r7, #64	@ 0x40
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	08008ad4 	.word	0x08008ad4

08000d4c <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000d62:	2102      	movs	r1, #2
 8000d64:	483a      	ldr	r0, [pc, #232]	@ (8000e50 <shell_run+0x104>)
 8000d66:	4798      	blx	r3
		reading = 1;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]

		while(reading) {
 8000d6c:	e064      	b.n	8000e38 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 8000d74:	f107 020b 	add.w	r2, r7, #11
 8000d78:	2101      	movs	r1, #1
 8000d7a:	4610      	mov	r0, r2
 8000d7c:	4798      	blx	r3
			int size;

			switch (c) {
 8000d7e:	7afb      	ldrb	r3, [r7, #11]
 8000d80:	2b08      	cmp	r3, #8
 8000d82:	d036      	beq.n	8000df2 <shell_run+0xa6>
 8000d84:	2b0d      	cmp	r3, #13
 8000d86:	d141      	bne.n	8000e0c <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000d8e:	4a31      	ldr	r2, [pc, #196]	@ (8000e54 <shell_run+0x108>)
 8000d90:	2128      	movs	r1, #40	@ 0x28
 8000d92:	4618      	mov	r0, r3
 8000d94:	f006 fd92 	bl	80078bc <sniprintf>
 8000d98:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000da6:	68f9      	ldr	r1, [r7, #12]
 8000da8:	b289      	uxth	r1, r1
 8000daa:	4610      	mov	r0, r2
 8000dac:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	613a      	str	r2, [r7, #16]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	4413      	add	r3, r2
 8000db8:	2200      	movs	r2, #0
 8000dba:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8000dca:	4a23      	ldr	r2, [pc, #140]	@ (8000e58 <shell_run+0x10c>)
 8000dcc:	2128      	movs	r1, #40	@ 0x28
 8000dce:	f006 fd75 	bl	80078bc <sniprintf>
 8000dd2:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000de0:	68f9      	ldr	r1, [r7, #12]
 8000de2:	b289      	uxth	r1, r1
 8000de4:	4610      	mov	r0, r2
 8000de6:	4798      	blx	r3
				reading = 0;        //exit read loop
 8000de8:	2300      	movs	r3, #0
 8000dea:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8000dec:	2300      	movs	r3, #0
 8000dee:	613b      	str	r3, [r7, #16]
				break;
 8000df0:	e022      	b.n	8000e38 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	dd1e      	ble.n	8000e36 <shell_run+0xea>
					pos--;          //remove it in buffer
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000e04:	2103      	movs	r1, #3
 8000e06:	4815      	ldr	r0, [pc, #84]	@ (8000e5c <shell_run+0x110>)
 8000e08:	4798      	blx	r3
				}
				break;
 8000e0a:	e014      	b.n	8000e36 <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	2b27      	cmp	r3, #39	@ 0x27
 8000e10:	dc12      	bgt.n	8000e38 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000e18:	f107 020b 	add.w	r2, r7, #11
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	1c5a      	adds	r2, r3, #1
 8000e26:	613a      	str	r2, [r7, #16]
 8000e28:	7af9      	ldrb	r1, [r7, #11]
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	460a      	mov	r2, r1
 8000e30:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8000e34:	e000      	b.n	8000e38 <shell_run+0xec>
				break;
 8000e36:	bf00      	nop
		while(reading) {
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d197      	bne.n	8000d6e <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8000e44:	4619      	mov	r1, r3
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff ff10 	bl	8000c6c <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8000e4c:	e786      	b.n	8000d5c <shell_run+0x10>
 8000e4e:	bf00      	nop
 8000e50:	08008b04 	.word	0x08008b04
 8000e54:	08008aec 	.word	0x08008aec
 8000e58:	08008af0 	.word	0x08008af0
 8000e5c:	08008b00 	.word	0x08008b00

08000e60 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000e64:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e66:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed8 <MX_SPI3_Init+0x78>)
 8000e68:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e70:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000e72:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e78:	4b16      	ldr	r3, [pc, #88]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e7a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e7e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e86:	4b13      	ldr	r3, [pc, #76]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e92:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e94:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000eac:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000eae:	2207      	movs	r2, #7
 8000eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000eb2:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000eb8:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000eba:	2208      	movs	r2, #8
 8000ebc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ebe:	4805      	ldr	r0, [pc, #20]	@ (8000ed4 <MX_SPI3_Init+0x74>)
 8000ec0:	f002 f9a8 	bl	8003214 <HAL_SPI_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000eca:	f7ff fe21 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000334 	.word	0x20000334
 8000ed8:	40003c00 	.word	0x40003c00

08000edc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	@ 0x28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a25      	ldr	r2, [pc, #148]	@ (8000f90 <HAL_SPI_MspInit+0xb4>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d144      	bne.n	8000f88 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000efe:	4b25      	ldr	r3, [pc, #148]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f02:	4a24      	ldr	r2, [pc, #144]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f08:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f0a:	4b22      	ldr	r3, [pc, #136]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f16:	4b1f      	ldr	r3, [pc, #124]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f1c:	f043 0304 	orr.w	r3, r3, #4
 8000f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f22:	4b1c      	ldr	r3, [pc, #112]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2e:	4b19      	ldr	r3, [pc, #100]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f32:	4a18      	ldr	r2, [pc, #96]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3a:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <HAL_SPI_MspInit+0xb8>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 8000f46:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f58:	2306      	movs	r3, #6
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <HAL_SPI_MspInit+0xbc>)
 8000f64:	f000 fc28 	bl	80017b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 8000f68:	2320      	movs	r3, #32
 8000f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f74:	2303      	movs	r3, #3
 8000f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f78:	2306      	movs	r3, #6
 8000f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	@ (8000f9c <HAL_SPI_MspInit+0xc0>)
 8000f84:	f000 fc18 	bl	80017b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000f88:	bf00      	nop
 8000f8a:	3728      	adds	r7, #40	@ 0x28
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40003c00 	.word	0x40003c00
 8000f94:	40021000 	.word	0x40021000
 8000f98:	48000800 	.word	0x48000800
 8000f9c:	48000400 	.word	0x48000400

08000fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000faa:	4a10      	ldr	r2, [pc, #64]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fca:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd2:	603b      	str	r3, [r7, #0]
 8000fd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	210f      	movs	r1, #15
 8000fda:	f06f 0001 	mvn.w	r0, #1
 8000fde:	f000 fb41 	bl	8001664 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40021000 	.word	0x40021000

08000ff0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08e      	sub	sp, #56	@ 0x38
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ffe:	4b34      	ldr	r3, [pc, #208]	@ (80010d0 <HAL_InitTick+0xe0>)
 8001000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001002:	4a33      	ldr	r2, [pc, #204]	@ (80010d0 <HAL_InitTick+0xe0>)
 8001004:	f043 0310 	orr.w	r3, r3, #16
 8001008:	6593      	str	r3, [r2, #88]	@ 0x58
 800100a:	4b31      	ldr	r3, [pc, #196]	@ (80010d0 <HAL_InitTick+0xe0>)
 800100c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001016:	f107 0210 	add.w	r2, r7, #16
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4611      	mov	r1, r2
 8001020:	4618      	mov	r0, r3
 8001022:	f001 fba9 	bl	8002778 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001026:	6a3b      	ldr	r3, [r7, #32]
 8001028:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800102a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800102c:	2b00      	cmp	r3, #0
 800102e:	d103      	bne.n	8001038 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001030:	f001 fb76 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 8001034:	6378      	str	r0, [r7, #52]	@ 0x34
 8001036:	e004      	b.n	8001042 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001038:	f001 fb72 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 800103c:	4603      	mov	r3, r0
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001044:	4a23      	ldr	r2, [pc, #140]	@ (80010d4 <HAL_InitTick+0xe4>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	0c9b      	lsrs	r3, r3, #18
 800104c:	3b01      	subs	r3, #1
 800104e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001050:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <HAL_InitTick+0xe8>)
 8001052:	4a22      	ldr	r2, [pc, #136]	@ (80010dc <HAL_InitTick+0xec>)
 8001054:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001056:	4b20      	ldr	r3, [pc, #128]	@ (80010d8 <HAL_InitTick+0xe8>)
 8001058:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800105c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800105e:	4a1e      	ldr	r2, [pc, #120]	@ (80010d8 <HAL_InitTick+0xe8>)
 8001060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001062:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001064:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <HAL_InitTick+0xe8>)
 8001066:	2200      	movs	r2, #0
 8001068:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106a:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <HAL_InitTick+0xe8>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001070:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <HAL_InitTick+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001076:	4818      	ldr	r0, [pc, #96]	@ (80010d8 <HAL_InitTick+0xe8>)
 8001078:	f002 fc4a 	bl	8003910 <HAL_TIM_Base_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001082:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001086:	2b00      	cmp	r3, #0
 8001088:	d11b      	bne.n	80010c2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800108a:	4813      	ldr	r0, [pc, #76]	@ (80010d8 <HAL_InitTick+0xe8>)
 800108c:	f002 fca2 	bl	80039d4 <HAL_TIM_Base_Start_IT>
 8001090:	4603      	mov	r3, r0
 8001092:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001096:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800109a:	2b00      	cmp	r3, #0
 800109c:	d111      	bne.n	80010c2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800109e:	2036      	movs	r0, #54	@ 0x36
 80010a0:	f000 fafc 	bl	800169c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b0f      	cmp	r3, #15
 80010a8:	d808      	bhi.n	80010bc <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80010aa:	2200      	movs	r2, #0
 80010ac:	6879      	ldr	r1, [r7, #4]
 80010ae:	2036      	movs	r0, #54	@ 0x36
 80010b0:	f000 fad8 	bl	8001664 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010b4:	4a0a      	ldr	r2, [pc, #40]	@ (80010e0 <HAL_InitTick+0xf0>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	e002      	b.n	80010c2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80010c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3738      	adds	r7, #56	@ 0x38
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000
 80010d4:	431bde83 	.word	0x431bde83
 80010d8:	20000398 	.word	0x20000398
 80010dc:	40001000 	.word	0x40001000
 80010e0:	20000004 	.word	0x20000004

080010e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <NMI_Handler+0x4>

080010ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <HardFault_Handler+0x4>

080010f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <MemManage_Handler+0x4>

080010fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <BusFault_Handler+0x4>

08001104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <UsageFault_Handler+0x4>

0800110c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001120:	4802      	ldr	r0, [pc, #8]	@ (800112c <USART2_IRQHandler+0x10>)
 8001122:	f002 ffdf 	bl	80040e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200003e8 	.word	0x200003e8

08001130 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <TIM6_DAC_IRQHandler+0x10>)
 8001136:	f002 fcbd 	bl	8003ab4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000398 	.word	0x20000398

08001144 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	e00a      	b.n	800116c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001156:	f3af 8000 	nop.w
 800115a:	4601      	mov	r1, r0
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	60ba      	str	r2, [r7, #8]
 8001162:	b2ca      	uxtb	r2, r1
 8001164:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	3301      	adds	r3, #1
 800116a:	617b      	str	r3, [r7, #20]
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	429a      	cmp	r2, r3
 8001172:	dbf0      	blt.n	8001156 <_read+0x12>
  }

  return len;
 8001174:	687b      	ldr	r3, [r7, #4]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b086      	sub	sp, #24
 8001182:	af00      	add	r7, sp, #0
 8001184:	60f8      	str	r0, [r7, #12]
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	e009      	b.n	80011a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	60ba      	str	r2, [r7, #8]
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff faed 	bl	8000778 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	dbf1      	blt.n	8001190 <_write+0x12>
  }
  return len;
 80011ac:	687b      	ldr	r3, [r7, #4]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_close>:

int _close(int file)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011de:	605a      	str	r2, [r3, #4]
  return 0;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <_isatty>:

int _isatty(int file)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b083      	sub	sp, #12
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011f6:	2301      	movs	r3, #1
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
	...

08001220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001228:	4a14      	ldr	r2, [pc, #80]	@ (800127c <_sbrk+0x5c>)
 800122a:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <_sbrk+0x60>)
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001234:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <_sbrk+0x64>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d102      	bne.n	8001242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800123c:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <_sbrk+0x64>)
 800123e:	4a12      	ldr	r2, [pc, #72]	@ (8001288 <_sbrk+0x68>)
 8001240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001242:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	429a      	cmp	r2, r3
 800124e:	d207      	bcs.n	8001260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001250:	f006 fcee 	bl	8007c30 <__errno>
 8001254:	4603      	mov	r3, r0
 8001256:	220c      	movs	r2, #12
 8001258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	e009      	b.n	8001274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <_sbrk+0x64>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001266:	4b07      	ldr	r3, [pc, #28]	@ (8001284 <_sbrk+0x64>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <_sbrk+0x64>)
 8001270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001272:	68fb      	ldr	r3, [r7, #12]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3718      	adds	r7, #24
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20018000 	.word	0x20018000
 8001280:	00000400 	.word	0x00000400
 8001284:	200003e4 	.word	0x200003e4
 8001288:	20005538 	.word	0x20005538

0800128c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <SystemInit+0x20>)
 8001292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001296:	4a05      	ldr	r2, [pc, #20]	@ (80012ac <SystemInit+0x20>)
 8001298:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800129c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012b4:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012b6:	4a15      	ldr	r2, [pc, #84]	@ (800130c <MX_USART2_UART_Init+0x5c>)
 80012b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ba:	4b13      	ldr	r3, [pc, #76]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012d6:	220c      	movs	r2, #12
 80012d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012da:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e0:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012e6:	4b08      	ldr	r3, [pc, #32]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012f2:	4805      	ldr	r0, [pc, #20]	@ (8001308 <MX_USART2_UART_Init+0x58>)
 80012f4:	f002 fdd2 	bl	8003e9c <HAL_UART_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012fe:	f7ff fc07 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200003e8 	.word	0x200003e8
 800130c:	40004400 	.word	0x40004400

08001310 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b0ac      	sub	sp, #176	@ 0xb0
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
 8001326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	2288      	movs	r2, #136	@ 0x88
 800132e:	2100      	movs	r1, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f006 fbd1 	bl	8007ad8 <memset>
  if(uartHandle->Instance==USART2)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a25      	ldr	r2, [pc, #148]	@ (80013d0 <HAL_UART_MspInit+0xc0>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d143      	bne.n	80013c8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001340:	2302      	movs	r3, #2
 8001342:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001344:	2300      	movs	r3, #0
 8001346:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	4618      	mov	r0, r3
 800134e:	f001 faa5 	bl	800289c <HAL_RCCEx_PeriphCLKConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001358:	f7ff fbda 	bl	8000b10 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800135c:	4b1d      	ldr	r3, [pc, #116]	@ (80013d4 <HAL_UART_MspInit+0xc4>)
 800135e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001360:	4a1c      	ldr	r2, [pc, #112]	@ (80013d4 <HAL_UART_MspInit+0xc4>)
 8001362:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001366:	6593      	str	r3, [r2, #88]	@ 0x58
 8001368:	4b1a      	ldr	r3, [pc, #104]	@ (80013d4 <HAL_UART_MspInit+0xc4>)
 800136a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001374:	4b17      	ldr	r3, [pc, #92]	@ (80013d4 <HAL_UART_MspInit+0xc4>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	4a16      	ldr	r2, [pc, #88]	@ (80013d4 <HAL_UART_MspInit+0xc4>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_UART_MspInit+0xc4>)
 8001382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800138c:	230c      	movs	r3, #12
 800138e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001392:	2302      	movs	r3, #2
 8001394:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139e:	2303      	movs	r3, #3
 80013a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013a4:	2307      	movs	r3, #7
 80013a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013ae:	4619      	mov	r1, r3
 80013b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013b4:	f000 fa00 	bl	80017b8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2105      	movs	r1, #5
 80013bc:	2026      	movs	r0, #38	@ 0x26
 80013be:	f000 f951 	bl	8001664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013c2:	2026      	movs	r0, #38	@ 0x26
 80013c4:	f000 f96a 	bl	800169c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013c8:	bf00      	nop
 80013ca:	37b0      	adds	r7, #176	@ 0xb0
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40004400 	.word	0x40004400
 80013d4:	40021000 	.word	0x40021000

080013d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001410 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013dc:	f7ff ff56 	bl	800128c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013e0:	480c      	ldr	r0, [pc, #48]	@ (8001414 <LoopForever+0x6>)
  ldr r1, =_edata
 80013e2:	490d      	ldr	r1, [pc, #52]	@ (8001418 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013e4:	4a0d      	ldr	r2, [pc, #52]	@ (800141c <LoopForever+0xe>)
  movs r3, #0
 80013e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e8:	e002      	b.n	80013f0 <LoopCopyDataInit>

080013ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ee:	3304      	adds	r3, #4

080013f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f4:	d3f9      	bcc.n	80013ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001420 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001424 <LoopForever+0x16>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013fc:	e001      	b.n	8001402 <LoopFillZerobss>

080013fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001400:	3204      	adds	r2, #4

08001402 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001402:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001404:	d3fb      	bcc.n	80013fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001406:	f006 fc19 	bl	8007c3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800140a:	f7ff fa83 	bl	8000914 <main>

0800140e <LoopForever>:

LoopForever:
    b LoopForever
 800140e:	e7fe      	b.n	800140e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001410:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001414:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001418:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800141c:	08008b94 	.word	0x08008b94
  ldr r2, =_sbss
 8001420:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001424:	20005534 	.word	0x20005534

08001428 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001428:	e7fe      	b.n	8001428 <ADC1_2_IRQHandler>
	...

0800142c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001432:	2300      	movs	r3, #0
 8001434:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001436:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <HAL_Init+0x3c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a0b      	ldr	r2, [pc, #44]	@ (8001468 <HAL_Init+0x3c>)
 800143c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001440:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001442:	2003      	movs	r0, #3
 8001444:	f000 f903 	bl	800164e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001448:	200f      	movs	r0, #15
 800144a:	f7ff fdd1 	bl	8000ff0 <HAL_InitTick>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d002      	beq.n	800145a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	71fb      	strb	r3, [r7, #7]
 8001458:	e001      	b.n	800145e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800145a:	f7ff fda1 	bl	8000fa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800145e:	79fb      	ldrb	r3, [r7, #7]
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40022000 	.word	0x40022000

0800146c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_IncTick+0x20>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	461a      	mov	r2, r3
 8001476:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_IncTick+0x24>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4413      	add	r3, r2
 800147c:	4a04      	ldr	r2, [pc, #16]	@ (8001490 <HAL_IncTick+0x24>)
 800147e:	6013      	str	r3, [r2, #0]
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	20000008 	.word	0x20000008
 8001490:	20000470 	.word	0x20000470

08001494 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return uwTick;
 8001498:	4b03      	ldr	r3, [pc, #12]	@ (80014a8 <HAL_GetTick+0x14>)
 800149a:	681b      	ldr	r3, [r3, #0]
}
 800149c:	4618      	mov	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000470 	.word	0x20000470

080014ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014b4:	f7ff ffee 	bl	8001494 <HAL_GetTick>
 80014b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c4:	d005      	beq.n	80014d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <HAL_Delay+0x44>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	461a      	mov	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	4413      	add	r3, r2
 80014d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014d2:	bf00      	nop
 80014d4:	f7ff ffde 	bl	8001494 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d8f7      	bhi.n	80014d4 <HAL_Delay+0x28>
  {
  }
}
 80014e4:	bf00      	nop
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000008 	.word	0x20000008

080014f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <__NVIC_SetPriorityGrouping+0x44>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001510:	4013      	ands	r3, r2
 8001512:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800151c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001526:	4a04      	ldr	r2, [pc, #16]	@ (8001538 <__NVIC_SetPriorityGrouping+0x44>)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	60d3      	str	r3, [r2, #12]
}
 800152c:	bf00      	nop
 800152e:	3714      	adds	r7, #20
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001540:	4b04      	ldr	r3, [pc, #16]	@ (8001554 <__NVIC_GetPriorityGrouping+0x18>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	0a1b      	lsrs	r3, r3, #8
 8001546:	f003 0307 	and.w	r3, r3, #7
}
 800154a:	4618      	mov	r0, r3
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	2b00      	cmp	r3, #0
 8001568:	db0b      	blt.n	8001582 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	f003 021f 	and.w	r2, r3, #31
 8001570:	4907      	ldr	r1, [pc, #28]	@ (8001590 <__NVIC_EnableIRQ+0x38>)
 8001572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001576:	095b      	lsrs	r3, r3, #5
 8001578:	2001      	movs	r0, #1
 800157a:	fa00 f202 	lsl.w	r2, r0, r2
 800157e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000e100 	.word	0xe000e100

08001594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db0a      	blt.n	80015be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	490c      	ldr	r1, [pc, #48]	@ (80015e0 <__NVIC_SetPriority+0x4c>)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	440b      	add	r3, r1
 80015b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015bc:	e00a      	b.n	80015d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4908      	ldr	r1, [pc, #32]	@ (80015e4 <__NVIC_SetPriority+0x50>)
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	f003 030f 	and.w	r3, r3, #15
 80015ca:	3b04      	subs	r3, #4
 80015cc:	0112      	lsls	r2, r2, #4
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	440b      	add	r3, r1
 80015d2:	761a      	strb	r2, [r3, #24]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000e100 	.word	0xe000e100
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b089      	sub	sp, #36	@ 0x24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	f1c3 0307 	rsb	r3, r3, #7
 8001602:	2b04      	cmp	r3, #4
 8001604:	bf28      	it	cs
 8001606:	2304      	movcs	r3, #4
 8001608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3304      	adds	r3, #4
 800160e:	2b06      	cmp	r3, #6
 8001610:	d902      	bls.n	8001618 <NVIC_EncodePriority+0x30>
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3b03      	subs	r3, #3
 8001616:	e000      	b.n	800161a <NVIC_EncodePriority+0x32>
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	f04f 32ff 	mov.w	r2, #4294967295
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	43da      	mvns	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	401a      	ands	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001630:	f04f 31ff 	mov.w	r1, #4294967295
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	43d9      	mvns	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	4313      	orrs	r3, r2
         );
}
 8001642:	4618      	mov	r0, r3
 8001644:	3724      	adds	r7, #36	@ 0x24
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ff4c 	bl	80014f4 <__NVIC_SetPriorityGrouping>
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
 8001670:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001676:	f7ff ff61 	bl	800153c <__NVIC_GetPriorityGrouping>
 800167a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	68b9      	ldr	r1, [r7, #8]
 8001680:	6978      	ldr	r0, [r7, #20]
 8001682:	f7ff ffb1 	bl	80015e8 <NVIC_EncodePriority>
 8001686:	4602      	mov	r2, r0
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff ff80 	bl	8001594 <__NVIC_SetPriority>
}
 8001694:	bf00      	nop
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ff54 	bl	8001558 <__NVIC_EnableIRQ>
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016c0:	2300      	movs	r3, #0
 80016c2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d008      	beq.n	80016e2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2204      	movs	r2, #4
 80016d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e022      	b.n	8001728 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f022 020e 	bic.w	r2, r2, #14
 80016f0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 0201 	bic.w	r2, r2, #1
 8001700:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001706:	f003 021c 	and.w	r2, r3, #28
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170e:	2101      	movs	r1, #1
 8001710:	fa01 f202 	lsl.w	r2, r1, r2
 8001714:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001726:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001728:	4618      	mov	r0, r3
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800173c:	2300      	movs	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d005      	beq.n	8001758 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2204      	movs	r2, #4
 8001750:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	73fb      	strb	r3, [r7, #15]
 8001756:	e029      	b.n	80017ac <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f022 020e 	bic.w	r2, r2, #14
 8001766:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f022 0201 	bic.w	r2, r2, #1
 8001776:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177c:	f003 021c 	and.w	r2, r3, #28
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001784:	2101      	movs	r1, #1
 8001786:	fa01 f202 	lsl.w	r2, r1, r2
 800178a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d003      	beq.n	80017ac <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	4798      	blx	r3
    }
  }
  return status;
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017c6:	e17f      	b.n	8001ac8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	2101      	movs	r1, #1
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	4013      	ands	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f000 8171 	beq.w	8001ac2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 0303 	and.w	r3, r3, #3
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d005      	beq.n	80017f8 <HAL_GPIO_Init+0x40>
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 0303 	and.w	r3, r3, #3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d130      	bne.n	800185a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	2203      	movs	r2, #3
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	68da      	ldr	r2, [r3, #12]
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4313      	orrs	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800182e:	2201      	movs	r2, #1
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	091b      	lsrs	r3, r3, #4
 8001844:	f003 0201 	and.w	r2, r3, #1
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 0303 	and.w	r3, r3, #3
 8001862:	2b03      	cmp	r3, #3
 8001864:	d118      	bne.n	8001898 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800186a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800186c:	2201      	movs	r2, #1
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	08db      	lsrs	r3, r3, #3
 8001882:	f003 0201 	and.w	r2, r3, #1
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4313      	orrs	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b03      	cmp	r3, #3
 80018a2:	d017      	beq.n	80018d4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	2203      	movs	r2, #3
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	43db      	mvns	r3, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d123      	bne.n	8001928 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	08da      	lsrs	r2, r3, #3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3208      	adds	r2, #8
 80018e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f003 0307 	and.w	r3, r3, #7
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	220f      	movs	r2, #15
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	4013      	ands	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	691a      	ldr	r2, [r3, #16]
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4313      	orrs	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	08da      	lsrs	r2, r3, #3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	3208      	adds	r2, #8
 8001922:	6939      	ldr	r1, [r7, #16]
 8001924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	2203      	movs	r2, #3
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4013      	ands	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f003 0203 	and.w	r2, r3, #3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	4313      	orrs	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80ac 	beq.w	8001ac2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ae8 <HAL_GPIO_Init+0x330>)
 800196c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800196e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ae8 <HAL_GPIO_Init+0x330>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6613      	str	r3, [r2, #96]	@ 0x60
 8001976:	4b5c      	ldr	r3, [pc, #368]	@ (8001ae8 <HAL_GPIO_Init+0x330>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001982:	4a5a      	ldr	r2, [pc, #360]	@ (8001aec <HAL_GPIO_Init+0x334>)
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	089b      	lsrs	r3, r3, #2
 8001988:	3302      	adds	r3, #2
 800198a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800198e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f003 0303 	and.w	r3, r3, #3
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	220f      	movs	r2, #15
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019ac:	d025      	beq.n	80019fa <HAL_GPIO_Init+0x242>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a4f      	ldr	r2, [pc, #316]	@ (8001af0 <HAL_GPIO_Init+0x338>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d01f      	beq.n	80019f6 <HAL_GPIO_Init+0x23e>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a4e      	ldr	r2, [pc, #312]	@ (8001af4 <HAL_GPIO_Init+0x33c>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d019      	beq.n	80019f2 <HAL_GPIO_Init+0x23a>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a4d      	ldr	r2, [pc, #308]	@ (8001af8 <HAL_GPIO_Init+0x340>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d013      	beq.n	80019ee <HAL_GPIO_Init+0x236>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a4c      	ldr	r2, [pc, #304]	@ (8001afc <HAL_GPIO_Init+0x344>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d00d      	beq.n	80019ea <HAL_GPIO_Init+0x232>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001b00 <HAL_GPIO_Init+0x348>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d007      	beq.n	80019e6 <HAL_GPIO_Init+0x22e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a4a      	ldr	r2, [pc, #296]	@ (8001b04 <HAL_GPIO_Init+0x34c>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d101      	bne.n	80019e2 <HAL_GPIO_Init+0x22a>
 80019de:	2306      	movs	r3, #6
 80019e0:	e00c      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019e2:	2307      	movs	r3, #7
 80019e4:	e00a      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019e6:	2305      	movs	r3, #5
 80019e8:	e008      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019ea:	2304      	movs	r3, #4
 80019ec:	e006      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019ee:	2303      	movs	r3, #3
 80019f0:	e004      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e002      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <HAL_GPIO_Init+0x244>
 80019fa:	2300      	movs	r3, #0
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	f002 0203 	and.w	r2, r2, #3
 8001a02:	0092      	lsls	r2, r2, #2
 8001a04:	4093      	lsls	r3, r2
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a0c:	4937      	ldr	r1, [pc, #220]	@ (8001aec <HAL_GPIO_Init+0x334>)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	089b      	lsrs	r3, r3, #2
 8001a12:	3302      	adds	r3, #2
 8001a14:	693a      	ldr	r2, [r7, #16]
 8001a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	43db      	mvns	r3, r3
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	4013      	ands	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a3e:	4a32      	ldr	r2, [pc, #200]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a44:	4b30      	ldr	r3, [pc, #192]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4013      	ands	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a68:	4a27      	ldr	r2, [pc, #156]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a6e:	4b26      	ldr	r3, [pc, #152]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	43db      	mvns	r3, r3
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d003      	beq.n	8001a92 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a92:	4a1d      	ldr	r2, [pc, #116]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a98:	4b1b      	ldr	r3, [pc, #108]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d003      	beq.n	8001abc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001abc:	4a12      	ldr	r2, [pc, #72]	@ (8001b08 <HAL_GPIO_Init+0x350>)
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f47f ae78 	bne.w	80017c8 <HAL_GPIO_Init+0x10>
  }
}
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop
 8001adc:	371c      	adds	r7, #28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40010000 	.word	0x40010000
 8001af0:	48000400 	.word	0x48000400
 8001af4:	48000800 	.word	0x48000800
 8001af8:	48000c00 	.word	0x48000c00
 8001afc:	48001000 	.word	0x48001000
 8001b00:	48001400 	.word	0x48001400
 8001b04:	48001800 	.word	0x48001800
 8001b08:	40010400 	.word	0x40010400

08001b0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	807b      	strh	r3, [r7, #2]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b1c:	787b      	ldrb	r3, [r7, #1]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b22:	887a      	ldrh	r2, [r7, #2]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b28:	e002      	b.n	8001b30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b2a:	887a      	ldrh	r2, [r7, #2]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b4e:	887a      	ldrh	r2, [r7, #2]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4013      	ands	r3, r2
 8001b54:	041a      	lsls	r2, r3, #16
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	43d9      	mvns	r1, r3
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	400b      	ands	r3, r1
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]
}
 8001b64:	bf00      	nop
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b74:	4b04      	ldr	r3, [pc, #16]	@ (8001b88 <HAL_PWREx_GetVoltageRange+0x18>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40007000 	.word	0x40007000

08001b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b9a:	d130      	bne.n	8001bfe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b9c:	4b23      	ldr	r3, [pc, #140]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ba8:	d038      	beq.n	8001c1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001baa:	4b20      	ldr	r3, [pc, #128]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bba:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2232      	movs	r2, #50	@ 0x32
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bca:	0c9b      	lsrs	r3, r3, #18
 8001bcc:	3301      	adds	r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bd0:	e002      	b.n	8001bd8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bd8:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001be4:	d102      	bne.n	8001bec <HAL_PWREx_ControlVoltageScaling+0x60>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1f2      	bne.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bee:	695b      	ldr	r3, [r3, #20]
 8001bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bf8:	d110      	bne.n	8001c1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e00f      	b.n	8001c1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c0a:	d007      	beq.n	8001c1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c0c:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c14:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40007000 	.word	0x40007000
 8001c30:	20000000 	.word	0x20000000
 8001c34:	431bde83 	.word	0x431bde83

08001c38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e3ca      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c4a:	4b97      	ldr	r3, [pc, #604]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c54:	4b94      	ldr	r3, [pc, #592]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	f003 0303 	and.w	r3, r3, #3
 8001c5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0310 	and.w	r3, r3, #16
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 80e4 	beq.w	8001e34 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d007      	beq.n	8001c82 <HAL_RCC_OscConfig+0x4a>
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	2b0c      	cmp	r3, #12
 8001c76:	f040 808b 	bne.w	8001d90 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	f040 8087 	bne.w	8001d90 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c82:	4b89      	ldr	r3, [pc, #548]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d005      	beq.n	8001c9a <HAL_RCC_OscConfig+0x62>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e3a2      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a1a      	ldr	r2, [r3, #32]
 8001c9e:	4b82      	ldr	r3, [pc, #520]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d004      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x7c>
 8001caa:	4b7f      	ldr	r3, [pc, #508]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cb2:	e005      	b.n	8001cc0 <HAL_RCC_OscConfig+0x88>
 8001cb4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cba:	091b      	lsrs	r3, r3, #4
 8001cbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d223      	bcs.n	8001d0c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 fd87 	bl	80027dc <RCC_SetFlashLatencyFromMSIRange>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e383      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cd8:	4b73      	ldr	r3, [pc, #460]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a72      	ldr	r2, [pc, #456]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001cde:	f043 0308 	orr.w	r3, r3, #8
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	4b70      	ldr	r3, [pc, #448]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	496d      	ldr	r1, [pc, #436]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cf6:	4b6c      	ldr	r3, [pc, #432]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	021b      	lsls	r3, r3, #8
 8001d04:	4968      	ldr	r1, [pc, #416]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	604b      	str	r3, [r1, #4]
 8001d0a:	e025      	b.n	8001d58 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d0c:	4b66      	ldr	r3, [pc, #408]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a65      	ldr	r2, [pc, #404]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d12:	f043 0308 	orr.w	r3, r3, #8
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	4b63      	ldr	r3, [pc, #396]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	4960      	ldr	r1, [pc, #384]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d2a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	495b      	ldr	r1, [pc, #364]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d109      	bne.n	8001d58 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 fd47 	bl	80027dc <RCC_SetFlashLatencyFromMSIRange>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e343      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d58:	f000 fc4a 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	4b52      	ldr	r3, [pc, #328]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	091b      	lsrs	r3, r3, #4
 8001d64:	f003 030f 	and.w	r3, r3, #15
 8001d68:	4950      	ldr	r1, [pc, #320]	@ (8001eac <HAL_RCC_OscConfig+0x274>)
 8001d6a:	5ccb      	ldrb	r3, [r1, r3]
 8001d6c:	f003 031f 	and.w	r3, r3, #31
 8001d70:	fa22 f303 	lsr.w	r3, r2, r3
 8001d74:	4a4e      	ldr	r2, [pc, #312]	@ (8001eb0 <HAL_RCC_OscConfig+0x278>)
 8001d76:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d78:	4b4e      	ldr	r3, [pc, #312]	@ (8001eb4 <HAL_RCC_OscConfig+0x27c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff f937 	bl	8000ff0 <HAL_InitTick>
 8001d82:	4603      	mov	r3, r0
 8001d84:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d052      	beq.n	8001e32 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	e327      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d032      	beq.n	8001dfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d98:	4b43      	ldr	r3, [pc, #268]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a42      	ldr	r2, [pc, #264]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001da4:	f7ff fb76 	bl	8001494 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dac:	f7ff fb72 	bl	8001494 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e310      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0f0      	beq.n	8001dac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dca:	4b37      	ldr	r3, [pc, #220]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a36      	ldr	r2, [pc, #216]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001dd0:	f043 0308 	orr.w	r3, r3, #8
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b34      	ldr	r3, [pc, #208]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	4931      	ldr	r1, [pc, #196]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001de8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	492c      	ldr	r1, [pc, #176]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
 8001dfc:	e01a      	b.n	8001e34 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a29      	ldr	r2, [pc, #164]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e04:	f023 0301 	bic.w	r3, r3, #1
 8001e08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e0a:	f7ff fb43 	bl	8001494 <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e10:	e008      	b.n	8001e24 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e12:	f7ff fb3f 	bl	8001494 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e2dd      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e24:	4b20      	ldr	r3, [pc, #128]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1f0      	bne.n	8001e12 <HAL_RCC_OscConfig+0x1da>
 8001e30:	e000      	b.n	8001e34 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e32:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d074      	beq.n	8001f2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	2b08      	cmp	r3, #8
 8001e44:	d005      	beq.n	8001e52 <HAL_RCC_OscConfig+0x21a>
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	2b0c      	cmp	r3, #12
 8001e4a:	d10e      	bne.n	8001e6a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	2b03      	cmp	r3, #3
 8001e50:	d10b      	bne.n	8001e6a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e52:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d064      	beq.n	8001f28 <HAL_RCC_OscConfig+0x2f0>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d160      	bne.n	8001f28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e2ba      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e72:	d106      	bne.n	8001e82 <HAL_RCC_OscConfig+0x24a>
 8001e74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7e:	6013      	str	r3, [r2, #0]
 8001e80:	e026      	b.n	8001ed0 <HAL_RCC_OscConfig+0x298>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e8a:	d115      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x280>
 8001e8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a05      	ldr	r2, [pc, #20]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e96:	6013      	str	r3, [r2, #0]
 8001e98:	4b03      	ldr	r3, [pc, #12]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a02      	ldr	r2, [pc, #8]	@ (8001ea8 <HAL_RCC_OscConfig+0x270>)
 8001e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	e014      	b.n	8001ed0 <HAL_RCC_OscConfig+0x298>
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	08008b08 	.word	0x08008b08
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000004 	.word	0x20000004
 8001eb8:	4ba0      	ldr	r3, [pc, #640]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a9f      	ldr	r2, [pc, #636]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001ebe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ec2:	6013      	str	r3, [r2, #0]
 8001ec4:	4b9d      	ldr	r3, [pc, #628]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a9c      	ldr	r2, [pc, #624]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001eca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ece:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d013      	beq.n	8001f00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	f7ff fadc 	bl	8001494 <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee0:	f7ff fad8 	bl	8001494 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b64      	cmp	r3, #100	@ 0x64
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e276      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ef2:	4b92      	ldr	r3, [pc, #584]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x2a8>
 8001efe:	e014      	b.n	8001f2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f00:	f7ff fac8 	bl	8001494 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f08:	f7ff fac4 	bl	8001494 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b64      	cmp	r3, #100	@ 0x64
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e262      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f1a:	4b88      	ldr	r3, [pc, #544]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x2d0>
 8001f26:	e000      	b.n	8001f2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d060      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2b04      	cmp	r3, #4
 8001f3a:	d005      	beq.n	8001f48 <HAL_RCC_OscConfig+0x310>
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	2b0c      	cmp	r3, #12
 8001f40:	d119      	bne.n	8001f76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d116      	bne.n	8001f76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f48:	4b7c      	ldr	r3, [pc, #496]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <HAL_RCC_OscConfig+0x328>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e23f      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f60:	4b76      	ldr	r3, [pc, #472]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	061b      	lsls	r3, r3, #24
 8001f6e:	4973      	ldr	r1, [pc, #460]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f74:	e040      	b.n	8001ff8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d023      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f7e:	4b6f      	ldr	r3, [pc, #444]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a6e      	ldr	r2, [pc, #440]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001f84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8a:	f7ff fa83 	bl	8001494 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f92:	f7ff fa7f 	bl	8001494 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e21d      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fa4:	4b65      	ldr	r3, [pc, #404]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb0:	4b62      	ldr	r3, [pc, #392]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	061b      	lsls	r3, r3, #24
 8001fbe:	495f      	ldr	r1, [pc, #380]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	604b      	str	r3, [r1, #4]
 8001fc4:	e018      	b.n	8001ff8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a5c      	ldr	r2, [pc, #368]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001fcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd2:	f7ff fa5f 	bl	8001494 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fda:	f7ff fa5b 	bl	8001494 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e1f9      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fec:	4b53      	ldr	r3, [pc, #332]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1f0      	bne.n	8001fda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0308 	and.w	r3, r3, #8
 8002000:	2b00      	cmp	r3, #0
 8002002:	d03c      	beq.n	800207e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	695b      	ldr	r3, [r3, #20]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01c      	beq.n	8002046 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800200c:	4b4b      	ldr	r3, [pc, #300]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 800200e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002012:	4a4a      	ldr	r2, [pc, #296]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201c:	f7ff fa3a 	bl	8001494 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002022:	e008      	b.n	8002036 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002024:	f7ff fa36 	bl	8001494 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b02      	cmp	r3, #2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e1d4      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002036:	4b41      	ldr	r3, [pc, #260]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002038:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d0ef      	beq.n	8002024 <HAL_RCC_OscConfig+0x3ec>
 8002044:	e01b      	b.n	800207e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002046:	4b3d      	ldr	r3, [pc, #244]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800204c:	4a3b      	ldr	r2, [pc, #236]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 800204e:	f023 0301 	bic.w	r3, r3, #1
 8002052:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002056:	f7ff fa1d 	bl	8001494 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205e:	f7ff fa19 	bl	8001494 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e1b7      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002070:	4b32      	ldr	r3, [pc, #200]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1ef      	bne.n	800205e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0304 	and.w	r3, r3, #4
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 80a6 	beq.w	80021d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800208c:	2300      	movs	r3, #0
 800208e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002090:	4b2a      	ldr	r3, [pc, #168]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d10d      	bne.n	80020b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800209c:	4b27      	ldr	r3, [pc, #156]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 800209e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a0:	4a26      	ldr	r2, [pc, #152]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 80020a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80020a8:	4b24      	ldr	r3, [pc, #144]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 80020aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020b4:	2301      	movs	r3, #1
 80020b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020b8:	4b21      	ldr	r3, [pc, #132]	@ (8002140 <HAL_RCC_OscConfig+0x508>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d118      	bne.n	80020f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002140 <HAL_RCC_OscConfig+0x508>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002140 <HAL_RCC_OscConfig+0x508>)
 80020ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020d0:	f7ff f9e0 	bl	8001494 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d8:	f7ff f9dc 	bl	8001494 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e17a      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020ea:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_RCC_OscConfig+0x508>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f0      	beq.n	80020d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d108      	bne.n	8002110 <HAL_RCC_OscConfig+0x4d8>
 80020fe:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002104:	4a0d      	ldr	r2, [pc, #52]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800210e:	e029      	b.n	8002164 <HAL_RCC_OscConfig+0x52c>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b05      	cmp	r3, #5
 8002116:	d115      	bne.n	8002144 <HAL_RCC_OscConfig+0x50c>
 8002118:	4b08      	ldr	r3, [pc, #32]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 800211a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800211e:	4a07      	ldr	r2, [pc, #28]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002120:	f043 0304 	orr.w	r3, r3, #4
 8002124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002128:	4b04      	ldr	r3, [pc, #16]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 800212a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212e:	4a03      	ldr	r2, [pc, #12]	@ (800213c <HAL_RCC_OscConfig+0x504>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002138:	e014      	b.n	8002164 <HAL_RCC_OscConfig+0x52c>
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	40007000 	.word	0x40007000
 8002144:	4b9c      	ldr	r3, [pc, #624]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800214a:	4a9b      	ldr	r2, [pc, #620]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800214c:	f023 0301 	bic.w	r3, r3, #1
 8002150:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002154:	4b98      	ldr	r3, [pc, #608]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800215a:	4a97      	ldr	r2, [pc, #604]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800215c:	f023 0304 	bic.w	r3, r3, #4
 8002160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d016      	beq.n	800219a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800216c:	f7ff f992 	bl	8001494 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002172:	e00a      	b.n	800218a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002174:	f7ff f98e 	bl	8001494 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002182:	4293      	cmp	r3, r2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e12a      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800218a:	4b8b      	ldr	r3, [pc, #556]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800218c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0ed      	beq.n	8002174 <HAL_RCC_OscConfig+0x53c>
 8002198:	e015      	b.n	80021c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219a:	f7ff f97b 	bl	8001494 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021a0:	e00a      	b.n	80021b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a2:	f7ff f977 	bl	8001494 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e113      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021b8:	4b7f      	ldr	r3, [pc, #508]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80021ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1ed      	bne.n	80021a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021c6:	7ffb      	ldrb	r3, [r7, #31]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d105      	bne.n	80021d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021cc:	4b7a      	ldr	r3, [pc, #488]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80021ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d0:	4a79      	ldr	r2, [pc, #484]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80021d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021d6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 80fe 	beq.w	80023de <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	f040 80d0 	bne.w	800238c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80021ec:	4b72      	ldr	r3, [pc, #456]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f003 0203 	and.w	r2, r3, #3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d130      	bne.n	8002262 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	3b01      	subs	r3, #1
 800220c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800220e:	429a      	cmp	r2, r3
 8002210:	d127      	bne.n	8002262 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800221c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800221e:	429a      	cmp	r2, r3
 8002220:	d11f      	bne.n	8002262 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800222c:	2a07      	cmp	r2, #7
 800222e:	bf14      	ite	ne
 8002230:	2201      	movne	r2, #1
 8002232:	2200      	moveq	r2, #0
 8002234:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002236:	4293      	cmp	r3, r2
 8002238:	d113      	bne.n	8002262 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002244:	085b      	lsrs	r3, r3, #1
 8002246:	3b01      	subs	r3, #1
 8002248:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800224a:	429a      	cmp	r2, r3
 800224c:	d109      	bne.n	8002262 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800225e:	429a      	cmp	r2, r3
 8002260:	d06e      	beq.n	8002340 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	2b0c      	cmp	r3, #12
 8002266:	d069      	beq.n	800233c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002268:	4b53      	ldr	r3, [pc, #332]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d105      	bne.n	8002280 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002274:	4b50      	ldr	r3, [pc, #320]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e0ad      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002284:	4b4c      	ldr	r3, [pc, #304]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a4b      	ldr	r2, [pc, #300]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800228a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800228e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002290:	f7ff f900 	bl	8001494 <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002298:	f7ff f8fc 	bl	8001494 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e09a      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022aa:	4b43      	ldr	r3, [pc, #268]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b6:	4b40      	ldr	r3, [pc, #256]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	4b40      	ldr	r3, [pc, #256]	@ (80023bc <HAL_RCC_OscConfig+0x784>)
 80022bc:	4013      	ands	r3, r2
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80022c6:	3a01      	subs	r2, #1
 80022c8:	0112      	lsls	r2, r2, #4
 80022ca:	4311      	orrs	r1, r2
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80022d0:	0212      	lsls	r2, r2, #8
 80022d2:	4311      	orrs	r1, r2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80022d8:	0852      	lsrs	r2, r2, #1
 80022da:	3a01      	subs	r2, #1
 80022dc:	0552      	lsls	r2, r2, #21
 80022de:	4311      	orrs	r1, r2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022e4:	0852      	lsrs	r2, r2, #1
 80022e6:	3a01      	subs	r2, #1
 80022e8:	0652      	lsls	r2, r2, #25
 80022ea:	4311      	orrs	r1, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80022f0:	0912      	lsrs	r2, r2, #4
 80022f2:	0452      	lsls	r2, r2, #17
 80022f4:	430a      	orrs	r2, r1
 80022f6:	4930      	ldr	r1, [pc, #192]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80022fc:	4b2e      	ldr	r3, [pc, #184]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a2d      	ldr	r2, [pc, #180]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002302:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002306:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002308:	4b2b      	ldr	r3, [pc, #172]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	4a2a      	ldr	r2, [pc, #168]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800230e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002312:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002314:	f7ff f8be 	bl	8001494 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231c:	f7ff f8ba 	bl	8001494 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e058      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800232e:	4b22      	ldr	r3, [pc, #136]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800233a:	e050      	b.n	80023de <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e04f      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002340:	4b1d      	ldr	r3, [pc, #116]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d148      	bne.n	80023de <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800234c:	4b1a      	ldr	r3, [pc, #104]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a19      	ldr	r2, [pc, #100]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002356:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002358:	4b17      	ldr	r3, [pc, #92]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4a16      	ldr	r2, [pc, #88]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 800235e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002362:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002364:	f7ff f896 	bl	8001494 <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800236c:	f7ff f892 	bl	8001494 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e030      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800237e:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f0      	beq.n	800236c <HAL_RCC_OscConfig+0x734>
 800238a:	e028      	b.n	80023de <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	2b0c      	cmp	r3, #12
 8002390:	d023      	beq.n	80023da <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002392:	4b09      	ldr	r3, [pc, #36]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <HAL_RCC_OscConfig+0x780>)
 8002398:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800239c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239e:	f7ff f879 	bl	8001494 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023a4:	e00c      	b.n	80023c0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a6:	f7ff f875 	bl	8001494 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d905      	bls.n	80023c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e013      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
 80023b8:	40021000 	.word	0x40021000
 80023bc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c0:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <HAL_RCC_OscConfig+0x7b0>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1ec      	bne.n	80023a6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <HAL_RCC_OscConfig+0x7b0>)
 80023ce:	68da      	ldr	r2, [r3, #12]
 80023d0:	4905      	ldr	r1, [pc, #20]	@ (80023e8 <HAL_RCC_OscConfig+0x7b0>)
 80023d2:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <HAL_RCC_OscConfig+0x7b4>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	60cb      	str	r3, [r1, #12]
 80023d8:	e001      	b.n	80023de <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e000      	b.n	80023e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3720      	adds	r7, #32
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40021000 	.word	0x40021000
 80023ec:	feeefffc 	.word	0xfeeefffc

080023f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e0e7      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002404:	4b75      	ldr	r3, [pc, #468]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d910      	bls.n	8002434 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b72      	ldr	r3, [pc, #456]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 0207 	bic.w	r2, r3, #7
 800241a:	4970      	ldr	r1, [pc, #448]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4313      	orrs	r3, r2
 8002420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002422:	4b6e      	ldr	r3, [pc, #440]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	429a      	cmp	r2, r3
 800242e:	d001      	beq.n	8002434 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e0cf      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d010      	beq.n	8002462 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	4b66      	ldr	r3, [pc, #408]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800244c:	429a      	cmp	r2, r3
 800244e:	d908      	bls.n	8002462 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002450:	4b63      	ldr	r3, [pc, #396]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	4960      	ldr	r1, [pc, #384]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 800245e:	4313      	orrs	r3, r2
 8002460:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d04c      	beq.n	8002508 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b03      	cmp	r3, #3
 8002474:	d107      	bne.n	8002486 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002476:	4b5a      	ldr	r3, [pc, #360]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d121      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e0a6      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b02      	cmp	r3, #2
 800248c:	d107      	bne.n	800249e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800248e:	4b54      	ldr	r3, [pc, #336]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d115      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e09a      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d107      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024a6:	4b4e      	ldr	r3, [pc, #312]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e08e      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024b6:	4b4a      	ldr	r3, [pc, #296]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e086      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024c6:	4b46      	ldr	r3, [pc, #280]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f023 0203 	bic.w	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	4943      	ldr	r1, [pc, #268]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d8:	f7fe ffdc 	bl	8001494 <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e0:	f7fe ffd8 	bl	8001494 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e06e      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f6:	4b3a      	ldr	r3, [pc, #232]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 020c 	and.w	r2, r3, #12
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	429a      	cmp	r2, r3
 8002506:	d1eb      	bne.n	80024e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d010      	beq.n	8002536 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	4b31      	ldr	r3, [pc, #196]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002520:	429a      	cmp	r2, r3
 8002522:	d208      	bcs.n	8002536 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002524:	4b2e      	ldr	r3, [pc, #184]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	492b      	ldr	r1, [pc, #172]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002532:	4313      	orrs	r3, r2
 8002534:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002536:	4b29      	ldr	r3, [pc, #164]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	429a      	cmp	r2, r3
 8002542:	d210      	bcs.n	8002566 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002544:	4b25      	ldr	r3, [pc, #148]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f023 0207 	bic.w	r2, r3, #7
 800254c:	4923      	ldr	r1, [pc, #140]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	4313      	orrs	r3, r2
 8002552:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002554:	4b21      	ldr	r3, [pc, #132]	@ (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d001      	beq.n	8002566 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e036      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	2b00      	cmp	r3, #0
 8002570:	d008      	beq.n	8002584 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002572:	4b1b      	ldr	r3, [pc, #108]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	4918      	ldr	r1, [pc, #96]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002580:	4313      	orrs	r3, r2
 8002582:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0308 	and.w	r3, r3, #8
 800258c:	2b00      	cmp	r3, #0
 800258e:	d009      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002590:	4b13      	ldr	r3, [pc, #76]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4910      	ldr	r1, [pc, #64]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025a4:	f000 f824 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 80025a8:	4602      	mov	r2, r0
 80025aa:	4b0d      	ldr	r3, [pc, #52]	@ (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	091b      	lsrs	r3, r3, #4
 80025b0:	f003 030f 	and.w	r3, r3, #15
 80025b4:	490b      	ldr	r1, [pc, #44]	@ (80025e4 <HAL_RCC_ClockConfig+0x1f4>)
 80025b6:	5ccb      	ldrb	r3, [r1, r3]
 80025b8:	f003 031f 	and.w	r3, r3, #31
 80025bc:	fa22 f303 	lsr.w	r3, r2, r3
 80025c0:	4a09      	ldr	r2, [pc, #36]	@ (80025e8 <HAL_RCC_ClockConfig+0x1f8>)
 80025c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025c4:	4b09      	ldr	r3, [pc, #36]	@ (80025ec <HAL_RCC_ClockConfig+0x1fc>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fe fd11 	bl	8000ff0 <HAL_InitTick>
 80025ce:	4603      	mov	r3, r0
 80025d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80025d2:	7afb      	ldrb	r3, [r7, #11]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40022000 	.word	0x40022000
 80025e0:	40021000 	.word	0x40021000
 80025e4:	08008b08 	.word	0x08008b08
 80025e8:	20000000 	.word	0x20000000
 80025ec:	20000004 	.word	0x20000004

080025f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b089      	sub	sp, #36	@ 0x24
 80025f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	2300      	movs	r3, #0
 80025fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025fe:	4b3e      	ldr	r3, [pc, #248]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 030c 	and.w	r3, r3, #12
 8002606:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002608:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_RCC_GetSysClockFreq+0x34>
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	2b0c      	cmp	r3, #12
 800261c:	d121      	bne.n	8002662 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d11e      	bne.n	8002662 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002624:	4b34      	ldr	r3, [pc, #208]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	2b00      	cmp	r3, #0
 800262e:	d107      	bne.n	8002640 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002630:	4b31      	ldr	r3, [pc, #196]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002636:	0a1b      	lsrs	r3, r3, #8
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	61fb      	str	r3, [r7, #28]
 800263e:	e005      	b.n	800264c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002640:	4b2d      	ldr	r3, [pc, #180]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800264c:	4a2b      	ldr	r2, [pc, #172]	@ (80026fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002654:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10d      	bne.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002660:	e00a      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	2b04      	cmp	r3, #4
 8002666:	d102      	bne.n	800266e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002668:	4b25      	ldr	r3, [pc, #148]	@ (8002700 <HAL_RCC_GetSysClockFreq+0x110>)
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e004      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	2b08      	cmp	r3, #8
 8002672:	d101      	bne.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002674:	4b23      	ldr	r3, [pc, #140]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x114>)
 8002676:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	2b0c      	cmp	r3, #12
 800267c:	d134      	bne.n	80026e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800267e:	4b1e      	ldr	r3, [pc, #120]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b02      	cmp	r3, #2
 800268c:	d003      	beq.n	8002696 <HAL_RCC_GetSysClockFreq+0xa6>
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d003      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0xac>
 8002694:	e005      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002696:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <HAL_RCC_GetSysClockFreq+0x110>)
 8002698:	617b      	str	r3, [r7, #20]
      break;
 800269a:	e005      	b.n	80026a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800269c:	4b19      	ldr	r3, [pc, #100]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x114>)
 800269e:	617b      	str	r3, [r7, #20]
      break;
 80026a0:	e002      	b.n	80026a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	617b      	str	r3, [r7, #20]
      break;
 80026a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80026a8:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	091b      	lsrs	r3, r3, #4
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	3301      	adds	r3, #1
 80026b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	0a1b      	lsrs	r3, r3, #8
 80026bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	fb03 f202 	mul.w	r2, r3, r2
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026ce:	4b0a      	ldr	r3, [pc, #40]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	0e5b      	lsrs	r3, r3, #25
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	3301      	adds	r3, #1
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80026e8:	69bb      	ldr	r3, [r7, #24]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3724      	adds	r7, #36	@ 0x24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40021000 	.word	0x40021000
 80026fc:	08008b20 	.word	0x08008b20
 8002700:	00f42400 	.word	0x00f42400
 8002704:	007a1200 	.word	0x007a1200

08002708 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800270c:	4b03      	ldr	r3, [pc, #12]	@ (800271c <HAL_RCC_GetHCLKFreq+0x14>)
 800270e:	681b      	ldr	r3, [r3, #0]
}
 8002710:	4618      	mov	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	20000000 	.word	0x20000000

08002720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002724:	f7ff fff0 	bl	8002708 <HAL_RCC_GetHCLKFreq>
 8002728:	4602      	mov	r2, r0
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_RCC_GetPCLK1Freq+0x24>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	0a1b      	lsrs	r3, r3, #8
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	4904      	ldr	r1, [pc, #16]	@ (8002748 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002736:	5ccb      	ldrb	r3, [r1, r3]
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002740:	4618      	mov	r0, r3
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	08008b18 	.word	0x08008b18

0800274c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002750:	f7ff ffda 	bl	8002708 <HAL_RCC_GetHCLKFreq>
 8002754:	4602      	mov	r2, r0
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	0adb      	lsrs	r3, r3, #11
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	4904      	ldr	r1, [pc, #16]	@ (8002774 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002762:	5ccb      	ldrb	r3, [r1, r3]
 8002764:	f003 031f 	and.w	r3, r3, #31
 8002768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800276c:	4618      	mov	r0, r3
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40021000 	.word	0x40021000
 8002774:	08008b18 	.word	0x08008b18

08002778 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	220f      	movs	r2, #15
 8002786:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002788:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <HAL_RCC_GetClockConfig+0x5c>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 0203 	and.w	r2, r3, #3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002794:	4b0f      	ldr	r3, [pc, #60]	@ (80027d4 <HAL_RCC_GetClockConfig+0x5c>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <HAL_RCC_GetClockConfig+0x5c>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80027ac:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <HAL_RCC_GetClockConfig+0x5c>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	08db      	lsrs	r3, r3, #3
 80027b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80027ba:	4b07      	ldr	r3, [pc, #28]	@ (80027d8 <HAL_RCC_GetClockConfig+0x60>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0207 	and.w	r2, r3, #7
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	601a      	str	r2, [r3, #0]
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	40022000 	.word	0x40022000

080027dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80027e4:	2300      	movs	r3, #0
 80027e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80027e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80027f4:	f7ff f9bc 	bl	8001b70 <HAL_PWREx_GetVoltageRange>
 80027f8:	6178      	str	r0, [r7, #20]
 80027fa:	e014      	b.n	8002826 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80027fc:	4b25      	ldr	r3, [pc, #148]	@ (8002894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002800:	4a24      	ldr	r2, [pc, #144]	@ (8002894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002802:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002806:	6593      	str	r3, [r2, #88]	@ 0x58
 8002808:	4b22      	ldr	r3, [pc, #136]	@ (8002894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800280a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002814:	f7ff f9ac 	bl	8001b70 <HAL_PWREx_GetVoltageRange>
 8002818:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800281a:	4b1e      	ldr	r3, [pc, #120]	@ (8002894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	4a1d      	ldr	r2, [pc, #116]	@ (8002894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002820:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002824:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800282c:	d10b      	bne.n	8002846 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b80      	cmp	r3, #128	@ 0x80
 8002832:	d919      	bls.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2ba0      	cmp	r3, #160	@ 0xa0
 8002838:	d902      	bls.n	8002840 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800283a:	2302      	movs	r3, #2
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	e013      	b.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002840:	2301      	movs	r3, #1
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	e010      	b.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2b80      	cmp	r3, #128	@ 0x80
 800284a:	d902      	bls.n	8002852 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800284c:	2303      	movs	r3, #3
 800284e:	613b      	str	r3, [r7, #16]
 8002850:	e00a      	b.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b80      	cmp	r3, #128	@ 0x80
 8002856:	d102      	bne.n	800285e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002858:	2302      	movs	r3, #2
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	e004      	b.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b70      	cmp	r3, #112	@ 0x70
 8002862:	d101      	bne.n	8002868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002864:	2301      	movs	r3, #1
 8002866:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002868:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 0207 	bic.w	r2, r3, #7
 8002870:	4909      	ldr	r1, [pc, #36]	@ (8002898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002878:	4b07      	ldr	r3, [pc, #28]	@ (8002898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	429a      	cmp	r2, r3
 8002884:	d001      	beq.n	800288a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3718      	adds	r7, #24
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40021000 	.word	0x40021000
 8002898:	40022000 	.word	0x40022000

0800289c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028a4:	2300      	movs	r3, #0
 80028a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028a8:	2300      	movs	r3, #0
 80028aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d041      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80028c0:	d02a      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80028c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80028c6:	d824      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80028c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028cc:	d008      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80028ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028d2:	d81e      	bhi.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00a      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80028d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028dc:	d010      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80028de:	e018      	b.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028e0:	4b86      	ldr	r3, [pc, #536]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	4a85      	ldr	r2, [pc, #532]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028ec:	e015      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	3304      	adds	r3, #4
 80028f2:	2100      	movs	r1, #0
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fabb 	bl	8002e70 <RCCEx_PLLSAI1_Config>
 80028fa:	4603      	mov	r3, r0
 80028fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028fe:	e00c      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3320      	adds	r3, #32
 8002904:	2100      	movs	r1, #0
 8002906:	4618      	mov	r0, r3
 8002908:	f000 fba6 	bl	8003058 <RCCEx_PLLSAI2_Config>
 800290c:	4603      	mov	r3, r0
 800290e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002910:	e003      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	74fb      	strb	r3, [r7, #19]
      break;
 8002916:	e000      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002918:	bf00      	nop
    }

    if(ret == HAL_OK)
 800291a:	7cfb      	ldrb	r3, [r7, #19]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10b      	bne.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002920:	4b76      	ldr	r3, [pc, #472]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002926:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800292e:	4973      	ldr	r1, [pc, #460]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002930:	4313      	orrs	r3, r2
 8002932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002936:	e001      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002938:	7cfb      	ldrb	r3, [r7, #19]
 800293a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d041      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800294c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002950:	d02a      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002952:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002956:	d824      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002958:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800295c:	d008      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800295e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002962:	d81e      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00a      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800296c:	d010      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800296e:	e018      	b.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002970:	4b62      	ldr	r3, [pc, #392]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	4a61      	ldr	r2, [pc, #388]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800297a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800297c:	e015      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3304      	adds	r3, #4
 8002982:	2100      	movs	r1, #0
 8002984:	4618      	mov	r0, r3
 8002986:	f000 fa73 	bl	8002e70 <RCCEx_PLLSAI1_Config>
 800298a:	4603      	mov	r3, r0
 800298c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800298e:	e00c      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3320      	adds	r3, #32
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f000 fb5e 	bl	8003058 <RCCEx_PLLSAI2_Config>
 800299c:	4603      	mov	r3, r0
 800299e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029a0:	e003      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	74fb      	strb	r3, [r7, #19]
      break;
 80029a6:	e000      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80029a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029aa:	7cfb      	ldrb	r3, [r7, #19]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10b      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80029b0:	4b52      	ldr	r3, [pc, #328]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029be:	494f      	ldr	r1, [pc, #316]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029c6:	e001      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029c8:	7cfb      	ldrb	r3, [r7, #19]
 80029ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80a0 	beq.w	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029da:	2300      	movs	r3, #0
 80029dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029de:	4b47      	ldr	r3, [pc, #284]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80029ee:	2300      	movs	r3, #0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00d      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029f4:	4b41      	ldr	r3, [pc, #260]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f8:	4a40      	ldr	r2, [pc, #256]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a00:	4b3e      	ldr	r3, [pc, #248]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a08:	60bb      	str	r3, [r7, #8]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a10:	4b3b      	ldr	r3, [pc, #236]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3a      	ldr	r2, [pc, #232]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a1c:	f7fe fd3a 	bl	8001494 <HAL_GetTick>
 8002a20:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a22:	e009      	b.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a24:	f7fe fd36 	bl	8001494 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d902      	bls.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	74fb      	strb	r3, [r7, #19]
        break;
 8002a36:	e005      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a38:	4b31      	ldr	r3, [pc, #196]	@ (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0ef      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002a44:	7cfb      	ldrb	r3, [r7, #19]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d15c      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a54:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01f      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d019      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a68:	4b24      	ldr	r3, [pc, #144]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a74:	4b21      	ldr	r3, [pc, #132]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7a:	4a20      	ldr	r2, [pc, #128]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a84:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a94:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d016      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa6:	f7fe fcf5 	bl	8001494 <HAL_GetTick>
 8002aaa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aac:	e00b      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aae:	f7fe fcf1 	bl	8001494 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d902      	bls.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	74fb      	strb	r3, [r7, #19]
            break;
 8002ac4:	e006      	b.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0ec      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002ad4:	7cfb      	ldrb	r3, [r7, #19]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d10c      	bne.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ada:	4b08      	ldr	r3, [pc, #32]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aea:	4904      	ldr	r1, [pc, #16]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002af2:	e009      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002af4:	7cfb      	ldrb	r3, [r7, #19]
 8002af6:	74bb      	strb	r3, [r7, #18]
 8002af8:	e006      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002afa:	bf00      	nop
 8002afc:	40021000 	.word	0x40021000
 8002b00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b04:	7cfb      	ldrb	r3, [r7, #19]
 8002b06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b08:	7c7b      	ldrb	r3, [r7, #17]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d105      	bne.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b0e:	4b9e      	ldr	r3, [pc, #632]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b12:	4a9d      	ldr	r2, [pc, #628]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00a      	beq.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b26:	4b98      	ldr	r3, [pc, #608]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b2c:	f023 0203 	bic.w	r2, r3, #3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b34:	4994      	ldr	r1, [pc, #592]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d00a      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b48:	4b8f      	ldr	r3, [pc, #572]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b4e:	f023 020c 	bic.w	r2, r3, #12
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b56:	498c      	ldr	r1, [pc, #560]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00a      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b6a:	4b87      	ldr	r3, [pc, #540]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	4983      	ldr	r1, [pc, #524]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00a      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b8c:	4b7e      	ldr	r3, [pc, #504]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9a:	497b      	ldr	r1, [pc, #492]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00a      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002bae:	4b76      	ldr	r3, [pc, #472]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bbc:	4972      	ldr	r1, [pc, #456]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0320 	and.w	r3, r3, #32
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00a      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bd0:	4b6d      	ldr	r3, [pc, #436]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	496a      	ldr	r1, [pc, #424]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00a      	beq.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bf2:	4b65      	ldr	r3, [pc, #404]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	4961      	ldr	r1, [pc, #388]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00a      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c14:	4b5c      	ldr	r3, [pc, #368]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c22:	4959      	ldr	r1, [pc, #356]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00a      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c36:	4b54      	ldr	r3, [pc, #336]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c44:	4950      	ldr	r1, [pc, #320]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00a      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c58:	4b4b      	ldr	r3, [pc, #300]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c66:	4948      	ldr	r1, [pc, #288]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00a      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c7a:	4b43      	ldr	r3, [pc, #268]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c88:	493f      	ldr	r1, [pc, #252]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d028      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c9c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002caa:	4937      	ldr	r1, [pc, #220]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cba:	d106      	bne.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cbc:	4b32      	ldr	r3, [pc, #200]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	4a31      	ldr	r2, [pc, #196]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cc6:	60d3      	str	r3, [r2, #12]
 8002cc8:	e011      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cd2:	d10c      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3304      	adds	r3, #4
 8002cd8:	2101      	movs	r1, #1
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f8c8 	bl	8002e70 <RCCEx_PLLSAI1_Config>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ce4:	7cfb      	ldrb	r3, [r7, #19]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002cea:	7cfb      	ldrb	r3, [r7, #19]
 8002cec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d028      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002cfa:	4b23      	ldr	r3, [pc, #140]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d00:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d08:	491f      	ldr	r1, [pc, #124]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d18:	d106      	bne.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d24:	60d3      	str	r3, [r2, #12]
 8002d26:	e011      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3304      	adds	r3, #4
 8002d36:	2101      	movs	r1, #1
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 f899 	bl	8002e70 <RCCEx_PLLSAI1_Config>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d42:	7cfb      	ldrb	r3, [r7, #19]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002d48:	7cfb      	ldrb	r3, [r7, #19]
 8002d4a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d02b      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d58:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d66:	4908      	ldr	r1, [pc, #32]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d76:	d109      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d78:	4b03      	ldr	r3, [pc, #12]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	4a02      	ldr	r2, [pc, #8]	@ (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d82:	60d3      	str	r3, [r2, #12]
 8002d84:	e014      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002d86:	bf00      	nop
 8002d88:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d94:	d10c      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f867 	bl	8002e70 <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002da6:	7cfb      	ldrb	r3, [r7, #19]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
 8002dae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d02f      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dca:	4928      	ldr	r1, [pc, #160]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002dda:	d10d      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3304      	adds	r3, #4
 8002de0:	2102      	movs	r1, #2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 f844 	bl	8002e70 <RCCEx_PLLSAI1_Config>
 8002de8:	4603      	mov	r3, r0
 8002dea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dec:	7cfb      	ldrb	r3, [r7, #19]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d014      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002df2:	7cfb      	ldrb	r3, [r7, #19]
 8002df4:	74bb      	strb	r3, [r7, #18]
 8002df6:	e011      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e00:	d10c      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	3320      	adds	r3, #32
 8002e06:	2102      	movs	r1, #2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f000 f925 	bl	8003058 <RCCEx_PLLSAI2_Config>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e12:	7cfb      	ldrb	r3, [r7, #19]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e18:	7cfb      	ldrb	r3, [r7, #19]
 8002e1a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00a      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e28:	4b10      	ldr	r3, [pc, #64]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e2e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e36:	490d      	ldr	r1, [pc, #52]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00b      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e4a:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e5a:	4904      	ldr	r1, [pc, #16]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002e62:	7cbb      	ldrb	r3, [r7, #18]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40021000 	.word	0x40021000

08002e70 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e7e:	4b75      	ldr	r3, [pc, #468]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d018      	beq.n	8002ebc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e8a:	4b72      	ldr	r3, [pc, #456]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f003 0203 	and.w	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d10d      	bne.n	8002eb6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
       ||
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d009      	beq.n	8002eb6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ea2:	4b6c      	ldr	r3, [pc, #432]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	091b      	lsrs	r3, r3, #4
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	1c5a      	adds	r2, r3, #1
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
       ||
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d047      	beq.n	8002f46 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	73fb      	strb	r3, [r7, #15]
 8002eba:	e044      	b.n	8002f46 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d018      	beq.n	8002ef6 <RCCEx_PLLSAI1_Config+0x86>
 8002ec4:	2b03      	cmp	r3, #3
 8002ec6:	d825      	bhi.n	8002f14 <RCCEx_PLLSAI1_Config+0xa4>
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d002      	beq.n	8002ed2 <RCCEx_PLLSAI1_Config+0x62>
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d009      	beq.n	8002ee4 <RCCEx_PLLSAI1_Config+0x74>
 8002ed0:	e020      	b.n	8002f14 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ed2:	4b60      	ldr	r3, [pc, #384]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d11d      	bne.n	8002f1a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ee2:	e01a      	b.n	8002f1a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ee4:	4b5b      	ldr	r3, [pc, #364]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d116      	bne.n	8002f1e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ef4:	e013      	b.n	8002f1e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ef6:	4b57      	ldr	r3, [pc, #348]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10f      	bne.n	8002f22 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f02:	4b54      	ldr	r3, [pc, #336]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d109      	bne.n	8002f22 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f12:	e006      	b.n	8002f22 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
      break;
 8002f18:	e004      	b.n	8002f24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f1a:	bf00      	nop
 8002f1c:	e002      	b.n	8002f24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f1e:	bf00      	nop
 8002f20:	e000      	b.n	8002f24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f22:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10d      	bne.n	8002f46 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6819      	ldr	r1, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	430b      	orrs	r3, r1
 8002f40:	4944      	ldr	r1, [pc, #272]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d17d      	bne.n	8003048 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002f4c:	4b41      	ldr	r3, [pc, #260]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a40      	ldr	r2, [pc, #256]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f58:	f7fe fa9c 	bl	8001494 <HAL_GetTick>
 8002f5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f5e:	e009      	b.n	8002f74 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f60:	f7fe fa98 	bl	8001494 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d902      	bls.n	8002f74 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	73fb      	strb	r3, [r7, #15]
        break;
 8002f72:	e005      	b.n	8002f80 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f74:	4b37      	ldr	r3, [pc, #220]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1ef      	bne.n	8002f60 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d160      	bne.n	8003048 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d111      	bne.n	8002fb0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f8c:	4b31      	ldr	r3, [pc, #196]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6892      	ldr	r2, [r2, #8]
 8002f9c:	0211      	lsls	r1, r2, #8
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68d2      	ldr	r2, [r2, #12]
 8002fa2:	0912      	lsrs	r2, r2, #4
 8002fa4:	0452      	lsls	r2, r2, #17
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	492a      	ldr	r1, [pc, #168]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	610b      	str	r3, [r1, #16]
 8002fae:	e027      	b.n	8003000 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d112      	bne.n	8002fdc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fb6:	4b27      	ldr	r3, [pc, #156]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002fbe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6892      	ldr	r2, [r2, #8]
 8002fc6:	0211      	lsls	r1, r2, #8
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	6912      	ldr	r2, [r2, #16]
 8002fcc:	0852      	lsrs	r2, r2, #1
 8002fce:	3a01      	subs	r2, #1
 8002fd0:	0552      	lsls	r2, r2, #21
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	491f      	ldr	r1, [pc, #124]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	610b      	str	r3, [r1, #16]
 8002fda:	e011      	b.n	8003000 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002fe4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6892      	ldr	r2, [r2, #8]
 8002fec:	0211      	lsls	r1, r2, #8
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6952      	ldr	r2, [r2, #20]
 8002ff2:	0852      	lsrs	r2, r2, #1
 8002ff4:	3a01      	subs	r2, #1
 8002ff6:	0652      	lsls	r2, r2, #25
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	4916      	ldr	r1, [pc, #88]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003000:	4b14      	ldr	r3, [pc, #80]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a13      	ldr	r2, [pc, #76]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003006:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800300a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300c:	f7fe fa42 	bl	8001494 <HAL_GetTick>
 8003010:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003012:	e009      	b.n	8003028 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003014:	f7fe fa3e 	bl	8001494 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d902      	bls.n	8003028 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	73fb      	strb	r3, [r7, #15]
          break;
 8003026:	e005      	b.n	8003034 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003028:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0ef      	beq.n	8003014 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d106      	bne.n	8003048 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800303a:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	4904      	ldr	r1, [pc, #16]	@ (8003054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003044:	4313      	orrs	r3, r2
 8003046:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000

08003058 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003066:	4b6a      	ldr	r3, [pc, #424]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d018      	beq.n	80030a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003072:	4b67      	ldr	r3, [pc, #412]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f003 0203 	and.w	r2, r3, #3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d10d      	bne.n	800309e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
       ||
 8003086:	2b00      	cmp	r3, #0
 8003088:	d009      	beq.n	800309e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800308a:	4b61      	ldr	r3, [pc, #388]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	091b      	lsrs	r3, r3, #4
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
       ||
 800309a:	429a      	cmp	r2, r3
 800309c:	d047      	beq.n	800312e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
 80030a2:	e044      	b.n	800312e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b03      	cmp	r3, #3
 80030aa:	d018      	beq.n	80030de <RCCEx_PLLSAI2_Config+0x86>
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d825      	bhi.n	80030fc <RCCEx_PLLSAI2_Config+0xa4>
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d002      	beq.n	80030ba <RCCEx_PLLSAI2_Config+0x62>
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d009      	beq.n	80030cc <RCCEx_PLLSAI2_Config+0x74>
 80030b8:	e020      	b.n	80030fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80030ba:	4b55      	ldr	r3, [pc, #340]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d11d      	bne.n	8003102 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030ca:	e01a      	b.n	8003102 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80030cc:	4b50      	ldr	r3, [pc, #320]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d116      	bne.n	8003106 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030dc:	e013      	b.n	8003106 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80030de:	4b4c      	ldr	r3, [pc, #304]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10f      	bne.n	800310a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030ea:	4b49      	ldr	r3, [pc, #292]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d109      	bne.n	800310a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030fa:	e006      	b.n	800310a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003100:	e004      	b.n	800310c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003102:	bf00      	nop
 8003104:	e002      	b.n	800310c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003106:	bf00      	nop
 8003108:	e000      	b.n	800310c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800310a:	bf00      	nop
    }

    if(status == HAL_OK)
 800310c:	7bfb      	ldrb	r3, [r7, #15]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10d      	bne.n	800312e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003112:	4b3f      	ldr	r3, [pc, #252]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6819      	ldr	r1, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	3b01      	subs	r3, #1
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	430b      	orrs	r3, r1
 8003128:	4939      	ldr	r1, [pc, #228]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 800312a:	4313      	orrs	r3, r2
 800312c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d167      	bne.n	8003204 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003134:	4b36      	ldr	r3, [pc, #216]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a35      	ldr	r2, [pc, #212]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 800313a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800313e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003140:	f7fe f9a8 	bl	8001494 <HAL_GetTick>
 8003144:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003146:	e009      	b.n	800315c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003148:	f7fe f9a4 	bl	8001494 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d902      	bls.n	800315c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	73fb      	strb	r3, [r7, #15]
        break;
 800315a:	e005      	b.n	8003168 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800315c:	4b2c      	ldr	r3, [pc, #176]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1ef      	bne.n	8003148 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d14a      	bne.n	8003204 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d111      	bne.n	8003198 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003174:	4b26      	ldr	r3, [pc, #152]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800317c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6892      	ldr	r2, [r2, #8]
 8003184:	0211      	lsls	r1, r2, #8
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	68d2      	ldr	r2, [r2, #12]
 800318a:	0912      	lsrs	r2, r2, #4
 800318c:	0452      	lsls	r2, r2, #17
 800318e:	430a      	orrs	r2, r1
 8003190:	491f      	ldr	r1, [pc, #124]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003192:	4313      	orrs	r3, r2
 8003194:	614b      	str	r3, [r1, #20]
 8003196:	e011      	b.n	80031bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003198:	4b1d      	ldr	r3, [pc, #116]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80031a0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6892      	ldr	r2, [r2, #8]
 80031a8:	0211      	lsls	r1, r2, #8
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6912      	ldr	r2, [r2, #16]
 80031ae:	0852      	lsrs	r2, r2, #1
 80031b0:	3a01      	subs	r2, #1
 80031b2:	0652      	lsls	r2, r2, #25
 80031b4:	430a      	orrs	r2, r1
 80031b6:	4916      	ldr	r1, [pc, #88]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80031bc:	4b14      	ldr	r3, [pc, #80]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a13      	ldr	r2, [pc, #76]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c8:	f7fe f964 	bl	8001494 <HAL_GetTick>
 80031cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80031ce:	e009      	b.n	80031e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031d0:	f7fe f960 	bl	8001494 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d902      	bls.n	80031e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	73fb      	strb	r3, [r7, #15]
          break;
 80031e2:	e005      	b.n	80031f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80031e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0ef      	beq.n	80031d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d106      	bne.n	8003204 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80031f6:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f8:	695a      	ldr	r2, [r3, #20]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	4904      	ldr	r1, [pc, #16]	@ (8003210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003200:	4313      	orrs	r3, r2
 8003202:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003204:	7bfb      	ldrb	r3, [r7, #15]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	40021000 	.word	0x40021000

08003214 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e095      	b.n	8003352 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	2b00      	cmp	r3, #0
 800322c:	d108      	bne.n	8003240 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003236:	d009      	beq.n	800324c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	61da      	str	r2, [r3, #28]
 800323e:	e005      	b.n	800324c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fd fe38 	bl	8000edc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003282:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800328c:	d902      	bls.n	8003294 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	e002      	b.n	800329a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003298:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80032a2:	d007      	beq.n	80032b4 <HAL_SPI_Init+0xa0>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032ac:	d002      	beq.n	80032b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	431a      	orrs	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032e2:	431a      	orrs	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032ec:	431a      	orrs	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f6:	ea42 0103 	orr.w	r1, r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	0c1b      	lsrs	r3, r3, #16
 8003310:	f003 0204 	and.w	r2, r3, #4
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003318:	f003 0310 	and.w	r3, r3, #16
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003330:	ea42 0103 	orr.w	r1, r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b088      	sub	sp, #32
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	4613      	mov	r3, r2
 8003368:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800336a:	f7fe f893 	bl	8001494 <HAL_GetTick>
 800336e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003370:	88fb      	ldrh	r3, [r7, #6]
 8003372:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d001      	beq.n	8003384 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003380:	2302      	movs	r3, #2
 8003382:	e15c      	b.n	800363e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <HAL_SPI_Transmit+0x36>
 800338a:	88fb      	ldrh	r3, [r7, #6]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e154      	b.n	800363e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800339a:	2b01      	cmp	r3, #1
 800339c:	d101      	bne.n	80033a2 <HAL_SPI_Transmit+0x48>
 800339e:	2302      	movs	r3, #2
 80033a0:	e14d      	b.n	800363e <HAL_SPI_Transmit+0x2e4>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2203      	movs	r2, #3
 80033ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	88fa      	ldrh	r2, [r7, #6]
 80033c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	88fa      	ldrh	r2, [r7, #6]
 80033c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033f4:	d10f      	bne.n	8003416 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003404:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003414:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003420:	2b40      	cmp	r3, #64	@ 0x40
 8003422:	d007      	beq.n	8003434 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003432:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800343c:	d952      	bls.n	80034e4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d002      	beq.n	800344c <HAL_SPI_Transmit+0xf2>
 8003446:	8b7b      	ldrh	r3, [r7, #26]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d145      	bne.n	80034d8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003450:	881a      	ldrh	r2, [r3, #0]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345c:	1c9a      	adds	r2, r3, #2
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003466:	b29b      	uxth	r3, r3
 8003468:	3b01      	subs	r3, #1
 800346a:	b29a      	uxth	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003470:	e032      	b.n	80034d8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b02      	cmp	r3, #2
 800347e:	d112      	bne.n	80034a6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003484:	881a      	ldrh	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003490:	1c9a      	adds	r2, r3, #2
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034a4:	e018      	b.n	80034d8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034a6:	f7fd fff5 	bl	8001494 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d803      	bhi.n	80034be <HAL_SPI_Transmit+0x164>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034bc:	d102      	bne.n	80034c4 <HAL_SPI_Transmit+0x16a>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d109      	bne.n	80034d8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e0b2      	b.n	800363e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1c7      	bne.n	8003472 <HAL_SPI_Transmit+0x118>
 80034e2:	e083      	b.n	80035ec <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <HAL_SPI_Transmit+0x198>
 80034ec:	8b7b      	ldrh	r3, [r7, #26]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d177      	bne.n	80035e2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d912      	bls.n	8003522 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003500:	881a      	ldrh	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350c:	1c9a      	adds	r2, r3, #2
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b02      	subs	r3, #2
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003520:	e05f      	b.n	80035e2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	330c      	adds	r3, #12
 800352c:	7812      	ldrb	r2, [r2, #0]
 800352e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800353e:	b29b      	uxth	r3, r3
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003548:	e04b      	b.n	80035e2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b02      	cmp	r3, #2
 8003556:	d12b      	bne.n	80035b0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800355c:	b29b      	uxth	r3, r3
 800355e:	2b01      	cmp	r3, #1
 8003560:	d912      	bls.n	8003588 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003566:	881a      	ldrh	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b02      	subs	r3, #2
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003586:	e02c      	b.n	80035e2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	330c      	adds	r3, #12
 8003592:	7812      	ldrb	r2, [r2, #0]
 8003594:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035ae:	e018      	b.n	80035e2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035b0:	f7fd ff70 	bl	8001494 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d803      	bhi.n	80035c8 <HAL_SPI_Transmit+0x26e>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c6:	d102      	bne.n	80035ce <HAL_SPI_Transmit+0x274>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d109      	bne.n	80035e2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e02d      	b.n	800363e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1ae      	bne.n	800354a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035ec:	69fa      	ldr	r2, [r7, #28]
 80035ee:	6839      	ldr	r1, [r7, #0]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 f947 	bl	8003884 <SPI_EndRxTxTransaction>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d002      	beq.n	8003602 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2220      	movs	r2, #32
 8003600:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10a      	bne.n	8003620 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	617b      	str	r3, [r7, #20]
 800361e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800363c:	2300      	movs	r3, #0
  }
}
 800363e:	4618      	mov	r0, r3
 8003640:	3720      	adds	r7, #32
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003658:	f7fd ff1c 	bl	8001494 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	4413      	add	r3, r2
 8003666:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003668:	f7fd ff14 	bl	8001494 <HAL_GetTick>
 800366c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800366e:	4b39      	ldr	r3, [pc, #228]	@ (8003754 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	015b      	lsls	r3, r3, #5
 8003674:	0d1b      	lsrs	r3, r3, #20
 8003676:	69fa      	ldr	r2, [r7, #28]
 8003678:	fb02 f303 	mul.w	r3, r2, r3
 800367c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800367e:	e054      	b.n	800372a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003686:	d050      	beq.n	800372a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003688:	f7fd ff04 	bl	8001494 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	69fa      	ldr	r2, [r7, #28]
 8003694:	429a      	cmp	r2, r3
 8003696:	d902      	bls.n	800369e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d13d      	bne.n	800371a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80036ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036b6:	d111      	bne.n	80036dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036c0:	d004      	beq.n	80036cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ca:	d107      	bne.n	80036dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036e4:	d10f      	bne.n	8003706 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003704:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e017      	b.n	800374a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	3b01      	subs	r3, #1
 8003728:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4013      	ands	r3, r2
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	429a      	cmp	r2, r3
 8003738:	bf0c      	ite	eq
 800373a:	2301      	moveq	r3, #1
 800373c:	2300      	movne	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	429a      	cmp	r2, r3
 8003746:	d19b      	bne.n	8003680 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3720      	adds	r7, #32
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	20000000 	.word	0x20000000

08003758 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	@ 0x28
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003766:	2300      	movs	r3, #0
 8003768:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800376a:	f7fd fe93 	bl	8001494 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003772:	1a9b      	subs	r3, r3, r2
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	4413      	add	r3, r2
 8003778:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800377a:	f7fd fe8b 	bl	8001494 <HAL_GetTick>
 800377e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	330c      	adds	r3, #12
 8003786:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003788:	4b3d      	ldr	r3, [pc, #244]	@ (8003880 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4613      	mov	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	00da      	lsls	r2, r3, #3
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	0d1b      	lsrs	r3, r3, #20
 8003798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379a:	fb02 f303 	mul.w	r3, r2, r3
 800379e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80037a0:	e060      	b.n	8003864 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80037a8:	d107      	bne.n	80037ba <SPI_WaitFifoStateUntilTimeout+0x62>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d104      	bne.n	80037ba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80037b8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c0:	d050      	beq.n	8003864 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037c2:	f7fd fe67 	bl	8001494 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d902      	bls.n	80037d8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80037d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d13d      	bne.n	8003854 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037f0:	d111      	bne.n	8003816 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037fa:	d004      	beq.n	8003806 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003804:	d107      	bne.n	8003816 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003814:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800381e:	d10f      	bne.n	8003840 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800383e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e010      	b.n	8003876 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800385a:	2300      	movs	r3, #0
 800385c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	3b01      	subs	r3, #1
 8003862:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	4013      	ands	r3, r2
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	429a      	cmp	r2, r3
 8003872:	d196      	bne.n	80037a2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3728      	adds	r7, #40	@ 0x28
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	20000000 	.word	0x20000000

08003884 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2200      	movs	r2, #0
 8003898:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff ff5b 	bl	8003758 <SPI_WaitFifoStateUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d007      	beq.n	80038b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ac:	f043 0220 	orr.w	r2, r3, #32
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e027      	b.n	8003908 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2200      	movs	r2, #0
 80038c0:	2180      	movs	r1, #128	@ 0x80
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f7ff fec0 	bl	8003648 <SPI_WaitFlagStateUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d2:	f043 0220 	orr.w	r2, r3, #32
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e014      	b.n	8003908 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f7ff ff34 	bl	8003758 <SPI_WaitFifoStateUntilTimeout>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d007      	beq.n	8003906 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038fa:	f043 0220 	orr.w	r2, r3, #32
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e000      	b.n	8003908 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e049      	b.n	80039b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d106      	bne.n	800393c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f841 	bl	80039be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3304      	adds	r3, #4
 800394c:	4619      	mov	r1, r3
 800394e:	4610      	mov	r0, r2
 8003950:	f000 f9e0 	bl	8003d14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
	...

080039d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d001      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e04f      	b.n	8003a8c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2202      	movs	r2, #2
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a23      	ldr	r2, [pc, #140]	@ (8003a98 <HAL_TIM_Base_Start_IT+0xc4>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d01d      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x76>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a16:	d018      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x76>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8003a9c <HAL_TIM_Base_Start_IT+0xc8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d013      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x76>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a1e      	ldr	r2, [pc, #120]	@ (8003aa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d00e      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x76>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d009      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x76>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d004      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x76>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a19      	ldr	r2, [pc, #100]	@ (8003aac <HAL_TIM_Base_Start_IT+0xd8>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d115      	bne.n	8003a76 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689a      	ldr	r2, [r3, #8]
 8003a50:	4b17      	ldr	r3, [pc, #92]	@ (8003ab0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003a52:	4013      	ands	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2b06      	cmp	r3, #6
 8003a5a:	d015      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0xb4>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a62:	d011      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0201 	orr.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a74:	e008      	b.n	8003a88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f042 0201 	orr.w	r2, r2, #1
 8003a84:	601a      	str	r2, [r3, #0]
 8003a86:	e000      	b.n	8003a8a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	40012c00 	.word	0x40012c00
 8003a9c:	40000400 	.word	0x40000400
 8003aa0:	40000800 	.word	0x40000800
 8003aa4:	40000c00 	.word	0x40000c00
 8003aa8:	40013400 	.word	0x40013400
 8003aac:	40014000 	.word	0x40014000
 8003ab0:	00010007 	.word	0x00010007

08003ab4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d020      	beq.n	8003b18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d01b      	beq.n	8003b18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f06f 0202 	mvn.w	r2, #2
 8003ae8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f8e9 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003b04:	e005      	b.n	8003b12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f8db 	bl	8003cc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 f8ec 	bl	8003cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	f003 0304 	and.w	r3, r3, #4
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d020      	beq.n	8003b64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d01b      	beq.n	8003b64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f06f 0204 	mvn.w	r2, #4
 8003b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f8c3 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003b50:	e005      	b.n	8003b5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f8b5 	bl	8003cc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 f8c6 	bl	8003cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f003 0308 	and.w	r3, r3, #8
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d020      	beq.n	8003bb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f003 0308 	and.w	r3, r3, #8
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d01b      	beq.n	8003bb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f06f 0208 	mvn.w	r2, #8
 8003b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2204      	movs	r2, #4
 8003b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f89d 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003b9c:	e005      	b.n	8003baa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f88f 	bl	8003cc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f8a0 	bl	8003cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	f003 0310 	and.w	r3, r3, #16
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d020      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d01b      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0210 	mvn.w	r2, #16
 8003bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2208      	movs	r2, #8
 8003bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f877 	bl	8003cd6 <HAL_TIM_IC_CaptureCallback>
 8003be8:	e005      	b.n	8003bf6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f869 	bl	8003cc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f87a 	bl	8003cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00c      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d007      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0201 	mvn.w	r2, #1
 8003c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f7fc ff66 	bl	8000aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d104      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00c      	beq.n	8003c4e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d007      	beq.n	8003c4e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f913 	bl	8003e74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00c      	beq.n	8003c72 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d007      	beq.n	8003c72 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 f90b 	bl	8003e88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00c      	beq.n	8003c96 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d007      	beq.n	8003c96 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f834 	bl	8003cfe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	f003 0320 	and.w	r3, r3, #32
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00c      	beq.n	8003cba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 0320 	and.w	r3, r3, #32
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f06f 0220 	mvn.w	r2, #32
 8003cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f8d3 	bl	8003e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cba:	bf00      	nop
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
	...

08003d14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a46      	ldr	r2, [pc, #280]	@ (8003e40 <TIM_Base_SetConfig+0x12c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d013      	beq.n	8003d54 <TIM_Base_SetConfig+0x40>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d32:	d00f      	beq.n	8003d54 <TIM_Base_SetConfig+0x40>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a43      	ldr	r2, [pc, #268]	@ (8003e44 <TIM_Base_SetConfig+0x130>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d00b      	beq.n	8003d54 <TIM_Base_SetConfig+0x40>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a42      	ldr	r2, [pc, #264]	@ (8003e48 <TIM_Base_SetConfig+0x134>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d007      	beq.n	8003d54 <TIM_Base_SetConfig+0x40>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a41      	ldr	r2, [pc, #260]	@ (8003e4c <TIM_Base_SetConfig+0x138>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d003      	beq.n	8003d54 <TIM_Base_SetConfig+0x40>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a40      	ldr	r2, [pc, #256]	@ (8003e50 <TIM_Base_SetConfig+0x13c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d108      	bne.n	8003d66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a35      	ldr	r2, [pc, #212]	@ (8003e40 <TIM_Base_SetConfig+0x12c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01f      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d74:	d01b      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a32      	ldr	r2, [pc, #200]	@ (8003e44 <TIM_Base_SetConfig+0x130>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d017      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a31      	ldr	r2, [pc, #196]	@ (8003e48 <TIM_Base_SetConfig+0x134>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d013      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a30      	ldr	r2, [pc, #192]	@ (8003e4c <TIM_Base_SetConfig+0x138>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d00f      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a2f      	ldr	r2, [pc, #188]	@ (8003e50 <TIM_Base_SetConfig+0x13c>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d00b      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a2e      	ldr	r2, [pc, #184]	@ (8003e54 <TIM_Base_SetConfig+0x140>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d007      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a2d      	ldr	r2, [pc, #180]	@ (8003e58 <TIM_Base_SetConfig+0x144>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d003      	beq.n	8003dae <TIM_Base_SetConfig+0x9a>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a2c      	ldr	r2, [pc, #176]	@ (8003e5c <TIM_Base_SetConfig+0x148>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d108      	bne.n	8003dc0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a16      	ldr	r2, [pc, #88]	@ (8003e40 <TIM_Base_SetConfig+0x12c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d00f      	beq.n	8003e0c <TIM_Base_SetConfig+0xf8>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a18      	ldr	r2, [pc, #96]	@ (8003e50 <TIM_Base_SetConfig+0x13c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d00b      	beq.n	8003e0c <TIM_Base_SetConfig+0xf8>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a17      	ldr	r2, [pc, #92]	@ (8003e54 <TIM_Base_SetConfig+0x140>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d007      	beq.n	8003e0c <TIM_Base_SetConfig+0xf8>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a16      	ldr	r2, [pc, #88]	@ (8003e58 <TIM_Base_SetConfig+0x144>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d003      	beq.n	8003e0c <TIM_Base_SetConfig+0xf8>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a15      	ldr	r2, [pc, #84]	@ (8003e5c <TIM_Base_SetConfig+0x148>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d103      	bne.n	8003e14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d105      	bne.n	8003e32 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f023 0201 	bic.w	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	611a      	str	r2, [r3, #16]
  }
}
 8003e32:	bf00      	nop
 8003e34:	3714      	adds	r7, #20
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	40012c00 	.word	0x40012c00
 8003e44:	40000400 	.word	0x40000400
 8003e48:	40000800 	.word	0x40000800
 8003e4c:	40000c00 	.word	0x40000c00
 8003e50:	40013400 	.word	0x40013400
 8003e54:	40014000 	.word	0x40014000
 8003e58:	40014400 	.word	0x40014400
 8003e5c:	40014800 	.word	0x40014800

08003e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e040      	b.n	8003f30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d106      	bne.n	8003ec4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7fd fa26 	bl	8001310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2224      	movs	r2, #36	@ 0x24
 8003ec8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0201 	bic.w	r2, r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fedc 	bl	8004ca0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 fc21 	bl	8004730 <UART_SetConfig>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d101      	bne.n	8003ef8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e01b      	b.n	8003f30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 ff5b 	bl	8004de4 <UART_CheckIdleState>
 8003f2e:	4603      	mov	r3, r0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08a      	sub	sp, #40	@ 0x28
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f4c:	2b20      	cmp	r3, #32
 8003f4e:	d177      	bne.n	8004040 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <HAL_UART_Transmit+0x24>
 8003f56:	88fb      	ldrh	r3, [r7, #6]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e070      	b.n	8004042 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2221      	movs	r2, #33	@ 0x21
 8003f6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f6e:	f7fd fa91 	bl	8001494 <HAL_GetTick>
 8003f72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	88fa      	ldrh	r2, [r7, #6]
 8003f78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	88fa      	ldrh	r2, [r7, #6]
 8003f80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f8c:	d108      	bne.n	8003fa0 <HAL_UART_Transmit+0x68>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d104      	bne.n	8003fa0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	61bb      	str	r3, [r7, #24]
 8003f9e:	e003      	b.n	8003fa8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fa8:	e02f      	b.n	800400a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	2180      	movs	r1, #128	@ 0x80
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 ffbd 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d004      	beq.n	8003fca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e03b      	b.n	8004042 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	881a      	ldrh	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fdc:	b292      	uxth	r2, r2
 8003fde:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	3302      	adds	r3, #2
 8003fe4:	61bb      	str	r3, [r7, #24]
 8003fe6:	e007      	b.n	8003ff8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	781a      	ldrb	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1c9      	bne.n	8003faa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2200      	movs	r2, #0
 800401e:	2140      	movs	r1, #64	@ 0x40
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 ff87 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d004      	beq.n	8004036 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2220      	movs	r2, #32
 8004030:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e005      	b.n	8004042 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2220      	movs	r2, #32
 800403a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800403c:	2300      	movs	r3, #0
 800403e:	e000      	b.n	8004042 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004040:	2302      	movs	r3, #2
  }
}
 8004042:	4618      	mov	r0, r3
 8004044:	3720      	adds	r7, #32
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
	...

0800404c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08a      	sub	sp, #40	@ 0x28
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	4613      	mov	r3, r2
 8004058:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004060:	2b20      	cmp	r3, #32
 8004062:	d137      	bne.n	80040d4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <HAL_UART_Receive_IT+0x24>
 800406a:	88fb      	ldrh	r3, [r7, #6]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e030      	b.n	80040d6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <HAL_UART_Receive_IT+0x94>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d01f      	beq.n	80040c4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d018      	beq.n	80040c4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	e853 3f00 	ldrex	r3, [r3]
 800409e:	613b      	str	r3, [r7, #16]
   return(result);
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	461a      	mov	r2, r3
 80040ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b0:	623b      	str	r3, [r7, #32]
 80040b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b4:	69f9      	ldr	r1, [r7, #28]
 80040b6:	6a3a      	ldr	r2, [r7, #32]
 80040b8:	e841 2300 	strex	r3, r2, [r1]
 80040bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1e6      	bne.n	8004092 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	461a      	mov	r2, r3
 80040c8:	68b9      	ldr	r1, [r7, #8]
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f000 ffa0 	bl	8005010 <UART_Start_Receive_IT>
 80040d0:	4603      	mov	r3, r0
 80040d2:	e000      	b.n	80040d6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80040d4:	2302      	movs	r3, #2
  }
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3728      	adds	r7, #40	@ 0x28
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40008000 	.word	0x40008000

080040e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b0ba      	sub	sp, #232	@ 0xe8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800410a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800410e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004112:	4013      	ands	r3, r2
 8004114:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004118:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d115      	bne.n	800414c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00f      	beq.n	800414c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800412c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b00      	cmp	r3, #0
 8004136:	d009      	beq.n	800414c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 82ca 	beq.w	80046d6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	4798      	blx	r3
      }
      return;
 800414a:	e2c4      	b.n	80046d6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800414c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 8117 	beq.w	8004384 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d106      	bne.n	8004170 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004162:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004166:	4b85      	ldr	r3, [pc, #532]	@ (800437c <HAL_UART_IRQHandler+0x298>)
 8004168:	4013      	ands	r3, r2
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 810a 	beq.w	8004384 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d011      	beq.n	80041a0 <HAL_UART_IRQHandler+0xbc>
 800417c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00b      	beq.n	80041a0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2201      	movs	r2, #1
 800418e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004196:	f043 0201 	orr.w	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d011      	beq.n	80041d0 <HAL_UART_IRQHandler+0xec>
 80041ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00b      	beq.n	80041d0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2202      	movs	r2, #2
 80041be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c6:	f043 0204 	orr.w	r2, r3, #4
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d011      	beq.n	8004200 <HAL_UART_IRQHandler+0x11c>
 80041dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00b      	beq.n	8004200 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2204      	movs	r2, #4
 80041ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041f6:	f043 0202 	orr.w	r2, r3, #2
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d017      	beq.n	800423c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800420c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004218:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800421c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00b      	beq.n	800423c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2208      	movs	r2, #8
 800422a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004232:	f043 0208 	orr.w	r2, r3, #8
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800423c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004244:	2b00      	cmp	r3, #0
 8004246:	d012      	beq.n	800426e <HAL_UART_IRQHandler+0x18a>
 8004248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800424c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00c      	beq.n	800426e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800425c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8230 	beq.w	80046da <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800427a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800427e:	f003 0320 	and.w	r3, r3, #32
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00d      	beq.n	80042a2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b6:	2b40      	cmp	r3, #64	@ 0x40
 80042b8:	d005      	beq.n	80042c6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80042ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d04f      	beq.n	8004366 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 ff68 	bl	800519c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d6:	2b40      	cmp	r3, #64	@ 0x40
 80042d8:	d141      	bne.n	800435e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	3308      	adds	r3, #8
 80042e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042e8:	e853 3f00 	ldrex	r3, [r3]
 80042ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3308      	adds	r3, #8
 8004302:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004306:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800430a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004312:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800431e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1d9      	bne.n	80042da <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800432a:	2b00      	cmp	r3, #0
 800432c:	d013      	beq.n	8004356 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004332:	4a13      	ldr	r2, [pc, #76]	@ (8004380 <HAL_UART_IRQHandler+0x29c>)
 8004334:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800433a:	4618      	mov	r0, r3
 800433c:	f7fd f9fa 	bl	8001734 <HAL_DMA_Abort_IT>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d017      	beq.n	8004376 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800434a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004350:	4610      	mov	r0, r2
 8004352:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004354:	e00f      	b.n	8004376 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f9d4 	bl	8004704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800435c:	e00b      	b.n	8004376 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f9d0 	bl	8004704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	e007      	b.n	8004376 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f9cc 	bl	8004704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004374:	e1b1      	b.n	80046da <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004376:	bf00      	nop
    return;
 8004378:	e1af      	b.n	80046da <HAL_UART_IRQHandler+0x5f6>
 800437a:	bf00      	nop
 800437c:	04000120 	.word	0x04000120
 8004380:	08005265 	.word	0x08005265

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004388:	2b01      	cmp	r3, #1
 800438a:	f040 816a 	bne.w	8004662 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800438e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004392:	f003 0310 	and.w	r3, r3, #16
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 8163 	beq.w	8004662 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800439c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043a0:	f003 0310 	and.w	r3, r3, #16
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 815c 	beq.w	8004662 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2210      	movs	r2, #16
 80043b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043bc:	2b40      	cmp	r3, #64	@ 0x40
 80043be:	f040 80d4 	bne.w	800456a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043ce:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 80ad 	beq.w	8004532 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043e2:	429a      	cmp	r2, r3
 80043e4:	f080 80a5 	bcs.w	8004532 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043ee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0320 	and.w	r3, r3, #32
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f040 8086 	bne.w	8004510 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004410:	e853 3f00 	ldrex	r3, [r3]
 8004414:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004418:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800441c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004420:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	461a      	mov	r2, r3
 800442a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800442e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004432:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004436:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800443a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800443e:	e841 2300 	strex	r3, r2, [r1]
 8004442:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1da      	bne.n	8004404 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	3308      	adds	r3, #8
 8004454:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004456:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004458:	e853 3f00 	ldrex	r3, [r3]
 800445c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800445e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004460:	f023 0301 	bic.w	r3, r3, #1
 8004464:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3308      	adds	r3, #8
 800446e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004472:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004476:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004478:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800447a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800447e:	e841 2300 	strex	r3, r2, [r1]
 8004482:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004484:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1e1      	bne.n	800444e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3308      	adds	r3, #8
 8004490:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004492:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800449a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800449c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3308      	adds	r3, #8
 80044aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044b6:	e841 2300 	strex	r3, r2, [r1]
 80044ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1e3      	bne.n	800448a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d8:	e853 3f00 	ldrex	r3, [r3]
 80044dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e0:	f023 0310 	bic.w	r3, r3, #16
 80044e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80044f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044fa:	e841 2300 	strex	r3, r2, [r1]
 80044fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004500:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1e4      	bne.n	80044d0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450a:	4618      	mov	r0, r3
 800450c:	f7fd f8d4 	bl	80016b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004522:	b29b      	uxth	r3, r3
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	b29b      	uxth	r3, r3
 8004528:	4619      	mov	r1, r3
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f8f4 	bl	8004718 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004530:	e0d5      	b.n	80046de <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004538:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800453c:	429a      	cmp	r2, r3
 800453e:	f040 80ce 	bne.w	80046de <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0320 	and.w	r3, r3, #32
 800454e:	2b20      	cmp	r3, #32
 8004550:	f040 80c5 	bne.w	80046de <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2202      	movs	r2, #2
 8004558:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004560:	4619      	mov	r1, r3
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f8d8 	bl	8004718 <HAL_UARTEx_RxEventCallback>
      return;
 8004568:	e0b9      	b.n	80046de <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004576:	b29b      	uxth	r3, r3
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004584:	b29b      	uxth	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 80ab 	beq.w	80046e2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800458c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 80a6 	beq.w	80046e2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800459e:	e853 3f00 	ldrex	r3, [r3]
 80045a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80045ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045c0:	e841 2300 	strex	r3, r2, [r1]
 80045c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1e4      	bne.n	8004596 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3308      	adds	r3, #8
 80045d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d6:	e853 3f00 	ldrex	r3, [r3]
 80045da:	623b      	str	r3, [r7, #32]
   return(result);
 80045dc:	6a3b      	ldr	r3, [r7, #32]
 80045de:	f023 0301 	bic.w	r3, r3, #1
 80045e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3308      	adds	r3, #8
 80045ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045f8:	e841 2300 	strex	r3, r2, [r1]
 80045fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1e3      	bne.n	80045cc <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	e853 3f00 	ldrex	r3, [r3]
 8004624:	60fb      	str	r3, [r7, #12]
   return(result);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f023 0310 	bic.w	r3, r3, #16
 800462c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	461a      	mov	r2, r3
 8004636:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800463a:	61fb      	str	r3, [r7, #28]
 800463c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463e:	69b9      	ldr	r1, [r7, #24]
 8004640:	69fa      	ldr	r2, [r7, #28]
 8004642:	e841 2300 	strex	r3, r2, [r1]
 8004646:	617b      	str	r3, [r7, #20]
   return(result);
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1e4      	bne.n	8004618 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2202      	movs	r2, #2
 8004652:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004654:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004658:	4619      	mov	r1, r3
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f85c 	bl	8004718 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004660:	e03f      	b.n	80046e2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004666:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00e      	beq.n	800468c <HAL_UART_IRQHandler+0x5a8>
 800466e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004672:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d008      	beq.n	800468c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004682:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 ffe9 	bl	800565c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800468a:	e02d      	b.n	80046e8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800468c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00e      	beq.n	80046b6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800469c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d01c      	beq.n	80046e6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	4798      	blx	r3
    }
    return;
 80046b4:	e017      	b.n	80046e6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d012      	beq.n	80046e8 <HAL_UART_IRQHandler+0x604>
 80046c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00c      	beq.n	80046e8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fdde 	bl	8005290 <UART_EndTransmit_IT>
    return;
 80046d4:	e008      	b.n	80046e8 <HAL_UART_IRQHandler+0x604>
      return;
 80046d6:	bf00      	nop
 80046d8:	e006      	b.n	80046e8 <HAL_UART_IRQHandler+0x604>
    return;
 80046da:	bf00      	nop
 80046dc:	e004      	b.n	80046e8 <HAL_UART_IRQHandler+0x604>
      return;
 80046de:	bf00      	nop
 80046e0:	e002      	b.n	80046e8 <HAL_UART_IRQHandler+0x604>
      return;
 80046e2:	bf00      	nop
 80046e4:	e000      	b.n	80046e8 <HAL_UART_IRQHandler+0x604>
    return;
 80046e6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80046e8:	37e8      	adds	r7, #232	@ 0xe8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop

080046f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	460b      	mov	r3, r1
 8004722:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004734:	b08a      	sub	sp, #40	@ 0x28
 8004736:	af00      	add	r7, sp, #0
 8004738:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	431a      	orrs	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	431a      	orrs	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	4313      	orrs	r3, r2
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	4ba4      	ldr	r3, [pc, #656]	@ (80049f0 <UART_SetConfig+0x2c0>)
 8004760:	4013      	ands	r3, r2
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	6812      	ldr	r2, [r2, #0]
 8004766:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004768:	430b      	orrs	r3, r1
 800476a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	430a      	orrs	r2, r1
 8004780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a99      	ldr	r2, [pc, #612]	@ (80049f4 <UART_SetConfig+0x2c4>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d004      	beq.n	800479c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004798:	4313      	orrs	r3, r2
 800479a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ac:	430a      	orrs	r2, r1
 80047ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a90      	ldr	r2, [pc, #576]	@ (80049f8 <UART_SetConfig+0x2c8>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d126      	bne.n	8004808 <UART_SetConfig+0xd8>
 80047ba:	4b90      	ldr	r3, [pc, #576]	@ (80049fc <UART_SetConfig+0x2cc>)
 80047bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c0:	f003 0303 	and.w	r3, r3, #3
 80047c4:	2b03      	cmp	r3, #3
 80047c6:	d81b      	bhi.n	8004800 <UART_SetConfig+0xd0>
 80047c8:	a201      	add	r2, pc, #4	@ (adr r2, 80047d0 <UART_SetConfig+0xa0>)
 80047ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ce:	bf00      	nop
 80047d0:	080047e1 	.word	0x080047e1
 80047d4:	080047f1 	.word	0x080047f1
 80047d8:	080047e9 	.word	0x080047e9
 80047dc:	080047f9 	.word	0x080047f9
 80047e0:	2301      	movs	r3, #1
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e6:	e116      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80047e8:	2302      	movs	r3, #2
 80047ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ee:	e112      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80047f0:	2304      	movs	r3, #4
 80047f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047f6:	e10e      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80047f8:	2308      	movs	r3, #8
 80047fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047fe:	e10a      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004800:	2310      	movs	r3, #16
 8004802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004806:	e106      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a7c      	ldr	r2, [pc, #496]	@ (8004a00 <UART_SetConfig+0x2d0>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d138      	bne.n	8004884 <UART_SetConfig+0x154>
 8004812:	4b7a      	ldr	r3, [pc, #488]	@ (80049fc <UART_SetConfig+0x2cc>)
 8004814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004818:	f003 030c 	and.w	r3, r3, #12
 800481c:	2b0c      	cmp	r3, #12
 800481e:	d82d      	bhi.n	800487c <UART_SetConfig+0x14c>
 8004820:	a201      	add	r2, pc, #4	@ (adr r2, 8004828 <UART_SetConfig+0xf8>)
 8004822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004826:	bf00      	nop
 8004828:	0800485d 	.word	0x0800485d
 800482c:	0800487d 	.word	0x0800487d
 8004830:	0800487d 	.word	0x0800487d
 8004834:	0800487d 	.word	0x0800487d
 8004838:	0800486d 	.word	0x0800486d
 800483c:	0800487d 	.word	0x0800487d
 8004840:	0800487d 	.word	0x0800487d
 8004844:	0800487d 	.word	0x0800487d
 8004848:	08004865 	.word	0x08004865
 800484c:	0800487d 	.word	0x0800487d
 8004850:	0800487d 	.word	0x0800487d
 8004854:	0800487d 	.word	0x0800487d
 8004858:	08004875 	.word	0x08004875
 800485c:	2300      	movs	r3, #0
 800485e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004862:	e0d8      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004864:	2302      	movs	r3, #2
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e0d4      	b.n	8004a16 <UART_SetConfig+0x2e6>
 800486c:	2304      	movs	r3, #4
 800486e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004872:	e0d0      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004874:	2308      	movs	r3, #8
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e0cc      	b.n	8004a16 <UART_SetConfig+0x2e6>
 800487c:	2310      	movs	r3, #16
 800487e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004882:	e0c8      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a5e      	ldr	r2, [pc, #376]	@ (8004a04 <UART_SetConfig+0x2d4>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d125      	bne.n	80048da <UART_SetConfig+0x1aa>
 800488e:	4b5b      	ldr	r3, [pc, #364]	@ (80049fc <UART_SetConfig+0x2cc>)
 8004890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004894:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004898:	2b30      	cmp	r3, #48	@ 0x30
 800489a:	d016      	beq.n	80048ca <UART_SetConfig+0x19a>
 800489c:	2b30      	cmp	r3, #48	@ 0x30
 800489e:	d818      	bhi.n	80048d2 <UART_SetConfig+0x1a2>
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d00a      	beq.n	80048ba <UART_SetConfig+0x18a>
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	d814      	bhi.n	80048d2 <UART_SetConfig+0x1a2>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d002      	beq.n	80048b2 <UART_SetConfig+0x182>
 80048ac:	2b10      	cmp	r3, #16
 80048ae:	d008      	beq.n	80048c2 <UART_SetConfig+0x192>
 80048b0:	e00f      	b.n	80048d2 <UART_SetConfig+0x1a2>
 80048b2:	2300      	movs	r3, #0
 80048b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048b8:	e0ad      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80048ba:	2302      	movs	r3, #2
 80048bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048c0:	e0a9      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80048c2:	2304      	movs	r3, #4
 80048c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048c8:	e0a5      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80048ca:	2308      	movs	r3, #8
 80048cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d0:	e0a1      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80048d2:	2310      	movs	r3, #16
 80048d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d8:	e09d      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a4a      	ldr	r2, [pc, #296]	@ (8004a08 <UART_SetConfig+0x2d8>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d125      	bne.n	8004930 <UART_SetConfig+0x200>
 80048e4:	4b45      	ldr	r3, [pc, #276]	@ (80049fc <UART_SetConfig+0x2cc>)
 80048e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80048ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80048f0:	d016      	beq.n	8004920 <UART_SetConfig+0x1f0>
 80048f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80048f4:	d818      	bhi.n	8004928 <UART_SetConfig+0x1f8>
 80048f6:	2b80      	cmp	r3, #128	@ 0x80
 80048f8:	d00a      	beq.n	8004910 <UART_SetConfig+0x1e0>
 80048fa:	2b80      	cmp	r3, #128	@ 0x80
 80048fc:	d814      	bhi.n	8004928 <UART_SetConfig+0x1f8>
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <UART_SetConfig+0x1d8>
 8004902:	2b40      	cmp	r3, #64	@ 0x40
 8004904:	d008      	beq.n	8004918 <UART_SetConfig+0x1e8>
 8004906:	e00f      	b.n	8004928 <UART_SetConfig+0x1f8>
 8004908:	2300      	movs	r3, #0
 800490a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800490e:	e082      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004910:	2302      	movs	r3, #2
 8004912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004916:	e07e      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004918:	2304      	movs	r3, #4
 800491a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800491e:	e07a      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004920:	2308      	movs	r3, #8
 8004922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004926:	e076      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004928:	2310      	movs	r3, #16
 800492a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492e:	e072      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a35      	ldr	r2, [pc, #212]	@ (8004a0c <UART_SetConfig+0x2dc>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d12a      	bne.n	8004990 <UART_SetConfig+0x260>
 800493a:	4b30      	ldr	r3, [pc, #192]	@ (80049fc <UART_SetConfig+0x2cc>)
 800493c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004940:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004944:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004948:	d01a      	beq.n	8004980 <UART_SetConfig+0x250>
 800494a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800494e:	d81b      	bhi.n	8004988 <UART_SetConfig+0x258>
 8004950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004954:	d00c      	beq.n	8004970 <UART_SetConfig+0x240>
 8004956:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800495a:	d815      	bhi.n	8004988 <UART_SetConfig+0x258>
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <UART_SetConfig+0x238>
 8004960:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004964:	d008      	beq.n	8004978 <UART_SetConfig+0x248>
 8004966:	e00f      	b.n	8004988 <UART_SetConfig+0x258>
 8004968:	2300      	movs	r3, #0
 800496a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800496e:	e052      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004970:	2302      	movs	r3, #2
 8004972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004976:	e04e      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004978:	2304      	movs	r3, #4
 800497a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800497e:	e04a      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004980:	2308      	movs	r3, #8
 8004982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004986:	e046      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004988:	2310      	movs	r3, #16
 800498a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800498e:	e042      	b.n	8004a16 <UART_SetConfig+0x2e6>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a17      	ldr	r2, [pc, #92]	@ (80049f4 <UART_SetConfig+0x2c4>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d13a      	bne.n	8004a10 <UART_SetConfig+0x2e0>
 800499a:	4b18      	ldr	r3, [pc, #96]	@ (80049fc <UART_SetConfig+0x2cc>)
 800499c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80049a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049a8:	d01a      	beq.n	80049e0 <UART_SetConfig+0x2b0>
 80049aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049ae:	d81b      	bhi.n	80049e8 <UART_SetConfig+0x2b8>
 80049b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049b4:	d00c      	beq.n	80049d0 <UART_SetConfig+0x2a0>
 80049b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049ba:	d815      	bhi.n	80049e8 <UART_SetConfig+0x2b8>
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <UART_SetConfig+0x298>
 80049c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c4:	d008      	beq.n	80049d8 <UART_SetConfig+0x2a8>
 80049c6:	e00f      	b.n	80049e8 <UART_SetConfig+0x2b8>
 80049c8:	2300      	movs	r3, #0
 80049ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ce:	e022      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80049d0:	2302      	movs	r3, #2
 80049d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049d6:	e01e      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80049d8:	2304      	movs	r3, #4
 80049da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049de:	e01a      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80049e0:	2308      	movs	r3, #8
 80049e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049e6:	e016      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80049e8:	2310      	movs	r3, #16
 80049ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ee:	e012      	b.n	8004a16 <UART_SetConfig+0x2e6>
 80049f0:	efff69f3 	.word	0xefff69f3
 80049f4:	40008000 	.word	0x40008000
 80049f8:	40013800 	.word	0x40013800
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40004400 	.word	0x40004400
 8004a04:	40004800 	.word	0x40004800
 8004a08:	40004c00 	.word	0x40004c00
 8004a0c:	40005000 	.word	0x40005000
 8004a10:	2310      	movs	r3, #16
 8004a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8004c98 <UART_SetConfig+0x568>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d17a      	bne.n	8004b16 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d824      	bhi.n	8004a72 <UART_SetConfig+0x342>
 8004a28:	a201      	add	r2, pc, #4	@ (adr r2, 8004a30 <UART_SetConfig+0x300>)
 8004a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2e:	bf00      	nop
 8004a30:	08004a55 	.word	0x08004a55
 8004a34:	08004a73 	.word	0x08004a73
 8004a38:	08004a5d 	.word	0x08004a5d
 8004a3c:	08004a73 	.word	0x08004a73
 8004a40:	08004a63 	.word	0x08004a63
 8004a44:	08004a73 	.word	0x08004a73
 8004a48:	08004a73 	.word	0x08004a73
 8004a4c:	08004a73 	.word	0x08004a73
 8004a50:	08004a6b 	.word	0x08004a6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a54:	f7fd fe64 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 8004a58:	61f8      	str	r0, [r7, #28]
        break;
 8004a5a:	e010      	b.n	8004a7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a5c:	4b8f      	ldr	r3, [pc, #572]	@ (8004c9c <UART_SetConfig+0x56c>)
 8004a5e:	61fb      	str	r3, [r7, #28]
        break;
 8004a60:	e00d      	b.n	8004a7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a62:	f7fd fdc5 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 8004a66:	61f8      	str	r0, [r7, #28]
        break;
 8004a68:	e009      	b.n	8004a7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a6e:	61fb      	str	r3, [r7, #28]
        break;
 8004a70:	e005      	b.n	8004a7e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 80fb 	beq.w	8004c7c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	4413      	add	r3, r2
 8004a90:	69fa      	ldr	r2, [r7, #28]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d305      	bcc.n	8004aa2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a9c:	69fa      	ldr	r2, [r7, #28]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d903      	bls.n	8004aaa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004aa8:	e0e8      	b.n	8004c7c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	2200      	movs	r2, #0
 8004aae:	461c      	mov	r4, r3
 8004ab0:	4615      	mov	r5, r2
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	022b      	lsls	r3, r5, #8
 8004abc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004ac0:	0222      	lsls	r2, r4, #8
 8004ac2:	68f9      	ldr	r1, [r7, #12]
 8004ac4:	6849      	ldr	r1, [r1, #4]
 8004ac6:	0849      	lsrs	r1, r1, #1
 8004ac8:	2000      	movs	r0, #0
 8004aca:	4688      	mov	r8, r1
 8004acc:	4681      	mov	r9, r0
 8004ace:	eb12 0a08 	adds.w	sl, r2, r8
 8004ad2:	eb43 0b09 	adc.w	fp, r3, r9
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	603b      	str	r3, [r7, #0]
 8004ade:	607a      	str	r2, [r7, #4]
 8004ae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ae4:	4650      	mov	r0, sl
 8004ae6:	4659      	mov	r1, fp
 8004ae8:	f7fb fbc2 	bl	8000270 <__aeabi_uldivmod>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
 8004af0:	4613      	mov	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004afa:	d308      	bcc.n	8004b0e <UART_SetConfig+0x3de>
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b02:	d204      	bcs.n	8004b0e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	60da      	str	r2, [r3, #12]
 8004b0c:	e0b6      	b.n	8004c7c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b14:	e0b2      	b.n	8004c7c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b1e:	d15e      	bne.n	8004bde <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004b20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	d828      	bhi.n	8004b7a <UART_SetConfig+0x44a>
 8004b28:	a201      	add	r2, pc, #4	@ (adr r2, 8004b30 <UART_SetConfig+0x400>)
 8004b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2e:	bf00      	nop
 8004b30:	08004b55 	.word	0x08004b55
 8004b34:	08004b5d 	.word	0x08004b5d
 8004b38:	08004b65 	.word	0x08004b65
 8004b3c:	08004b7b 	.word	0x08004b7b
 8004b40:	08004b6b 	.word	0x08004b6b
 8004b44:	08004b7b 	.word	0x08004b7b
 8004b48:	08004b7b 	.word	0x08004b7b
 8004b4c:	08004b7b 	.word	0x08004b7b
 8004b50:	08004b73 	.word	0x08004b73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b54:	f7fd fde4 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 8004b58:	61f8      	str	r0, [r7, #28]
        break;
 8004b5a:	e014      	b.n	8004b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b5c:	f7fd fdf6 	bl	800274c <HAL_RCC_GetPCLK2Freq>
 8004b60:	61f8      	str	r0, [r7, #28]
        break;
 8004b62:	e010      	b.n	8004b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b64:	4b4d      	ldr	r3, [pc, #308]	@ (8004c9c <UART_SetConfig+0x56c>)
 8004b66:	61fb      	str	r3, [r7, #28]
        break;
 8004b68:	e00d      	b.n	8004b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b6a:	f7fd fd41 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 8004b6e:	61f8      	str	r0, [r7, #28]
        break;
 8004b70:	e009      	b.n	8004b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b76:	61fb      	str	r3, [r7, #28]
        break;
 8004b78:	e005      	b.n	8004b86 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d077      	beq.n	8004c7c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	005a      	lsls	r2, r3, #1
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	085b      	lsrs	r3, r3, #1
 8004b96:	441a      	add	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	2b0f      	cmp	r3, #15
 8004ba6:	d916      	bls.n	8004bd6 <UART_SetConfig+0x4a6>
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bae:	d212      	bcs.n	8004bd6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	f023 030f 	bic.w	r3, r3, #15
 8004bb8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	085b      	lsrs	r3, r3, #1
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	8afb      	ldrh	r3, [r7, #22]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	8afa      	ldrh	r2, [r7, #22]
 8004bd2:	60da      	str	r2, [r3, #12]
 8004bd4:	e052      	b.n	8004c7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bdc:	e04e      	b.n	8004c7c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004be2:	2b08      	cmp	r3, #8
 8004be4:	d827      	bhi.n	8004c36 <UART_SetConfig+0x506>
 8004be6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bec <UART_SetConfig+0x4bc>)
 8004be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bec:	08004c11 	.word	0x08004c11
 8004bf0:	08004c19 	.word	0x08004c19
 8004bf4:	08004c21 	.word	0x08004c21
 8004bf8:	08004c37 	.word	0x08004c37
 8004bfc:	08004c27 	.word	0x08004c27
 8004c00:	08004c37 	.word	0x08004c37
 8004c04:	08004c37 	.word	0x08004c37
 8004c08:	08004c37 	.word	0x08004c37
 8004c0c:	08004c2f 	.word	0x08004c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c10:	f7fd fd86 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 8004c14:	61f8      	str	r0, [r7, #28]
        break;
 8004c16:	e014      	b.n	8004c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c18:	f7fd fd98 	bl	800274c <HAL_RCC_GetPCLK2Freq>
 8004c1c:	61f8      	str	r0, [r7, #28]
        break;
 8004c1e:	e010      	b.n	8004c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c20:	4b1e      	ldr	r3, [pc, #120]	@ (8004c9c <UART_SetConfig+0x56c>)
 8004c22:	61fb      	str	r3, [r7, #28]
        break;
 8004c24:	e00d      	b.n	8004c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c26:	f7fd fce3 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 8004c2a:	61f8      	str	r0, [r7, #28]
        break;
 8004c2c:	e009      	b.n	8004c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c32:	61fb      	str	r3, [r7, #28]
        break;
 8004c34:	e005      	b.n	8004c42 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c40:	bf00      	nop
    }

    if (pclk != 0U)
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d019      	beq.n	8004c7c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	085a      	lsrs	r2, r3, #1
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	441a      	add	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2b0f      	cmp	r3, #15
 8004c60:	d909      	bls.n	8004c76 <UART_SetConfig+0x546>
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c68:	d205      	bcs.n	8004c76 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	60da      	str	r2, [r3, #12]
 8004c74:	e002      	b.n	8004c7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004c88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3728      	adds	r7, #40	@ 0x28
 8004c90:	46bd      	mov	sp, r7
 8004c92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c96:	bf00      	nop
 8004c98:	40008000 	.word	0x40008000
 8004c9c:	00f42400 	.word	0x00f42400

08004ca0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d12:	f003 0304 	and.w	r3, r3, #4
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d34:	f003 0310 	and.w	r3, r3, #16
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00a      	beq.n	8004d52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d56:	f003 0320 	and.w	r3, r3, #32
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d01a      	beq.n	8004db6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d9e:	d10a      	bne.n	8004db6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	605a      	str	r2, [r3, #4]
  }
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b098      	sub	sp, #96	@ 0x60
 8004de8:	af02      	add	r7, sp, #8
 8004dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004df4:	f7fc fb4e 	bl	8001494 <HAL_GetTick>
 8004df8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d12e      	bne.n	8004e66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e0c:	9300      	str	r3, [sp, #0]
 8004e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e10:	2200      	movs	r2, #0
 8004e12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f88c 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d021      	beq.n	8004e66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e2a:	e853 3f00 	ldrex	r3, [r3]
 8004e2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e36:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e48:	e841 2300 	strex	r3, r2, [r1]
 8004e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1e6      	bne.n	8004e22 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e062      	b.n	8004f2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d149      	bne.n	8004f08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f856 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d03c      	beq.n	8004f08 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	e853 3f00 	ldrex	r3, [r3]
 8004e9a:	623b      	str	r3, [r7, #32]
   return(result);
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004eae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eb4:	e841 2300 	strex	r3, r2, [r1]
 8004eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e6      	bne.n	8004e8e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3308      	adds	r3, #8
 8004ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 0301 	bic.w	r3, r3, #1
 8004ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	3308      	adds	r3, #8
 8004ede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ee0:	61fa      	str	r2, [r7, #28]
 8004ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee4:	69b9      	ldr	r1, [r7, #24]
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	e841 2300 	strex	r3, r2, [r1]
 8004eec:	617b      	str	r3, [r7, #20]
   return(result);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e5      	bne.n	8004ec0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e011      	b.n	8004f2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3758      	adds	r7, #88	@ 0x58
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f44:	e04f      	b.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d04b      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f4e:	f7fc faa1 	bl	8001494 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d302      	bcc.n	8004f64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e04e      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d037      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	2b80      	cmp	r3, #128	@ 0x80
 8004f7a:	d034      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b40      	cmp	r3, #64	@ 0x40
 8004f80:	d031      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	f003 0308 	and.w	r3, r3, #8
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	d110      	bne.n	8004fb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2208      	movs	r2, #8
 8004f96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f8ff 	bl	800519c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e029      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fc0:	d111      	bne.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f8e5 	bl	800519c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e00f      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69da      	ldr	r2, [r3, #28]
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	bf0c      	ite	eq
 8004ff6:	2301      	moveq	r3, #1
 8004ff8:	2300      	movne	r3, #0
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	79fb      	ldrb	r3, [r7, #7]
 8005000:	429a      	cmp	r2, r3
 8005002:	d0a0      	beq.n	8004f46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005010:	b480      	push	{r7}
 8005012:	b097      	sub	sp, #92	@ 0x5c
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	4613      	mov	r3, r2
 800501c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	88fa      	ldrh	r2, [r7, #6]
 8005028:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	88fa      	ldrh	r2, [r7, #6]
 8005030:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005042:	d10e      	bne.n	8005062 <UART_Start_Receive_IT+0x52>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d105      	bne.n	8005058 <UART_Start_Receive_IT+0x48>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005052:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005056:	e02d      	b.n	80050b4 <UART_Start_Receive_IT+0xa4>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	22ff      	movs	r2, #255	@ 0xff
 800505c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005060:	e028      	b.n	80050b4 <UART_Start_Receive_IT+0xa4>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10d      	bne.n	8005086 <UART_Start_Receive_IT+0x76>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d104      	bne.n	800507c <UART_Start_Receive_IT+0x6c>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	22ff      	movs	r2, #255	@ 0xff
 8005076:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800507a:	e01b      	b.n	80050b4 <UART_Start_Receive_IT+0xa4>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	227f      	movs	r2, #127	@ 0x7f
 8005080:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005084:	e016      	b.n	80050b4 <UART_Start_Receive_IT+0xa4>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800508e:	d10d      	bne.n	80050ac <UART_Start_Receive_IT+0x9c>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d104      	bne.n	80050a2 <UART_Start_Receive_IT+0x92>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	227f      	movs	r2, #127	@ 0x7f
 800509c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80050a0:	e008      	b.n	80050b4 <UART_Start_Receive_IT+0xa4>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	223f      	movs	r2, #63	@ 0x3f
 80050a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80050aa:	e003      	b.n	80050b4 <UART_Start_Receive_IT+0xa4>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2222      	movs	r2, #34	@ 0x22
 80050c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3308      	adds	r3, #8
 80050ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ce:	e853 3f00 	ldrex	r3, [r3]
 80050d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d6:	f043 0301 	orr.w	r3, r3, #1
 80050da:	657b      	str	r3, [r7, #84]	@ 0x54
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3308      	adds	r3, #8
 80050e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80050e4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80050e6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050ec:	e841 2300 	strex	r3, r2, [r1]
 80050f0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80050f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1e5      	bne.n	80050c4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005100:	d107      	bne.n	8005112 <UART_Start_Receive_IT+0x102>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d103      	bne.n	8005112 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	4a21      	ldr	r2, [pc, #132]	@ (8005194 <UART_Start_Receive_IT+0x184>)
 800510e:	669a      	str	r2, [r3, #104]	@ 0x68
 8005110:	e002      	b.n	8005118 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	4a20      	ldr	r2, [pc, #128]	@ (8005198 <UART_Start_Receive_IT+0x188>)
 8005116:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d019      	beq.n	8005154 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005128:	e853 3f00 	ldrex	r3, [r3]
 800512c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800512e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005130:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005134:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	461a      	mov	r2, r3
 800513c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800513e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005140:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005142:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005144:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005146:	e841 2300 	strex	r3, r2, [r1]
 800514a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800514c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1e6      	bne.n	8005120 <UART_Start_Receive_IT+0x110>
 8005152:	e018      	b.n	8005186 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	e853 3f00 	ldrex	r3, [r3]
 8005160:	613b      	str	r3, [r7, #16]
   return(result);
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f043 0320 	orr.w	r3, r3, #32
 8005168:	653b      	str	r3, [r7, #80]	@ 0x50
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005172:	623b      	str	r3, [r7, #32]
 8005174:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005176:	69f9      	ldr	r1, [r7, #28]
 8005178:	6a3a      	ldr	r2, [r7, #32]
 800517a:	e841 2300 	strex	r3, r2, [r1]
 800517e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1e6      	bne.n	8005154 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	375c      	adds	r7, #92	@ 0x5c
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	080054a1 	.word	0x080054a1
 8005198:	080052e5 	.word	0x080052e5

0800519c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800519c:	b480      	push	{r7}
 800519e:	b095      	sub	sp, #84	@ 0x54
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80051c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80051c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80051ca:	e841 2300 	strex	r3, r2, [r1]
 80051ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80051d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1e6      	bne.n	80051a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	3308      	adds	r3, #8
 80051dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	e853 3f00 	ldrex	r3, [r3]
 80051e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	f023 0301 	bic.w	r3, r3, #1
 80051ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3308      	adds	r3, #8
 80051f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051fe:	e841 2300 	strex	r3, r2, [r1]
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e5      	bne.n	80051d6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800520e:	2b01      	cmp	r3, #1
 8005210:	d118      	bne.n	8005244 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	e853 3f00 	ldrex	r3, [r3]
 800521e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f023 0310 	bic.w	r3, r3, #16
 8005226:	647b      	str	r3, [r7, #68]	@ 0x44
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	461a      	mov	r2, r3
 800522e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	6979      	ldr	r1, [r7, #20]
 8005236:	69ba      	ldr	r2, [r7, #24]
 8005238:	e841 2300 	strex	r3, r2, [r1]
 800523c:	613b      	str	r3, [r7, #16]
   return(result);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1e6      	bne.n	8005212 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005258:	bf00      	nop
 800525a:	3754      	adds	r7, #84	@ 0x54
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005270:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f7ff fa3e 	bl	8004704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005288:	bf00      	nop
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b088      	sub	sp, #32
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	e853 3f00 	ldrex	r3, [r3]
 80052a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052ac:	61fb      	str	r3, [r7, #28]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	461a      	mov	r2, r3
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	61bb      	str	r3, [r7, #24]
 80052b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ba:	6979      	ldr	r1, [r7, #20]
 80052bc:	69ba      	ldr	r2, [r7, #24]
 80052be:	e841 2300 	strex	r3, r2, [r1]
 80052c2:	613b      	str	r3, [r7, #16]
   return(result);
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1e6      	bne.n	8005298 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2220      	movs	r2, #32
 80052ce:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7ff fa0a 	bl	80046f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052dc:	bf00      	nop
 80052de:	3720      	adds	r7, #32
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b09c      	sub	sp, #112	@ 0x70
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80052f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052fc:	2b22      	cmp	r3, #34	@ 0x22
 80052fe:	f040 80be 	bne.w	800547e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005308:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800530c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005310:	b2d9      	uxtb	r1, r3
 8005312:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005316:	b2da      	uxtb	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531c:	400a      	ands	r2, r1
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005332:	b29b      	uxth	r3, r3
 8005334:	3b01      	subs	r3, #1
 8005336:	b29a      	uxth	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005344:	b29b      	uxth	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	f040 80a3 	bne.w	8005492 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005354:	e853 3f00 	ldrex	r3, [r3]
 8005358:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800535a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800535c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005360:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800536a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800536c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005370:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005378:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1e6      	bne.n	800534c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	3308      	adds	r3, #8
 8005384:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005388:	e853 3f00 	ldrex	r3, [r3]
 800538c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800538e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005390:	f023 0301 	bic.w	r3, r3, #1
 8005394:	667b      	str	r3, [r7, #100]	@ 0x64
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	3308      	adds	r3, #8
 800539c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800539e:	647a      	str	r2, [r7, #68]	@ 0x44
 80053a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053a6:	e841 2300 	strex	r3, r2, [r1]
 80053aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1e5      	bne.n	800537e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a34      	ldr	r2, [pc, #208]	@ (800549c <UART_RxISR_8BIT+0x1b8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d01f      	beq.n	8005410 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d018      	beq.n	8005410 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e6:	e853 3f00 	ldrex	r3, [r3]
 80053ea:	623b      	str	r3, [r7, #32]
   return(result);
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	461a      	mov	r2, r3
 80053fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80053fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005400:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005404:	e841 2300 	strex	r3, r2, [r1]
 8005408:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800540a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1e6      	bne.n	80053de <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005414:	2b01      	cmp	r3, #1
 8005416:	d12e      	bne.n	8005476 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	e853 3f00 	ldrex	r3, [r3]
 800542a:	60fb      	str	r3, [r7, #12]
   return(result);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f023 0310 	bic.w	r3, r3, #16
 8005432:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	461a      	mov	r2, r3
 800543a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800543c:	61fb      	str	r3, [r7, #28]
 800543e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005440:	69b9      	ldr	r1, [r7, #24]
 8005442:	69fa      	ldr	r2, [r7, #28]
 8005444:	e841 2300 	strex	r3, r2, [r1]
 8005448:	617b      	str	r3, [r7, #20]
   return(result);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1e6      	bne.n	800541e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	69db      	ldr	r3, [r3, #28]
 8005456:	f003 0310 	and.w	r3, r3, #16
 800545a:	2b10      	cmp	r3, #16
 800545c:	d103      	bne.n	8005466 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2210      	movs	r2, #16
 8005464:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800546c:	4619      	mov	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7ff f952 	bl	8004718 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005474:	e00d      	b.n	8005492 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7fb fb06 	bl	8000a88 <HAL_UART_RxCpltCallback>
}
 800547c:	e009      	b.n	8005492 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	8b1b      	ldrh	r3, [r3, #24]
 8005484:	b29a      	uxth	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0208 	orr.w	r2, r2, #8
 800548e:	b292      	uxth	r2, r2
 8005490:	831a      	strh	r2, [r3, #24]
}
 8005492:	bf00      	nop
 8005494:	3770      	adds	r7, #112	@ 0x70
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	40008000 	.word	0x40008000

080054a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b09c      	sub	sp, #112	@ 0x70
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054ae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054b8:	2b22      	cmp	r3, #34	@ 0x22
 80054ba:	f040 80be 	bne.w	800563a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80054c4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054cc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80054ce:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80054d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80054d6:	4013      	ands	r3, r2
 80054d8:	b29a      	uxth	r2, r3
 80054da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054dc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e2:	1c9a      	adds	r2, r3, #2
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005500:	b29b      	uxth	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	f040 80a3 	bne.w	800564e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005510:	e853 3f00 	ldrex	r3, [r3]
 8005514:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800551c:	667b      	str	r3, [r7, #100]	@ 0x64
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	461a      	mov	r2, r3
 8005524:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005526:	657b      	str	r3, [r7, #84]	@ 0x54
 8005528:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800552c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800552e:	e841 2300 	strex	r3, r2, [r1]
 8005532:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005534:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1e6      	bne.n	8005508 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3308      	adds	r3, #8
 8005540:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800554a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554c:	f023 0301 	bic.w	r3, r3, #1
 8005550:	663b      	str	r3, [r7, #96]	@ 0x60
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3308      	adds	r3, #8
 8005558:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800555a:	643a      	str	r2, [r7, #64]	@ 0x40
 800555c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005560:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1e5      	bne.n	800553a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a34      	ldr	r2, [pc, #208]	@ (8005658 <UART_RxISR_16BIT+0x1b8>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d01f      	beq.n	80055cc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d018      	beq.n	80055cc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	6a3b      	ldr	r3, [r7, #32]
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055ba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055c0:	e841 2300 	strex	r3, r2, [r1]
 80055c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1e6      	bne.n	800559a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d12e      	bne.n	8005632 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	e853 3f00 	ldrex	r3, [r3]
 80055e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	f023 0310 	bic.w	r3, r3, #16
 80055ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80055f8:	61bb      	str	r3, [r7, #24]
 80055fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fc:	6979      	ldr	r1, [r7, #20]
 80055fe:	69ba      	ldr	r2, [r7, #24]
 8005600:	e841 2300 	strex	r3, r2, [r1]
 8005604:	613b      	str	r3, [r7, #16]
   return(result);
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e6      	bne.n	80055da <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	f003 0310 	and.w	r3, r3, #16
 8005616:	2b10      	cmp	r3, #16
 8005618:	d103      	bne.n	8005622 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2210      	movs	r2, #16
 8005620:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005628:	4619      	mov	r1, r3
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7ff f874 	bl	8004718 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005630:	e00d      	b.n	800564e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7fb fa28 	bl	8000a88 <HAL_UART_RxCpltCallback>
}
 8005638:	e009      	b.n	800564e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	8b1b      	ldrh	r3, [r3, #24]
 8005640:	b29a      	uxth	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0208 	orr.w	r2, r2, #8
 800564a:	b292      	uxth	r2, r2
 800564c:	831a      	strh	r2, [r3, #24]
}
 800564e:	bf00      	nop
 8005650:	3770      	adds	r7, #112	@ 0x70
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	40008000 	.word	0x40008000

0800565c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <makeFreeRtosPriority>:
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	80fb      	strh	r3, [r7, #6]
 800567a:	2300      	movs	r3, #0
 800567c:	60fb      	str	r3, [r7, #12]
 800567e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005682:	2b84      	cmp	r3, #132	@ 0x84
 8005684:	d005      	beq.n	8005692 <makeFreeRtosPriority+0x22>
 8005686:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	4413      	add	r3, r2
 800568e:	3303      	adds	r3, #3
 8005690:	60fb      	str	r3, [r7, #12]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <osThreadCreate>:
 80056a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056a2:	b089      	sub	sp, #36	@ 0x24
 80056a4:	af04      	add	r7, sp, #16
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d020      	beq.n	80056f4 <osThreadCreate+0x54>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d01c      	beq.n	80056f4 <osThreadCreate+0x54>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685c      	ldr	r4, [r3, #4]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681d      	ldr	r5, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691e      	ldr	r6, [r3, #16]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff ffcf 	bl	8005670 <makeFreeRtosPriority>
 80056d2:	4601      	mov	r1, r0
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	6992      	ldr	r2, [r2, #24]
 80056dc:	9202      	str	r2, [sp, #8]
 80056de:	9301      	str	r3, [sp, #4]
 80056e0:	9100      	str	r1, [sp, #0]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	4632      	mov	r2, r6
 80056e6:	4629      	mov	r1, r5
 80056e8:	4620      	mov	r0, r4
 80056ea:	f000 fbd1 	bl	8005e90 <xTaskCreateStatic>
 80056ee:	4603      	mov	r3, r0
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	e01c      	b.n	800572e <osThreadCreate+0x8e>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685c      	ldr	r4, [r3, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681d      	ldr	r5, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	b29e      	uxth	r6, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff ffb1 	bl	8005670 <makeFreeRtosPriority>
 800570e:	4602      	mov	r2, r0
 8005710:	f107 030c 	add.w	r3, r7, #12
 8005714:	9301      	str	r3, [sp, #4]
 8005716:	9200      	str	r2, [sp, #0]
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	4632      	mov	r2, r6
 800571c:	4629      	mov	r1, r5
 800571e:	4620      	mov	r0, r4
 8005720:	f000 fc16 	bl	8005f50 <xTaskCreate>
 8005724:	4603      	mov	r3, r0
 8005726:	2b01      	cmp	r3, #1
 8005728:	d001      	beq.n	800572e <osThreadCreate+0x8e>
 800572a:	2300      	movs	r3, #0
 800572c:	e000      	b.n	8005730 <osThreadCreate+0x90>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4618      	mov	r0, r3
 8005732:	3714      	adds	r7, #20
 8005734:	46bd      	mov	sp, r7
 8005736:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005738 <osDelay>:
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <osDelay+0x16>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	e000      	b.n	8005750 <osDelay+0x18>
 800574e:	2301      	movs	r3, #1
 8005750:	4618      	mov	r0, r3
 8005752:	f000 fd4d 	bl	80061f0 <vTaskDelay>
 8005756:	2300      	movs	r3, #0
 8005758:	4618      	mov	r0, r3
 800575a:	3710      	adds	r7, #16
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <vListInitialise>:
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f103 0208 	add.w	r2, r3, #8
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	605a      	str	r2, [r3, #4]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f04f 32ff 	mov.w	r2, #4294967295
 8005778:	609a      	str	r2, [r3, #8]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f103 0208 	add.w	r2, r3, #8
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	60da      	str	r2, [r3, #12]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f103 0208 	add.w	r2, r3, #8
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	611a      	str	r2, [r3, #16]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <vListInitialiseItem>:
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	611a      	str	r2, [r3, #16]
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <vListInsertEnd>:
 80057ba:	b480      	push	{r7}
 80057bc:	b085      	sub	sp, #20
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
 80057c2:	6039      	str	r1, [r7, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	605a      	str	r2, [r3, #4]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	689a      	ldr	r2, [r3, #8]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	609a      	str	r2, [r3, #8]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	605a      	str	r2, [r3, #4]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	683a      	ldr	r2, [r7, #0]
 80057e4:	609a      	str	r2, [r3, #8]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	611a      	str	r2, [r3, #16]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	1c5a      	adds	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <vListInsert>:
 8005802:	b480      	push	{r7}
 8005804:	b085      	sub	sp, #20
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	6039      	str	r1, [r7, #0]
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	60bb      	str	r3, [r7, #8]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005818:	d103      	bne.n	8005822 <vListInsert+0x20>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	60fb      	str	r3, [r7, #12]
 8005820:	e00c      	b.n	800583c <vListInsert+0x3a>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	3308      	adds	r3, #8
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e002      	b.n	8005830 <vListInsert+0x2e>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	429a      	cmp	r2, r3
 800583a:	d2f6      	bcs.n	800582a <vListInsert+0x28>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	605a      	str	r2, [r3, #4]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	609a      	str	r2, [r3, #8]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	609a      	str	r2, [r3, #8]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	683a      	ldr	r2, [r7, #0]
 8005856:	605a      	str	r2, [r3, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	611a      	str	r2, [r3, #16]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	601a      	str	r2, [r3, #0]
 8005868:	bf00      	nop
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <uxListRemove>:
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	60fb      	str	r3, [r7, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6892      	ldr	r2, [r2, #8]
 800588a:	609a      	str	r2, [r3, #8]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	6852      	ldr	r2, [r2, #4]
 8005894:	605a      	str	r2, [r3, #4]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	429a      	cmp	r2, r3
 800589e:	d103      	bne.n	80058a8 <uxListRemove+0x34>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689a      	ldr	r2, [r3, #8]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	605a      	str	r2, [r3, #4]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	611a      	str	r2, [r3, #16]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	1e5a      	subs	r2, r3, #1
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	601a      	str	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <xQueueGenericReset>:
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10b      	bne.n	80058f4 <xQueueGenericReset+0x2c>
 80058dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e0:	f383 8811 	msr	BASEPRI, r3
 80058e4:	f3bf 8f6f 	isb	sy
 80058e8:	f3bf 8f4f 	dsb	sy
 80058ec:	60bb      	str	r3, [r7, #8]
 80058ee:	bf00      	nop
 80058f0:	bf00      	nop
 80058f2:	e7fd      	b.n	80058f0 <xQueueGenericReset+0x28>
 80058f4:	f001 fba0 	bl	8007038 <vPortEnterCritical>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005900:	68f9      	ldr	r1, [r7, #12]
 8005902:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005904:	fb01 f303 	mul.w	r3, r1, r3
 8005908:	441a      	add	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	609a      	str	r2, [r3, #8]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	639a      	str	r2, [r3, #56]	@ 0x38
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	605a      	str	r2, [r3, #4]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005924:	3b01      	subs	r3, #1
 8005926:	68f9      	ldr	r1, [r7, #12]
 8005928:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800592a:	fb01 f303 	mul.w	r3, r1, r3
 800592e:	441a      	add	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	60da      	str	r2, [r3, #12]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	22ff      	movs	r2, #255	@ 0xff
 8005938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	22ff      	movs	r2, #255	@ 0xff
 8005940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d114      	bne.n	8005974 <xQueueGenericReset+0xac>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d01a      	beq.n	8005988 <xQueueGenericReset+0xc0>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3310      	adds	r3, #16
 8005956:	4618      	mov	r0, r3
 8005958:	f000 feda 	bl	8006710 <xTaskRemoveFromEventList>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d012      	beq.n	8005988 <xQueueGenericReset+0xc0>
 8005962:	4b0d      	ldr	r3, [pc, #52]	@ (8005998 <xQueueGenericReset+0xd0>)
 8005964:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	e009      	b.n	8005988 <xQueueGenericReset+0xc0>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	3310      	adds	r3, #16
 8005978:	4618      	mov	r0, r3
 800597a:	f7ff fef1 	bl	8005760 <vListInitialise>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	3324      	adds	r3, #36	@ 0x24
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff feec 	bl	8005760 <vListInitialise>
 8005988:	f001 fb88 	bl	800709c <vPortExitCritical>
 800598c:	2301      	movs	r3, #1
 800598e:	4618      	mov	r0, r3
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	e000ed04 	.word	0xe000ed04

0800599c <xQueueGenericCreate>:
 800599c:	b580      	push	{r7, lr}
 800599e:	b08a      	sub	sp, #40	@ 0x28
 80059a0:	af02      	add	r7, sp, #8
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	4613      	mov	r3, r2
 80059a8:	71fb      	strb	r3, [r7, #7]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10b      	bne.n	80059c8 <xQueueGenericCreate+0x2c>
 80059b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	613b      	str	r3, [r7, #16]
 80059c2:	bf00      	nop
 80059c4:	bf00      	nop
 80059c6:	e7fd      	b.n	80059c4 <xQueueGenericCreate+0x28>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	fb02 f303 	mul.w	r3, r2, r3
 80059d0:	61fb      	str	r3, [r7, #28]
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	3348      	adds	r3, #72	@ 0x48
 80059d6:	4618      	mov	r0, r3
 80059d8:	f001 fc50 	bl	800727c <pvPortMalloc>
 80059dc:	61b8      	str	r0, [r7, #24]
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d011      	beq.n	8005a08 <xQueueGenericCreate+0x6c>
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	3348      	adds	r3, #72	@ 0x48
 80059ec:	617b      	str	r3, [r7, #20]
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80059f6:	79fa      	ldrb	r2, [r7, #7]
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	4613      	mov	r3, r2
 80059fe:	697a      	ldr	r2, [r7, #20]
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f000 f805 	bl	8005a12 <prvInitialiseNewQueue>
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3720      	adds	r7, #32
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <prvInitialiseNewQueue>:
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b084      	sub	sp, #16
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	607a      	str	r2, [r7, #4]
 8005a1e:	70fb      	strb	r3, [r7, #3]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d103      	bne.n	8005a2e <prvInitialiseNewQueue+0x1c>
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	e002      	b.n	8005a34 <prvInitialiseNewQueue+0x22>
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a40:	2101      	movs	r1, #1
 8005a42:	69b8      	ldr	r0, [r7, #24]
 8005a44:	f7ff ff40 	bl	80058c8 <xQueueGenericReset>
 8005a48:	bf00      	nop
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <xQueueGiveFromISR>:
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b08e      	sub	sp, #56	@ 0x38
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10b      	bne.n	8005a7c <xQueueGiveFromISR+0x2c>
 8005a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	623b      	str	r3, [r7, #32]
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
 8005a7a:	e7fd      	b.n	8005a78 <xQueueGiveFromISR+0x28>
 8005a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00b      	beq.n	8005a9c <xQueueGiveFromISR+0x4c>
 8005a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a88:	f383 8811 	msr	BASEPRI, r3
 8005a8c:	f3bf 8f6f 	isb	sy
 8005a90:	f3bf 8f4f 	dsb	sy
 8005a94:	61fb      	str	r3, [r7, #28]
 8005a96:	bf00      	nop
 8005a98:	bf00      	nop
 8005a9a:	e7fd      	b.n	8005a98 <xQueueGiveFromISR+0x48>
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d103      	bne.n	8005aac <xQueueGiveFromISR+0x5c>
 8005aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <xQueueGiveFromISR+0x60>
 8005aac:	2301      	movs	r3, #1
 8005aae:	e000      	b.n	8005ab2 <xQueueGiveFromISR+0x62>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10b      	bne.n	8005ace <xQueueGiveFromISR+0x7e>
 8005ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	61bb      	str	r3, [r7, #24]
 8005ac8:	bf00      	nop
 8005aca:	bf00      	nop
 8005acc:	e7fd      	b.n	8005aca <xQueueGiveFromISR+0x7a>
 8005ace:	f001 fb93 	bl	80071f8 <vPortValidateInterruptPriority>
 8005ad2:	f3ef 8211 	mrs	r2, BASEPRI
 8005ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	617a      	str	r2, [r7, #20]
 8005ae8:	613b      	str	r3, [r7, #16]
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d22b      	bcs.n	8005b56 <xQueueGiveFromISR+0x106>
 8005afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b18:	d112      	bne.n	8005b40 <xQueueGiveFromISR+0xf0>
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d016      	beq.n	8005b50 <xQueueGiveFromISR+0x100>
 8005b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b24:	3324      	adds	r3, #36	@ 0x24
 8005b26:	4618      	mov	r0, r3
 8005b28:	f000 fdf2 	bl	8006710 <xTaskRemoveFromEventList>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00e      	beq.n	8005b50 <xQueueGiveFromISR+0x100>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00b      	beq.n	8005b50 <xQueueGiveFromISR+0x100>
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	e007      	b.n	8005b50 <xQueueGiveFromISR+0x100>
 8005b40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b44:	3301      	adds	r3, #1
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	b25a      	sxtb	r2, r3
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b50:	2301      	movs	r3, #1
 8005b52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b54:	e001      	b.n	8005b5a <xQueueGiveFromISR+0x10a>
 8005b56:	2300      	movs	r3, #0
 8005b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f383 8811 	msr	BASEPRI, r3
 8005b64:	bf00      	nop
 8005b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3738      	adds	r7, #56	@ 0x38
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <xQueueSemaphoreTake>:
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b08e      	sub	sp, #56	@ 0x38
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b82:	2300      	movs	r3, #0
 8005b84:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <xQueueSemaphoreTake+0x34>
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	623b      	str	r3, [r7, #32]
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <xQueueSemaphoreTake+0x30>
 8005ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00b      	beq.n	8005bc4 <xQueueSemaphoreTake+0x54>
 8005bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	61fb      	str	r3, [r7, #28]
 8005bbe:	bf00      	nop
 8005bc0:	bf00      	nop
 8005bc2:	e7fd      	b.n	8005bc0 <xQueueSemaphoreTake+0x50>
 8005bc4:	f000 ff6a 	bl	8006a9c <xTaskGetSchedulerState>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d102      	bne.n	8005bd4 <xQueueSemaphoreTake+0x64>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <xQueueSemaphoreTake+0x68>
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e000      	b.n	8005bda <xQueueSemaphoreTake+0x6a>
 8005bd8:	2300      	movs	r3, #0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d10b      	bne.n	8005bf6 <xQueueSemaphoreTake+0x86>
 8005bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be2:	f383 8811 	msr	BASEPRI, r3
 8005be6:	f3bf 8f6f 	isb	sy
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	61bb      	str	r3, [r7, #24]
 8005bf0:	bf00      	nop
 8005bf2:	bf00      	nop
 8005bf4:	e7fd      	b.n	8005bf2 <xQueueSemaphoreTake+0x82>
 8005bf6:	f001 fa1f 	bl	8007038 <vPortEnterCritical>
 8005bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d024      	beq.n	8005c50 <xQueueSemaphoreTake+0xe0>
 8005c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c08:	1e5a      	subs	r2, r3, #1
 8005c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d104      	bne.n	8005c20 <xQueueSemaphoreTake+0xb0>
 8005c16:	f001 f865 	bl	8006ce4 <pvTaskIncrementMutexHeldCount>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c1e:	609a      	str	r2, [r3, #8]
 8005c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00f      	beq.n	8005c48 <xQueueSemaphoreTake+0xd8>
 8005c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c2a:	3310      	adds	r3, #16
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f000 fd6f 	bl	8006710 <xTaskRemoveFromEventList>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d007      	beq.n	8005c48 <xQueueSemaphoreTake+0xd8>
 8005c38:	4b54      	ldr	r3, [pc, #336]	@ (8005d8c <xQueueSemaphoreTake+0x21c>)
 8005c3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c3e:	601a      	str	r2, [r3, #0]
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	f001 fa28 	bl	800709c <vPortExitCritical>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e098      	b.n	8005d82 <xQueueSemaphoreTake+0x212>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d112      	bne.n	8005c7c <xQueueSemaphoreTake+0x10c>
 8005c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00b      	beq.n	8005c74 <xQueueSemaphoreTake+0x104>
 8005c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c60:	f383 8811 	msr	BASEPRI, r3
 8005c64:	f3bf 8f6f 	isb	sy
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	617b      	str	r3, [r7, #20]
 8005c6e:	bf00      	nop
 8005c70:	bf00      	nop
 8005c72:	e7fd      	b.n	8005c70 <xQueueSemaphoreTake+0x100>
 8005c74:	f001 fa12 	bl	800709c <vPortExitCritical>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	e082      	b.n	8005d82 <xQueueSemaphoreTake+0x212>
 8005c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d106      	bne.n	8005c90 <xQueueSemaphoreTake+0x120>
 8005c82:	f107 030c 	add.w	r3, r7, #12
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fda6 	bl	80067d8 <vTaskInternalSetTimeOutState>
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c90:	f001 fa04 	bl	800709c <vPortExitCritical>
 8005c94:	f000 fb4c 	bl	8006330 <vTaskSuspendAll>
 8005c98:	f001 f9ce 	bl	8007038 <vPortEnterCritical>
 8005c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ca2:	b25b      	sxtb	r3, r3
 8005ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca8:	d103      	bne.n	8005cb2 <xQueueSemaphoreTake+0x142>
 8005caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cb8:	b25b      	sxtb	r3, r3
 8005cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cbe:	d103      	bne.n	8005cc8 <xQueueSemaphoreTake+0x158>
 8005cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cc8:	f001 f9e8 	bl	800709c <vPortExitCritical>
 8005ccc:	463a      	mov	r2, r7
 8005cce:	f107 030c 	add.w	r3, r7, #12
 8005cd2:	4611      	mov	r1, r2
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 fd95 	bl	8006804 <xTaskCheckForTimeOut>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d132      	bne.n	8005d46 <xQueueSemaphoreTake+0x1d6>
 8005ce0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ce2:	f000 f8bf 	bl	8005e64 <prvIsQueueEmpty>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d026      	beq.n	8005d3a <xQueueSemaphoreTake+0x1ca>
 8005cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d109      	bne.n	8005d08 <xQueueSemaphoreTake+0x198>
 8005cf4:	f001 f9a0 	bl	8007038 <vPortEnterCritical>
 8005cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 feeb 	bl	8006ad8 <xTaskPriorityInherit>
 8005d02:	6338      	str	r0, [r7, #48]	@ 0x30
 8005d04:	f001 f9ca 	bl	800709c <vPortExitCritical>
 8005d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d0a:	3324      	adds	r3, #36	@ 0x24
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	4611      	mov	r1, r2
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 fcd7 	bl	80066c4 <vTaskPlaceOnEventList>
 8005d16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d18:	f000 f852 	bl	8005dc0 <prvUnlockQueue>
 8005d1c:	f000 fb16 	bl	800634c <xTaskResumeAll>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f47f af67 	bne.w	8005bf6 <xQueueSemaphoreTake+0x86>
 8005d28:	4b18      	ldr	r3, [pc, #96]	@ (8005d8c <xQueueSemaphoreTake+0x21c>)
 8005d2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	f3bf 8f6f 	isb	sy
 8005d38:	e75d      	b.n	8005bf6 <xQueueSemaphoreTake+0x86>
 8005d3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d3c:	f000 f840 	bl	8005dc0 <prvUnlockQueue>
 8005d40:	f000 fb04 	bl	800634c <xTaskResumeAll>
 8005d44:	e757      	b.n	8005bf6 <xQueueSemaphoreTake+0x86>
 8005d46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d48:	f000 f83a 	bl	8005dc0 <prvUnlockQueue>
 8005d4c:	f000 fafe 	bl	800634c <xTaskResumeAll>
 8005d50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d52:	f000 f887 	bl	8005e64 <prvIsQueueEmpty>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f43f af4c 	beq.w	8005bf6 <xQueueSemaphoreTake+0x86>
 8005d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00d      	beq.n	8005d80 <xQueueSemaphoreTake+0x210>
 8005d64:	f001 f968 	bl	8007038 <vPortEnterCritical>
 8005d68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d6a:	f000 f811 	bl	8005d90 <prvGetDisinheritPriorityAfterTimeout>
 8005d6e:	6278      	str	r0, [r7, #36]	@ 0x24
 8005d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 ff24 	bl	8006bc4 <vTaskPriorityDisinheritAfterTimeout>
 8005d7c:	f001 f98e 	bl	800709c <vPortExitCritical>
 8005d80:	2300      	movs	r3, #0
 8005d82:	4618      	mov	r0, r3
 8005d84:	3738      	adds	r7, #56	@ 0x38
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	e000ed04 	.word	0xe000ed04

08005d90 <prvGetDisinheritPriorityAfterTimeout>:
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d006      	beq.n	8005dae <prvGetDisinheritPriorityAfterTimeout+0x1e>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f1c3 0307 	rsb	r3, r3, #7
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	e001      	b.n	8005db2 <prvGetDisinheritPriorityAfterTimeout+0x22>
 8005dae:	2300      	movs	r3, #0
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4618      	mov	r0, r3
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <prvUnlockQueue>:
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	f001 f936 	bl	8007038 <vPortEnterCritical>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dd2:	73fb      	strb	r3, [r7, #15]
 8005dd4:	e011      	b.n	8005dfa <prvUnlockQueue+0x3a>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d012      	beq.n	8005e04 <prvUnlockQueue+0x44>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	3324      	adds	r3, #36	@ 0x24
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 fc94 	bl	8006710 <xTaskRemoveFromEventList>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d001      	beq.n	8005df2 <prvUnlockQueue+0x32>
 8005dee:	f000 fd6d 	bl	80068cc <vTaskMissedYield>
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	73fb      	strb	r3, [r7, #15]
 8005dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	dce9      	bgt.n	8005dd6 <prvUnlockQueue+0x16>
 8005e02:	e000      	b.n	8005e06 <prvUnlockQueue+0x46>
 8005e04:	bf00      	nop
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	22ff      	movs	r2, #255	@ 0xff
 8005e0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e0e:	f001 f945 	bl	800709c <vPortExitCritical>
 8005e12:	f001 f911 	bl	8007038 <vPortEnterCritical>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e1c:	73bb      	strb	r3, [r7, #14]
 8005e1e:	e011      	b.n	8005e44 <prvUnlockQueue+0x84>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	691b      	ldr	r3, [r3, #16]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d012      	beq.n	8005e4e <prvUnlockQueue+0x8e>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	3310      	adds	r3, #16
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f000 fc6f 	bl	8006710 <xTaskRemoveFromEventList>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <prvUnlockQueue+0x7c>
 8005e38:	f000 fd48 	bl	80068cc <vTaskMissedYield>
 8005e3c:	7bbb      	ldrb	r3, [r7, #14]
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	73bb      	strb	r3, [r7, #14]
 8005e44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	dce9      	bgt.n	8005e20 <prvUnlockQueue+0x60>
 8005e4c:	e000      	b.n	8005e50 <prvUnlockQueue+0x90>
 8005e4e:	bf00      	nop
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	22ff      	movs	r2, #255	@ 0xff
 8005e54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e58:	f001 f920 	bl	800709c <vPortExitCritical>
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <prvIsQueueEmpty>:
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	f001 f8e4 	bl	8007038 <vPortEnterCritical>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d102      	bne.n	8005e7e <prvIsQueueEmpty+0x1a>
 8005e78:	2301      	movs	r3, #1
 8005e7a:	60fb      	str	r3, [r7, #12]
 8005e7c:	e001      	b.n	8005e82 <prvIsQueueEmpty+0x1e>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	f001 f90b 	bl	800709c <vPortExitCritical>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <xTaskCreateStatic>:
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b08e      	sub	sp, #56	@ 0x38
 8005e94:	af04      	add	r7, sp, #16
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
 8005e9c:	603b      	str	r3, [r7, #0]
 8005e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d10b      	bne.n	8005ebc <xTaskCreateStatic+0x2c>
 8005ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea8:	f383 8811 	msr	BASEPRI, r3
 8005eac:	f3bf 8f6f 	isb	sy
 8005eb0:	f3bf 8f4f 	dsb	sy
 8005eb4:	623b      	str	r3, [r7, #32]
 8005eb6:	bf00      	nop
 8005eb8:	bf00      	nop
 8005eba:	e7fd      	b.n	8005eb8 <xTaskCreateStatic+0x28>
 8005ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d10b      	bne.n	8005eda <xTaskCreateStatic+0x4a>
 8005ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec6:	f383 8811 	msr	BASEPRI, r3
 8005eca:	f3bf 8f6f 	isb	sy
 8005ece:	f3bf 8f4f 	dsb	sy
 8005ed2:	61fb      	str	r3, [r7, #28]
 8005ed4:	bf00      	nop
 8005ed6:	bf00      	nop
 8005ed8:	e7fd      	b.n	8005ed6 <xTaskCreateStatic+0x46>
 8005eda:	23a0      	movs	r3, #160	@ 0xa0
 8005edc:	613b      	str	r3, [r7, #16]
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	2ba0      	cmp	r3, #160	@ 0xa0
 8005ee2:	d00b      	beq.n	8005efc <xTaskCreateStatic+0x6c>
 8005ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	61bb      	str	r3, [r7, #24]
 8005ef6:	bf00      	nop
 8005ef8:	bf00      	nop
 8005efa:	e7fd      	b.n	8005ef8 <xTaskCreateStatic+0x68>
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01e      	beq.n	8005f42 <xTaskCreateStatic+0xb2>
 8005f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d01b      	beq.n	8005f42 <xTaskCreateStatic+0xb2>
 8005f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f12:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	9303      	str	r3, [sp, #12]
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	9302      	str	r3, [sp, #8]
 8005f24:	f107 0314 	add.w	r3, r7, #20
 8005f28:	9301      	str	r3, [sp, #4]
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	68b9      	ldr	r1, [r7, #8]
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 f851 	bl	8005fdc <prvInitialiseNewTask>
 8005f3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f3c:	f000 f8ee 	bl	800611c <prvAddNewTaskToReadyList>
 8005f40:	e001      	b.n	8005f46 <xTaskCreateStatic+0xb6>
 8005f42:	2300      	movs	r3, #0
 8005f44:	617b      	str	r3, [r7, #20]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3728      	adds	r7, #40	@ 0x28
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <xTaskCreate>:
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08c      	sub	sp, #48	@ 0x30
 8005f54:	af04      	add	r7, sp, #16
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	603b      	str	r3, [r7, #0]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	80fb      	strh	r3, [r7, #6]
 8005f60:	88fb      	ldrh	r3, [r7, #6]
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4618      	mov	r0, r3
 8005f66:	f001 f989 	bl	800727c <pvPortMalloc>
 8005f6a:	6178      	str	r0, [r7, #20]
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00e      	beq.n	8005f90 <xTaskCreate+0x40>
 8005f72:	20a0      	movs	r0, #160	@ 0xa0
 8005f74:	f001 f982 	bl	800727c <pvPortMalloc>
 8005f78:	61f8      	str	r0, [r7, #28]
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <xTaskCreate+0x38>
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f86:	e005      	b.n	8005f94 <xTaskCreate+0x44>
 8005f88:	6978      	ldr	r0, [r7, #20]
 8005f8a:	f001 fa45 	bl	8007418 <vPortFree>
 8005f8e:	e001      	b.n	8005f94 <xTaskCreate+0x44>
 8005f90:	2300      	movs	r3, #0
 8005f92:	61fb      	str	r3, [r7, #28]
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d017      	beq.n	8005fca <xTaskCreate+0x7a>
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8005fa2:	88fa      	ldrh	r2, [r7, #6]
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	9303      	str	r3, [sp, #12]
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	9302      	str	r3, [sp, #8]
 8005fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fae:	9301      	str	r3, [sp, #4]
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	68b9      	ldr	r1, [r7, #8]
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 f80f 	bl	8005fdc <prvInitialiseNewTask>
 8005fbe:	69f8      	ldr	r0, [r7, #28]
 8005fc0:	f000 f8ac 	bl	800611c <prvAddNewTaskToReadyList>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	61bb      	str	r3, [r7, #24]
 8005fc8:	e002      	b.n	8005fd0 <xTaskCreate+0x80>
 8005fca:	f04f 33ff 	mov.w	r3, #4294967295
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3720      	adds	r7, #32
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <prvInitialiseNewTask>:
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
 8005fe8:	603b      	str	r3, [r7, #0]
 8005fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	f023 0307 	bic.w	r3, r3, #7
 8006002:	61bb      	str	r3, [r7, #24]
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	f003 0307 	and.w	r3, r3, #7
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00b      	beq.n	8006026 <prvInitialiseNewTask+0x4a>
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	bf00      	nop
 8006022:	bf00      	nop
 8006024:	e7fd      	b.n	8006022 <prvInitialiseNewTask+0x46>
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d01f      	beq.n	800606c <prvInitialiseNewTask+0x90>
 800602c:	2300      	movs	r3, #0
 800602e:	61fb      	str	r3, [r7, #28]
 8006030:	e012      	b.n	8006058 <prvInitialiseNewTask+0x7c>
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	4413      	add	r3, r2
 8006038:	7819      	ldrb	r1, [r3, #0]
 800603a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	4413      	add	r3, r2
 8006040:	3334      	adds	r3, #52	@ 0x34
 8006042:	460a      	mov	r2, r1
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	4413      	add	r3, r2
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d006      	beq.n	8006060 <prvInitialiseNewTask+0x84>
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	3301      	adds	r3, #1
 8006056:	61fb      	str	r3, [r7, #28]
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	2b0f      	cmp	r3, #15
 800605c:	d9e9      	bls.n	8006032 <prvInitialiseNewTask+0x56>
 800605e:	e000      	b.n	8006062 <prvInitialiseNewTask+0x86>
 8006060:	bf00      	nop
 8006062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800606a:	e003      	b.n	8006074 <prvInitialiseNewTask+0x98>
 800606c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 8006074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006076:	2b06      	cmp	r3, #6
 8006078:	d901      	bls.n	800607e <prvInitialiseNewTask+0xa2>
 800607a:	2306      	movs	r3, #6
 800607c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006082:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006086:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006088:	645a      	str	r2, [r3, #68]	@ 0x44
 800608a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608c:	2200      	movs	r2, #0
 800608e:	649a      	str	r2, [r3, #72]	@ 0x48
 8006090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006092:	3304      	adds	r3, #4
 8006094:	4618      	mov	r0, r3
 8006096:	f7ff fb83 	bl	80057a0 <vListInitialiseItem>
 800609a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800609c:	3318      	adds	r3, #24
 800609e:	4618      	mov	r0, r3
 80060a0:	f7ff fb7e 	bl	80057a0 <vListInitialiseItem>
 80060a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060a8:	611a      	str	r2, [r3, #16]
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	f1c3 0207 	rsb	r2, r3, #7
 80060b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b2:	619a      	str	r2, [r3, #24]
 80060b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80060ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060bc:	2200      	movs	r2, #0
 80060be:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80060c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	334c      	adds	r3, #76	@ 0x4c
 80060ce:	224c      	movs	r2, #76	@ 0x4c
 80060d0:	2100      	movs	r1, #0
 80060d2:	4618      	mov	r0, r3
 80060d4:	f001 fd00 	bl	8007ad8 <memset>
 80060d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060da:	4a0d      	ldr	r2, [pc, #52]	@ (8006110 <prvInitialiseNewTask+0x134>)
 80060dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80060de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e0:	4a0c      	ldr	r2, [pc, #48]	@ (8006114 <prvInitialiseNewTask+0x138>)
 80060e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80060e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e6:	4a0c      	ldr	r2, [pc, #48]	@ (8006118 <prvInitialiseNewTask+0x13c>)
 80060e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	68f9      	ldr	r1, [r7, #12]
 80060ee:	69b8      	ldr	r0, [r7, #24]
 80060f0:	f000 fe72 	bl	8006dd8 <pxPortInitialiseStack>
 80060f4:	4602      	mov	r2, r0
 80060f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f8:	601a      	str	r2, [r3, #0]
 80060fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d002      	beq.n	8006106 <prvInitialiseNewTask+0x12a>
 8006100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	bf00      	nop
 8006108:	3720      	adds	r7, #32
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	200053e8 	.word	0x200053e8
 8006114:	20005450 	.word	0x20005450
 8006118:	200054b8 	.word	0x200054b8

0800611c <prvAddNewTaskToReadyList>:
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	f000 ff88 	bl	8007038 <vPortEnterCritical>
 8006128:	4b2a      	ldr	r3, [pc, #168]	@ (80061d4 <prvAddNewTaskToReadyList+0xb8>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	3301      	adds	r3, #1
 800612e:	4a29      	ldr	r2, [pc, #164]	@ (80061d4 <prvAddNewTaskToReadyList+0xb8>)
 8006130:	6013      	str	r3, [r2, #0]
 8006132:	4b29      	ldr	r3, [pc, #164]	@ (80061d8 <prvAddNewTaskToReadyList+0xbc>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d109      	bne.n	800614e <prvAddNewTaskToReadyList+0x32>
 800613a:	4a27      	ldr	r2, [pc, #156]	@ (80061d8 <prvAddNewTaskToReadyList+0xbc>)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	4b24      	ldr	r3, [pc, #144]	@ (80061d4 <prvAddNewTaskToReadyList+0xb8>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d110      	bne.n	800616a <prvAddNewTaskToReadyList+0x4e>
 8006148:	f000 fbe4 	bl	8006914 <prvInitialiseTaskLists>
 800614c:	e00d      	b.n	800616a <prvAddNewTaskToReadyList+0x4e>
 800614e:	4b23      	ldr	r3, [pc, #140]	@ (80061dc <prvAddNewTaskToReadyList+0xc0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d109      	bne.n	800616a <prvAddNewTaskToReadyList+0x4e>
 8006156:	4b20      	ldr	r3, [pc, #128]	@ (80061d8 <prvAddNewTaskToReadyList+0xbc>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006160:	429a      	cmp	r2, r3
 8006162:	d802      	bhi.n	800616a <prvAddNewTaskToReadyList+0x4e>
 8006164:	4a1c      	ldr	r2, [pc, #112]	@ (80061d8 <prvAddNewTaskToReadyList+0xbc>)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	4b1d      	ldr	r3, [pc, #116]	@ (80061e0 <prvAddNewTaskToReadyList+0xc4>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3301      	adds	r3, #1
 8006170:	4a1b      	ldr	r2, [pc, #108]	@ (80061e0 <prvAddNewTaskToReadyList+0xc4>)
 8006172:	6013      	str	r3, [r2, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006178:	2201      	movs	r2, #1
 800617a:	409a      	lsls	r2, r3
 800617c:	4b19      	ldr	r3, [pc, #100]	@ (80061e4 <prvAddNewTaskToReadyList+0xc8>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4313      	orrs	r3, r2
 8006182:	4a18      	ldr	r2, [pc, #96]	@ (80061e4 <prvAddNewTaskToReadyList+0xc8>)
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618a:	4613      	mov	r3, r2
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	4413      	add	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	4a15      	ldr	r2, [pc, #84]	@ (80061e8 <prvAddNewTaskToReadyList+0xcc>)
 8006194:	441a      	add	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	3304      	adds	r3, #4
 800619a:	4619      	mov	r1, r3
 800619c:	4610      	mov	r0, r2
 800619e:	f7ff fb0c 	bl	80057ba <vListInsertEnd>
 80061a2:	f000 ff7b 	bl	800709c <vPortExitCritical>
 80061a6:	4b0d      	ldr	r3, [pc, #52]	@ (80061dc <prvAddNewTaskToReadyList+0xc0>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00e      	beq.n	80061cc <prvAddNewTaskToReadyList+0xb0>
 80061ae:	4b0a      	ldr	r3, [pc, #40]	@ (80061d8 <prvAddNewTaskToReadyList+0xbc>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d207      	bcs.n	80061cc <prvAddNewTaskToReadyList+0xb0>
 80061bc:	4b0b      	ldr	r3, [pc, #44]	@ (80061ec <prvAddNewTaskToReadyList+0xd0>)
 80061be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	f3bf 8f6f 	isb	sy
 80061cc:	bf00      	nop
 80061ce:	3708      	adds	r7, #8
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	20000574 	.word	0x20000574
 80061d8:	20000474 	.word	0x20000474
 80061dc:	20000580 	.word	0x20000580
 80061e0:	20000590 	.word	0x20000590
 80061e4:	2000057c 	.word	0x2000057c
 80061e8:	20000478 	.word	0x20000478
 80061ec:	e000ed04 	.word	0xe000ed04

080061f0 <vTaskDelay>:
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	2300      	movs	r3, #0
 80061fa:	60fb      	str	r3, [r7, #12]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d018      	beq.n	8006234 <vTaskDelay+0x44>
 8006202:	4b14      	ldr	r3, [pc, #80]	@ (8006254 <vTaskDelay+0x64>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00b      	beq.n	8006222 <vTaskDelay+0x32>
 800620a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620e:	f383 8811 	msr	BASEPRI, r3
 8006212:	f3bf 8f6f 	isb	sy
 8006216:	f3bf 8f4f 	dsb	sy
 800621a:	60bb      	str	r3, [r7, #8]
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	e7fd      	b.n	800621e <vTaskDelay+0x2e>
 8006222:	f000 f885 	bl	8006330 <vTaskSuspendAll>
 8006226:	2100      	movs	r1, #0
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 fd6f 	bl	8006d0c <prvAddCurrentTaskToDelayedList>
 800622e:	f000 f88d 	bl	800634c <xTaskResumeAll>
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d107      	bne.n	800624a <vTaskDelay+0x5a>
 800623a:	4b07      	ldr	r3, [pc, #28]	@ (8006258 <vTaskDelay+0x68>)
 800623c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	bf00      	nop
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	2000059c 	.word	0x2000059c
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <vTaskStartScheduler>:
 800625c:	b580      	push	{r7, lr}
 800625e:	b08a      	sub	sp, #40	@ 0x28
 8006260:	af04      	add	r7, sp, #16
 8006262:	2300      	movs	r3, #0
 8006264:	60bb      	str	r3, [r7, #8]
 8006266:	2300      	movs	r3, #0
 8006268:	607b      	str	r3, [r7, #4]
 800626a:	463a      	mov	r2, r7
 800626c:	1d39      	adds	r1, r7, #4
 800626e:	f107 0308 	add.w	r3, r7, #8
 8006272:	4618      	mov	r0, r3
 8006274:	f7fa f9c0 	bl	80005f8 <vApplicationGetIdleTaskMemory>
 8006278:	6839      	ldr	r1, [r7, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	9202      	str	r2, [sp, #8]
 8006280:	9301      	str	r3, [sp, #4]
 8006282:	2300      	movs	r3, #0
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	2300      	movs	r3, #0
 8006288:	460a      	mov	r2, r1
 800628a:	4921      	ldr	r1, [pc, #132]	@ (8006310 <vTaskStartScheduler+0xb4>)
 800628c:	4821      	ldr	r0, [pc, #132]	@ (8006314 <vTaskStartScheduler+0xb8>)
 800628e:	f7ff fdff 	bl	8005e90 <xTaskCreateStatic>
 8006292:	4603      	mov	r3, r0
 8006294:	4a20      	ldr	r2, [pc, #128]	@ (8006318 <vTaskStartScheduler+0xbc>)
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	4b1f      	ldr	r3, [pc, #124]	@ (8006318 <vTaskStartScheduler+0xbc>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d002      	beq.n	80062a6 <vTaskStartScheduler+0x4a>
 80062a0:	2301      	movs	r3, #1
 80062a2:	617b      	str	r3, [r7, #20]
 80062a4:	e001      	b.n	80062aa <vTaskStartScheduler+0x4e>
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d11b      	bne.n	80062e8 <vTaskStartScheduler+0x8c>
 80062b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	613b      	str	r3, [r7, #16]
 80062c2:	bf00      	nop
 80062c4:	4b15      	ldr	r3, [pc, #84]	@ (800631c <vTaskStartScheduler+0xc0>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	334c      	adds	r3, #76	@ 0x4c
 80062ca:	4a15      	ldr	r2, [pc, #84]	@ (8006320 <vTaskStartScheduler+0xc4>)
 80062cc:	6013      	str	r3, [r2, #0]
 80062ce:	4b15      	ldr	r3, [pc, #84]	@ (8006324 <vTaskStartScheduler+0xc8>)
 80062d0:	f04f 32ff 	mov.w	r2, #4294967295
 80062d4:	601a      	str	r2, [r3, #0]
 80062d6:	4b14      	ldr	r3, [pc, #80]	@ (8006328 <vTaskStartScheduler+0xcc>)
 80062d8:	2201      	movs	r2, #1
 80062da:	601a      	str	r2, [r3, #0]
 80062dc:	4b13      	ldr	r3, [pc, #76]	@ (800632c <vTaskStartScheduler+0xd0>)
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	f000 fe05 	bl	8006ef0 <xPortStartScheduler>
 80062e6:	e00f      	b.n	8006308 <vTaskStartScheduler+0xac>
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ee:	d10b      	bne.n	8006308 <vTaskStartScheduler+0xac>
 80062f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <vTaskStartScheduler+0xa8>
 8006308:	bf00      	nop
 800630a:	3718      	adds	r7, #24
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	08008af8 	.word	0x08008af8
 8006314:	080068e5 	.word	0x080068e5
 8006318:	20000598 	.word	0x20000598
 800631c:	20000474 	.word	0x20000474
 8006320:	2000001c 	.word	0x2000001c
 8006324:	20000594 	.word	0x20000594
 8006328:	20000580 	.word	0x20000580
 800632c:	20000578 	.word	0x20000578

08006330 <vTaskSuspendAll>:
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
 8006334:	4b04      	ldr	r3, [pc, #16]	@ (8006348 <vTaskSuspendAll+0x18>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	3301      	adds	r3, #1
 800633a:	4a03      	ldr	r2, [pc, #12]	@ (8006348 <vTaskSuspendAll+0x18>)
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	bf00      	nop
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	2000059c 	.word	0x2000059c

0800634c <xTaskResumeAll>:
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	2300      	movs	r3, #0
 8006354:	60fb      	str	r3, [r7, #12]
 8006356:	2300      	movs	r3, #0
 8006358:	60bb      	str	r3, [r7, #8]
 800635a:	4b42      	ldr	r3, [pc, #264]	@ (8006464 <xTaskResumeAll+0x118>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10b      	bne.n	800637a <xTaskResumeAll+0x2e>
 8006362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006366:	f383 8811 	msr	BASEPRI, r3
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	f3bf 8f4f 	dsb	sy
 8006372:	603b      	str	r3, [r7, #0]
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	e7fd      	b.n	8006376 <xTaskResumeAll+0x2a>
 800637a:	f000 fe5d 	bl	8007038 <vPortEnterCritical>
 800637e:	4b39      	ldr	r3, [pc, #228]	@ (8006464 <xTaskResumeAll+0x118>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3b01      	subs	r3, #1
 8006384:	4a37      	ldr	r2, [pc, #220]	@ (8006464 <xTaskResumeAll+0x118>)
 8006386:	6013      	str	r3, [r2, #0]
 8006388:	4b36      	ldr	r3, [pc, #216]	@ (8006464 <xTaskResumeAll+0x118>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d161      	bne.n	8006454 <xTaskResumeAll+0x108>
 8006390:	4b35      	ldr	r3, [pc, #212]	@ (8006468 <xTaskResumeAll+0x11c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d05d      	beq.n	8006454 <xTaskResumeAll+0x108>
 8006398:	e02e      	b.n	80063f8 <xTaskResumeAll+0xac>
 800639a:	4b34      	ldr	r3, [pc, #208]	@ (800646c <xTaskResumeAll+0x120>)
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	60fb      	str	r3, [r7, #12]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3318      	adds	r3, #24
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7ff fa64 	bl	8005874 <uxListRemove>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3304      	adds	r3, #4
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff fa5f 	bl	8005874 <uxListRemove>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ba:	2201      	movs	r2, #1
 80063bc:	409a      	lsls	r2, r3
 80063be:	4b2c      	ldr	r3, [pc, #176]	@ (8006470 <xTaskResumeAll+0x124>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	4a2a      	ldr	r2, [pc, #168]	@ (8006470 <xTaskResumeAll+0x124>)
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063cc:	4613      	mov	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4413      	add	r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	4a27      	ldr	r2, [pc, #156]	@ (8006474 <xTaskResumeAll+0x128>)
 80063d6:	441a      	add	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	3304      	adds	r3, #4
 80063dc:	4619      	mov	r1, r3
 80063de:	4610      	mov	r0, r2
 80063e0:	f7ff f9eb 	bl	80057ba <vListInsertEnd>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e8:	4b23      	ldr	r3, [pc, #140]	@ (8006478 <xTaskResumeAll+0x12c>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d302      	bcc.n	80063f8 <xTaskResumeAll+0xac>
 80063f2:	4b22      	ldr	r3, [pc, #136]	@ (800647c <xTaskResumeAll+0x130>)
 80063f4:	2201      	movs	r2, #1
 80063f6:	601a      	str	r2, [r3, #0]
 80063f8:	4b1c      	ldr	r3, [pc, #112]	@ (800646c <xTaskResumeAll+0x120>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1cc      	bne.n	800639a <xTaskResumeAll+0x4e>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <xTaskResumeAll+0xbe>
 8006406:	f000 fb29 	bl	8006a5c <prvResetNextTaskUnblockTime>
 800640a:	4b1d      	ldr	r3, [pc, #116]	@ (8006480 <xTaskResumeAll+0x134>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	607b      	str	r3, [r7, #4]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d010      	beq.n	8006438 <xTaskResumeAll+0xec>
 8006416:	f000 f837 	bl	8006488 <xTaskIncrementTick>
 800641a:	4603      	mov	r3, r0
 800641c:	2b00      	cmp	r3, #0
 800641e:	d002      	beq.n	8006426 <xTaskResumeAll+0xda>
 8006420:	4b16      	ldr	r3, [pc, #88]	@ (800647c <xTaskResumeAll+0x130>)
 8006422:	2201      	movs	r2, #1
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	3b01      	subs	r3, #1
 800642a:	607b      	str	r3, [r7, #4]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1f1      	bne.n	8006416 <xTaskResumeAll+0xca>
 8006432:	4b13      	ldr	r3, [pc, #76]	@ (8006480 <xTaskResumeAll+0x134>)
 8006434:	2200      	movs	r2, #0
 8006436:	601a      	str	r2, [r3, #0]
 8006438:	4b10      	ldr	r3, [pc, #64]	@ (800647c <xTaskResumeAll+0x130>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d009      	beq.n	8006454 <xTaskResumeAll+0x108>
 8006440:	2301      	movs	r3, #1
 8006442:	60bb      	str	r3, [r7, #8]
 8006444:	4b0f      	ldr	r3, [pc, #60]	@ (8006484 <xTaskResumeAll+0x138>)
 8006446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	f3bf 8f6f 	isb	sy
 8006454:	f000 fe22 	bl	800709c <vPortExitCritical>
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	4618      	mov	r0, r3
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	2000059c 	.word	0x2000059c
 8006468:	20000574 	.word	0x20000574
 800646c:	20000534 	.word	0x20000534
 8006470:	2000057c 	.word	0x2000057c
 8006474:	20000478 	.word	0x20000478
 8006478:	20000474 	.word	0x20000474
 800647c:	20000588 	.word	0x20000588
 8006480:	20000584 	.word	0x20000584
 8006484:	e000ed04 	.word	0xe000ed04

08006488 <xTaskIncrementTick>:
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	2300      	movs	r3, #0
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	4b4f      	ldr	r3, [pc, #316]	@ (80065d0 <xTaskIncrementTick+0x148>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	f040 808f 	bne.w	80065ba <xTaskIncrementTick+0x132>
 800649c:	4b4d      	ldr	r3, [pc, #308]	@ (80065d4 <xTaskIncrementTick+0x14c>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	3301      	adds	r3, #1
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	4a4b      	ldr	r2, [pc, #300]	@ (80065d4 <xTaskIncrementTick+0x14c>)
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d121      	bne.n	80064f4 <xTaskIncrementTick+0x6c>
 80064b0:	4b49      	ldr	r3, [pc, #292]	@ (80065d8 <xTaskIncrementTick+0x150>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00b      	beq.n	80064d2 <xTaskIncrementTick+0x4a>
 80064ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	e7fd      	b.n	80064ce <xTaskIncrementTick+0x46>
 80064d2:	4b41      	ldr	r3, [pc, #260]	@ (80065d8 <xTaskIncrementTick+0x150>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	60fb      	str	r3, [r7, #12]
 80064d8:	4b40      	ldr	r3, [pc, #256]	@ (80065dc <xTaskIncrementTick+0x154>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a3e      	ldr	r2, [pc, #248]	@ (80065d8 <xTaskIncrementTick+0x150>)
 80064de:	6013      	str	r3, [r2, #0]
 80064e0:	4a3e      	ldr	r2, [pc, #248]	@ (80065dc <xTaskIncrementTick+0x154>)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	4b3e      	ldr	r3, [pc, #248]	@ (80065e0 <xTaskIncrementTick+0x158>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	3301      	adds	r3, #1
 80064ec:	4a3c      	ldr	r2, [pc, #240]	@ (80065e0 <xTaskIncrementTick+0x158>)
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	f000 fab4 	bl	8006a5c <prvResetNextTaskUnblockTime>
 80064f4:	4b3b      	ldr	r3, [pc, #236]	@ (80065e4 <xTaskIncrementTick+0x15c>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d348      	bcc.n	8006590 <xTaskIncrementTick+0x108>
 80064fe:	4b36      	ldr	r3, [pc, #216]	@ (80065d8 <xTaskIncrementTick+0x150>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d104      	bne.n	8006512 <xTaskIncrementTick+0x8a>
 8006508:	4b36      	ldr	r3, [pc, #216]	@ (80065e4 <xTaskIncrementTick+0x15c>)
 800650a:	f04f 32ff 	mov.w	r2, #4294967295
 800650e:	601a      	str	r2, [r3, #0]
 8006510:	e03e      	b.n	8006590 <xTaskIncrementTick+0x108>
 8006512:	4b31      	ldr	r3, [pc, #196]	@ (80065d8 <xTaskIncrementTick+0x150>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	60bb      	str	r3, [r7, #8]
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	607b      	str	r3, [r7, #4]
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	429a      	cmp	r2, r3
 8006528:	d203      	bcs.n	8006532 <xTaskIncrementTick+0xaa>
 800652a:	4a2e      	ldr	r2, [pc, #184]	@ (80065e4 <xTaskIncrementTick+0x15c>)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	e02e      	b.n	8006590 <xTaskIncrementTick+0x108>
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	3304      	adds	r3, #4
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff f99c 	bl	8005874 <uxListRemove>
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006540:	2b00      	cmp	r3, #0
 8006542:	d004      	beq.n	800654e <xTaskIncrementTick+0xc6>
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	3318      	adds	r3, #24
 8006548:	4618      	mov	r0, r3
 800654a:	f7ff f993 	bl	8005874 <uxListRemove>
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006552:	2201      	movs	r2, #1
 8006554:	409a      	lsls	r2, r3
 8006556:	4b24      	ldr	r3, [pc, #144]	@ (80065e8 <xTaskIncrementTick+0x160>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4313      	orrs	r3, r2
 800655c:	4a22      	ldr	r2, [pc, #136]	@ (80065e8 <xTaskIncrementTick+0x160>)
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006564:	4613      	mov	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4a1f      	ldr	r2, [pc, #124]	@ (80065ec <xTaskIncrementTick+0x164>)
 800656e:	441a      	add	r2, r3
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	3304      	adds	r3, #4
 8006574:	4619      	mov	r1, r3
 8006576:	4610      	mov	r0, r2
 8006578:	f7ff f91f 	bl	80057ba <vListInsertEnd>
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006580:	4b1b      	ldr	r3, [pc, #108]	@ (80065f0 <xTaskIncrementTick+0x168>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006586:	429a      	cmp	r2, r3
 8006588:	d3b9      	bcc.n	80064fe <xTaskIncrementTick+0x76>
 800658a:	2301      	movs	r3, #1
 800658c:	617b      	str	r3, [r7, #20]
 800658e:	e7b6      	b.n	80064fe <xTaskIncrementTick+0x76>
 8006590:	4b17      	ldr	r3, [pc, #92]	@ (80065f0 <xTaskIncrementTick+0x168>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006596:	4915      	ldr	r1, [pc, #84]	@ (80065ec <xTaskIncrementTick+0x164>)
 8006598:	4613      	mov	r3, r2
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	4413      	add	r3, r2
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	440b      	add	r3, r1
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d901      	bls.n	80065ac <xTaskIncrementTick+0x124>
 80065a8:	2301      	movs	r3, #1
 80065aa:	617b      	str	r3, [r7, #20]
 80065ac:	4b11      	ldr	r3, [pc, #68]	@ (80065f4 <xTaskIncrementTick+0x16c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d007      	beq.n	80065c4 <xTaskIncrementTick+0x13c>
 80065b4:	2301      	movs	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
 80065b8:	e004      	b.n	80065c4 <xTaskIncrementTick+0x13c>
 80065ba:	4b0f      	ldr	r3, [pc, #60]	@ (80065f8 <xTaskIncrementTick+0x170>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3301      	adds	r3, #1
 80065c0:	4a0d      	ldr	r2, [pc, #52]	@ (80065f8 <xTaskIncrementTick+0x170>)
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	4618      	mov	r0, r3
 80065c8:	3718      	adds	r7, #24
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	2000059c 	.word	0x2000059c
 80065d4:	20000578 	.word	0x20000578
 80065d8:	2000052c 	.word	0x2000052c
 80065dc:	20000530 	.word	0x20000530
 80065e0:	2000058c 	.word	0x2000058c
 80065e4:	20000594 	.word	0x20000594
 80065e8:	2000057c 	.word	0x2000057c
 80065ec:	20000478 	.word	0x20000478
 80065f0:	20000474 	.word	0x20000474
 80065f4:	20000588 	.word	0x20000588
 80065f8:	20000584 	.word	0x20000584

080065fc <vTaskSwitchContext>:
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	4b2a      	ldr	r3, [pc, #168]	@ (80066ac <vTaskSwitchContext+0xb0>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <vTaskSwitchContext+0x16>
 800660a:	4b29      	ldr	r3, [pc, #164]	@ (80066b0 <vTaskSwitchContext+0xb4>)
 800660c:	2201      	movs	r2, #1
 800660e:	601a      	str	r2, [r3, #0]
 8006610:	e045      	b.n	800669e <vTaskSwitchContext+0xa2>
 8006612:	4b27      	ldr	r3, [pc, #156]	@ (80066b0 <vTaskSwitchContext+0xb4>)
 8006614:	2200      	movs	r2, #0
 8006616:	601a      	str	r2, [r3, #0]
 8006618:	4b26      	ldr	r3, [pc, #152]	@ (80066b4 <vTaskSwitchContext+0xb8>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	60fb      	str	r3, [r7, #12]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	fab3 f383 	clz	r3, r3
 8006624:	72fb      	strb	r3, [r7, #11]
 8006626:	7afb      	ldrb	r3, [r7, #11]
 8006628:	f1c3 031f 	rsb	r3, r3, #31
 800662c:	617b      	str	r3, [r7, #20]
 800662e:	4922      	ldr	r1, [pc, #136]	@ (80066b8 <vTaskSwitchContext+0xbc>)
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4613      	mov	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4413      	add	r3, r2
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	440b      	add	r3, r1
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10b      	bne.n	800665a <vTaskSwitchContext+0x5e>
 8006642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006646:	f383 8811 	msr	BASEPRI, r3
 800664a:	f3bf 8f6f 	isb	sy
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	607b      	str	r3, [r7, #4]
 8006654:	bf00      	nop
 8006656:	bf00      	nop
 8006658:	e7fd      	b.n	8006656 <vTaskSwitchContext+0x5a>
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4613      	mov	r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	4413      	add	r3, r2
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4a14      	ldr	r2, [pc, #80]	@ (80066b8 <vTaskSwitchContext+0xbc>)
 8006666:	4413      	add	r3, r2
 8006668:	613b      	str	r3, [r7, #16]
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	605a      	str	r2, [r3, #4]
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	3308      	adds	r3, #8
 800667c:	429a      	cmp	r2, r3
 800667e:	d104      	bne.n	800668a <vTaskSwitchContext+0x8e>
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	605a      	str	r2, [r3, #4]
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	4a0a      	ldr	r2, [pc, #40]	@ (80066bc <vTaskSwitchContext+0xc0>)
 8006692:	6013      	str	r3, [r2, #0]
 8006694:	4b09      	ldr	r3, [pc, #36]	@ (80066bc <vTaskSwitchContext+0xc0>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	334c      	adds	r3, #76	@ 0x4c
 800669a:	4a09      	ldr	r2, [pc, #36]	@ (80066c0 <vTaskSwitchContext+0xc4>)
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	bf00      	nop
 80066a0:	371c      	adds	r7, #28
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	2000059c 	.word	0x2000059c
 80066b0:	20000588 	.word	0x20000588
 80066b4:	2000057c 	.word	0x2000057c
 80066b8:	20000478 	.word	0x20000478
 80066bc:	20000474 	.word	0x20000474
 80066c0:	2000001c 	.word	0x2000001c

080066c4 <vTaskPlaceOnEventList>:
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d10b      	bne.n	80066ec <vTaskPlaceOnEventList+0x28>
 80066d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d8:	f383 8811 	msr	BASEPRI, r3
 80066dc:	f3bf 8f6f 	isb	sy
 80066e0:	f3bf 8f4f 	dsb	sy
 80066e4:	60fb      	str	r3, [r7, #12]
 80066e6:	bf00      	nop
 80066e8:	bf00      	nop
 80066ea:	e7fd      	b.n	80066e8 <vTaskPlaceOnEventList+0x24>
 80066ec:	4b07      	ldr	r3, [pc, #28]	@ (800670c <vTaskPlaceOnEventList+0x48>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3318      	adds	r3, #24
 80066f2:	4619      	mov	r1, r3
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7ff f884 	bl	8005802 <vListInsert>
 80066fa:	2101      	movs	r1, #1
 80066fc:	6838      	ldr	r0, [r7, #0]
 80066fe:	f000 fb05 	bl	8006d0c <prvAddCurrentTaskToDelayedList>
 8006702:	bf00      	nop
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	20000474 	.word	0x20000474

08006710 <xTaskRemoveFromEventList>:
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	613b      	str	r3, [r7, #16]
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10b      	bne.n	800673e <xTaskRemoveFromEventList+0x2e>
 8006726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	60fb      	str	r3, [r7, #12]
 8006738:	bf00      	nop
 800673a:	bf00      	nop
 800673c:	e7fd      	b.n	800673a <xTaskRemoveFromEventList+0x2a>
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	3318      	adds	r3, #24
 8006742:	4618      	mov	r0, r3
 8006744:	f7ff f896 	bl	8005874 <uxListRemove>
 8006748:	4b1d      	ldr	r3, [pc, #116]	@ (80067c0 <xTaskRemoveFromEventList+0xb0>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d11c      	bne.n	800678a <xTaskRemoveFromEventList+0x7a>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	3304      	adds	r3, #4
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff f88d 	bl	8005874 <uxListRemove>
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675e:	2201      	movs	r2, #1
 8006760:	409a      	lsls	r2, r3
 8006762:	4b18      	ldr	r3, [pc, #96]	@ (80067c4 <xTaskRemoveFromEventList+0xb4>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4313      	orrs	r3, r2
 8006768:	4a16      	ldr	r2, [pc, #88]	@ (80067c4 <xTaskRemoveFromEventList+0xb4>)
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4a13      	ldr	r2, [pc, #76]	@ (80067c8 <xTaskRemoveFromEventList+0xb8>)
 800677a:	441a      	add	r2, r3
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	3304      	adds	r3, #4
 8006780:	4619      	mov	r1, r3
 8006782:	4610      	mov	r0, r2
 8006784:	f7ff f819 	bl	80057ba <vListInsertEnd>
 8006788:	e005      	b.n	8006796 <xTaskRemoveFromEventList+0x86>
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	3318      	adds	r3, #24
 800678e:	4619      	mov	r1, r3
 8006790:	480e      	ldr	r0, [pc, #56]	@ (80067cc <xTaskRemoveFromEventList+0xbc>)
 8006792:	f7ff f812 	bl	80057ba <vListInsertEnd>
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800679a:	4b0d      	ldr	r3, [pc, #52]	@ (80067d0 <xTaskRemoveFromEventList+0xc0>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d905      	bls.n	80067b0 <xTaskRemoveFromEventList+0xa0>
 80067a4:	2301      	movs	r3, #1
 80067a6:	617b      	str	r3, [r7, #20]
 80067a8:	4b0a      	ldr	r3, [pc, #40]	@ (80067d4 <xTaskRemoveFromEventList+0xc4>)
 80067aa:	2201      	movs	r2, #1
 80067ac:	601a      	str	r2, [r3, #0]
 80067ae:	e001      	b.n	80067b4 <xTaskRemoveFromEventList+0xa4>
 80067b0:	2300      	movs	r3, #0
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	4618      	mov	r0, r3
 80067b8:	3718      	adds	r7, #24
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	2000059c 	.word	0x2000059c
 80067c4:	2000057c 	.word	0x2000057c
 80067c8:	20000478 	.word	0x20000478
 80067cc:	20000534 	.word	0x20000534
 80067d0:	20000474 	.word	0x20000474
 80067d4:	20000588 	.word	0x20000588

080067d8 <vTaskInternalSetTimeOutState>:
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	4b06      	ldr	r3, [pc, #24]	@ (80067fc <vTaskInternalSetTimeOutState+0x24>)
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	4b05      	ldr	r3, [pc, #20]	@ (8006800 <vTaskInternalSetTimeOutState+0x28>)
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	605a      	str	r2, [r3, #4]
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr
 80067fc:	2000058c 	.word	0x2000058c
 8006800:	20000578 	.word	0x20000578

08006804 <xTaskCheckForTimeOut>:
 8006804:	b580      	push	{r7, lr}
 8006806:	b088      	sub	sp, #32
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <xTaskCheckForTimeOut+0x28>
 8006814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	613b      	str	r3, [r7, #16]
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	e7fd      	b.n	8006828 <xTaskCheckForTimeOut+0x24>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10b      	bne.n	800684a <xTaskCheckForTimeOut+0x46>
 8006832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	bf00      	nop
 8006846:	bf00      	nop
 8006848:	e7fd      	b.n	8006846 <xTaskCheckForTimeOut+0x42>
 800684a:	f000 fbf5 	bl	8007038 <vPortEnterCritical>
 800684e:	4b1d      	ldr	r3, [pc, #116]	@ (80068c4 <xTaskCheckForTimeOut+0xc0>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	61bb      	str	r3, [r7, #24]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	69ba      	ldr	r2, [r7, #24]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	617b      	str	r3, [r7, #20]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006866:	d102      	bne.n	800686e <xTaskCheckForTimeOut+0x6a>
 8006868:	2300      	movs	r3, #0
 800686a:	61fb      	str	r3, [r7, #28]
 800686c:	e023      	b.n	80068b6 <xTaskCheckForTimeOut+0xb2>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	4b15      	ldr	r3, [pc, #84]	@ (80068c8 <xTaskCheckForTimeOut+0xc4>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	429a      	cmp	r2, r3
 8006878:	d007      	beq.n	800688a <xTaskCheckForTimeOut+0x86>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	69ba      	ldr	r2, [r7, #24]
 8006880:	429a      	cmp	r2, r3
 8006882:	d302      	bcc.n	800688a <xTaskCheckForTimeOut+0x86>
 8006884:	2301      	movs	r3, #1
 8006886:	61fb      	str	r3, [r7, #28]
 8006888:	e015      	b.n	80068b6 <xTaskCheckForTimeOut+0xb2>
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	429a      	cmp	r2, r3
 8006892:	d20b      	bcs.n	80068ac <xTaskCheckForTimeOut+0xa8>
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	1ad2      	subs	r2, r2, r3
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	601a      	str	r2, [r3, #0]
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7ff ff99 	bl	80067d8 <vTaskInternalSetTimeOutState>
 80068a6:	2300      	movs	r3, #0
 80068a8:	61fb      	str	r3, [r7, #28]
 80068aa:	e004      	b.n	80068b6 <xTaskCheckForTimeOut+0xb2>
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	2200      	movs	r2, #0
 80068b0:	601a      	str	r2, [r3, #0]
 80068b2:	2301      	movs	r3, #1
 80068b4:	61fb      	str	r3, [r7, #28]
 80068b6:	f000 fbf1 	bl	800709c <vPortExitCritical>
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	4618      	mov	r0, r3
 80068be:	3720      	adds	r7, #32
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	20000578 	.word	0x20000578
 80068c8:	2000058c 	.word	0x2000058c

080068cc <vTaskMissedYield>:
 80068cc:	b480      	push	{r7}
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	4b03      	ldr	r3, [pc, #12]	@ (80068e0 <vTaskMissedYield+0x14>)
 80068d2:	2201      	movs	r2, #1
 80068d4:	601a      	str	r2, [r3, #0]
 80068d6:	bf00      	nop
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr
 80068e0:	20000588 	.word	0x20000588

080068e4 <prvIdleTask>:
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	f000 f852 	bl	8006994 <prvCheckTasksWaitingTermination>
 80068f0:	4b06      	ldr	r3, [pc, #24]	@ (800690c <prvIdleTask+0x28>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d9f9      	bls.n	80068ec <prvIdleTask+0x8>
 80068f8:	4b05      	ldr	r3, [pc, #20]	@ (8006910 <prvIdleTask+0x2c>)
 80068fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068fe:	601a      	str	r2, [r3, #0]
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	e7f0      	b.n	80068ec <prvIdleTask+0x8>
 800690a:	bf00      	nop
 800690c:	20000478 	.word	0x20000478
 8006910:	e000ed04 	.word	0xe000ed04

08006914 <prvInitialiseTaskLists>:
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	2300      	movs	r3, #0
 800691c:	607b      	str	r3, [r7, #4]
 800691e:	e00c      	b.n	800693a <prvInitialiseTaskLists+0x26>
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	4413      	add	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4a12      	ldr	r2, [pc, #72]	@ (8006974 <prvInitialiseTaskLists+0x60>)
 800692c:	4413      	add	r3, r2
 800692e:	4618      	mov	r0, r3
 8006930:	f7fe ff16 	bl	8005760 <vListInitialise>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3301      	adds	r3, #1
 8006938:	607b      	str	r3, [r7, #4]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b06      	cmp	r3, #6
 800693e:	d9ef      	bls.n	8006920 <prvInitialiseTaskLists+0xc>
 8006940:	480d      	ldr	r0, [pc, #52]	@ (8006978 <prvInitialiseTaskLists+0x64>)
 8006942:	f7fe ff0d 	bl	8005760 <vListInitialise>
 8006946:	480d      	ldr	r0, [pc, #52]	@ (800697c <prvInitialiseTaskLists+0x68>)
 8006948:	f7fe ff0a 	bl	8005760 <vListInitialise>
 800694c:	480c      	ldr	r0, [pc, #48]	@ (8006980 <prvInitialiseTaskLists+0x6c>)
 800694e:	f7fe ff07 	bl	8005760 <vListInitialise>
 8006952:	480c      	ldr	r0, [pc, #48]	@ (8006984 <prvInitialiseTaskLists+0x70>)
 8006954:	f7fe ff04 	bl	8005760 <vListInitialise>
 8006958:	480b      	ldr	r0, [pc, #44]	@ (8006988 <prvInitialiseTaskLists+0x74>)
 800695a:	f7fe ff01 	bl	8005760 <vListInitialise>
 800695e:	4b0b      	ldr	r3, [pc, #44]	@ (800698c <prvInitialiseTaskLists+0x78>)
 8006960:	4a05      	ldr	r2, [pc, #20]	@ (8006978 <prvInitialiseTaskLists+0x64>)
 8006962:	601a      	str	r2, [r3, #0]
 8006964:	4b0a      	ldr	r3, [pc, #40]	@ (8006990 <prvInitialiseTaskLists+0x7c>)
 8006966:	4a05      	ldr	r2, [pc, #20]	@ (800697c <prvInitialiseTaskLists+0x68>)
 8006968:	601a      	str	r2, [r3, #0]
 800696a:	bf00      	nop
 800696c:	3708      	adds	r7, #8
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	20000478 	.word	0x20000478
 8006978:	20000504 	.word	0x20000504
 800697c:	20000518 	.word	0x20000518
 8006980:	20000534 	.word	0x20000534
 8006984:	20000548 	.word	0x20000548
 8006988:	20000560 	.word	0x20000560
 800698c:	2000052c 	.word	0x2000052c
 8006990:	20000530 	.word	0x20000530

08006994 <prvCheckTasksWaitingTermination>:
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	e019      	b.n	80069d0 <prvCheckTasksWaitingTermination+0x3c>
 800699c:	f000 fb4c 	bl	8007038 <vPortEnterCritical>
 80069a0:	4b10      	ldr	r3, [pc, #64]	@ (80069e4 <prvCheckTasksWaitingTermination+0x50>)
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	607b      	str	r3, [r7, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	3304      	adds	r3, #4
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7fe ff61 	bl	8005874 <uxListRemove>
 80069b2:	4b0d      	ldr	r3, [pc, #52]	@ (80069e8 <prvCheckTasksWaitingTermination+0x54>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3b01      	subs	r3, #1
 80069b8:	4a0b      	ldr	r2, [pc, #44]	@ (80069e8 <prvCheckTasksWaitingTermination+0x54>)
 80069ba:	6013      	str	r3, [r2, #0]
 80069bc:	4b0b      	ldr	r3, [pc, #44]	@ (80069ec <prvCheckTasksWaitingTermination+0x58>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	3b01      	subs	r3, #1
 80069c2:	4a0a      	ldr	r2, [pc, #40]	@ (80069ec <prvCheckTasksWaitingTermination+0x58>)
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	f000 fb69 	bl	800709c <vPortExitCritical>
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f810 	bl	80069f0 <prvDeleteTCB>
 80069d0:	4b06      	ldr	r3, [pc, #24]	@ (80069ec <prvCheckTasksWaitingTermination+0x58>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1e1      	bne.n	800699c <prvCheckTasksWaitingTermination+0x8>
 80069d8:	bf00      	nop
 80069da:	bf00      	nop
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	20000548 	.word	0x20000548
 80069e8:	20000574 	.word	0x20000574
 80069ec:	2000055c 	.word	0x2000055c

080069f0 <prvDeleteTCB>:
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	334c      	adds	r3, #76	@ 0x4c
 80069fc:	4618      	mov	r0, r3
 80069fe:	f001 f883 	bl	8007b08 <_reclaim_reent>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d108      	bne.n	8006a1e <prvDeleteTCB+0x2e>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a10:	4618      	mov	r0, r3
 8006a12:	f000 fd01 	bl	8007418 <vPortFree>
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fcfe 	bl	8007418 <vPortFree>
 8006a1c:	e019      	b.n	8006a52 <prvDeleteTCB+0x62>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d103      	bne.n	8006a30 <prvDeleteTCB+0x40>
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 fcf5 	bl	8007418 <vPortFree>
 8006a2e:	e010      	b.n	8006a52 <prvDeleteTCB+0x62>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d00b      	beq.n	8006a52 <prvDeleteTCB+0x62>
 8006a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3e:	f383 8811 	msr	BASEPRI, r3
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	f3bf 8f4f 	dsb	sy
 8006a4a:	60fb      	str	r3, [r7, #12]
 8006a4c:	bf00      	nop
 8006a4e:	bf00      	nop
 8006a50:	e7fd      	b.n	8006a4e <prvDeleteTCB+0x5e>
 8006a52:	bf00      	nop
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
	...

08006a5c <prvResetNextTaskUnblockTime>:
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	4b0c      	ldr	r3, [pc, #48]	@ (8006a94 <prvResetNextTaskUnblockTime+0x38>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d104      	bne.n	8006a76 <prvResetNextTaskUnblockTime+0x1a>
 8006a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a98 <prvResetNextTaskUnblockTime+0x3c>)
 8006a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a72:	601a      	str	r2, [r3, #0]
 8006a74:	e008      	b.n	8006a88 <prvResetNextTaskUnblockTime+0x2c>
 8006a76:	4b07      	ldr	r3, [pc, #28]	@ (8006a94 <prvResetNextTaskUnblockTime+0x38>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	607b      	str	r3, [r7, #4]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	4a04      	ldr	r2, [pc, #16]	@ (8006a98 <prvResetNextTaskUnblockTime+0x3c>)
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	2000052c 	.word	0x2000052c
 8006a98:	20000594 	.word	0x20000594

08006a9c <xTaskGetSchedulerState>:
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad0 <xTaskGetSchedulerState+0x34>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d102      	bne.n	8006ab0 <xTaskGetSchedulerState+0x14>
 8006aaa:	2301      	movs	r3, #1
 8006aac:	607b      	str	r3, [r7, #4]
 8006aae:	e008      	b.n	8006ac2 <xTaskGetSchedulerState+0x26>
 8006ab0:	4b08      	ldr	r3, [pc, #32]	@ (8006ad4 <xTaskGetSchedulerState+0x38>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d102      	bne.n	8006abe <xTaskGetSchedulerState+0x22>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	607b      	str	r3, [r7, #4]
 8006abc:	e001      	b.n	8006ac2 <xTaskGetSchedulerState+0x26>
 8006abe:	2300      	movs	r3, #0
 8006ac0:	607b      	str	r3, [r7, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr
 8006ad0:	20000580 	.word	0x20000580
 8006ad4:	2000059c 	.word	0x2000059c

08006ad8 <xTaskPriorityInherit>:
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	60bb      	str	r3, [r7, #8]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	60fb      	str	r3, [r7, #12]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d05e      	beq.n	8006bac <xTaskPriorityInherit+0xd4>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af2:	4b31      	ldr	r3, [pc, #196]	@ (8006bb8 <xTaskPriorityInherit+0xe0>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d24e      	bcs.n	8006b9a <xTaskPriorityInherit+0xc2>
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	db06      	blt.n	8006b12 <xTaskPriorityInherit+0x3a>
 8006b04:	4b2c      	ldr	r3, [pc, #176]	@ (8006bb8 <xTaskPriorityInherit+0xe0>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0a:	f1c3 0207 	rsb	r2, r3, #7
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	619a      	str	r2, [r3, #24]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	6959      	ldr	r1, [r3, #20]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4413      	add	r3, r2
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	4a26      	ldr	r2, [pc, #152]	@ (8006bbc <xTaskPriorityInherit+0xe4>)
 8006b24:	4413      	add	r3, r2
 8006b26:	4299      	cmp	r1, r3
 8006b28:	d12f      	bne.n	8006b8a <xTaskPriorityInherit+0xb2>
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fe fea0 	bl	8005874 <uxListRemove>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d10a      	bne.n	8006b50 <xTaskPriorityInherit+0x78>
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3e:	2201      	movs	r2, #1
 8006b40:	fa02 f303 	lsl.w	r3, r2, r3
 8006b44:	43da      	mvns	r2, r3
 8006b46:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc0 <xTaskPriorityInherit+0xe8>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	4a1c      	ldr	r2, [pc, #112]	@ (8006bc0 <xTaskPriorityInherit+0xe8>)
 8006b4e:	6013      	str	r3, [r2, #0]
 8006b50:	4b19      	ldr	r3, [pc, #100]	@ (8006bb8 <xTaskPriorityInherit+0xe0>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	2201      	movs	r2, #1
 8006b60:	409a      	lsls	r2, r3
 8006b62:	4b17      	ldr	r3, [pc, #92]	@ (8006bc0 <xTaskPriorityInherit+0xe8>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	4a15      	ldr	r2, [pc, #84]	@ (8006bc0 <xTaskPriorityInherit+0xe8>)
 8006b6a:	6013      	str	r3, [r2, #0]
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4a10      	ldr	r2, [pc, #64]	@ (8006bbc <xTaskPriorityInherit+0xe4>)
 8006b7a:	441a      	add	r2, r3
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	3304      	adds	r3, #4
 8006b80:	4619      	mov	r1, r3
 8006b82:	4610      	mov	r0, r2
 8006b84:	f7fe fe19 	bl	80057ba <vListInsertEnd>
 8006b88:	e004      	b.n	8006b94 <xTaskPriorityInherit+0xbc>
 8006b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb8 <xTaskPriorityInherit+0xe0>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006b94:	2301      	movs	r3, #1
 8006b96:	60fb      	str	r3, [r7, #12]
 8006b98:	e008      	b.n	8006bac <xTaskPriorityInherit+0xd4>
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b9e:	4b06      	ldr	r3, [pc, #24]	@ (8006bb8 <xTaskPriorityInherit+0xe0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d201      	bcs.n	8006bac <xTaskPriorityInherit+0xd4>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	60fb      	str	r3, [r7, #12]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	20000474 	.word	0x20000474
 8006bbc:	20000478 	.word	0x20000478
 8006bc0:	2000057c 	.word	0x2000057c

08006bc4 <vTaskPriorityDisinheritAfterTimeout>:
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b088      	sub	sp, #32
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	61bb      	str	r3, [r7, #24]
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	617b      	str	r3, [r7, #20]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d079      	beq.n	8006cd0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10b      	bne.n	8006bfc <vTaskPriorityDisinheritAfterTimeout+0x38>
 8006be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	60fb      	str	r3, [r7, #12]
 8006bf6:	bf00      	nop
 8006bf8:	bf00      	nop
 8006bfa:	e7fd      	b.n	8006bf8 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c00:	683a      	ldr	r2, [r7, #0]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d902      	bls.n	8006c0c <vTaskPriorityDisinheritAfterTimeout+0x48>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	61fb      	str	r3, [r7, #28]
 8006c0a:	e002      	b.n	8006c12 <vTaskPriorityDisinheritAfterTimeout+0x4e>
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c10:	61fb      	str	r3, [r7, #28]
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	69fa      	ldr	r2, [r7, #28]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d059      	beq.n	8006cd0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d154      	bne.n	8006cd0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
 8006c26:	4b2c      	ldr	r3, [pc, #176]	@ (8006cd8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	69ba      	ldr	r2, [r7, #24]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d10b      	bne.n	8006c48 <vTaskPriorityDisinheritAfterTimeout+0x84>
 8006c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	60bb      	str	r3, [r7, #8]
 8006c42:	bf00      	nop
 8006c44:	bf00      	nop
 8006c46:	e7fd      	b.n	8006c44 <vTaskPriorityDisinheritAfterTimeout+0x80>
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4c:	613b      	str	r3, [r7, #16]
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	69fa      	ldr	r2, [r7, #28]
 8006c52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	699b      	ldr	r3, [r3, #24]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	db04      	blt.n	8006c66 <vTaskPriorityDisinheritAfterTimeout+0xa2>
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	f1c3 0207 	rsb	r2, r3, #7
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	619a      	str	r2, [r3, #24]
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	6959      	ldr	r1, [r3, #20]
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	4413      	add	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4a19      	ldr	r2, [pc, #100]	@ (8006cdc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006c76:	4413      	add	r3, r2
 8006c78:	4299      	cmp	r1, r3
 8006c7a:	d129      	bne.n	8006cd0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7fe fdf7 	bl	8005874 <uxListRemove>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10a      	bne.n	8006ca2 <vTaskPriorityDisinheritAfterTimeout+0xde>
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c90:	2201      	movs	r2, #1
 8006c92:	fa02 f303 	lsl.w	r3, r2, r3
 8006c96:	43da      	mvns	r2, r3
 8006c98:	4b11      	ldr	r3, [pc, #68]	@ (8006ce0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	4a10      	ldr	r2, [pc, #64]	@ (8006ce0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006ca0:	6013      	str	r3, [r2, #0]
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	409a      	lsls	r2, r3
 8006caa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	4a0b      	ldr	r2, [pc, #44]	@ (8006ce0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	69bb      	ldr	r3, [r7, #24]
 8006cb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cb8:	4613      	mov	r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	4413      	add	r3, r2
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	4a06      	ldr	r2, [pc, #24]	@ (8006cdc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006cc2:	441a      	add	r2, r3
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	3304      	adds	r3, #4
 8006cc8:	4619      	mov	r1, r3
 8006cca:	4610      	mov	r0, r2
 8006ccc:	f7fe fd75 	bl	80057ba <vListInsertEnd>
 8006cd0:	bf00      	nop
 8006cd2:	3720      	adds	r7, #32
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	20000474 	.word	0x20000474
 8006cdc:	20000478 	.word	0x20000478
 8006ce0:	2000057c 	.word	0x2000057c

08006ce4 <pvTaskIncrementMutexHeldCount>:
 8006ce4:	b480      	push	{r7}
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	4b07      	ldr	r3, [pc, #28]	@ (8006d08 <pvTaskIncrementMutexHeldCount+0x24>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d004      	beq.n	8006cfa <pvTaskIncrementMutexHeldCount+0x16>
 8006cf0:	4b05      	ldr	r3, [pc, #20]	@ (8006d08 <pvTaskIncrementMutexHeldCount+0x24>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006cf6:	3201      	adds	r2, #1
 8006cf8:	649a      	str	r2, [r3, #72]	@ 0x48
 8006cfa:	4b03      	ldr	r3, [pc, #12]	@ (8006d08 <pvTaskIncrementMutexHeldCount+0x24>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4618      	mov	r0, r3
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr
 8006d08:	20000474 	.word	0x20000474

08006d0c <prvAddCurrentTaskToDelayedList>:
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
 8006d16:	4b29      	ldr	r3, [pc, #164]	@ (8006dbc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	4b28      	ldr	r3, [pc, #160]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	3304      	adds	r3, #4
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7fe fda6 	bl	8005874 <uxListRemove>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10b      	bne.n	8006d46 <prvAddCurrentTaskToDelayedList+0x3a>
 8006d2e:	4b24      	ldr	r3, [pc, #144]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d34:	2201      	movs	r2, #1
 8006d36:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3a:	43da      	mvns	r2, r3
 8006d3c:	4b21      	ldr	r3, [pc, #132]	@ (8006dc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4013      	ands	r3, r2
 8006d42:	4a20      	ldr	r2, [pc, #128]	@ (8006dc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d44:	6013      	str	r3, [r2, #0]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4c:	d10a      	bne.n	8006d64 <prvAddCurrentTaskToDelayedList+0x58>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d007      	beq.n	8006d64 <prvAddCurrentTaskToDelayedList+0x58>
 8006d54:	4b1a      	ldr	r3, [pc, #104]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3304      	adds	r3, #4
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	481a      	ldr	r0, [pc, #104]	@ (8006dc8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006d5e:	f7fe fd2c 	bl	80057ba <vListInsertEnd>
 8006d62:	e026      	b.n	8006db2 <prvAddCurrentTaskToDelayedList+0xa6>
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4413      	add	r3, r2
 8006d6a:	60bb      	str	r3, [r7, #8]
 8006d6c:	4b14      	ldr	r3, [pc, #80]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	605a      	str	r2, [r3, #4]
 8006d74:	68ba      	ldr	r2, [r7, #8]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d209      	bcs.n	8006d90 <prvAddCurrentTaskToDelayedList+0x84>
 8006d7c:	4b13      	ldr	r3, [pc, #76]	@ (8006dcc <prvAddCurrentTaskToDelayedList+0xc0>)
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	4b0f      	ldr	r3, [pc, #60]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3304      	adds	r3, #4
 8006d86:	4619      	mov	r1, r3
 8006d88:	4610      	mov	r0, r2
 8006d8a:	f7fe fd3a 	bl	8005802 <vListInsert>
 8006d8e:	e010      	b.n	8006db2 <prvAddCurrentTaskToDelayedList+0xa6>
 8006d90:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	3304      	adds	r3, #4
 8006d9a:	4619      	mov	r1, r3
 8006d9c:	4610      	mov	r0, r2
 8006d9e:	f7fe fd30 	bl	8005802 <vListInsert>
 8006da2:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d202      	bcs.n	8006db2 <prvAddCurrentTaskToDelayedList+0xa6>
 8006dac:	4a09      	ldr	r2, [pc, #36]	@ (8006dd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	6013      	str	r3, [r2, #0]
 8006db2:	bf00      	nop
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	20000578 	.word	0x20000578
 8006dc0:	20000474 	.word	0x20000474
 8006dc4:	2000057c 	.word	0x2000057c
 8006dc8:	20000560 	.word	0x20000560
 8006dcc:	20000530 	.word	0x20000530
 8006dd0:	2000052c 	.word	0x2000052c
 8006dd4:	20000594 	.word	0x20000594

08006dd8 <pxPortInitialiseStack>:
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	607a      	str	r2, [r7, #4]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	3b04      	subs	r3, #4
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006df0:	601a      	str	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	3b04      	subs	r3, #4
 8006df6:	60fb      	str	r3, [r7, #12]
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f023 0201 	bic.w	r2, r3, #1
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	601a      	str	r2, [r3, #0]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	3b04      	subs	r3, #4
 8006e06:	60fb      	str	r3, [r7, #12]
 8006e08:	4a0c      	ldr	r2, [pc, #48]	@ (8006e3c <pxPortInitialiseStack+0x64>)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	601a      	str	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	3b14      	subs	r3, #20
 8006e12:	60fb      	str	r3, [r7, #12]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	601a      	str	r2, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	3b04      	subs	r3, #4
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f06f 0202 	mvn.w	r2, #2
 8006e26:	601a      	str	r2, [r3, #0]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3b20      	subs	r3, #32
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	4618      	mov	r0, r3
 8006e32:	3714      	adds	r7, #20
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	08006e41 	.word	0x08006e41

08006e40 <prvTaskExitError>:
 8006e40:	b480      	push	{r7}
 8006e42:	b085      	sub	sp, #20
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	2300      	movs	r3, #0
 8006e48:	607b      	str	r3, [r7, #4]
 8006e4a:	4b13      	ldr	r3, [pc, #76]	@ (8006e98 <prvTaskExitError+0x58>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e52:	d00b      	beq.n	8006e6c <prvTaskExitError+0x2c>
 8006e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	60fb      	str	r3, [r7, #12]
 8006e66:	bf00      	nop
 8006e68:	bf00      	nop
 8006e6a:	e7fd      	b.n	8006e68 <prvTaskExitError+0x28>
 8006e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e70:	f383 8811 	msr	BASEPRI, r3
 8006e74:	f3bf 8f6f 	isb	sy
 8006e78:	f3bf 8f4f 	dsb	sy
 8006e7c:	60bb      	str	r3, [r7, #8]
 8006e7e:	bf00      	nop
 8006e80:	bf00      	nop
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0fc      	beq.n	8006e82 <prvTaskExitError+0x42>
 8006e88:	bf00      	nop
 8006e8a:	bf00      	nop
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	2000000c 	.word	0x2000000c
 8006e9c:	00000000 	.word	0x00000000

08006ea0 <SVC_Handler>:
 8006ea0:	4b07      	ldr	r3, [pc, #28]	@ (8006ec0 <pxCurrentTCBConst2>)
 8006ea2:	6819      	ldr	r1, [r3, #0]
 8006ea4:	6808      	ldr	r0, [r1, #0]
 8006ea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eaa:	f380 8809 	msr	PSP, r0
 8006eae:	f3bf 8f6f 	isb	sy
 8006eb2:	f04f 0000 	mov.w	r0, #0
 8006eb6:	f380 8811 	msr	BASEPRI, r0
 8006eba:	4770      	bx	lr
 8006ebc:	f3af 8000 	nop.w

08006ec0 <pxCurrentTCBConst2>:
 8006ec0:	20000474 	.word	0x20000474
 8006ec4:	bf00      	nop
 8006ec6:	bf00      	nop

08006ec8 <prvPortStartFirstTask>:
 8006ec8:	4808      	ldr	r0, [pc, #32]	@ (8006eec <prvPortStartFirstTask+0x24>)
 8006eca:	6800      	ldr	r0, [r0, #0]
 8006ecc:	6800      	ldr	r0, [r0, #0]
 8006ece:	f380 8808 	msr	MSP, r0
 8006ed2:	f04f 0000 	mov.w	r0, #0
 8006ed6:	f380 8814 	msr	CONTROL, r0
 8006eda:	b662      	cpsie	i
 8006edc:	b661      	cpsie	f
 8006ede:	f3bf 8f4f 	dsb	sy
 8006ee2:	f3bf 8f6f 	isb	sy
 8006ee6:	df00      	svc	0
 8006ee8:	bf00      	nop
 8006eea:	bf00      	nop
 8006eec:	e000ed08 	.word	0xe000ed08

08006ef0 <xPortStartScheduler>:
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b086      	sub	sp, #24
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	4b47      	ldr	r3, [pc, #284]	@ (8007014 <xPortStartScheduler+0x124>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a47      	ldr	r2, [pc, #284]	@ (8007018 <xPortStartScheduler+0x128>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d10b      	bne.n	8006f18 <xPortStartScheduler+0x28>
 8006f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f04:	f383 8811 	msr	BASEPRI, r3
 8006f08:	f3bf 8f6f 	isb	sy
 8006f0c:	f3bf 8f4f 	dsb	sy
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	bf00      	nop
 8006f14:	bf00      	nop
 8006f16:	e7fd      	b.n	8006f14 <xPortStartScheduler+0x24>
 8006f18:	4b3e      	ldr	r3, [pc, #248]	@ (8007014 <xPortStartScheduler+0x124>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a3f      	ldr	r2, [pc, #252]	@ (800701c <xPortStartScheduler+0x12c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d10b      	bne.n	8006f3a <xPortStartScheduler+0x4a>
 8006f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f26:	f383 8811 	msr	BASEPRI, r3
 8006f2a:	f3bf 8f6f 	isb	sy
 8006f2e:	f3bf 8f4f 	dsb	sy
 8006f32:	613b      	str	r3, [r7, #16]
 8006f34:	bf00      	nop
 8006f36:	bf00      	nop
 8006f38:	e7fd      	b.n	8006f36 <xPortStartScheduler+0x46>
 8006f3a:	4b39      	ldr	r3, [pc, #228]	@ (8007020 <xPortStartScheduler+0x130>)
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	607b      	str	r3, [r7, #4]
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	22ff      	movs	r2, #255	@ 0xff
 8006f4a:	701a      	strb	r2, [r3, #0]
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	70fb      	strb	r3, [r7, #3]
 8006f54:	78fb      	ldrb	r3, [r7, #3]
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006f5c:	b2da      	uxtb	r2, r3
 8006f5e:	4b31      	ldr	r3, [pc, #196]	@ (8007024 <xPortStartScheduler+0x134>)
 8006f60:	701a      	strb	r2, [r3, #0]
 8006f62:	4b31      	ldr	r3, [pc, #196]	@ (8007028 <xPortStartScheduler+0x138>)
 8006f64:	2207      	movs	r2, #7
 8006f66:	601a      	str	r2, [r3, #0]
 8006f68:	e009      	b.n	8006f7e <xPortStartScheduler+0x8e>
 8006f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8007028 <xPortStartScheduler+0x138>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	4a2d      	ldr	r2, [pc, #180]	@ (8007028 <xPortStartScheduler+0x138>)
 8006f72:	6013      	str	r3, [r2, #0]
 8006f74:	78fb      	ldrb	r3, [r7, #3]
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	70fb      	strb	r3, [r7, #3]
 8006f7e:	78fb      	ldrb	r3, [r7, #3]
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f86:	2b80      	cmp	r3, #128	@ 0x80
 8006f88:	d0ef      	beq.n	8006f6a <xPortStartScheduler+0x7a>
 8006f8a:	4b27      	ldr	r3, [pc, #156]	@ (8007028 <xPortStartScheduler+0x138>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f1c3 0307 	rsb	r3, r3, #7
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d00b      	beq.n	8006fae <xPortStartScheduler+0xbe>
 8006f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9a:	f383 8811 	msr	BASEPRI, r3
 8006f9e:	f3bf 8f6f 	isb	sy
 8006fa2:	f3bf 8f4f 	dsb	sy
 8006fa6:	60bb      	str	r3, [r7, #8]
 8006fa8:	bf00      	nop
 8006faa:	bf00      	nop
 8006fac:	e7fd      	b.n	8006faa <xPortStartScheduler+0xba>
 8006fae:	4b1e      	ldr	r3, [pc, #120]	@ (8007028 <xPortStartScheduler+0x138>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	021b      	lsls	r3, r3, #8
 8006fb4:	4a1c      	ldr	r2, [pc, #112]	@ (8007028 <xPortStartScheduler+0x138>)
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8007028 <xPortStartScheduler+0x138>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006fc0:	4a19      	ldr	r2, [pc, #100]	@ (8007028 <xPortStartScheduler+0x138>)
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	701a      	strb	r2, [r3, #0]
 8006fcc:	4b17      	ldr	r3, [pc, #92]	@ (800702c <xPortStartScheduler+0x13c>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a16      	ldr	r2, [pc, #88]	@ (800702c <xPortStartScheduler+0x13c>)
 8006fd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	4b14      	ldr	r3, [pc, #80]	@ (800702c <xPortStartScheduler+0x13c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a13      	ldr	r2, [pc, #76]	@ (800702c <xPortStartScheduler+0x13c>)
 8006fde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006fe2:	6013      	str	r3, [r2, #0]
 8006fe4:	f000 f8da 	bl	800719c <vPortSetupTimerInterrupt>
 8006fe8:	4b11      	ldr	r3, [pc, #68]	@ (8007030 <xPortStartScheduler+0x140>)
 8006fea:	2200      	movs	r2, #0
 8006fec:	601a      	str	r2, [r3, #0]
 8006fee:	f000 f8f9 	bl	80071e4 <vPortEnableVFP>
 8006ff2:	4b10      	ldr	r3, [pc, #64]	@ (8007034 <xPortStartScheduler+0x144>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a0f      	ldr	r2, [pc, #60]	@ (8007034 <xPortStartScheduler+0x144>)
 8006ff8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	f7ff ff63 	bl	8006ec8 <prvPortStartFirstTask>
 8007002:	f7ff fafb 	bl	80065fc <vTaskSwitchContext>
 8007006:	f7ff ff1b 	bl	8006e40 <prvTaskExitError>
 800700a:	2300      	movs	r3, #0
 800700c:	4618      	mov	r0, r3
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	e000ed00 	.word	0xe000ed00
 8007018:	410fc271 	.word	0x410fc271
 800701c:	410fc270 	.word	0x410fc270
 8007020:	e000e400 	.word	0xe000e400
 8007024:	200005a0 	.word	0x200005a0
 8007028:	200005a4 	.word	0x200005a4
 800702c:	e000ed20 	.word	0xe000ed20
 8007030:	2000000c 	.word	0x2000000c
 8007034:	e000ef34 	.word	0xe000ef34

08007038 <vPortEnterCritical>:
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007042:	f383 8811 	msr	BASEPRI, r3
 8007046:	f3bf 8f6f 	isb	sy
 800704a:	f3bf 8f4f 	dsb	sy
 800704e:	607b      	str	r3, [r7, #4]
 8007050:	bf00      	nop
 8007052:	4b10      	ldr	r3, [pc, #64]	@ (8007094 <vPortEnterCritical+0x5c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3301      	adds	r3, #1
 8007058:	4a0e      	ldr	r2, [pc, #56]	@ (8007094 <vPortEnterCritical+0x5c>)
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	4b0d      	ldr	r3, [pc, #52]	@ (8007094 <vPortEnterCritical+0x5c>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d110      	bne.n	8007086 <vPortEnterCritical+0x4e>
 8007064:	4b0c      	ldr	r3, [pc, #48]	@ (8007098 <vPortEnterCritical+0x60>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00b      	beq.n	8007086 <vPortEnterCritical+0x4e>
 800706e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	f3bf 8f6f 	isb	sy
 800707a:	f3bf 8f4f 	dsb	sy
 800707e:	603b      	str	r3, [r7, #0]
 8007080:	bf00      	nop
 8007082:	bf00      	nop
 8007084:	e7fd      	b.n	8007082 <vPortEnterCritical+0x4a>
 8007086:	bf00      	nop
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	2000000c 	.word	0x2000000c
 8007098:	e000ed04 	.word	0xe000ed04

0800709c <vPortExitCritical>:
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	4b12      	ldr	r3, [pc, #72]	@ (80070ec <vPortExitCritical+0x50>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10b      	bne.n	80070c2 <vPortExitCritical+0x26>
 80070aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ae:	f383 8811 	msr	BASEPRI, r3
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	607b      	str	r3, [r7, #4]
 80070bc:	bf00      	nop
 80070be:	bf00      	nop
 80070c0:	e7fd      	b.n	80070be <vPortExitCritical+0x22>
 80070c2:	4b0a      	ldr	r3, [pc, #40]	@ (80070ec <vPortExitCritical+0x50>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	3b01      	subs	r3, #1
 80070c8:	4a08      	ldr	r2, [pc, #32]	@ (80070ec <vPortExitCritical+0x50>)
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	4b07      	ldr	r3, [pc, #28]	@ (80070ec <vPortExitCritical+0x50>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d105      	bne.n	80070e0 <vPortExitCritical+0x44>
 80070d4:	2300      	movs	r3, #0
 80070d6:	603b      	str	r3, [r7, #0]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	f383 8811 	msr	BASEPRI, r3
 80070de:	bf00      	nop
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	2000000c 	.word	0x2000000c

080070f0 <PendSV_Handler>:
 80070f0:	f3ef 8009 	mrs	r0, PSP
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	4b15      	ldr	r3, [pc, #84]	@ (8007150 <pxCurrentTCBConst>)
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	f01e 0f10 	tst.w	lr, #16
 8007100:	bf08      	it	eq
 8007102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710a:	6010      	str	r0, [r2, #0]
 800710c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007110:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007114:	f380 8811 	msr	BASEPRI, r0
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	f3bf 8f6f 	isb	sy
 8007120:	f7ff fa6c 	bl	80065fc <vTaskSwitchContext>
 8007124:	f04f 0000 	mov.w	r0, #0
 8007128:	f380 8811 	msr	BASEPRI, r0
 800712c:	bc09      	pop	{r0, r3}
 800712e:	6819      	ldr	r1, [r3, #0]
 8007130:	6808      	ldr	r0, [r1, #0]
 8007132:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007136:	f01e 0f10 	tst.w	lr, #16
 800713a:	bf08      	it	eq
 800713c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007140:	f380 8809 	msr	PSP, r0
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	f3af 8000 	nop.w

08007150 <pxCurrentTCBConst>:
 8007150:	20000474 	.word	0x20000474
 8007154:	bf00      	nop
 8007156:	bf00      	nop

08007158 <SysTick_Handler>:
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	607b      	str	r3, [r7, #4]
 8007170:	bf00      	nop
 8007172:	f7ff f989 	bl	8006488 <xTaskIncrementTick>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d003      	beq.n	8007184 <SysTick_Handler+0x2c>
 800717c:	4b06      	ldr	r3, [pc, #24]	@ (8007198 <SysTick_Handler+0x40>)
 800717e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	2300      	movs	r3, #0
 8007186:	603b      	str	r3, [r7, #0]
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	bf00      	nop
 8007190:	bf00      	nop
 8007192:	3708      	adds	r7, #8
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	e000ed04 	.word	0xe000ed04

0800719c <vPortSetupTimerInterrupt>:
 800719c:	b480      	push	{r7}
 800719e:	af00      	add	r7, sp, #0
 80071a0:	4b0b      	ldr	r3, [pc, #44]	@ (80071d0 <vPortSetupTimerInterrupt+0x34>)
 80071a2:	2200      	movs	r2, #0
 80071a4:	601a      	str	r2, [r3, #0]
 80071a6:	4b0b      	ldr	r3, [pc, #44]	@ (80071d4 <vPortSetupTimerInterrupt+0x38>)
 80071a8:	2200      	movs	r2, #0
 80071aa:	601a      	str	r2, [r3, #0]
 80071ac:	4b0a      	ldr	r3, [pc, #40]	@ (80071d8 <vPortSetupTimerInterrupt+0x3c>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a0a      	ldr	r2, [pc, #40]	@ (80071dc <vPortSetupTimerInterrupt+0x40>)
 80071b2:	fba2 2303 	umull	r2, r3, r2, r3
 80071b6:	099b      	lsrs	r3, r3, #6
 80071b8:	4a09      	ldr	r2, [pc, #36]	@ (80071e0 <vPortSetupTimerInterrupt+0x44>)
 80071ba:	3b01      	subs	r3, #1
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	4b04      	ldr	r3, [pc, #16]	@ (80071d0 <vPortSetupTimerInterrupt+0x34>)
 80071c0:	2207      	movs	r2, #7
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	bf00      	nop
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop
 80071d0:	e000e010 	.word	0xe000e010
 80071d4:	e000e018 	.word	0xe000e018
 80071d8:	20000000 	.word	0x20000000
 80071dc:	10624dd3 	.word	0x10624dd3
 80071e0:	e000e014 	.word	0xe000e014

080071e4 <vPortEnableVFP>:
 80071e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80071f4 <vPortEnableVFP+0x10>
 80071e8:	6801      	ldr	r1, [r0, #0]
 80071ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80071ee:	6001      	str	r1, [r0, #0]
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	e000ed88 	.word	0xe000ed88

080071f8 <vPortValidateInterruptPriority>:
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	f3ef 8305 	mrs	r3, IPSR
 8007202:	60fb      	str	r3, [r7, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b0f      	cmp	r3, #15
 8007208:	d915      	bls.n	8007236 <vPortValidateInterruptPriority+0x3e>
 800720a:	4a18      	ldr	r2, [pc, #96]	@ (800726c <vPortValidateInterruptPriority+0x74>)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	4413      	add	r3, r2
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	72fb      	strb	r3, [r7, #11]
 8007214:	4b16      	ldr	r3, [pc, #88]	@ (8007270 <vPortValidateInterruptPriority+0x78>)
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	7afa      	ldrb	r2, [r7, #11]
 800721a:	429a      	cmp	r2, r3
 800721c:	d20b      	bcs.n	8007236 <vPortValidateInterruptPriority+0x3e>
 800721e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	607b      	str	r3, [r7, #4]
 8007230:	bf00      	nop
 8007232:	bf00      	nop
 8007234:	e7fd      	b.n	8007232 <vPortValidateInterruptPriority+0x3a>
 8007236:	4b0f      	ldr	r3, [pc, #60]	@ (8007274 <vPortValidateInterruptPriority+0x7c>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800723e:	4b0e      	ldr	r3, [pc, #56]	@ (8007278 <vPortValidateInterruptPriority+0x80>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	429a      	cmp	r2, r3
 8007244:	d90b      	bls.n	800725e <vPortValidateInterruptPriority+0x66>
 8007246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724a:	f383 8811 	msr	BASEPRI, r3
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f3bf 8f4f 	dsb	sy
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	bf00      	nop
 800725a:	bf00      	nop
 800725c:	e7fd      	b.n	800725a <vPortValidateInterruptPriority+0x62>
 800725e:	bf00      	nop
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	e000e3f0 	.word	0xe000e3f0
 8007270:	200005a0 	.word	0x200005a0
 8007274:	e000ed0c 	.word	0xe000ed0c
 8007278:	200005a4 	.word	0x200005a4

0800727c <pvPortMalloc>:
 800727c:	b580      	push	{r7, lr}
 800727e:	b08a      	sub	sp, #40	@ 0x28
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	2300      	movs	r3, #0
 8007286:	61fb      	str	r3, [r7, #28]
 8007288:	f7ff f852 	bl	8006330 <vTaskSuspendAll>
 800728c:	4b5c      	ldr	r3, [pc, #368]	@ (8007400 <pvPortMalloc+0x184>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <pvPortMalloc+0x1c>
 8007294:	f000 f924 	bl	80074e0 <prvHeapInit>
 8007298:	4b5a      	ldr	r3, [pc, #360]	@ (8007404 <pvPortMalloc+0x188>)
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4013      	ands	r3, r2
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f040 8095 	bne.w	80073d0 <pvPortMalloc+0x154>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d01e      	beq.n	80072ea <pvPortMalloc+0x6e>
 80072ac:	2208      	movs	r2, #8
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4413      	add	r3, r2
 80072b2:	607b      	str	r3, [r7, #4]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f003 0307 	and.w	r3, r3, #7
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d015      	beq.n	80072ea <pvPortMalloc+0x6e>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f023 0307 	bic.w	r3, r3, #7
 80072c4:	3308      	adds	r3, #8
 80072c6:	607b      	str	r3, [r7, #4]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f003 0307 	and.w	r3, r3, #7
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00b      	beq.n	80072ea <pvPortMalloc+0x6e>
 80072d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d6:	f383 8811 	msr	BASEPRI, r3
 80072da:	f3bf 8f6f 	isb	sy
 80072de:	f3bf 8f4f 	dsb	sy
 80072e2:	617b      	str	r3, [r7, #20]
 80072e4:	bf00      	nop
 80072e6:	bf00      	nop
 80072e8:	e7fd      	b.n	80072e6 <pvPortMalloc+0x6a>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d06f      	beq.n	80073d0 <pvPortMalloc+0x154>
 80072f0:	4b45      	ldr	r3, [pc, #276]	@ (8007408 <pvPortMalloc+0x18c>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d86a      	bhi.n	80073d0 <pvPortMalloc+0x154>
 80072fa:	4b44      	ldr	r3, [pc, #272]	@ (800740c <pvPortMalloc+0x190>)
 80072fc:	623b      	str	r3, [r7, #32]
 80072fe:	4b43      	ldr	r3, [pc, #268]	@ (800740c <pvPortMalloc+0x190>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	627b      	str	r3, [r7, #36]	@ 0x24
 8007304:	e004      	b.n	8007310 <pvPortMalloc+0x94>
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	623b      	str	r3, [r7, #32]
 800730a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	429a      	cmp	r2, r3
 8007318:	d903      	bls.n	8007322 <pvPortMalloc+0xa6>
 800731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1f1      	bne.n	8007306 <pvPortMalloc+0x8a>
 8007322:	4b37      	ldr	r3, [pc, #220]	@ (8007400 <pvPortMalloc+0x184>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007328:	429a      	cmp	r2, r3
 800732a:	d051      	beq.n	80073d0 <pvPortMalloc+0x154>
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2208      	movs	r2, #8
 8007332:	4413      	add	r3, r2
 8007334:	61fb      	str	r3, [r7, #28]
 8007336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	6a3b      	ldr	r3, [r7, #32]
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	685a      	ldr	r2, [r3, #4]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	1ad2      	subs	r2, r2, r3
 8007346:	2308      	movs	r3, #8
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	429a      	cmp	r2, r3
 800734c:	d920      	bls.n	8007390 <pvPortMalloc+0x114>
 800734e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4413      	add	r3, r2
 8007354:	61bb      	str	r3, [r7, #24]
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	f003 0307 	and.w	r3, r3, #7
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00b      	beq.n	8007378 <pvPortMalloc+0xfc>
 8007360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	613b      	str	r3, [r7, #16]
 8007372:	bf00      	nop
 8007374:	bf00      	nop
 8007376:	e7fd      	b.n	8007374 <pvPortMalloc+0xf8>
 8007378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	1ad2      	subs	r2, r2, r3
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	605a      	str	r2, [r3, #4]
 8007384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	605a      	str	r2, [r3, #4]
 800738a:	69b8      	ldr	r0, [r7, #24]
 800738c:	f000 f90a 	bl	80075a4 <prvInsertBlockIntoFreeList>
 8007390:	4b1d      	ldr	r3, [pc, #116]	@ (8007408 <pvPortMalloc+0x18c>)
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	4a1b      	ldr	r2, [pc, #108]	@ (8007408 <pvPortMalloc+0x18c>)
 800739c:	6013      	str	r3, [r2, #0]
 800739e:	4b1a      	ldr	r3, [pc, #104]	@ (8007408 <pvPortMalloc+0x18c>)
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007410 <pvPortMalloc+0x194>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d203      	bcs.n	80073b2 <pvPortMalloc+0x136>
 80073aa:	4b17      	ldr	r3, [pc, #92]	@ (8007408 <pvPortMalloc+0x18c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a18      	ldr	r2, [pc, #96]	@ (8007410 <pvPortMalloc+0x194>)
 80073b0:	6013      	str	r3, [r2, #0]
 80073b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	4b13      	ldr	r3, [pc, #76]	@ (8007404 <pvPortMalloc+0x188>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	431a      	orrs	r2, r3
 80073bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073be:	605a      	str	r2, [r3, #4]
 80073c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	4b13      	ldr	r3, [pc, #76]	@ (8007414 <pvPortMalloc+0x198>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3301      	adds	r3, #1
 80073cc:	4a11      	ldr	r2, [pc, #68]	@ (8007414 <pvPortMalloc+0x198>)
 80073ce:	6013      	str	r3, [r2, #0]
 80073d0:	f7fe ffbc 	bl	800634c <xTaskResumeAll>
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	f003 0307 	and.w	r3, r3, #7
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00b      	beq.n	80073f6 <pvPortMalloc+0x17a>
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	bf00      	nop
 80073f2:	bf00      	nop
 80073f4:	e7fd      	b.n	80073f2 <pvPortMalloc+0x176>
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	4618      	mov	r0, r3
 80073fa:	3728      	adds	r7, #40	@ 0x28
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	200053d0 	.word	0x200053d0
 8007404:	200053e4 	.word	0x200053e4
 8007408:	200053d4 	.word	0x200053d4
 800740c:	200053c8 	.word	0x200053c8
 8007410:	200053d8 	.word	0x200053d8
 8007414:	200053dc 	.word	0x200053dc

08007418 <vPortFree>:
 8007418:	b580      	push	{r7, lr}
 800741a:	b086      	sub	sp, #24
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d04f      	beq.n	80074ca <vPortFree+0xb2>
 800742a:	2308      	movs	r3, #8
 800742c:	425b      	negs	r3, r3
 800742e:	697a      	ldr	r2, [r7, #20]
 8007430:	4413      	add	r3, r2
 8007432:	617b      	str	r3, [r7, #20]
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	613b      	str	r3, [r7, #16]
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	4b25      	ldr	r3, [pc, #148]	@ (80074d4 <vPortFree+0xbc>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4013      	ands	r3, r2
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10b      	bne.n	800745e <vPortFree+0x46>
 8007446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800744a:	f383 8811 	msr	BASEPRI, r3
 800744e:	f3bf 8f6f 	isb	sy
 8007452:	f3bf 8f4f 	dsb	sy
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	bf00      	nop
 800745a:	bf00      	nop
 800745c:	e7fd      	b.n	800745a <vPortFree+0x42>
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00b      	beq.n	800747e <vPortFree+0x66>
 8007466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800746a:	f383 8811 	msr	BASEPRI, r3
 800746e:	f3bf 8f6f 	isb	sy
 8007472:	f3bf 8f4f 	dsb	sy
 8007476:	60bb      	str	r3, [r7, #8]
 8007478:	bf00      	nop
 800747a:	bf00      	nop
 800747c:	e7fd      	b.n	800747a <vPortFree+0x62>
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	685a      	ldr	r2, [r3, #4]
 8007482:	4b14      	ldr	r3, [pc, #80]	@ (80074d4 <vPortFree+0xbc>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4013      	ands	r3, r2
 8007488:	2b00      	cmp	r3, #0
 800748a:	d01e      	beq.n	80074ca <vPortFree+0xb2>
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d11a      	bne.n	80074ca <vPortFree+0xb2>
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	685a      	ldr	r2, [r3, #4]
 8007498:	4b0e      	ldr	r3, [pc, #56]	@ (80074d4 <vPortFree+0xbc>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	43db      	mvns	r3, r3
 800749e:	401a      	ands	r2, r3
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	605a      	str	r2, [r3, #4]
 80074a4:	f7fe ff44 	bl	8006330 <vTaskSuspendAll>
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	685a      	ldr	r2, [r3, #4]
 80074ac:	4b0a      	ldr	r3, [pc, #40]	@ (80074d8 <vPortFree+0xc0>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4413      	add	r3, r2
 80074b2:	4a09      	ldr	r2, [pc, #36]	@ (80074d8 <vPortFree+0xc0>)
 80074b4:	6013      	str	r3, [r2, #0]
 80074b6:	6938      	ldr	r0, [r7, #16]
 80074b8:	f000 f874 	bl	80075a4 <prvInsertBlockIntoFreeList>
 80074bc:	4b07      	ldr	r3, [pc, #28]	@ (80074dc <vPortFree+0xc4>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	3301      	adds	r3, #1
 80074c2:	4a06      	ldr	r2, [pc, #24]	@ (80074dc <vPortFree+0xc4>)
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	f7fe ff41 	bl	800634c <xTaskResumeAll>
 80074ca:	bf00      	nop
 80074cc:	3718      	adds	r7, #24
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	200053e4 	.word	0x200053e4
 80074d8:	200053d4 	.word	0x200053d4
 80074dc:	200053e0 	.word	0x200053e0

080074e0 <prvHeapInit>:
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80074ea:	60bb      	str	r3, [r7, #8]
 80074ec:	4b27      	ldr	r3, [pc, #156]	@ (800758c <prvHeapInit+0xac>)
 80074ee:	60fb      	str	r3, [r7, #12]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f003 0307 	and.w	r3, r3, #7
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00c      	beq.n	8007514 <prvHeapInit+0x34>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	3307      	adds	r3, #7
 80074fe:	60fb      	str	r3, [r7, #12]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0307 	bic.w	r3, r3, #7
 8007506:	60fb      	str	r3, [r7, #12]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	4a1f      	ldr	r2, [pc, #124]	@ (800758c <prvHeapInit+0xac>)
 8007510:	4413      	add	r3, r2
 8007512:	60bb      	str	r3, [r7, #8]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	607b      	str	r3, [r7, #4]
 8007518:	4a1d      	ldr	r2, [pc, #116]	@ (8007590 <prvHeapInit+0xb0>)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	4b1c      	ldr	r3, [pc, #112]	@ (8007590 <prvHeapInit+0xb0>)
 8007520:	2200      	movs	r2, #0
 8007522:	605a      	str	r2, [r3, #4]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	4413      	add	r3, r2
 800752a:	60fb      	str	r3, [r7, #12]
 800752c:	2208      	movs	r2, #8
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	1a9b      	subs	r3, r3, r2
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0307 	bic.w	r3, r3, #7
 800753a:	60fb      	str	r3, [r7, #12]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	4a15      	ldr	r2, [pc, #84]	@ (8007594 <prvHeapInit+0xb4>)
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	4b14      	ldr	r3, [pc, #80]	@ (8007594 <prvHeapInit+0xb4>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2200      	movs	r2, #0
 8007548:	605a      	str	r2, [r3, #4]
 800754a:	4b12      	ldr	r3, [pc, #72]	@ (8007594 <prvHeapInit+0xb4>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2200      	movs	r2, #0
 8007550:	601a      	str	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	603b      	str	r3, [r7, #0]
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	1ad2      	subs	r2, r2, r3
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	605a      	str	r2, [r3, #4]
 8007560:	4b0c      	ldr	r3, [pc, #48]	@ (8007594 <prvHeapInit+0xb4>)
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	4a0a      	ldr	r2, [pc, #40]	@ (8007598 <prvHeapInit+0xb8>)
 800756e:	6013      	str	r3, [r2, #0]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	4a09      	ldr	r2, [pc, #36]	@ (800759c <prvHeapInit+0xbc>)
 8007576:	6013      	str	r3, [r2, #0]
 8007578:	4b09      	ldr	r3, [pc, #36]	@ (80075a0 <prvHeapInit+0xc0>)
 800757a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800757e:	601a      	str	r2, [r3, #0]
 8007580:	bf00      	nop
 8007582:	3714      	adds	r7, #20
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	200005a8 	.word	0x200005a8
 8007590:	200053c8 	.word	0x200053c8
 8007594:	200053d0 	.word	0x200053d0
 8007598:	200053d8 	.word	0x200053d8
 800759c:	200053d4 	.word	0x200053d4
 80075a0:	200053e4 	.word	0x200053e4

080075a4 <prvInsertBlockIntoFreeList>:
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	4b28      	ldr	r3, [pc, #160]	@ (8007650 <prvInsertBlockIntoFreeList+0xac>)
 80075ae:	60fb      	str	r3, [r7, #12]
 80075b0:	e002      	b.n	80075b8 <prvInsertBlockIntoFreeList+0x14>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	60fb      	str	r3, [r7, #12]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d8f7      	bhi.n	80075b2 <prvInsertBlockIntoFreeList+0xe>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	60bb      	str	r3, [r7, #8]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	4413      	add	r3, r2
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d108      	bne.n	80075e6 <prvInsertBlockIntoFreeList+0x42>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	685a      	ldr	r2, [r3, #4]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	441a      	add	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	605a      	str	r2, [r3, #4]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	607b      	str	r3, [r7, #4]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	60bb      	str	r3, [r7, #8]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	68ba      	ldr	r2, [r7, #8]
 80075f0:	441a      	add	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d118      	bne.n	800762c <prvInsertBlockIntoFreeList+0x88>
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	4b15      	ldr	r3, [pc, #84]	@ (8007654 <prvInsertBlockIntoFreeList+0xb0>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	429a      	cmp	r2, r3
 8007604:	d00d      	beq.n	8007622 <prvInsertBlockIntoFreeList+0x7e>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	685a      	ldr	r2, [r3, #4]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	441a      	add	r2, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	605a      	str	r2, [r3, #4]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	e008      	b.n	8007634 <prvInsertBlockIntoFreeList+0x90>
 8007622:	4b0c      	ldr	r3, [pc, #48]	@ (8007654 <prvInsertBlockIntoFreeList+0xb0>)
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	601a      	str	r2, [r3, #0]
 800762a:	e003      	b.n	8007634 <prvInsertBlockIntoFreeList+0x90>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	429a      	cmp	r2, r3
 800763a:	d002      	beq.n	8007642 <prvInsertBlockIntoFreeList+0x9e>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	601a      	str	r2, [r3, #0]
 8007642:	bf00      	nop
 8007644:	3714      	adds	r7, #20
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
 800764e:	bf00      	nop
 8007650:	200053c8 	.word	0x200053c8
 8007654:	200053d0 	.word	0x200053d0

08007658 <std>:
 8007658:	2300      	movs	r3, #0
 800765a:	b510      	push	{r4, lr}
 800765c:	4604      	mov	r4, r0
 800765e:	e9c0 3300 	strd	r3, r3, [r0]
 8007662:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007666:	6083      	str	r3, [r0, #8]
 8007668:	8181      	strh	r1, [r0, #12]
 800766a:	6643      	str	r3, [r0, #100]	@ 0x64
 800766c:	81c2      	strh	r2, [r0, #14]
 800766e:	6183      	str	r3, [r0, #24]
 8007670:	4619      	mov	r1, r3
 8007672:	2208      	movs	r2, #8
 8007674:	305c      	adds	r0, #92	@ 0x5c
 8007676:	f000 fa2f 	bl	8007ad8 <memset>
 800767a:	4b0d      	ldr	r3, [pc, #52]	@ (80076b0 <std+0x58>)
 800767c:	6263      	str	r3, [r4, #36]	@ 0x24
 800767e:	4b0d      	ldr	r3, [pc, #52]	@ (80076b4 <std+0x5c>)
 8007680:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007682:	4b0d      	ldr	r3, [pc, #52]	@ (80076b8 <std+0x60>)
 8007684:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007686:	4b0d      	ldr	r3, [pc, #52]	@ (80076bc <std+0x64>)
 8007688:	6323      	str	r3, [r4, #48]	@ 0x30
 800768a:	4b0d      	ldr	r3, [pc, #52]	@ (80076c0 <std+0x68>)
 800768c:	6224      	str	r4, [r4, #32]
 800768e:	429c      	cmp	r4, r3
 8007690:	d006      	beq.n	80076a0 <std+0x48>
 8007692:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007696:	4294      	cmp	r4, r2
 8007698:	d002      	beq.n	80076a0 <std+0x48>
 800769a:	33d0      	adds	r3, #208	@ 0xd0
 800769c:	429c      	cmp	r4, r3
 800769e:	d105      	bne.n	80076ac <std+0x54>
 80076a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076a8:	f000 baec 	b.w	8007c84 <__retarget_lock_init_recursive>
 80076ac:	bd10      	pop	{r4, pc}
 80076ae:	bf00      	nop
 80076b0:	08007929 	.word	0x08007929
 80076b4:	0800794b 	.word	0x0800794b
 80076b8:	08007983 	.word	0x08007983
 80076bc:	080079a7 	.word	0x080079a7
 80076c0:	200053e8 	.word	0x200053e8

080076c4 <stdio_exit_handler>:
 80076c4:	4a02      	ldr	r2, [pc, #8]	@ (80076d0 <stdio_exit_handler+0xc>)
 80076c6:	4903      	ldr	r1, [pc, #12]	@ (80076d4 <stdio_exit_handler+0x10>)
 80076c8:	4803      	ldr	r0, [pc, #12]	@ (80076d8 <stdio_exit_handler+0x14>)
 80076ca:	f000 b869 	b.w	80077a0 <_fwalk_sglue>
 80076ce:	bf00      	nop
 80076d0:	20000010 	.word	0x20000010
 80076d4:	080087ed 	.word	0x080087ed
 80076d8:	20000020 	.word	0x20000020

080076dc <cleanup_stdio>:
 80076dc:	6841      	ldr	r1, [r0, #4]
 80076de:	4b0c      	ldr	r3, [pc, #48]	@ (8007710 <cleanup_stdio+0x34>)
 80076e0:	4299      	cmp	r1, r3
 80076e2:	b510      	push	{r4, lr}
 80076e4:	4604      	mov	r4, r0
 80076e6:	d001      	beq.n	80076ec <cleanup_stdio+0x10>
 80076e8:	f001 f880 	bl	80087ec <_fflush_r>
 80076ec:	68a1      	ldr	r1, [r4, #8]
 80076ee:	4b09      	ldr	r3, [pc, #36]	@ (8007714 <cleanup_stdio+0x38>)
 80076f0:	4299      	cmp	r1, r3
 80076f2:	d002      	beq.n	80076fa <cleanup_stdio+0x1e>
 80076f4:	4620      	mov	r0, r4
 80076f6:	f001 f879 	bl	80087ec <_fflush_r>
 80076fa:	68e1      	ldr	r1, [r4, #12]
 80076fc:	4b06      	ldr	r3, [pc, #24]	@ (8007718 <cleanup_stdio+0x3c>)
 80076fe:	4299      	cmp	r1, r3
 8007700:	d004      	beq.n	800770c <cleanup_stdio+0x30>
 8007702:	4620      	mov	r0, r4
 8007704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007708:	f001 b870 	b.w	80087ec <_fflush_r>
 800770c:	bd10      	pop	{r4, pc}
 800770e:	bf00      	nop
 8007710:	200053e8 	.word	0x200053e8
 8007714:	20005450 	.word	0x20005450
 8007718:	200054b8 	.word	0x200054b8

0800771c <global_stdio_init.part.0>:
 800771c:	b510      	push	{r4, lr}
 800771e:	4b0b      	ldr	r3, [pc, #44]	@ (800774c <global_stdio_init.part.0+0x30>)
 8007720:	4c0b      	ldr	r4, [pc, #44]	@ (8007750 <global_stdio_init.part.0+0x34>)
 8007722:	4a0c      	ldr	r2, [pc, #48]	@ (8007754 <global_stdio_init.part.0+0x38>)
 8007724:	601a      	str	r2, [r3, #0]
 8007726:	4620      	mov	r0, r4
 8007728:	2200      	movs	r2, #0
 800772a:	2104      	movs	r1, #4
 800772c:	f7ff ff94 	bl	8007658 <std>
 8007730:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007734:	2201      	movs	r2, #1
 8007736:	2109      	movs	r1, #9
 8007738:	f7ff ff8e 	bl	8007658 <std>
 800773c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007740:	2202      	movs	r2, #2
 8007742:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007746:	2112      	movs	r1, #18
 8007748:	f7ff bf86 	b.w	8007658 <std>
 800774c:	20005520 	.word	0x20005520
 8007750:	200053e8 	.word	0x200053e8
 8007754:	080076c5 	.word	0x080076c5

08007758 <__sfp_lock_acquire>:
 8007758:	4801      	ldr	r0, [pc, #4]	@ (8007760 <__sfp_lock_acquire+0x8>)
 800775a:	f000 ba94 	b.w	8007c86 <__retarget_lock_acquire_recursive>
 800775e:	bf00      	nop
 8007760:	20005529 	.word	0x20005529

08007764 <__sfp_lock_release>:
 8007764:	4801      	ldr	r0, [pc, #4]	@ (800776c <__sfp_lock_release+0x8>)
 8007766:	f000 ba8f 	b.w	8007c88 <__retarget_lock_release_recursive>
 800776a:	bf00      	nop
 800776c:	20005529 	.word	0x20005529

08007770 <__sinit>:
 8007770:	b510      	push	{r4, lr}
 8007772:	4604      	mov	r4, r0
 8007774:	f7ff fff0 	bl	8007758 <__sfp_lock_acquire>
 8007778:	6a23      	ldr	r3, [r4, #32]
 800777a:	b11b      	cbz	r3, 8007784 <__sinit+0x14>
 800777c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007780:	f7ff bff0 	b.w	8007764 <__sfp_lock_release>
 8007784:	4b04      	ldr	r3, [pc, #16]	@ (8007798 <__sinit+0x28>)
 8007786:	6223      	str	r3, [r4, #32]
 8007788:	4b04      	ldr	r3, [pc, #16]	@ (800779c <__sinit+0x2c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1f5      	bne.n	800777c <__sinit+0xc>
 8007790:	f7ff ffc4 	bl	800771c <global_stdio_init.part.0>
 8007794:	e7f2      	b.n	800777c <__sinit+0xc>
 8007796:	bf00      	nop
 8007798:	080076dd 	.word	0x080076dd
 800779c:	20005520 	.word	0x20005520

080077a0 <_fwalk_sglue>:
 80077a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a4:	4607      	mov	r7, r0
 80077a6:	4688      	mov	r8, r1
 80077a8:	4614      	mov	r4, r2
 80077aa:	2600      	movs	r6, #0
 80077ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077b0:	f1b9 0901 	subs.w	r9, r9, #1
 80077b4:	d505      	bpl.n	80077c2 <_fwalk_sglue+0x22>
 80077b6:	6824      	ldr	r4, [r4, #0]
 80077b8:	2c00      	cmp	r4, #0
 80077ba:	d1f7      	bne.n	80077ac <_fwalk_sglue+0xc>
 80077bc:	4630      	mov	r0, r6
 80077be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c2:	89ab      	ldrh	r3, [r5, #12]
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d907      	bls.n	80077d8 <_fwalk_sglue+0x38>
 80077c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077cc:	3301      	adds	r3, #1
 80077ce:	d003      	beq.n	80077d8 <_fwalk_sglue+0x38>
 80077d0:	4629      	mov	r1, r5
 80077d2:	4638      	mov	r0, r7
 80077d4:	47c0      	blx	r8
 80077d6:	4306      	orrs	r6, r0
 80077d8:	3568      	adds	r5, #104	@ 0x68
 80077da:	e7e9      	b.n	80077b0 <_fwalk_sglue+0x10>

080077dc <iprintf>:
 80077dc:	b40f      	push	{r0, r1, r2, r3}
 80077de:	b507      	push	{r0, r1, r2, lr}
 80077e0:	4906      	ldr	r1, [pc, #24]	@ (80077fc <iprintf+0x20>)
 80077e2:	ab04      	add	r3, sp, #16
 80077e4:	6808      	ldr	r0, [r1, #0]
 80077e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ea:	6881      	ldr	r1, [r0, #8]
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	f000 fcd5 	bl	800819c <_vfiprintf_r>
 80077f2:	b003      	add	sp, #12
 80077f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80077f8:	b004      	add	sp, #16
 80077fa:	4770      	bx	lr
 80077fc:	2000001c 	.word	0x2000001c

08007800 <_puts_r>:
 8007800:	6a03      	ldr	r3, [r0, #32]
 8007802:	b570      	push	{r4, r5, r6, lr}
 8007804:	6884      	ldr	r4, [r0, #8]
 8007806:	4605      	mov	r5, r0
 8007808:	460e      	mov	r6, r1
 800780a:	b90b      	cbnz	r3, 8007810 <_puts_r+0x10>
 800780c:	f7ff ffb0 	bl	8007770 <__sinit>
 8007810:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007812:	07db      	lsls	r3, r3, #31
 8007814:	d405      	bmi.n	8007822 <_puts_r+0x22>
 8007816:	89a3      	ldrh	r3, [r4, #12]
 8007818:	0598      	lsls	r0, r3, #22
 800781a:	d402      	bmi.n	8007822 <_puts_r+0x22>
 800781c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800781e:	f000 fa32 	bl	8007c86 <__retarget_lock_acquire_recursive>
 8007822:	89a3      	ldrh	r3, [r4, #12]
 8007824:	0719      	lsls	r1, r3, #28
 8007826:	d502      	bpl.n	800782e <_puts_r+0x2e>
 8007828:	6923      	ldr	r3, [r4, #16]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d135      	bne.n	800789a <_puts_r+0x9a>
 800782e:	4621      	mov	r1, r4
 8007830:	4628      	mov	r0, r5
 8007832:	f000 f8fb 	bl	8007a2c <__swsetup_r>
 8007836:	b380      	cbz	r0, 800789a <_puts_r+0x9a>
 8007838:	f04f 35ff 	mov.w	r5, #4294967295
 800783c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800783e:	07da      	lsls	r2, r3, #31
 8007840:	d405      	bmi.n	800784e <_puts_r+0x4e>
 8007842:	89a3      	ldrh	r3, [r4, #12]
 8007844:	059b      	lsls	r3, r3, #22
 8007846:	d402      	bmi.n	800784e <_puts_r+0x4e>
 8007848:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800784a:	f000 fa1d 	bl	8007c88 <__retarget_lock_release_recursive>
 800784e:	4628      	mov	r0, r5
 8007850:	bd70      	pop	{r4, r5, r6, pc}
 8007852:	2b00      	cmp	r3, #0
 8007854:	da04      	bge.n	8007860 <_puts_r+0x60>
 8007856:	69a2      	ldr	r2, [r4, #24]
 8007858:	429a      	cmp	r2, r3
 800785a:	dc17      	bgt.n	800788c <_puts_r+0x8c>
 800785c:	290a      	cmp	r1, #10
 800785e:	d015      	beq.n	800788c <_puts_r+0x8c>
 8007860:	6823      	ldr	r3, [r4, #0]
 8007862:	1c5a      	adds	r2, r3, #1
 8007864:	6022      	str	r2, [r4, #0]
 8007866:	7019      	strb	r1, [r3, #0]
 8007868:	68a3      	ldr	r3, [r4, #8]
 800786a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800786e:	3b01      	subs	r3, #1
 8007870:	60a3      	str	r3, [r4, #8]
 8007872:	2900      	cmp	r1, #0
 8007874:	d1ed      	bne.n	8007852 <_puts_r+0x52>
 8007876:	2b00      	cmp	r3, #0
 8007878:	da11      	bge.n	800789e <_puts_r+0x9e>
 800787a:	4622      	mov	r2, r4
 800787c:	210a      	movs	r1, #10
 800787e:	4628      	mov	r0, r5
 8007880:	f000 f895 	bl	80079ae <__swbuf_r>
 8007884:	3001      	adds	r0, #1
 8007886:	d0d7      	beq.n	8007838 <_puts_r+0x38>
 8007888:	250a      	movs	r5, #10
 800788a:	e7d7      	b.n	800783c <_puts_r+0x3c>
 800788c:	4622      	mov	r2, r4
 800788e:	4628      	mov	r0, r5
 8007890:	f000 f88d 	bl	80079ae <__swbuf_r>
 8007894:	3001      	adds	r0, #1
 8007896:	d1e7      	bne.n	8007868 <_puts_r+0x68>
 8007898:	e7ce      	b.n	8007838 <_puts_r+0x38>
 800789a:	3e01      	subs	r6, #1
 800789c:	e7e4      	b.n	8007868 <_puts_r+0x68>
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	1c5a      	adds	r2, r3, #1
 80078a2:	6022      	str	r2, [r4, #0]
 80078a4:	220a      	movs	r2, #10
 80078a6:	701a      	strb	r2, [r3, #0]
 80078a8:	e7ee      	b.n	8007888 <_puts_r+0x88>
	...

080078ac <puts>:
 80078ac:	4b02      	ldr	r3, [pc, #8]	@ (80078b8 <puts+0xc>)
 80078ae:	4601      	mov	r1, r0
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	f7ff bfa5 	b.w	8007800 <_puts_r>
 80078b6:	bf00      	nop
 80078b8:	2000001c 	.word	0x2000001c

080078bc <sniprintf>:
 80078bc:	b40c      	push	{r2, r3}
 80078be:	b530      	push	{r4, r5, lr}
 80078c0:	4b18      	ldr	r3, [pc, #96]	@ (8007924 <sniprintf+0x68>)
 80078c2:	1e0c      	subs	r4, r1, #0
 80078c4:	681d      	ldr	r5, [r3, #0]
 80078c6:	b09d      	sub	sp, #116	@ 0x74
 80078c8:	da08      	bge.n	80078dc <sniprintf+0x20>
 80078ca:	238b      	movs	r3, #139	@ 0x8b
 80078cc:	602b      	str	r3, [r5, #0]
 80078ce:	f04f 30ff 	mov.w	r0, #4294967295
 80078d2:	b01d      	add	sp, #116	@ 0x74
 80078d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80078d8:	b002      	add	sp, #8
 80078da:	4770      	bx	lr
 80078dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80078e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80078e4:	f04f 0300 	mov.w	r3, #0
 80078e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80078ea:	bf14      	ite	ne
 80078ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80078f0:	4623      	moveq	r3, r4
 80078f2:	9304      	str	r3, [sp, #16]
 80078f4:	9307      	str	r3, [sp, #28]
 80078f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80078fa:	9002      	str	r0, [sp, #8]
 80078fc:	9006      	str	r0, [sp, #24]
 80078fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007902:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007904:	ab21      	add	r3, sp, #132	@ 0x84
 8007906:	a902      	add	r1, sp, #8
 8007908:	4628      	mov	r0, r5
 800790a:	9301      	str	r3, [sp, #4]
 800790c:	f000 fb20 	bl	8007f50 <_svfiprintf_r>
 8007910:	1c43      	adds	r3, r0, #1
 8007912:	bfbc      	itt	lt
 8007914:	238b      	movlt	r3, #139	@ 0x8b
 8007916:	602b      	strlt	r3, [r5, #0]
 8007918:	2c00      	cmp	r4, #0
 800791a:	d0da      	beq.n	80078d2 <sniprintf+0x16>
 800791c:	9b02      	ldr	r3, [sp, #8]
 800791e:	2200      	movs	r2, #0
 8007920:	701a      	strb	r2, [r3, #0]
 8007922:	e7d6      	b.n	80078d2 <sniprintf+0x16>
 8007924:	2000001c 	.word	0x2000001c

08007928 <__sread>:
 8007928:	b510      	push	{r4, lr}
 800792a:	460c      	mov	r4, r1
 800792c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007930:	f000 f95a 	bl	8007be8 <_read_r>
 8007934:	2800      	cmp	r0, #0
 8007936:	bfab      	itete	ge
 8007938:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800793a:	89a3      	ldrhlt	r3, [r4, #12]
 800793c:	181b      	addge	r3, r3, r0
 800793e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007942:	bfac      	ite	ge
 8007944:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007946:	81a3      	strhlt	r3, [r4, #12]
 8007948:	bd10      	pop	{r4, pc}

0800794a <__swrite>:
 800794a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800794e:	461f      	mov	r7, r3
 8007950:	898b      	ldrh	r3, [r1, #12]
 8007952:	05db      	lsls	r3, r3, #23
 8007954:	4605      	mov	r5, r0
 8007956:	460c      	mov	r4, r1
 8007958:	4616      	mov	r6, r2
 800795a:	d505      	bpl.n	8007968 <__swrite+0x1e>
 800795c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007960:	2302      	movs	r3, #2
 8007962:	2200      	movs	r2, #0
 8007964:	f000 f92e 	bl	8007bc4 <_lseek_r>
 8007968:	89a3      	ldrh	r3, [r4, #12]
 800796a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800796e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007972:	81a3      	strh	r3, [r4, #12]
 8007974:	4632      	mov	r2, r6
 8007976:	463b      	mov	r3, r7
 8007978:	4628      	mov	r0, r5
 800797a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800797e:	f000 b945 	b.w	8007c0c <_write_r>

08007982 <__sseek>:
 8007982:	b510      	push	{r4, lr}
 8007984:	460c      	mov	r4, r1
 8007986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800798a:	f000 f91b 	bl	8007bc4 <_lseek_r>
 800798e:	1c43      	adds	r3, r0, #1
 8007990:	89a3      	ldrh	r3, [r4, #12]
 8007992:	bf15      	itete	ne
 8007994:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007996:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800799a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800799e:	81a3      	strheq	r3, [r4, #12]
 80079a0:	bf18      	it	ne
 80079a2:	81a3      	strhne	r3, [r4, #12]
 80079a4:	bd10      	pop	{r4, pc}

080079a6 <__sclose>:
 80079a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079aa:	f000 b89d 	b.w	8007ae8 <_close_r>

080079ae <__swbuf_r>:
 80079ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b0:	460e      	mov	r6, r1
 80079b2:	4614      	mov	r4, r2
 80079b4:	4605      	mov	r5, r0
 80079b6:	b118      	cbz	r0, 80079c0 <__swbuf_r+0x12>
 80079b8:	6a03      	ldr	r3, [r0, #32]
 80079ba:	b90b      	cbnz	r3, 80079c0 <__swbuf_r+0x12>
 80079bc:	f7ff fed8 	bl	8007770 <__sinit>
 80079c0:	69a3      	ldr	r3, [r4, #24]
 80079c2:	60a3      	str	r3, [r4, #8]
 80079c4:	89a3      	ldrh	r3, [r4, #12]
 80079c6:	071a      	lsls	r2, r3, #28
 80079c8:	d501      	bpl.n	80079ce <__swbuf_r+0x20>
 80079ca:	6923      	ldr	r3, [r4, #16]
 80079cc:	b943      	cbnz	r3, 80079e0 <__swbuf_r+0x32>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	f000 f82b 	bl	8007a2c <__swsetup_r>
 80079d6:	b118      	cbz	r0, 80079e0 <__swbuf_r+0x32>
 80079d8:	f04f 37ff 	mov.w	r7, #4294967295
 80079dc:	4638      	mov	r0, r7
 80079de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079e0:	6823      	ldr	r3, [r4, #0]
 80079e2:	6922      	ldr	r2, [r4, #16]
 80079e4:	1a98      	subs	r0, r3, r2
 80079e6:	6963      	ldr	r3, [r4, #20]
 80079e8:	b2f6      	uxtb	r6, r6
 80079ea:	4283      	cmp	r3, r0
 80079ec:	4637      	mov	r7, r6
 80079ee:	dc05      	bgt.n	80079fc <__swbuf_r+0x4e>
 80079f0:	4621      	mov	r1, r4
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 fefa 	bl	80087ec <_fflush_r>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d1ed      	bne.n	80079d8 <__swbuf_r+0x2a>
 80079fc:	68a3      	ldr	r3, [r4, #8]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	60a3      	str	r3, [r4, #8]
 8007a02:	6823      	ldr	r3, [r4, #0]
 8007a04:	1c5a      	adds	r2, r3, #1
 8007a06:	6022      	str	r2, [r4, #0]
 8007a08:	701e      	strb	r6, [r3, #0]
 8007a0a:	6962      	ldr	r2, [r4, #20]
 8007a0c:	1c43      	adds	r3, r0, #1
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d004      	beq.n	8007a1c <__swbuf_r+0x6e>
 8007a12:	89a3      	ldrh	r3, [r4, #12]
 8007a14:	07db      	lsls	r3, r3, #31
 8007a16:	d5e1      	bpl.n	80079dc <__swbuf_r+0x2e>
 8007a18:	2e0a      	cmp	r6, #10
 8007a1a:	d1df      	bne.n	80079dc <__swbuf_r+0x2e>
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f000 fee4 	bl	80087ec <_fflush_r>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	d0d9      	beq.n	80079dc <__swbuf_r+0x2e>
 8007a28:	e7d6      	b.n	80079d8 <__swbuf_r+0x2a>
	...

08007a2c <__swsetup_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4b29      	ldr	r3, [pc, #164]	@ (8007ad4 <__swsetup_r+0xa8>)
 8007a30:	4605      	mov	r5, r0
 8007a32:	6818      	ldr	r0, [r3, #0]
 8007a34:	460c      	mov	r4, r1
 8007a36:	b118      	cbz	r0, 8007a40 <__swsetup_r+0x14>
 8007a38:	6a03      	ldr	r3, [r0, #32]
 8007a3a:	b90b      	cbnz	r3, 8007a40 <__swsetup_r+0x14>
 8007a3c:	f7ff fe98 	bl	8007770 <__sinit>
 8007a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a44:	0719      	lsls	r1, r3, #28
 8007a46:	d422      	bmi.n	8007a8e <__swsetup_r+0x62>
 8007a48:	06da      	lsls	r2, r3, #27
 8007a4a:	d407      	bmi.n	8007a5c <__swsetup_r+0x30>
 8007a4c:	2209      	movs	r2, #9
 8007a4e:	602a      	str	r2, [r5, #0]
 8007a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a54:	81a3      	strh	r3, [r4, #12]
 8007a56:	f04f 30ff 	mov.w	r0, #4294967295
 8007a5a:	e033      	b.n	8007ac4 <__swsetup_r+0x98>
 8007a5c:	0758      	lsls	r0, r3, #29
 8007a5e:	d512      	bpl.n	8007a86 <__swsetup_r+0x5a>
 8007a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a62:	b141      	cbz	r1, 8007a76 <__swsetup_r+0x4a>
 8007a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a68:	4299      	cmp	r1, r3
 8007a6a:	d002      	beq.n	8007a72 <__swsetup_r+0x46>
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 f91b 	bl	8007ca8 <_free_r>
 8007a72:	2300      	movs	r3, #0
 8007a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a76:	89a3      	ldrh	r3, [r4, #12]
 8007a78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a7c:	81a3      	strh	r3, [r4, #12]
 8007a7e:	2300      	movs	r3, #0
 8007a80:	6063      	str	r3, [r4, #4]
 8007a82:	6923      	ldr	r3, [r4, #16]
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	89a3      	ldrh	r3, [r4, #12]
 8007a88:	f043 0308 	orr.w	r3, r3, #8
 8007a8c:	81a3      	strh	r3, [r4, #12]
 8007a8e:	6923      	ldr	r3, [r4, #16]
 8007a90:	b94b      	cbnz	r3, 8007aa6 <__swsetup_r+0x7a>
 8007a92:	89a3      	ldrh	r3, [r4, #12]
 8007a94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a9c:	d003      	beq.n	8007aa6 <__swsetup_r+0x7a>
 8007a9e:	4621      	mov	r1, r4
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	f000 fef1 	bl	8008888 <__smakebuf_r>
 8007aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aaa:	f013 0201 	ands.w	r2, r3, #1
 8007aae:	d00a      	beq.n	8007ac6 <__swsetup_r+0x9a>
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	60a2      	str	r2, [r4, #8]
 8007ab4:	6962      	ldr	r2, [r4, #20]
 8007ab6:	4252      	negs	r2, r2
 8007ab8:	61a2      	str	r2, [r4, #24]
 8007aba:	6922      	ldr	r2, [r4, #16]
 8007abc:	b942      	cbnz	r2, 8007ad0 <__swsetup_r+0xa4>
 8007abe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ac2:	d1c5      	bne.n	8007a50 <__swsetup_r+0x24>
 8007ac4:	bd38      	pop	{r3, r4, r5, pc}
 8007ac6:	0799      	lsls	r1, r3, #30
 8007ac8:	bf58      	it	pl
 8007aca:	6962      	ldrpl	r2, [r4, #20]
 8007acc:	60a2      	str	r2, [r4, #8]
 8007ace:	e7f4      	b.n	8007aba <__swsetup_r+0x8e>
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	e7f7      	b.n	8007ac4 <__swsetup_r+0x98>
 8007ad4:	2000001c 	.word	0x2000001c

08007ad8 <memset>:
 8007ad8:	4402      	add	r2, r0
 8007ada:	4603      	mov	r3, r0
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d100      	bne.n	8007ae2 <memset+0xa>
 8007ae0:	4770      	bx	lr
 8007ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8007ae6:	e7f9      	b.n	8007adc <memset+0x4>

08007ae8 <_close_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4d06      	ldr	r5, [pc, #24]	@ (8007b04 <_close_r+0x1c>)
 8007aec:	2300      	movs	r3, #0
 8007aee:	4604      	mov	r4, r0
 8007af0:	4608      	mov	r0, r1
 8007af2:	602b      	str	r3, [r5, #0]
 8007af4:	f7f9 fb5f 	bl	80011b6 <_close>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	d102      	bne.n	8007b02 <_close_r+0x1a>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	b103      	cbz	r3, 8007b02 <_close_r+0x1a>
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	20005524 	.word	0x20005524

08007b08 <_reclaim_reent>:
 8007b08:	4b2d      	ldr	r3, [pc, #180]	@ (8007bc0 <_reclaim_reent+0xb8>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4283      	cmp	r3, r0
 8007b0e:	b570      	push	{r4, r5, r6, lr}
 8007b10:	4604      	mov	r4, r0
 8007b12:	d053      	beq.n	8007bbc <_reclaim_reent+0xb4>
 8007b14:	69c3      	ldr	r3, [r0, #28]
 8007b16:	b31b      	cbz	r3, 8007b60 <_reclaim_reent+0x58>
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	b163      	cbz	r3, 8007b36 <_reclaim_reent+0x2e>
 8007b1c:	2500      	movs	r5, #0
 8007b1e:	69e3      	ldr	r3, [r4, #28]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	5959      	ldr	r1, [r3, r5]
 8007b24:	b9b1      	cbnz	r1, 8007b54 <_reclaim_reent+0x4c>
 8007b26:	3504      	adds	r5, #4
 8007b28:	2d80      	cmp	r5, #128	@ 0x80
 8007b2a:	d1f8      	bne.n	8007b1e <_reclaim_reent+0x16>
 8007b2c:	69e3      	ldr	r3, [r4, #28]
 8007b2e:	4620      	mov	r0, r4
 8007b30:	68d9      	ldr	r1, [r3, #12]
 8007b32:	f000 f8b9 	bl	8007ca8 <_free_r>
 8007b36:	69e3      	ldr	r3, [r4, #28]
 8007b38:	6819      	ldr	r1, [r3, #0]
 8007b3a:	b111      	cbz	r1, 8007b42 <_reclaim_reent+0x3a>
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f000 f8b3 	bl	8007ca8 <_free_r>
 8007b42:	69e3      	ldr	r3, [r4, #28]
 8007b44:	689d      	ldr	r5, [r3, #8]
 8007b46:	b15d      	cbz	r5, 8007b60 <_reclaim_reent+0x58>
 8007b48:	4629      	mov	r1, r5
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	682d      	ldr	r5, [r5, #0]
 8007b4e:	f000 f8ab 	bl	8007ca8 <_free_r>
 8007b52:	e7f8      	b.n	8007b46 <_reclaim_reent+0x3e>
 8007b54:	680e      	ldr	r6, [r1, #0]
 8007b56:	4620      	mov	r0, r4
 8007b58:	f000 f8a6 	bl	8007ca8 <_free_r>
 8007b5c:	4631      	mov	r1, r6
 8007b5e:	e7e1      	b.n	8007b24 <_reclaim_reent+0x1c>
 8007b60:	6961      	ldr	r1, [r4, #20]
 8007b62:	b111      	cbz	r1, 8007b6a <_reclaim_reent+0x62>
 8007b64:	4620      	mov	r0, r4
 8007b66:	f000 f89f 	bl	8007ca8 <_free_r>
 8007b6a:	69e1      	ldr	r1, [r4, #28]
 8007b6c:	b111      	cbz	r1, 8007b74 <_reclaim_reent+0x6c>
 8007b6e:	4620      	mov	r0, r4
 8007b70:	f000 f89a 	bl	8007ca8 <_free_r>
 8007b74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007b76:	b111      	cbz	r1, 8007b7e <_reclaim_reent+0x76>
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f000 f895 	bl	8007ca8 <_free_r>
 8007b7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b80:	b111      	cbz	r1, 8007b88 <_reclaim_reent+0x80>
 8007b82:	4620      	mov	r0, r4
 8007b84:	f000 f890 	bl	8007ca8 <_free_r>
 8007b88:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007b8a:	b111      	cbz	r1, 8007b92 <_reclaim_reent+0x8a>
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	f000 f88b 	bl	8007ca8 <_free_r>
 8007b92:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007b94:	b111      	cbz	r1, 8007b9c <_reclaim_reent+0x94>
 8007b96:	4620      	mov	r0, r4
 8007b98:	f000 f886 	bl	8007ca8 <_free_r>
 8007b9c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007b9e:	b111      	cbz	r1, 8007ba6 <_reclaim_reent+0x9e>
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f000 f881 	bl	8007ca8 <_free_r>
 8007ba6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007ba8:	b111      	cbz	r1, 8007bb0 <_reclaim_reent+0xa8>
 8007baa:	4620      	mov	r0, r4
 8007bac:	f000 f87c 	bl	8007ca8 <_free_r>
 8007bb0:	6a23      	ldr	r3, [r4, #32]
 8007bb2:	b11b      	cbz	r3, 8007bbc <_reclaim_reent+0xb4>
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007bba:	4718      	bx	r3
 8007bbc:	bd70      	pop	{r4, r5, r6, pc}
 8007bbe:	bf00      	nop
 8007bc0:	2000001c 	.word	0x2000001c

08007bc4 <_lseek_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	4d07      	ldr	r5, [pc, #28]	@ (8007be4 <_lseek_r+0x20>)
 8007bc8:	4604      	mov	r4, r0
 8007bca:	4608      	mov	r0, r1
 8007bcc:	4611      	mov	r1, r2
 8007bce:	2200      	movs	r2, #0
 8007bd0:	602a      	str	r2, [r5, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f7f9 fb16 	bl	8001204 <_lseek>
 8007bd8:	1c43      	adds	r3, r0, #1
 8007bda:	d102      	bne.n	8007be2 <_lseek_r+0x1e>
 8007bdc:	682b      	ldr	r3, [r5, #0]
 8007bde:	b103      	cbz	r3, 8007be2 <_lseek_r+0x1e>
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	bd38      	pop	{r3, r4, r5, pc}
 8007be4:	20005524 	.word	0x20005524

08007be8 <_read_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4d07      	ldr	r5, [pc, #28]	@ (8007c08 <_read_r+0x20>)
 8007bec:	4604      	mov	r4, r0
 8007bee:	4608      	mov	r0, r1
 8007bf0:	4611      	mov	r1, r2
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	602a      	str	r2, [r5, #0]
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	f7f9 faa4 	bl	8001144 <_read>
 8007bfc:	1c43      	adds	r3, r0, #1
 8007bfe:	d102      	bne.n	8007c06 <_read_r+0x1e>
 8007c00:	682b      	ldr	r3, [r5, #0]
 8007c02:	b103      	cbz	r3, 8007c06 <_read_r+0x1e>
 8007c04:	6023      	str	r3, [r4, #0]
 8007c06:	bd38      	pop	{r3, r4, r5, pc}
 8007c08:	20005524 	.word	0x20005524

08007c0c <_write_r>:
 8007c0c:	b538      	push	{r3, r4, r5, lr}
 8007c0e:	4d07      	ldr	r5, [pc, #28]	@ (8007c2c <_write_r+0x20>)
 8007c10:	4604      	mov	r4, r0
 8007c12:	4608      	mov	r0, r1
 8007c14:	4611      	mov	r1, r2
 8007c16:	2200      	movs	r2, #0
 8007c18:	602a      	str	r2, [r5, #0]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	f7f9 faaf 	bl	800117e <_write>
 8007c20:	1c43      	adds	r3, r0, #1
 8007c22:	d102      	bne.n	8007c2a <_write_r+0x1e>
 8007c24:	682b      	ldr	r3, [r5, #0]
 8007c26:	b103      	cbz	r3, 8007c2a <_write_r+0x1e>
 8007c28:	6023      	str	r3, [r4, #0]
 8007c2a:	bd38      	pop	{r3, r4, r5, pc}
 8007c2c:	20005524 	.word	0x20005524

08007c30 <__errno>:
 8007c30:	4b01      	ldr	r3, [pc, #4]	@ (8007c38 <__errno+0x8>)
 8007c32:	6818      	ldr	r0, [r3, #0]
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	2000001c 	.word	0x2000001c

08007c3c <__libc_init_array>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	4d0d      	ldr	r5, [pc, #52]	@ (8007c74 <__libc_init_array+0x38>)
 8007c40:	4c0d      	ldr	r4, [pc, #52]	@ (8007c78 <__libc_init_array+0x3c>)
 8007c42:	1b64      	subs	r4, r4, r5
 8007c44:	10a4      	asrs	r4, r4, #2
 8007c46:	2600      	movs	r6, #0
 8007c48:	42a6      	cmp	r6, r4
 8007c4a:	d109      	bne.n	8007c60 <__libc_init_array+0x24>
 8007c4c:	4d0b      	ldr	r5, [pc, #44]	@ (8007c7c <__libc_init_array+0x40>)
 8007c4e:	4c0c      	ldr	r4, [pc, #48]	@ (8007c80 <__libc_init_array+0x44>)
 8007c50:	f000 fed8 	bl	8008a04 <_init>
 8007c54:	1b64      	subs	r4, r4, r5
 8007c56:	10a4      	asrs	r4, r4, #2
 8007c58:	2600      	movs	r6, #0
 8007c5a:	42a6      	cmp	r6, r4
 8007c5c:	d105      	bne.n	8007c6a <__libc_init_array+0x2e>
 8007c5e:	bd70      	pop	{r4, r5, r6, pc}
 8007c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c64:	4798      	blx	r3
 8007c66:	3601      	adds	r6, #1
 8007c68:	e7ee      	b.n	8007c48 <__libc_init_array+0xc>
 8007c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c6e:	4798      	blx	r3
 8007c70:	3601      	adds	r6, #1
 8007c72:	e7f2      	b.n	8007c5a <__libc_init_array+0x1e>
 8007c74:	08008b8c 	.word	0x08008b8c
 8007c78:	08008b8c 	.word	0x08008b8c
 8007c7c:	08008b8c 	.word	0x08008b8c
 8007c80:	08008b90 	.word	0x08008b90

08007c84 <__retarget_lock_init_recursive>:
 8007c84:	4770      	bx	lr

08007c86 <__retarget_lock_acquire_recursive>:
 8007c86:	4770      	bx	lr

08007c88 <__retarget_lock_release_recursive>:
 8007c88:	4770      	bx	lr

08007c8a <memcpy>:
 8007c8a:	440a      	add	r2, r1
 8007c8c:	4291      	cmp	r1, r2
 8007c8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c92:	d100      	bne.n	8007c96 <memcpy+0xc>
 8007c94:	4770      	bx	lr
 8007c96:	b510      	push	{r4, lr}
 8007c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ca0:	4291      	cmp	r1, r2
 8007ca2:	d1f9      	bne.n	8007c98 <memcpy+0xe>
 8007ca4:	bd10      	pop	{r4, pc}
	...

08007ca8 <_free_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4605      	mov	r5, r0
 8007cac:	2900      	cmp	r1, #0
 8007cae:	d041      	beq.n	8007d34 <_free_r+0x8c>
 8007cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cb4:	1f0c      	subs	r4, r1, #4
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	bfb8      	it	lt
 8007cba:	18e4      	addlt	r4, r4, r3
 8007cbc:	f000 f8e0 	bl	8007e80 <__malloc_lock>
 8007cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d38 <_free_r+0x90>)
 8007cc2:	6813      	ldr	r3, [r2, #0]
 8007cc4:	b933      	cbnz	r3, 8007cd4 <_free_r+0x2c>
 8007cc6:	6063      	str	r3, [r4, #4]
 8007cc8:	6014      	str	r4, [r2, #0]
 8007cca:	4628      	mov	r0, r5
 8007ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cd0:	f000 b8dc 	b.w	8007e8c <__malloc_unlock>
 8007cd4:	42a3      	cmp	r3, r4
 8007cd6:	d908      	bls.n	8007cea <_free_r+0x42>
 8007cd8:	6820      	ldr	r0, [r4, #0]
 8007cda:	1821      	adds	r1, r4, r0
 8007cdc:	428b      	cmp	r3, r1
 8007cde:	bf01      	itttt	eq
 8007ce0:	6819      	ldreq	r1, [r3, #0]
 8007ce2:	685b      	ldreq	r3, [r3, #4]
 8007ce4:	1809      	addeq	r1, r1, r0
 8007ce6:	6021      	streq	r1, [r4, #0]
 8007ce8:	e7ed      	b.n	8007cc6 <_free_r+0x1e>
 8007cea:	461a      	mov	r2, r3
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	b10b      	cbz	r3, 8007cf4 <_free_r+0x4c>
 8007cf0:	42a3      	cmp	r3, r4
 8007cf2:	d9fa      	bls.n	8007cea <_free_r+0x42>
 8007cf4:	6811      	ldr	r1, [r2, #0]
 8007cf6:	1850      	adds	r0, r2, r1
 8007cf8:	42a0      	cmp	r0, r4
 8007cfa:	d10b      	bne.n	8007d14 <_free_r+0x6c>
 8007cfc:	6820      	ldr	r0, [r4, #0]
 8007cfe:	4401      	add	r1, r0
 8007d00:	1850      	adds	r0, r2, r1
 8007d02:	4283      	cmp	r3, r0
 8007d04:	6011      	str	r1, [r2, #0]
 8007d06:	d1e0      	bne.n	8007cca <_free_r+0x22>
 8007d08:	6818      	ldr	r0, [r3, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	6053      	str	r3, [r2, #4]
 8007d0e:	4408      	add	r0, r1
 8007d10:	6010      	str	r0, [r2, #0]
 8007d12:	e7da      	b.n	8007cca <_free_r+0x22>
 8007d14:	d902      	bls.n	8007d1c <_free_r+0x74>
 8007d16:	230c      	movs	r3, #12
 8007d18:	602b      	str	r3, [r5, #0]
 8007d1a:	e7d6      	b.n	8007cca <_free_r+0x22>
 8007d1c:	6820      	ldr	r0, [r4, #0]
 8007d1e:	1821      	adds	r1, r4, r0
 8007d20:	428b      	cmp	r3, r1
 8007d22:	bf04      	itt	eq
 8007d24:	6819      	ldreq	r1, [r3, #0]
 8007d26:	685b      	ldreq	r3, [r3, #4]
 8007d28:	6063      	str	r3, [r4, #4]
 8007d2a:	bf04      	itt	eq
 8007d2c:	1809      	addeq	r1, r1, r0
 8007d2e:	6021      	streq	r1, [r4, #0]
 8007d30:	6054      	str	r4, [r2, #4]
 8007d32:	e7ca      	b.n	8007cca <_free_r+0x22>
 8007d34:	bd38      	pop	{r3, r4, r5, pc}
 8007d36:	bf00      	nop
 8007d38:	20005530 	.word	0x20005530

08007d3c <sbrk_aligned>:
 8007d3c:	b570      	push	{r4, r5, r6, lr}
 8007d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8007d7c <sbrk_aligned+0x40>)
 8007d40:	460c      	mov	r4, r1
 8007d42:	6831      	ldr	r1, [r6, #0]
 8007d44:	4605      	mov	r5, r0
 8007d46:	b911      	cbnz	r1, 8007d4e <sbrk_aligned+0x12>
 8007d48:	f000 fe16 	bl	8008978 <_sbrk_r>
 8007d4c:	6030      	str	r0, [r6, #0]
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4628      	mov	r0, r5
 8007d52:	f000 fe11 	bl	8008978 <_sbrk_r>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	d103      	bne.n	8007d62 <sbrk_aligned+0x26>
 8007d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8007d5e:	4620      	mov	r0, r4
 8007d60:	bd70      	pop	{r4, r5, r6, pc}
 8007d62:	1cc4      	adds	r4, r0, #3
 8007d64:	f024 0403 	bic.w	r4, r4, #3
 8007d68:	42a0      	cmp	r0, r4
 8007d6a:	d0f8      	beq.n	8007d5e <sbrk_aligned+0x22>
 8007d6c:	1a21      	subs	r1, r4, r0
 8007d6e:	4628      	mov	r0, r5
 8007d70:	f000 fe02 	bl	8008978 <_sbrk_r>
 8007d74:	3001      	adds	r0, #1
 8007d76:	d1f2      	bne.n	8007d5e <sbrk_aligned+0x22>
 8007d78:	e7ef      	b.n	8007d5a <sbrk_aligned+0x1e>
 8007d7a:	bf00      	nop
 8007d7c:	2000552c 	.word	0x2000552c

08007d80 <_malloc_r>:
 8007d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d84:	1ccd      	adds	r5, r1, #3
 8007d86:	f025 0503 	bic.w	r5, r5, #3
 8007d8a:	3508      	adds	r5, #8
 8007d8c:	2d0c      	cmp	r5, #12
 8007d8e:	bf38      	it	cc
 8007d90:	250c      	movcc	r5, #12
 8007d92:	2d00      	cmp	r5, #0
 8007d94:	4606      	mov	r6, r0
 8007d96:	db01      	blt.n	8007d9c <_malloc_r+0x1c>
 8007d98:	42a9      	cmp	r1, r5
 8007d9a:	d904      	bls.n	8007da6 <_malloc_r+0x26>
 8007d9c:	230c      	movs	r3, #12
 8007d9e:	6033      	str	r3, [r6, #0]
 8007da0:	2000      	movs	r0, #0
 8007da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e7c <_malloc_r+0xfc>
 8007daa:	f000 f869 	bl	8007e80 <__malloc_lock>
 8007dae:	f8d8 3000 	ldr.w	r3, [r8]
 8007db2:	461c      	mov	r4, r3
 8007db4:	bb44      	cbnz	r4, 8007e08 <_malloc_r+0x88>
 8007db6:	4629      	mov	r1, r5
 8007db8:	4630      	mov	r0, r6
 8007dba:	f7ff ffbf 	bl	8007d3c <sbrk_aligned>
 8007dbe:	1c43      	adds	r3, r0, #1
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	d158      	bne.n	8007e76 <_malloc_r+0xf6>
 8007dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8007dc8:	4627      	mov	r7, r4
 8007dca:	2f00      	cmp	r7, #0
 8007dcc:	d143      	bne.n	8007e56 <_malloc_r+0xd6>
 8007dce:	2c00      	cmp	r4, #0
 8007dd0:	d04b      	beq.n	8007e6a <_malloc_r+0xea>
 8007dd2:	6823      	ldr	r3, [r4, #0]
 8007dd4:	4639      	mov	r1, r7
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	eb04 0903 	add.w	r9, r4, r3
 8007ddc:	f000 fdcc 	bl	8008978 <_sbrk_r>
 8007de0:	4581      	cmp	r9, r0
 8007de2:	d142      	bne.n	8007e6a <_malloc_r+0xea>
 8007de4:	6821      	ldr	r1, [r4, #0]
 8007de6:	1a6d      	subs	r5, r5, r1
 8007de8:	4629      	mov	r1, r5
 8007dea:	4630      	mov	r0, r6
 8007dec:	f7ff ffa6 	bl	8007d3c <sbrk_aligned>
 8007df0:	3001      	adds	r0, #1
 8007df2:	d03a      	beq.n	8007e6a <_malloc_r+0xea>
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	442b      	add	r3, r5
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8007dfe:	685a      	ldr	r2, [r3, #4]
 8007e00:	bb62      	cbnz	r2, 8007e5c <_malloc_r+0xdc>
 8007e02:	f8c8 7000 	str.w	r7, [r8]
 8007e06:	e00f      	b.n	8007e28 <_malloc_r+0xa8>
 8007e08:	6822      	ldr	r2, [r4, #0]
 8007e0a:	1b52      	subs	r2, r2, r5
 8007e0c:	d420      	bmi.n	8007e50 <_malloc_r+0xd0>
 8007e0e:	2a0b      	cmp	r2, #11
 8007e10:	d917      	bls.n	8007e42 <_malloc_r+0xc2>
 8007e12:	1961      	adds	r1, r4, r5
 8007e14:	42a3      	cmp	r3, r4
 8007e16:	6025      	str	r5, [r4, #0]
 8007e18:	bf18      	it	ne
 8007e1a:	6059      	strne	r1, [r3, #4]
 8007e1c:	6863      	ldr	r3, [r4, #4]
 8007e1e:	bf08      	it	eq
 8007e20:	f8c8 1000 	streq.w	r1, [r8]
 8007e24:	5162      	str	r2, [r4, r5]
 8007e26:	604b      	str	r3, [r1, #4]
 8007e28:	4630      	mov	r0, r6
 8007e2a:	f000 f82f 	bl	8007e8c <__malloc_unlock>
 8007e2e:	f104 000b 	add.w	r0, r4, #11
 8007e32:	1d23      	adds	r3, r4, #4
 8007e34:	f020 0007 	bic.w	r0, r0, #7
 8007e38:	1ac2      	subs	r2, r0, r3
 8007e3a:	bf1c      	itt	ne
 8007e3c:	1a1b      	subne	r3, r3, r0
 8007e3e:	50a3      	strne	r3, [r4, r2]
 8007e40:	e7af      	b.n	8007da2 <_malloc_r+0x22>
 8007e42:	6862      	ldr	r2, [r4, #4]
 8007e44:	42a3      	cmp	r3, r4
 8007e46:	bf0c      	ite	eq
 8007e48:	f8c8 2000 	streq.w	r2, [r8]
 8007e4c:	605a      	strne	r2, [r3, #4]
 8007e4e:	e7eb      	b.n	8007e28 <_malloc_r+0xa8>
 8007e50:	4623      	mov	r3, r4
 8007e52:	6864      	ldr	r4, [r4, #4]
 8007e54:	e7ae      	b.n	8007db4 <_malloc_r+0x34>
 8007e56:	463c      	mov	r4, r7
 8007e58:	687f      	ldr	r7, [r7, #4]
 8007e5a:	e7b6      	b.n	8007dca <_malloc_r+0x4a>
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	42a3      	cmp	r3, r4
 8007e62:	d1fb      	bne.n	8007e5c <_malloc_r+0xdc>
 8007e64:	2300      	movs	r3, #0
 8007e66:	6053      	str	r3, [r2, #4]
 8007e68:	e7de      	b.n	8007e28 <_malloc_r+0xa8>
 8007e6a:	230c      	movs	r3, #12
 8007e6c:	6033      	str	r3, [r6, #0]
 8007e6e:	4630      	mov	r0, r6
 8007e70:	f000 f80c 	bl	8007e8c <__malloc_unlock>
 8007e74:	e794      	b.n	8007da0 <_malloc_r+0x20>
 8007e76:	6005      	str	r5, [r0, #0]
 8007e78:	e7d6      	b.n	8007e28 <_malloc_r+0xa8>
 8007e7a:	bf00      	nop
 8007e7c:	20005530 	.word	0x20005530

08007e80 <__malloc_lock>:
 8007e80:	4801      	ldr	r0, [pc, #4]	@ (8007e88 <__malloc_lock+0x8>)
 8007e82:	f7ff bf00 	b.w	8007c86 <__retarget_lock_acquire_recursive>
 8007e86:	bf00      	nop
 8007e88:	20005528 	.word	0x20005528

08007e8c <__malloc_unlock>:
 8007e8c:	4801      	ldr	r0, [pc, #4]	@ (8007e94 <__malloc_unlock+0x8>)
 8007e8e:	f7ff befb 	b.w	8007c88 <__retarget_lock_release_recursive>
 8007e92:	bf00      	nop
 8007e94:	20005528 	.word	0x20005528

08007e98 <__ssputs_r>:
 8007e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e9c:	688e      	ldr	r6, [r1, #8]
 8007e9e:	461f      	mov	r7, r3
 8007ea0:	42be      	cmp	r6, r7
 8007ea2:	680b      	ldr	r3, [r1, #0]
 8007ea4:	4682      	mov	sl, r0
 8007ea6:	460c      	mov	r4, r1
 8007ea8:	4690      	mov	r8, r2
 8007eaa:	d82d      	bhi.n	8007f08 <__ssputs_r+0x70>
 8007eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007eb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007eb4:	d026      	beq.n	8007f04 <__ssputs_r+0x6c>
 8007eb6:	6965      	ldr	r5, [r4, #20]
 8007eb8:	6909      	ldr	r1, [r1, #16]
 8007eba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ebe:	eba3 0901 	sub.w	r9, r3, r1
 8007ec2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ec6:	1c7b      	adds	r3, r7, #1
 8007ec8:	444b      	add	r3, r9
 8007eca:	106d      	asrs	r5, r5, #1
 8007ecc:	429d      	cmp	r5, r3
 8007ece:	bf38      	it	cc
 8007ed0:	461d      	movcc	r5, r3
 8007ed2:	0553      	lsls	r3, r2, #21
 8007ed4:	d527      	bpl.n	8007f26 <__ssputs_r+0x8e>
 8007ed6:	4629      	mov	r1, r5
 8007ed8:	f7ff ff52 	bl	8007d80 <_malloc_r>
 8007edc:	4606      	mov	r6, r0
 8007ede:	b360      	cbz	r0, 8007f3a <__ssputs_r+0xa2>
 8007ee0:	6921      	ldr	r1, [r4, #16]
 8007ee2:	464a      	mov	r2, r9
 8007ee4:	f7ff fed1 	bl	8007c8a <memcpy>
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ef2:	81a3      	strh	r3, [r4, #12]
 8007ef4:	6126      	str	r6, [r4, #16]
 8007ef6:	6165      	str	r5, [r4, #20]
 8007ef8:	444e      	add	r6, r9
 8007efa:	eba5 0509 	sub.w	r5, r5, r9
 8007efe:	6026      	str	r6, [r4, #0]
 8007f00:	60a5      	str	r5, [r4, #8]
 8007f02:	463e      	mov	r6, r7
 8007f04:	42be      	cmp	r6, r7
 8007f06:	d900      	bls.n	8007f0a <__ssputs_r+0x72>
 8007f08:	463e      	mov	r6, r7
 8007f0a:	6820      	ldr	r0, [r4, #0]
 8007f0c:	4632      	mov	r2, r6
 8007f0e:	4641      	mov	r1, r8
 8007f10:	f000 fcf6 	bl	8008900 <memmove>
 8007f14:	68a3      	ldr	r3, [r4, #8]
 8007f16:	1b9b      	subs	r3, r3, r6
 8007f18:	60a3      	str	r3, [r4, #8]
 8007f1a:	6823      	ldr	r3, [r4, #0]
 8007f1c:	4433      	add	r3, r6
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	2000      	movs	r0, #0
 8007f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f26:	462a      	mov	r2, r5
 8007f28:	f000 fd36 	bl	8008998 <_realloc_r>
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	2800      	cmp	r0, #0
 8007f30:	d1e0      	bne.n	8007ef4 <__ssputs_r+0x5c>
 8007f32:	6921      	ldr	r1, [r4, #16]
 8007f34:	4650      	mov	r0, sl
 8007f36:	f7ff feb7 	bl	8007ca8 <_free_r>
 8007f3a:	230c      	movs	r3, #12
 8007f3c:	f8ca 3000 	str.w	r3, [sl]
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f46:	81a3      	strh	r3, [r4, #12]
 8007f48:	f04f 30ff 	mov.w	r0, #4294967295
 8007f4c:	e7e9      	b.n	8007f22 <__ssputs_r+0x8a>
	...

08007f50 <_svfiprintf_r>:
 8007f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f54:	4698      	mov	r8, r3
 8007f56:	898b      	ldrh	r3, [r1, #12]
 8007f58:	061b      	lsls	r3, r3, #24
 8007f5a:	b09d      	sub	sp, #116	@ 0x74
 8007f5c:	4607      	mov	r7, r0
 8007f5e:	460d      	mov	r5, r1
 8007f60:	4614      	mov	r4, r2
 8007f62:	d510      	bpl.n	8007f86 <_svfiprintf_r+0x36>
 8007f64:	690b      	ldr	r3, [r1, #16]
 8007f66:	b973      	cbnz	r3, 8007f86 <_svfiprintf_r+0x36>
 8007f68:	2140      	movs	r1, #64	@ 0x40
 8007f6a:	f7ff ff09 	bl	8007d80 <_malloc_r>
 8007f6e:	6028      	str	r0, [r5, #0]
 8007f70:	6128      	str	r0, [r5, #16]
 8007f72:	b930      	cbnz	r0, 8007f82 <_svfiprintf_r+0x32>
 8007f74:	230c      	movs	r3, #12
 8007f76:	603b      	str	r3, [r7, #0]
 8007f78:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7c:	b01d      	add	sp, #116	@ 0x74
 8007f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f82:	2340      	movs	r3, #64	@ 0x40
 8007f84:	616b      	str	r3, [r5, #20]
 8007f86:	2300      	movs	r3, #0
 8007f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f8a:	2320      	movs	r3, #32
 8007f8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f90:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f94:	2330      	movs	r3, #48	@ 0x30
 8007f96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008134 <_svfiprintf_r+0x1e4>
 8007f9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f9e:	f04f 0901 	mov.w	r9, #1
 8007fa2:	4623      	mov	r3, r4
 8007fa4:	469a      	mov	sl, r3
 8007fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007faa:	b10a      	cbz	r2, 8007fb0 <_svfiprintf_r+0x60>
 8007fac:	2a25      	cmp	r2, #37	@ 0x25
 8007fae:	d1f9      	bne.n	8007fa4 <_svfiprintf_r+0x54>
 8007fb0:	ebba 0b04 	subs.w	fp, sl, r4
 8007fb4:	d00b      	beq.n	8007fce <_svfiprintf_r+0x7e>
 8007fb6:	465b      	mov	r3, fp
 8007fb8:	4622      	mov	r2, r4
 8007fba:	4629      	mov	r1, r5
 8007fbc:	4638      	mov	r0, r7
 8007fbe:	f7ff ff6b 	bl	8007e98 <__ssputs_r>
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	f000 80a7 	beq.w	8008116 <_svfiprintf_r+0x1c6>
 8007fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fca:	445a      	add	r2, fp
 8007fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fce:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 809f 	beq.w	8008116 <_svfiprintf_r+0x1c6>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	f04f 32ff 	mov.w	r2, #4294967295
 8007fde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fe2:	f10a 0a01 	add.w	sl, sl, #1
 8007fe6:	9304      	str	r3, [sp, #16]
 8007fe8:	9307      	str	r3, [sp, #28]
 8007fea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ff0:	4654      	mov	r4, sl
 8007ff2:	2205      	movs	r2, #5
 8007ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff8:	484e      	ldr	r0, [pc, #312]	@ (8008134 <_svfiprintf_r+0x1e4>)
 8007ffa:	f7f8 f8e9 	bl	80001d0 <memchr>
 8007ffe:	9a04      	ldr	r2, [sp, #16]
 8008000:	b9d8      	cbnz	r0, 800803a <_svfiprintf_r+0xea>
 8008002:	06d0      	lsls	r0, r2, #27
 8008004:	bf44      	itt	mi
 8008006:	2320      	movmi	r3, #32
 8008008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800800c:	0711      	lsls	r1, r2, #28
 800800e:	bf44      	itt	mi
 8008010:	232b      	movmi	r3, #43	@ 0x2b
 8008012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008016:	f89a 3000 	ldrb.w	r3, [sl]
 800801a:	2b2a      	cmp	r3, #42	@ 0x2a
 800801c:	d015      	beq.n	800804a <_svfiprintf_r+0xfa>
 800801e:	9a07      	ldr	r2, [sp, #28]
 8008020:	4654      	mov	r4, sl
 8008022:	2000      	movs	r0, #0
 8008024:	f04f 0c0a 	mov.w	ip, #10
 8008028:	4621      	mov	r1, r4
 800802a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800802e:	3b30      	subs	r3, #48	@ 0x30
 8008030:	2b09      	cmp	r3, #9
 8008032:	d94b      	bls.n	80080cc <_svfiprintf_r+0x17c>
 8008034:	b1b0      	cbz	r0, 8008064 <_svfiprintf_r+0x114>
 8008036:	9207      	str	r2, [sp, #28]
 8008038:	e014      	b.n	8008064 <_svfiprintf_r+0x114>
 800803a:	eba0 0308 	sub.w	r3, r0, r8
 800803e:	fa09 f303 	lsl.w	r3, r9, r3
 8008042:	4313      	orrs	r3, r2
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	46a2      	mov	sl, r4
 8008048:	e7d2      	b.n	8007ff0 <_svfiprintf_r+0xa0>
 800804a:	9b03      	ldr	r3, [sp, #12]
 800804c:	1d19      	adds	r1, r3, #4
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	9103      	str	r1, [sp, #12]
 8008052:	2b00      	cmp	r3, #0
 8008054:	bfbb      	ittet	lt
 8008056:	425b      	neglt	r3, r3
 8008058:	f042 0202 	orrlt.w	r2, r2, #2
 800805c:	9307      	strge	r3, [sp, #28]
 800805e:	9307      	strlt	r3, [sp, #28]
 8008060:	bfb8      	it	lt
 8008062:	9204      	strlt	r2, [sp, #16]
 8008064:	7823      	ldrb	r3, [r4, #0]
 8008066:	2b2e      	cmp	r3, #46	@ 0x2e
 8008068:	d10a      	bne.n	8008080 <_svfiprintf_r+0x130>
 800806a:	7863      	ldrb	r3, [r4, #1]
 800806c:	2b2a      	cmp	r3, #42	@ 0x2a
 800806e:	d132      	bne.n	80080d6 <_svfiprintf_r+0x186>
 8008070:	9b03      	ldr	r3, [sp, #12]
 8008072:	1d1a      	adds	r2, r3, #4
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	9203      	str	r2, [sp, #12]
 8008078:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800807c:	3402      	adds	r4, #2
 800807e:	9305      	str	r3, [sp, #20]
 8008080:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008144 <_svfiprintf_r+0x1f4>
 8008084:	7821      	ldrb	r1, [r4, #0]
 8008086:	2203      	movs	r2, #3
 8008088:	4650      	mov	r0, sl
 800808a:	f7f8 f8a1 	bl	80001d0 <memchr>
 800808e:	b138      	cbz	r0, 80080a0 <_svfiprintf_r+0x150>
 8008090:	9b04      	ldr	r3, [sp, #16]
 8008092:	eba0 000a 	sub.w	r0, r0, sl
 8008096:	2240      	movs	r2, #64	@ 0x40
 8008098:	4082      	lsls	r2, r0
 800809a:	4313      	orrs	r3, r2
 800809c:	3401      	adds	r4, #1
 800809e:	9304      	str	r3, [sp, #16]
 80080a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a4:	4824      	ldr	r0, [pc, #144]	@ (8008138 <_svfiprintf_r+0x1e8>)
 80080a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080aa:	2206      	movs	r2, #6
 80080ac:	f7f8 f890 	bl	80001d0 <memchr>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	d036      	beq.n	8008122 <_svfiprintf_r+0x1d2>
 80080b4:	4b21      	ldr	r3, [pc, #132]	@ (800813c <_svfiprintf_r+0x1ec>)
 80080b6:	bb1b      	cbnz	r3, 8008100 <_svfiprintf_r+0x1b0>
 80080b8:	9b03      	ldr	r3, [sp, #12]
 80080ba:	3307      	adds	r3, #7
 80080bc:	f023 0307 	bic.w	r3, r3, #7
 80080c0:	3308      	adds	r3, #8
 80080c2:	9303      	str	r3, [sp, #12]
 80080c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080c6:	4433      	add	r3, r6
 80080c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80080ca:	e76a      	b.n	8007fa2 <_svfiprintf_r+0x52>
 80080cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80080d0:	460c      	mov	r4, r1
 80080d2:	2001      	movs	r0, #1
 80080d4:	e7a8      	b.n	8008028 <_svfiprintf_r+0xd8>
 80080d6:	2300      	movs	r3, #0
 80080d8:	3401      	adds	r4, #1
 80080da:	9305      	str	r3, [sp, #20]
 80080dc:	4619      	mov	r1, r3
 80080de:	f04f 0c0a 	mov.w	ip, #10
 80080e2:	4620      	mov	r0, r4
 80080e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080e8:	3a30      	subs	r2, #48	@ 0x30
 80080ea:	2a09      	cmp	r2, #9
 80080ec:	d903      	bls.n	80080f6 <_svfiprintf_r+0x1a6>
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d0c6      	beq.n	8008080 <_svfiprintf_r+0x130>
 80080f2:	9105      	str	r1, [sp, #20]
 80080f4:	e7c4      	b.n	8008080 <_svfiprintf_r+0x130>
 80080f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80080fa:	4604      	mov	r4, r0
 80080fc:	2301      	movs	r3, #1
 80080fe:	e7f0      	b.n	80080e2 <_svfiprintf_r+0x192>
 8008100:	ab03      	add	r3, sp, #12
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	462a      	mov	r2, r5
 8008106:	4b0e      	ldr	r3, [pc, #56]	@ (8008140 <_svfiprintf_r+0x1f0>)
 8008108:	a904      	add	r1, sp, #16
 800810a:	4638      	mov	r0, r7
 800810c:	f3af 8000 	nop.w
 8008110:	1c42      	adds	r2, r0, #1
 8008112:	4606      	mov	r6, r0
 8008114:	d1d6      	bne.n	80080c4 <_svfiprintf_r+0x174>
 8008116:	89ab      	ldrh	r3, [r5, #12]
 8008118:	065b      	lsls	r3, r3, #25
 800811a:	f53f af2d 	bmi.w	8007f78 <_svfiprintf_r+0x28>
 800811e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008120:	e72c      	b.n	8007f7c <_svfiprintf_r+0x2c>
 8008122:	ab03      	add	r3, sp, #12
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	462a      	mov	r2, r5
 8008128:	4b05      	ldr	r3, [pc, #20]	@ (8008140 <_svfiprintf_r+0x1f0>)
 800812a:	a904      	add	r1, sp, #16
 800812c:	4638      	mov	r0, r7
 800812e:	f000 f9bb 	bl	80084a8 <_printf_i>
 8008132:	e7ed      	b.n	8008110 <_svfiprintf_r+0x1c0>
 8008134:	08008b50 	.word	0x08008b50
 8008138:	08008b5a 	.word	0x08008b5a
 800813c:	00000000 	.word	0x00000000
 8008140:	08007e99 	.word	0x08007e99
 8008144:	08008b56 	.word	0x08008b56

08008148 <__sfputc_r>:
 8008148:	6893      	ldr	r3, [r2, #8]
 800814a:	3b01      	subs	r3, #1
 800814c:	2b00      	cmp	r3, #0
 800814e:	b410      	push	{r4}
 8008150:	6093      	str	r3, [r2, #8]
 8008152:	da08      	bge.n	8008166 <__sfputc_r+0x1e>
 8008154:	6994      	ldr	r4, [r2, #24]
 8008156:	42a3      	cmp	r3, r4
 8008158:	db01      	blt.n	800815e <__sfputc_r+0x16>
 800815a:	290a      	cmp	r1, #10
 800815c:	d103      	bne.n	8008166 <__sfputc_r+0x1e>
 800815e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008162:	f7ff bc24 	b.w	80079ae <__swbuf_r>
 8008166:	6813      	ldr	r3, [r2, #0]
 8008168:	1c58      	adds	r0, r3, #1
 800816a:	6010      	str	r0, [r2, #0]
 800816c:	7019      	strb	r1, [r3, #0]
 800816e:	4608      	mov	r0, r1
 8008170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008174:	4770      	bx	lr

08008176 <__sfputs_r>:
 8008176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008178:	4606      	mov	r6, r0
 800817a:	460f      	mov	r7, r1
 800817c:	4614      	mov	r4, r2
 800817e:	18d5      	adds	r5, r2, r3
 8008180:	42ac      	cmp	r4, r5
 8008182:	d101      	bne.n	8008188 <__sfputs_r+0x12>
 8008184:	2000      	movs	r0, #0
 8008186:	e007      	b.n	8008198 <__sfputs_r+0x22>
 8008188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818c:	463a      	mov	r2, r7
 800818e:	4630      	mov	r0, r6
 8008190:	f7ff ffda 	bl	8008148 <__sfputc_r>
 8008194:	1c43      	adds	r3, r0, #1
 8008196:	d1f3      	bne.n	8008180 <__sfputs_r+0xa>
 8008198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800819c <_vfiprintf_r>:
 800819c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a0:	460d      	mov	r5, r1
 80081a2:	b09d      	sub	sp, #116	@ 0x74
 80081a4:	4614      	mov	r4, r2
 80081a6:	4698      	mov	r8, r3
 80081a8:	4606      	mov	r6, r0
 80081aa:	b118      	cbz	r0, 80081b4 <_vfiprintf_r+0x18>
 80081ac:	6a03      	ldr	r3, [r0, #32]
 80081ae:	b90b      	cbnz	r3, 80081b4 <_vfiprintf_r+0x18>
 80081b0:	f7ff fade 	bl	8007770 <__sinit>
 80081b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081b6:	07d9      	lsls	r1, r3, #31
 80081b8:	d405      	bmi.n	80081c6 <_vfiprintf_r+0x2a>
 80081ba:	89ab      	ldrh	r3, [r5, #12]
 80081bc:	059a      	lsls	r2, r3, #22
 80081be:	d402      	bmi.n	80081c6 <_vfiprintf_r+0x2a>
 80081c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081c2:	f7ff fd60 	bl	8007c86 <__retarget_lock_acquire_recursive>
 80081c6:	89ab      	ldrh	r3, [r5, #12]
 80081c8:	071b      	lsls	r3, r3, #28
 80081ca:	d501      	bpl.n	80081d0 <_vfiprintf_r+0x34>
 80081cc:	692b      	ldr	r3, [r5, #16]
 80081ce:	b99b      	cbnz	r3, 80081f8 <_vfiprintf_r+0x5c>
 80081d0:	4629      	mov	r1, r5
 80081d2:	4630      	mov	r0, r6
 80081d4:	f7ff fc2a 	bl	8007a2c <__swsetup_r>
 80081d8:	b170      	cbz	r0, 80081f8 <_vfiprintf_r+0x5c>
 80081da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081dc:	07dc      	lsls	r4, r3, #31
 80081de:	d504      	bpl.n	80081ea <_vfiprintf_r+0x4e>
 80081e0:	f04f 30ff 	mov.w	r0, #4294967295
 80081e4:	b01d      	add	sp, #116	@ 0x74
 80081e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ea:	89ab      	ldrh	r3, [r5, #12]
 80081ec:	0598      	lsls	r0, r3, #22
 80081ee:	d4f7      	bmi.n	80081e0 <_vfiprintf_r+0x44>
 80081f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081f2:	f7ff fd49 	bl	8007c88 <__retarget_lock_release_recursive>
 80081f6:	e7f3      	b.n	80081e0 <_vfiprintf_r+0x44>
 80081f8:	2300      	movs	r3, #0
 80081fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80081fc:	2320      	movs	r3, #32
 80081fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008202:	f8cd 800c 	str.w	r8, [sp, #12]
 8008206:	2330      	movs	r3, #48	@ 0x30
 8008208:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80083b8 <_vfiprintf_r+0x21c>
 800820c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008210:	f04f 0901 	mov.w	r9, #1
 8008214:	4623      	mov	r3, r4
 8008216:	469a      	mov	sl, r3
 8008218:	f813 2b01 	ldrb.w	r2, [r3], #1
 800821c:	b10a      	cbz	r2, 8008222 <_vfiprintf_r+0x86>
 800821e:	2a25      	cmp	r2, #37	@ 0x25
 8008220:	d1f9      	bne.n	8008216 <_vfiprintf_r+0x7a>
 8008222:	ebba 0b04 	subs.w	fp, sl, r4
 8008226:	d00b      	beq.n	8008240 <_vfiprintf_r+0xa4>
 8008228:	465b      	mov	r3, fp
 800822a:	4622      	mov	r2, r4
 800822c:	4629      	mov	r1, r5
 800822e:	4630      	mov	r0, r6
 8008230:	f7ff ffa1 	bl	8008176 <__sfputs_r>
 8008234:	3001      	adds	r0, #1
 8008236:	f000 80a7 	beq.w	8008388 <_vfiprintf_r+0x1ec>
 800823a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800823c:	445a      	add	r2, fp
 800823e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008240:	f89a 3000 	ldrb.w	r3, [sl]
 8008244:	2b00      	cmp	r3, #0
 8008246:	f000 809f 	beq.w	8008388 <_vfiprintf_r+0x1ec>
 800824a:	2300      	movs	r3, #0
 800824c:	f04f 32ff 	mov.w	r2, #4294967295
 8008250:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008254:	f10a 0a01 	add.w	sl, sl, #1
 8008258:	9304      	str	r3, [sp, #16]
 800825a:	9307      	str	r3, [sp, #28]
 800825c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008260:	931a      	str	r3, [sp, #104]	@ 0x68
 8008262:	4654      	mov	r4, sl
 8008264:	2205      	movs	r2, #5
 8008266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800826a:	4853      	ldr	r0, [pc, #332]	@ (80083b8 <_vfiprintf_r+0x21c>)
 800826c:	f7f7 ffb0 	bl	80001d0 <memchr>
 8008270:	9a04      	ldr	r2, [sp, #16]
 8008272:	b9d8      	cbnz	r0, 80082ac <_vfiprintf_r+0x110>
 8008274:	06d1      	lsls	r1, r2, #27
 8008276:	bf44      	itt	mi
 8008278:	2320      	movmi	r3, #32
 800827a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800827e:	0713      	lsls	r3, r2, #28
 8008280:	bf44      	itt	mi
 8008282:	232b      	movmi	r3, #43	@ 0x2b
 8008284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008288:	f89a 3000 	ldrb.w	r3, [sl]
 800828c:	2b2a      	cmp	r3, #42	@ 0x2a
 800828e:	d015      	beq.n	80082bc <_vfiprintf_r+0x120>
 8008290:	9a07      	ldr	r2, [sp, #28]
 8008292:	4654      	mov	r4, sl
 8008294:	2000      	movs	r0, #0
 8008296:	f04f 0c0a 	mov.w	ip, #10
 800829a:	4621      	mov	r1, r4
 800829c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082a0:	3b30      	subs	r3, #48	@ 0x30
 80082a2:	2b09      	cmp	r3, #9
 80082a4:	d94b      	bls.n	800833e <_vfiprintf_r+0x1a2>
 80082a6:	b1b0      	cbz	r0, 80082d6 <_vfiprintf_r+0x13a>
 80082a8:	9207      	str	r2, [sp, #28]
 80082aa:	e014      	b.n	80082d6 <_vfiprintf_r+0x13a>
 80082ac:	eba0 0308 	sub.w	r3, r0, r8
 80082b0:	fa09 f303 	lsl.w	r3, r9, r3
 80082b4:	4313      	orrs	r3, r2
 80082b6:	9304      	str	r3, [sp, #16]
 80082b8:	46a2      	mov	sl, r4
 80082ba:	e7d2      	b.n	8008262 <_vfiprintf_r+0xc6>
 80082bc:	9b03      	ldr	r3, [sp, #12]
 80082be:	1d19      	adds	r1, r3, #4
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	9103      	str	r1, [sp, #12]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	bfbb      	ittet	lt
 80082c8:	425b      	neglt	r3, r3
 80082ca:	f042 0202 	orrlt.w	r2, r2, #2
 80082ce:	9307      	strge	r3, [sp, #28]
 80082d0:	9307      	strlt	r3, [sp, #28]
 80082d2:	bfb8      	it	lt
 80082d4:	9204      	strlt	r2, [sp, #16]
 80082d6:	7823      	ldrb	r3, [r4, #0]
 80082d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80082da:	d10a      	bne.n	80082f2 <_vfiprintf_r+0x156>
 80082dc:	7863      	ldrb	r3, [r4, #1]
 80082de:	2b2a      	cmp	r3, #42	@ 0x2a
 80082e0:	d132      	bne.n	8008348 <_vfiprintf_r+0x1ac>
 80082e2:	9b03      	ldr	r3, [sp, #12]
 80082e4:	1d1a      	adds	r2, r3, #4
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	9203      	str	r2, [sp, #12]
 80082ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082ee:	3402      	adds	r4, #2
 80082f0:	9305      	str	r3, [sp, #20]
 80082f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80083c8 <_vfiprintf_r+0x22c>
 80082f6:	7821      	ldrb	r1, [r4, #0]
 80082f8:	2203      	movs	r2, #3
 80082fa:	4650      	mov	r0, sl
 80082fc:	f7f7 ff68 	bl	80001d0 <memchr>
 8008300:	b138      	cbz	r0, 8008312 <_vfiprintf_r+0x176>
 8008302:	9b04      	ldr	r3, [sp, #16]
 8008304:	eba0 000a 	sub.w	r0, r0, sl
 8008308:	2240      	movs	r2, #64	@ 0x40
 800830a:	4082      	lsls	r2, r0
 800830c:	4313      	orrs	r3, r2
 800830e:	3401      	adds	r4, #1
 8008310:	9304      	str	r3, [sp, #16]
 8008312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008316:	4829      	ldr	r0, [pc, #164]	@ (80083bc <_vfiprintf_r+0x220>)
 8008318:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800831c:	2206      	movs	r2, #6
 800831e:	f7f7 ff57 	bl	80001d0 <memchr>
 8008322:	2800      	cmp	r0, #0
 8008324:	d03f      	beq.n	80083a6 <_vfiprintf_r+0x20a>
 8008326:	4b26      	ldr	r3, [pc, #152]	@ (80083c0 <_vfiprintf_r+0x224>)
 8008328:	bb1b      	cbnz	r3, 8008372 <_vfiprintf_r+0x1d6>
 800832a:	9b03      	ldr	r3, [sp, #12]
 800832c:	3307      	adds	r3, #7
 800832e:	f023 0307 	bic.w	r3, r3, #7
 8008332:	3308      	adds	r3, #8
 8008334:	9303      	str	r3, [sp, #12]
 8008336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008338:	443b      	add	r3, r7
 800833a:	9309      	str	r3, [sp, #36]	@ 0x24
 800833c:	e76a      	b.n	8008214 <_vfiprintf_r+0x78>
 800833e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008342:	460c      	mov	r4, r1
 8008344:	2001      	movs	r0, #1
 8008346:	e7a8      	b.n	800829a <_vfiprintf_r+0xfe>
 8008348:	2300      	movs	r3, #0
 800834a:	3401      	adds	r4, #1
 800834c:	9305      	str	r3, [sp, #20]
 800834e:	4619      	mov	r1, r3
 8008350:	f04f 0c0a 	mov.w	ip, #10
 8008354:	4620      	mov	r0, r4
 8008356:	f810 2b01 	ldrb.w	r2, [r0], #1
 800835a:	3a30      	subs	r2, #48	@ 0x30
 800835c:	2a09      	cmp	r2, #9
 800835e:	d903      	bls.n	8008368 <_vfiprintf_r+0x1cc>
 8008360:	2b00      	cmp	r3, #0
 8008362:	d0c6      	beq.n	80082f2 <_vfiprintf_r+0x156>
 8008364:	9105      	str	r1, [sp, #20]
 8008366:	e7c4      	b.n	80082f2 <_vfiprintf_r+0x156>
 8008368:	fb0c 2101 	mla	r1, ip, r1, r2
 800836c:	4604      	mov	r4, r0
 800836e:	2301      	movs	r3, #1
 8008370:	e7f0      	b.n	8008354 <_vfiprintf_r+0x1b8>
 8008372:	ab03      	add	r3, sp, #12
 8008374:	9300      	str	r3, [sp, #0]
 8008376:	462a      	mov	r2, r5
 8008378:	4b12      	ldr	r3, [pc, #72]	@ (80083c4 <_vfiprintf_r+0x228>)
 800837a:	a904      	add	r1, sp, #16
 800837c:	4630      	mov	r0, r6
 800837e:	f3af 8000 	nop.w
 8008382:	4607      	mov	r7, r0
 8008384:	1c78      	adds	r0, r7, #1
 8008386:	d1d6      	bne.n	8008336 <_vfiprintf_r+0x19a>
 8008388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800838a:	07d9      	lsls	r1, r3, #31
 800838c:	d405      	bmi.n	800839a <_vfiprintf_r+0x1fe>
 800838e:	89ab      	ldrh	r3, [r5, #12]
 8008390:	059a      	lsls	r2, r3, #22
 8008392:	d402      	bmi.n	800839a <_vfiprintf_r+0x1fe>
 8008394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008396:	f7ff fc77 	bl	8007c88 <__retarget_lock_release_recursive>
 800839a:	89ab      	ldrh	r3, [r5, #12]
 800839c:	065b      	lsls	r3, r3, #25
 800839e:	f53f af1f 	bmi.w	80081e0 <_vfiprintf_r+0x44>
 80083a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083a4:	e71e      	b.n	80081e4 <_vfiprintf_r+0x48>
 80083a6:	ab03      	add	r3, sp, #12
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	462a      	mov	r2, r5
 80083ac:	4b05      	ldr	r3, [pc, #20]	@ (80083c4 <_vfiprintf_r+0x228>)
 80083ae:	a904      	add	r1, sp, #16
 80083b0:	4630      	mov	r0, r6
 80083b2:	f000 f879 	bl	80084a8 <_printf_i>
 80083b6:	e7e4      	b.n	8008382 <_vfiprintf_r+0x1e6>
 80083b8:	08008b50 	.word	0x08008b50
 80083bc:	08008b5a 	.word	0x08008b5a
 80083c0:	00000000 	.word	0x00000000
 80083c4:	08008177 	.word	0x08008177
 80083c8:	08008b56 	.word	0x08008b56

080083cc <_printf_common>:
 80083cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083d0:	4616      	mov	r6, r2
 80083d2:	4698      	mov	r8, r3
 80083d4:	688a      	ldr	r2, [r1, #8]
 80083d6:	690b      	ldr	r3, [r1, #16]
 80083d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083dc:	4293      	cmp	r3, r2
 80083de:	bfb8      	it	lt
 80083e0:	4613      	movlt	r3, r2
 80083e2:	6033      	str	r3, [r6, #0]
 80083e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80083e8:	4607      	mov	r7, r0
 80083ea:	460c      	mov	r4, r1
 80083ec:	b10a      	cbz	r2, 80083f2 <_printf_common+0x26>
 80083ee:	3301      	adds	r3, #1
 80083f0:	6033      	str	r3, [r6, #0]
 80083f2:	6823      	ldr	r3, [r4, #0]
 80083f4:	0699      	lsls	r1, r3, #26
 80083f6:	bf42      	ittt	mi
 80083f8:	6833      	ldrmi	r3, [r6, #0]
 80083fa:	3302      	addmi	r3, #2
 80083fc:	6033      	strmi	r3, [r6, #0]
 80083fe:	6825      	ldr	r5, [r4, #0]
 8008400:	f015 0506 	ands.w	r5, r5, #6
 8008404:	d106      	bne.n	8008414 <_printf_common+0x48>
 8008406:	f104 0a19 	add.w	sl, r4, #25
 800840a:	68e3      	ldr	r3, [r4, #12]
 800840c:	6832      	ldr	r2, [r6, #0]
 800840e:	1a9b      	subs	r3, r3, r2
 8008410:	42ab      	cmp	r3, r5
 8008412:	dc26      	bgt.n	8008462 <_printf_common+0x96>
 8008414:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008418:	6822      	ldr	r2, [r4, #0]
 800841a:	3b00      	subs	r3, #0
 800841c:	bf18      	it	ne
 800841e:	2301      	movne	r3, #1
 8008420:	0692      	lsls	r2, r2, #26
 8008422:	d42b      	bmi.n	800847c <_printf_common+0xb0>
 8008424:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008428:	4641      	mov	r1, r8
 800842a:	4638      	mov	r0, r7
 800842c:	47c8      	blx	r9
 800842e:	3001      	adds	r0, #1
 8008430:	d01e      	beq.n	8008470 <_printf_common+0xa4>
 8008432:	6823      	ldr	r3, [r4, #0]
 8008434:	6922      	ldr	r2, [r4, #16]
 8008436:	f003 0306 	and.w	r3, r3, #6
 800843a:	2b04      	cmp	r3, #4
 800843c:	bf02      	ittt	eq
 800843e:	68e5      	ldreq	r5, [r4, #12]
 8008440:	6833      	ldreq	r3, [r6, #0]
 8008442:	1aed      	subeq	r5, r5, r3
 8008444:	68a3      	ldr	r3, [r4, #8]
 8008446:	bf0c      	ite	eq
 8008448:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800844c:	2500      	movne	r5, #0
 800844e:	4293      	cmp	r3, r2
 8008450:	bfc4      	itt	gt
 8008452:	1a9b      	subgt	r3, r3, r2
 8008454:	18ed      	addgt	r5, r5, r3
 8008456:	2600      	movs	r6, #0
 8008458:	341a      	adds	r4, #26
 800845a:	42b5      	cmp	r5, r6
 800845c:	d11a      	bne.n	8008494 <_printf_common+0xc8>
 800845e:	2000      	movs	r0, #0
 8008460:	e008      	b.n	8008474 <_printf_common+0xa8>
 8008462:	2301      	movs	r3, #1
 8008464:	4652      	mov	r2, sl
 8008466:	4641      	mov	r1, r8
 8008468:	4638      	mov	r0, r7
 800846a:	47c8      	blx	r9
 800846c:	3001      	adds	r0, #1
 800846e:	d103      	bne.n	8008478 <_printf_common+0xac>
 8008470:	f04f 30ff 	mov.w	r0, #4294967295
 8008474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008478:	3501      	adds	r5, #1
 800847a:	e7c6      	b.n	800840a <_printf_common+0x3e>
 800847c:	18e1      	adds	r1, r4, r3
 800847e:	1c5a      	adds	r2, r3, #1
 8008480:	2030      	movs	r0, #48	@ 0x30
 8008482:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008486:	4422      	add	r2, r4
 8008488:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800848c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008490:	3302      	adds	r3, #2
 8008492:	e7c7      	b.n	8008424 <_printf_common+0x58>
 8008494:	2301      	movs	r3, #1
 8008496:	4622      	mov	r2, r4
 8008498:	4641      	mov	r1, r8
 800849a:	4638      	mov	r0, r7
 800849c:	47c8      	blx	r9
 800849e:	3001      	adds	r0, #1
 80084a0:	d0e6      	beq.n	8008470 <_printf_common+0xa4>
 80084a2:	3601      	adds	r6, #1
 80084a4:	e7d9      	b.n	800845a <_printf_common+0x8e>
	...

080084a8 <_printf_i>:
 80084a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084ac:	7e0f      	ldrb	r7, [r1, #24]
 80084ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80084b0:	2f78      	cmp	r7, #120	@ 0x78
 80084b2:	4691      	mov	r9, r2
 80084b4:	4680      	mov	r8, r0
 80084b6:	460c      	mov	r4, r1
 80084b8:	469a      	mov	sl, r3
 80084ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084be:	d807      	bhi.n	80084d0 <_printf_i+0x28>
 80084c0:	2f62      	cmp	r7, #98	@ 0x62
 80084c2:	d80a      	bhi.n	80084da <_printf_i+0x32>
 80084c4:	2f00      	cmp	r7, #0
 80084c6:	f000 80d1 	beq.w	800866c <_printf_i+0x1c4>
 80084ca:	2f58      	cmp	r7, #88	@ 0x58
 80084cc:	f000 80b8 	beq.w	8008640 <_printf_i+0x198>
 80084d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084d8:	e03a      	b.n	8008550 <_printf_i+0xa8>
 80084da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80084de:	2b15      	cmp	r3, #21
 80084e0:	d8f6      	bhi.n	80084d0 <_printf_i+0x28>
 80084e2:	a101      	add	r1, pc, #4	@ (adr r1, 80084e8 <_printf_i+0x40>)
 80084e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084e8:	08008541 	.word	0x08008541
 80084ec:	08008555 	.word	0x08008555
 80084f0:	080084d1 	.word	0x080084d1
 80084f4:	080084d1 	.word	0x080084d1
 80084f8:	080084d1 	.word	0x080084d1
 80084fc:	080084d1 	.word	0x080084d1
 8008500:	08008555 	.word	0x08008555
 8008504:	080084d1 	.word	0x080084d1
 8008508:	080084d1 	.word	0x080084d1
 800850c:	080084d1 	.word	0x080084d1
 8008510:	080084d1 	.word	0x080084d1
 8008514:	08008653 	.word	0x08008653
 8008518:	0800857f 	.word	0x0800857f
 800851c:	0800860d 	.word	0x0800860d
 8008520:	080084d1 	.word	0x080084d1
 8008524:	080084d1 	.word	0x080084d1
 8008528:	08008675 	.word	0x08008675
 800852c:	080084d1 	.word	0x080084d1
 8008530:	0800857f 	.word	0x0800857f
 8008534:	080084d1 	.word	0x080084d1
 8008538:	080084d1 	.word	0x080084d1
 800853c:	08008615 	.word	0x08008615
 8008540:	6833      	ldr	r3, [r6, #0]
 8008542:	1d1a      	adds	r2, r3, #4
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6032      	str	r2, [r6, #0]
 8008548:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800854c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008550:	2301      	movs	r3, #1
 8008552:	e09c      	b.n	800868e <_printf_i+0x1e6>
 8008554:	6833      	ldr	r3, [r6, #0]
 8008556:	6820      	ldr	r0, [r4, #0]
 8008558:	1d19      	adds	r1, r3, #4
 800855a:	6031      	str	r1, [r6, #0]
 800855c:	0606      	lsls	r6, r0, #24
 800855e:	d501      	bpl.n	8008564 <_printf_i+0xbc>
 8008560:	681d      	ldr	r5, [r3, #0]
 8008562:	e003      	b.n	800856c <_printf_i+0xc4>
 8008564:	0645      	lsls	r5, r0, #25
 8008566:	d5fb      	bpl.n	8008560 <_printf_i+0xb8>
 8008568:	f9b3 5000 	ldrsh.w	r5, [r3]
 800856c:	2d00      	cmp	r5, #0
 800856e:	da03      	bge.n	8008578 <_printf_i+0xd0>
 8008570:	232d      	movs	r3, #45	@ 0x2d
 8008572:	426d      	negs	r5, r5
 8008574:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008578:	4858      	ldr	r0, [pc, #352]	@ (80086dc <_printf_i+0x234>)
 800857a:	230a      	movs	r3, #10
 800857c:	e011      	b.n	80085a2 <_printf_i+0xfa>
 800857e:	6821      	ldr	r1, [r4, #0]
 8008580:	6833      	ldr	r3, [r6, #0]
 8008582:	0608      	lsls	r0, r1, #24
 8008584:	f853 5b04 	ldr.w	r5, [r3], #4
 8008588:	d402      	bmi.n	8008590 <_printf_i+0xe8>
 800858a:	0649      	lsls	r1, r1, #25
 800858c:	bf48      	it	mi
 800858e:	b2ad      	uxthmi	r5, r5
 8008590:	2f6f      	cmp	r7, #111	@ 0x6f
 8008592:	4852      	ldr	r0, [pc, #328]	@ (80086dc <_printf_i+0x234>)
 8008594:	6033      	str	r3, [r6, #0]
 8008596:	bf14      	ite	ne
 8008598:	230a      	movne	r3, #10
 800859a:	2308      	moveq	r3, #8
 800859c:	2100      	movs	r1, #0
 800859e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80085a2:	6866      	ldr	r6, [r4, #4]
 80085a4:	60a6      	str	r6, [r4, #8]
 80085a6:	2e00      	cmp	r6, #0
 80085a8:	db05      	blt.n	80085b6 <_printf_i+0x10e>
 80085aa:	6821      	ldr	r1, [r4, #0]
 80085ac:	432e      	orrs	r6, r5
 80085ae:	f021 0104 	bic.w	r1, r1, #4
 80085b2:	6021      	str	r1, [r4, #0]
 80085b4:	d04b      	beq.n	800864e <_printf_i+0x1a6>
 80085b6:	4616      	mov	r6, r2
 80085b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80085bc:	fb03 5711 	mls	r7, r3, r1, r5
 80085c0:	5dc7      	ldrb	r7, [r0, r7]
 80085c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085c6:	462f      	mov	r7, r5
 80085c8:	42bb      	cmp	r3, r7
 80085ca:	460d      	mov	r5, r1
 80085cc:	d9f4      	bls.n	80085b8 <_printf_i+0x110>
 80085ce:	2b08      	cmp	r3, #8
 80085d0:	d10b      	bne.n	80085ea <_printf_i+0x142>
 80085d2:	6823      	ldr	r3, [r4, #0]
 80085d4:	07df      	lsls	r7, r3, #31
 80085d6:	d508      	bpl.n	80085ea <_printf_i+0x142>
 80085d8:	6923      	ldr	r3, [r4, #16]
 80085da:	6861      	ldr	r1, [r4, #4]
 80085dc:	4299      	cmp	r1, r3
 80085de:	bfde      	ittt	le
 80085e0:	2330      	movle	r3, #48	@ 0x30
 80085e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80085ea:	1b92      	subs	r2, r2, r6
 80085ec:	6122      	str	r2, [r4, #16]
 80085ee:	f8cd a000 	str.w	sl, [sp]
 80085f2:	464b      	mov	r3, r9
 80085f4:	aa03      	add	r2, sp, #12
 80085f6:	4621      	mov	r1, r4
 80085f8:	4640      	mov	r0, r8
 80085fa:	f7ff fee7 	bl	80083cc <_printf_common>
 80085fe:	3001      	adds	r0, #1
 8008600:	d14a      	bne.n	8008698 <_printf_i+0x1f0>
 8008602:	f04f 30ff 	mov.w	r0, #4294967295
 8008606:	b004      	add	sp, #16
 8008608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	f043 0320 	orr.w	r3, r3, #32
 8008612:	6023      	str	r3, [r4, #0]
 8008614:	4832      	ldr	r0, [pc, #200]	@ (80086e0 <_printf_i+0x238>)
 8008616:	2778      	movs	r7, #120	@ 0x78
 8008618:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800861c:	6823      	ldr	r3, [r4, #0]
 800861e:	6831      	ldr	r1, [r6, #0]
 8008620:	061f      	lsls	r7, r3, #24
 8008622:	f851 5b04 	ldr.w	r5, [r1], #4
 8008626:	d402      	bmi.n	800862e <_printf_i+0x186>
 8008628:	065f      	lsls	r7, r3, #25
 800862a:	bf48      	it	mi
 800862c:	b2ad      	uxthmi	r5, r5
 800862e:	6031      	str	r1, [r6, #0]
 8008630:	07d9      	lsls	r1, r3, #31
 8008632:	bf44      	itt	mi
 8008634:	f043 0320 	orrmi.w	r3, r3, #32
 8008638:	6023      	strmi	r3, [r4, #0]
 800863a:	b11d      	cbz	r5, 8008644 <_printf_i+0x19c>
 800863c:	2310      	movs	r3, #16
 800863e:	e7ad      	b.n	800859c <_printf_i+0xf4>
 8008640:	4826      	ldr	r0, [pc, #152]	@ (80086dc <_printf_i+0x234>)
 8008642:	e7e9      	b.n	8008618 <_printf_i+0x170>
 8008644:	6823      	ldr	r3, [r4, #0]
 8008646:	f023 0320 	bic.w	r3, r3, #32
 800864a:	6023      	str	r3, [r4, #0]
 800864c:	e7f6      	b.n	800863c <_printf_i+0x194>
 800864e:	4616      	mov	r6, r2
 8008650:	e7bd      	b.n	80085ce <_printf_i+0x126>
 8008652:	6833      	ldr	r3, [r6, #0]
 8008654:	6825      	ldr	r5, [r4, #0]
 8008656:	6961      	ldr	r1, [r4, #20]
 8008658:	1d18      	adds	r0, r3, #4
 800865a:	6030      	str	r0, [r6, #0]
 800865c:	062e      	lsls	r6, r5, #24
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	d501      	bpl.n	8008666 <_printf_i+0x1be>
 8008662:	6019      	str	r1, [r3, #0]
 8008664:	e002      	b.n	800866c <_printf_i+0x1c4>
 8008666:	0668      	lsls	r0, r5, #25
 8008668:	d5fb      	bpl.n	8008662 <_printf_i+0x1ba>
 800866a:	8019      	strh	r1, [r3, #0]
 800866c:	2300      	movs	r3, #0
 800866e:	6123      	str	r3, [r4, #16]
 8008670:	4616      	mov	r6, r2
 8008672:	e7bc      	b.n	80085ee <_printf_i+0x146>
 8008674:	6833      	ldr	r3, [r6, #0]
 8008676:	1d1a      	adds	r2, r3, #4
 8008678:	6032      	str	r2, [r6, #0]
 800867a:	681e      	ldr	r6, [r3, #0]
 800867c:	6862      	ldr	r2, [r4, #4]
 800867e:	2100      	movs	r1, #0
 8008680:	4630      	mov	r0, r6
 8008682:	f7f7 fda5 	bl	80001d0 <memchr>
 8008686:	b108      	cbz	r0, 800868c <_printf_i+0x1e4>
 8008688:	1b80      	subs	r0, r0, r6
 800868a:	6060      	str	r0, [r4, #4]
 800868c:	6863      	ldr	r3, [r4, #4]
 800868e:	6123      	str	r3, [r4, #16]
 8008690:	2300      	movs	r3, #0
 8008692:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008696:	e7aa      	b.n	80085ee <_printf_i+0x146>
 8008698:	6923      	ldr	r3, [r4, #16]
 800869a:	4632      	mov	r2, r6
 800869c:	4649      	mov	r1, r9
 800869e:	4640      	mov	r0, r8
 80086a0:	47d0      	blx	sl
 80086a2:	3001      	adds	r0, #1
 80086a4:	d0ad      	beq.n	8008602 <_printf_i+0x15a>
 80086a6:	6823      	ldr	r3, [r4, #0]
 80086a8:	079b      	lsls	r3, r3, #30
 80086aa:	d413      	bmi.n	80086d4 <_printf_i+0x22c>
 80086ac:	68e0      	ldr	r0, [r4, #12]
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	4298      	cmp	r0, r3
 80086b2:	bfb8      	it	lt
 80086b4:	4618      	movlt	r0, r3
 80086b6:	e7a6      	b.n	8008606 <_printf_i+0x15e>
 80086b8:	2301      	movs	r3, #1
 80086ba:	4632      	mov	r2, r6
 80086bc:	4649      	mov	r1, r9
 80086be:	4640      	mov	r0, r8
 80086c0:	47d0      	blx	sl
 80086c2:	3001      	adds	r0, #1
 80086c4:	d09d      	beq.n	8008602 <_printf_i+0x15a>
 80086c6:	3501      	adds	r5, #1
 80086c8:	68e3      	ldr	r3, [r4, #12]
 80086ca:	9903      	ldr	r1, [sp, #12]
 80086cc:	1a5b      	subs	r3, r3, r1
 80086ce:	42ab      	cmp	r3, r5
 80086d0:	dcf2      	bgt.n	80086b8 <_printf_i+0x210>
 80086d2:	e7eb      	b.n	80086ac <_printf_i+0x204>
 80086d4:	2500      	movs	r5, #0
 80086d6:	f104 0619 	add.w	r6, r4, #25
 80086da:	e7f5      	b.n	80086c8 <_printf_i+0x220>
 80086dc:	08008b61 	.word	0x08008b61
 80086e0:	08008b72 	.word	0x08008b72

080086e4 <__sflush_r>:
 80086e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086ec:	0716      	lsls	r6, r2, #28
 80086ee:	4605      	mov	r5, r0
 80086f0:	460c      	mov	r4, r1
 80086f2:	d454      	bmi.n	800879e <__sflush_r+0xba>
 80086f4:	684b      	ldr	r3, [r1, #4]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	dc02      	bgt.n	8008700 <__sflush_r+0x1c>
 80086fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	dd48      	ble.n	8008792 <__sflush_r+0xae>
 8008700:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008702:	2e00      	cmp	r6, #0
 8008704:	d045      	beq.n	8008792 <__sflush_r+0xae>
 8008706:	2300      	movs	r3, #0
 8008708:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800870c:	682f      	ldr	r7, [r5, #0]
 800870e:	6a21      	ldr	r1, [r4, #32]
 8008710:	602b      	str	r3, [r5, #0]
 8008712:	d030      	beq.n	8008776 <__sflush_r+0x92>
 8008714:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	0759      	lsls	r1, r3, #29
 800871a:	d505      	bpl.n	8008728 <__sflush_r+0x44>
 800871c:	6863      	ldr	r3, [r4, #4]
 800871e:	1ad2      	subs	r2, r2, r3
 8008720:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008722:	b10b      	cbz	r3, 8008728 <__sflush_r+0x44>
 8008724:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008726:	1ad2      	subs	r2, r2, r3
 8008728:	2300      	movs	r3, #0
 800872a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800872c:	6a21      	ldr	r1, [r4, #32]
 800872e:	4628      	mov	r0, r5
 8008730:	47b0      	blx	r6
 8008732:	1c43      	adds	r3, r0, #1
 8008734:	89a3      	ldrh	r3, [r4, #12]
 8008736:	d106      	bne.n	8008746 <__sflush_r+0x62>
 8008738:	6829      	ldr	r1, [r5, #0]
 800873a:	291d      	cmp	r1, #29
 800873c:	d82b      	bhi.n	8008796 <__sflush_r+0xb2>
 800873e:	4a2a      	ldr	r2, [pc, #168]	@ (80087e8 <__sflush_r+0x104>)
 8008740:	40ca      	lsrs	r2, r1
 8008742:	07d6      	lsls	r6, r2, #31
 8008744:	d527      	bpl.n	8008796 <__sflush_r+0xb2>
 8008746:	2200      	movs	r2, #0
 8008748:	6062      	str	r2, [r4, #4]
 800874a:	04d9      	lsls	r1, r3, #19
 800874c:	6922      	ldr	r2, [r4, #16]
 800874e:	6022      	str	r2, [r4, #0]
 8008750:	d504      	bpl.n	800875c <__sflush_r+0x78>
 8008752:	1c42      	adds	r2, r0, #1
 8008754:	d101      	bne.n	800875a <__sflush_r+0x76>
 8008756:	682b      	ldr	r3, [r5, #0]
 8008758:	b903      	cbnz	r3, 800875c <__sflush_r+0x78>
 800875a:	6560      	str	r0, [r4, #84]	@ 0x54
 800875c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800875e:	602f      	str	r7, [r5, #0]
 8008760:	b1b9      	cbz	r1, 8008792 <__sflush_r+0xae>
 8008762:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008766:	4299      	cmp	r1, r3
 8008768:	d002      	beq.n	8008770 <__sflush_r+0x8c>
 800876a:	4628      	mov	r0, r5
 800876c:	f7ff fa9c 	bl	8007ca8 <_free_r>
 8008770:	2300      	movs	r3, #0
 8008772:	6363      	str	r3, [r4, #52]	@ 0x34
 8008774:	e00d      	b.n	8008792 <__sflush_r+0xae>
 8008776:	2301      	movs	r3, #1
 8008778:	4628      	mov	r0, r5
 800877a:	47b0      	blx	r6
 800877c:	4602      	mov	r2, r0
 800877e:	1c50      	adds	r0, r2, #1
 8008780:	d1c9      	bne.n	8008716 <__sflush_r+0x32>
 8008782:	682b      	ldr	r3, [r5, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d0c6      	beq.n	8008716 <__sflush_r+0x32>
 8008788:	2b1d      	cmp	r3, #29
 800878a:	d001      	beq.n	8008790 <__sflush_r+0xac>
 800878c:	2b16      	cmp	r3, #22
 800878e:	d11e      	bne.n	80087ce <__sflush_r+0xea>
 8008790:	602f      	str	r7, [r5, #0]
 8008792:	2000      	movs	r0, #0
 8008794:	e022      	b.n	80087dc <__sflush_r+0xf8>
 8008796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800879a:	b21b      	sxth	r3, r3
 800879c:	e01b      	b.n	80087d6 <__sflush_r+0xf2>
 800879e:	690f      	ldr	r7, [r1, #16]
 80087a0:	2f00      	cmp	r7, #0
 80087a2:	d0f6      	beq.n	8008792 <__sflush_r+0xae>
 80087a4:	0793      	lsls	r3, r2, #30
 80087a6:	680e      	ldr	r6, [r1, #0]
 80087a8:	bf08      	it	eq
 80087aa:	694b      	ldreq	r3, [r1, #20]
 80087ac:	600f      	str	r7, [r1, #0]
 80087ae:	bf18      	it	ne
 80087b0:	2300      	movne	r3, #0
 80087b2:	eba6 0807 	sub.w	r8, r6, r7
 80087b6:	608b      	str	r3, [r1, #8]
 80087b8:	f1b8 0f00 	cmp.w	r8, #0
 80087bc:	dde9      	ble.n	8008792 <__sflush_r+0xae>
 80087be:	6a21      	ldr	r1, [r4, #32]
 80087c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80087c2:	4643      	mov	r3, r8
 80087c4:	463a      	mov	r2, r7
 80087c6:	4628      	mov	r0, r5
 80087c8:	47b0      	blx	r6
 80087ca:	2800      	cmp	r0, #0
 80087cc:	dc08      	bgt.n	80087e0 <__sflush_r+0xfc>
 80087ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087d6:	81a3      	strh	r3, [r4, #12]
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e0:	4407      	add	r7, r0
 80087e2:	eba8 0800 	sub.w	r8, r8, r0
 80087e6:	e7e7      	b.n	80087b8 <__sflush_r+0xd4>
 80087e8:	20400001 	.word	0x20400001

080087ec <_fflush_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	690b      	ldr	r3, [r1, #16]
 80087f0:	4605      	mov	r5, r0
 80087f2:	460c      	mov	r4, r1
 80087f4:	b913      	cbnz	r3, 80087fc <_fflush_r+0x10>
 80087f6:	2500      	movs	r5, #0
 80087f8:	4628      	mov	r0, r5
 80087fa:	bd38      	pop	{r3, r4, r5, pc}
 80087fc:	b118      	cbz	r0, 8008806 <_fflush_r+0x1a>
 80087fe:	6a03      	ldr	r3, [r0, #32]
 8008800:	b90b      	cbnz	r3, 8008806 <_fflush_r+0x1a>
 8008802:	f7fe ffb5 	bl	8007770 <__sinit>
 8008806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d0f3      	beq.n	80087f6 <_fflush_r+0xa>
 800880e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008810:	07d0      	lsls	r0, r2, #31
 8008812:	d404      	bmi.n	800881e <_fflush_r+0x32>
 8008814:	0599      	lsls	r1, r3, #22
 8008816:	d402      	bmi.n	800881e <_fflush_r+0x32>
 8008818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800881a:	f7ff fa34 	bl	8007c86 <__retarget_lock_acquire_recursive>
 800881e:	4628      	mov	r0, r5
 8008820:	4621      	mov	r1, r4
 8008822:	f7ff ff5f 	bl	80086e4 <__sflush_r>
 8008826:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008828:	07da      	lsls	r2, r3, #31
 800882a:	4605      	mov	r5, r0
 800882c:	d4e4      	bmi.n	80087f8 <_fflush_r+0xc>
 800882e:	89a3      	ldrh	r3, [r4, #12]
 8008830:	059b      	lsls	r3, r3, #22
 8008832:	d4e1      	bmi.n	80087f8 <_fflush_r+0xc>
 8008834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008836:	f7ff fa27 	bl	8007c88 <__retarget_lock_release_recursive>
 800883a:	e7dd      	b.n	80087f8 <_fflush_r+0xc>

0800883c <__swhatbuf_r>:
 800883c:	b570      	push	{r4, r5, r6, lr}
 800883e:	460c      	mov	r4, r1
 8008840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008844:	2900      	cmp	r1, #0
 8008846:	b096      	sub	sp, #88	@ 0x58
 8008848:	4615      	mov	r5, r2
 800884a:	461e      	mov	r6, r3
 800884c:	da0d      	bge.n	800886a <__swhatbuf_r+0x2e>
 800884e:	89a3      	ldrh	r3, [r4, #12]
 8008850:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008854:	f04f 0100 	mov.w	r1, #0
 8008858:	bf14      	ite	ne
 800885a:	2340      	movne	r3, #64	@ 0x40
 800885c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008860:	2000      	movs	r0, #0
 8008862:	6031      	str	r1, [r6, #0]
 8008864:	602b      	str	r3, [r5, #0]
 8008866:	b016      	add	sp, #88	@ 0x58
 8008868:	bd70      	pop	{r4, r5, r6, pc}
 800886a:	466a      	mov	r2, sp
 800886c:	f000 f862 	bl	8008934 <_fstat_r>
 8008870:	2800      	cmp	r0, #0
 8008872:	dbec      	blt.n	800884e <__swhatbuf_r+0x12>
 8008874:	9901      	ldr	r1, [sp, #4]
 8008876:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800887a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800887e:	4259      	negs	r1, r3
 8008880:	4159      	adcs	r1, r3
 8008882:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008886:	e7eb      	b.n	8008860 <__swhatbuf_r+0x24>

08008888 <__smakebuf_r>:
 8008888:	898b      	ldrh	r3, [r1, #12]
 800888a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800888c:	079d      	lsls	r5, r3, #30
 800888e:	4606      	mov	r6, r0
 8008890:	460c      	mov	r4, r1
 8008892:	d507      	bpl.n	80088a4 <__smakebuf_r+0x1c>
 8008894:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008898:	6023      	str	r3, [r4, #0]
 800889a:	6123      	str	r3, [r4, #16]
 800889c:	2301      	movs	r3, #1
 800889e:	6163      	str	r3, [r4, #20]
 80088a0:	b003      	add	sp, #12
 80088a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088a4:	ab01      	add	r3, sp, #4
 80088a6:	466a      	mov	r2, sp
 80088a8:	f7ff ffc8 	bl	800883c <__swhatbuf_r>
 80088ac:	9f00      	ldr	r7, [sp, #0]
 80088ae:	4605      	mov	r5, r0
 80088b0:	4639      	mov	r1, r7
 80088b2:	4630      	mov	r0, r6
 80088b4:	f7ff fa64 	bl	8007d80 <_malloc_r>
 80088b8:	b948      	cbnz	r0, 80088ce <__smakebuf_r+0x46>
 80088ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088be:	059a      	lsls	r2, r3, #22
 80088c0:	d4ee      	bmi.n	80088a0 <__smakebuf_r+0x18>
 80088c2:	f023 0303 	bic.w	r3, r3, #3
 80088c6:	f043 0302 	orr.w	r3, r3, #2
 80088ca:	81a3      	strh	r3, [r4, #12]
 80088cc:	e7e2      	b.n	8008894 <__smakebuf_r+0xc>
 80088ce:	89a3      	ldrh	r3, [r4, #12]
 80088d0:	6020      	str	r0, [r4, #0]
 80088d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088d6:	81a3      	strh	r3, [r4, #12]
 80088d8:	9b01      	ldr	r3, [sp, #4]
 80088da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80088de:	b15b      	cbz	r3, 80088f8 <__smakebuf_r+0x70>
 80088e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088e4:	4630      	mov	r0, r6
 80088e6:	f000 f837 	bl	8008958 <_isatty_r>
 80088ea:	b128      	cbz	r0, 80088f8 <__smakebuf_r+0x70>
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	f023 0303 	bic.w	r3, r3, #3
 80088f2:	f043 0301 	orr.w	r3, r3, #1
 80088f6:	81a3      	strh	r3, [r4, #12]
 80088f8:	89a3      	ldrh	r3, [r4, #12]
 80088fa:	431d      	orrs	r5, r3
 80088fc:	81a5      	strh	r5, [r4, #12]
 80088fe:	e7cf      	b.n	80088a0 <__smakebuf_r+0x18>

08008900 <memmove>:
 8008900:	4288      	cmp	r0, r1
 8008902:	b510      	push	{r4, lr}
 8008904:	eb01 0402 	add.w	r4, r1, r2
 8008908:	d902      	bls.n	8008910 <memmove+0x10>
 800890a:	4284      	cmp	r4, r0
 800890c:	4623      	mov	r3, r4
 800890e:	d807      	bhi.n	8008920 <memmove+0x20>
 8008910:	1e43      	subs	r3, r0, #1
 8008912:	42a1      	cmp	r1, r4
 8008914:	d008      	beq.n	8008928 <memmove+0x28>
 8008916:	f811 2b01 	ldrb.w	r2, [r1], #1
 800891a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800891e:	e7f8      	b.n	8008912 <memmove+0x12>
 8008920:	4402      	add	r2, r0
 8008922:	4601      	mov	r1, r0
 8008924:	428a      	cmp	r2, r1
 8008926:	d100      	bne.n	800892a <memmove+0x2a>
 8008928:	bd10      	pop	{r4, pc}
 800892a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800892e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008932:	e7f7      	b.n	8008924 <memmove+0x24>

08008934 <_fstat_r>:
 8008934:	b538      	push	{r3, r4, r5, lr}
 8008936:	4d07      	ldr	r5, [pc, #28]	@ (8008954 <_fstat_r+0x20>)
 8008938:	2300      	movs	r3, #0
 800893a:	4604      	mov	r4, r0
 800893c:	4608      	mov	r0, r1
 800893e:	4611      	mov	r1, r2
 8008940:	602b      	str	r3, [r5, #0]
 8008942:	f7f8 fc44 	bl	80011ce <_fstat>
 8008946:	1c43      	adds	r3, r0, #1
 8008948:	d102      	bne.n	8008950 <_fstat_r+0x1c>
 800894a:	682b      	ldr	r3, [r5, #0]
 800894c:	b103      	cbz	r3, 8008950 <_fstat_r+0x1c>
 800894e:	6023      	str	r3, [r4, #0]
 8008950:	bd38      	pop	{r3, r4, r5, pc}
 8008952:	bf00      	nop
 8008954:	20005524 	.word	0x20005524

08008958 <_isatty_r>:
 8008958:	b538      	push	{r3, r4, r5, lr}
 800895a:	4d06      	ldr	r5, [pc, #24]	@ (8008974 <_isatty_r+0x1c>)
 800895c:	2300      	movs	r3, #0
 800895e:	4604      	mov	r4, r0
 8008960:	4608      	mov	r0, r1
 8008962:	602b      	str	r3, [r5, #0]
 8008964:	f7f8 fc43 	bl	80011ee <_isatty>
 8008968:	1c43      	adds	r3, r0, #1
 800896a:	d102      	bne.n	8008972 <_isatty_r+0x1a>
 800896c:	682b      	ldr	r3, [r5, #0]
 800896e:	b103      	cbz	r3, 8008972 <_isatty_r+0x1a>
 8008970:	6023      	str	r3, [r4, #0]
 8008972:	bd38      	pop	{r3, r4, r5, pc}
 8008974:	20005524 	.word	0x20005524

08008978 <_sbrk_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4d06      	ldr	r5, [pc, #24]	@ (8008994 <_sbrk_r+0x1c>)
 800897c:	2300      	movs	r3, #0
 800897e:	4604      	mov	r4, r0
 8008980:	4608      	mov	r0, r1
 8008982:	602b      	str	r3, [r5, #0]
 8008984:	f7f8 fc4c 	bl	8001220 <_sbrk>
 8008988:	1c43      	adds	r3, r0, #1
 800898a:	d102      	bne.n	8008992 <_sbrk_r+0x1a>
 800898c:	682b      	ldr	r3, [r5, #0]
 800898e:	b103      	cbz	r3, 8008992 <_sbrk_r+0x1a>
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	bd38      	pop	{r3, r4, r5, pc}
 8008994:	20005524 	.word	0x20005524

08008998 <_realloc_r>:
 8008998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800899c:	4607      	mov	r7, r0
 800899e:	4614      	mov	r4, r2
 80089a0:	460d      	mov	r5, r1
 80089a2:	b921      	cbnz	r1, 80089ae <_realloc_r+0x16>
 80089a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089a8:	4611      	mov	r1, r2
 80089aa:	f7ff b9e9 	b.w	8007d80 <_malloc_r>
 80089ae:	b92a      	cbnz	r2, 80089bc <_realloc_r+0x24>
 80089b0:	f7ff f97a 	bl	8007ca8 <_free_r>
 80089b4:	4625      	mov	r5, r4
 80089b6:	4628      	mov	r0, r5
 80089b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089bc:	f000 f81a 	bl	80089f4 <_malloc_usable_size_r>
 80089c0:	4284      	cmp	r4, r0
 80089c2:	4606      	mov	r6, r0
 80089c4:	d802      	bhi.n	80089cc <_realloc_r+0x34>
 80089c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089ca:	d8f4      	bhi.n	80089b6 <_realloc_r+0x1e>
 80089cc:	4621      	mov	r1, r4
 80089ce:	4638      	mov	r0, r7
 80089d0:	f7ff f9d6 	bl	8007d80 <_malloc_r>
 80089d4:	4680      	mov	r8, r0
 80089d6:	b908      	cbnz	r0, 80089dc <_realloc_r+0x44>
 80089d8:	4645      	mov	r5, r8
 80089da:	e7ec      	b.n	80089b6 <_realloc_r+0x1e>
 80089dc:	42b4      	cmp	r4, r6
 80089de:	4622      	mov	r2, r4
 80089e0:	4629      	mov	r1, r5
 80089e2:	bf28      	it	cs
 80089e4:	4632      	movcs	r2, r6
 80089e6:	f7ff f950 	bl	8007c8a <memcpy>
 80089ea:	4629      	mov	r1, r5
 80089ec:	4638      	mov	r0, r7
 80089ee:	f7ff f95b 	bl	8007ca8 <_free_r>
 80089f2:	e7f1      	b.n	80089d8 <_realloc_r+0x40>

080089f4 <_malloc_usable_size_r>:
 80089f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089f8:	1f18      	subs	r0, r3, #4
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	bfbc      	itt	lt
 80089fe:	580b      	ldrlt	r3, [r1, r0]
 8008a00:	18c0      	addlt	r0, r0, r3
 8008a02:	4770      	bx	lr

08008a04 <_init>:
 8008a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a06:	bf00      	nop
 8008a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a0a:	bc08      	pop	{r3}
 8008a0c:	469e      	mov	lr, r3
 8008a0e:	4770      	bx	lr

08008a10 <_fini>:
 8008a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a12:	bf00      	nop
 8008a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a16:	bc08      	pop	{r3}
 8008a18:	469e      	mov	lr, r3
 8008a1a:	4770      	bx	lr
