{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 22:56:23 2006 " "Info: Processing started: Thu Aug 03 22:56:23 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 673 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 551 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "data_flag " "Info: Detected ripple clock \"data_flag\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 261 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[8\] register Rx_control_0\[2\] 33.273 ns " "Info: Slack time is 33.273 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[8\]\" and destination register \"Rx_control_0\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "67.41 MHz 14.834 ns " "Info: Fmax is 67.41 MHz (period= 14.834 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.081 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.081 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.690 ns + " "Info: + Setup relationship between source and destination is 40.690 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.690 ns " "Info: + Latch edge is 40.690 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 40.690 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.389 ns + Largest " "Info: + Largest clock skew is -1.389 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.666 ns) 2.693 ns Rx_control_0\[2\] 2 REG LCFF_X27_Y6_N23 1 " "Info: 2: + IC(1.052 ns) + CELL(0.666 ns) = 2.693 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'Rx_control_0\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.718 ns" { BCLK Rx_control_0[2] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 972 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 60.94 % ) " "Info: Total cell delay = 1.641 ns ( 60.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 39.06 % ) " "Info: Total interconnect delay = 1.052 ns ( 39.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.693 ns" { BCLK Rx_control_0[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.693 ns" { BCLK BCLK~combout Rx_control_0[2] } { 0.000ns 0.000ns 1.052ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.082 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(0.815 ns) 4.082 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[8\] 2 MEM M4K_X23_Y3 6 " "Info: 2: + IC(2.292 ns) + CELL(0.815 ns) = 4.082 ns; Loc. = M4K_X23_Y3; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 43.85 % ) " "Info: Total cell delay = 1.790 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.292 ns ( 56.15 % ) " "Info: Total interconnect delay = 2.292 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.082 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.082 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } { 0.000ns 0.000ns 2.292ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.693 ns" { BCLK Rx_control_0[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.693 ns" { BCLK BCLK~combout Rx_control_0[2] } { 0.000ns 0.000ns 1.052ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.082 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.082 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } { 0.000ns 0.000ns 2.292ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 972 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.693 ns" { BCLK Rx_control_0[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.693 ns" { BCLK BCLK~combout Rx_control_0[2] } { 0.000ns 0.000ns 1.052ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.082 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.082 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } { 0.000ns 0.000ns 2.292ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.808 ns - Longest memory register " "Info: - Longest memory to register delay is 5.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[8\] 1 MEM M4K_X23_Y3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y3; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.614 ns) 2.235 ns rtl~357 2 COMB LCCOMB_X20_Y6_N14 1 " "Info: 2: + IC(1.512 ns) + CELL(0.614 ns) = 2.235 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 1; COMB Node = 'rtl~357'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.126 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] rtl~357 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 2.996 ns rtl~358 3 COMB LCCOMB_X20_Y6_N18 7 " "Info: 3: + IC(0.391 ns) + CELL(0.370 ns) = 2.996 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 7; COMB Node = 'rtl~358'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.761 ns" { rtl~357 rtl~358 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 3.590 ns Rx_control_0\[7\]~0 4 COMB LCCOMB_X20_Y6_N24 8 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 3.590 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 8; COMB Node = 'Rx_control_0\[7\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.594 ns" { rtl~358 Rx_control_0[7]~0 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 972 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.855 ns) 5.808 ns Rx_control_0\[2\] 5 REG LCFF_X27_Y6_N23 1 " "Info: 5: + IC(1.363 ns) + CELL(0.855 ns) = 5.808 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'Rx_control_0\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.218 ns" { Rx_control_0[7]~0 Rx_control_0[2] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 972 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 37.09 % ) " "Info: Total cell delay = 2.154 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.654 ns ( 62.91 % ) " "Info: Total interconnect delay = 3.654 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.808 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] rtl~357 rtl~358 Rx_control_0[7]~0 Rx_control_0[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.808 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] rtl~357 rtl~358 Rx_control_0[7]~0 Rx_control_0[2] } { 0.000ns 1.512ns 0.391ns 0.388ns 1.363ns } { 0.109ns 0.614ns 0.370ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.693 ns" { BCLK Rx_control_0[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.693 ns" { BCLK BCLK~combout Rx_control_0[2] } { 0.000ns 0.000ns 1.052ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.082 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.082 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] } { 0.000ns 0.000ns 2.292ns } { 0.000ns 0.975ns 0.815ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.808 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] rtl~357 rtl~358 Rx_control_0[7]~0 Rx_control_0[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.808 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] rtl~357 rtl~358 Rx_control_0[7]~0 Rx_control_0[2] } { 0.000ns 1.512ns 0.391ns 0.388ns 1.363ns } { 0.109ns 0.614ns 0.370ns 0.206ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] register I2SAudioOut:I2SAO\|local_right_sample\[10\] 20.768 ns " "Info: Slack time is 20.768 ns for clock \"CLK_24MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]\" and destination register \"I2SAudioOut:I2SAO\|local_right_sample\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.794 ns + Largest register register " "Info: + Largest register to register requirement is 23.794 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.713 ns + Largest " "Info: + Largest clock skew is 3.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.333 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 11.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.970 ns) 7.924 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y5_N11 5 " "Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.949 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.000 ns) 9.838 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.914 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 11.333 ns I2SAudioOut:I2SAO\|local_right_sample\[10\] 4 REG LCFF_X21_Y7_N1 1 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 11.333 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_right_sample\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.495 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 23.04 % ) " "Info: Total cell delay = 2.611 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.722 ns ( 76.96 % ) " "Info: Total interconnect delay = 8.722 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.333 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.333 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.829ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 7.620 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 7.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.666 ns) 7.620 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 2 REG LCFF_X21_Y5_N23 19 " "Info: 2: + IC(5.979 ns) + CELL(0.666 ns) = 7.620 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.645 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 21.54 % ) " "Info: Total cell delay = 1.641 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.979 ns ( 78.46 % ) " "Info: Total interconnect delay = 5.979 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.620 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.620 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 5.979ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.333 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.333 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.829ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.620 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.620 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 5.979ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.333 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.333 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.829ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.620 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.620 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 5.979ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.026 ns - Longest register register " "Info: - Longest register to register delay is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 1 REG LCFF_X21_Y5_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.624 ns) 1.112 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X21_Y5_N0 32 " "Info: 2: + IC(0.488 ns) + CELL(0.624 ns) = 1.112 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.112 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.855 ns) 3.026 ns I2SAudioOut:I2SAO\|local_right_sample\[10\] 3 REG LCFF_X21_Y7_N1 1 " "Info: 3: + IC(1.059 ns) + CELL(0.855 ns) = 3.026 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_right_sample\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.914 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 48.88 % ) " "Info: Total cell delay = 1.479 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 51.12 % ) " "Info: Total interconnect delay = 1.547 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.026 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.026 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[10] } { 0.000ns 0.488ns 1.059ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.333 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.333 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_right_sample[10] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.829ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.620 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.620 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 5.979ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.026 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.026 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_right_sample[10] } { 0.000ns 0.488ns 1.059ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "FX2_CLK register debounce:de_PTT\|count\[18\] register debounce:de_PTT\|count\[18\] 36.907 ns " "Info: Slack time is 36.907 ns for clock \"FX2_CLK\" between source register \"debounce:de_PTT\|count\[18\]\" and destination register \"debounce:de_PTT\|count\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "210.13 MHz 4.759 ns " "Info: Fmax is 210.13 MHz (period= 4.759 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "41.402 ns + Largest register register " "Info: + Largest register to register requirement is 41.402 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.666 ns + " "Info: + Setup relationship between source and destination is 41.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.802 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.802 ns debounce:de_PTT\|count\[18\] 3 REG LCFF_X26_Y10_N19 4 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.519 ns" { FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.45 % ) " "Info: Total cell delay = 1.806 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.802 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.802 ns debounce:de_PTT\|count\[18\] 3 REG LCFF_X26_Y10_N19 4 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.519 ns" { FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.45 % ) " "Info: Total cell delay = 1.806 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.495 ns - Longest register register " "Info: - Longest register to register delay is 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_PTT\|count\[18\] 1 REG LCFF_X26_Y10_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.735 ns) 2.226 ns debounce:de_PTT\|count\[0\]~254 2 COMB LCCOMB_X26_Y11_N14 2 " "Info: 2: + IC(1.491 ns) + CELL(0.735 ns) = 2.226 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[0\]~254'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.226 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~254 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.312 ns debounce:de_PTT\|count\[1\]~256 3 COMB LCCOMB_X26_Y11_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.312 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[1\]~256'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[0]~254 debounce:de_PTT|count[1]~256 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.398 ns debounce:de_PTT\|count\[2\]~258 4 COMB LCCOMB_X26_Y11_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.398 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[2\]~258'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[1]~256 debounce:de_PTT|count[2]~258 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.484 ns debounce:de_PTT\|count\[3\]~260 5 COMB LCCOMB_X26_Y11_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.484 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[3\]~260'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[2]~258 debounce:de_PTT|count[3]~260 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.570 ns debounce:de_PTT\|count\[4\]~262 6 COMB LCCOMB_X26_Y11_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.570 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[4\]~262'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[3]~260 debounce:de_PTT|count[4]~262 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.656 ns debounce:de_PTT\|count\[5\]~264 7 COMB LCCOMB_X26_Y11_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.656 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[5\]~264'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[4]~262 debounce:de_PTT|count[5]~264 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.742 ns debounce:de_PTT\|count\[6\]~266 8 COMB LCCOMB_X26_Y11_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.742 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[6\]~266'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[5]~264 debounce:de_PTT|count[6]~266 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.828 ns debounce:de_PTT\|count\[7\]~268 9 COMB LCCOMB_X26_Y11_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.828 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[7\]~268'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[6]~266 debounce:de_PTT|count[7]~268 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.003 ns debounce:de_PTT\|count\[8\]~270 10 COMB LCCOMB_X26_Y11_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 3.003 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[8\]~270'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.175 ns" { debounce:de_PTT|count[7]~268 debounce:de_PTT|count[8]~270 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.089 ns debounce:de_PTT\|count\[9\]~272 11 COMB LCCOMB_X26_Y10_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.089 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[9\]~272'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[8]~270 debounce:de_PTT|count[9]~272 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.175 ns debounce:de_PTT\|count\[10\]~274 12 COMB LCCOMB_X26_Y10_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.175 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[10\]~274'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[9]~272 debounce:de_PTT|count[10]~274 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.261 ns debounce:de_PTT\|count\[11\]~276 13 COMB LCCOMB_X26_Y10_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.261 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[11\]~276'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[10]~274 debounce:de_PTT|count[11]~276 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.347 ns debounce:de_PTT\|count\[12\]~278 14 COMB LCCOMB_X26_Y10_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.347 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[12\]~278'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[11]~276 debounce:de_PTT|count[12]~278 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.433 ns debounce:de_PTT\|count\[13\]~280 15 COMB LCCOMB_X26_Y10_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.433 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[13\]~280'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[12]~278 debounce:de_PTT|count[13]~280 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.519 ns debounce:de_PTT\|count\[14\]~282 16 COMB LCCOMB_X26_Y10_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.519 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[14\]~282'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[13]~280 debounce:de_PTT|count[14]~282 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.605 ns debounce:de_PTT\|count\[15\]~284 17 COMB LCCOMB_X26_Y10_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.605 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[15\]~284'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[14]~282 debounce:de_PTT|count[15]~284 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.795 ns debounce:de_PTT\|count\[16\]~286 18 COMB LCCOMB_X26_Y10_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.795 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[16\]~286'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.190 ns" { debounce:de_PTT|count[15]~284 debounce:de_PTT|count[16]~286 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.881 ns debounce:de_PTT\|count\[17\]~288 19 COMB LCCOMB_X26_Y10_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.881 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'debounce:de_PTT\|count\[17\]~288'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { debounce:de_PTT|count[16]~286 debounce:de_PTT|count[17]~288 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.387 ns debounce:de_PTT\|count\[18\]~289 20 COMB LCCOMB_X26_Y10_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.387 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 1; COMB Node = 'debounce:de_PTT\|count\[18\]~289'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.506 ns" { debounce:de_PTT|count[17]~288 debounce:de_PTT|count[18]~289 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.495 ns debounce:de_PTT\|count\[18\] 21 REG LCFF_X26_Y10_N19 4 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.495 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { debounce:de_PTT|count[18]~289 debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 66.83 % ) " "Info: Total cell delay = 3.004 ns ( 66.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 33.17 % ) " "Info: Total interconnect delay = 1.491 ns ( 33.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.495 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~254 debounce:de_PTT|count[1]~256 debounce:de_PTT|count[2]~258 debounce:de_PTT|count[3]~260 debounce:de_PTT|count[4]~262 debounce:de_PTT|count[5]~264 debounce:de_PTT|count[6]~266 debounce:de_PTT|count[7]~268 debounce:de_PTT|count[8]~270 debounce:de_PTT|count[9]~272 debounce:de_PTT|count[10]~274 debounce:de_PTT|count[11]~276 debounce:de_PTT|count[12]~278 debounce:de_PTT|count[13]~280 debounce:de_PTT|count[14]~282 debounce:de_PTT|count[15]~284 debounce:de_PTT|count[16]~286 debounce:de_PTT|count[17]~288 debounce:de_PTT|count[18]~289 debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.495 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~254 debounce:de_PTT|count[1]~256 debounce:de_PTT|count[2]~258 debounce:de_PTT|count[3]~260 debounce:de_PTT|count[4]~262 debounce:de_PTT|count[5]~264 debounce:de_PTT|count[6]~266 debounce:de_PTT|count[7]~268 debounce:de_PTT|count[8]~270 debounce:de_PTT|count[9]~272 debounce:de_PTT|count[10]~274 debounce:de_PTT|count[11]~276 debounce:de_PTT|count[12]~278 debounce:de_PTT|count[13]~280 debounce:de_PTT|count[14]~282 debounce:de_PTT|count[15]~284 debounce:de_PTT|count[16]~286 debounce:de_PTT|count[17]~288 debounce:de_PTT|count[18]~289 debounce:de_PTT|count[18] } { 0.000ns 1.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.802 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.802 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.495 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~254 debounce:de_PTT|count[1]~256 debounce:de_PTT|count[2]~258 debounce:de_PTT|count[3]~260 debounce:de_PTT|count[4]~262 debounce:de_PTT|count[5]~264 debounce:de_PTT|count[6]~266 debounce:de_PTT|count[7]~268 debounce:de_PTT|count[8]~270 debounce:de_PTT|count[9]~272 debounce:de_PTT|count[10]~274 debounce:de_PTT|count[11]~276 debounce:de_PTT|count[12]~278 debounce:de_PTT|count[13]~280 debounce:de_PTT|count[14]~282 debounce:de_PTT|count[15]~284 debounce:de_PTT|count[16]~286 debounce:de_PTT|count[17]~288 debounce:de_PTT|count[18]~289 debounce:de_PTT|count[18] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.495 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~254 debounce:de_PTT|count[1]~256 debounce:de_PTT|count[2]~258 debounce:de_PTT|count[3]~260 debounce:de_PTT|count[4]~262 debounce:de_PTT|count[5]~264 debounce:de_PTT|count[6]~266 debounce:de_PTT|count[7]~268 debounce:de_PTT|count[8]~270 debounce:de_PTT|count[9]~272 debounce:de_PTT|count[10]~274 debounce:de_PTT|count[11]~276 debounce:de_PTT|count[12]~278 debounce:de_PTT|count[13]~280 debounce:de_PTT|count[14]~282 debounce:de_PTT|count[15]~284 debounce:de_PTT|count[16]~286 debounce:de_PTT|count[17]~288 debounce:de_PTT|count[18]~289 debounce:de_PTT|count[18] } { 0.000ns 1.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[7\] register Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 111.74 MHz 8.949 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 111.74 MHz between source register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[7\]\" and destination register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]\" (period= 8.949 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.695 ns + Longest register register " "Info: + Longest register to register delay is 8.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[7\] 1 REG LCFF_X15_Y10_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y10_N11; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 71 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.646 ns) 1.725 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~80 2 COMB LCCOMB_X17_Y10_N0 1 " "Info: 2: + IC(1.079 ns) + CELL(0.646 ns) = 1.725 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~80'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.725 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.589 ns) 3.370 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~81 3 COMB LCCOMB_X15_Y11_N0 1 " "Info: 3: + IC(1.056 ns) + CELL(0.589 ns) = 3.370 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~81'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.645 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 4.363 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X15_Y11_N16 28 " "Info: 4: + IC(0.369 ns) + CELL(0.624 ns) = 4.363 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.993 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.651 ns) 5.431 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X15_Y11_N24 92 " "Info: 5: + IC(0.417 ns) + CELL(0.651 ns) = 5.431 ns; Loc. = LCCOMB_X15_Y11_N24; Fanout = 92; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.068 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.621 ns) 7.117 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X18_Y11_N8 2 " "Info: 6: + IC(1.065 ns) + CELL(0.621 ns) = 7.117 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.686 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.203 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X18_Y11_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.203 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.289 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X18_Y11_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 7.289 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 7.479 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X18_Y11_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 7.479 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.190 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.565 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X18_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.565 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.651 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X18_Y11_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.651 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.737 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X18_Y11_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.737 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.823 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X18_Y11_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.823 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.909 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X18_Y11_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.909 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.995 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X18_Y11_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.995 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.081 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT 16 COMB LCCOMB_X18_Y11_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 8.081 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.587 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10 17 COMB LCCOMB_X18_Y11_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 8.587 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.506 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.695 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 18 REG LCFF_X18_Y11_N31 10 " "Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 8.695 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 96 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.709 ns ( 54.16 % ) " "Info: Total cell delay = 4.709 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 45.84 % ) " "Info: Total interconnect delay = 3.986 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.695 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.695 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 1.079ns 1.056ns 0.369ns 0.417ns 1.065ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.646ns 0.589ns 0.624ns 0.651ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 5.381 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 5.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { IFCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns Tx_read_clock 3 REG LCFF_X1_Y6_N21 2 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns Tx_read_clock~clkctrl 4 COMB CLKCTRL_G1 151 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.814 ns" { Tx_read_clock Tx_read_clock~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 5.381 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 5 REG LCFF_X18_Y11_N31 10 " "Info: 5: + IC(0.849 ns) + CELL(0.666 ns) = 5.381 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.515 ns" { Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 96 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.40 % ) " "Info: Total cell delay = 2.766 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.615 ns ( 48.60 % ) " "Info: Total interconnect delay = 2.615 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.381 ns" { IFCLK IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.381 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.849ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 5.371 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 5.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { IFCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.052 ns Tx_read_clock 3 REG LCFF_X1_Y6_N21 2 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.866 ns Tx_read_clock~clkctrl 4 COMB CLKCTRL_G1 151 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.814 ns" { Tx_read_clock Tx_read_clock~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 5.371 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[7\] 5 REG LCFF_X15_Y10_N11 2 " "Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 5.371 ns; Loc. = LCFF_X15_Y10_N11; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.505 ns" { Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 71 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 51.50 % ) " "Info: Total cell delay = 2.766 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.605 ns ( 48.50 % ) " "Info: Total interconnect delay = 2.605 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.371 ns" { IFCLK IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.371 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.381 ns" { IFCLK IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.381 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.849ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.371 ns" { IFCLK IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.371 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 71 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 96 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.695 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.695 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 1.079ns 1.056ns 0.369ns 0.417ns 1.065ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.646ns 0.589ns 0.624ns 0.651ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.381 ns" { IFCLK IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.381 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.849ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.371 ns" { IFCLK IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.371 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] } { 0.000ns 0.000ns 0.140ns 0.812ns 0.814ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register AD_state\[3\] register AD_state\[3\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"BCLK\" between source register \"AD_state\[3\]\" and destination register \"AD_state\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD_state\[3\] 1 REG LCFF_X27_Y7_N15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns AD_state\[3\]~1424 2 COMB LCCOMB_X27_Y7_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'AD_state\[3\]~1424'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { AD_state[3] AD_state[3]~1424 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns AD_state\[3\] 3 REG LCFF_X27_Y7_N15 20 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { AD_state[3]~1424 AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.107 ns + Longest register " "Info: + Longest clock path from clock \"BCLK\" to destination register is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.666 ns) 3.107 ns AD_state\[3\] 2 REG LCFF_X27_Y7_N15 20 " "Info: 2: + IC(1.466 ns) + CELL(0.666 ns) = 3.107 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.132 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 52.82 % ) " "Info: Total cell delay = 1.641 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.466 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.107 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.666 ns) 3.107 ns AD_state\[3\] 2 REG LCFF_X27_Y7_N15 20 " "Info: 2: + IC(1.466 ns) + CELL(0.666 ns) = 3.107 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.132 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 52.82 % ) " "Info: Total cell delay = 1.641 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.466 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 488 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { AD_state[3] AD_state[3]~1424 AD_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.107 ns" { BCLK AD_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.107 ns" { BCLK BCLK~combout AD_state[3] } { 0.000ns 0.000ns 1.466ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register TX_state\[3\] register TX_state\[3\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"TX_state\[3\]\" and destination register \"TX_state\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TX_state\[3\] 1 REG LCFF_X25_Y1_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns TX_state~115 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'TX_state~115'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { TX_state[3] TX_state~115 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns TX_state\[3\] 3 REG LCFF_X25_Y1_N23 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.359 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 11.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.970 ns) 7.924 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y5_N11 5 " "Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.949 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.000 ns) 9.838 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.914 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 11.359 ns TX_state\[3\] 4 REG LCFF_X25_Y1_N23 8 " "Info: 4: + IC(0.855 ns) + CELL(0.666 ns) = 11.359 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.521 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.99 % ) " "Info: Total cell delay = 2.611 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 77.01 % ) " "Info: Total interconnect delay = 8.748 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 11.359 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 11.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.970 ns) 7.924 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y5_N11 5 " "Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.949 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.000 ns) 9.838 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.914 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 11.359 ns TX_state\[3\] 4 REG LCFF_X25_Y1_N23 8 " "Info: 4: + IC(0.855 ns) + CELL(0.666 ns) = 11.359 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.521 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.99 % ) " "Info: Total cell delay = 2.611 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 77.01 % ) " "Info: Total interconnect delay = 8.748 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.359 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.359 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.855ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "FX2_CLK register debounce:de_PTT\|clean_pb register debounce:de_PTT\|clean_pb 499 ps " "Info: Minimum slack time is 499 ps for clock \"FX2_CLK\" between source register \"debounce:de_PTT\|clean_pb\" and destination register \"debounce:de_PTT\|clean_pb\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_PTT\|clean_pb 1 REG LCFF_X26_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns debounce:de_PTT\|clean_pb~106 2 COMB LCCOMB_X26_Y9_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 1; COMB Node = 'debounce:de_PTT\|clean_pb~106'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X26_Y9_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.797 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.797 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X26_Y9_N5 2 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.514 ns" { FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.57 % ) " "Info: Total cell delay = 1.806 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.797 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to source register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.797 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X26_Y9_N5 2 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.514 ns" { FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.57 % ) " "Info: Total cell delay = 1.806 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.797 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.797 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "RX_wait\[5\] FLAGA IFCLK 9.120 ns register " "Info: tsu for register \"RX_wait\[5\]\" (data pin = \"FLAGA\", clock pin = \"IFCLK\") is 9.120 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.944 ns + Longest pin register " "Info: + Longest pin to register delay is 11.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns FLAGA 1 PIN PIN_198 5 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 5; PIN Node = 'FLAGA'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FLAGA } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.336 ns) + CELL(0.544 ns) 7.864 ns Select~5929 2 COMB LCCOMB_X3_Y6_N28 8 " "Info: 2: + IC(6.336 ns) + CELL(0.544 ns) = 7.864 ns; Loc. = LCCOMB_X3_Y6_N28; Fanout = 8; COMB Node = 'Select~5929'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.880 ns" { FLAGA Select~5929 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.855 ns) 11.944 ns RX_wait\[5\] 3 REG LCFF_X25_Y9_N17 3 " "Info: 3: + IC(3.225 ns) + CELL(0.855 ns) = 11.944 ns; Loc. = LCFF_X25_Y9_N17; Fanout = 3; REG Node = 'RX_wait\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.080 ns" { Select~5929 RX_wait[5] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 19.95 % ) " "Info: Total cell delay = 2.383 ns ( 19.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.561 ns ( 80.05 % ) " "Info: Total interconnect delay = 9.561 ns ( 80.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.944 ns" { FLAGA Select~5929 RX_wait[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.944 ns" { FLAGA FLAGA~combout Select~5929 RX_wait[5] } { 0.000ns 0.000ns 6.336ns 3.225ns } { 0.000ns 0.984ns 0.544ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 673 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.784 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { IFCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.784 ns RX_wait\[5\] 3 REG LCFF_X25_Y9_N17 3 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.784 ns; Loc. = LCFF_X25_Y9_N17; Fanout = 3; REG Node = 'RX_wait\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.514 ns" { IFCLK~clkctrl RX_wait[5] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.51 % ) " "Info: Total cell delay = 1.796 ns ( 64.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.49 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.784 ns" { IFCLK IFCLK~clkctrl RX_wait[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.784 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[5] } { 0.000ns 0.000ns 0.140ns 0.848ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.944 ns" { FLAGA Select~5929 RX_wait[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.944 ns" { FLAGA FLAGA~combout Select~5929 RX_wait[5] } { 0.000ns 0.000ns 6.336ns 3.225ns } { 0.000ns 0.984ns 0.544ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.784 ns" { IFCLK IFCLK~clkctrl RX_wait[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.784 ns" { IFCLK IFCLK~combout IFCLK~clkctrl RX_wait[5] } { 0.000ns 0.000ns 0.140ns 0.848ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_24MHZ CDIN I2SAudioOut:I2SAO\|outbit_o 16.543 ns register " "Info: tco from clock \"CLK_24MHZ\" to destination pin \"CDIN\" through register \"I2SAudioOut:I2SAO\|outbit_o\" is 16.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 11.333 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to source register is 11.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.970 ns) 7.924 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y5_N11 5 " "Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.949 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.000 ns) 9.838 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.914 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 11.333 ns I2SAudioOut:I2SAO\|outbit_o 4 REG LCFF_X21_Y7_N9 1 " "Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 11.333 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|outbit_o'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.495 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 23.04 % ) " "Info: Total cell delay = 2.611 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.722 ns ( 76.96 % ) " "Info: Total interconnect delay = 8.722 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.333 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.333 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } { 0.000ns 0.000ns 5.979ns 1.914ns 0.829ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.906 ns + Longest register pin " "Info: + Longest register to pin delay is 4.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2SAudioOut:I2SAO\|outbit_o 1 REG LCFF_X21_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|outbit_o'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(3.096 ns) 4.906 ns CDIN 2 PIN PIN_116 0 " "Info: 2: + IC(1.810 ns) + CELL(3.096 ns) = 4.906 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.906 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 63.11 % ) " "Info: Total cell delay = 3.096 ns ( 63.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.810 ns ( 36.89 % ) " "Info: Total interconnect delay = 1.810 ns ( 36.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.906 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.906 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } { 0.000ns 1.810ns } { 0.000ns 3.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.333 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.333 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } { 0.000ns 0.000ns 5.979ns 1.914ns 0.829ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.906 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.906 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } { 0.000ns 1.810ns } { 0.000ns 3.096ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGC LED\[1\] 11.574 ns Longest " "Info: Longest tpd from source pin \"FLAGC\" to destination pin \"LED\[1\]\" is 11.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FLAGC } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.303 ns) + CELL(3.276 ns) 11.574 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.303 ns) + CELL(3.276 ns) = 11.574 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "10.579 ns" { FLAGC LED[1] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.271 ns ( 36.90 % ) " "Info: Total cell delay = 4.271 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.303 ns ( 63.10 % ) " "Info: Total interconnect delay = 7.303 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.574 ns" { FLAGC LED[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.574 ns" { FLAGC FLAGC~combout LED[1] } { 0.000ns 0.000ns 7.303ns } { 0.000ns 0.995ns 3.276ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ 4.735 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is 4.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.346 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 11.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.970 ns) 7.924 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y5_N11 5 " "Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.949 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.000 ns) 9.838 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.914 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 11.346 ns Tx_q\[0\] 4 REG LCFF_X24_Y5_N11 2 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 11.346 ns; Loc. = LCFF_X24_Y5_N11; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.508 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 23.01 % ) " "Info: Total cell delay = 2.611 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.735 ns ( 76.99 % ) " "Info: Total interconnect delay = 8.735 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.346 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.346 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.917 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CDOUT 1 PIN PIN_117 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CDOUT } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.618 ns) + CELL(0.206 ns) 6.809 ns Tx_q\[0\]~feeder 2 COMB LCCOMB_X24_Y5_N10 1 " "Info: 2: + IC(5.618 ns) + CELL(0.206 ns) = 6.809 ns; Loc. = LCCOMB_X24_Y5_N10; Fanout = 1; COMB Node = 'Tx_q\[0\]~feeder'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.824 ns" { CDOUT Tx_q[0]~feeder } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.917 ns Tx_q\[0\] 3 REG LCFF_X24_Y5_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.917 ns; Loc. = LCFF_X24_Y5_N11; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 18.78 % ) " "Info: Total cell delay = 1.299 ns ( 18.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.618 ns ( 81.22 % ) " "Info: Total interconnect delay = 5.618 ns ( 81.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.917 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.917 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 5.618ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.346 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.346 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 5.979ns 1.914ns 0.842ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.917 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.917 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 5.618ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 22:56:25 2006 " "Info: Processing ended: Thu Aug 03 22:56:25 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
