
---------- Begin Simulation Statistics ----------
final_tick                                55717702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73052                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    73356                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   866.39                       # Real time elapsed on the host
host_tick_rate                               64309943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63291882                       # Number of instructions simulated
sim_ops                                      63554864                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055718                       # Number of seconds simulated
sim_ticks                                 55717702000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.355821                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12807040                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15182165                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2843033                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         14190777                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1071294                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1077235                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5941                       # Number of indirect misses.
system.cpu0.branchPred.lookups               17493306                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3917                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65830                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1541480                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8105820                       # Number of branches committed
system.cpu0.commit.bw_lim_events               256462                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197977                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       31934963                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52850842                       # Number of instructions committed
system.cpu0.commit.committedOps              52916647                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    104324441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.507232                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.005907                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     74457300     71.37%     71.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15687975     15.04%     86.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8962906      8.59%     95.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3669469      3.52%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       586374      0.56%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       471439      0.45%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        87546      0.08%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       144970      0.14%     99.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       256462      0.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    104324441                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603966                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50305112                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5138937                       # Number of loads committed
system.cpu0.commit.membars                     131674                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131683      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39928065     75.45%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139209      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2067137      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52916647                       # Class of committed instruction
system.cpu0.commit.refs                       7271933                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52850842                       # Number of Instructions Simulated
system.cpu0.committedOps                     52916647                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.085240                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.085240                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             41385039                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302039                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11146011                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              92019053                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16623022                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 48059842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1541823                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2643456                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1395845                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   17493306                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12679472                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     91464261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               102678                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     104248027                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          147                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5686798                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158732                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14697549                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13878334                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.945932                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         109005571                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.956961                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.275694                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50789859     46.59%     46.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                34088275     31.27%     77.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13223308     12.13%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5242419      4.81%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2159363      1.98%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1605932      1.47%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1892825      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     885      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2705      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           109005571                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12902761                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 4034882                       # number of floating regfile writes
system.cpu0.idleCycles                        1201143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1730490                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12120264                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.702120                       # Inst execution rate
system.cpu0.iew.exec_refs                    11577793                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2888162                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               38012189                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9002331                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66484                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           404488                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3612498                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           84851001                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8689631                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1465003                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             77378371                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                173622                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                98426                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1541823                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               561523                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6079                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          343202                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1975                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3863394                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1479502                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           413                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72862                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1657628                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 59554983                       # num instructions consuming a value
system.cpu0.iew.wb_count                     76797520                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.818942                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 48772069                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.696850                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      76925754                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                88485558                       # number of integer regfile reads
system.cpu0.int_regfile_writes               59004153                       # number of integer regfile writes
system.cpu0.ipc                              0.479561                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.479561                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131849      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59465867     75.42%     75.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6168      0.01%     75.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8249      0.01%     75.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1951200      2.47%     78.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3524583      4.47%     82.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1041933      1.32%     83.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            975595      1.24%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8791019     11.15%     96.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2880445      3.65%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66429      0.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              78843375                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7560447                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           15120225                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7559358                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10150007                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     586600                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007440                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 550129     93.78%     93.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3620      0.62%     94.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                   8033      1.37%     95.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  257      0.04%     95.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  338      0.06%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   68      0.01%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 22351      3.81%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1798      0.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              71737679                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         252559087                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     69238162                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106635598                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  84652724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 78843375                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       31934350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           400392                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           300                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9967497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    109005571                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.723297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.166004                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           64120049     58.82%     58.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26123276     23.97%     82.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11532081     10.58%     93.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3054662      2.80%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2007262      1.84%     98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1100017      1.01%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             622730      0.57%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             337514      0.31%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             107980      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      109005571                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.715414                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           509355                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          160418                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9002331                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3612498                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11395781                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                       110206714                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1228692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39745423                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43414238                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1234998                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19543267                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                148131                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6636                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            116836297                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              88835395                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           72080505                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 46255914                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                125733                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1541823                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1897080                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                28666262                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         13474531                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       103361766                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22064                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               554                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3142709                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           553                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   188917821                       # The number of ROB reads
system.cpu0.rob.rob_writes                  174384670                       # The number of ROB writes
system.cpu0.timesIdled                          11682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  141                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.056922                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1033860                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1087622                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           183325                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1346739                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11398                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14759                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3361                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1648284                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1799                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65661                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           175504                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    922460                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22607                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1589115                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3792967                       # Number of instructions committed
system.cpu1.commit.committedOps               3858697                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     25778166                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.149689                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.622201                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     23763789     92.19%     92.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1057609      4.10%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       392847      1.52%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       382259      1.48%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120572      0.47%     99.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28508      0.11%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6892      0.03%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3083      0.01%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22607      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     25778166                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17193                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3582148                       # Number of committed integer instructions.
system.cpu1.commit.loads                       985005                       # Number of loads committed
system.cpu1.commit.membars                     131338                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131338      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2322112     60.18%     63.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1050660     27.23%     90.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353895      9.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3858697                       # Class of committed instruction
system.cpu1.commit.refs                       1404579                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3792967                       # Number of Instructions Simulated
system.cpu1.committedOps                      3858697                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.958721                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.958721                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             21377137                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7981                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              952038                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6133916                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1037661                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3281419                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175725                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14299                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               197775                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1648284                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   784019                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     24976548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54452                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6444324                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 367092                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062449                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            909603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1045258                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.244157                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          26069717                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.249730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.653109                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21581639     82.78%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3177159     12.19%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  863372      3.31%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  279495      1.07%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   91402      0.35%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   61167      0.23%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13457      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     395      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1631      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            26069717                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu1.idleCycles                         324483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              182357                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1113096                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183723                       # Inst execution rate
system.cpu1.iew.exec_refs                     1694829                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    526476                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19843560                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1324854                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66027                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165559                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              623892                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5447290                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1168353                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           221967                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4849212                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 26687                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                64944                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175725                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               194287                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3019                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39801                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1940                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          147                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       339849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       204318                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           350                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85576                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         96781                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2227210                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4744600                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778781                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1734509                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.179759                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4750713                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6099050                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3056378                       # number of integer regfile writes
system.cpu1.ipc                              0.143705                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.143705                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131424      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3162457     62.36%     64.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 642      0.01%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1292771     25.49%     90.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             483818      9.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5071179                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33146                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006536                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11499     34.69%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20673     62.37%     97.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  968      2.92%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4972858                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          36258552                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4744571                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          7036027                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5249883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5071179                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197407                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1588592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13411                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           172                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       826766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     26069717                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194524                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.590984                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           22639110     86.84%     86.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2369991      9.09%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             673657      2.58%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             255276      0.98%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97143      0.37%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14498      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15182      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2988      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1872      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       26069717                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192132                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           578954                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          187660                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1324854                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             623892                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     86                       # number of misc regfile reads
system.cpu1.numCycles                        26394200                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    85037174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20711067                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2459603                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                555457                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1214552                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 52677                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  412                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7538534                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5880513                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3674432                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3241270                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 52375                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175725                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               718561                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1214829                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7538516                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8542                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               295                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   974954                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           293                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    31202864                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11187456                       # The number of ROB writes
system.cpu1.timesIdled                           3291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.985852                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 852650                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              888308                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           155077                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1130228                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10440                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13863                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3423                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1375325                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1829                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65648                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147145                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    804605                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20306                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1259374                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3421537                       # Number of instructions committed
system.cpu2.commit.committedOps               3487256                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     24941013                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.139820                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.602617                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     23120007     92.70%     92.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       959180      3.85%     96.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       354375      1.42%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       337186      1.35%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114435      0.46%     99.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        28213      0.11%     99.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4662      0.02%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2649      0.01%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20306      0.08%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     24941013                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16215                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3235562                       # Number of committed integer instructions.
system.cpu2.commit.loads                       893829                       # Number of loads committed
system.cpu2.commit.membars                     131335                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131335      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2082383     59.71%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         959471     27.51%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313375      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3487256                       # Class of committed instruction
system.cpu2.commit.refs                       1272870                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3421537                       # Number of Instructions Simulated
system.cpu2.committedOps                      3487256                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.463819                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.463819                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             21216059                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8130                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              792018                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5324442                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  891461                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2733643                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147308                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14299                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               188899                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1375325                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   661506                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     24237069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                43255                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5559297                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 310480                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.053855                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            785031                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            863090                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.217690                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          25177370                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.223426                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.628398                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21335575     84.74%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2696309     10.71%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  755505      3.00%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  233976      0.93%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83750      0.33%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56370      0.22%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13731      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     438      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1716      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            25177370                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                         360364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152719                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  953300                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167818                       # Inst execution rate
system.cpu2.iew.exec_refs                     1514060                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    467016                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19725192                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1156911                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66002                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           136934                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              541148                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4746128                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1047044                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181115                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4285687                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26566                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                56406                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147308                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               184533                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           34188                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1712                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           90                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       263082                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       162107                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           228                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        72342                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80377                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2045690                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4196668                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.782841                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1601451                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.164332                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4200535                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5393918                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2724806                       # number of integer regfile writes
system.cpu2.ipc                              0.133980                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.133980                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131405      2.94%      2.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2755847     61.70%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 641      0.01%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1159331     25.95%     90.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             419506      9.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4466802                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 91                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31760                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007110                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10566     33.27%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20144     63.43%     96.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1043      3.28%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4367108                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          34153695                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4196639                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          6005086                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4548750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4466802                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197378                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1258871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11052                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           183                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       632809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     25177370                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.177413                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.570705                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           22176549     88.08%     88.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2063399      8.20%     96.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             588080      2.34%     98.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             225630      0.90%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93244      0.37%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12207      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13438      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2870      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1953      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       25177370                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.174910                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           519006                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          159505                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1156911                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             541148                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     70                       # number of misc regfile reads
system.cpu2.numCycles                        25537734                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    85891880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20579921                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2246049                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                543680                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1037650                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 44734                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  201                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6537894                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5109497                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3232201                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2708566                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 44205                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147308                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               696465                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  986152                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6537876                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7460                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               284                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   968069                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           281                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    29666947                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9729879                       # The number of ROB writes
system.cpu2.timesIdled                           3485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.692704                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 785737                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              838632                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           144943                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1043763                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10996                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15084                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4088                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1257607                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1793                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65662                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           135618                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    743747                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18002                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1141182                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3226536                       # Number of instructions committed
system.cpu3.commit.committedOps               3292264                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     24588108                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.133897                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.588748                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     22866149     93.00%     93.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       906515      3.69%     96.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       337009      1.37%     98.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316857      1.29%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       109610      0.45%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27463      0.11%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4132      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2371      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18002      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     24588108                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15677                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3056420                       # Number of committed integer instructions.
system.cpu3.commit.loads                       851164                       # Number of loads committed
system.cpu3.commit.membars                     131341                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131341      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1950190     59.24%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916820     27.85%     91.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293221      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3292264                       # Class of committed instruction
system.cpu3.commit.refs                       1210065                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3226536                       # Number of Instructions Simulated
system.cpu3.committedOps                      3292264                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.800693                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.800693                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             21184449                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 9489                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              730972                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4971186                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  817900                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2479852                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                135792                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                15781                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185355                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1257607                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   594988                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     23942019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                38211                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5185923                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 290234                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.049966                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            716196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            796733                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.206042                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          24803348                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.211746                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.618782                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                21266282     85.74%     85.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2439362      9.83%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  716371      2.89%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  232611      0.94%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79975      0.32%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53694      0.22%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13165      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     399      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1489      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            24803348                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                         365870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              141011                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  875601                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.159918                       # Inst execution rate
system.cpu3.iew.exec_refs                     1436875                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437793                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19825948                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1087790                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66038                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           126354                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              501312                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4433018                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               999082                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           166338                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4025001                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                100802                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                54305                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                135792                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               242292                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2835                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           32336                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1553                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       236626                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       142411                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           246                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        64941                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         76070                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1930905                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3939640                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.790277                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1525949                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.156526                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3942735                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5067963                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2573689                       # number of integer regfile writes
system.cpu3.ipc                              0.128194                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.128194                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131427      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2564524     61.19%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.02%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1106397     26.40%     90.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388282      9.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4191339                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31342                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007478                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10279     32.80%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20121     64.20%     96.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  936      2.99%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4091211                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          33228685                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3939613                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5573857                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4235597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4191339                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197421                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1140753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11397                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           186                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       561032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     24803348                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.168983                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.559922                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           22003218     88.71%     88.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1911591      7.71%     96.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             556984      2.25%     98.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             211651      0.85%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91608      0.37%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11088      0.04%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13223      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2263      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1722      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       24803348                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.166526                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           494518                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          150115                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1087790                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             501312                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     86                       # number of misc regfile reads
system.cpu3.numCycles                        25169218                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    86261276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               20621111                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2131798                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                480472                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  975310                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 34203                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  307                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6101104                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4769261                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3043008                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2481430                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 45329                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                135792                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               581876                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  911210                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6101086                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7829                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               303                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   830365                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           301                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    29003058                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9082362                       # The number of ROB writes
system.cpu3.timesIdled                           3412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       776604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1491339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       106866                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        65821                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       855728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       733557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         799378                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             472263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       430416                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict           284109                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              441                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            215                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303865                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        472263                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2267448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2267448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     77217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              576                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            776813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  776813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              776813                       # Request fanout histogram
system.membus.respLayer1.occupancy         4080904250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3424802500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 79                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1062713587.500000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   6570377082.597081                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       109000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  41575982500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    13209158500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  42508543500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       656866                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          656866                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       656866                       # number of overall hits
system.cpu2.icache.overall_hits::total         656866                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4640                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4640                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4640                       # number of overall misses
system.cpu2.icache.overall_misses::total         4640                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    362236500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    362236500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    362236500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    362236500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       661506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       661506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       661506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       661506                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007014                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 78068.211207                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 78068.211207                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 78068.211207                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 78068.211207                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   136.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3378                       # number of writebacks
system.cpu2.icache.writebacks::total             3378                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1230                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1230                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1230                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1230                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3410                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3410                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3410                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3410                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    280697500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    280697500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    280697500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    280697500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005155                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005155                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005155                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005155                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 82315.982405                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 82315.982405                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 82315.982405                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 82315.982405                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3378                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       656866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         656866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4640                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4640                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    362236500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    362236500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       661506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       661506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 78068.211207                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 78068.211207                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1230                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1230                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3410                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3410                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    280697500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    280697500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 82315.982405                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 82315.982405                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.252652                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             637287                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3378                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           188.658082                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        440385500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.252652                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.945395                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.945395                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1326422                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1326422                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1153649                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1153649                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1153649                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1153649                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       158965                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        158965                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       158965                       # number of overall misses
system.cpu2.dcache.overall_misses::total       158965                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  15198495649                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15198495649                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  15198495649                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15198495649                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1312614                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1312614                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1312614                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1312614                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.121106                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.121106                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.121106                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.121106                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95609.068971                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95609.068971                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95609.068971                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95609.068971                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       172114                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        78320                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2378                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            454                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.377628                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   172.511013                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117761                       # number of writebacks
system.cpu2.dcache.writebacks::total           117761                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        81208                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81208                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        81208                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81208                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77757                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77757                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   7449444834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7449444834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   7449444834                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7449444834                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059238                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059238                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059238                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059238                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 95804.169837                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95804.169837                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 95804.169837                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95804.169837                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117761                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       891407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         891407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       107956                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       107956                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  10309464000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10309464000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       999363                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       999363                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.108025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 95496.906147                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95496.906147                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        65056                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65056                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42900                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42900                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   4000054500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4000054500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042927                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042927                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 93241.363636                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93241.363636                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       262242                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        262242                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51009                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51009                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4889031649                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4889031649                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313251                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313251                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.162837                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.162837                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 95846.451587                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95846.451587                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16152                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16152                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34857                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34857                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3449390334                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3449390334                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111275                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111275                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 98958.324985                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 98958.324985                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          128                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           52                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1020000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1020000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19615.384615                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19615.384615                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           33                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           19                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105556                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105556                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7921.052632                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7921.052632                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       589500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       589500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         9825                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         9825                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       534500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       534500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.453846                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.453846                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9059.322034                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9059.322034                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        85000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        85000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5256                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5256                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60392                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60392                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   4353150500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   4353150500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65648                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65648                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919937                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919937                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 72081.575374                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 72081.575374                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60392                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60392                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   4292758500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   4292758500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919937                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919937                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 71081.575374                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 71081.575374                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.677353                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1296911                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138062                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.393685                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        440397000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.677353                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.927417                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.927417                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2895233                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2895233                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    889268385.416667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5998132790.172602                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  41574683000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    13032819500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  42684882500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       590087                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          590087                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       590087                       # number of overall hits
system.cpu3.icache.overall_hits::total         590087                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4901                       # number of overall misses
system.cpu3.icache.overall_misses::total         4901                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    389352999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    389352999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    389352999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    389352999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       594988                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       594988                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       594988                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       594988                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.008237                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008237                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.008237                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008237                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 79443.582738                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79443.582738                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 79443.582738                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79443.582738                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3292                       # number of writebacks
system.cpu3.icache.writebacks::total             3292                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1577                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1577                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1577                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1577                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3324                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3324                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3324                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3324                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    284981000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    284981000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    284981000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    284981000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005587                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005587                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005587                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005587                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 85734.356197                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 85734.356197                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 85734.356197                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 85734.356197                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3292                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       590087                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         590087                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    389352999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    389352999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       594988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       594988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.008237                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008237                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 79443.582738                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79443.582738                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1577                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1577                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3324                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3324                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    284981000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    284981000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005587                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005587                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 85734.356197                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 85734.356197                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.741594                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             571415                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3292                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           173.576853                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        448308500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.741594                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.991925                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991925                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1193300                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1193300                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1089846                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1089846                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1089846                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1089846                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       154706                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        154706                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       154706                       # number of overall misses
system.cpu3.dcache.overall_misses::total       154706                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14992376605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14992376605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14992376605                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14992376605                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1244552                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1244552                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1244552                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1244552                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124307                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124307                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124307                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96908.824512                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96908.824512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96908.824512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96908.824512                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       168039                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       100502                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2333                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            642                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.027004                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   156.545171                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116723                       # number of writebacks
system.cpu3.dcache.writebacks::total           116723                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        77686                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77686                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        77686                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77686                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77020                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77020                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   7390511885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7390511885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   7390511885                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7390511885                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061886                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061886                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 95955.750260                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95955.750260                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 95955.750260                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95955.750260                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116723                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       847127                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         847127                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       104332                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104332                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  10196294000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10196294000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       951459                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       951459                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.109655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.109655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97729.306445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97729.306445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        62087                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62087                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42245                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42245                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3952034500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3952034500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93550.349154                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93550.349154                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242719                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242719                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50374                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50374                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4796082605                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4796082605                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       293093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       293093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.171870                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.171870                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95209.485151                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95209.485151                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        15599                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        15599                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34775                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34775                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3438477385                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3438477385                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118648                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118648                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 98877.854349                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 98877.854349                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          140                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           51                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       729000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       729000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.267016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.267016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 14294.117647                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14294.117647                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           31                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           31                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.104712                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.104712                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         9125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           62                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       502500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       502500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.459259                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.459259                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8104.838710                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8104.838710                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       448500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       448500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.459259                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.459259                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7233.870968                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7233.870968                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       189000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       189000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       181000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       181000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5264                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5264                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60398                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60398                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   4348723500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   4348723500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65662                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65662                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919832                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919832                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 72001.117587                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 72001.117587                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60398                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60398                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   4288325500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   4288325500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919832                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919832                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 71001.117587                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 71001.117587                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.160105                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1232630                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137318                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.976463                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        448320000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.160105                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.973753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2758423                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2758423                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       102391500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   245819822.853040                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       140500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    604134500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    55103353000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    614349000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12665759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12665759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12665759                       # number of overall hits
system.cpu0.icache.overall_hits::total       12665759                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13713                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13713                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13713                       # number of overall misses
system.cpu0.icache.overall_misses::total        13713                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1047351993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1047351993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1047351993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1047351993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12679472                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12679472                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12679472                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12679472                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001082                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001082                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001082                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001082                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76376.576460                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76376.576460                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76376.576460                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76376.576460                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5325                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    91.810345                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11663                       # number of writebacks
system.cpu0.icache.writebacks::total            11663                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2016                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2016                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2016                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2016                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11697                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11697                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11697                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11697                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    912269995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    912269995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    912269995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    912269995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77991.792340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77991.792340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77991.792340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77991.792340                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11663                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12665759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12665759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1047351993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1047351993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12679472                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12679472                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001082                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001082                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76376.576460                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76376.576460                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2016                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2016                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11697                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11697                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    912269995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    912269995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77991.792340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77991.792340                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998894                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12677350                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11663                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1086.971620                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25370639                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25370639                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8779659                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8779659                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8779659                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8779659                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1605361                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1605361                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1605361                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1605361                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  98239036652                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  98239036652                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  98239036652                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  98239036652                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10385020                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10385020                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10385020                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10385020                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154584                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154584                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154584                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61194.358560                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61194.358560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61194.358560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61194.358560                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       425869                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       109464                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5749                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            616                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.077057                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   177.701299                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432561                       # number of writebacks
system.cpu0.dcache.writebacks::total           432561                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1212664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1212664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1212664                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1212664                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392697                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392697                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  28265008762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  28265008762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  28265008762                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  28265008762                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.037814                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037814                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.037814                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037814                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71976.635324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71976.635324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71976.635324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71976.635324                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6801848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6801848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1516329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1516329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  90536460500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  90536460500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8318177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8318177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.182291                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.182291                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59707.662717                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59707.662717                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1172700                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1172700                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  23743063500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  23743063500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69095.051640                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69095.051640                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977811                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977811                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89032                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89032                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7702576152                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7702576152                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066843                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066843                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043076                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043076                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86514.693054                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86514.693054                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        39964                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        39964                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4521945262                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4521945262                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92156.706244                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92156.706244                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          306                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           54                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2053500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2053500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38027.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38027.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.052778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.052778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59315.789474                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59315.789474                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          259                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          259                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           64                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       417000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       417000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          323                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          323                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.198142                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.198142                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6515.625000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6515.625000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           64                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       356000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       356000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5562.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5562.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60212                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60212                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4357081000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4357081000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65830                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65830                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914659                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914659                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 72362.336411                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 72362.336411                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60212                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60212                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4296869000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4296869000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914659                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914659                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 71362.336411                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 71362.336411                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.487166                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9238423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452740                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.405582                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.487166                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21355837                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21355837                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               10230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                4898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                4678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                4806                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27588                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1323                       # number of overall hits
system.l2.overall_hits::.cpu0.data              10230                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                682                       # number of overall hits
system.l2.overall_hits::.cpu1.data               4898                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                511                       # number of overall hits
system.l2.overall_hits::.cpu2.data               4678                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                460                       # number of overall hits
system.l2.overall_hits::.cpu3.data               4806                       # number of overall hits
system.l2.overall_hits::total                   27588                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            422322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2539                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            115332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            113075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            112066                       # number of demand (read+write) misses
system.l2.demand_misses::total                 781470                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10373                       # number of overall misses
system.l2.overall_misses::.cpu0.data           422322                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2539                       # number of overall misses
system.l2.overall_misses::.cpu1.data           115332                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2899                       # number of overall misses
system.l2.overall_misses::.cpu2.data           113075                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2864                       # number of overall misses
system.l2.overall_misses::.cpu3.data           112066                       # number of overall misses
system.l2.overall_misses::total                781470                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    878945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  31650005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    241769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11581531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    269143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  11383568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    274207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  11319324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67598493000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    878945000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  31650005500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    241769000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11581531000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    269143500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  11383568000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    274207000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  11319324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67598493000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432552                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116872                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809058                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432552                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116872                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809058                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.886884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.976350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.788265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.959261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.850147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.960273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.861613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.958878                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.886884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.976350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.788265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.959261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.850147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.960273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.861613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.958878                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84733.924612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 74942.829168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95222.134699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100419.059758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92840.117282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100672.721645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95742.667598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101005.871540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86501.712158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84733.924612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 74942.829168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95222.134699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100419.059758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92840.117282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100672.721645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95742.667598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101005.871540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86501.712158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              430416                       # number of writebacks
system.l2.writebacks::total                    430416                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            951                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1089                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5359                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           951                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1089                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5359                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       421335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       114381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       111986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       111075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            776111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       421335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       114381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       111986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       111075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           776111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    758233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27385890002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    189037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10386740500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    215528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  10207632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    222725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  10158385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59524172002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    758233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27385890002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    189037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10386740500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    215528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  10207632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    222725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  10158385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59524172002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.864313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.974068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.668736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.951352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.744575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.951025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.761733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.950399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.959277                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.864313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.974068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.668736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.951352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.744575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.951025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.761733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.950399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.959277                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75005.737462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 64997.899538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87761.142061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90808.267982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84887.160299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91150.969764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87964.060032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91455.187936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76695.436609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75005.737462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 64997.899538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87761.142061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90808.267982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84887.160299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91150.969764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87964.060032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91455.187936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76695.436609                       # average overall mshr miss latency
system.l2.replacements                        1512510                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       442118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           442118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       442118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       442118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       296552                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           296552                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       296553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       296553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        34500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        34500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.918919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         1380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   507.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       508000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       341000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       281000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       237500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1367500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20320                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20058.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19791.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20110.294118                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.687500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       223000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       187500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       610500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20272.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20350                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10434                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          85061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          73040                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          72985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          72761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303847                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8511911500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7499291000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7493492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7478261000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30982955500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.953513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.971871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.972498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.971831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.966800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100068.321557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102673.754107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102671.672261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102778.425255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101968.936669                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        85061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        73040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        72985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        72761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7661301001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6768891000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6763642000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6750651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27944485001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.953513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.971871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.972498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.971831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.966800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90068.315691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92673.754107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92671.672261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92778.425255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91968.935027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    878945000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    241769000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    269143500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    274207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1664064500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.886884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.788265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.850147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.861613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.862547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84733.924612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95222.134699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92840.117282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95742.667598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89106.532798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          264                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          385                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          332                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    758233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    189037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    215528500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    222725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1385524000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.864313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.668736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.744575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.761733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.800610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75005.737462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87761.142061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84887.160299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87964.060032                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79931.002654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         2784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         2614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         2697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       337261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        42292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        40090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        39305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          458948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  23138094000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4082240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3890076000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3841063000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34951473000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        42002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.982283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.938238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.938788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.935789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 68605.898696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96525.111132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 97033.574457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 97724.538863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76155.627653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          987                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          951                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          991                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4018                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       336274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        41341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        39001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        38314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19724589001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3617849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   3443990500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   3407734000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30194163001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.979408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.917140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.913287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.912195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 58656.301115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87512.384800                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 88305.184482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 88942.266534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66371.008729                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              29                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.935484                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       211000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       158000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        79500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       565000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.935484                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19181.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19482.758621                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998298                       # Cycle average of tags in use
system.l2.tags.total_refs                     1542306                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1512512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.019698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.330889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       14.108832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.240932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.089615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.086658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.037713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.086272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.739545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.220451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.035015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13895560                       # Number of tag accesses
system.l2.tags.data_accesses                 13895560                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        646912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      26965376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        137856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7320384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        162496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       7167104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        162048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       7108800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49670976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       646912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       137856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       162496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       162048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1109312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27546624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27546624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         421334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         114381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         111986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         111075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              776109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       430416                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             430416                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11610529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        483964253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2474187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        131383452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2916416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        128632441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2908376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        127586023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             891475675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11610529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2474187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2916416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2908376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19909507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      494396269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            494396269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      494396269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11610529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       483964253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2474187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       131383452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2916416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       128632441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2908376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       127586023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1385871944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    426269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    311247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    107663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    105333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    104716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000579304750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1517099                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             401581                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      776109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     430417                       # Number of write requests accepted
system.mem_ctrls.readBursts                    776109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   430417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 129818                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             73215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             84595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             87144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9493                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16550489750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3231455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28668446000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25608.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44358.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   413288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  344919                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                776109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               430417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  309653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  145960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  104430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       314320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.373937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.686573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.613445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169905     54.05%     54.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        74534     23.71%     77.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18048      5.74%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10082      3.21%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6212      1.98%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3675      1.17%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2517      0.80%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1899      0.60%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27448      8.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       314320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.989173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.900875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.391308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         25860     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.457344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19872     76.84%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              474      1.83%     78.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4820     18.64%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              540      2.09%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               94      0.36%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25862                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41362624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8308352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27280064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49670976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27546688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       489.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    891.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    494.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55717612500                       # Total gap between requests
system.mem_ctrls.avgGap                      46180.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       646848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19919808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       137856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6890432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       162496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      6741312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       162048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      6701824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27280064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11609380.444297576323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 357513093.415087342262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2474186.749482238200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 123666837.516019597650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2916416.043145497795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 120990488.803719863296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2908375.510533438530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 120281773.286342635751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 489612152.346125125885                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       421334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       114381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       111986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       111075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       430417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    338937750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  11142130500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98086250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5680509500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    108384750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   5599483250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    115796750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   5585117250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1341325936000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33531.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26444.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45536.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49663.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42687.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50001.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45733.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50282.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3116340.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1185318540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            629985180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2492309820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1227749220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4397749200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23548933830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1564916640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35046962430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.009474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3741502500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1860300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50115899500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1059033360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            562859220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2122207920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          997281000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4397749200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17080358370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7012138080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33231627150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.428531                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18051538750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1860300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35805863250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    895497893.617021                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6062872364.201025                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        54000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  41575293500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    13629301000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  42088401000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       779639                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          779639                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       779639                       # number of overall hits
system.cpu1.icache.overall_hits::total         779639                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4380                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4380                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4380                       # number of overall misses
system.cpu1.icache.overall_misses::total         4380                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    326810499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    326810499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    326810499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    326810499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       784019                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       784019                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       784019                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       784019                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005587                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005587                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005587                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005587                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74614.269178                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74614.269178                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74614.269178                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74614.269178                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    87.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3189                       # number of writebacks
system.cpu1.icache.writebacks::total             3189                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1159                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1159                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1159                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1159                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3221                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3221                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3221                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3221                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    254768500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    254768500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    254768500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    254768500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004108                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004108                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79096.088171                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79096.088171                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79096.088171                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79096.088171                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3189                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       779639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         779639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4380                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4380                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    326810499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    326810499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       784019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       784019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74614.269178                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74614.269178                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1159                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1159                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3221                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3221                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    254768500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    254768500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004108                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004108                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79096.088171                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79096.088171                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.003069                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             767791                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3189                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           240.762308                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        432298500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.003069                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968846                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.968846                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1571259                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1571259                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1296040                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1296040                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1296040                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1296040                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       171830                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171830                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       171830                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171830                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  16138213592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16138213592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  16138213592                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16138213592                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1467870                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1467870                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1467870                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1467870                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.117061                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.117061                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.117061                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.117061                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93919.650771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93919.650771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93919.650771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93919.650771                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       184435                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       121573                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2434                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            712                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.774445                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   170.748596                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120326                       # number of writebacks
system.cpu1.dcache.writebacks::total           120326                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        91449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        91449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        91449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        91449                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80381                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7667911402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7667911402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7667911402                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7667911402                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054760                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054760                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054760                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054760                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95394.575857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95394.575857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95394.575857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95394.575857                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120326                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       994310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         994310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       119797                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119797                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  11192503000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11192503000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1114107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1114107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.107527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.107527                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93428.908904                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93428.908904                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        74532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45265                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45265                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4198187500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4198187500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040629                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040629                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92746.879487                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92746.879487                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301730                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301730                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52033                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52033                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4945710592                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4945710592                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.147084                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147084                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95049.499202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95049.499202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        16917                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        16917                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3469723902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3469723902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099264                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099264                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98807.492368                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98807.492368                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          139                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          139                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           51                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       765500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       765500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.268421                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.268421                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15009.803922                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15009.803922                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.115789                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.115789                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8431.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8431.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           60                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       349500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       349500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441176                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441176                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5825                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5825                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           60                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       295500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       295500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.441176                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.441176                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         4925                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4925                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        98000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        98000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5300                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5300                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60361                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60361                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4341604500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4341604500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65661                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65661                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.919282                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.919282                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 71927.312337                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 71927.312337                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60361                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60361                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4281243500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4281243500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.919282                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.919282                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 70927.312337                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 70927.312337                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.662765                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1442013                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140647                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.252711                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        432310000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.662765                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926961                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926961                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3208392                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3208392                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  55717702000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       872534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       366732                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1082094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           224                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            670                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394757                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474072                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           31                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2509253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1494912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55366784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       410240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15394624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       434432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15072320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       423424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14949312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103546048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1594510                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32758976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2403712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.462924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.665009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1450652     60.35%     60.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 852531     35.47%     95.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55255      2.30%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  31402      1.31%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  13872      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2403712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1658885980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207777803                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5299062                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206625387                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5153619                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679791411                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17677695                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211593936                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5029047                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               145107750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    65345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2760.81                       # Real time elapsed on the host
host_tick_rate                               32378246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180115734                       # Number of instructions simulated
sim_ops                                     180405659                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089390                       # Number of seconds simulated
sim_ticks                                 89390048500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.782558                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5053606                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5115889                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           186674                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5280660                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             30318                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36894                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6576                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5411104                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5084                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5657                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           179766                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4208436                       # Number of branches committed
system.cpu0.commit.bw_lim_events               346249                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3126736                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29884325                       # Number of instructions committed
system.cpu0.commit.committedOps              29890161                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    167533732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.178413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.992881                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    159762431     95.36%     95.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3165613      1.89%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       461944      0.28%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       191014      0.11%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       138698      0.08%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       144121      0.09%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2083405      1.24%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1240257      0.74%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       346249      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    167533732                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8892954                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60240                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25346762                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8232429                       # Number of loads committed
system.cpu0.commit.membars                       9778                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10261      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16343882     54.68%     54.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3934804     13.16%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        441847      1.48%     69.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120043      0.40%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       146771      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4447786     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187918      0.63%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3790300     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311218      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29890161                       # Class of committed instruction
system.cpu0.commit.refs                       8737222                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29884325                       # Number of Instructions Simulated
system.cpu0.committedOps                     29890161                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.917480                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.917480                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            157199808                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7005                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4485099                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34455016                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3315834                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4603375                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                186023                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12152                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2731752                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5411104                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   643953                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    165350778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13581                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38481314                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          200                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 385928                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.030599                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2492771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5083924                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.217605                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         168036792                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.229061                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.655767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               141766384     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20424789     12.15%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  855350      0.51%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4439495      2.64%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  145753      0.09%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20505      0.01%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  348595      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   27810      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8111      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           168036792                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9196860                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8654097                       # number of floating regfile writes
system.cpu0.idleCycles                        8803102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              184159                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4426861                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.316466                       # Inst execution rate
system.cpu0.iew.exec_refs                    34124566                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    511021                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               67183655                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9121990                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13919                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            83406                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              533777                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32964049                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             33613545                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           148057                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             55963781                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                524688                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             53210538                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                186023                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             54292170                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2553841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11442                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4076                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       889561                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        28984                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4076                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        46701                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        137458                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25650558                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30677416                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858464                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22020087                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.173476                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30707882                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                59531269                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17152479                       # number of integer regfile writes
system.cpu0.ipc                              0.168991                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.168991                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12735      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17037294     30.36%     30.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6790      0.01%     30.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  793      0.00%     30.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3949455      7.04%     37.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                466      0.00%     37.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             492131      0.88%     38.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120116      0.21%     38.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.26%     38.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149184      0.27%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            20059211     35.75%     74.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             192366      0.34%     75.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13629334     24.29%     99.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314457      0.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56111837                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               21189953                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           40009600                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8969145                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10679582                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7359261                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.131153                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 327542      4.45%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    6      0.00%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1388      0.02%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               682767      9.28%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 144      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4637177     63.01%     76.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7237      0.10%     76.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1702998     23.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              42268410                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         247723721                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21708271                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25362433                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32939415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56111837                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24634                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3073891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           113593                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1811                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      3130088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    168036792                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.333926                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.106700                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          148710434     88.50%     88.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6313308      3.76%     92.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3071676      1.83%     94.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2141336      1.27%     95.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4101649      2.44%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2435071      1.45%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             589204      0.35%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278918      0.17%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             395196      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      168036792                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.317303                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           149705                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           91006                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9121990                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             533777                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9223315                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4791436                       # number of misc regfile writes
system.cpu0.numCycles                       176839894                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1940325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              126393880                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25209278                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7504793                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4367242                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26796321                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               179109                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47526999                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33587915                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28397288                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5791803                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                261648                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                186023                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30996227                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3188015                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10251506                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37275493                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        301617                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7664                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17588960                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7562                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   200177574                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66537118                       # The number of ROB writes
system.cpu0.timesIdled                          78583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2441                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.314750                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5015524                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5050130                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           179772                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5178694                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13204                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14956                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1752                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5259093                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1427                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5351                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174121                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4040755                       # Number of branches committed
system.cpu1.commit.bw_lim_events               330462                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21985                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3213048                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28976826                       # Number of instructions committed
system.cpu1.commit.committedOps              28983895                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    165656188                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174964                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.987727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    158270872     95.54%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2954756      1.78%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       398227      0.24%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       153150      0.09%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       116453      0.07%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       137071      0.08%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2088007      1.26%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1207190      0.73%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       330462      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    165656188                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8870756                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               25074                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24453070                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8037630                       # Number of loads committed
system.cpu1.commit.membars                      11438                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11438      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15797296     54.50%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            248      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3922823     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        443696      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121638      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147904      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4267918     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35919      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3775063     13.02%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       312176      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28983895                       # Class of committed instruction
system.cpu1.commit.refs                       8391076                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28976826                       # Number of Instructions Simulated
system.cpu1.committedOps                     28983895                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.792550                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.792550                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            157078905                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5689                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4419958                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33648369                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1953732                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4234274                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                180134                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15500                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2717982                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5259093                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   529940                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    164970008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6826                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37748619                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 371570                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.031332                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1009234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5028728                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224895                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         166165027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.227294                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651330                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               140322665     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20140129     12.12%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  772383      0.46%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4420593      2.66%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  124324      0.07%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   10715      0.01%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  349692      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   23582      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     944      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           166165027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9180672                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8635378                       # number of floating regfile writes
system.cpu1.idleCycles                        1684693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              178434                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4260999                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.329057                       # Inst execution rate
system.cpu1.iew.exec_refs                    33955908                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358670                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               67586531                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8954525                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12046                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            79635                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              380560                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32143627                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33597238                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           142790                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             55232128                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                528811                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             52926980                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                180134                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             54019601                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2561357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4360                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4480                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       916895                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        27114                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4480                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        39700                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        138734                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25248622                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29763047                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858014                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21663669                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.177320                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29792887                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                58531619                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16552810                       # number of integer regfile writes
system.cpu1.ipc                              0.172636                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172636                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13224      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16480217     29.76%     29.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 251      0.00%     29.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     29.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3937846      7.11%     36.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             496903      0.90%     37.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121762      0.22%     38.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.27%     38.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150462      0.27%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     38.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19960275     36.05%     74.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38349      0.07%     74.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13712252     24.76%     99.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315601      0.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              55374918                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               21282408                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           40180170                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8950722                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10746740                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7394066                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.133527                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 324424      4.39%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1513      0.02%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               679067      9.18%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  82      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4669499     63.15%     76.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   17      0.00%     76.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1719460     23.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41473352                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         244244719                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20812325                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24561099                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32119260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 55374918                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24367                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3159732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           115960                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2382                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3271433                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    166165027                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.333253                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.109235                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          147318065     88.66%     88.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5994667      3.61%     92.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2971219      1.79%     94.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2092220      1.26%     95.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4092733      2.46%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2446495      1.47%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             580596      0.35%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             278086      0.17%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             390946      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      166165027                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.329908                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           145182                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           90875                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8954525                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             380560                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9207115                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4783517                       # number of misc regfile writes
system.cpu1.numCycles                       167849720                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10785311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              126606148                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24601001                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7424405                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2994900                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26732563                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               181098                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46487138                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32776133                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27883063                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5413704                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 74907                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                180134                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30757509                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3282062                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10287044                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36200094                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        212632                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 17508246                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6532                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   197511567                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64903056                       # The number of ROB writes
system.cpu1.timesIdled                          16518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.507837                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                5004480                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5029232                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           177978                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5165919                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13336                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14626                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1290                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5245177                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1183                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5284                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           172351                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4039274                       # Number of branches committed
system.cpu2.commit.bw_lim_events               329177                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3181518                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28970037                       # Number of instructions committed
system.cpu2.commit.committedOps              28977035                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    165424303                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.175168                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.988470                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    158047095     95.54%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2948693      1.78%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       395954      0.24%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       153215      0.09%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       116693      0.07%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       135930      0.08%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      2085871      1.26%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1211675      0.73%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       329177      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    165424303                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8867815                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24822                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24448638                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8036623                       # Number of loads committed
system.cpu2.commit.membars                      11369                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11369      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15794653     54.51%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            268      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3922126     13.54%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442672      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       121115      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147392      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4266517     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         36093      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3775390     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311664      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28977035                       # Class of committed instruction
system.cpu2.commit.refs                       8389664                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28970037                       # Number of Instructions Simulated
system.cpu2.committedOps                     28977035                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.785366                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.785366                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            156890237                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5649                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4413980                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33599871                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1942779                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4199147                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                178239                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                15177                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2717106                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5245177                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   527742                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    164731155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6523                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37672190                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 367732                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.031295                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1012487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           5017816                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.224771                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         165927508                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.227156                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.651060                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               140132347     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20106225     12.12%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  770896      0.46%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4411425      2.66%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123422      0.07%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9622      0.01%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  348531      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24167      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     873      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           165927508                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9175140                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8631191                       # number of floating regfile writes
system.cpu2.idleCycles                        1674748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              176510                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4257858                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.329221                       # Inst execution rate
system.cpu2.iew.exec_refs                    33913660                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358127                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               67471519                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8944759                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11664                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            79181                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              379553                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32105877                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33555533                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           142664                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             55178232                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                528679                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             52815999                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                178239                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             53907061                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2558031                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4273                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4520                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       908136                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        26512                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4520                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        39251                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137259                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25251491                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29748342                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.857952                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21664557                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177494                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29778110                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                58479346                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16545539                       # number of integer regfile writes
system.cpu2.ipc                              0.172850                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.172850                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13015      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16472999     29.78%     29.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 274      0.00%     29.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     29.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3936569      7.12%     36.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             494673      0.89%     37.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121244      0.22%     38.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.27%     38.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            149990      0.27%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19942085     36.05%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38447      0.07%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13688801     24.74%     99.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315023      0.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              55320896                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               21243943                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           40113063                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8945925                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10723713                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    7377021                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.133350                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 324347      4.40%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    3      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1302      0.02%      4.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   1      0.00%      4.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               674796      9.15%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  77      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4662442     63.20%     76.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   45      0.00%     76.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1714007     23.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              41440959                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         243949390                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20802417                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24515526                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  32081980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 55320896                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23897                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3128842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           116132                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2308                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3238590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    165927508                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.333404                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.109623                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          147107861     88.66%     88.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5977099      3.60%     92.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2967706      1.79%     94.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2095397      1.26%     95.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4086060      2.46%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2443263      1.47%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             580867      0.35%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             277603      0.17%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             391652      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      165927508                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.330073                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           144968                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           90465                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8944759                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             379553                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9200698                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4780761                       # number of misc regfile writes
system.cpu2.numCycles                       167602256                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11033581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              126327343                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24595722                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7429013                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2981777                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26803686                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               175967                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46432182                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32735179                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27849598                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5381121                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 75170                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                178239                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             30828438                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3253876                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10272566                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        36159616                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        230590                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6153                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 17504021                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6136                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   197243838                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64820664                       # The number of ROB writes
system.cpu2.timesIdled                          16286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.500402                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                5009698                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5034852                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           177969                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5167793                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13069                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14521                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1452                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5247571                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1274                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5313                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           172118                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4042707                       # Number of branches committed
system.cpu3.commit.bw_lim_events               330532                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3163393                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28992664                       # Number of instructions committed
system.cpu3.commit.committedOps              28999704                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    165465422                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.175261                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.988832                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158084695     95.54%     95.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2948125      1.78%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       397458      0.24%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       153354      0.09%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       116345      0.07%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       137395      0.08%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      2082636      1.26%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1214882      0.73%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       330532      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    165465422                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8876178                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24912                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24466141                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8042410                       # Number of loads committed
system.cpu3.commit.membars                      11413                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11413      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15805499     54.50%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            252      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3925479     13.54%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        443824      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121620      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147968      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4270132     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35910      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3777591     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       312240      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28999704                       # Class of committed instruction
system.cpu3.commit.refs                       8395873                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28992664                       # Number of Instructions Simulated
system.cpu3.committedOps                     28999704                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.781965                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.781965                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            156932690                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5884                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4417410                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33599150                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1945510                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4192720                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                177913                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                16108                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2717655                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5247571                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   526205                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164778131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6688                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37667061                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 367528                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.031304                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1004583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5022767                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.224697                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         165966488                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.227073                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.650475                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               140165477     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20110534     12.12%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  771246      0.46%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4415969      2.66%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123954      0.07%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9944      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  346336      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   22141      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     887      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           165966488                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9185756                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8639005                       # number of floating regfile writes
system.cpu3.idleCycles                        1668080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              176292                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4259833                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.328842                       # Inst execution rate
system.cpu3.iew.exec_refs                    33849845                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    358609                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               67509826                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8946323                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11869                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            77208                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              379612                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32109917                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33491236                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           141154                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             55125208                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                528315                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             52898464                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                177913                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             53989135                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2554496                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4294                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4363                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       903913                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        26149                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4363                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        38141                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        138151                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25269805                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29763900                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857775                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21675814                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177552                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29793696                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58423101                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16551015                       # number of integer regfile writes
system.cpu3.ipc                              0.172952                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.172952                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13126      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16476785     29.81%     29.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 257      0.00%     29.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     29.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3940181      7.13%     36.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             495752      0.90%     37.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121739      0.22%     38.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.27%     38.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150606      0.27%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     38.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            19893080     35.99%     74.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38276      0.07%     74.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13673096     24.74%     99.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315688      0.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55266362                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               21239809                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           40098805                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8954409                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10714188                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    7369331                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.133342                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 325184      4.41%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    1      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1501      0.02%      4.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      4.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      4.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               679739      9.22%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  84      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4648825     63.08%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   31      0.00%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1713961     23.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41382758                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         243884207                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20809491                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24510305                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  32085777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55266362                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24140                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3110213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           114469                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2343                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3221290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    165966488                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.332997                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.108848                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          147159716     88.67%     88.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5971297      3.60%     92.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2970772      1.79%     94.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2100455      1.27%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4078870      2.46%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2436086      1.47%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             580403      0.35%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             277284      0.17%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             391605      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      165966488                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.329684                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           145423                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           91002                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8946323                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             379612                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9210655                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4786347                       # number of misc regfile writes
system.cpu3.numCycles                       167634568                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    11000741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              126490017                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24614668                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7366254                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2986994                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26697717                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               180937                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46431016                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32736309                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27849813                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5373510                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 66235                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                177913                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30710717                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3235145                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10266383                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36164633                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        227337                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6335                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 17504841                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6312                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   197287730                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64827606                       # The number of ROB writes
system.cpu3.timesIdled                          16107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11062251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18708824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4968563                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3475395                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11032789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7819323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23889668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11294718                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10954799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       236752                       # Transaction distribution
system.membus.trans_dist::WritebackClean           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7410363                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8778                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4744                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93346                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10954800                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29756137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29756137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    722182784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               722182784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11303                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11061668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11061668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11061668                       # Request fanout histogram
system.membus.respLayer1.occupancy        56550504500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23716108533                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1778                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          890                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6280185.393258                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   9369325.384987                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          890    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     75025500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            890                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    83800683500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5589365000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       510638                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          510638                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       510638                       # number of overall hits
system.cpu2.icache.overall_hits::total         510638                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17104                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17104                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17104                       # number of overall misses
system.cpu2.icache.overall_misses::total        17104                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1345084500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1345084500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1345084500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1345084500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       527742                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       527742                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       527742                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       527742                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032410                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032410                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032410                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032410                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 78641.516604                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 78641.516604                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 78641.516604                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 78641.516604                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   170.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15698                       # number of writebacks
system.cpu2.icache.writebacks::total            15698                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1406                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1406                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1406                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1406                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15698                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15698                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15698                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15698                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1245732000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1245732000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1245732000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1245732000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.029746                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.029746                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.029746                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.029746                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 79356.096318                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79356.096318                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 79356.096318                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79356.096318                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15698                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       510638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         510638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17104                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17104                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1345084500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1345084500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       527742                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       527742                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032410                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032410                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 78641.516604                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 78641.516604                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1406                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1406                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15698                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15698                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1245732000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1245732000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.029746                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.029746                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 79356.096318                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79356.096318                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             549325                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15730                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            34.922123                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1071182                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1071182                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3006907                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3006907                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3006907                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3006907                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5603995                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5603995                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5603995                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5603995                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 488203899290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 488203899290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 488203899290                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 488203899290                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8610902                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8610902                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8610902                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8610902                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.650802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.650802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.650802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.650802                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 87117.119000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87117.119000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 87117.119000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 87117.119000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    136035811                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        10677                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2586039                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            172                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.603929                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    62.075581                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2943650                       # number of writebacks
system.cpu2.dcache.writebacks::total          2943650                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2655543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2655543                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2655543                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2655543                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2948452                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2948452                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2948452                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2948452                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 306771052890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 306771052890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 306771052890                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 306771052890                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.342409                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.342409                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.342409                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.342409                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104044.784480                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104044.784480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104044.784480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104044.784480                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2943649                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2800133                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2800133                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5466302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5466302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 477485864500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 477485864500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8266435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8266435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.661265                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.661265                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87350.802151                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87350.802151                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2539433                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2539433                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2926869                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2926869                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 305083367500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 305083367500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.354067                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.354067                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104235.402234                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104235.402234                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       206774                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        206774                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137693                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137693                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10718034790                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10718034790                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.399728                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.399728                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77840.084754                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77840.084754                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       116110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       116110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21583                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21583                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1687685390                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1687685390                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062656                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062656                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78195.125330                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78195.125330                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3197                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3197                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          957                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          957                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36982000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36982000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.230380                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.230380                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38643.678161                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38643.678161                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          439                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          439                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          518                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          518                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4795500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4795500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.124699                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.124699                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9257.722008                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9257.722008                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1451                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1451                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1515                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1515                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     15483000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     15483000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2966                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2966                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.510789                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.510789                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10219.801980                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10219.801980                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1450                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1450                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     14290000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     14290000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.488874                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.488874                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9855.172414                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9855.172414                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4401000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4401000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1085                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1085                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4199                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4199                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    132226500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    132226500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5284                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5284                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.794663                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.794663                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31489.997618                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31489.997618                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4199                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4199                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    128027500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    128027500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.794663                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.794663                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30489.997618                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30489.997618                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.566009                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5969485                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2951344                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.022633                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.566009                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.986438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20197929                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20197929                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1850                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          926                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6018603.671706                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   9238429.395827                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          926    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     74849500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            926                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    83816821500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5573227000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       508936                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          508936                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       508936                       # number of overall hits
system.cpu3.icache.overall_hits::total         508936                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17269                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17269                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17269                       # number of overall misses
system.cpu3.icache.overall_misses::total        17269                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1358700000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1358700000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1358700000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1358700000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       526205                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       526205                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       526205                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       526205                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032818                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032818                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032818                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032818                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 78678.556952                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78678.556952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 78678.556952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78678.556952                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1036                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    86.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15873                       # number of writebacks
system.cpu3.icache.writebacks::total            15873                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1396                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1396                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1396                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1396                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15873                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15873                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15873                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15873                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1259327500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1259327500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1259327500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1259327500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030165                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030165                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030165                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030165                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 79337.711838                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79337.711838                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 79337.711838                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79337.711838                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15873                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       508936                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         508936                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17269                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17269                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1358700000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1358700000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       526205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       526205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032818                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032818                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 78678.556952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78678.556952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1396                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1396                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15873                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15873                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1259327500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1259327500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030165                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030165                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 79337.711838                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79337.711838                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             546805                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15905                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            34.379440                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1068283                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1068283                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      3008895                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3008895                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      3008895                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3008895                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5606279                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5606279                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5606279                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5606279                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 488567547394                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 488567547394                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 488567547394                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 488567547394                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8615174                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8615174                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8615174                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8615174                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.650745                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.650745                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.650745                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.650745                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87146.491888                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87146.491888                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87146.491888                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87146.491888                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    135987663                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        14464                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2582674                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            177                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.653824                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.717514                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2942253                       # number of writebacks
system.cpu3.dcache.writebacks::total          2942253                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2658972                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2658972                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2658972                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2658972                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2947307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2947307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2947307                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2947307                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 306644988622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 306644988622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 306644988622                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 306644988622                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342106                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342106                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342106                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342106                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104042.432167                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104042.432167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104042.432167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104042.432167                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2942252                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2800888                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2800888                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5469494                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5469494                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 478119786000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 478119786000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8270382                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8270382                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.661335                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.661335                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87415.725477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87415.725477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2544412                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2544412                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2925082                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2925082                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 304969218500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 304969218500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.353682                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.353682                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104260.057838                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104260.057838                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       208007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        208007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       136785                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       136785                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10447761394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10447761394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       344792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396717                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396717                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76380.899909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76380.899909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114560                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114560                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22225                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22225                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1675770122                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1675770122                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.064459                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064459                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75400.230461                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75400.230461                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3274                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3274                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1028                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1028                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     32303500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     32303500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.238959                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.238959                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31423.638132                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31423.638132                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          420                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          420                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          608                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          608                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4929000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4929000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.141330                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.141330                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8106.907895                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8106.907895                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1478                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1478                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1534                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1534                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     14936500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     14936500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3012                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3012                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.509296                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.509296                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9736.962190                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9736.962190                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1461                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1461                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     13724500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13724500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.485060                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.485060                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9393.908282                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9393.908282                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4085500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4085500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1094                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4219                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4219                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    133063500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    133063500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5313                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5313                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.794090                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.794090                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 31539.108794                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 31539.108794                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4219                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4219                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    128844500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    128844500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.794090                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.794090                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 30539.108794                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 30539.108794                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.616776                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5969875                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2950089                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.023625                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.616776                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.988024                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988024                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20205666                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20205666                       # Number of data accesses
system.cpu0.numPwrStateTransitions                756                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2567067.460317                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4463051.737517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          378    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     15713500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    88419697000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    970351500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       567161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          567161                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       567161                       # number of overall hits
system.cpu0.icache.overall_hits::total         567161                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76792                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76792                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76792                       # number of overall misses
system.cpu0.icache.overall_misses::total        76792                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6225504998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6225504998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6225504998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6225504998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       643953                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       643953                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       643953                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       643953                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119251                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119251                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119251                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119251                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 81069.707756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81069.707756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 81069.707756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81069.707756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2580                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.894737                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72404                       # number of writebacks
system.cpu0.icache.writebacks::total            72404                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4388                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4388                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4388                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4388                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72404                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72404                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5873933998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5873933998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5873933998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5873933998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112437                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112437                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112437                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112437                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 81127.202889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81127.202889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 81127.202889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81127.202889                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72404                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       567161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         567161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76792                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76792                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6225504998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6225504998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       643953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       643953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119251                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119251                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 81069.707756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81069.707756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4388                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4388                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5873933998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5873933998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112437                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112437                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 81127.202889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81127.202889                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             639669                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72436                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.830816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1360310                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1360310                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3253664                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3253664                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3253664                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3253664                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5700218                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5700218                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5700218                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5700218                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 496120667633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 496120667633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 496120667633                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 496120667633                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8953882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8953882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8953882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8953882                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.636620                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.636620                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.636620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.636620                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87035.384898                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87035.384898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87035.384898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87035.384898                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    136040881                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11833                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2582595                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            140                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.676041                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.521429                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2970979                       # number of writebacks
system.cpu0.dcache.writebacks::total          2970979                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2726681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2726681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2726681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2726681                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2973537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2973537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2973537                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2973537                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 308752505971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 308752505971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 308752505971                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 308752505971                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.332095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.332095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.332095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.332095                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103833.416558                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103833.416558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103833.416558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103833.416558                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2970979                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2940154                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2940154                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5519056                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5519056                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 482131347500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 482131347500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8459210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8459210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.652432                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.652432                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87357.574828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87357.574828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2583099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2583099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2935957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2935957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 305790792500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 305790792500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.347072                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.347072                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104153.702694                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104153.702694                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       313510                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        313510                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13989320133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13989320133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77219.947522                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77219.947522                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       143582                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       143582                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        37580                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        37580                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2961713471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2961713471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.075970                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.075970                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78810.895982                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78810.895982                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4106                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4106                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     31054500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31054500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.159468                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159468                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39864.569961                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39864.569961                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          694                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          694                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           85                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017400                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017400                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11170.588235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11170.588235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3280                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3280                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6595500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6595500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4445                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4445                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.262092                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.262092                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5661.373391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5661.373391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5477500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5477500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.258268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.258268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4771.341463                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4771.341463                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       255000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       255000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3565                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3565                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    135023500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    135023500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5657                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5657                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.630193                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.630193                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37874.754558                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37874.754558                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3565                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3565                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    131458500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    131458500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.630193                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.630193                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36874.754558                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36874.754558                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.933914                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6243245                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2975021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.098555                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.933914                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20912728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20912728                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               93322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               91252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               90891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               91048                       # number of demand (read+write) hits
system.l2.demand_hits::total                   374941                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2154                       # number of overall hits
system.l2.overall_hits::.cpu0.data              93322                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2254                       # number of overall hits
system.l2.overall_hits::.cpu1.data              91252                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1983                       # number of overall hits
system.l2.overall_hits::.cpu2.data              90891                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2037                       # number of overall hits
system.l2.overall_hits::.cpu3.data              91048                       # number of overall hits
system.l2.overall_hits::total                  374941                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2875086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2856816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2853838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2851444                       # number of demand (read+write) misses
system.l2.demand_misses::total               11548951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70251                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2875086                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13965                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2856816                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13715                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2853838                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13836                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2851444                       # number of overall misses
system.l2.overall_misses::total              11548951                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5731482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 301680578998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1210585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 300159981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1195070500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 299773294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1207935500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 299647423998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1210606352996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5731482500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 301680578998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1210585500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 300159981500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1195070500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 299773294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1207935500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 299647423998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1210606352996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72405                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2968408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2948068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2944729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2942492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11923892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72405                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2968408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2948068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2944729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2942492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11923892                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.970251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.968562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.861027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.873678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.969134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.871669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.969058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.970251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.968562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.861027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.873678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.969134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.871669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.969058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81585.778138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104929.236551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86687.110634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105068.013306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87136.018957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105042.155336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87303.808904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105086.203340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104823.923229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81585.778138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104929.236551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86687.110634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105068.013306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87136.018957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105042.155336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87303.808904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105086.203340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104823.923229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              236752                       # number of writebacks
system.l2.writebacks::total                    236752                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         121499                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         124593                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         124597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2071                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         124088                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              501616                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        121499                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        124593                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        124597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2071                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        124088                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             501616                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2753587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2732223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2729241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2727356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11047335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2753587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2732223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2729241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2727356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11047335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5016261529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 266875682508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    944770502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 265391752510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    922269503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 265018845514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    950453502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 264909083006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1070029118574                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5016261529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 266875682508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    944770502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 265391752510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    922269503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 265018845514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    950453502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 264909083006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1070029118574                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.966011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.927631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.725877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.926784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.729137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.926822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.741196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.926886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926487                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.966011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.927631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.725877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.926784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.729137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.926822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.741196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.926886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926487                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71718.253589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96919.284740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80248.917183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97134.001328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80575.703565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 97103.497095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80786.528007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97130.364722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96858.574360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71718.253589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96919.284740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80248.917183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97134.001328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80575.703565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 97103.497095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80786.528007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97130.364722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96858.574360                       # average overall mshr miss latency
system.l2.replacements                       18937688                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       255422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           255422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       255422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       255422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7637349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7637349                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           41                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             41                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7637390                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7637390                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           41                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           41                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           518                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           412                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           476                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1997                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       487000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       355000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1237500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       496500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2576000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          518                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2003                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.997579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.996627                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.993737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997004                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   940.154440                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   861.650485                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2093.908629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1043.067227                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1289.934902                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          515                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          407                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          579                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          470                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1971                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10330000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      8244000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     12234998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      9521999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     40330997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.994208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.985472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.976391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.981211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.984024                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20058.252427                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20255.528256                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21131.257340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20259.572340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20462.200406                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          294                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          362                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          330                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1049                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       559000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       446500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       632500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       966500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2604500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          363                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          330                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1050                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.997245                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8873.015873                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1518.707483                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1747.237569                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2928.787879                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2482.840801                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            35                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          288                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          351                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          319                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1014                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1448000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5907500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7525000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6851000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21731500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.979592                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.966942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.966667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.965714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 25857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20512.152778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21438.746439                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21476.489028                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21431.459566                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11271                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92519                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2929699000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1717877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1689601500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1677272500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8014450500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        36902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.882528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.877737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86803.324346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87812.579870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 86367.198282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 85392.144384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86624.914882                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2592189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1522247001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1493971500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1480827500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7089235001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.914612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.882528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.877692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76803.324346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77812.554363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 76367.198282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 75394.710045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76625.467487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           111767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5731482500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1210585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1195070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1207935500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9345074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.970251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.861027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.873678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.871669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81585.778138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86687.110634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87136.018957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87303.808904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83612.103752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2071                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6839                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5016261529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    944770502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    922269503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    950453502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7833755036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.966011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.725877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.729137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.741196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71718.253589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80248.917183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80575.703565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80786.528007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74658.385140                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        90171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        88472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        88287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        88312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            355242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2841335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2837253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2834275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2831802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11344665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 298750879998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 298442104000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 298083693000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 297970151498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1193246828496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2931506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2925725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2922562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2920114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11699907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.969241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.969761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.969791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.969757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105144.546489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105186.990374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 105171.055385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105222.805654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105181.319016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       121499                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       124593                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       124597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       124087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       494776                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2719836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2712660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2709678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2707715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10849889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 264283493508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 263869505509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 263524874014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 263428255506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1055106128537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.927795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.927175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.927158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.927263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.927348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97168.907797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97273.342590                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 97253.206475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97288.029023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97245.799338                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19315160                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18937752                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.019929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.912504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       14.053953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.746619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.749365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.752023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.013282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.738852                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.701758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.219593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.011750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 177495744                       # Number of tag accesses
system.l2.tags.data_accesses                177495744                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4476352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        753472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     174862016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        732544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     174671104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        752960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     174550528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          707028032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4476352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       753472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       732544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       752960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6715328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15152128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15152128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2753579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2732219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2729236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2727352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11047313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       236752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             236752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         50076626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1971461689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8429037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1956168712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8194917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1954032993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8423309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1952684118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7909471399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     50076626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8429037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8194917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8423309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75123888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169505759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169505759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169505759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        50076626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1971461689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8429037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1956168712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8194917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1954032993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8423309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1952684118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8078977158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2718796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2700423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2696999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2695682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000612841250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7346                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7346                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16088684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11047314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     236793                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11047314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   236793                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 130486                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                119017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             86761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             81223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3483754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4837899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1378494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           133930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           134682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 403259483251                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54584140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            607950008251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36939.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55689.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9696447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106506                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11047314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               236793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  144890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  353332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  820020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1405831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1897198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1594032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1155226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1031223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  958686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 796066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 466866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 119683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  48399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1231659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.386393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.876812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   428.812348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       325907     26.46%     26.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       132636     10.77%     37.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        72337      5.87%     43.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53300      4.33%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41706      3.39%     50.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33695      2.74%     53.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26990      2.19%     55.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23983      1.95%     57.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       521105     42.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1231659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1486.094201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    300.525659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1773.187005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4287     58.36%     58.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           49      0.67%     59.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           20      0.27%     59.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.18%     59.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           11      0.15%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            6      0.08%     59.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           13      0.18%     59.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           39      0.53%     60.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           54      0.74%     61.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          132      1.80%     62.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          225      3.06%     66.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          270      3.68%     69.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          363      4.94%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          409      5.57%     80.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          411      5.59%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095          321      4.37%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351          300      4.08%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607          225      3.06%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863          104      1.42%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           45      0.61%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           26      0.35%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631           19      0.26%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            4      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7346                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.285564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7233     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.35%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53      0.72%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.34%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7346                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              698676992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8351104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7537856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               707028096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15154752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7816.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7909.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89390114500                       # Total gap between requests
system.mem_ctrls.avgGap                       7921.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4476416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    174002944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       753472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172827072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       732544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    172607936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       752960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    172523648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7537856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 50077341.662925712764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1946558335.293889045715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8429036.706474099308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1933403940.372624397278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8194916.685832204297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1930952481.807860374451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8423308.999547081068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1930009558.054999828339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84325449.269668981433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2753579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2732219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2729236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2727352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       236793                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2119182750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 151717198000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    450217500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 151095419250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    442129000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 150852679000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    456570250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 150816612501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2234350785250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30298.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55098.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38241.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55301.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38627.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     55272.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38807.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     55297.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9435881.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3301764480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1754944620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14860346340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          114505920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7056681840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40194323490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        477927360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67760494050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        758.031741                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    833191000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2985060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85571797500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5492237940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2919201285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         63085798440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          500300460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7056681840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40565817570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        165090240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       119785127775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1340.027551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54927250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2985060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86350061250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1872                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          937                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5833144.610459                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9176220.326962                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          937    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     74548500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            937                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    83924392000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5465656500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       512156                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          512156                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       512156                       # number of overall hits
system.cpu1.icache.overall_hits::total         512156                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17784                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17784                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17784                       # number of overall misses
system.cpu1.icache.overall_misses::total        17784                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1376483000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1376483000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1376483000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1376483000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       529940                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       529940                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       529940                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       529940                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033559                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033559                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033559                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033559                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77400.078722                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77400.078722                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77400.078722                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77400.078722                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16219                       # number of writebacks
system.cpu1.icache.writebacks::total            16219                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1565                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16219                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16219                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1265007000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1265007000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1265007000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1265007000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030605                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030605                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030605                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030605                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77995.375794                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77995.375794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77995.375794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77995.375794                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16219                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       512156                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         512156                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17784                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17784                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1376483000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1376483000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       529940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       529940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033559                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033559                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77400.078722                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77400.078722                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1265007000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1265007000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030605                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030605                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77995.375794                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77995.375794                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             543444                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16251                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.440650                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1076099                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1076099                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3015959                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3015959                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3015959                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3015959                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5599032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5599032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5599032                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5599032                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 488430436597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 488430436597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 488430436597                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 488430436597                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8614991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8614991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8614991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8614991                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.649917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.649917                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.649917                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.649917                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87234.799979                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87234.799979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87234.799979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87234.799979                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    136262191                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12085                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2589319                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            182                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.624721                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.401099                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2947290                       # number of writebacks
system.cpu1.dcache.writebacks::total          2947290                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2646978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2646978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2646978                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2646978                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2952054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2952054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2952054                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2952054                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 307170158225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 307170158225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 307170158225                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 307170158225                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342665                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342665                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342665                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342665                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104053.028239                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104053.028239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104053.028239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104053.028239                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2947290                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2808867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2808867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5461439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5461439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 477433218000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 477433218000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8270306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8270306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.660367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.660367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87418.941784                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87418.941784                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2531125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2531125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2930314                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2930314                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 305454941500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 305454941500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354317                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354317                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104239.662200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104239.662200                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       207092                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        207092                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       137593                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       137593                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10997218597                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10997218597                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.399185                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.399185                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79925.712769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79925.712769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21740                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21740                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1715216725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1715216725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78896.813477                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78896.813477                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3408                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3408                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1010                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1010                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26943500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26943500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.228610                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.228610                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26676.732673                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26676.732673                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          399                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          399                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          611                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          611                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      5332000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5332000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.138298                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.138298                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8726.677578                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8726.677578                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1481                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1591                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1591                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13698500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13698500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         3072                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3072                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.517904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.517904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8609.993715                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8609.993715                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1503                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1503                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12468500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12468500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.489258                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.489258                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8295.741850                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8295.741850                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4460000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4460000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1094                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4257                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4257                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    131292500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    131292500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5351                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5351                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795552                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795552                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30841.555086                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30841.555086                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4257                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4257                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    127035500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    127035500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795552                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795552                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29841.555086                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29841.555086                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.634289                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5981865                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2955236                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.024158                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.634289                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20210869                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20210869                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89390048500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11840192                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       492174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11668943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18700955                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8771                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13524                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          809                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11720005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8918314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8854525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8843999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        47619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8839185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35816606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9267712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    380120704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2076032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377302912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2009344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    376856256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2031744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    376623680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526288384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18976059                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16936512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30903007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.670005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.795624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15532928     50.26%     50.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10974398     35.51%     85.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3546525     11.48%     97.25% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 758894      2.46%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  90262      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30903007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23869266365                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4492278599                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24691794                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4490295971                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24852444                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4526183951                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108778101                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4498021231                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25429802                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
