Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/kaushik/data/Vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_ID_behav xil_defaultlib.test_ID xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/ID_top.v" Line 2. Module ID_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/rtl/pc.v" Line 2. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/rtl/instr_memory.v" Line 2. Module instr_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/ID_decoder.v" Line 1. Module instr_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/ID_top.v" Line 2. Module ID_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/rtl/pc.v" Line 2. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/rtl/instr_memory.v" Line 2. Module instr_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/ID_decoder.v" Line 1. Module instr_decode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.test_ID
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_ID_behav
