

================================================================
== Vitis HLS Report for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'
================================================================
* Date:           Thu Oct 30 21:33:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_2  |       73|       73|        11|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln161_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln161_2"   --->   Operation 15 'read' 'trunc_ln161_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln161_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln161"   --->   Operation 16 'read' 'sext_ln161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln161_2_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln161_2"   --->   Operation 17 'read' 'zext_ln161_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln165_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln165"   --->   Operation 18 'read' 'trunc_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 19 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln161_cast = sext i62 %sext_ln161_read"   --->   Operation 20 'sext' 'sext_ln161_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln161_2_cast = zext i11 %zext_ln161_2_read"   --->   Operation 21 'zext' 'zext_ln161_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 2048, void @empty_38, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [src/srcnn.cpp:163]   --->   Operation 29 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln163 = icmp_eq  i7 %j_1, i7 64" [src/srcnn.cpp:163]   --->   Operation 30 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln163 = add i7 %j_1, i7 1" [src/srcnn.cpp:163]   --->   Operation 31 'add' 'add_ln163' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc.split, void %for.inc19.exitStub" [src/srcnn.cpp:163]   --->   Operation 32 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i7 %j_1" [src/srcnn.cpp:163]   --->   Operation 33 'zext' 'zext_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i7 %j_1" [src/srcnn.cpp:163]   --->   Operation 34 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5" [src/srcnn.cpp:163]   --->   Operation 35 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln165_1 = add i12 %zext_ln161_2_cast, i12 %zext_ln163" [src/srcnn.cpp:165]   --->   Operation 36 'add' 'add_ln165_1' <Predicate = (!icmp_ln163)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i12 %add_ln165_1" [src/srcnn.cpp:165]   --->   Operation 37 'zext' 'zext_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln165 = add i63 %zext_ln165, i63 %sext_ln161_cast" [src/srcnn.cpp:165]   --->   Operation 38 'add' 'add_ln165' <Predicate = (!icmp_ln163)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i63 %add_ln165" [src/srcnn.cpp:165]   --->   Operation 39 'sext' 'sext_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln165" [src/srcnn.cpp:165]   --->   Operation 40 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %trunc_ln161_2_read, void %arrayidx1868.case.0, void %arrayidx1868.case.1" [src/srcnn.cpp:165]   --->   Operation 41 'br' 'br_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %trunc_ln163, void %arrayidx1868.case.05, void %arrayidx1868.case.16" [src/srcnn.cpp:165]   --->   Operation 42 'br' 'br_ln165' <Predicate = (!icmp_ln163 & !trunc_ln161_2_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1868.exit" [src/srcnn.cpp:165]   --->   Operation 43 'br' 'br_ln165' <Predicate = (!icmp_ln163 & !trunc_ln161_2_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %trunc_ln163, void %arrayidx1868.case.09, void %arrayidx1868.case.110" [src/srcnn.cpp:165]   --->   Operation 44 'br' 'br_ln165' <Predicate = (!icmp_ln163 & trunc_ln161_2_read)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1868.exit" [src/srcnn.cpp:165]   --->   Operation 45 'br' 'br_ln165' <Predicate = (!icmp_ln163 & trunc_ln161_2_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln163 = store i7 %add_ln163, i7 %j" [src/srcnn.cpp:163]   --->   Operation 46 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc" [src/srcnn.cpp:163]   --->   Operation 47 'br' 'br_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 48 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 49 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 50 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 51 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 52 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 53 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 54 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:165]   --->   Operation 55 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:165]   --->   Operation 56 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln165 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:165]   --->   Operation 57 'bitcast' 'bitcast_ln165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:164]   --->   Operation 58 'specpipeline' 'specpipeline_ln164' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln163 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:163]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln163' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/srcnn.cpp:163]   --->   Operation 60 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_read, i32 2, i32 4" [src/srcnn.cpp:165]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i1.i5, i3 %tmp_3, i1 %trunc_ln165_read, i5 %lshr_ln2" [src/srcnn.cpp:165]   --->   Operation 62 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i9 %tmp_4" [src/srcnn.cpp:165]   --->   Operation 63 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 0, i64 %zext_ln165_1" [src/srcnn.cpp:165]   --->   Operation 64 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 0, i64 %zext_ln165_1" [src/srcnn.cpp:165]   --->   Operation 65 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 0, i64 %zext_ln165_1" [src/srcnn.cpp:165]   --->   Operation 66 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 0, i64 %zext_ln165_1" [src/srcnn.cpp:165]   --->   Operation 67 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %bitcast_ln165, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4" [src/srcnn.cpp:165]   --->   Operation 68 'store' 'store_ln165' <Predicate = (!trunc_ln161_2_read & !trunc_ln163)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1868.exit4" [src/srcnn.cpp:165]   --->   Operation 69 'br' 'br_ln165' <Predicate = (!trunc_ln161_2_read & !trunc_ln163)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %bitcast_ln165, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5" [src/srcnn.cpp:165]   --->   Operation 70 'store' 'store_ln165' <Predicate = (!trunc_ln161_2_read & trunc_ln163)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1868.exit4" [src/srcnn.cpp:165]   --->   Operation 71 'br' 'br_ln165' <Predicate = (!trunc_ln161_2_read & trunc_ln163)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %bitcast_ln165, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6" [src/srcnn.cpp:165]   --->   Operation 72 'store' 'store_ln165' <Predicate = (trunc_ln161_2_read & !trunc_ln163)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1868.exit8" [src/srcnn.cpp:165]   --->   Operation 73 'br' 'br_ln165' <Predicate = (trunc_ln161_2_read & !trunc_ln163)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %bitcast_ln165, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7" [src/srcnn.cpp:165]   --->   Operation 74 'store' 'store_ln165' <Predicate = (trunc_ln161_2_read & trunc_ln163)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx1868.exit8" [src/srcnn.cpp:165]   --->   Operation 75 'br' 'br_ln165' <Predicate = (trunc_ln161_2_read & trunc_ln163)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.886ns
The critical path consists of the following:
	'alloca' operation ('j') [11]  (0.000 ns)
	'load' operation ('j', src/srcnn.cpp:163) on local variable 'j' [27]  (0.000 ns)
	'add' operation ('add_ln165_1', src/srcnn.cpp:165) [45]  (0.798 ns)
	'add' operation ('add_ln165', src/srcnn.cpp:165) [47]  (1.088 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [50]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w2_addr_read', src/srcnn.cpp:165) on port 'gmem_w2' (src/srcnn.cpp:165) [51]  (7.300 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6', src/srcnn.cpp:165) [43]  (0.000 ns)
	'store' operation ('store_ln165', src/srcnn.cpp:165) of variable 'bitcast_ln165', src/srcnn.cpp:165 on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1' [67]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
