
// File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 17:37:19 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



// processor trv32p3_cnn

#define full_path_test_bench(arg) full_path(test_bench/ ## arg)

full_path_test_bench(clock_gen_ent.vhd)
full_path_test_bench(clock_gen_arch.vhd)
full_path_test_bench(jtag_emulator_ent.vhd)
full_path_test_bench(jtag_emulator_arch.vhd)
full_path_test_bench(tb_mem_PMb_ent.vhd)
full_path_test_bench(tb_mem_PMb_arch.vhd)
full_path_test_bench(tb_mem_eDM_ent.vhd)
full_path_test_bench(tb_mem_eDM_arch.vhd)
full_path_test_bench(test_bench_ent.vhd)
full_path_test_bench(test_bench_arch.vhd)
full_path_test_bench(test_bench_config.vhd)
