// Seed: 2363692690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 == 1;
  supply1 id_8 = 1;
  wand id_9;
  assign id_8 = 1;
  wor  id_10 = 1 && id_4 && 1 - id_9 ? id_3 - 1 : id_7#(.id_3(1'b0));
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_3 = "" - id_3;
  end
  module_0(
      id_4, id_4, id_3, id_4, id_4, id_4, id_3
  );
endmodule
