<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    formalValues="F"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="PRCI"
    nbyte="F"
    recursive="F"
    releasestatus="4"
    saveRestore="F"
    vendor="sifive.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="Power Reset Clocking Interrupt (PRCI) block for SiFive FU540 chip"/>
    </docsection>
    <docsection name="doc_1"
        text="Limitations">
        <doctext name="txt"
            text="None"/>
        <doctext name="txt_1"
            text="Register only model. Reset values based on typical post-ZSBL configuration (1GHz coreclk, 500MHz tlclk)."/>
    </docsection>
    <docsection name="doc_2"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="SiFive Freedom U540-C000 Manual FU540-C000-v1.0.pdf (https://www.sifive.com/documentation/chips/freedom-u540-c000-manual)"/>
    </docsection>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="bport1"
        size="0x1000">
        <addressblock name="REG"
            size="0x1000"
            width="32">
            <localmemory name="rsvd"
                readfunction="reservedRD"
                size="0x1000"
                writefunction="reservedWR"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="hfxosccfg"
                nbyte="F"
                width="32"
                writefunction="hfxosccfgWrite"
                writemask="2147483648">
                <field access="rw"
                    bitoffset="30"
                    name="XOSC_RDY"
                    width="1"/>
                <field access="rw"
                    bitoffset="31"
                    name="XOSCCFG_EN"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0xc0000000"/>
                <field bitoffset="0"
                    name="__pad0"
                    width="30"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="corepllcfg0"
                nbyte="F"
                offset="0x4"
                width="32"
                writemask="3276799">
                <field access="rw"
                    name="DIVR"
                    width="6"/>
                <field access="rw"
                    bitoffset="6"
                    name="DIVF"
                    width="9"/>
                <field access="rw"
                    bitoffset="15"
                    name="DIVQ"
                    width="3"/>
                <field access="rw"
                    bitoffset="18"
                    name="RANGE"
                    width="3"/>
                <field access="rw"
                    bitoffset="24"
                    name="BYPASS"
                    width="1"/>
                <field access="rw"
                    bitoffset="25"
                    name="FSE"
                    width="1"/>
                <field access="rw"
                    bitoffset="31"
                    name="LOCK"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x82110ec0"/>
                <field bitoffset="21"
                    name="__pad21"
                    width="3"/>
                <field bitoffset="26"
                    name="__pad26"
                    width="5"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="ddrpllcfg0"
                nbyte="F"
                offset="0xc"
                width="32"
                writemask="3276799">
                <field access="rw"
                    name="DIVR"
                    width="6"/>
                <field access="rw"
                    bitoffset="6"
                    name="DIVF"
                    width="9"/>
                <field access="rw"
                    bitoffset="15"
                    name="DIVQ"
                    width="3"/>
                <field access="rw"
                    bitoffset="18"
                    name="RANGE"
                    width="3"/>
                <field access="rw"
                    bitoffset="24"
                    name="BYPASS"
                    width="1"/>
                <field access="rw"
                    bitoffset="25"
                    name="FSE"
                    width="1"/>
                <field access="rw"
                    bitoffset="31"
                    name="LOCK"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x82110dc0"/>
                <field bitoffset="21"
                    name="__pad21"
                    width="3"/>
                <field bitoffset="26"
                    name="__pad26"
                    width="5"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="ddrpllcfg1"
                nbyte="F"
                offset="0x10"
                width="32"
                writemask="16777216">
                <field access="rw"
                    bitoffset="31"
                    name="CKE"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x80000000"/>
                <field bitoffset="0"
                    name="__pad0"
                    width="31"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="gemgxlpllcfg0"
                nbyte="F"
                offset="0x1c"
                width="32"
                writemask="3276799">
                <field access="rw"
                    name="DIVR"
                    width="6"/>
                <field access="rw"
                    bitoffset="6"
                    name="DIVF"
                    width="9"/>
                <field access="rw"
                    bitoffset="15"
                    name="DIVQ"
                    width="3"/>
                <field access="rw"
                    bitoffset="18"
                    name="RANGE"
                    width="3"/>
                <field access="rw"
                    bitoffset="24"
                    name="BYPASS"
                    width="1"/>
                <field access="rw"
                    bitoffset="25"
                    name="FSE"
                    width="1"/>
                <field access="rw"
                    bitoffset="31"
                    name="LOCK"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x82128ec0"/>
                <field bitoffset="21"
                    name="__pad21"
                    width="3"/>
                <field bitoffset="26"
                    name="__pad26"
                    width="5"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="gemgxlpllcfg1"
                nbyte="F"
                offset="0x20"
                width="32"
                writemask="2147483648">
                <field access="rw"
                    bitoffset="24"
                    name="CKE"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x80000000"/>
                <field bitoffset="0"
                    name="__pad0"
                    width="24"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="coreclksel"
                nbyte="F"
                offset="0x24"
                width="32"
                writemask="1">
                <field access="rw"
                    bitoffset="0"
                    name="CORECLKSEL"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="devicesresetreg"
                nbyte="F"
                offset="0x28"
                width="32"
                writemask="47">
                <field access="rw"
                    name="DDR_CTRL_RST_N"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="DDR_AXI_RST_N"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="DDR_AHB_RST_N"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="DDR_PHY_RST_N"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="GEMGXL_RST_N"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="reset"
                    value="0x0000002f"/>
                <field bitoffset="4"
                    name="__pad4"
                    width="1"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <formalattribute defaultvalue="0x82110ec0"
        name="corepllcfg0_Reset"
        type="uns32"/>
    <netport name="reset"
        type="input"
        updatefunction="resetCB"/>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
