// Seed: 3703793633
module module_0;
  wire id_2;
  assign module_2.id_2 = 0;
  wire id_3 = id_1(id_2);
  wire id_5;
  tri  id_6 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  wor   id_3
);
  wor  id_5 = 1;
  wire id_6;
  module_0 modCall_1 ();
  supply1 id_7 = id_5;
  wire id_8;
endmodule
module module_2 ();
  always assign id_1 = 1;
  id_2 :
  assert property (@(posedge id_1) 1'b0)
  else;
  module_0 modCall_1 ();
  always_latch begin : LABEL_0
    id_1 = 1;
  end
endmodule
