Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 12 20:39:08 2022
| Host         : DESKTOP-L16NRCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line10/R_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line39/outsignal_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line40/outsignal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line41/outsignal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/outsignal_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line10/Signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line8/out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line44/nolabel_line9/nolabel_line10/OutClock_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line56/win_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.038      -69.594                    120                  778        0.167        0.000                      0                  778        4.500        0.000                       0                   348  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.038      -69.594                    120                  708        0.167        0.000                      0                  708        4.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.154        0.000                      0                   70        0.670        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          120  Failing Endpoints,  Worst Slack       -1.038ns,  Total Violation      -69.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line72/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/number_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 6.303ns (58.320%)  route 4.505ns (41.680%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.644     5.247    nolabel_line54/nolabel_line72/out_reg[3]_0
    SLICE_X15Y60         FDRE                                         r  nolabel_line54/nolabel_line72/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  nolabel_line54/nolabel_line72/out_reg[2]/Q
                         net (fo=6, routed)           0.859     6.525    nolabel_line54/nolabel_line72/out[2]
    SLICE_X15Y60         LUT6 (Prop_lut6_I3_O)        0.297     6.822 r  nolabel_line54/nolabel_line72/time13_i_4/O
                         net (fo=3, routed)           0.443     7.264    nolabel_line54/nolabel_line73/time13_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.388 r  nolabel_line54/nolabel_line73/time13_i_1/O
                         net (fo=1, routed)           0.401     7.790    nolabel_line54/nolabel_line73/A[3]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[3]_P[25])
                                                      3.656    11.446 r  nolabel_line54/nolabel_line73/time13/P[25]
                         net (fo=1, routed)           0.656    12.102    nolabel_line54/nolabel_line73/time13_n_80
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.739 r  nolabel_line54/nolabel_line73/time11_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.739    nolabel_line54/nolabel_line73/time11_carry__1_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.958 r  nolabel_line54/nolabel_line73/time11_carry__2_i_9/O[0]
                         net (fo=2, routed)           0.647    13.605    nolabel_line54/nolabel_line73/time130_out[5]
    SLICE_X13Y63         LUT4 (Prop_lut4_I0_O)        0.295    13.900 r  nolabel_line54/nolabel_line73/time11_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.900    nolabel_line54/nolabel_line73/time11_carry__2_i_8_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.432 r  nolabel_line54/nolabel_line73/time11_carry__2/CO[3]
                         net (fo=35, routed)          0.853    15.285    nolabel_line54/nolabel_line73/time11_carry__2_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.409 r  nolabel_line54/nolabel_line73/number[3]_i_1/O
                         net (fo=4, routed)           0.645    16.054    nolabel_line54/nolabel_line73/number[3]_i_1_n_0
    SLICE_X12Y61         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.521    14.944    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X12Y61         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[0]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X12Y61         FDCE (Setup_fdce_C_CE)      -0.169    15.016    nolabel_line54/nolabel_line73/number_reg[0]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 nolabel_line54/nolabel_line72/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/number_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 6.303ns (58.320%)  route 4.505ns (41.680%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.644     5.247    nolabel_line54/nolabel_line72/out_reg[3]_0
    SLICE_X15Y60         FDRE                                         r  nolabel_line54/nolabel_line72/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  nolabel_line54/nolabel_line72/out_reg[2]/Q
                         net (fo=6, routed)           0.859     6.525    nolabel_line54/nolabel_line72/out[2]
    SLICE_X15Y60         LUT6 (Prop_lut6_I3_O)        0.297     6.822 r  nolabel_line54/nolabel_line72/time13_i_4/O
                         net (fo=3, routed)           0.443     7.264    nolabel_line54/nolabel_line73/time13_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.388 r  nolabel_line54/nolabel_line73/time13_i_1/O
                         net (fo=1, routed)           0.401     7.790    nolabel_line54/nolabel_line73/A[3]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[3]_P[25])
                                                      3.656    11.446 r  nolabel_line54/nolabel_line73/time13/P[25]
                         net (fo=1, routed)           0.656    12.102    nolabel_line54/nolabel_line73/time13_n_80
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.739 r  nolabel_line54/nolabel_line73/time11_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.739    nolabel_line54/nolabel_line73/time11_carry__1_i_9_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.958 r  nolabel_line54/nolabel_line73/time11_carry__2_i_9/O[0]
                         net (fo=2, routed)           0.647    13.605    nolabel_line54/nolabel_line73/time130_out[5]
    SLICE_X13Y63         LUT4 (Prop_lut4_I0_O)        0.295    13.900 r  nolabel_line54/nolabel_line73/time11_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.900    nolabel_line54/nolabel_line73/time11_carry__2_i_8_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.432 r  nolabel_line54/nolabel_line73/time11_carry__2/CO[3]
                         net (fo=35, routed)          0.853    15.285    nolabel_line54/nolabel_line73/time11_carry__2_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I1_O)        0.124    15.409 r  nolabel_line54/nolabel_line73/number[3]_i_1/O
                         net (fo=4, routed)           0.645    16.054    nolabel_line54/nolabel_line73/number[3]_i_1_n_0
    SLICE_X12Y61         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.521    14.944    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X12Y61         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[1]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X12Y61         FDCE (Setup_fdce_C_CE)      -0.169    15.016    nolabel_line54/nolabel_line73/number_reg[1]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.214ns (59.606%)  route 4.211ns (40.394%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.675    15.676    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.524    14.947    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[28]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524    14.646    nolabel_line59/time1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.214ns (59.606%)  route 4.211ns (40.394%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.675    15.676    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.524    14.947    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[29]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524    14.646    nolabel_line59/time1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.214ns (59.606%)  route 4.211ns (40.394%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.675    15.676    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.524    14.947    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[30]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524    14.646    nolabel_line59/time1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 6.214ns (59.606%)  route 4.211ns (40.394%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.675    15.676    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.524    14.947    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y55         FDRE                                         r  nolabel_line59/time1_reg[31]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524    14.646    nolabel_line59/time1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.516ns  (logic 6.214ns (59.090%)  route 4.302ns (40.910%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    15.767    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.693    15.115    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[4]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    14.743    nolabel_line59/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -15.767    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.516ns  (logic 6.214ns (59.090%)  route 4.302ns (40.910%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    15.767    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.693    15.115    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[5]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    14.743    nolabel_line59/time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -15.767    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.516ns  (logic 6.214ns (59.090%)  route 4.302ns (40.910%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    15.767    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.693    15.115    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[6]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    14.743    nolabel_line59/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -15.767    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 nolabel_line59/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.516ns  (logic 6.214ns (59.090%)  route 4.302ns (40.910%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.648     5.251    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  nolabel_line59/number_reg[5]/Q
                         net (fo=4, routed)           0.667     6.373    nolabel_line59/number_reg_n_0_[5]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.497 r  nolabel_line59/time12_i_3/O
                         net (fo=5, routed)           0.333     6.830    nolabel_line59/time12_i_3_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.954 r  nolabel_line59/time12_i_1/O
                         net (fo=1, routed)           0.393     7.347    nolabel_line59/time12_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[4]_P[26])
                                                      3.656    11.003 r  nolabel_line59/time12/P[26]
                         net (fo=2, routed)           0.647    11.650    nolabel_line59/time12_n_79
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.124    11.774 r  nolabel_line59/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.774    nolabel_line59/i__carry_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.307 r  nolabel_line59/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.307    nolabel_line59/time12_inferred__0/i__carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.546 r  nolabel_line59/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.837    13.383    nolabel_line59/time120_out[7]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.301    13.684 r  nolabel_line59/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.684    nolabel_line59/time10_carry__2_i_7_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.217 r  nolabel_line59/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.659    14.876    nolabel_line59/time10_carry__2_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.124    15.000 r  nolabel_line59/time1[0]_i_1__1/O
                         net (fo=32, routed)          0.767    15.767    nolabel_line59/time1[0]_i_1__1_n_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.693    15.115    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[7]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    14.743    nolabel_line59/time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -15.767    
  -------------------------------------------------------------------
                         slack                                 -1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line59/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.852    nolabel_line59/time1_reg[6]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.008 r  nolabel_line59/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/time1_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  nolabel_line59/time1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    nolabel_line59/time1_reg[8]_i_1_n_7
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/time1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line59/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y49          FDRE                                         r  nolabel_line59/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.853    nolabel_line59/counter_reg[14]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  nolabel_line59/counter_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/counter_reg[12]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  nolabel_line59/counter_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.062    nolabel_line59/counter_reg[16]_i_1__3_n_7
    SLICE_X8Y50          FDRE                                         r  nolabel_line59/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y50          FDRE                                         r  nolabel_line59/counter_reg[16]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line59/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.852    nolabel_line59/time1_reg[6]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.008 r  nolabel_line59/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/time1_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  nolabel_line59/time1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    nolabel_line59/time1_reg[8]_i_1_n_5
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[10]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/time1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line59/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y49          FDRE                                         r  nolabel_line59/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.853    nolabel_line59/counter_reg[14]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  nolabel_line59/counter_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/counter_reg[12]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  nolabel_line59/counter_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.075    nolabel_line59/counter_reg[16]_i_1__3_n_5
    SLICE_X8Y50          FDRE                                         r  nolabel_line59/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y50          FDRE                                         r  nolabel_line59/counter_reg[18]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line59/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.576     1.495    nolabel_line59/counter_reg[0]_0
    SLICE_X11Y52         FDRE                                         r  nolabel_line59/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  nolabel_line59/number_reg[6]/Q
                         net (fo=5, routed)           0.139     1.776    nolabel_line59/number_reg_n_0_[6]
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  nolabel_line59/number[7]_i_1/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line59/number[7]
    SLICE_X10Y51         FDRE                                         r  nolabel_line59/number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X10Y51         FDRE                                         r  nolabel_line59/number_reg[7]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.120     1.631    nolabel_line59/number_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line60/number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.224%)  route 0.097ns (31.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.575     1.494    nolabel_line60/counter_reg[0]_0
    SLICE_X14Y56         FDRE                                         r  nolabel_line60/number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  nolabel_line60/number_reg[2]/Q
                         net (fo=7, routed)           0.097     1.756    nolabel_line60/number_reg_n_0_[2]
    SLICE_X15Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  nolabel_line60/number[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line60/number[6]
    SLICE_X15Y56         FDRE                                         r  nolabel_line60/number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.846     2.011    nolabel_line60/counter_reg[0]_0
    SLICE_X15Y56         FDRE                                         r  nolabel_line60/number_reg[6]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.092     1.599    nolabel_line60/number_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line59/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.852    nolabel_line59/time1_reg[6]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.008 r  nolabel_line59/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/time1_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.098 r  nolabel_line59/time1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.098    nolabel_line59/time1_reg[8]_i_1_n_6
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[9]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/time1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line59/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y49          FDRE                                         r  nolabel_line59/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.853    nolabel_line59/counter_reg[14]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  nolabel_line59/counter_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/counter_reg[12]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.098 r  nolabel_line59/counter_reg[16]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.098    nolabel_line59/counter_reg[16]_i_1__3_n_6
    SLICE_X8Y50          FDRE                                         r  nolabel_line59/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X8Y50          FDRE                                         r  nolabel_line59/counter_reg[17]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line36/nolabel_line9/CLK
    SLICE_X9Y68          FDCE                                         r  nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.128     1.615 f  nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.069     1.684    nolabel_line36/nolabel_line9/state_reg[1]
    SLICE_X9Y68          LUT3 (Prop_lut3_I1_O)        0.099     1.783 r  nolabel_line36/nolabel_line9/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    nolabel_line36/nolabel_line9/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X9Y68          FDCE                                         r  nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.837     2.002    nolabel_line36/nolabel_line9/CLK
    SLICE_X9Y68          FDCE                                         r  nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.092     1.579    nolabel_line36/nolabel_line9/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line59/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/time1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.642     1.562    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y49         FDRE                                         r  nolabel_line59/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  nolabel_line59/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.852    nolabel_line59/time1_reg[6]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.008 r  nolabel_line59/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    nolabel_line59/time1_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.100 r  nolabel_line59/time1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.100    nolabel_line59/time1_reg[8]_i_1_n_4
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.847     2.012    nolabel_line59/counter_reg[0]_0
    SLICE_X12Y50         FDRE                                         r  nolabel_line59/time1_reg[11]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    nolabel_line59/time1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y48    nolabel_line59/time1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52    nolabel_line60/time1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y68     nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67     nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67     nolabel_line36/nolabel_line10/R_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y71    nolabel_line36/nolabel_line10/num_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y71    nolabel_line36/nolabel_line10/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y71    nolabel_line36/nolabel_line10/num_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y71    nolabel_line36/nolabel_line10/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    nolabel_line60/time1_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    nolabel_line60/time1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    nolabel_line60/time1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    nolabel_line60/time1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line60/time1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line60/time1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line60/time1_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    nolabel_line60/time1_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y58    nolabel_line60/audioOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    nolabel_line59/audioOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    nolabel_line60/time1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     nolabel_line36/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     nolabel_line36/nolabel_line10/R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    nolabel_line59/time1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y50    nolabel_line59/time1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y51    nolabel_line59/time1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y51    nolabel_line59/time1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y51    nolabel_line59/time1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y51    nolabel_line59/time1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y52    nolabel_line59/time1_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/number_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.773ns (22.974%)  route 2.592ns (77.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.718     8.605    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X15Y65         FDCE                                         f  nolabel_line54/nolabel_line73/number_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.518    14.941    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X15Y65         FDCE                                         r  nolabel_line54/nolabel_line73/number_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    nolabel_line54/nolabel_line73/number_reg[2]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.773ns (22.974%)  route 2.592ns (77.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.718     8.605    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y65         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.518    14.941    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y65         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[13]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.845    nolabel_line54/nolabel_line73/time1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.773ns (22.974%)  route 2.592ns (77.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.718     8.605    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y65         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.518    14.941    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y65         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[14]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.845    nolabel_line54/nolabel_line73/time1_reg[14]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.773ns (22.974%)  route 2.592ns (77.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.718     8.605    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y65         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.518    14.941    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y65         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[15]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.845    nolabel_line54/nolabel_line73/time1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.773ns (22.974%)  route 2.592ns (77.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.718     8.605    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X14Y65         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.518    14.941    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X14Y65         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[9]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.845    nolabel_line54/nolabel_line73/time1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.773ns (23.980%)  route 2.450ns (76.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.577     8.464    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y66         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.517    14.940    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y66         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[16]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.758    nolabel_line54/nolabel_line73/time1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.773ns (23.980%)  route 2.450ns (76.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.577     8.464    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y66         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.517    14.940    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y66         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[17]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.758    nolabel_line54/nolabel_line73/time1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.773ns (23.980%)  route 2.450ns (76.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.577     8.464    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y66         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.517    14.940    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y66         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[18]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.758    nolabel_line54/nolabel_line73/time1_reg[18]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.773ns (23.980%)  route 2.450ns (76.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.577     8.464    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X13Y66         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.517    14.940    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X13Y66         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[8]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.758    nolabel_line54/nolabel_line73/time1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/time1_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.773ns (24.015%)  route 2.446ns (75.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.638     5.241    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y67         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478     5.719 f  nolabel_line56/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=15, routed)          0.874     6.592    nolabel_line56/state_reg__0[2]
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.295     6.887 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          1.572     8.460    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X15Y64         FDCE                                         f  nolabel_line54/nolabel_line73/time1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.519    14.942    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X15Y64         FDCE                                         r  nolabel_line54/nolabel_line73/time1_reg[24]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X15Y64         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    nolabel_line54/nolabel_line73/time1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[0]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[1]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[24]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[26]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[27]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[29]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[2]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.651%)  route 0.412ns (66.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.193     2.108    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X10Y64         FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.841     2.006    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X10Y64         FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[3]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.438    nolabel_line54/nolabel_line73/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.209ns (31.560%)  route 0.453ns (68.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.234     2.150    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X8Y65          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.840     2.005    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X8Y65          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[25]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    nolabel_line54/nolabel_line73/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 nolabel_line56/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/nolabel_line73/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.209ns (31.560%)  route 0.453ns (68.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    nolabel_line56/FSM_sequential_state_reg_reg[0]_0
    SLICE_X10Y68         FDCE                                         r  nolabel_line56/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  nolabel_line56/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.219     1.871    nolabel_line56/state_reg__0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.916 f  nolabel_line56/time1[31]_i_2/O
                         net (fo=70, routed)          0.234     2.150    nolabel_line54/nolabel_line73/AR[0]
    SLICE_X8Y65          FDCE                                         f  nolabel_line54/nolabel_line73/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.840     2.005    nolabel_line54/nolabel_line73/audioOut_reg_0
    SLICE_X8Y65          FDCE                                         r  nolabel_line54/nolabel_line73/counter_reg[28]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    nolabel_line54/nolabel_line73/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.691    





