{"vcs1":{"timestamp_begin":1683384017.953864503, "rt":1.75, "ut":0.64, "st":0.27}}
{"vcselab":{"timestamp_begin":1683384019.788289017, "rt":1.31, "ut":0.31, "st":0.06}}
{"link":{"timestamp_begin":1683384021.154009072, "rt":0.62, "ut":0.32, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683384017.293806562}
{"VCS_COMP_START_TIME": 1683384017.293806562}
{"VCS_COMP_END_TIME": 1683384023.222214810}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350088}}
{"stitch_vcselab": {"peak_mem": 222280}}
