-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sr_fft_fft_16pt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_0_ce0 : OUT STD_LOGIC;
    in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_0_ce1 : OUT STD_LOGIC;
    in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_1_ce0 : OUT STD_LOGIC;
    in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_1_ce1 : OUT STD_LOGIC;
    in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_2_ce0 : OUT STD_LOGIC;
    in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_2_ce1 : OUT STD_LOGIC;
    in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_3_ce0 : OUT STD_LOGIC;
    in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_real_3_ce1 : OUT STD_LOGIC;
    in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_0_ce0 : OUT STD_LOGIC;
    in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_0_ce1 : OUT STD_LOGIC;
    in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_1_ce0 : OUT STD_LOGIC;
    in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_1_ce1 : OUT STD_LOGIC;
    in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_2_ce0 : OUT STD_LOGIC;
    in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_2_ce1 : OUT STD_LOGIC;
    in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_3_ce0 : OUT STD_LOGIC;
    in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_imag_3_ce1 : OUT STD_LOGIC;
    in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_0_ce0 : OUT STD_LOGIC;
    out_real_0_we0 : OUT STD_LOGIC;
    out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_1_ce0 : OUT STD_LOGIC;
    out_real_1_we0 : OUT STD_LOGIC;
    out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_2_ce0 : OUT STD_LOGIC;
    out_real_2_we0 : OUT STD_LOGIC;
    out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_real_3_ce0 : OUT STD_LOGIC;
    out_real_3_we0 : OUT STD_LOGIC;
    out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_0_ce0 : OUT STD_LOGIC;
    out_imag_0_we0 : OUT STD_LOGIC;
    out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_1_ce0 : OUT STD_LOGIC;
    out_imag_1_we0 : OUT STD_LOGIC;
    out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_2_ce0 : OUT STD_LOGIC;
    out_imag_2_we0 : OUT STD_LOGIC;
    out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_imag_3_ce0 : OUT STD_LOGIC;
    out_imag_3_we0 : OUT STD_LOGIC;
    out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sr_fft_fft_16pt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal in_real_0_load_reg_1320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal in_real_1_load_reg_1325 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_2_load_reg_1330 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_3_load_reg_1335 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_0_load_reg_1340 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_1_load_reg_1345 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_2_load_reg_1350 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_3_load_reg_1355 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_0_load_6_reg_1360 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_1_load_6_reg_1365 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_35_reg_1370 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_real_3_load_6_reg_1375 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_0_load_6_reg_1380 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_1_load_6_reg_1385 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_2_load_6_reg_1390 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_imag_3_load_6_reg_1395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal e_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_real_V_reg_1440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal e_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_imag_V_reg_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_reg_1452 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_V_reg_1458 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_real_V_41_reg_1464 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_imag_V_36_reg_1470 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_real_V_30_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_imag_V_40_reg_1482 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_fu_776_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_reg_1528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal r_imag_V_fu_783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_reg_1533 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_93_fu_790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_93_reg_1538 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_106_fu_797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_106_reg_1543 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_94_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_94_reg_1548 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_107_fu_811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_107_reg_1553 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_95_fu_818_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_95_reg_1558 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_108_fu_825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_108_reg_1563 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_120_fu_832_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_120_reg_1568 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_135_fu_839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_135_reg_1573 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_121_fu_846_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_121_reg_1578 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_136_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_136_reg_1583 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_122_fu_860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_122_reg_1588 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_137_fu_867_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_137_reg_1593 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_123_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_123_reg_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_138_fu_881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_138_reg_1603 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_126_fu_984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_126_reg_1608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal r_imag_V_141_fu_991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_141_reg_1613 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_127_fu_998_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_127_reg_1618 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_142_fu_1005_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_142_reg_1623 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_128_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_128_reg_1628 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_143_fu_1019_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_143_reg_1633 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_129_fu_1026_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_129_reg_1638 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_144_fu_1033_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_144_reg_1643 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_132_fu_1088_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_132_reg_1648 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_147_fu_1095_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_147_reg_1653 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_133_fu_1102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_133_reg_1658 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_148_fu_1109_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_148_reg_1663 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_134_fu_1116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_134_reg_1668 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_149_fu_1123_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_149_reg_1673 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_135_fu_1130_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_135_reg_1678 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_150_fu_1137_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_150_reg_1683 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_ce0 : STD_LOGIC;
    signal e_in_real_V_we0 : STD_LOGIC;
    signal e_in_real_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_ce1 : STD_LOGIC;
    signal e_in_real_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_15_ce0 : STD_LOGIC;
    signal e_in_real_V_15_we0 : STD_LOGIC;
    signal e_in_real_V_15_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_real_V_15_ce1 : STD_LOGIC;
    signal e_in_imag_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_ce0 : STD_LOGIC;
    signal e_in_imag_V_we0 : STD_LOGIC;
    signal e_in_imag_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_ce1 : STD_LOGIC;
    signal e_in_imag_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_15_ce0 : STD_LOGIC;
    signal e_in_imag_V_15_we0 : STD_LOGIC;
    signal e_in_imag_V_15_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal e_in_imag_V_15_ce1 : STD_LOGIC;
    signal e_in_real_V_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_16_ce0 : STD_LOGIC;
    signal e_in_real_V_16_we0 : STD_LOGIC;
    signal e_in_real_V_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_16_ce1 : STD_LOGIC;
    signal e_in_real_V_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_17_ce0 : STD_LOGIC;
    signal e_in_real_V_17_we0 : STD_LOGIC;
    signal e_in_real_V_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_17_ce1 : STD_LOGIC;
    signal e_in_real_V_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_16_ce0 : STD_LOGIC;
    signal e_in_imag_V_16_we0 : STD_LOGIC;
    signal e_in_imag_V_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_16_ce1 : STD_LOGIC;
    signal e_in_imag_V_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_17_ce0 : STD_LOGIC;
    signal e_in_imag_V_17_we0 : STD_LOGIC;
    signal e_in_imag_V_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_17_ce1 : STD_LOGIC;
    signal e_in_imag_V_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_ce0 : STD_LOGIC;
    signal e_out_real_V_we0 : STD_LOGIC;
    signal e_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_ce1 : STD_LOGIC;
    signal e_out_real_V_we1 : STD_LOGIC;
    signal e_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_1_ce0 : STD_LOGIC;
    signal e_out_real_V_1_we0 : STD_LOGIC;
    signal e_out_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_1_ce1 : STD_LOGIC;
    signal e_out_real_V_1_we1 : STD_LOGIC;
    signal e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_ce0 : STD_LOGIC;
    signal e_out_imag_V_we0 : STD_LOGIC;
    signal e_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_ce1 : STD_LOGIC;
    signal e_out_imag_V_we1 : STD_LOGIC;
    signal e_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_1_ce0 : STD_LOGIC;
    signal e_out_imag_V_1_we0 : STD_LOGIC;
    signal e_out_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_1_ce1 : STD_LOGIC;
    signal e_out_imag_V_1_we1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_done : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_done : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_done : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_7_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_6_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_5_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_7_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_6_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_5_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_7_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_6_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_5_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_7_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_6_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_5_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_out_ap_vld : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_done : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we1 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_ce0 : STD_LOGIC;
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal r_real_V_118_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_116_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_133_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_131_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_134_fu_772_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_117_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_132_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_119_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cpd_real_V_fu_960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_124_fu_936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cpd_imag_V_fu_966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_139_fu_942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmd_imag_V_fu_978_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_125_fu_948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_140_fu_954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmd_real_V_fu_972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_130_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cpd_real_V_1_fu_1064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_145_fu_1046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cpd_imag_V_1_fu_1070_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_real_V_131_fu_1052_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmd_imag_V_1_fu_1082_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_imag_V_146_fu_1058_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmd_real_V_1_fu_1076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_165_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_in_imag_V_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_17_ce0 : OUT STD_LOGIC;
        e_in_imag_V_17_we0 : OUT STD_LOGIC;
        e_in_imag_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_16_ce0 : OUT STD_LOGIC;
        e_in_imag_V_16_we0 : OUT STD_LOGIC;
        e_in_imag_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_17_ce0 : OUT STD_LOGIC;
        e_in_real_V_17_we0 : OUT STD_LOGIC;
        e_in_real_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_16_ce0 : OUT STD_LOGIC;
        e_in_real_V_16_we0 : OUT STD_LOGIC;
        e_in_real_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_120_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_in_imag_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_imag_V_15_ce0 : OUT STD_LOGIC;
        e_in_imag_V_15_we0 : OUT STD_LOGIC;
        e_in_imag_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_imag_V_ce0 : OUT STD_LOGIC;
        e_in_imag_V_we0 : OUT STD_LOGIC;
        e_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_real_V_15_ce0 : OUT STD_LOGIC;
        e_in_real_V_15_we0 : OUT STD_LOGIC;
        e_in_real_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        e_in_real_V_ce0 : OUT STD_LOGIC;
        e_in_real_V_we0 : OUT STD_LOGIC;
        e_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_16_ce0 : OUT STD_LOGIC;
        e_in_real_V_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_17_ce0 : OUT STD_LOGIC;
        e_in_real_V_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_16_ce0 : OUT STD_LOGIC;
        e_in_imag_V_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_17_ce0 : OUT STD_LOGIC;
        e_in_imag_V_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_171_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_real_3_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_7_out_ap_vld : OUT STD_LOGIC;
        o2_in_real_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_6_out_ap_vld : OUT STD_LOGIC;
        o2_in_real_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_5_out_ap_vld : OUT STD_LOGIC;
        o2_in_real_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_out_ap_vld : OUT STD_LOGIC;
        o2_in_imag_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_7_out_ap_vld : OUT STD_LOGIC;
        o2_in_imag_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_6_out_ap_vld : OUT STD_LOGIC;
        o2_in_imag_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_5_out_ap_vld : OUT STD_LOGIC;
        o2_in_imag_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_out_ap_vld : OUT STD_LOGIC;
        o1_in_imag_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_7_out_ap_vld : OUT STD_LOGIC;
        o1_in_imag_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_6_out_ap_vld : OUT STD_LOGIC;
        o1_in_imag_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_5_out_ap_vld : OUT STD_LOGIC;
        o1_in_imag_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_out_ap_vld : OUT STD_LOGIC;
        o1_in_real_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_7_out_ap_vld : OUT STD_LOGIC;
        o1_in_real_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_6_out_ap_vld : OUT STD_LOGIC;
        o1_in_real_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_5_out_ap_vld : OUT STD_LOGIC;
        o1_in_real_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_out_imag_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_11_ce0 : OUT STD_LOGIC;
        e_out_imag_V_11_we0 : OUT STD_LOGIC;
        e_out_imag_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_11_ce1 : OUT STD_LOGIC;
        e_out_imag_V_11_we1 : OUT STD_LOGIC;
        e_out_imag_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_ce0 : OUT STD_LOGIC;
        e_out_imag_V_we0 : OUT STD_LOGIC;
        e_out_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_ce1 : OUT STD_LOGIC;
        e_out_imag_V_we1 : OUT STD_LOGIC;
        e_out_imag_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_11_ce0 : OUT STD_LOGIC;
        e_out_real_V_11_we0 : OUT STD_LOGIC;
        e_out_real_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_11_ce1 : OUT STD_LOGIC;
        e_out_real_V_11_we1 : OUT STD_LOGIC;
        e_out_real_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_ce0 : OUT STD_LOGIC;
        e_out_real_V_we0 : OUT STD_LOGIC;
        e_out_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_ce1 : OUT STD_LOGIC;
        e_out_real_V_we1 : OUT STD_LOGIC;
        e_out_real_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_126 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_127 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_141 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_142 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_128 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_129 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_143 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_144 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_83 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_94 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_84 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_85 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_95 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_96 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_181_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_3_ce0 : OUT STD_LOGIC;
        out_imag_3_we0 : OUT STD_LOGIC;
        out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_2_ce0 : OUT STD_LOGIC;
        out_imag_2_we0 : OUT STD_LOGIC;
        out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_1_ce0 : OUT STD_LOGIC;
        out_imag_1_we0 : OUT STD_LOGIC;
        out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_0_ce0 : OUT STD_LOGIC;
        out_imag_0_we0 : OUT STD_LOGIC;
        out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_3_ce0 : OUT STD_LOGIC;
        out_real_3_we0 : OUT STD_LOGIC;
        out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_2_ce0 : OUT STD_LOGIC;
        out_real_2_we0 : OUT STD_LOGIC;
        out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_1_ce0 : OUT STD_LOGIC;
        out_real_1_we0 : OUT STD_LOGIC;
        out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_0_ce0 : OUT STD_LOGIC;
        out_real_0_we0 : OUT STD_LOGIC;
        out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_132 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_133 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_134 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_135 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_147 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_148 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_149 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_150 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_138 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_139 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_140 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_real_V_141 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_153 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_154 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_155 : IN STD_LOGIC_VECTOR (31 downto 0);
        r_imag_V_156 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_ce0 : OUT STD_LOGIC;
        e_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_ce0 : OUT STD_LOGIC;
        e_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_11_ce0 : OUT STD_LOGIC;
        e_out_real_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_11_ce0 : OUT STD_LOGIC;
        e_out_imag_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    e_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_address0,
        ce0 => e_in_real_V_ce0,
        we0 => e_in_real_V_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_d0,
        q0 => e_in_real_V_q0,
        address1 => e_in_real_V_address1,
        ce1 => e_in_real_V_ce1,
        q1 => e_in_real_V_q1);

    e_in_real_V_15_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_15_address0,
        ce0 => e_in_real_V_15_ce0,
        we0 => e_in_real_V_15_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_d0,
        q0 => e_in_real_V_15_q0,
        address1 => e_in_real_V_15_address1,
        ce1 => e_in_real_V_15_ce1,
        q1 => e_in_real_V_15_q1);

    e_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_address0,
        ce0 => e_in_imag_V_ce0,
        we0 => e_in_imag_V_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_d0,
        q0 => e_in_imag_V_q0,
        address1 => e_in_imag_V_address1,
        ce1 => e_in_imag_V_ce1,
        q1 => e_in_imag_V_q1);

    e_in_imag_V_15_U : component sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_15_address0,
        ce0 => e_in_imag_V_15_ce0,
        we0 => e_in_imag_V_15_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_d0,
        q0 => e_in_imag_V_15_q0,
        address1 => e_in_imag_V_15_address1,
        ce1 => e_in_imag_V_15_ce1,
        q1 => e_in_imag_V_15_q1);

    e_in_real_V_16_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_16_address0,
        ce0 => e_in_real_V_16_ce0,
        we0 => e_in_real_V_16_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_d0,
        q0 => e_in_real_V_16_q0,
        address1 => e_in_real_V_16_address1,
        ce1 => e_in_real_V_16_ce1,
        q1 => e_in_real_V_16_q1);

    e_in_real_V_17_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_17_address0,
        ce0 => e_in_real_V_17_ce0,
        we0 => e_in_real_V_17_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_d0,
        q0 => e_in_real_V_17_q0,
        address1 => e_in_real_V_17_address1,
        ce1 => e_in_real_V_17_ce1,
        q1 => e_in_real_V_17_q1);

    e_in_imag_V_16_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_16_address0,
        ce0 => e_in_imag_V_16_ce0,
        we0 => e_in_imag_V_16_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_d0,
        q0 => e_in_imag_V_16_q0,
        address1 => e_in_imag_V_16_address1,
        ce1 => e_in_imag_V_16_ce1,
        q1 => e_in_imag_V_16_q1);

    e_in_imag_V_17_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_17_address0,
        ce0 => e_in_imag_V_17_ce0,
        we0 => e_in_imag_V_17_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_d0,
        q0 => e_in_imag_V_17_q0,
        address1 => e_in_imag_V_17_address1,
        ce1 => e_in_imag_V_17_ce1,
        q1 => e_in_imag_V_17_q1);

    e_out_real_V_U : component sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_address0,
        ce0 => e_out_real_V_ce0,
        we0 => e_out_real_V_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_d0,
        q0 => e_out_real_V_q0,
        address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address1,
        ce1 => e_out_real_V_ce1,
        we1 => e_out_real_V_we1,
        d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_d1);

    e_out_real_V_1_U : component sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_1_address0,
        ce0 => e_out_real_V_1_ce0,
        we0 => e_out_real_V_1_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_d0,
        q0 => e_out_real_V_1_q0,
        address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address1,
        ce1 => e_out_real_V_1_ce1,
        we1 => e_out_real_V_1_we1,
        d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_d1);

    e_out_imag_V_U : component sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_address0,
        ce0 => e_out_imag_V_ce0,
        we0 => e_out_imag_V_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_d0,
        q0 => e_out_imag_V_q0,
        address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address1,
        ce1 => e_out_imag_V_ce1,
        we1 => e_out_imag_V_we1,
        d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_d1);

    e_out_imag_V_1_U : component sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_1_address0,
        ce0 => e_out_imag_V_1_ce0,
        we0 => e_out_imag_V_1_we0,
        d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_d0,
        q0 => e_out_imag_V_1_q0,
        address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address1,
        ce1 => e_out_imag_V_1_ce1,
        we1 => e_out_imag_V_1_we1,
        d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_d1);

    grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580 : component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_165_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start,
        ap_done => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_done,
        ap_idle => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_idle,
        ap_ready => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_ready,
        e_in_imag_V_17_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_address0,
        e_in_imag_V_17_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_ce0,
        e_in_imag_V_17_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_we0,
        e_in_imag_V_17_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_d0,
        e_in_imag_V_16_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_address0,
        e_in_imag_V_16_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_ce0,
        e_in_imag_V_16_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_we0,
        e_in_imag_V_16_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_d0,
        e_in_real_V_17_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_address0,
        e_in_real_V_17_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_ce0,
        e_in_real_V_17_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_we0,
        e_in_real_V_17_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_d0,
        e_in_real_V_16_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_address0,
        e_in_real_V_16_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_ce0,
        e_in_real_V_16_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_we0,
        e_in_real_V_16_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_d0,
        in_real_0_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_address0,
        in_real_0_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_ce0,
        in_real_0_q0 => in_real_0_q0,
        in_real_1_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_address0,
        in_real_1_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_ce0,
        in_real_1_q0 => in_real_1_q0,
        in_real_2_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_address0,
        in_real_2_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_ce0,
        in_real_2_q0 => in_real_2_q0,
        in_real_3_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_address0,
        in_real_3_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_ce0,
        in_real_3_q0 => in_real_3_q0,
        in_imag_0_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_ce0,
        in_imag_0_q0 => in_imag_0_q0,
        in_imag_1_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_ce0,
        in_imag_1_q0 => in_imag_1_q0,
        in_imag_2_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_ce0,
        in_imag_2_q0 => in_imag_2_q0,
        in_imag_3_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_ce0,
        in_imag_3_q0 => in_imag_3_q0);

    grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608 : component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_120_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start,
        ap_done => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_done,
        ap_idle => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_idle,
        ap_ready => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_ready,
        e_in_imag_V_15_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_address0,
        e_in_imag_V_15_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_ce0,
        e_in_imag_V_15_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_we0,
        e_in_imag_V_15_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_d0,
        e_in_imag_V_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_address0,
        e_in_imag_V_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_ce0,
        e_in_imag_V_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_we0,
        e_in_imag_V_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_d0,
        e_in_real_V_15_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_address0,
        e_in_real_V_15_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_ce0,
        e_in_real_V_15_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_we0,
        e_in_real_V_15_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_d0,
        e_in_real_V_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_address0,
        e_in_real_V_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_ce0,
        e_in_real_V_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_we0,
        e_in_real_V_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_d0,
        e_in_real_V_16_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_address0,
        e_in_real_V_16_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_ce0,
        e_in_real_V_16_q0 => e_in_real_V_16_q0,
        e_in_real_V_17_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_address0,
        e_in_real_V_17_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_ce0,
        e_in_real_V_17_q0 => e_in_real_V_17_q0,
        e_in_imag_V_16_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_address0,
        e_in_imag_V_16_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_ce0,
        e_in_imag_V_16_q0 => e_in_imag_V_16_q0,
        e_in_imag_V_17_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_address0,
        e_in_imag_V_17_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_ce0,
        e_in_imag_V_17_q0 => e_in_imag_V_17_q0);

    grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 : component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_171_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start,
        ap_done => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_done,
        ap_idle => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_idle,
        ap_ready => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_ready,
        in_real_3_load_9 => in_real_3_load_6_reg_1375,
        o2_in_real_V_8 => b_real_V_35_reg_1370,
        in_real_1_load_9 => in_real_1_load_6_reg_1365,
        in_real_0_load_9 => in_real_0_load_6_reg_1360,
        in_imag_0_load_9 => in_imag_0_load_6_reg_1380,
        in_imag_1_load_9 => in_imag_1_load_6_reg_1385,
        o2_in_imag_V_8 => in_imag_2_load_6_reg_1390,
        in_imag_3_load_9 => in_imag_3_load_6_reg_1395,
        in_real_0_load_8 => in_real_0_load_reg_1320,
        in_real_1_load_8 => in_real_1_load_reg_1325,
        in_real_2_load_8 => in_real_2_load_reg_1330,
        in_real_3_load_8 => in_real_3_load_reg_1335,
        in_imag_0_load_8 => in_imag_0_load_reg_1340,
        in_imag_1_load_8 => in_imag_1_load_reg_1345,
        in_imag_2_load_8 => in_imag_2_load_reg_1350,
        in_imag_3_load_8 => in_imag_3_load_reg_1355,
        o2_in_real_V_7_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_7_out,
        o2_in_real_V_7_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_7_out_ap_vld,
        o2_in_real_V_6_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_6_out,
        o2_in_real_V_6_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_6_out_ap_vld,
        o2_in_real_V_5_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_5_out,
        o2_in_real_V_5_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_5_out_ap_vld,
        o2_in_real_V_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_out,
        o2_in_real_V_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_out_ap_vld,
        o2_in_imag_V_7_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_7_out,
        o2_in_imag_V_7_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_7_out_ap_vld,
        o2_in_imag_V_6_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_6_out,
        o2_in_imag_V_6_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_6_out_ap_vld,
        o2_in_imag_V_5_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_5_out,
        o2_in_imag_V_5_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_5_out_ap_vld,
        o2_in_imag_V_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_out,
        o2_in_imag_V_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_out_ap_vld,
        o1_in_imag_V_7_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_7_out,
        o1_in_imag_V_7_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_7_out_ap_vld,
        o1_in_imag_V_6_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_6_out,
        o1_in_imag_V_6_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_6_out_ap_vld,
        o1_in_imag_V_5_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_5_out,
        o1_in_imag_V_5_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_5_out_ap_vld,
        o1_in_imag_V_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_out,
        o1_in_imag_V_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_out_ap_vld,
        o1_in_real_V_7_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_7_out,
        o1_in_real_V_7_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_7_out_ap_vld,
        o1_in_real_V_6_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_6_out,
        o1_in_real_V_6_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_6_out_ap_vld,
        o1_in_real_V_5_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_5_out,
        o1_in_real_V_5_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_5_out_ap_vld,
        o1_in_real_V_out => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_out,
        o1_in_real_V_out_ap_vld => grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_out_ap_vld);

    grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 : component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start,
        ap_done => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_done,
        ap_idle => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_idle,
        ap_ready => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_ready,
        e_out_imag_V_11_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address0,
        e_out_imag_V_11_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce0,
        e_out_imag_V_11_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we0,
        e_out_imag_V_11_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_d0,
        e_out_imag_V_11_address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address1,
        e_out_imag_V_11_ce1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce1,
        e_out_imag_V_11_we1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we1,
        e_out_imag_V_11_d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_d1,
        e_out_imag_V_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address0,
        e_out_imag_V_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce0,
        e_out_imag_V_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we0,
        e_out_imag_V_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_d0,
        e_out_imag_V_address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address1,
        e_out_imag_V_ce1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce1,
        e_out_imag_V_we1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we1,
        e_out_imag_V_d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_d1,
        e_out_real_V_11_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address0,
        e_out_real_V_11_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce0,
        e_out_real_V_11_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we0,
        e_out_real_V_11_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_d0,
        e_out_real_V_11_address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address1,
        e_out_real_V_11_ce1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce1,
        e_out_real_V_11_we1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we1,
        e_out_real_V_11_d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_d1,
        e_out_real_V_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address0,
        e_out_real_V_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce0,
        e_out_real_V_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we0,
        e_out_real_V_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_d0,
        e_out_real_V_address1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address1,
        e_out_real_V_ce1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce1,
        e_out_real_V_we1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we1,
        e_out_real_V_d1 => grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_d1,
        r_real_V_126 => r_real_V_120_reg_1568,
        r_real_V_127 => r_real_V_121_reg_1578,
        r_imag_V_141 => r_imag_V_135_reg_1573,
        r_imag_V_142 => r_imag_V_136_reg_1583,
        r_real_V_128 => r_real_V_122_reg_1588,
        r_real_V_129 => r_real_V_123_reg_1598,
        r_imag_V_143 => r_imag_V_137_reg_1593,
        r_imag_V_144 => r_imag_V_138_reg_1603,
        r_real_V => r_real_V_reg_1528,
        r_real_V_83 => r_real_V_93_reg_1538,
        r_imag_V => r_imag_V_reg_1533,
        r_imag_V_94 => r_imag_V_106_reg_1543,
        r_real_V_84 => r_real_V_94_reg_1548,
        r_real_V_85 => r_real_V_95_reg_1558,
        r_imag_V_95 => r_imag_V_107_reg_1553,
        r_imag_V_96 => r_imag_V_108_reg_1563);

    grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 : component sr_fft_fft_16pt_Pipeline_VITIS_LOOP_181_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start,
        ap_done => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done,
        ap_idle => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_idle,
        ap_ready => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_ready,
        out_imag_3_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_d0,
        out_imag_2_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_d0,
        out_imag_1_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_d0,
        out_imag_0_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_d0,
        out_real_3_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_address0,
        out_real_3_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_ce0,
        out_real_3_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_we0,
        out_real_3_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_d0,
        out_real_2_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_address0,
        out_real_2_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_ce0,
        out_real_2_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_we0,
        out_real_2_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_d0,
        out_real_1_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_address0,
        out_real_1_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_ce0,
        out_real_1_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_we0,
        out_real_1_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_d0,
        out_real_0_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_address0,
        out_real_0_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_ce0,
        out_real_0_we0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_we0,
        out_real_0_d0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_d0,
        r_real_V_132 => r_real_V_126_reg_1608,
        r_real_V_133 => r_real_V_127_reg_1618,
        r_real_V_134 => r_real_V_128_reg_1628,
        r_real_V_135 => r_real_V_129_reg_1638,
        r_imag_V_147 => r_imag_V_141_reg_1613,
        r_imag_V_148 => r_imag_V_142_reg_1623,
        r_imag_V_149 => r_imag_V_143_reg_1633,
        r_imag_V_150 => r_imag_V_144_reg_1643,
        r_real_V_138 => r_real_V_132_reg_1648,
        r_real_V_139 => r_real_V_133_reg_1658,
        r_real_V_140 => r_real_V_134_reg_1668,
        r_real_V_141 => r_real_V_135_reg_1678,
        r_imag_V_153 => r_imag_V_147_reg_1653,
        r_imag_V_154 => r_imag_V_148_reg_1663,
        r_imag_V_155 => r_imag_V_149_reg_1673,
        r_imag_V_156 => r_imag_V_150_reg_1683,
        e_out_real_V_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_address0,
        e_out_real_V_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_ce0,
        e_out_real_V_q0 => e_out_real_V_q0,
        e_out_imag_V_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_address0,
        e_out_imag_V_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_ce0,
        e_out_imag_V_q0 => e_out_imag_V_q0,
        e_out_real_V_11_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_address0,
        e_out_real_V_11_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_ce0,
        e_out_real_V_11_q0 => e_out_real_V_1_q0,
        e_out_imag_V_11_address0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_address0,
        e_out_imag_V_11_ce0 => grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_ce0,
        e_out_imag_V_11_q0 => e_out_imag_V_1_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                a_imag_V_36_reg_1470 <= e_in_imag_V_15_q1;
                a_imag_V_reg_1446 <= e_in_imag_V_q1;
                a_real_V_41_reg_1464 <= e_in_real_V_15_q1;
                a_real_V_reg_1440 <= e_in_real_V_q1;
                b_imag_V_40_reg_1482 <= e_in_imag_V_15_q0;
                b_imag_V_reg_1458 <= e_in_imag_V_q0;
                b_real_V_30_reg_1476 <= e_in_real_V_15_q0;
                b_real_V_reg_1452 <= e_in_real_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                b_real_V_35_reg_1370 <= in_real_2_q0;
                in_imag_0_load_6_reg_1380 <= in_imag_0_q0;
                in_imag_0_load_reg_1340 <= in_imag_0_q1;
                in_imag_1_load_6_reg_1385 <= in_imag_1_q0;
                in_imag_1_load_reg_1345 <= in_imag_1_q1;
                in_imag_2_load_6_reg_1390 <= in_imag_2_q0;
                in_imag_2_load_reg_1350 <= in_imag_2_q1;
                in_imag_3_load_6_reg_1395 <= in_imag_3_q0;
                in_imag_3_load_reg_1355 <= in_imag_3_q1;
                in_real_0_load_6_reg_1360 <= in_real_0_q0;
                in_real_0_load_reg_1320 <= in_real_0_q1;
                in_real_1_load_6_reg_1365 <= in_real_1_q0;
                in_real_1_load_reg_1325 <= in_real_1_q1;
                in_real_2_load_reg_1330 <= in_real_2_q1;
                in_real_3_load_6_reg_1375 <= in_real_3_q0;
                in_real_3_load_reg_1335 <= in_real_3_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                r_imag_V_106_reg_1543 <= r_imag_V_106_fu_797_p2;
                r_imag_V_107_reg_1553 <= r_imag_V_107_fu_811_p2;
                r_imag_V_108_reg_1563 <= r_imag_V_108_fu_825_p2;
                r_imag_V_135_reg_1573 <= r_imag_V_135_fu_839_p2;
                r_imag_V_136_reg_1583 <= r_imag_V_136_fu_853_p2;
                r_imag_V_137_reg_1593 <= r_imag_V_137_fu_867_p2;
                r_imag_V_138_reg_1603 <= r_imag_V_138_fu_881_p2;
                r_imag_V_reg_1533 <= r_imag_V_fu_783_p2;
                r_real_V_120_reg_1568 <= r_real_V_120_fu_832_p2;
                r_real_V_121_reg_1578 <= r_real_V_121_fu_846_p2;
                r_real_V_122_reg_1588 <= r_real_V_122_fu_860_p2;
                r_real_V_123_reg_1598 <= r_real_V_123_fu_874_p2;
                r_real_V_93_reg_1538 <= r_real_V_93_fu_790_p2;
                r_real_V_94_reg_1548 <= r_real_V_94_fu_804_p2;
                r_real_V_95_reg_1558 <= r_real_V_95_fu_818_p2;
                r_real_V_reg_1528 <= r_real_V_fu_776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                r_imag_V_141_reg_1613 <= r_imag_V_141_fu_991_p2;
                r_imag_V_142_reg_1623 <= r_imag_V_142_fu_1005_p2;
                r_imag_V_143_reg_1633 <= r_imag_V_143_fu_1019_p2;
                r_imag_V_144_reg_1643 <= r_imag_V_144_fu_1033_p2;
                r_imag_V_147_reg_1653 <= r_imag_V_147_fu_1095_p2;
                r_imag_V_148_reg_1663 <= r_imag_V_148_fu_1109_p2;
                r_imag_V_149_reg_1673 <= r_imag_V_149_fu_1123_p2;
                r_imag_V_150_reg_1683 <= r_imag_V_150_fu_1137_p2;
                r_real_V_126_reg_1608 <= r_real_V_126_fu_984_p2;
                r_real_V_127_reg_1618 <= r_real_V_127_fu_998_p2;
                r_real_V_128_reg_1628 <= r_real_V_128_fu_1012_p2;
                r_real_V_129_reg_1638 <= r_real_V_129_fu_1026_p2;
                r_real_V_132_reg_1648 <= r_real_V_132_fu_1088_p2;
                r_real_V_133_reg_1658 <= r_real_V_133_fu_1102_p2;
                r_real_V_134_reg_1668 <= r_real_V_134_fu_1116_p2;
                r_real_V_135_reg_1678 <= r_real_V_135_fu_1130_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_done, grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_done, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done)
    begin
        if ((grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_done)
    begin
        if ((grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_done)
    begin
        if ((grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_done, grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_done = ap_const_logic_0) or (grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done, ap_CS_fsm_state11)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmd_imag_V_1_fu_1082_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_6_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_out));
    cmd_imag_V_fu_978_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_5_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_7_out));
    cmd_real_V_1_fu_1076_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_6_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_out));
    cmd_real_V_fu_972_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_5_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_7_out));
    cpd_imag_V_1_fu_1070_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_6_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_out));
    cpd_imag_V_fu_966_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_7_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_5_out));
    cpd_real_V_1_fu_1064_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_6_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_out));
    cpd_real_V_fu_960_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_7_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_5_out));

    e_in_imag_V_15_address0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_imag_V_15_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_15_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_address0;
        else 
            e_in_imag_V_15_address0 <= "X";
        end if; 
    end process;

    e_in_imag_V_15_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_imag_V_15_ce0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_imag_V_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_15_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_ce0;
        else 
            e_in_imag_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_15_ce1_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_imag_V_15_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_15_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_15_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_15_we0;
        else 
            e_in_imag_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_16_address0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_16_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_16_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_16_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_address0;
        else 
            e_in_imag_V_16_address0 <= "XX";
        end if; 
    end process;

    e_in_imag_V_16_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    e_in_imag_V_16_ce0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_16_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_16_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_ce0;
        else 
            e_in_imag_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_16_ce1_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_16_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_16_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_16_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_16_we0;
        else 
            e_in_imag_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_17_address0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_17_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_17_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_17_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_address0;
        else 
            e_in_imag_V_17_address0 <= "XX";
        end if; 
    end process;

    e_in_imag_V_17_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    e_in_imag_V_17_ce0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_17_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_17_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_ce0;
        else 
            e_in_imag_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_17_ce1_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_imag_V_17_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_17_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_17_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_imag_V_17_we0;
        else 
            e_in_imag_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_imag_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_address0;
        else 
            e_in_imag_V_address0 <= "X";
        end if; 
    end process;

    e_in_imag_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_imag_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_imag_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_ce0;
        else 
            e_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_ce1_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_imag_V_ce1 <= ap_const_logic_1;
        else 
            e_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_imag_V_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_imag_V_we0;
        else 
            e_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_15_address0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_real_V_15_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_15_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_address0;
        else 
            e_in_real_V_15_address0 <= "X";
        end if; 
    end process;

    e_in_real_V_15_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_real_V_15_ce0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_real_V_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_15_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_ce0;
        else 
            e_in_real_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_15_ce1_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_real_V_15_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_15_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_15_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_15_we0;
        else 
            e_in_real_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_16_address0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_16_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_16_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_16_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_address0;
        else 
            e_in_real_V_16_address0 <= "XX";
        end if; 
    end process;

    e_in_real_V_16_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    e_in_real_V_16_ce0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_16_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_16_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_ce0;
        else 
            e_in_real_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_16_ce1_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_16_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_16_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_16_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_16_we0;
        else 
            e_in_real_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_17_address0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_17_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_17_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_17_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_address0;
        else 
            e_in_real_V_17_address0 <= "XX";
        end if; 
    end process;

    e_in_real_V_17_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    e_in_real_V_17_ce0_assign_proc : process(ap_CS_fsm_state7, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_17_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_17_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_ce0;
        else 
            e_in_real_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_17_ce1_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            e_in_real_V_17_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_17_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_17_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_e_in_real_V_17_we0;
        else 
            e_in_real_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_real_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_address0;
        else 
            e_in_real_V_address0 <= "X";
        end if; 
    end process;

    e_in_real_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    e_in_real_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_real_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_ce0;
        else 
            e_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_ce1_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            e_in_real_V_ce1 <= ap_const_logic_1;
        else 
            e_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            e_in_real_V_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_e_in_real_V_we0;
        else 
            e_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_1_address0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_imag_V_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_address0;
        else 
            e_out_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_1_ce0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_imag_V_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce0;
        else 
            e_out_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_1_ce1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_1_ce1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_ce1;
        else 
            e_out_imag_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_1_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_1_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we0;
        else 
            e_out_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_1_we1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_1_we1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_11_we1;
        else 
            e_out_imag_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_address0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_imag_V_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_address0;
        else 
            e_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_ce0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_imag_V_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce0;
        else 
            e_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_ce1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_ce1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_ce1;
        else 
            e_out_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we0;
        else 
            e_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_we1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_imag_V_we1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_imag_V_we1;
        else 
            e_out_imag_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_1_address0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_real_V_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_address0;
        else 
            e_out_real_V_1_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_1_ce0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_real_V_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce0;
        else 
            e_out_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_1_ce1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_1_ce1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_ce1;
        else 
            e_out_real_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_1_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_1_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we0;
        else 
            e_out_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_1_we1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_1_we1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_11_we1;
        else 
            e_out_real_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_address0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_real_V_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_address0;
        else 
            e_out_real_V_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_ce0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce0, grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            e_out_real_V_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_e_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce0;
        else 
            e_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_ce1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_ce1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_ce1;
        else 
            e_out_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_we0_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we0;
        else 
            e_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_we1_assign_proc : process(grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            e_out_real_V_we1 <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_e_out_real_V_we1;
        else 
            e_out_real_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start <= grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608_ap_start_reg;
    grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start <= grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672_ap_start_reg;
    grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_ap_start_reg;
    grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start <= grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_ap_start_reg;
    grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_ap_start_reg;

    in_imag_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_0_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_0_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_address0;
        else 
            in_imag_0_address0 <= "XX";
        end if; 
    end process;

    in_imag_0_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_0_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_0_ce0;
        else 
            in_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_0_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_0_ce1 <= ap_const_logic_1;
        else 
            in_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_1_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_address0;
        else 
            in_imag_1_address0 <= "XX";
        end if; 
    end process;

    in_imag_1_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_1_ce0;
        else 
            in_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_1_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_1_ce1 <= ap_const_logic_1;
        else 
            in_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_2_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_2_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_address0;
        else 
            in_imag_2_address0 <= "XX";
        end if; 
    end process;

    in_imag_2_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_2_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_2_ce0;
        else 
            in_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_2_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_2_ce1 <= ap_const_logic_1;
        else 
            in_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_3_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_3_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_address0;
        else 
            in_imag_3_address0 <= "XX";
        end if; 
    end process;

    in_imag_3_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_imag_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_3_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_imag_3_ce0;
        else 
            in_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_3_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_imag_3_ce1 <= ap_const_logic_1;
        else 
            in_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_0_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_0_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_address0;
        else 
            in_real_0_address0 <= "XX";
        end if; 
    end process;

    in_real_0_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_0_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_0_ce0;
        else 
            in_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_0_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_0_ce1 <= ap_const_logic_1;
        else 
            in_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_1_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_address0;
        else 
            in_real_1_address0 <= "XX";
        end if; 
    end process;

    in_real_1_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_1_ce0;
        else 
            in_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_1_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_1_ce1 <= ap_const_logic_1;
        else 
            in_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_2_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_2_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_address0;
        else 
            in_real_2_address0 <= "XX";
        end if; 
    end process;

    in_real_2_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_2_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_2_ce0;
        else 
            in_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_2_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_2_ce1 <= ap_const_logic_1;
        else 
            in_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_3_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_3_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_address0;
        else 
            in_real_3_address0 <= "XX";
        end if; 
    end process;

    in_real_3_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    in_real_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_3_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580_in_real_3_ce0;
        else 
            in_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_3_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_real_3_ce1 <= ap_const_logic_1;
        else 
            in_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    out_imag_0_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_address0;
    out_imag_0_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_ce0;
    out_imag_0_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_d0;
    out_imag_0_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_0_we0;
    out_imag_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_address0;
    out_imag_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_ce0;
    out_imag_1_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_d0;
    out_imag_1_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_1_we0;
    out_imag_2_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_address0;
    out_imag_2_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_ce0;
    out_imag_2_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_d0;
    out_imag_2_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_2_we0;
    out_imag_3_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_address0;
    out_imag_3_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_ce0;
    out_imag_3_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_d0;
    out_imag_3_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_imag_3_we0;
    out_real_0_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_address0;
    out_real_0_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_ce0;
    out_real_0_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_d0;
    out_real_0_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_0_we0;
    out_real_1_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_address0;
    out_real_1_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_ce0;
    out_real_1_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_d0;
    out_real_1_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_1_we0;
    out_real_2_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_address0;
    out_real_2_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_ce0;
    out_real_2_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_d0;
    out_real_2_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_2_we0;
    out_real_3_address0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_address0;
    out_real_3_ce0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_ce0;
    out_real_3_d0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_d0;
    out_real_3_we0 <= grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700_out_real_3_we0;
    r_imag_V_106_fu_797_p2 <= std_logic_vector(unsigned(r_imag_V_132_fu_756_p2) - unsigned(r_real_V_119_fu_768_p2));
    r_imag_V_107_fu_811_p2 <= std_logic_vector(unsigned(r_imag_V_131_fu_748_p2) - unsigned(r_imag_V_133_fu_764_p2));
    r_imag_V_108_fu_825_p2 <= std_logic_vector(unsigned(r_real_V_119_fu_768_p2) + unsigned(r_imag_V_132_fu_756_p2));
    r_imag_V_131_fu_748_p2 <= std_logic_vector(unsigned(b_imag_V_reg_1458) + unsigned(a_imag_V_reg_1446));
    r_imag_V_132_fu_756_p2 <= std_logic_vector(unsigned(a_imag_V_reg_1446) - unsigned(b_imag_V_reg_1458));
    r_imag_V_133_fu_764_p2 <= std_logic_vector(unsigned(b_imag_V_40_reg_1482) + unsigned(a_imag_V_36_reg_1470));
    r_imag_V_134_fu_772_p2 <= std_logic_vector(unsigned(a_imag_V_36_reg_1470) - unsigned(b_imag_V_40_reg_1482));
    r_imag_V_135_fu_839_p2 <= std_logic_vector(unsigned(e_in_imag_V_17_q1) + unsigned(e_in_imag_V_16_q1));
    r_imag_V_136_fu_853_p2 <= std_logic_vector(unsigned(e_in_imag_V_16_q1) - unsigned(e_in_imag_V_17_q1));
    r_imag_V_137_fu_867_p2 <= std_logic_vector(unsigned(e_in_imag_V_17_q0) + unsigned(e_in_imag_V_16_q0));
    r_imag_V_138_fu_881_p2 <= std_logic_vector(unsigned(e_in_imag_V_16_q0) - unsigned(e_in_imag_V_17_q0));
    r_imag_V_139_fu_942_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_6_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_out));
    r_imag_V_140_fu_954_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_imag_V_6_out));
    r_imag_V_141_fu_991_p2 <= std_logic_vector(unsigned(cpd_imag_V_fu_966_p2) + unsigned(r_imag_V_139_fu_942_p2));
    r_imag_V_142_fu_1005_p2 <= std_logic_vector(unsigned(r_imag_V_140_fu_954_p2) - unsigned(cmd_real_V_fu_972_p2));
    r_imag_V_143_fu_1019_p2 <= std_logic_vector(unsigned(r_imag_V_139_fu_942_p2) - unsigned(cpd_imag_V_fu_966_p2));
    r_imag_V_144_fu_1033_p2 <= std_logic_vector(unsigned(r_imag_V_140_fu_954_p2) + unsigned(cmd_real_V_fu_972_p2));
    r_imag_V_145_fu_1046_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_7_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_5_out));
    r_imag_V_146_fu_1058_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_7_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_imag_V_5_out));
    r_imag_V_147_fu_1095_p2 <= std_logic_vector(unsigned(r_imag_V_145_fu_1046_p2) + unsigned(cpd_imag_V_1_fu_1070_p2));
    r_imag_V_148_fu_1109_p2 <= std_logic_vector(unsigned(r_imag_V_146_fu_1058_p2) - unsigned(cmd_real_V_1_fu_1076_p2));
    r_imag_V_149_fu_1123_p2 <= std_logic_vector(unsigned(r_imag_V_145_fu_1046_p2) - unsigned(cpd_imag_V_1_fu_1070_p2));
    r_imag_V_150_fu_1137_p2 <= std_logic_vector(unsigned(cmd_real_V_1_fu_1076_p2) + unsigned(r_imag_V_146_fu_1058_p2));
    r_imag_V_fu_783_p2 <= std_logic_vector(unsigned(r_imag_V_133_fu_764_p2) + unsigned(r_imag_V_131_fu_748_p2));
    r_real_V_116_fu_744_p2 <= std_logic_vector(unsigned(b_real_V_reg_1452) + unsigned(a_real_V_reg_1440));
    r_real_V_117_fu_752_p2 <= std_logic_vector(unsigned(a_real_V_reg_1440) - unsigned(b_real_V_reg_1452));
    r_real_V_118_fu_760_p2 <= std_logic_vector(unsigned(b_real_V_30_reg_1476) + unsigned(a_real_V_41_reg_1464));
    r_real_V_119_fu_768_p2 <= std_logic_vector(unsigned(a_real_V_41_reg_1464) - unsigned(b_real_V_30_reg_1476));
    r_real_V_120_fu_832_p2 <= std_logic_vector(unsigned(e_in_real_V_17_q1) + unsigned(e_in_real_V_16_q1));
    r_real_V_121_fu_846_p2 <= std_logic_vector(unsigned(e_in_real_V_16_q1) - unsigned(e_in_real_V_17_q1));
    r_real_V_122_fu_860_p2 <= std_logic_vector(unsigned(e_in_real_V_17_q0) + unsigned(e_in_real_V_16_q0));
    r_real_V_123_fu_874_p2 <= std_logic_vector(unsigned(e_in_real_V_16_q0) - unsigned(e_in_real_V_17_q0));
    r_real_V_124_fu_936_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_6_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_out));
    r_real_V_125_fu_948_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o1_in_real_V_6_out));
    r_real_V_126_fu_984_p2 <= std_logic_vector(unsigned(cpd_real_V_fu_960_p2) + unsigned(r_real_V_124_fu_936_p2));
    r_real_V_127_fu_998_p2 <= std_logic_vector(unsigned(cmd_imag_V_fu_978_p2) + unsigned(r_real_V_125_fu_948_p2));
    r_real_V_128_fu_1012_p2 <= std_logic_vector(unsigned(r_real_V_124_fu_936_p2) - unsigned(cpd_real_V_fu_960_p2));
    r_real_V_129_fu_1026_p2 <= std_logic_vector(unsigned(r_real_V_125_fu_948_p2) - unsigned(cmd_imag_V_fu_978_p2));
    r_real_V_130_fu_1040_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_7_out) + unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_5_out));
    r_real_V_131_fu_1052_p2 <= std_logic_vector(unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_7_out) - unsigned(grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620_o2_in_real_V_5_out));
    r_real_V_132_fu_1088_p2 <= std_logic_vector(unsigned(r_real_V_130_fu_1040_p2) + unsigned(cpd_real_V_1_fu_1064_p2));
    r_real_V_133_fu_1102_p2 <= std_logic_vector(unsigned(r_real_V_131_fu_1052_p2) + unsigned(cmd_imag_V_1_fu_1082_p2));
    r_real_V_134_fu_1116_p2 <= std_logic_vector(unsigned(r_real_V_130_fu_1040_p2) - unsigned(cpd_real_V_1_fu_1064_p2));
    r_real_V_135_fu_1130_p2 <= std_logic_vector(unsigned(r_real_V_131_fu_1052_p2) - unsigned(cmd_imag_V_1_fu_1082_p2));
    r_real_V_93_fu_790_p2 <= std_logic_vector(unsigned(r_imag_V_134_fu_772_p2) + unsigned(r_real_V_117_fu_752_p2));
    r_real_V_94_fu_804_p2 <= std_logic_vector(unsigned(r_real_V_116_fu_744_p2) - unsigned(r_real_V_118_fu_760_p2));
    r_real_V_95_fu_818_p2 <= std_logic_vector(unsigned(r_real_V_117_fu_752_p2) - unsigned(r_imag_V_134_fu_772_p2));
    r_real_V_fu_776_p2 <= std_logic_vector(unsigned(r_real_V_118_fu_760_p2) + unsigned(r_real_V_116_fu_744_p2));
end behav;
