

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Tue Dec 31 13:49:18 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1576|  12552|  1576|  12552|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  1573|  12549|         7|          1|          1| 1568 ~ 12544 |    yes   |
        +----------+------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        0|      -|     391|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     391|    541|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_8ns_5ns_4ns_12_1_1_U98  |network_mac_muladd_8ns_5ns_4ns_12_1_1  | i0 + i1 * i2 |
    |network_mac_muladd_9ns_6ns_5ns_14_1_1_U99  |network_mac_muladd_9ns_6ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_10ns_5ns_15_1_1_U97        |network_mul_mul_10ns_5ns_15_1_1        |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln18_1_fu_234_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln18_2_fu_324_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln18_3_fu_329_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln18_fu_229_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln6_fu_185_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln14_fu_244_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln15_1_fu_269_p2     |     +    |      0|  0|  14|          10|           1|
    |out_d_fu_250_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_345_p2          |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_444_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_306_p2           |     +    |      0|  0|  15|           9|           9|
    |tmp2_mid1_fu_431_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_301_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_mid1_fu_418_p2       |     +    |      0|  0|  15|           8|           8|
    |icmp_ln14_fu_239_p2      |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln15_fu_256_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln16_1_fu_334_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln16_fu_216_p2      |   icmp   |      0|  0|  11|           5|           1|
    |or_ln18_fu_351_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln14_fu_261_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln15_1_fu_275_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln15_fu_364_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln18_1_fu_382_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln18_2_fu_387_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln18_3_fu_392_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln18_4_fu_397_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln18_5_fu_339_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln18_6_fu_356_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln18_7_fu_424_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln18_8_fu_437_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln18_fu_311_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 378|         148|         165|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_phi_mux_out_w_0_phi_fu_162_p4  |   9|          2|    5|         10|
    |indvar_flatten31_reg_114          |   9|          2|   15|         30|
    |indvar_flatten_reg_136            |   9|          2|   10|         20|
    |out_d_0_reg_125                   |   9|          2|    5|         10|
    |out_h_0_reg_147                   |   9|          2|    5|         10|
    |out_w_0_reg_158                   |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  99|         21|   48|         99|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_661                   |  14|   0|   14|          0|
    |add_ln18_reg_656                     |  12|   0|   12|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |empty_11_reg_528                     |   5|   0|   12|          7|
    |empty_reg_499                        |   5|   0|    5|          0|
    |icmp_ln14_reg_555                    |   1|   0|    1|          0|
    |icmp_ln15_reg_570                    |   1|   0|    1|          0|
    |icmp_ln15_reg_570_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln16_reg_538                    |   1|   0|    1|          0|
    |indvar_flatten31_reg_114             |  15|   0|   15|          0|
    |indvar_flatten_reg_136               |  10|   0|   10|          0|
    |input_load_reg_671                   |  16|   0|   16|          0|
    |lshr_ln18_1_reg_636                  |   4|   0|    4|          0|
    |lshr_ln18_1_reg_636_pp0_iter2_reg    |   4|   0|    4|          0|
    |mul_ln18_1_reg_549                   |   9|   0|    9|          0|
    |mul_ln18_1_reg_549_pp0_iter1_reg     |   9|   0|    9|          0|
    |mul_ln18_2_reg_601                   |   8|   0|    8|          0|
    |mul_ln18_3_reg_607                   |   9|   0|    9|          0|
    |mul_ln18_reg_543                     |   8|   0|    8|          0|
    |mul_ln18_reg_543_pp0_iter1_reg       |   8|   0|    8|          0|
    |mul_ln6_1_reg_533                    |  15|   0|   15|          0|
    |mul_ln6_reg_505                      |  10|   0|   10|          0|
    |out_d_0_reg_125                      |   5|   0|    5|          0|
    |out_d_reg_564                        |   5|   0|    5|          0|
    |out_h_0_reg_147                      |   5|   0|    5|          0|
    |out_h_reg_619                        |   5|   0|    5|          0|
    |out_w_0_reg_158                      |   5|   0|    5|          0|
    |select_ln18_5_reg_613                |   1|   0|    1|          0|
    |select_ln18_6_reg_625                |   5|   0|    5|          0|
    |select_ln18_6_reg_625_pp0_iter2_reg  |   5|   0|    5|          0|
    |select_ln18_7_reg_641                |   8|   0|    8|          0|
    |select_ln18_8_reg_646                |   9|   0|    9|          0|
    |tmp2_reg_596                         |   9|   0|    9|          0|
    |tmp_reg_591                          |   8|   0|    8|          0|
    |zext_ln18_1_reg_517                  |   6|   0|    9|          3|
    |zext_ln18_3_cast_reg_523             |   6|   0|   14|          8|
    |zext_ln18_reg_511                    |   5|   0|    8|          3|
    |add_ln18_1_reg_661                   |  64|  32|   14|          0|
    |icmp_ln14_reg_555                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 391|  64|  299|         21|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 10 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 12 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_9 = trunc i6 %output_height_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 14 'trunc' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %empty_9 to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 15 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %empty to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 16 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.49ns)   --->   "%mul_ln6 = mul i10 %zext_ln6_1, %zext_ln6" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 17 'mul' 'mul_ln6' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 18 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 19 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 20 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %input_height_read to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 21 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %output_height_read to i9" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 22 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln18_3_cast = zext i6 %output_width_read to i14" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 23 'zext' 'zext_ln18_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_10 = trunc i6 %output_depth_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 24 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_11 = zext i5 %input_width_read to i12" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 25 'zext' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln6_2 = zext i5 %empty_10 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 26 'zext' 'zext_ln6_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln6_3 = zext i10 %mul_ln6 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 27 'zext' 'zext_ln6_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i15 %zext_ln6_3, %zext_ln6_2" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 28 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %empty, 0" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i15 [ 0, %0 ], [ %add_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 31 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln15_1, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i5 %out_d_0 to i9" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 34 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i5 %out_d_0 to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 35 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.49ns)   --->   "%mul_ln18 = mul i8 %zext_ln18_3, %zext_ln18" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 36 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (3.78ns)   --->   "%mul_ln18_1 = mul i9 %zext_ln18_2, %zext_ln18_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 37 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.31ns)   --->   "%icmp_ln14 = icmp eq i15 %indvar_flatten31, %mul_ln6_1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %indvar_flatten31, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 39 'add' 'add_ln14' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 40 'add' 'out_d' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp eq i10 %indvar_flatten, %mul_ln6" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 41 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i5 %out_d, i5 %out_d_0" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 42 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln15_1 = add i10 %indvar_flatten, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 43 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.68ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i10 1, i10 %add_ln15_1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 44 'select' 'select_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln15, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 45 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 46 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h_0, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i4 %lshr_ln to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 48 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_6_cast = zext i5 %out_h_0 to i9" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 49 'zext' 'zext_ln18_6_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.91ns)   --->   "%tmp = add i8 %mul_ln18, %zext_ln18_4" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 50 'add' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %mul_ln18_1, %zext_ln18_6_cast" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 51 'add' 'tmp2' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %hls_label_0" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.21ns)   --->   "%select_ln18 = select i1 %icmp_ln15, i5 0, i5 %out_h_0" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 53 'select' 'select_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i5 %out_d to i9" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 54 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i5 %out_d to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 55 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.49ns)   --->   "%mul_ln18_2 = mul i8 %zext_ln18_10, %zext_ln18" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 56 'mul' 'mul_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (3.78ns)   --->   "%mul_ln18_3 = mul i9 %zext_ln18_9, %zext_ln18_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 57 'mul' 'mul_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln16_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 58 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14 & !icmp_ln15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln18_5 = select i1 %icmp_ln15, i1 %icmp_ln16, i1 %icmp_ln16_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 59 'select' 'select_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln18, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 60 'add' 'out_h' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_6)   --->   "%or_ln18 = or i1 %select_ln18_5, %icmp_ln15" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 61 'or' 'or_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln18_6 = select i1 %or_ln18, i5 0, i5 %out_w_0" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 62 'select' 'select_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln15 = select i1 %select_ln18_5, i5 %out_h, i5 %select_ln18" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 63 'select' 'select_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln18_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln18_6, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 64 'partselect' 'lshr_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln18_1 = select i1 %icmp_ln15, i8 %mul_ln18_2, i8 %mul_ln18" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 65 'select' 'select_ln18_1' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln18_2 = select i1 %icmp_ln15, i9 %mul_ln18_3, i9 %mul_ln18_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 66 'select' 'select_ln18_2' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_7)   --->   "%select_ln18_3 = select i1 %icmp_ln15, i8 %mul_ln18_2, i8 %tmp" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 67 'select' 'select_ln18_3' <Predicate = (!icmp_ln14 & !select_ln18_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_8)   --->   "%select_ln18_4 = select i1 %icmp_ln15, i9 %mul_ln18_3, i9 %tmp2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 68 'select' 'select_ln18_4' <Predicate = (!icmp_ln14 & !select_ln18_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%lshr_ln18_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 69 'partselect' 'lshr_ln18_mid1' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%zext_ln18_11 = zext i4 %lshr_ln18_mid1 to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 70 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln18_6_cast_mid = zext i5 %out_h to i9" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 71 'zext' 'zext_ln18_6_cast_mid' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_mid1 = add i8 %select_ln18_1, %zext_ln18_11" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 72 'add' 'tmp_mid1' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln18_7 = select i1 %select_ln18_5, i8 %tmp_mid1, i8 %select_ln18_3" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 73 'select' 'select_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i9 %select_ln18_2, %zext_ln18_6_cast_mid" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 74 'add' 'tmp2_mid1' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln18_8 = select i1 %select_ln18_5, i9 %tmp2_mid1, i9 %select_ln18_4" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 75 'select' 'select_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.78ns)   --->   "%out_w = add i5 %select_ln18_6, 1" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 76 'add' 'out_w' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i8 %select_ln18_7 to i12" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 77 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.36ns) (grouped into DSP with root node add_ln18)   --->   "%mul_ln18_4 = mul i12 %zext_ln18_12, %empty_11" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 78 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i9 %select_ln18_8 to i14" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 79 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_1)   --->   "%mul_ln18_5 = mul i14 %zext_ln18_13, %zext_ln18_3_cast" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 80 'mul' 'mul_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i4 %lshr_ln18_1 to i12" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 81 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18 = add i12 %zext_ln18_5, %mul_ln18_4" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 82 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i5 %select_ln18_6 to i14" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 83 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_1 = add i14 %zext_ln18_7, %mul_ln18_5" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 84 'add' 'add_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i12 %add_ln18 to i64" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 85 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln18_6" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 86 'getelementptr' 'input_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 87 'load' 'input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 88 'load' 'input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 12544, i64 0)"   --->   Operation 89 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 90 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i14 %add_ln18_1 to i64" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 92 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln18_8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 93 'getelementptr' 'output_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 94 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)" [../layers_c/up_sampling2d.cpp:20]   --->   Operation 95 'specregionend' 'empty_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 96 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 00100000000]
output_height_read   (read             ) [ 00100000000]
empty                (trunc            ) [ 00111111110]
empty_9              (trunc            ) [ 00000000000]
zext_ln6             (zext             ) [ 00000000000]
zext_ln6_1           (zext             ) [ 00000000000]
mul_ln6              (mul              ) [ 00111111110]
output_depth_read    (read             ) [ 00000000000]
input_width_read     (read             ) [ 00000000000]
input_height_read    (read             ) [ 00000000000]
zext_ln18            (zext             ) [ 00011111110]
zext_ln18_1          (zext             ) [ 00011111110]
zext_ln18_3_cast     (zext             ) [ 00011111110]
empty_10             (trunc            ) [ 00000000000]
empty_11             (zext             ) [ 00011111110]
zext_ln6_2           (zext             ) [ 00000000000]
zext_ln6_3           (zext             ) [ 00000000000]
mul_ln6_1            (mul              ) [ 00011111110]
icmp_ln16            (icmp             ) [ 00011111110]
br_ln14              (br               ) [ 00111111110]
indvar_flatten31     (phi              ) [ 00010000000]
out_d_0              (phi              ) [ 00010000000]
indvar_flatten       (phi              ) [ 00010000000]
zext_ln18_2          (zext             ) [ 00000000000]
zext_ln18_3          (zext             ) [ 00000000000]
mul_ln18             (mul              ) [ 00011100000]
mul_ln18_1           (mul              ) [ 00011100000]
icmp_ln14            (icmp             ) [ 00011111110]
add_ln14             (add              ) [ 00111111110]
out_d                (add              ) [ 00011000000]
icmp_ln15            (icmp             ) [ 00011100000]
select_ln14          (select           ) [ 00111111110]
add_ln15_1           (add              ) [ 00000000000]
select_ln15_1        (select           ) [ 00111111110]
out_h_0              (phi              ) [ 00011000000]
out_w_0              (phi              ) [ 00011000000]
lshr_ln              (partselect       ) [ 00000000000]
zext_ln18_4          (zext             ) [ 00000000000]
zext_ln18_6_cast     (zext             ) [ 00000000000]
tmp                  (add              ) [ 00010100000]
tmp2                 (add              ) [ 00010100000]
br_ln14              (br               ) [ 00000000000]
select_ln18          (select           ) [ 00000000000]
zext_ln18_9          (zext             ) [ 00000000000]
zext_ln18_10         (zext             ) [ 00000000000]
mul_ln18_2           (mul              ) [ 00010100000]
mul_ln18_3           (mul              ) [ 00010100000]
icmp_ln16_1          (icmp             ) [ 00000000000]
select_ln18_5        (select           ) [ 00010100000]
out_h                (add              ) [ 00010100000]
or_ln18              (or               ) [ 00000000000]
select_ln18_6        (select           ) [ 00010110000]
select_ln15          (select           ) [ 00111111110]
lshr_ln18_1          (partselect       ) [ 00010110000]
select_ln18_1        (select           ) [ 00000000000]
select_ln18_2        (select           ) [ 00000000000]
select_ln18_3        (select           ) [ 00000000000]
select_ln18_4        (select           ) [ 00000000000]
lshr_ln18_mid1       (partselect       ) [ 00000000000]
zext_ln18_11         (zext             ) [ 00000000000]
zext_ln18_6_cast_mid (zext             ) [ 00000000000]
tmp_mid1             (add              ) [ 00000000000]
select_ln18_7        (select           ) [ 00010010000]
tmp2_mid1            (add              ) [ 00000000000]
select_ln18_8        (select           ) [ 00010010000]
out_w                (add              ) [ 00111011110]
zext_ln18_12         (zext             ) [ 00000000000]
mul_ln18_4           (mul              ) [ 00000000000]
zext_ln18_13         (zext             ) [ 00000000000]
mul_ln18_5           (mul              ) [ 00000000000]
zext_ln18_5          (zext             ) [ 00000000000]
add_ln18             (add              ) [ 00010001000]
zext_ln18_7          (zext             ) [ 00000000000]
add_ln18_1           (add              ) [ 00010001110]
zext_ln18_6          (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00010000100]
input_load           (load             ) [ 00010000010]
empty_12             (speclooptripcount) [ 00000000000]
tmp_1                (specregionbegin  ) [ 00000000000]
specpipeline_ln17    (specpipeline     ) [ 00000000000]
zext_ln18_8          (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
store_ln18           (store            ) [ 00000000000]
empty_13             (specregionend    ) [ 00000000000]
br_ln16              (br               ) [ 00111111110]
ret_ln0              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_depth_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_width_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_height_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="output_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln18_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="indvar_flatten31_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="1"/>
<pin id="116" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten31_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="15" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="out_d_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="1"/>
<pin id="127" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="out_d_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_flatten_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="1"/>
<pin id="138" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="out_h_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="2"/>
<pin id="149" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="out_h_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="2"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="out_w_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="2"/>
<pin id="160" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_w_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="5" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_9_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln6_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mul_ln6_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln18_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln18_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="1"/>
<pin id="197" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln18_3_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_10_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_11_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln6_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln6_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln16_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln18_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln18_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln18_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="1"/>
<pin id="232" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul_ln18_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="1"/>
<pin id="237" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln14_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="0"/>
<pin id="241" dir="0" index="1" bw="15" slack="1"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln14_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="out_d_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln15_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="2"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln14_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln15_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln15_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="lshr_ln_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="4" slack="0"/>
<pin id="288" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln18_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln18_6_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="1"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln18_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln18_9_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln18_10_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mul_ln18_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="2"/>
<pin id="327" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_2/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul_ln18_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="2"/>
<pin id="332" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_3/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln16_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="3"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln18_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="1" slack="2"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="out_h_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln18_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="1"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln18_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="lshr_ln18_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="4" slack="0"/>
<pin id="377" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln18_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln18_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2"/>
<pin id="384" dir="0" index="1" bw="8" slack="1"/>
<pin id="385" dir="0" index="2" bw="8" slack="2"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln18_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="0" index="1" bw="9" slack="1"/>
<pin id="390" dir="0" index="2" bw="9" slack="2"/>
<pin id="391" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln18_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2"/>
<pin id="394" dir="0" index="1" bw="8" slack="1"/>
<pin id="395" dir="0" index="2" bw="8" slack="1"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln18_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="2"/>
<pin id="399" dir="0" index="1" bw="9" slack="1"/>
<pin id="400" dir="0" index="2" bw="9" slack="1"/>
<pin id="401" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="lshr_ln18_mid1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="1"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="0" index="3" bw="4" slack="0"/>
<pin id="407" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln18_mid1/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln18_11_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln18_6_cast_mid_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="1"/>
<pin id="417" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6_cast_mid/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_mid1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln18_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_7/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp2_mid1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln18_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="0" index="2" bw="9" slack="0"/>
<pin id="441" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_8/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="out_w_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="1"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln18_12_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln18_13_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="1"/>
<pin id="454" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln18_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="2"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln18_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="2"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln18_6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln18_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="3"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/9 "/>
</bind>
</comp>

<comp id="469" class="1007" name="mul_ln6_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6_1/2 "/>
</bind>
</comp>

<comp id="475" class="1007" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="4"/>
<pin id="478" dir="0" index="2" bw="4" slack="0"/>
<pin id="479" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_4/6 add_ln18/6 "/>
</bind>
</comp>

<comp id="482" class="1007" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="6" slack="4"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_5/6 add_ln18_1/6 "/>
</bind>
</comp>

<comp id="489" class="1005" name="output_width_read_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="1"/>
<pin id="491" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="494" class="1005" name="output_height_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="1"/>
<pin id="496" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="499" class="1005" name="empty_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="505" class="1005" name="mul_ln6_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="1"/>
<pin id="507" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="zext_ln18_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln18_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="1"/>
<pin id="519" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="zext_ln18_3_cast_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="4"/>
<pin id="525" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln18_3_cast "/>
</bind>
</comp>

<comp id="528" class="1005" name="empty_11_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="4"/>
<pin id="530" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="533" class="1005" name="mul_ln6_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="1"/>
<pin id="535" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln16_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="2"/>
<pin id="540" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="543" class="1005" name="mul_ln18_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="1"/>
<pin id="545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="549" class="1005" name="mul_ln18_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="9" slack="1"/>
<pin id="551" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln14_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="559" class="1005" name="add_ln14_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="564" class="1005" name="out_d_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="1"/>
<pin id="566" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln15_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="581" class="1005" name="select_ln14_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="586" class="1005" name="select_ln15_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="1"/>
<pin id="598" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="mul_ln18_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="mul_ln18_3_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="1"/>
<pin id="609" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="select_ln18_5_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_5 "/>
</bind>
</comp>

<comp id="619" class="1005" name="out_h_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="1"/>
<pin id="621" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln18_6_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="1"/>
<pin id="627" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_6 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln15_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="636" class="1005" name="lshr_ln18_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="2"/>
<pin id="638" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln18_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="select_ln18_7_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_7 "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln18_8_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="1"/>
<pin id="648" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_8 "/>
</bind>
</comp>

<comp id="651" class="1005" name="out_w_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="1"/>
<pin id="653" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln18_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="12" slack="1"/>
<pin id="658" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln18_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="14" slack="3"/>
<pin id="663" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="input_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="14" slack="1"/>
<pin id="668" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="input_load_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="1"/>
<pin id="673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="58" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="64" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="169" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="82" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="204"><net_src comp="70" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="76" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="201" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="129" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="129" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="221" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="118" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="118" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="129" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="140" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="129" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="140" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="256" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="269" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="151" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="283" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="151" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="297" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="151" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="318" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="162" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="311" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="339" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="162" pin="4"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="339" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="345" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="311" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="356" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="414"><net_src comp="402" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="382" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="411" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="392" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="387" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="415" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="397" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="26" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="473"><net_src comp="213" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="209" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="449" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="455" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="452" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="458" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="492"><net_src comp="58" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="497"><net_src comp="64" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="502"><net_src comp="169" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="508"><net_src comp="185" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="514"><net_src comp="191" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="520"><net_src comp="195" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="526"><net_src comp="198" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="531"><net_src comp="205" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="536"><net_src comp="469" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="541"><net_src comp="216" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="546"><net_src comp="229" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="552"><net_src comp="234" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="558"><net_src comp="239" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="244" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="567"><net_src comp="250" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="573"><net_src comp="256" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="584"><net_src comp="261" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="589"><net_src comp="275" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="594"><net_src comp="301" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="599"><net_src comp="306" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="604"><net_src comp="324" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="610"><net_src comp="329" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="616"><net_src comp="339" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="622"><net_src comp="345" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="628"><net_src comp="356" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="634"><net_src comp="364" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="639"><net_src comp="372" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="644"><net_src comp="424" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="649"><net_src comp="437" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="654"><net_src comp="444" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="659"><net_src comp="475" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="664"><net_src comp="482" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="669"><net_src comp="88" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="674"><net_src comp="95" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {2 }
	Port: up_sampling2d_fix16 : input_width | {2 }
	Port: up_sampling2d_fix16 : input_r | {7 8 }
	Port: up_sampling2d_fix16 : output_depth | {2 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln6 : 1
		zext_ln6_1 : 1
		mul_ln6 : 2
	State 2
		zext_ln6_2 : 1
		mul_ln6_1 : 2
	State 3
		zext_ln18_2 : 1
		zext_ln18_3 : 1
		mul_ln18 : 2
		mul_ln18_1 : 2
		icmp_ln14 : 1
		add_ln14 : 1
		out_d : 1
		icmp_ln15 : 1
		select_ln14 : 2
		add_ln15_1 : 1
		select_ln15_1 : 2
	State 4
		lshr_ln : 1
		zext_ln18_4 : 2
		zext_ln18_6_cast : 1
		tmp : 3
		tmp2 : 2
		select_ln18 : 1
		mul_ln18_2 : 1
		mul_ln18_3 : 1
		icmp_ln16_1 : 1
		select_ln18_5 : 2
		out_h : 2
		or_ln18 : 3
		select_ln18_6 : 3
		select_ln15 : 3
		lshr_ln18_1 : 4
	State 5
		zext_ln18_11 : 1
		tmp_mid1 : 2
		select_ln18_7 : 3
		tmp2_mid1 : 1
		select_ln18_8 : 2
	State 6
		mul_ln18_4 : 1
		mul_ln18_5 : 1
		add_ln18 : 2
		add_ln18_1 : 2
	State 7
		input_addr : 1
		input_load : 2
	State 8
	State 9
		output_addr : 1
		store_ln18 : 2
		empty_13 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln14_fu_244        |    0    |    0    |    21   |
|          |          out_d_fu_250         |    0    |    0    |    15   |
|          |       add_ln15_1_fu_269       |    0    |    0    |    14   |
|          |           tmp_fu_301          |    0    |    0    |    15   |
|    add   |          tmp2_fu_306          |    0    |    0    |    15   |
|          |          out_h_fu_345         |    0    |    0    |    15   |
|          |        tmp_mid1_fu_418        |    0    |    0    |    15   |
|          |        tmp2_mid1_fu_431       |    0    |    0    |    15   |
|          |          out_w_fu_444         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln6_fu_185        |    0    |    0    |    17   |
|          |        mul_ln18_fu_229        |    0    |    0    |    17   |
|    mul   |       mul_ln18_1_fu_234       |    0    |    0    |    26   |
|          |       mul_ln18_2_fu_324       |    0    |    0    |    17   |
|          |       mul_ln18_3_fu_329       |    0    |    0    |    26   |
|          |        mul_ln6_1_fu_469       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln14_fu_261      |    0    |    0    |    5    |
|          |      select_ln15_1_fu_275     |    0    |    0    |    10   |
|          |       select_ln18_fu_311      |    0    |    0    |    5    |
|          |      select_ln18_5_fu_339     |    0    |    0    |    2    |
|          |      select_ln18_6_fu_356     |    0    |    0    |    5    |
|  select  |       select_ln15_fu_364      |    0    |    0    |    5    |
|          |      select_ln18_1_fu_382     |    0    |    0    |    8    |
|          |      select_ln18_2_fu_387     |    0    |    0    |    9    |
|          |      select_ln18_3_fu_392     |    0    |    0    |    8    |
|          |      select_ln18_4_fu_397     |    0    |    0    |    9    |
|          |      select_ln18_7_fu_424     |    0    |    0    |    8    |
|          |      select_ln18_8_fu_437     |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln16_fu_216       |    0    |    0    |    11   |
|   icmp   |        icmp_ln14_fu_239       |    0    |    0    |    13   |
|          |        icmp_ln15_fu_256       |    0    |    0    |    13   |
|          |       icmp_ln16_1_fu_334      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln18_fu_351        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_475          |    1    |    0    |    0    |
|          |           grp_fu_482          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_58 |    0    |    0    |    0    |
|          | output_height_read_read_fu_64 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_70 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_76  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_82 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_169         |    0    |    0    |    0    |
|   trunc  |         empty_9_fu_173        |    0    |    0    |    0    |
|          |        empty_10_fu_201        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln6_fu_177        |    0    |    0    |    0    |
|          |       zext_ln6_1_fu_181       |    0    |    0    |    0    |
|          |        zext_ln18_fu_191       |    0    |    0    |    0    |
|          |       zext_ln18_1_fu_195      |    0    |    0    |    0    |
|          |    zext_ln18_3_cast_fu_198    |    0    |    0    |    0    |
|          |        empty_11_fu_205        |    0    |    0    |    0    |
|          |       zext_ln6_2_fu_209       |    0    |    0    |    0    |
|          |       zext_ln6_3_fu_213       |    0    |    0    |    0    |
|          |       zext_ln18_2_fu_221      |    0    |    0    |    0    |
|          |       zext_ln18_3_fu_225      |    0    |    0    |    0    |
|   zext   |       zext_ln18_4_fu_293      |    0    |    0    |    0    |
|          |    zext_ln18_6_cast_fu_297    |    0    |    0    |    0    |
|          |       zext_ln18_9_fu_318      |    0    |    0    |    0    |
|          |      zext_ln18_10_fu_321      |    0    |    0    |    0    |
|          |      zext_ln18_11_fu_411      |    0    |    0    |    0    |
|          |  zext_ln18_6_cast_mid_fu_415  |    0    |    0    |    0    |
|          |      zext_ln18_12_fu_449      |    0    |    0    |    0    |
|          |      zext_ln18_13_fu_452      |    0    |    0    |    0    |
|          |       zext_ln18_5_fu_455      |    0    |    0    |    0    |
|          |       zext_ln18_7_fu_458      |    0    |    0    |    0    |
|          |       zext_ln18_6_fu_461      |    0    |    0    |    0    |
|          |       zext_ln18_8_fu_465      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_283        |    0    |    0    |    0    |
|partselect|       lshr_ln18_1_fu_372      |    0    |    0    |    0    |
|          |     lshr_ln18_mid1_fu_402     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   376   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln14_reg_559     |   15   |
|    add_ln18_1_reg_661    |   14   |
|     add_ln18_reg_656     |   12   |
|     empty_11_reg_528     |   12   |
|       empty_reg_499      |    5   |
|     icmp_ln14_reg_555    |    1   |
|     icmp_ln15_reg_570    |    1   |
|     icmp_ln16_reg_538    |    1   |
| indvar_flatten31_reg_114 |   15   |
|  indvar_flatten_reg_136  |   10   |
|    input_addr_reg_666    |   14   |
|    input_load_reg_671    |   16   |
|    lshr_ln18_1_reg_636   |    4   |
|    mul_ln18_1_reg_549    |    9   |
|    mul_ln18_2_reg_601    |    8   |
|    mul_ln18_3_reg_607    |    9   |
|     mul_ln18_reg_543     |    8   |
|     mul_ln6_1_reg_533    |   15   |
|      mul_ln6_reg_505     |   10   |
|      out_d_0_reg_125     |    5   |
|       out_d_reg_564      |    5   |
|      out_h_0_reg_147     |    5   |
|       out_h_reg_619      |    5   |
|      out_w_0_reg_158     |    5   |
|       out_w_reg_651      |    5   |
|output_height_read_reg_494|    6   |
| output_width_read_reg_489|    6   |
|    select_ln14_reg_581   |    5   |
|   select_ln15_1_reg_586  |   10   |
|    select_ln15_reg_631   |    5   |
|   select_ln18_5_reg_613  |    1   |
|   select_ln18_6_reg_625  |    5   |
|   select_ln18_7_reg_641  |    8   |
|   select_ln18_8_reg_646  |    9   |
|       tmp2_reg_596       |    9   |
|        tmp_reg_591       |    8   |
|    zext_ln18_1_reg_517   |    9   |
| zext_ln18_3_cast_reg_523 |   14   |
|     zext_ln18_reg_511    |    8   |
+--------------------------+--------+
|           Total          |   312  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   312  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   312  |   385  |
+-----------+--------+--------+--------+--------+
