# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/20200318_tb_pulse/tb_Pulse_generator/Tb_pulse.mpf
# Loading project Tb_pulse
# reading C:/intelFPGA_pro/19.4/modelsim_ase/win32aloem/../modelsim.ini
dir
#  Le volume dans le lecteur C s'appelle OS
#  Le num‚ro de s‚rie du volume est 927D-1EFA
# 
#  R‚pertoire de C:\20200318_tb_pulse\tb_Pulse_generator
# 
# 20/03/2020  09:46    <DIR>          .
# 20/03/2020  09:46    <DIR>          ..
# 18/03/2020  15:01            19ÿ344 athena_package.vhd
# 18/03/2020  15:01               155 dofile.do
# 18/03/2020  15:01            10ÿ240 fake_pulse_CBE.txt
# 19/03/2020  16:35    <DIR>          ISE
# 19/03/2020  16:01            24ÿ060 Output_signal.txt
# 20/03/2020  09:44             4ÿ851 Pulse_Emulator.vhd
# 19/03/2020  16:32             3ÿ420 Pulse_LUT_function.vhd
# 18/03/2020  15:01               970 tb_file_read.vhd
# 20/03/2020  09:46             2ÿ640 Tb_pulse.cr.mti
# 19/03/2020  15:56            27ÿ797 Tb_pulse.mpf
# 19/03/2020  15:54             3ÿ530 Tb_Pulse.vhd
# 18/03/2020  15:01             2ÿ972 Tb_Pulse.vhd.bak
# 20/03/2020  09:46               230 transcript
# 19/03/2020  16:00           163ÿ840 vsim.wlf
# 19/03/2020  15:58    <DIR>          work
#               13 fichier(s)          264ÿ049 octets
#                4 R‚p(s)  424ÿ553ÿ500ÿ672 octets libres
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:46:19 on Mar 20,2020
# vcom -reportprogress 300 athena_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package athena_package
# End time: 09:46:19 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:46:19 on Mar 20,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 09:46:19 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:46:19 on Mar 20,2020
# vcom -reportprogress 300 Pulse_Emulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity Pulse_Emulator
# -- Compiling architecture Behavioral of Pulse_Emulator
# -- Loading entity LUT_func
# End time: 09:46:19 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:46:19 on Mar 20,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Loading entity Pulse_Emulator
# End time: 09:46:19 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 09:46:20 on Mar 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.athena_package
# Loading work.tb_pulse(behavior)
# Loading work.pulse_emulator(behavioral)
# Loading work.lut_func(behavioral)
run 20ms
# Break key hit
quit -sim
# End time: 10:05:42 on Mar 20,2020, Elapsed time: 0:19:22
# Errors: 4, Warnings: 0
dir
#  Le volume dans le lecteur C s'appelle OS
#  Le num‚ro de s‚rie du volume est 927D-1EFA
# 
#  R‚pertoire de C:\20200318_tb_pulse\tb_Pulse_generator
# 
# 20/03/2020  09:46    <DIR>          .
# 20/03/2020  09:46    <DIR>          ..
# 18/03/2020  15:01            19ÿ344 athena_package.vhd
# 18/03/2020  15:01               155 dofile.do
# 18/03/2020  15:01            10ÿ240 fake_pulse_CBE.txt
# 19/03/2020  16:35    <DIR>          ISE
# 20/03/2020  09:48            49ÿ920 Output_signal.txt
# 20/03/2020  09:44             4ÿ851 Pulse_Emulator.vhd
# 19/03/2020  16:32             3ÿ420 Pulse_LUT_function.vhd
# 18/03/2020  15:01               970 tb_file_read.vhd
# 20/03/2020  09:46             2ÿ640 Tb_pulse.cr.mti
# 19/03/2020  15:56            27ÿ797 Tb_pulse.mpf
# 19/03/2020  15:54             3ÿ530 Tb_Pulse.vhd
# 18/03/2020  15:01             2ÿ972 Tb_Pulse.vhd.bak
# 20/03/2020  10:05             4ÿ157 transcript
# 20/03/2020  10:05           221ÿ184 vsim.wlf
# 20/03/2020  09:46    <DIR>          work
#               13 fichier(s)          351ÿ180 octets
#                4 R‚p(s)  424ÿ563ÿ802ÿ112 octets libres
# ** Error: (vdel-11) Could not find work.lut_func(behavioral).
# C:/intelFPGA_pro/19.4/modelsim_ase/win32aloem/vdel failed.
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 10:06:46 on Mar 20,2020
# vcom -reportprogress 300 athena_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package athena_package
# End time: 10:06:47 on Mar 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 10:06:47 on Mar 20,2020
# vcom -reportprogress 300 Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 10:06:47 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 10:06:47 on Mar 20,2020
# vcom -reportprogress 300 Pulse_Emulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Compiling entity Pulse_Emulator
# -- Compiling architecture Behavioral of Pulse_Emulator
# -- Loading entity LUT_func
# End time: 10:06:47 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 10:06:47 on Mar 20,2020
# vcom -reportprogress 300 Tb_Pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Tb_Pulse
# -- Compiling architecture behavior of Tb_Pulse
# -- Loading package MATH_REAL
# -- Loading package athena_package
# -- Loading entity Pulse_Emulator
# End time: 10:06:47 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.Tb_Pulse -t 1ns 
# Start time: 10:06:47 on Mar 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.athena_package
# Loading work.tb_pulse(behavior)
# Loading work.pulse_emulator(behavioral)
# Loading work.lut_func(behavioral)
run 10ms
# End time: 10:11:50 on Mar 20,2020, Elapsed time: 0:05:03
# Errors: 2, Warnings: 0
