<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot.info - hdata/cpu-common.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hdata</a> - cpu-common.c<span style="font-size: 80%;"> (source / <a href="cpu-common.c.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">66.0&nbsp;%</td>
            <td class="headerCovTableEntry">150</td>
            <td class="headerCovTableEntry">99</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-12-23 15:01:56</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryMed">75.0&nbsp;%</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntry">6</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : // SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later</span>
<span id="L2"><span class="lineNum">       2</span>                 :             : /* Copyright 2013-2019 IBM Corp. */</span>
<span id="L3"><span class="lineNum">       3</span>                 :             : </span>
<span id="L4"><span class="lineNum">       4</span>                 :             : #include &lt;skiboot.h&gt;</span>
<span id="L5"><span class="lineNum">       5</span>                 :             : #include &quot;spira.h&quot;</span>
<span id="L6"><span class="lineNum">       6</span>                 :             : #include &lt;cpu.h&gt;</span>
<span id="L7"><span class="lineNum">       7</span>                 :             : #include &lt;ccan/str/str.h&gt;</span>
<span id="L8"><span class="lineNum">       8</span>                 :             : #include &lt;device.h&gt;</span>
<span id="L9"><span class="lineNum">       9</span>                 :             : </span>
<span id="L10"><span class="lineNum">      10</span>                 :             : #include &quot;hdata.h&quot;</span>
<span id="L11"><span class="lineNum">      11</span>                 :             : </span>
<span id="L12"><span class="lineNum">      12</span>                 :<span class="tlaGNC tlaBgGNC">           6 : struct dt_node * add_core_common(struct dt_node *cpus,</span></span>
<span id="L13"><span class="lineNum">      13</span>                 :             :                                  const struct sppcia_cpu_cache *cache,</span>
<span id="L14"><span class="lineNum">      14</span>                 :             :                                  const struct sppcia_cpu_timebase *tb,</span>
<span id="L15"><span class="lineNum">      15</span>                 :             :                                  uint32_t int_server, bool okay)</span>
<span id="L16"><span class="lineNum">      16</span>                 :             : {</span>
<span id="L17"><span class="lineNum">      17</span>                 :             :         const char *name;</span>
<span id="L18"><span class="lineNum">      18</span>                 :             :         struct dt_node *cpu;</span>
<span id="L19"><span class="lineNum">      19</span>                 :             :         uint32_t version;</span>
<span id="L20"><span class="lineNum">      20</span>                 :             :         uint64_t freq;</span>
<span id="L21"><span class="lineNum">      21</span>                 :<span class="tlaGNC">           6 :         const uint8_t pa_features_p8[] = {</span></span>
<span id="L22"><span class="lineNum">      22</span>                 :             :                24, 0,</span>
<span id="L23"><span class="lineNum">      23</span>                 :             :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00,</span>
<span id="L24"><span class="lineNum">      24</span>                 :             :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,</span>
<span id="L25"><span class="lineNum">      25</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00,</span>
<span id="L26"><span class="lineNum">      26</span>                 :             :         };</span>
<span id="L27"><span class="lineNum">      27</span>                 :<span class="tlaGNC">           6 :         const uint8_t pa_features_p9n_dd20[] = {</span></span>
<span id="L28"><span class="lineNum">      28</span>                 :             :                64, 0,</span>
<span id="L29"><span class="lineNum">      29</span>                 :             :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00, /*  0 ..  7 */</span>
<span id="L30"><span class="lineNum">      30</span>                 :             :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /*  8 .. 15 */</span>
<span id="L31"><span class="lineNum">      31</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 16 .. 23 */</span>
<span id="L32"><span class="lineNum">      32</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 24 .. 31 */</span>
<span id="L33"><span class="lineNum">      33</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x00, 0x00, 0x80, 0x00, /* 32 .. 39 */</span>
<span id="L34"><span class="lineNum">      34</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 40 .. 47 */</span>
<span id="L35"><span class="lineNum">      35</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 .. 55 */</span>
<span id="L36"><span class="lineNum">      36</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 56 .. 63 */</span>
<span id="L37"><span class="lineNum">      37</span>                 :             :         };</span>
<span id="L38"><span class="lineNum">      38</span>                 :<span class="tlaGNC">           6 :         const uint8_t pa_features_p9[] = {</span></span>
<span id="L39"><span class="lineNum">      39</span>                 :             :                64, 0,</span>
<span id="L40"><span class="lineNum">      40</span>                 :             :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00, /*  0 ..  7 */</span>
<span id="L41"><span class="lineNum">      41</span>                 :             :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /*  8 .. 15 */</span>
<span id="L42"><span class="lineNum">      42</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 16 .. 23 */</span>
<span id="L43"><span class="lineNum">      43</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 24 .. 31 */</span>
<span id="L44"><span class="lineNum">      44</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x00, 0x00, 0x80, 0x00, /* 32 .. 39 */</span>
<span id="L45"><span class="lineNum">      45</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 40 .. 47 */</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 .. 55 */</span>
<span id="L47"><span class="lineNum">      47</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 56 .. 63 */</span>
<span id="L48"><span class="lineNum">      48</span>                 :             :         };</span>
<span id="L49"><span class="lineNum">      49</span>                 :<span class="tlaGNC">           6 :         const uint8_t pa_features_p10[] = {</span></span>
<span id="L50"><span class="lineNum">      50</span>                 :             :                66, 0,</span>
<span id="L51"><span class="lineNum">      51</span>                 :             :                0xf6, 0x3f, 0xc7, 0xc0, 0x80, 0xd0, 0x80, 0x00, /*  0 ..  7 */</span>
<span id="L52"><span class="lineNum">      52</span>                 :             :                0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /*  8 .. 15 */</span>
<span id="L53"><span class="lineNum">      53</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 16 .. 23 */</span>
<span id="L54"><span class="lineNum">      54</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 24 .. 31 */</span>
<span id="L55"><span class="lineNum">      55</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x00, 0x00, 0x80, 0x00, /* 32 .. 39 */</span>
<span id="L56"><span class="lineNum">      56</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 40 .. 47 */</span>
<span id="L57"><span class="lineNum">      57</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 48 .. 55 */</span>
<span id="L58"><span class="lineNum">      58</span>                 :             :                0x80, 0x00, 0x80, 0x00, 0x80, 0x00, 0x80, 0x00, /* 56 .. 63 */</span>
<span id="L59"><span class="lineNum">      59</span>                 :             :                0x80, 0x00,                                     /* 64 .. 65 */</span>
<span id="L60"><span class="lineNum">      60</span>                 :             :         };</span>
<span id="L61"><span class="lineNum">      61</span>                 :             : </span>
<span id="L62"><span class="lineNum">      62</span>                 :             :         const uint8_t *pa_features;</span>
<span id="L63"><span class="lineNum">      63</span>                 :             :         size_t pa_features_size;</span>
<span id="L64"><span class="lineNum">      64</span>                 :             : </span>
<span id="L65"><span class="lineNum">      65</span>                 :<span class="tlaGNC">           6 :         prlog(PR_INFO, &quot;    Cache: I=%u D=%u/%u/%u/%u\n&quot;,</span></span>
<span id="L66"><span class="lineNum">      66</span>                 :             :               be32_to_cpu(cache-&gt;icache_size_kb),</span>
<span id="L67"><span class="lineNum">      67</span>                 :             :               be32_to_cpu(cache-&gt;l1_dcache_size_kb),</span>
<span id="L68"><span class="lineNum">      68</span>                 :             :               be32_to_cpu(cache-&gt;l2_dcache_size_kb),</span>
<span id="L69"><span class="lineNum">      69</span>                 :             :               be32_to_cpu(cache-&gt;l3_dcache_size_kb),</span>
<span id="L70"><span class="lineNum">      70</span>                 :             :               be32_to_cpu(cache-&gt;l35_dcache_size_kb));</span>
<span id="L71"><span class="lineNum">      71</span>                 :             : </span>
<span id="L72"><span class="lineNum">      72</span>                 :             :         /* Use the boot CPU PVR to make up a CPU name in the device-tree</span>
<span id="L73"><span class="lineNum">      73</span>                 :             :          * since the HDAT doesn't seem to tell....</span>
<span id="L74"><span class="lineNum">      74</span>                 :             :          */</span>
<span id="L75"><span class="lineNum">      75</span>                 :<span class="tlaGNC">           6 :         version = mfspr(SPR_PVR);</span></span>
<span id="L76"><span class="lineNum">      76</span>                 :<span class="tlaGNC">           6 :         switch(PVR_TYPE(version)) {</span></span>
<span id="L77"><span class="lineNum">      77</span>                 :<span class="tlaGNC">           6 :         case PVR_TYPE_P8E:</span></span>
<span id="L78"><span class="lineNum">      78</span>                 :             :         case PVR_TYPE_P8:</span>
<span id="L79"><span class="lineNum">      79</span>                 :             :         case PVR_TYPE_P8NVL:</span>
<span id="L80"><span class="lineNum">      80</span>                 :<span class="tlaGNC">           6 :                 name = &quot;PowerPC,POWER8&quot;;</span></span>
<span id="L81"><span class="lineNum">      81</span>                 :<span class="tlaGNC">           6 :                 pa_features = pa_features_p8;</span></span>
<span id="L82"><span class="lineNum">      82</span>                 :<span class="tlaGNC">           6 :                 pa_features_size = sizeof(pa_features_p8);</span></span>
<span id="L83"><span class="lineNum">      83</span>                 :<span class="tlaGNC">           6 :                 break;</span></span>
<span id="L84"><span class="lineNum">      84</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         case PVR_TYPE_P9:</span></span>
<span id="L85"><span class="lineNum">      85</span>                 :             :         case PVR_TYPE_P9P:</span>
<span id="L86"><span class="lineNum">      86</span>                 :<span class="tlaUNC">           0 :                 name = &quot;PowerPC,POWER9&quot;;</span></span>
<span id="L87"><span class="lineNum">      87</span>                 :<span class="tlaUNC">           0 :                 if (is_power9n(version) &amp;&amp;</span></span>
<span id="L88"><span class="lineNum">      88</span>                 :<span class="tlaUNC">           0 :                            (PVR_VERS_MAJ(version) == 2) &amp;&amp;</span></span>
<span id="L89"><span class="lineNum">      89</span>                 :<span class="tlaUNC">           0 :                            (PVR_VERS_MIN(version) == 0)) {</span></span>
<span id="L90"><span class="lineNum">      90</span>                 :             :                         /* P9N DD2.0 */</span>
<span id="L91"><span class="lineNum">      91</span>                 :<span class="tlaUNC">           0 :                         pa_features = pa_features_p9n_dd20;</span></span>
<span id="L92"><span class="lineNum">      92</span>                 :<span class="tlaUNC">           0 :                         pa_features_size = sizeof(pa_features_p9n_dd20);</span></span>
<span id="L93"><span class="lineNum">      93</span>                 :             :                 } else {</span>
<span id="L94"><span class="lineNum">      94</span>                 :<span class="tlaUNC">           0 :                         pa_features = pa_features_p9;</span></span>
<span id="L95"><span class="lineNum">      95</span>                 :<span class="tlaUNC">           0 :                         pa_features_size = sizeof(pa_features_p9);</span></span>
<span id="L96"><span class="lineNum">      96</span>                 :             :                 }</span>
<span id="L97"><span class="lineNum">      97</span>                 :<span class="tlaUNC">           0 :                 break;</span></span>
<span id="L98"><span class="lineNum">      98</span>                 :<span class="tlaUNC">           0 :         case PVR_TYPE_P10:</span></span>
<span id="L99"><span class="lineNum">      99</span>                 :<span class="tlaUNC">           0 :                 name = &quot;PowerPC,POWER10&quot;;</span></span>
<span id="L100"><span class="lineNum">     100</span>                 :<span class="tlaUNC">           0 :                 pa_features = pa_features_p10;</span></span>
<span id="L101"><span class="lineNum">     101</span>                 :<span class="tlaUNC">           0 :                 pa_features_size = sizeof(pa_features_p10);</span></span>
<span id="L102"><span class="lineNum">     102</span>                 :<span class="tlaUNC">           0 :                 break;</span></span>
<span id="L103"><span class="lineNum">     103</span>                 :<span class="tlaUNC">           0 :         default:</span></span>
<span id="L104"><span class="lineNum">     104</span>                 :<span class="tlaUNC">           0 :                 name = &quot;PowerPC,Unknown&quot;;</span></span>
<span id="L105"><span class="lineNum">     105</span>                 :<span class="tlaUNC">           0 :                 pa_features = NULL;</span></span>
<span id="L106"><span class="lineNum">     106</span>                 :             :         }</span>
<span id="L107"><span class="lineNum">     107</span>                 :             : </span>
<span id="L108"><span class="lineNum">     108</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         cpu = dt_new_addr(cpus, name, int_server);</span></span>
<span id="L109"><span class="lineNum">     109</span>                 :<span class="tlaGNC">           6 :         assert(cpu);</span></span>
<span id="L110"><span class="lineNum">     110</span>                 :<span class="tlaGNC">           6 :         dt_add_property_string(cpu, &quot;device_type&quot;, &quot;cpu&quot;);</span></span>
<span id="L111"><span class="lineNum">     111</span>                 :<span class="tlaGNC">           6 :         dt_add_property_string(cpu, &quot;status&quot;, okay ? &quot;okay&quot; : &quot;bad&quot;);</span></span>
<span id="L112"><span class="lineNum">     112</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;reg&quot;, int_server);</span></span>
<span id="L113"><span class="lineNum">     113</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;cpu-version&quot;, version);</span></span>
<span id="L114"><span class="lineNum">     114</span>                 :<span class="tlaGNC">           6 :         dt_add_property(cpu, &quot;64-bit&quot;, NULL, 0);</span></span>
<span id="L115"><span class="lineNum">     115</span>                 :<span class="tlaGNC">           6 :         dt_add_property(cpu, &quot;32-64-bridge&quot;, NULL, 0);</span></span>
<span id="L116"><span class="lineNum">     116</span>                 :<span class="tlaGNC">           6 :         dt_add_property(cpu, &quot;graphics&quot;, NULL, 0);</span></span>
<span id="L117"><span class="lineNum">     117</span>                 :<span class="tlaGNC">           6 :         dt_add_property(cpu, &quot;general-purpose&quot;, NULL, 0);</span></span>
<span id="L118"><span class="lineNum">     118</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,processor-segment-sizes&quot;,</span></span>
<span id="L119"><span class="lineNum">     119</span>                 :             :                               0x1c, 0x28, 0xffffffff, 0xffffffff);</span>
<span id="L120"><span class="lineNum">     120</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,processor-page-sizes&quot;,</span></span>
<span id="L121"><span class="lineNum">     121</span>                 :             :                               0xc, 0x10, 0x18, 0x22);</span>
<span id="L122"><span class="lineNum">     122</span>                 :             : </span>
<span id="L123"><span class="lineNum">     123</span>                 :<span class="tlaGNC">           6 :         if (proc_gen &gt;= proc_gen_p9)</span></span>
<span id="L124"><span class="lineNum">     124</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(cpu, &quot;ibm,processor-radix-AP-encodings&quot;,</span></span>
<span id="L125"><span class="lineNum">     125</span>                 :             :                         0x0000000c, 0xa0000010, 0x20000015, 0x4000001e);</span>
<span id="L126"><span class="lineNum">     126</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (proc_gen &gt;= proc_gen_p10) {</span></span>
<span id="L127"><span class="lineNum">     127</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(cpu, &quot;ibm,mmu-pid-bits&quot;, 20);</span></span>
<span id="L128"><span class="lineNum">     128</span>                 :<span class="tlaUNC">           0 :                 dt_add_property_cells(cpu, &quot;ibm,mmu-lpid-bits&quot;, 12);</span></span>
<span id="L129"><span class="lineNum">     129</span>                 :             :         }</span>
<span id="L130"><span class="lineNum">     130</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (lpar_per_core)</span></span>
<span id="L131"><span class="lineNum">     131</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property(cpu, &quot;ibm,mmu-lpar-per-core&quot;, NULL, 0);</span></span>
<span id="L132"><span class="lineNum">     132</span>                 :             : </span>
<span id="L133"><span class="lineNum">     133</span>                 :             :         /* HPT segment page size encodings, common to all supported CPUs */</span>
<span id="L134"><span class="lineNum">     134</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,segment-page-sizes&quot;,</span></span>
<span id="L135"><span class="lineNum">     135</span>                 :             :                 0x0c, 0x000, 3, 0x0c, 0x0000,  /*  4K seg  4k pages */</span>
<span id="L136"><span class="lineNum">     136</span>                 :             :                                 0x10, 0x0007,  /*  4K seg 64k pages */</span>
<span id="L137"><span class="lineNum">     137</span>                 :             :                                 0x18, 0x0038,  /*  4K seg 16M pages */</span>
<span id="L138"><span class="lineNum">     138</span>                 :             :                 0x10, 0x110, 2, 0x10, 0x0001,  /* 64K seg 64k pages */</span>
<span id="L139"><span class="lineNum">     139</span>                 :             :                                 0x18, 0x0008,  /* 64K seg 16M pages */</span>
<span id="L140"><span class="lineNum">     140</span>                 :             :                 0x18, 0x100, 1, 0x18, 0x0000,  /* 16M seg 16M pages */</span>
<span id="L141"><span class="lineNum">     141</span>                 :             :                 0x22, 0x120, 1, 0x22, 0x0003); /* 16G seg 16G pages */</span>
<span id="L142"><span class="lineNum">     142</span>                 :             : </span>
<span id="L143"><span class="lineNum">     143</span>                 :             : </span>
<span id="L144"><span class="lineNum">     144</span>                 :<span class="tlaGNC">           6 :         if (pa_features) {</span></span>
<span id="L145"><span class="lineNum">     145</span>                 :<span class="tlaGNC">           6 :                 dt_add_property(cpu, &quot;ibm,pa-features&quot;,</span></span>
<span id="L146"><span class="lineNum">     146</span>                 :             :                                 pa_features, pa_features_size);</span>
<span id="L147"><span class="lineNum">     147</span>                 :             :         }</span>
<span id="L148"><span class="lineNum">     148</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,slb-size&quot;, 0x20);</span></span>
<span id="L149"><span class="lineNum">     149</span>                 :             : </span>
<span id="L150"><span class="lineNum">     150</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,vmx&quot;, 0x2);</span></span>
<span id="L151"><span class="lineNum">     151</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,dfp&quot;, 0x2);</span></span>
<span id="L152"><span class="lineNum">     152</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,purr&quot;, 0x1);</span></span>
<span id="L153"><span class="lineNum">     153</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,spurr&quot;, 0x1);</span></span>
<span id="L154"><span class="lineNum">     154</span>                 :             : </span>
<span id="L155"><span class="lineNum">     155</span>                 :             :         /*</span>
<span id="L156"><span class="lineNum">     156</span>                 :             :          * Do not create &quot;clock-frequency&quot; if the frequency doesn't</span>
<span id="L157"><span class="lineNum">     157</span>                 :             :          * fit in a single cell</span>
<span id="L158"><span class="lineNum">     158</span>                 :             :          */</span>
<span id="L159"><span class="lineNum">     159</span>                 :<span class="tlaGNC">           6 :         freq = ((uint64_t)be32_to_cpu(tb-&gt;actual_clock_speed)) * 1000000ul;</span></span>
<span id="L160"><span class="lineNum">     160</span>                 :<span class="tlaGNC">           6 :         if (freq &lt;= 0xfffffffful)</span></span>
<span id="L161"><span class="lineNum">     161</span>                 :<span class="tlaGNC">           6 :                 dt_add_property_cells(cpu, &quot;clock-frequency&quot;, freq);</span></span>
<span id="L162"><span class="lineNum">     162</span>                 :<span class="tlaGNC">           6 :         dt_add_property_u64(cpu, &quot;ibm,extended-clock-frequency&quot;, freq);</span></span>
<span id="L163"><span class="lineNum">     163</span>                 :             : </span>
<span id="L164"><span class="lineNum">     164</span>                 :             :         /* FIXME: Hardcoding is bad. */</span>
<span id="L165"><span class="lineNum">     165</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;timebase-frequency&quot;, 512000000);</span></span>
<span id="L166"><span class="lineNum">     166</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;ibm,extended-timebase-frequency&quot;,</span></span>
<span id="L167"><span class="lineNum">     167</span>                 :             :                               0, 512000000);</span>
<span id="L168"><span class="lineNum">     168</span>                 :             : </span>
<span id="L169"><span class="lineNum">     169</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;reservation-granule-size&quot;,</span></span>
<span id="L170"><span class="lineNum">     170</span>                 :             :                               be32_to_cpu(cache-&gt;reservation_size));</span>
<span id="L171"><span class="lineNum">     171</span>                 :             : </span>
<span id="L172"><span class="lineNum">     172</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;d-tlb-size&quot;,</span></span>
<span id="L173"><span class="lineNum">     173</span>                 :             :                               be32_to_cpu(cache-&gt;dtlb_entries));</span>
<span id="L174"><span class="lineNum">     174</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;i-tlb-size&quot;,</span></span>
<span id="L175"><span class="lineNum">     175</span>                 :             :                               be32_to_cpu(cache-&gt;itlb_entries));</span>
<span id="L176"><span class="lineNum">     176</span>                 :             :         /* Assume unified TLB */</span>
<span id="L177"><span class="lineNum">     177</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;tlb-size&quot;,</span></span>
<span id="L178"><span class="lineNum">     178</span>                 :             :                               be32_to_cpu(cache-&gt;dtlb_entries));</span>
<span id="L179"><span class="lineNum">     179</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;d-tlb-sets&quot;,</span></span>
<span id="L180"><span class="lineNum">     180</span>                 :             :                               be32_to_cpu(cache-&gt;dtlb_assoc_sets));</span>
<span id="L181"><span class="lineNum">     181</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;i-tlb-sets&quot;,</span></span>
<span id="L182"><span class="lineNum">     182</span>                 :             :                               be32_to_cpu(cache-&gt;itlb_assoc_sets));</span>
<span id="L183"><span class="lineNum">     183</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;tlb-sets&quot;,</span></span>
<span id="L184"><span class="lineNum">     184</span>                 :             :                               be32_to_cpu(cache-&gt;dtlb_assoc_sets));</span>
<span id="L185"><span class="lineNum">     185</span>                 :             : </span>
<span id="L186"><span class="lineNum">     186</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;d-cache-block-size&quot;,</span></span>
<span id="L187"><span class="lineNum">     187</span>                 :             :                               be32_to_cpu(cache-&gt;dcache_block_size));</span>
<span id="L188"><span class="lineNum">     188</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;i-cache-block-size&quot;,</span></span>
<span id="L189"><span class="lineNum">     189</span>                 :             :                               be32_to_cpu(cache-&gt;icache_block_size));</span>
<span id="L190"><span class="lineNum">     190</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;d-cache-size&quot;,</span></span>
<span id="L191"><span class="lineNum">     191</span>                 :             :                               be32_to_cpu(cache-&gt;l1_dcache_size_kb)*1024);</span>
<span id="L192"><span class="lineNum">     192</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;i-cache-size&quot;,</span></span>
<span id="L193"><span class="lineNum">     193</span>                 :             :                               be32_to_cpu(cache-&gt;icache_size_kb)*1024);</span>
<span id="L194"><span class="lineNum">     194</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;i-cache-sets&quot;,</span></span>
<span id="L195"><span class="lineNum">     195</span>                 :             :                               be32_to_cpu(cache-&gt;icache_assoc_sets));</span>
<span id="L196"><span class="lineNum">     196</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(cpu, &quot;d-cache-sets&quot;,</span></span>
<span id="L197"><span class="lineNum">     197</span>                 :             :                               be32_to_cpu(cache-&gt;dcache_assoc_sets));</span>
<span id="L198"><span class="lineNum">     198</span>                 :             : </span>
<span id="L199"><span class="lineNum">     199</span>                 :<span class="tlaGNC">           6 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></span>
<span id="L200"><span class="lineNum">     200</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(cpu, &quot;i-cache-line-size&quot;,</span></span>
<span id="L201"><span class="lineNum">     201</span>                 :             :                                       be32_to_cpu(cache-&gt;icache_line_size));</span>
<span id="L202"><span class="lineNum">     202</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (cache-&gt;l1_dcache_line_size != cache-&gt;dcache_block_size)</span></span>
<span id="L203"><span class="lineNum">     203</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(cpu, &quot;d-cache-line-size&quot;,</span></span>
<span id="L204"><span class="lineNum">     204</span>                 :             :                                       be32_to_cpu(cache-&gt;l1_dcache_line_size));</span>
<span id="L205"><span class="lineNum">     205</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         return cpu;</span></span>
<span id="L206"><span class="lineNum">     206</span>                 :             : }</span>
<span id="L207"><span class="lineNum">     207</span>                 :             : </span>
<span id="L208"><span class="lineNum">     208</span>                 :<span class="tlaGNC">           6 : void add_core_attr(struct dt_node *cpu, uint32_t attr)</span></span>
<span id="L209"><span class="lineNum">     209</span>                 :             : {</span>
<span id="L210"><span class="lineNum">     210</span>                 :<span class="tlaGNC">           6 :         if (attr &amp; CPU_ATTR_UNIFIED_PL1)</span></span>
<span id="L211"><span class="lineNum">     211</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property(cpu, &quot;cache-unified&quot;, NULL, 0);</span></span>
<span id="L212"><span class="lineNum">     212</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (attr &amp; CPU_ATTR_SPLIT_TLB)</span></span>
<span id="L213"><span class="lineNum">     213</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property(cpu, &quot;tlb-split&quot;, NULL, 0);</span></span>
<span id="L214"><span class="lineNum">     214</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (attr &amp; CPU_ATTR_TLBIA)</span></span>
<span id="L215"><span class="lineNum">     215</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property(cpu, &quot;tlbia&quot;, NULL, 0);</span></span>
<span id="L216"><span class="lineNum">     216</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (attr &amp; CPU_ATTR_PERF_MONITOR)</span></span>
<span id="L217"><span class="lineNum">     217</span>                 :<span class="tlaGNC">           6 :                 dt_add_property_cells(cpu, &quot;performance-monitor&quot;, 0, 1);</span></span>
<span id="L218"><span class="lineNum">     218</span>                 :<span class="tlaGNC">           6 :         if (attr &amp; CPU_ATTR_EXTERN_CONT)</span></span>
<span id="L219"><span class="lineNum">     219</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property(cpu, &quot;external-control&quot;, NULL, 0);</span></span>
<span id="L220"><span class="lineNum">     220</span>                 :<span class="tlaGNC tlaBgGNC">           6 : }</span></span>
<span id="L221"><span class="lineNum">     221</span>                 :             : </span>
<span id="L222"><span class="lineNum">     222</span>                 :<span class="tlaGNC">          12 : static struct dt_node *create_cache_node(struct dt_node *cpus,</span></span>
<span id="L223"><span class="lineNum">     223</span>                 :             :                                          const struct sppcia_cpu_cache *cache,</span>
<span id="L224"><span class="lineNum">     224</span>                 :             :                                          const char *name, uint32_t unit_addr,</span>
<span id="L225"><span class="lineNum">     225</span>                 :             :                                          int okay)</span>
<span id="L226"><span class="lineNum">     226</span>                 :             : {</span>
<span id="L227"><span class="lineNum">     227</span>                 :             :         struct dt_node *node;</span>
<span id="L228"><span class="lineNum">     228</span>                 :             : </span>
<span id="L229"><span class="lineNum">     229</span>                 :<span class="tlaGNC">          12 :         node = dt_new_addr(cpus, name, unit_addr);</span></span>
<span id="L230"><span class="lineNum">     230</span>                 :<span class="tlaGNC">          12 :         assert(node);</span></span>
<span id="L231"><span class="lineNum">     231</span>                 :             : </span>
<span id="L232"><span class="lineNum">     232</span>                 :<span class="tlaGNC">          12 :         dt_add_property_string(node, &quot;device_type&quot;, &quot;cache&quot;);</span></span>
<span id="L233"><span class="lineNum">     233</span>                 :<span class="tlaGNC">          12 :         dt_add_property_cells(node, &quot;reg&quot;, unit_addr);</span></span>
<span id="L234"><span class="lineNum">     234</span>                 :<span class="tlaGNC">          12 :         dt_add_property_string(node, &quot;status&quot;, okay ? &quot;okay&quot; : &quot;bad&quot;);</span></span>
<span id="L235"><span class="lineNum">     235</span>                 :<span class="tlaGNC">          12 :         dt_add_property(node, &quot;cache-unified&quot;, NULL, 0);</span></span>
<span id="L236"><span class="lineNum">     236</span>                 :             : </span>
<span id="L237"><span class="lineNum">     237</span>                 :             :         /* Assume cache associavitity sets is same for L2, L3 and L3.5 */</span>
<span id="L238"><span class="lineNum">     238</span>                 :<span class="tlaGNC">          12 :         dt_add_property_cells(node, &quot;d-cache-sets&quot;,</span></span>
<span id="L239"><span class="lineNum">     239</span>                 :             :                               be32_to_cpu(cache-&gt;l2_cache_assoc_sets));</span>
<span id="L240"><span class="lineNum">     240</span>                 :<span class="tlaGNC">          12 :         dt_add_property_cells(node, &quot;i-cache-sets&quot;,</span></span>
<span id="L241"><span class="lineNum">     241</span>                 :             :                               be32_to_cpu(cache-&gt;l2_cache_assoc_sets));</span>
<span id="L242"><span class="lineNum">     242</span>                 :             : </span>
<span id="L243"><span class="lineNum">     243</span>                 :<span class="tlaGNC">          12 :         return node;</span></span>
<span id="L244"><span class="lineNum">     244</span>                 :             : }</span>
<span id="L245"><span class="lineNum">     245</span>                 :             : </span>
<span id="L246"><span class="lineNum">     246</span>                 :<span class="tlaUNC tlaBgUNC">           0 : static struct dt_node *l35_cache_node(struct dt_node *cpus,</span></span>
<span id="L247"><span class="lineNum">     247</span>                 :             :                                       const struct sppcia_cpu_cache *cache,</span>
<span id="L248"><span class="lineNum">     248</span>                 :             :                                       uint32_t unit_addr, int okay)</span>
<span id="L249"><span class="lineNum">     249</span>                 :             : {</span>
<span id="L250"><span class="lineNum">     250</span>                 :             :         struct dt_node *node;</span>
<span id="L251"><span class="lineNum">     251</span>                 :             : </span>
<span id="L252"><span class="lineNum">     252</span>                 :<span class="tlaUNC">           0 :         node = create_cache_node(cpus, cache, &quot;l35-cache&quot;, unit_addr, okay);</span></span>
<span id="L253"><span class="lineNum">     253</span>                 :             : </span>
<span id="L254"><span class="lineNum">     254</span>                 :<span class="tlaUNC">           0 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span></span>
<span id="L255"><span class="lineNum">     255</span>                 :             :                               be32_to_cpu(cache-&gt;l35_dcache_size_kb) * 1024);</span>
<span id="L256"><span class="lineNum">     256</span>                 :<span class="tlaUNC">           0 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span></span>
<span id="L257"><span class="lineNum">     257</span>                 :             :                               be32_to_cpu(cache-&gt;l35_dcache_size_kb) * 1024);</span>
<span id="L258"><span class="lineNum">     258</span>                 :             : </span>
<span id="L259"><span class="lineNum">     259</span>                 :<span class="tlaUNC">           0 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></span>
<span id="L260"><span class="lineNum">     260</span>                 :<span class="tlaUNC">           0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span></span>
<span id="L261"><span class="lineNum">     261</span>                 :             :                                       be32_to_cpu(cache-&gt;icache_line_size));</span>
<span id="L262"><span class="lineNum">     262</span>                 :<span class="tlaUNC">           0 :         if (cache-&gt;l35_cache_line_size != cache-&gt;dcache_block_size)</span></span>
<span id="L263"><span class="lineNum">     263</span>                 :<span class="tlaUNC">           0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span></span>
<span id="L264"><span class="lineNum">     264</span>                 :             :                                       be32_to_cpu(cache-&gt;l35_cache_line_size));</span>
<span id="L265"><span class="lineNum">     265</span>                 :             : </span>
<span id="L266"><span class="lineNum">     266</span>                 :<span class="tlaUNC">           0 :         return node;</span></span>
<span id="L267"><span class="lineNum">     267</span>                 :             : }</span>
<span id="L268"><span class="lineNum">     268</span>                 :             : </span>
<span id="L269"><span class="lineNum">     269</span>                 :<span class="tlaGNC tlaBgGNC">           6 : static struct dt_node *l3_cache_node(struct dt_node *cpus,</span></span>
<span id="L270"><span class="lineNum">     270</span>                 :             :                                      const struct sppcia_cpu_cache *cache,</span>
<span id="L271"><span class="lineNum">     271</span>                 :             :                                      uint32_t unit_addr, int okay)</span>
<span id="L272"><span class="lineNum">     272</span>                 :             : {</span>
<span id="L273"><span class="lineNum">     273</span>                 :             :         struct dt_node *node;</span>
<span id="L274"><span class="lineNum">     274</span>                 :             : </span>
<span id="L275"><span class="lineNum">     275</span>                 :<span class="tlaGNC">           6 :         node = create_cache_node(cpus, cache, &quot;l3-cache&quot;, unit_addr, okay);</span></span>
<span id="L276"><span class="lineNum">     276</span>                 :             : </span>
<span id="L277"><span class="lineNum">     277</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span></span>
<span id="L278"><span class="lineNum">     278</span>                 :             :                               be32_to_cpu(cache-&gt;l3_dcache_size_kb) * 1024);</span>
<span id="L279"><span class="lineNum">     279</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span></span>
<span id="L280"><span class="lineNum">     280</span>                 :             :                               be32_to_cpu(cache-&gt;l3_dcache_size_kb) * 1024);</span>
<span id="L281"><span class="lineNum">     281</span>                 :             : </span>
<span id="L282"><span class="lineNum">     282</span>                 :<span class="tlaGNC">           6 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></span>
<span id="L283"><span class="lineNum">     283</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span></span>
<span id="L284"><span class="lineNum">     284</span>                 :             :                                       be32_to_cpu(cache-&gt;icache_line_size));</span>
<span id="L285"><span class="lineNum">     285</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (cache-&gt;l3_line_size != cache-&gt;dcache_block_size)</span></span>
<span id="L286"><span class="lineNum">     286</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span></span>
<span id="L287"><span class="lineNum">     287</span>                 :             :                                       be32_to_cpu(cache-&gt;l3_line_size));</span>
<span id="L288"><span class="lineNum">     288</span>                 :             : </span>
<span id="L289"><span class="lineNum">     289</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         return node;</span></span>
<span id="L290"><span class="lineNum">     290</span>                 :             : }</span>
<span id="L291"><span class="lineNum">     291</span>                 :             : </span>
<span id="L292"><span class="lineNum">     292</span>                 :<span class="tlaGNC">           6 : static struct dt_node *l2_cache_node(struct dt_node *cpus,</span></span>
<span id="L293"><span class="lineNum">     293</span>                 :             :                                      const struct sppcia_cpu_cache *cache,</span>
<span id="L294"><span class="lineNum">     294</span>                 :             :                                      uint32_t unit_addr, int okay)</span>
<span id="L295"><span class="lineNum">     295</span>                 :             : {</span>
<span id="L296"><span class="lineNum">     296</span>                 :             :         struct dt_node *node;</span>
<span id="L297"><span class="lineNum">     297</span>                 :             : </span>
<span id="L298"><span class="lineNum">     298</span>                 :<span class="tlaGNC">           6 :         node = create_cache_node(cpus, cache, &quot;l2-cache&quot;, unit_addr, okay);</span></span>
<span id="L299"><span class="lineNum">     299</span>                 :             : </span>
<span id="L300"><span class="lineNum">     300</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span></span>
<span id="L301"><span class="lineNum">     301</span>                 :             :                               be32_to_cpu(cache-&gt;l2_dcache_size_kb) * 1024);</span>
<span id="L302"><span class="lineNum">     302</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span></span>
<span id="L303"><span class="lineNum">     303</span>                 :             :                               be32_to_cpu(cache-&gt;l2_dcache_size_kb) * 1024);</span>
<span id="L304"><span class="lineNum">     304</span>                 :             : </span>
<span id="L305"><span class="lineNum">     305</span>                 :<span class="tlaGNC">           6 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span></span>
<span id="L306"><span class="lineNum">     306</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span></span>
<span id="L307"><span class="lineNum">     307</span>                 :             :                                       be32_to_cpu(cache-&gt;icache_line_size));</span>
<span id="L308"><span class="lineNum">     308</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         if (cache-&gt;l2_line_size != cache-&gt;dcache_block_size)</span></span>
<span id="L309"><span class="lineNum">     309</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span></span>
<span id="L310"><span class="lineNum">     310</span>                 :             :                                       be32_to_cpu(cache-&gt;l2_line_size));</span>
<span id="L311"><span class="lineNum">     311</span>                 :             : </span>
<span id="L312"><span class="lineNum">     312</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         return node;</span></span>
<span id="L313"><span class="lineNum">     313</span>                 :             : }</span>
<span id="L314"><span class="lineNum">     314</span>                 :             : </span>
<span id="L315"><span class="lineNum">     315</span>                 :<span class="tlaUNC tlaBgUNC">           0 : static struct dt_node *find_l2_node(struct dt_node *cpus, u32 unit_addr)</span></span>
<span id="L316"><span class="lineNum">     316</span>                 :             : {</span>
<span id="L317"><span class="lineNum">     317</span>                 :             :         char name[32];</span>
<span id="L318"><span class="lineNum">     318</span>                 :             : </span>
<span id="L319"><span class="lineNum">     319</span>                 :<span class="tlaUNC">           0 :         snprintf(name, sizeof(name), &quot;l2-cache@%.08x&quot;, unit_addr);</span></span>
<span id="L320"><span class="lineNum">     320</span>                 :<span class="tlaUNC">           0 :         return dt_find_by_name(cpus, name);</span></span>
<span id="L321"><span class="lineNum">     321</span>                 :             : }</span>
<span id="L322"><span class="lineNum">     322</span>                 :             : </span>
<span id="L323"><span class="lineNum">     323</span>                 :<span class="tlaGNC tlaBgGNC">           6 : uint32_t add_core_cache_info(struct dt_node *cpus,</span></span>
<span id="L324"><span class="lineNum">     324</span>                 :             :                              const struct sppcia_cpu_cache *cache,</span>
<span id="L325"><span class="lineNum">     325</span>                 :             :                              uint32_t core_pir, int okay)</span>
<span id="L326"><span class="lineNum">     326</span>                 :             : {</span>
<span id="L327"><span class="lineNum">     327</span>                 :             :         struct dt_node *l2_node, *l3_node, *l35_node;</span>
<span id="L328"><span class="lineNum">     328</span>                 :             :         uint32_t unit_addr;</span>
<span id="L329"><span class="lineNum">     329</span>                 :             : </span>
<span id="L330"><span class="lineNum">     330</span>                 :             :         /*</span>
<span id="L331"><span class="lineNum">     331</span>                 :             :          * On P9 the L2 is shared by pairs of SMT=4 cores. We only want</span>
<span id="L332"><span class="lineNum">     332</span>                 :             :          * to create a cache node for the first of these so we mask off</span>
<span id="L333"><span class="lineNum">     333</span>                 :             :          * the low PIR bits to get the unit address of the shared cache.</span>
<span id="L334"><span class="lineNum">     334</span>                 :             :          */</span>
<span id="L335"><span class="lineNum">     335</span>                 :<span class="tlaGNC">           6 :         if (proc_gen == proc_gen_p9) {</span></span>
<span id="L336"><span class="lineNum">     336</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 core_pir &amp;= ~0x7;</span></span>
<span id="L337"><span class="lineNum">     337</span>                 :             : </span>
<span id="L338"><span class="lineNum">     338</span>                 :<span class="tlaUNC">           0 :                 l2_node = find_l2_node(cpus, 0x20 &lt;&lt; 24 | core_pir);</span></span>
<span id="L339"><span class="lineNum">     339</span>                 :<span class="tlaUNC">           0 :                 if (l2_node)</span></span>
<span id="L340"><span class="lineNum">     340</span>                 :<span class="tlaUNC">           0 :                         return l2_node-&gt;phandle;</span></span>
<span id="L341"><span class="lineNum">     341</span>                 :             :         }</span>
<span id="L342"><span class="lineNum">     342</span>                 :             : </span>
<span id="L343"><span class="lineNum">     343</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         unit_addr = 0x20 &lt;&lt; 24 | core_pir;</span></span>
<span id="L344"><span class="lineNum">     344</span>                 :<span class="tlaGNC">           6 :         l2_node = l2_cache_node(cpus, cache, unit_addr, okay);</span></span>
<span id="L345"><span class="lineNum">     345</span>                 :             : </span>
<span id="L346"><span class="lineNum">     346</span>                 :<span class="tlaGNC">           6 :         unit_addr = 0x30 &lt;&lt; 24 | core_pir;</span></span>
<span id="L347"><span class="lineNum">     347</span>                 :<span class="tlaGNC">           6 :         l3_node = l3_cache_node(cpus, cache, unit_addr, okay);</span></span>
<span id="L348"><span class="lineNum">     348</span>                 :             : </span>
<span id="L349"><span class="lineNum">     349</span>                 :             :         /* Represents the next level of cache in the memory hierarchy */</span>
<span id="L350"><span class="lineNum">     350</span>                 :<span class="tlaGNC">           6 :         dt_add_property_cells(l2_node, &quot;l2-cache&quot;, l3_node-&gt;phandle);</span></span>
<span id="L351"><span class="lineNum">     351</span>                 :             : </span>
<span id="L352"><span class="lineNum">     352</span>                 :<span class="tlaGNC">           6 :         if (be32_to_cpu(cache-&gt;l35_dcache_size_kb)) {</span></span>
<span id="L353"><span class="lineNum">     353</span>                 :<span class="tlaUNC tlaBgUNC">           0 :                 unit_addr = 0x35 &lt;&lt; 24 | core_pir;</span></span>
<span id="L354"><span class="lineNum">     354</span>                 :<span class="tlaUNC">           0 :                 l35_node = l35_cache_node(cpus, cache, unit_addr, okay);</span></span>
<span id="L355"><span class="lineNum">     355</span>                 :<span class="tlaUNC">           0 :                 dt_add_property_cells(l3_node, &quot;l2-cache&quot;, l35_node-&gt;phandle);</span></span>
<span id="L356"><span class="lineNum">     356</span>                 :             :         }</span>
<span id="L357"><span class="lineNum">     357</span>                 :             : </span>
<span id="L358"><span class="lineNum">     358</span>                 :<span class="tlaGNC tlaBgGNC">           6 :         return l2_node-&gt;phandle;</span></span>
<span id="L359"><span class="lineNum">     359</span>                 :             : }</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
