#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SS__0__MASK EQU 0x80
SS__0__PC EQU CYREG_PRT0_PC7
SS__0__PORT EQU 0
SS__0__SHIFT EQU 7
SS__AG EQU CYREG_PRT0_AG
SS__AMUX EQU CYREG_PRT0_AMUX
SS__BIE EQU CYREG_PRT0_BIE
SS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS__BYP EQU CYREG_PRT0_BYP
SS__CTL EQU CYREG_PRT0_CTL
SS__DM0 EQU CYREG_PRT0_DM0
SS__DM1 EQU CYREG_PRT0_DM1
SS__DM2 EQU CYREG_PRT0_DM2
SS__DR EQU CYREG_PRT0_DR
SS__INP_DIS EQU CYREG_PRT0_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT0_LCD_EN
SS__MASK EQU 0x80
SS__PORT EQU 0
SS__PRT EQU CYREG_PRT0_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS__PS EQU CYREG_PRT0_PS
SS__SHIFT EQU 7
SS__SLW EQU CYREG_PRT0_SLW

/* SS_S */
SS_S__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SS_S__0__MASK EQU 0x20
SS_S__0__PC EQU CYREG_PRT1_PC5
SS_S__0__PORT EQU 1
SS_S__0__SHIFT EQU 5
SS_S__AG EQU CYREG_PRT1_AG
SS_S__AMUX EQU CYREG_PRT1_AMUX
SS_S__BIE EQU CYREG_PRT1_BIE
SS_S__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS_S__BYP EQU CYREG_PRT1_BYP
SS_S__CTL EQU CYREG_PRT1_CTL
SS_S__DM0 EQU CYREG_PRT1_DM0
SS_S__DM1 EQU CYREG_PRT1_DM1
SS_S__DM2 EQU CYREG_PRT1_DM2
SS_S__DR EQU CYREG_PRT1_DR
SS_S__INP_DIS EQU CYREG_PRT1_INP_DIS
SS_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS_S__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS_S__LCD_EN EQU CYREG_PRT1_LCD_EN
SS_S__MASK EQU 0x20
SS_S__PORT EQU 1
SS_S__PRT EQU CYREG_PRT1_PRT
SS_S__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS_S__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS_S__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS_S__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS_S__PS EQU CYREG_PRT1_PS
SS_S__SHIFT EQU 5
SS_S__SLW EQU CYREG_PRT1_SLW

/* GND */
GND__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
GND__0__MASK EQU 0x08
GND__0__PC EQU CYREG_PRT2_PC3
GND__0__PORT EQU 2
GND__0__SHIFT EQU 3
GND__AG EQU CYREG_PRT2_AG
GND__AMUX EQU CYREG_PRT2_AMUX
GND__BIE EQU CYREG_PRT2_BIE
GND__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GND__BYP EQU CYREG_PRT2_BYP
GND__CTL EQU CYREG_PRT2_CTL
GND__DM0 EQU CYREG_PRT2_DM0
GND__DM1 EQU CYREG_PRT2_DM1
GND__DM2 EQU CYREG_PRT2_DM2
GND__DR EQU CYREG_PRT2_DR
GND__INP_DIS EQU CYREG_PRT2_INP_DIS
GND__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GND__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GND__LCD_EN EQU CYREG_PRT2_LCD_EN
GND__MASK EQU 0x08
GND__PORT EQU 2
GND__PRT EQU CYREG_PRT2_PRT
GND__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GND__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GND__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GND__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GND__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GND__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GND__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GND__PS EQU CYREG_PRT2_PS
GND__SHIFT EQU 3
GND__SLW EQU CYREG_PRT2_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MISO__0__MASK EQU 0x20
MISO__0__PC EQU CYREG_PRT0_PC5
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 5
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x20
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 5
MISO__SLW EQU CYREG_PRT0_SLW

/* MISO_S */
MISO_S__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_S__0__MASK EQU 0x40
MISO_S__0__PC EQU CYREG_PRT1_PC6
MISO_S__0__PORT EQU 1
MISO_S__0__SHIFT EQU 6
MISO_S__AG EQU CYREG_PRT1_AG
MISO_S__AMUX EQU CYREG_PRT1_AMUX
MISO_S__BIE EQU CYREG_PRT1_BIE
MISO_S__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_S__BYP EQU CYREG_PRT1_BYP
MISO_S__CTL EQU CYREG_PRT1_CTL
MISO_S__DM0 EQU CYREG_PRT1_DM0
MISO_S__DM1 EQU CYREG_PRT1_DM1
MISO_S__DM2 EQU CYREG_PRT1_DM2
MISO_S__DR EQU CYREG_PRT1_DR
MISO_S__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_S__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_S__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_S__MASK EQU 0x40
MISO_S__PORT EQU 1
MISO_S__PRT EQU CYREG_PRT1_PRT
MISO_S__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_S__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_S__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_S__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_S__PS EQU CYREG_PRT1_PS
MISO_S__SHIFT EQU 6
MISO_S__SLW EQU CYREG_PRT1_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT2_PC4
MOSI__0__PORT EQU 2
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT2_AG
MOSI__AMUX EQU CYREG_PRT2_AMUX
MOSI__BIE EQU CYREG_PRT2_BIE
MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI__BYP EQU CYREG_PRT2_BYP
MOSI__CTL EQU CYREG_PRT2_CTL
MOSI__DM0 EQU CYREG_PRT2_DM0
MOSI__DM1 EQU CYREG_PRT2_DM1
MOSI__DM2 EQU CYREG_PRT2_DM2
MOSI__DR EQU CYREG_PRT2_DR
MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 2
MOSI__PRT EQU CYREG_PRT2_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI__PS EQU CYREG_PRT2_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT2_SLW

/* MOSI_S */
MOSI_S__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MOSI_S__0__MASK EQU 0x80
MOSI_S__0__PC EQU CYREG_PRT1_PC7
MOSI_S__0__PORT EQU 1
MOSI_S__0__SHIFT EQU 7
MOSI_S__AG EQU CYREG_PRT1_AG
MOSI_S__AMUX EQU CYREG_PRT1_AMUX
MOSI_S__BIE EQU CYREG_PRT1_BIE
MOSI_S__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI_S__BYP EQU CYREG_PRT1_BYP
MOSI_S__CTL EQU CYREG_PRT1_CTL
MOSI_S__DM0 EQU CYREG_PRT1_DM0
MOSI_S__DM1 EQU CYREG_PRT1_DM1
MOSI_S__DM2 EQU CYREG_PRT1_DM2
MOSI_S__DR EQU CYREG_PRT1_DR
MOSI_S__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOSI_S__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI_S__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI_S__MASK EQU 0x80
MOSI_S__PORT EQU 1
MOSI_S__PRT EQU CYREG_PRT1_PRT
MOSI_S__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI_S__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI_S__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI_S__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI_S__PS EQU CYREG_PRT1_PS
MOSI_S__SHIFT EQU 7
MOSI_S__SLW EQU CYREG_PRT1_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SCLK__0__MASK EQU 0x40
SCLK__0__PC EQU CYREG_PRT0_PC6
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 6
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x40
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 6
SCLK__SLW EQU CYREG_PRT0_SLW

/* SCLK_S */
SCLK_S__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SCLK_S__0__MASK EQU 0x10
SCLK_S__0__PC EQU CYREG_PRT1_PC4
SCLK_S__0__PORT EQU 1
SCLK_S__0__SHIFT EQU 4
SCLK_S__AG EQU CYREG_PRT1_AG
SCLK_S__AMUX EQU CYREG_PRT1_AMUX
SCLK_S__BIE EQU CYREG_PRT1_BIE
SCLK_S__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK_S__BYP EQU CYREG_PRT1_BYP
SCLK_S__CTL EQU CYREG_PRT1_CTL
SCLK_S__DM0 EQU CYREG_PRT1_DM0
SCLK_S__DM1 EQU CYREG_PRT1_DM1
SCLK_S__DM2 EQU CYREG_PRT1_DM2
SCLK_S__DR EQU CYREG_PRT1_DR
SCLK_S__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK_S__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK_S__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK_S__MASK EQU 0x10
SCLK_S__PORT EQU 1
SCLK_S__PRT EQU CYREG_PRT1_PRT
SCLK_S__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK_S__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK_S__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK_S__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK_S__PS EQU CYREG_PRT1_PS
SCLK_S__SHIFT EQU 4
SCLK_S__SLW EQU CYREG_PRT1_SLW

/* SPIM_BSPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB03_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB03_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB03_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB03_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB03_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB03_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* SPIM_TxInternalInterrupt */
SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPIS_BSPIS */
SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_RxStsReg__3__POS EQU 3
SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_RxStsReg__4__POS EQU 4
SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_RxStsReg__5__POS EQU 5
SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_RxStsReg__6__POS EQU 6
SPIS_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SPIS_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB04_A0
SPIS_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB04_A1
SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SPIS_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB04_D0
SPIS_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB04_D1
SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SPIS_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB04_F0
SPIS_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB04_F1
SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_TxStsReg__0__POS EQU 0
SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_TxStsReg__1__POS EQU 1
SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_TxStsReg__2__POS EQU 2
SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_TxStsReg__6__POS EQU 6
SPIS_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* SPIS_RxInternalInterrupt */
SPIS_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIS_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIS_RxInternalInterrupt__INTC_MASK EQU 0x04
SPIS_RxInternalInterrupt__INTC_NUMBER EQU 2
SPIS_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIS_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIS_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02

/* Clock_SPISlave */
Clock_SPISlave__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_SPISlave__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_SPISlave__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_SPISlave__CFG2_SRC_SEL_MASK EQU 0x07
Clock_SPISlave__INDEX EQU 0x02
Clock_SPISlave__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_SPISlave__PM_ACT_MSK EQU 0x04
Clock_SPISlave__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_SPISlave__PM_STBY_MSK EQU 0x04

/* I2S_1_bI2S */
I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2S_1_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
I2S_1_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
I2S_1_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
I2S_1_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2S_1_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
I2S_1_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
I2S_1_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
I2S_1_bI2S_CtlReg__0__MASK EQU 0x01
I2S_1_bI2S_CtlReg__0__POS EQU 0
I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2S_1_bI2S_CtlReg__2__MASK EQU 0x04
I2S_1_bI2S_CtlReg__2__POS EQU 2
I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2S_1_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
I2S_1_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2S_1_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
I2S_1_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2S_1_bI2S_CtlReg__MASK EQU 0x05
I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2S_1_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_B0_UDB05_A0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_B0_UDB05_A1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_B0_UDB05_D0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_B0_UDB05_D1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_B0_UDB05_F0
I2S_1_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_B0_UDB05_F1
I2S_1_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2S_1_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_1_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_1_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_1_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
I2S_1_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_1_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB05_MSK
I2S_1_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
I2S_1_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB05_ST

/* TxDma */
TxDma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
TxDma__DRQ_NUMBER EQU 0
TxDma__NUMBEROF_TDS EQU 0
TxDma__PRIORITY EQU 2
TxDma__TERMIN_EN EQU 0
TxDma__TERMIN_SEL EQU 0
TxDma__TERMOUT0_EN EQU 1
TxDma__TERMOUT0_SEL EQU 0
TxDma__TERMOUT1_EN EQU 0
TxDma__TERMOUT1_SEL EQU 0

/* USBFS_arb_int */
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_Dm */
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

/* USBFS_Dp */
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x08
USBFS_ep_1__INTC_NUMBER EQU 3
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
USBFS_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_6__INTC_MASK EQU 0x10
USBFS_ep_6__INTC_NUMBER EQU 4
USBFS_ep_6__INTC_PRIOR_NUM EQU 7
USBFS_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBFS_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_USB */
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* DmaDone */
DmaDone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DmaDone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DmaDone__INTC_MASK EQU 0x01
DmaDone__INTC_NUMBER EQU 0
DmaDone__INTC_PRIOR_NUM EQU 7
DmaDone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DmaDone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DmaDone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DSP_reset */
DSP_reset__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DSP_reset__0__MASK EQU 0x20
DSP_reset__0__PC EQU CYREG_PRT2_PC5
DSP_reset__0__PORT EQU 2
DSP_reset__0__SHIFT EQU 5
DSP_reset__AG EQU CYREG_PRT2_AG
DSP_reset__AMUX EQU CYREG_PRT2_AMUX
DSP_reset__BIE EQU CYREG_PRT2_BIE
DSP_reset__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DSP_reset__BYP EQU CYREG_PRT2_BYP
DSP_reset__CTL EQU CYREG_PRT2_CTL
DSP_reset__DM0 EQU CYREG_PRT2_DM0
DSP_reset__DM1 EQU CYREG_PRT2_DM1
DSP_reset__DM2 EQU CYREG_PRT2_DM2
DSP_reset__DR EQU CYREG_PRT2_DR
DSP_reset__INP_DIS EQU CYREG_PRT2_INP_DIS
DSP_reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DSP_reset__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DSP_reset__LCD_EN EQU CYREG_PRT2_LCD_EN
DSP_reset__MASK EQU 0x20
DSP_reset__PORT EQU 2
DSP_reset__PRT EQU CYREG_PRT2_PRT
DSP_reset__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DSP_reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DSP_reset__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DSP_reset__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DSP_reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DSP_reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DSP_reset__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DSP_reset__PS EQU CYREG_PRT2_PS
DSP_reset__SHIFT EQU 5
DSP_reset__SLW EQU CYREG_PRT2_SLW

/* I2S_BLCLK */
I2S_BLCLK__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
I2S_BLCLK__0__MASK EQU 0x20
I2S_BLCLK__0__PC EQU CYREG_PRT3_PC5
I2S_BLCLK__0__PORT EQU 3
I2S_BLCLK__0__SHIFT EQU 5
I2S_BLCLK__AG EQU CYREG_PRT3_AG
I2S_BLCLK__AMUX EQU CYREG_PRT3_AMUX
I2S_BLCLK__BIE EQU CYREG_PRT3_BIE
I2S_BLCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_BLCLK__BYP EQU CYREG_PRT3_BYP
I2S_BLCLK__CTL EQU CYREG_PRT3_CTL
I2S_BLCLK__DM0 EQU CYREG_PRT3_DM0
I2S_BLCLK__DM1 EQU CYREG_PRT3_DM1
I2S_BLCLK__DM2 EQU CYREG_PRT3_DM2
I2S_BLCLK__DR EQU CYREG_PRT3_DR
I2S_BLCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_BLCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_BLCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_BLCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_BLCLK__MASK EQU 0x20
I2S_BLCLK__PORT EQU 3
I2S_BLCLK__PRT EQU CYREG_PRT3_PRT
I2S_BLCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_BLCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_BLCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_BLCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_BLCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_BLCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_BLCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_BLCLK__PS EQU CYREG_PRT3_PS
I2S_BLCLK__SHIFT EQU 5
I2S_BLCLK__SLW EQU CYREG_PRT3_SLW

/* I2S_Clock */
I2S_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2S_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2S_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2S_Clock__CFG2_SRC_SEL_MASK EQU 0x07
I2S_Clock__INDEX EQU 0x00
I2S_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2S_Clock__PM_ACT_MSK EQU 0x01
I2S_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2S_Clock__PM_STBY_MSK EQU 0x01

/* I2S_LRCLK */
I2S_LRCLK__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
I2S_LRCLK__0__MASK EQU 0x02
I2S_LRCLK__0__PC EQU CYREG_PRT3_PC1
I2S_LRCLK__0__PORT EQU 3
I2S_LRCLK__0__SHIFT EQU 1
I2S_LRCLK__AG EQU CYREG_PRT3_AG
I2S_LRCLK__AMUX EQU CYREG_PRT3_AMUX
I2S_LRCLK__BIE EQU CYREG_PRT3_BIE
I2S_LRCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_LRCLK__BYP EQU CYREG_PRT3_BYP
I2S_LRCLK__CTL EQU CYREG_PRT3_CTL
I2S_LRCLK__DM0 EQU CYREG_PRT3_DM0
I2S_LRCLK__DM1 EQU CYREG_PRT3_DM1
I2S_LRCLK__DM2 EQU CYREG_PRT3_DM2
I2S_LRCLK__DR EQU CYREG_PRT3_DR
I2S_LRCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_LRCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_LRCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_LRCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_LRCLK__MASK EQU 0x02
I2S_LRCLK__PORT EQU 3
I2S_LRCLK__PRT EQU CYREG_PRT3_PRT
I2S_LRCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_LRCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_LRCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_LRCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_LRCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_LRCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_LRCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_LRCLK__PS EQU CYREG_PRT3_PS
I2S_LRCLK__SHIFT EQU 1
I2S_LRCLK__SLW EQU CYREG_PRT3_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

/* I2S_SDATA_OUT */
I2S_SDATA_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
I2S_SDATA_OUT__0__MASK EQU 0x08
I2S_SDATA_OUT__0__PC EQU CYREG_PRT3_PC3
I2S_SDATA_OUT__0__PORT EQU 3
I2S_SDATA_OUT__0__SHIFT EQU 3
I2S_SDATA_OUT__AG EQU CYREG_PRT3_AG
I2S_SDATA_OUT__AMUX EQU CYREG_PRT3_AMUX
I2S_SDATA_OUT__BIE EQU CYREG_PRT3_BIE
I2S_SDATA_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
I2S_SDATA_OUT__BYP EQU CYREG_PRT3_BYP
I2S_SDATA_OUT__CTL EQU CYREG_PRT3_CTL
I2S_SDATA_OUT__DM0 EQU CYREG_PRT3_DM0
I2S_SDATA_OUT__DM1 EQU CYREG_PRT3_DM1
I2S_SDATA_OUT__DM2 EQU CYREG_PRT3_DM2
I2S_SDATA_OUT__DR EQU CYREG_PRT3_DR
I2S_SDATA_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
I2S_SDATA_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
I2S_SDATA_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
I2S_SDATA_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
I2S_SDATA_OUT__MASK EQU 0x08
I2S_SDATA_OUT__PORT EQU 3
I2S_SDATA_OUT__PRT EQU CYREG_PRT3_PRT
I2S_SDATA_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
I2S_SDATA_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
I2S_SDATA_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
I2S_SDATA_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
I2S_SDATA_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
I2S_SDATA_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
I2S_SDATA_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
I2S_SDATA_OUT__PS EQU CYREG_PRT3_PS
I2S_SDATA_OUT__SHIFT EQU 3
I2S_SDATA_OUT__SLW EQU CYREG_PRT3_SLW

/* Timeout_timer_TimerUDB */
Timeout_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timeout_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timeout_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timeout_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Timeout_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timeout_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timeout_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timeout_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timeout_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timeout_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Timeout_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timeout_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Timeout_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timeout_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Timeout_timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Timeout_timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Timeout_timer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
Timeout_timer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
Timeout_timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Timeout_timer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
Timeout_timer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
Timeout_timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timeout_timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Timeout_timer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
Timeout_timer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB01_F1

/* spi_rx_interrupt */
spi_rx_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
spi_rx_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
spi_rx_interrupt__INTC_MASK EQU 0x20
spi_rx_interrupt__INTC_NUMBER EQU 5
spi_rx_interrupt__INTC_PRIOR_NUM EQU 7
spi_rx_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
spi_rx_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
spi_rx_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timeout_interrupt */
timeout_interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timeout_interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timeout_interrupt__INTC_MASK EQU 0x40
timeout_interrupt__INTC_NUMBER EQU 6
timeout_interrupt__INTC_PRIOR_NUM EQU 7
timeout_interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
timeout_interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timeout_interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000066
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
